##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for I2S_Clock
		4.2::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (I2S_Clock:R vs. I2S_Clock:R)
		5.2::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: CyBUS_CLK      | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO          | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO          | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK   | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT      | N/A                   | Target: 24.00 MHz  | 
Clock: I2S_Clock      | Frequency: 68.50 MHz  | Target: 1.00 MHz   | 
Clock: UART_IntClock  | Frequency: 60.69 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
I2S_Clock      I2S_Clock      1e+006           985401      N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock  UART_IntClock  1.08333e+006     1066855     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name     Setup to Clk  Clock Name:Phase  
------------  ------------  ----------------  
SDI_1(0)_PAD  16143         I2S_Clock:R       


                       3.2::Clock to Out
                       -----------------

Port Name     Clock to Out  Clock Name:Phase  
------------  ------------  ----------------  
SCK(0)_PAD    23739         I2S_Clock:R       
SCK_1(0)_PAD  24131         I2S_Clock:R       
SDO(0)_PAD    23570         I2S_Clock:R       
TX(0)_PAD     32819         UART_IntClock:R   
WS(0)_PAD     22555         I2S_Clock:R       
WS_1(0)_PAD   24630         I2S_Clock:R       


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for I2S_Clock
***************************************
Clock: I2S_Clock
Frequency: 68.50 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:Tx:STS[0]:Sts\/status_0
Capture Clock  : \I2S:bI2S:Tx:STS[0]:Sts\/clock
Path slack     : 985401p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14099
-------------------------------------   ----- 
End-of-path arrival time (ps)           14099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_1\/clock_0                              macrocell12         0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q            macrocell12    1250   1250  985401  RISE       1
\I2S:bI2S:tx_underflow_0\/main_1   macrocell1     7169   8419  985401  RISE       1
\I2S:bI2S:tx_underflow_0\/q        macrocell1     3350  11769  985401  RISE       1
\I2S:bI2S:Tx:STS[0]:Sts\/status_0  statusicell1   2330  14099  985401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:Tx:STS[0]:Sts\/clock                             statusicell1        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 60.69 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066855p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10288
-------------------------------------   ----- 
End-of-path arrival time (ps)           10288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                      macrocell16     1250   1250  1066855  RISE       1
\UART:BUART:counter_load_not\/main_0           macrocell3      3373   4623  1066855  RISE       1
\UART:BUART:counter_load_not\/q                macrocell3      3350   7973  1066855  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2316  10288  1066855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (I2S_Clock:R vs. I2S_Clock:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:Tx:STS[0]:Sts\/status_0
Capture Clock  : \I2S:bI2S:Tx:STS[0]:Sts\/clock
Path slack     : 985401p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14099
-------------------------------------   ----- 
End-of-path arrival time (ps)           14099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_1\/clock_0                              macrocell12         0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q            macrocell12    1250   1250  985401  RISE       1
\I2S:bI2S:tx_underflow_0\/main_1   macrocell1     7169   8419  985401  RISE       1
\I2S:bI2S:tx_underflow_0\/q        macrocell1     3350  11769  985401  RISE       1
\I2S:bI2S:Tx:STS[0]:Sts\/status_0  statusicell1   2330  14099  985401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:Tx:STS[0]:Sts\/clock                             statusicell1        0      0  RISE       1


5.2::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066855p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10288
-------------------------------------   ----- 
End-of-path arrival time (ps)           10288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                      macrocell16     1250   1250  1066855  RISE       1
\UART:BUART:counter_load_not\/main_0           macrocell3      3373   4623  1066855  RISE       1
\UART:BUART:counter_load_not\/q                macrocell3      3350   7973  1066855  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2316  10288  1066855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:Tx:STS[0]:Sts\/status_0
Capture Clock  : \I2S:bI2S:Tx:STS[0]:Sts\/clock
Path slack     : 985401p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14099
-------------------------------------   ----- 
End-of-path arrival time (ps)           14099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_1\/clock_0                              macrocell12         0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q            macrocell12    1250   1250  985401  RISE       1
\I2S:bI2S:tx_underflow_0\/main_1   macrocell1     7169   8419  985401  RISE       1
\I2S:bI2S:tx_underflow_0\/q        macrocell1     3350  11769  985401  RISE       1
\I2S:bI2S:Tx:STS[0]:Sts\/status_0  statusicell1   2330  14099  985401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:Tx:STS[0]:Sts\/clock                             statusicell1        0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_1
Capture Clock  : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 986647p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -6190
------------------------------------------------   ------- 
End-of-path required time (ps)                      993810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7163
-------------------------------------   ---- 
End-of-path arrival time (ps)           7163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_1\/clock_0                              macrocell12         0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q                macrocell12     1250   1250  985401  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_1  datapathcell1   5913   7163  986647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                          datapathcell1       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:Rx:CH[0]:dpRx:u0\/f1_blk_stat_comb
Path End       : \I2S_1:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2S_1:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 987328p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12172
-------------------------------------   ----- 
End-of-path arrival time (ps)           12172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:Rx:CH[0]:dpRx:u0\/f1_blk_stat_comb  datapathcell4   3580   3580  987328  RISE       1
\I2S_1:bI2S:rx_overflow_0\/main_3               macrocell6      2918   6498  987328  RISE       1
\I2S_1:bI2S:rx_overflow_0\/q                    macrocell6      3350   9848  987328  RISE       1
\I2S_1:bI2S:Rx:STS[0]:Sts\/status_0             statusicell3    2323  12172  987328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:Rx:STS[0]:Sts\/clock                           statusicell3        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_3
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 987859p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8631
-------------------------------------   ---- 
End-of-path arrival time (ps)           8631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_1\/clock_0                              macrocell12         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q                macrocell12   1250   1250  985401  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_3  macrocell9    7381   8631  987859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_underflow_sticky\/clock_0                     macrocell9          0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_state_1\/main_5
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 987859p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8631
-------------------------------------   ---- 
End-of-path arrival time (ps)           8631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_1\/clock_0                              macrocell12         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q       macrocell12   1250   1250  985401  RISE       1
\I2S:bI2S:tx_state_1\/main_5  macrocell12   7381   8631  987859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_1\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_state_2\/main_6
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 988071p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8419
-------------------------------------   ---- 
End-of-path arrival time (ps)           8419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_1\/clock_0                              macrocell12         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q       macrocell12   1250   1250  985401  RISE       1
\I2S:bI2S:tx_state_2\/main_6  macrocell11   7169   8419  988071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_2\/clock_0                              macrocell11         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_state_0\/main_6
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 988071p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8419
-------------------------------------   ---- 
End-of-path arrival time (ps)           8419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_1\/clock_0                              macrocell12         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q       macrocell12   1250   1250  985401  RISE       1
\I2S:bI2S:tx_state_0\/main_6  macrocell13   7169   8419  988071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_0\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_0
Capture Clock  : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 989267p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -6190
------------------------------------------------   ------- 
End-of-path required time (ps)                      993810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4543
-------------------------------------   ---- 
End-of-path arrival time (ps)           4543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_0\/clock_0                              macrocell13         0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q                macrocell13     1250   1250  989267  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_0  datapathcell1   3293   4543  989267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                          datapathcell1       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_2
Capture Clock  : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 989451p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -6190
------------------------------------------------   ------- 
End-of-path required time (ps)                      993810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_2\/clock_0                              macrocell11         0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q                macrocell11     1250   1250  989451  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_2  datapathcell1   3109   4359  989451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                          datapathcell1       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:rx_state_0\/q
Path End       : \I2S_1:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2S_1:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 989655p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -6010
------------------------------------------------   ------- 
End-of-path required time (ps)                      993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:rx_state_0\/q                macrocell25     1250   1250  989655  RISE       1
\I2S_1:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell4   3085   4335  989655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:rx_state_1\/q
Path End       : \I2S_1:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2S_1:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 989674p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -6010
------------------------------------------------   ------- 
End-of-path required time (ps)                      993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4316
-------------------------------------   ---- 
End-of-path arrival time (ps)           4316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_state_1\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:rx_state_1\/q                macrocell24     1250   1250  989674  RISE       1
\I2S_1:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell4   3066   4316  989674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:CtlReg\/control_2
Path End       : \I2S_1:bI2S:BitCounter\/enable
Capture Clock  : \I2S_1:bI2S:BitCounter\/clock
Path slack     : 989714p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -4060
------------------------------------------------   ------- 
End-of-path required time (ps)                      995940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6226
-------------------------------------   ---- 
End-of-path arrival time (ps)           6226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:CtlReg\/clock                                  controlcell2        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:CtlReg\/control_2   controlcell2   1210   1210  989714  RISE       1
\I2S_1:bI2S:BitCounter\/enable  count7cell     5016   6226  989714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:rx_state_2\/q
Path End       : \I2S_1:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2S_1:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 989810p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -6010
------------------------------------------------   ------- 
End-of-path required time (ps)                      993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_state_2\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:rx_state_2\/q                macrocell23     1250   1250  989810  RISE       1
\I2S_1:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell4   2930   4180  989810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_0
Path End       : Net_367_0/main_0
Capture Clock  : Net_367_0/clock_0
Path slack     : 989851p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6639
-------------------------------------   ---- 
End-of-path arrival time (ps)           6639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_0  count7cell    1940   1940  989851  RISE       1
Net_367_0/main_0               macrocell14   4699   6639  989851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_367_0/clock_0                                          macrocell14         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:CtlReg\/control_2
Path End       : \I2S:bI2S:BitCounter\/enable
Capture Clock  : \I2S:bI2S:BitCounter\/clock
Path slack     : 989947p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -4060
------------------------------------------------   ------- 
End-of-path required time (ps)                      995940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5993
-------------------------------------   ---- 
End-of-path arrival time (ps)           5993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:CtlReg\/clock                                    controlcell1        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\I2S:bI2S:CtlReg\/control_2   controlcell1   1210   1210  989947  RISE       1
\I2S:bI2S:BitCounter\/enable  count7cell     4783   5993  989947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:Rx:CH[0]:dpRx:u0\/f1_blk_stat_comb
Path End       : \I2S_1:bI2S:rx_overflow_sticky\/main_5
Capture Clock  : \I2S_1:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 989992p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6498
-------------------------------------   ---- 
End-of-path arrival time (ps)           6498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:Rx:CH[0]:dpRx:u0\/f1_blk_stat_comb  datapathcell4   3580   3580  987328  RISE       1
\I2S_1:bI2S:rx_overflow_sticky\/main_5          macrocell27     2918   6498  989992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_overflow_sticky\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2S_1:bI2S:rx_overflow_sticky\/main_4
Capture Clock  : \I2S_1:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 989996p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6494
-------------------------------------   ---- 
End-of-path arrival time (ps)           6494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  987332  RISE       1
\I2S_1:bI2S:rx_overflow_sticky\/main_4          macrocell27     2914   6494  989996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_overflow_sticky\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/f1_blk_stat_comb
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_6
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 990133p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6357
-------------------------------------   ---- 
End-of-path arrival time (ps)           6357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  987447  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_6         macrocell9      2777   6357  990133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_underflow_sticky\/clock_0                     macrocell9          0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:CtlReg\/control_2
Path End       : \I2S_1:bI2S:reset\/main_0
Capture Clock  : \I2S_1:bI2S:reset\/clock_0
Path slack     : 990282p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6208
-------------------------------------   ---- 
End-of-path arrival time (ps)           6208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:CtlReg\/clock                                  controlcell2        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:CtlReg\/control_2  controlcell2   1210   1210  989714  RISE       1
\I2S_1:bI2S:reset\/main_0      macrocell20    4998   6208  990282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:reset\/clock_0                                 macrocell20         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_5
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 990306p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6184
-------------------------------------   ---- 
End-of-path arrival time (ps)           6184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  987621  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_5         macrocell9      2604   6184  990306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_underflow_sticky\/clock_0                     macrocell9          0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_0
Path End       : \I2S_1:bI2S:rxenable\/main_8
Capture Clock  : \I2S_1:bI2S:rxenable\/clock_0
Path slack     : 990725p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5765
-------------------------------------   ---- 
End-of-path arrival time (ps)           5765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_0  count7cell    1940   1940  990725  RISE       1
\I2S_1:bI2S:rxenable\/main_8     macrocell28   3825   5765  990725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rxenable\/clock_0                              macrocell28         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_0
Path End       : \I2S_1:bI2S:rx_data_in_0\/main_0
Capture Clock  : \I2S_1:bI2S:rx_data_in_0\/clock_0
Path slack     : 990730p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5760
-------------------------------------   ---- 
End-of-path arrival time (ps)           5760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_0   count7cell    1940   1940  990725  RISE       1
\I2S_1:bI2S:rx_data_in_0\/main_0  macrocell29   3820   5760  990730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_data_in_0\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/so_comb
Path End       : Net_367_0/main_2
Capture Clock  : Net_367_0/clock_0
Path slack     : 990857p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5633
-------------------------------------   ---- 
End-of-path arrival time (ps)           5633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/so_comb  datapathcell1   2720   2720  990857  RISE       1
Net_367_0/main_2                     macrocell14     2913   5633  990857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_367_0/clock_0                                          macrocell14         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_3
Path End       : \I2S_1:bI2S:rx_state_2\/main_2
Capture Clock  : \I2S_1:bI2S:rx_state_2\/clock_0
Path slack     : 991239p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5251
-------------------------------------   ---- 
End-of-path arrival time (ps)           5251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_3  count7cell    1940   1940  991239  RISE       1
\I2S_1:bI2S:rx_state_2\/main_2   macrocell23   3311   5251  991239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_state_2\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_3
Path End       : \I2S_1:bI2S:rx_state_1\/main_2
Capture Clock  : \I2S_1:bI2S:rx_state_1\/clock_0
Path slack     : 991239p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5251
-------------------------------------   ---- 
End-of-path arrival time (ps)           5251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_3  count7cell    1940   1940  991239  RISE       1
\I2S_1:bI2S:rx_state_1\/main_2   macrocell24   3311   5251  991239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_state_1\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_2
Path End       : \I2S_1:bI2S:rx_state_2\/main_3
Capture Clock  : \I2S_1:bI2S:rx_state_2\/clock_0
Path slack     : 991242p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5248
-------------------------------------   ---- 
End-of-path arrival time (ps)           5248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_2  count7cell    1940   1940  991242  RISE       1
\I2S_1:bI2S:rx_state_2\/main_3   macrocell23   3308   5248  991242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_state_2\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_2
Path End       : \I2S_1:bI2S:rx_state_1\/main_3
Capture Clock  : \I2S_1:bI2S:rx_state_1\/clock_0
Path slack     : 991242p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5248
-------------------------------------   ---- 
End-of-path arrival time (ps)           5248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_2  count7cell    1940   1940  991242  RISE       1
\I2S_1:bI2S:rx_state_1\/main_3   macrocell24   3308   5248  991242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_state_1\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_3
Path End       : \I2S_1:bI2S:rx_state_0\/main_0
Capture Clock  : \I2S_1:bI2S:rx_state_0\/clock_0
Path slack     : 991254p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5236
-------------------------------------   ---- 
End-of-path arrival time (ps)           5236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_3  count7cell    1940   1940  991239  RISE       1
\I2S_1:bI2S:rx_state_0\/main_0   macrocell25   3296   5236  991254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_2
Path End       : \I2S_1:bI2S:rx_state_0\/main_1
Capture Clock  : \I2S_1:bI2S:rx_state_0\/clock_0
Path slack     : 991255p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5235
-------------------------------------   ---- 
End-of-path arrival time (ps)           5235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_2  count7cell    1940   1940  991242  RISE       1
\I2S_1:bI2S:rx_state_0\/main_1   macrocell25   3295   5235  991255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_0
Path End       : \I2S:bI2S:txenable\/main_0
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 991256p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5234
-------------------------------------   ---- 
End-of-path arrival time (ps)           5234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_0  count7cell    1940   1940  989851  RISE       1
\I2S:bI2S:txenable\/main_0     macrocell10   3294   5234  991256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:txenable\/clock_0                                macrocell10         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:txenable\/main_8
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 991260p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5230
-------------------------------------   ---- 
End-of-path arrival time (ps)           5230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    1940   1940  991260  RISE       1
\I2S:bI2S:txenable\/main_8     macrocell10   3290   5230  991260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:txenable\/clock_0                                macrocell10         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:tx_state_2\/main_3
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 991260p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5230
-------------------------------------   ---- 
End-of-path arrival time (ps)           5230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    1940   1940  991260  RISE       1
\I2S:bI2S:tx_state_2\/main_3   macrocell11   3290   5230  991260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_2\/clock_0                              macrocell11         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:tx_state_0\/main_3
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 991260p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5230
-------------------------------------   ---- 
End-of-path arrival time (ps)           5230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    1940   1940  991260  RISE       1
\I2S:bI2S:tx_state_0\/main_3   macrocell13   3290   5230  991260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_0\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_2
Path End       : \I2S_1:bI2S:rxenable\/main_6
Capture Clock  : \I2S_1:bI2S:rxenable\/clock_0
Path slack     : 991274p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5216
-------------------------------------   ---- 
End-of-path arrival time (ps)           5216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_2  count7cell    1940   1940  991242  RISE       1
\I2S_1:bI2S:rxenable\/main_6     macrocell28   3276   5216  991274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rxenable\/clock_0                              macrocell28         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_3
Path End       : \I2S_1:bI2S:rxenable\/main_5
Capture Clock  : \I2S_1:bI2S:rxenable\/clock_0
Path slack     : 991279p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5211
-------------------------------------   ---- 
End-of-path arrival time (ps)           5211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_3  count7cell    1940   1940  991239  RISE       1
\I2S_1:bI2S:rxenable\/main_5     macrocell28   3271   5211  991279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rxenable\/clock_0                              macrocell28         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:tx_state_1\/main_2
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 991290p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5200
-------------------------------------   ---- 
End-of-path arrival time (ps)           5200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    1940   1940  991260  RISE       1
\I2S:bI2S:tx_state_1\/main_2   macrocell12   3260   5200  991290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_1\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:tx_state_2\/main_2
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 991407p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5083
-------------------------------------   ---- 
End-of-path arrival time (ps)           5083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    1940   1940  991407  RISE       1
\I2S:bI2S:tx_state_2\/main_2   macrocell11   3143   5083  991407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_2\/clock_0                              macrocell11         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:tx_state_0\/main_2
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 991407p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5083
-------------------------------------   ---- 
End-of-path arrival time (ps)           5083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    1940   1940  991407  RISE       1
\I2S:bI2S:tx_state_0\/main_2   macrocell13   3143   5083  991407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_0\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:tx_state_1\/main_1
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 991419p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5071
-------------------------------------   ---- 
End-of-path arrival time (ps)           5071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    1940   1940  991407  RISE       1
\I2S:bI2S:tx_state_1\/main_1   macrocell12   3131   5071  991419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_1\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:CtlReg\/control_2
Path End       : \I2S:bI2S:txenable\/main_1
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 991432p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5058
-------------------------------------   ---- 
End-of-path arrival time (ps)           5058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:CtlReg\/clock                                    controlcell1        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\I2S:bI2S:CtlReg\/control_2  controlcell1   1210   1210  989947  RISE       1
\I2S:bI2S:txenable\/main_1   macrocell10    3848   5058  991432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:txenable\/clock_0                                macrocell10         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_1
Path End       : \I2S_1:bI2S:rx_state_2\/main_4
Capture Clock  : \I2S_1:bI2S:rx_state_2\/clock_0
Path slack     : 991433p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5057
-------------------------------------   ---- 
End-of-path arrival time (ps)           5057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_1  count7cell    1940   1940  991433  RISE       1
\I2S_1:bI2S:rx_state_2\/main_4   macrocell23   3117   5057  991433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_state_2\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_1
Path End       : \I2S_1:bI2S:rx_state_1\/main_4
Capture Clock  : \I2S_1:bI2S:rx_state_1\/clock_0
Path slack     : 991433p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5057
-------------------------------------   ---- 
End-of-path arrival time (ps)           5057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_1  count7cell    1940   1940  991433  RISE       1
\I2S_1:bI2S:rx_state_1\/main_4   macrocell24   3117   5057  991433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_state_1\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:txenable\/main_6
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 991439p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5051
-------------------------------------   ---- 
End-of-path arrival time (ps)           5051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    1940   1940  991439  RISE       1
\I2S:bI2S:txenable\/main_6     macrocell10   3111   5051  991439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:txenable\/clock_0                                macrocell10         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:CtlReg\/control_2
Path End       : \I2S:bI2S:reset\/main_0
Capture Clock  : \I2S:bI2S:reset\/clock_0
Path slack     : 991442p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5048
-------------------------------------   ---- 
End-of-path arrival time (ps)           5048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:CtlReg\/clock                                    controlcell1        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\I2S:bI2S:CtlReg\/control_2  controlcell1   1210   1210  989947  RISE       1
\I2S:bI2S:reset\/main_0      macrocell7     3838   5048  991442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:reset\/clock_0                                   macrocell7          0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_1
Path End       : \I2S_1:bI2S:rx_state_0\/main_2
Capture Clock  : \I2S_1:bI2S:rx_state_0\/clock_0
Path slack     : 991444p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5046
-------------------------------------   ---- 
End-of-path arrival time (ps)           5046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_1  count7cell    1940   1940  991433  RISE       1
\I2S_1:bI2S:rx_state_0\/main_2   macrocell25   3106   5046  991444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:tx_state_1\/main_0
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 991449p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5041
-------------------------------------   ---- 
End-of-path arrival time (ps)           5041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    1940   1940  991439  RISE       1
\I2S:bI2S:tx_state_1\/main_0   macrocell12   3101   5041  991449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_1\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:txenable\/main_7
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 991563p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4927
-------------------------------------   ---- 
End-of-path arrival time (ps)           4927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    1940   1940  991407  RISE       1
\I2S:bI2S:txenable\/main_7     macrocell10   2987   4927  991563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:txenable\/clock_0                                macrocell10         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:CtlReg\/control_2
Path End       : \I2S_1:bI2S:rxenable\/main_0
Capture Clock  : \I2S_1:bI2S:rxenable\/clock_0
Path slack     : 991566p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4924
-------------------------------------   ---- 
End-of-path arrival time (ps)           4924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:CtlReg\/clock                                  controlcell2        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:CtlReg\/control_2  controlcell2   1210   1210  989714  RISE       1
\I2S_1:bI2S:rxenable\/main_0   macrocell28    3714   4924  991566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rxenable\/clock_0                              macrocell28         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:tx_state_2\/main_1
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 991585p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4905
-------------------------------------   ---- 
End-of-path arrival time (ps)           4905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    1940   1940  991439  RISE       1
\I2S:bI2S:tx_state_2\/main_1   macrocell11   2965   4905  991585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_2\/clock_0                              macrocell11         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:tx_state_0\/main_1
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 991585p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4905
-------------------------------------   ---- 
End-of-path arrival time (ps)           4905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    1940   1940  991439  RISE       1
\I2S:bI2S:tx_state_0\/main_1   macrocell13   2965   4905  991585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_0\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_1
Path End       : \I2S_1:bI2S:rxenable\/main_7
Capture Clock  : \I2S_1:bI2S:rxenable\/clock_0
Path slack     : 991592p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_1  count7cell    1940   1940  991433  RISE       1
\I2S_1:bI2S:rxenable\/main_7     macrocell28   2958   4898  991592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rxenable\/clock_0                              macrocell28         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_5
Path End       : \I2S_1:bI2S:rx_state_2\/main_0
Capture Clock  : \I2S_1:bI2S:rx_state_2\/clock_0
Path slack     : 991616p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_5  count7cell    1940   1940  991616  RISE       1
\I2S_1:bI2S:rx_state_2\/main_0   macrocell23   2934   4874  991616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_state_2\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_5
Path End       : \I2S_1:bI2S:rx_state_1\/main_0
Capture Clock  : \I2S_1:bI2S:rx_state_1\/clock_0
Path slack     : 991616p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_5  count7cell    1940   1940  991616  RISE       1
\I2S_1:bI2S:rx_state_1\/main_0   macrocell24   2934   4874  991616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_state_1\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_5
Path End       : \I2S_1:bI2S:rxenable\/main_3
Capture Clock  : \I2S_1:bI2S:rxenable\/clock_0
Path slack     : 991619p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_5  count7cell    1940   1940  991616  RISE       1
\I2S_1:bI2S:rxenable\/main_3     macrocell28   2931   4871  991619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rxenable\/clock_0                              macrocell28         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_5
Path End       : Net_378/main_1
Capture Clock  : Net_378/clock_0
Path slack     : 991635p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4855
-------------------------------------   ---- 
End-of-path arrival time (ps)           4855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_5  count7cell    1940   1940  991616  RISE       1
Net_378/main_1                   macrocell21   2915   4855  991635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_378/clock_0                                            macrocell21         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:txenable\/main_4
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 991711p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4779
-------------------------------------   ---- 
End-of-path arrival time (ps)           4779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    1940   1940  991711  RISE       1
\I2S:bI2S:txenable\/main_4     macrocell10   2839   4779  991711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:txenable\/clock_0                                macrocell10         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : Net_388/main_1
Capture Clock  : Net_388/clock_0
Path slack     : 991713p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4777
-------------------------------------   ---- 
End-of-path arrival time (ps)           4777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    1940   1940  991711  RISE       1
Net_388/main_1                 macrocell8    2837   4777  991713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_388/clock_0                                            macrocell8          0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:tx_state_2\/main_0
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 991713p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4777
-------------------------------------   ---- 
End-of-path arrival time (ps)           4777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    1940   1940  991711  RISE       1
\I2S:bI2S:tx_state_2\/main_0   macrocell11   2837   4777  991713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_2\/clock_0                              macrocell11         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:tx_state_0\/main_0
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 991713p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4777
-------------------------------------   ---- 
End-of-path arrival time (ps)           4777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    1940   1940  991711  RISE       1
\I2S:bI2S:tx_state_0\/main_0   macrocell13   2837   4777  991713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_0\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_4
Path End       : \I2S_1:bI2S:rx_state_2\/main_1
Capture Clock  : \I2S_1:bI2S:rx_state_2\/clock_0
Path slack     : 991728p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_4  count7cell    1940   1940  991728  RISE       1
\I2S_1:bI2S:rx_state_2\/main_1   macrocell23   2822   4762  991728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_state_2\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_4
Path End       : \I2S_1:bI2S:rx_state_1\/main_1
Capture Clock  : \I2S_1:bI2S:rx_state_1\/clock_0
Path slack     : 991728p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_4  count7cell    1940   1940  991728  RISE       1
\I2S_1:bI2S:rx_state_1\/main_1   macrocell24   2822   4762  991728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_state_1\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_4
Path End       : \I2S_1:bI2S:rxenable\/main_4
Capture Clock  : \I2S_1:bI2S:rxenable\/clock_0
Path slack     : 991747p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_4  count7cell    1940   1940  991728  RISE       1
\I2S_1:bI2S:rxenable\/main_4     macrocell28   2803   4743  991747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rxenable\/clock_0                              macrocell28         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:rx_f0_load\/q
Path End       : \I2S_1:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2S_1:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 991816p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4674
-------------------------------------   ---- 
End-of-path arrival time (ps)           4674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_f0_load\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:rx_f0_load\/q               macrocell22   1250   1250  989153  RISE       1
\I2S_1:bI2S:rx_overflow_sticky\/main_1  macrocell27   3424   4674  991816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_overflow_sticky\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:rx_overflow_sticky\/q
Path End       : \I2S_1:bI2S:rxenable\/main_9
Capture Clock  : \I2S_1:bI2S:rxenable\/clock_0
Path slack     : 991856p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4634
-------------------------------------   ---- 
End-of-path arrival time (ps)           4634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_overflow_sticky\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:rx_overflow_sticky\/q  macrocell27   1250   1250  991856  RISE       1
\I2S_1:bI2S:rxenable\/main_9       macrocell28   3384   4634  991856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rxenable\/clock_0                              macrocell28         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:CtlReg\/control_1
Path End       : \I2S_1:bI2S:rxenable\/main_1
Capture Clock  : \I2S_1:bI2S:rxenable\/clock_0
Path slack     : 991901p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:CtlReg\/clock                                  controlcell2        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:CtlReg\/control_1  controlcell2   1210   1210  991901  RISE       1
\I2S_1:bI2S:rxenable\/main_1   macrocell28    3379   4589  991901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rxenable\/clock_0                              macrocell28         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_state_2\/main_7
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 991954p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4536
-------------------------------------   ---- 
End-of-path arrival time (ps)           4536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_0\/clock_0                              macrocell13         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q       macrocell13   1250   1250  989267  RISE       1
\I2S:bI2S:tx_state_2\/main_7  macrocell11   3286   4536  991954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_2\/clock_0                              macrocell11         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_state_0\/main_7
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 991954p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4536
-------------------------------------   ---- 
End-of-path arrival time (ps)           4536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_0\/clock_0                              macrocell13         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q       macrocell13   1250   1250  989267  RISE       1
\I2S:bI2S:tx_state_0\/main_7  macrocell13   3286   4536  991954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_0\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_4
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 991962p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4528
-------------------------------------   ---- 
End-of-path arrival time (ps)           4528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_0\/clock_0                              macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q                macrocell13   1250   1250  989267  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_4  macrocell9    3278   4528  991962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_underflow_sticky\/clock_0                     macrocell9          0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_state_1\/main_6
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 991962p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4528
-------------------------------------   ---- 
End-of-path arrival time (ps)           4528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_0\/clock_0                              macrocell13         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q       macrocell13   1250   1250  989267  RISE       1
\I2S:bI2S:tx_state_1\/main_6  macrocell12   3278   4528  991962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_1\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:rx_f1_load\/q
Path End       : \I2S_1:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2S_1:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 992028p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4462
-------------------------------------   ---- 
End-of-path arrival time (ps)           4462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_f1_load\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:rx_f1_load\/q               macrocell26   1250   1250  989364  RISE       1
\I2S_1:bI2S:rx_overflow_sticky\/main_2  macrocell27   3212   4462  992028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_overflow_sticky\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_state_2\/main_5
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 992143p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_2\/clock_0                              macrocell11         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q       macrocell11   1250   1250  989451  RISE       1
\I2S:bI2S:tx_state_2\/main_5  macrocell11   3097   4347  992143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_2\/clock_0                              macrocell11         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_state_0\/main_5
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 992143p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_2\/clock_0                              macrocell11         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q       macrocell11   1250   1250  989451  RISE       1
\I2S:bI2S:tx_state_0\/main_5  macrocell13   3097   4347  992143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_0\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:rxenable\/q
Path End       : \I2S_1:bI2S:rx_state_0\/main_6
Capture Clock  : \I2S_1:bI2S:rx_state_0\/clock_0
Path slack     : 992146p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rxenable\/clock_0                              macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:rxenable\/q         macrocell28   1250   1250  992146  RISE       1
\I2S_1:bI2S:rx_state_0\/main_6  macrocell25   3094   4344  992146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:rxenable\/q
Path End       : \I2S_1:bI2S:rxenable\/main_10
Capture Clock  : \I2S_1:bI2S:rxenable\/clock_0
Path slack     : 992152p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rxenable\/clock_0                              macrocell28         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:rxenable\/q        macrocell28   1250   1250  992146  RISE       1
\I2S_1:bI2S:rxenable\/main_10  macrocell28   3088   4338  992152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rxenable\/clock_0                              macrocell28         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:rx_state_0\/q
Path End       : \I2S_1:bI2S:rx_state_0\/main_5
Capture Clock  : \I2S_1:bI2S:rx_state_0\/clock_0
Path slack     : 992158p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4332
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:rx_state_0\/q       macrocell25   1250   1250  989655  RISE       1
\I2S_1:bI2S:rx_state_0\/main_5  macrocell25   3082   4332  992158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:txenable\/main_10
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 992165p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4325
-------------------------------------   ---- 
End-of-path arrival time (ps)           4325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:txenable\/clock_0                                macrocell10         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q        macrocell10   1250   1250  992165  RISE       1
\I2S:bI2S:txenable\/main_10  macrocell10   3075   4325  992165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:txenable\/clock_0                                macrocell10         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:tx_state_1\/main_3
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 992166p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:txenable\/clock_0                                macrocell10         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q         macrocell10   1250   1250  992165  RISE       1
\I2S:bI2S:tx_state_1\/main_3  macrocell12   3074   4324  992166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_1\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:rx_state_1\/q
Path End       : \I2S_1:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2S_1:bI2S:rx_f0_load\/clock_0
Path slack     : 992182p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_state_1\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:rx_state_1\/q       macrocell24   1250   1250  989674  RISE       1
\I2S_1:bI2S:rx_f0_load\/main_1  macrocell22   3058   4308  992182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_f0_load\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:rx_state_1\/q
Path End       : \I2S_1:bI2S:rx_state_2\/main_6
Capture Clock  : \I2S_1:bI2S:rx_state_2\/clock_0
Path slack     : 992182p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_state_1\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:rx_state_1\/q       macrocell24   1250   1250  989674  RISE       1
\I2S_1:bI2S:rx_state_2\/main_6  macrocell23   3058   4308  992182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_state_2\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:rx_state_1\/q
Path End       : \I2S_1:bI2S:rx_state_1\/main_6
Capture Clock  : \I2S_1:bI2S:rx_state_1\/clock_0
Path slack     : 992182p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_state_1\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:rx_state_1\/q       macrocell24   1250   1250  989674  RISE       1
\I2S_1:bI2S:rx_state_1\/main_6  macrocell24   3058   4308  992182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_state_1\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:rx_state_1\/q
Path End       : \I2S_1:bI2S:rx_f1_load\/main_1
Capture Clock  : \I2S_1:bI2S:rx_f1_load\/clock_0
Path slack     : 992182p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_state_1\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:rx_state_1\/q       macrocell24   1250   1250  989674  RISE       1
\I2S_1:bI2S:rx_f1_load\/main_1  macrocell26   3058   4308  992182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_f1_load\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:txenable\/main_5
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 992231p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    1940   1940  992231  RISE       1
\I2S:bI2S:txenable\/main_5     macrocell10   2319   4259  992231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:txenable\/clock_0                                macrocell10         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:txenable\/main_3
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 992235p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4255
-------------------------------------   ---- 
End-of-path arrival time (ps)           4255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    1940   1940  992235  RISE       1
\I2S:bI2S:txenable\/main_3     macrocell10   2315   4255  992235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:txenable\/clock_0                                macrocell10         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_6
Path End       : \I2S_1:bI2S:rxenable\/main_2
Capture Clock  : \I2S_1:bI2S:rxenable\/clock_0
Path slack     : 992236p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_6  count7cell    1940   1940  992236  RISE       1
\I2S_1:bI2S:rxenable\/main_2     macrocell28   2314   4254  992236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rxenable\/clock_0                              macrocell28         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_2
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 992261p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4229
-------------------------------------   ---- 
End-of-path arrival time (ps)           4229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_2\/clock_0                              macrocell11         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q                macrocell11   1250   1250  989451  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_2  macrocell9    2979   4229  992261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_underflow_sticky\/clock_0                     macrocell9          0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_state_1\/main_4
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 992261p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4229
-------------------------------------   ---- 
End-of-path arrival time (ps)           4229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_2\/clock_0                              macrocell11         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q       macrocell11   1250   1250  989451  RISE       1
\I2S:bI2S:tx_state_1\/main_4  macrocell12   2979   4229  992261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_1\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:rx_state_1\/q
Path End       : \I2S_1:bI2S:rx_state_0\/main_4
Capture Clock  : \I2S_1:bI2S:rx_state_0\/clock_0
Path slack     : 992287p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4203
-------------------------------------   ---- 
End-of-path arrival time (ps)           4203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_state_1\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:rx_state_1\/q       macrocell24   1250   1250  989674  RISE       1
\I2S_1:bI2S:rx_state_0\/main_4  macrocell25   2953   4203  992287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:rxenable\/q
Path End       : \I2S_1:bI2S:rx_state_2\/main_8
Capture Clock  : \I2S_1:bI2S:rx_state_2\/clock_0
Path slack     : 992307p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4183
-------------------------------------   ---- 
End-of-path arrival time (ps)           4183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rxenable\/clock_0                              macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:rxenable\/q         macrocell28   1250   1250  992146  RISE       1
\I2S_1:bI2S:rx_state_2\/main_8  macrocell23   2933   4183  992307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_state_2\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:rxenable\/q
Path End       : \I2S_1:bI2S:rx_state_1\/main_8
Capture Clock  : \I2S_1:bI2S:rx_state_1\/clock_0
Path slack     : 992307p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4183
-------------------------------------   ---- 
End-of-path arrival time (ps)           4183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rxenable\/clock_0                              macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:rxenable\/q         macrocell28   1250   1250  992146  RISE       1
\I2S_1:bI2S:rx_state_1\/main_8  macrocell24   2933   4183  992307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_state_1\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:tx_state_2\/main_4
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 992315p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:txenable\/clock_0                                macrocell10         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q         macrocell10   1250   1250  992165  RISE       1
\I2S:bI2S:tx_state_2\/main_4  macrocell11   2925   4175  992315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_2\/clock_0                              macrocell11         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:tx_state_0\/main_4
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 992315p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:txenable\/clock_0                                macrocell10         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q         macrocell10   1250   1250  992165  RISE       1
\I2S:bI2S:tx_state_0\/main_4  macrocell13   2925   4175  992315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_0\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:rx_state_2\/q
Path End       : \I2S_1:bI2S:rx_state_0\/main_3
Capture Clock  : \I2S_1:bI2S:rx_state_0\/clock_0
Path slack     : 992316p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_state_2\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:rx_state_2\/q       macrocell23   1250   1250  989810  RISE       1
\I2S_1:bI2S:rx_state_0\/main_3  macrocell25   2924   4174  992316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:rx_state_0\/q
Path End       : \I2S_1:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2S_1:bI2S:rx_f0_load\/clock_0
Path slack     : 992319p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:rx_state_0\/q       macrocell25   1250   1250  989655  RISE       1
\I2S_1:bI2S:rx_f0_load\/main_2  macrocell22   2921   4171  992319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_f0_load\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:rx_state_0\/q
Path End       : \I2S_1:bI2S:rx_state_2\/main_7
Capture Clock  : \I2S_1:bI2S:rx_state_2\/clock_0
Path slack     : 992319p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:rx_state_0\/q       macrocell25   1250   1250  989655  RISE       1
\I2S_1:bI2S:rx_state_2\/main_7  macrocell23   2921   4171  992319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_state_2\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:rx_state_0\/q
Path End       : \I2S_1:bI2S:rx_state_1\/main_7
Capture Clock  : \I2S_1:bI2S:rx_state_1\/clock_0
Path slack     : 992319p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:rx_state_0\/q       macrocell25   1250   1250  989655  RISE       1
\I2S_1:bI2S:rx_state_1\/main_7  macrocell24   2921   4171  992319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_state_1\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:rx_state_0\/q
Path End       : \I2S_1:bI2S:rx_f1_load\/main_2
Capture Clock  : \I2S_1:bI2S:rx_f1_load\/clock_0
Path slack     : 992319p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:rx_state_0\/q       macrocell25   1250   1250  989655  RISE       1
\I2S_1:bI2S:rx_f1_load\/main_2  macrocell26   2921   4171  992319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_f1_load\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:rx_state_2\/q
Path End       : \I2S_1:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2S_1:bI2S:rx_f0_load\/clock_0
Path slack     : 992325p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_state_2\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:rx_state_2\/q       macrocell23   1250   1250  989810  RISE       1
\I2S_1:bI2S:rx_f0_load\/main_0  macrocell22   2915   4165  992325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_f0_load\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:rx_state_2\/q
Path End       : \I2S_1:bI2S:rx_state_2\/main_5
Capture Clock  : \I2S_1:bI2S:rx_state_2\/clock_0
Path slack     : 992325p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_state_2\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:rx_state_2\/q       macrocell23   1250   1250  989810  RISE       1
\I2S_1:bI2S:rx_state_2\/main_5  macrocell23   2915   4165  992325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_state_2\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:rx_state_2\/q
Path End       : \I2S_1:bI2S:rx_state_1\/main_5
Capture Clock  : \I2S_1:bI2S:rx_state_1\/clock_0
Path slack     : 992325p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_state_2\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:rx_state_2\/q       macrocell23   1250   1250  989810  RISE       1
\I2S_1:bI2S:rx_state_1\/main_5  macrocell24   2915   4165  992325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_state_1\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:rx_state_2\/q
Path End       : \I2S_1:bI2S:rx_f1_load\/main_0
Capture Clock  : \I2S_1:bI2S:rx_f1_load\/clock_0
Path slack     : 992325p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_state_2\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:rx_state_2\/q       macrocell23   1250   1250  989810  RISE       1
\I2S_1:bI2S:rx_f1_load\/main_0  macrocell26   2915   4165  992325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_f1_load\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:rx_data_in_0\/q
Path End       : \I2S_1:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2S_1:bI2S:rx_data_in_0\/clock_0
Path slack     : 992434p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_data_in_0\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:rx_data_in_0\/q       macrocell29   1250   1250  992434  RISE       1
\I2S_1:bI2S:rx_data_in_0\/main_1  macrocell29   2806   4056  992434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_data_in_0\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_underflow_sticky\/q
Path End       : \I2S:bI2S:txenable\/main_9
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 992454p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_underflow_sticky\/clock_0                     macrocell9          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_underflow_sticky\/q  macrocell9    1250   1250  992454  RISE       1
\I2S:bI2S:txenable\/main_9        macrocell10   2786   4036  992454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:txenable\/clock_0                                macrocell10         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:rx_data_in_0\/q
Path End       : \I2S_1:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2S_1:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 992455p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3500
------------------------------------------------   ------- 
End-of-path required time (ps)                      996500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_data_in_0\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:rx_data_in_0\/q             macrocell29     1250   1250  992434  RISE       1
\I2S_1:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell4   2795   4045  992455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_underflow_sticky\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_1
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 992463p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_underflow_sticky\/clock_0                     macrocell9          0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_underflow_sticky\/q       macrocell9    1250   1250  992454  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_1  macrocell9    2777   4027  992463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_underflow_sticky\/clock_0                     macrocell9          0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:rx_overflow_sticky\/q
Path End       : \I2S_1:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2S_1:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 992621p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_overflow_sticky\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:rx_overflow_sticky\/q       macrocell27   1250   1250  991856  RISE       1
\I2S_1:bI2S:rx_overflow_sticky\/main_3  macrocell27   2619   3869  992621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_overflow_sticky\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:CtlReg\/control_1
Path End       : \I2S_1:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2S_1:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 992644p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:CtlReg\/clock                                  controlcell2        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:CtlReg\/control_1           controlcell2   1210   1210  991901  RISE       1
\I2S_1:bI2S:rx_overflow_sticky\/main_0  macrocell27    2636   3846  992644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_overflow_sticky\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:CtlReg\/control_0
Path End       : \I2S:bI2S:txenable\/main_2
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 992654p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:CtlReg\/clock                                    controlcell1        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\I2S:bI2S:CtlReg\/control_0  controlcell1   1210   1210  992654  RISE       1
\I2S:bI2S:txenable\/main_2   macrocell10    2626   3836  992654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:txenable\/clock_0                                macrocell10         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:CtlReg\/control_0
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_0
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 992669p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3821
-------------------------------------   ---- 
End-of-path arrival time (ps)           3821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:CtlReg\/clock                                    controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\I2S:bI2S:CtlReg\/control_0            controlcell1   1210   1210  992654  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_0  macrocell9     2611   3821  992669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_underflow_sticky\/clock_0                     macrocell9          0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_367_0/q
Path End       : Net_367_0/main_1
Capture Clock  : Net_367_0/clock_0
Path slack     : 992944p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_367_0/clock_0                                          macrocell14         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_367_0/q       macrocell14   1250   1250  992944  RISE       1
Net_367_0/main_1  macrocell14   2296   3546  992944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_367_0/clock_0                                          macrocell14         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:reset\/q
Path End       : Net_378/main_0
Capture Clock  : Net_378/clock_0
Path slack     : 992947p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:reset\/clock_0                                 macrocell20         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:reset\/q  macrocell20   1250   1250  992947  RISE       1
Net_378/main_0        macrocell21   2293   3543  992947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_378/clock_0                                            macrocell21         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:reset\/q
Path End       : Net_388/main_0
Capture Clock  : Net_388/clock_0
Path slack     : 992956p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:reset\/clock_0                                   macrocell7          0      0  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:reset\/q  macrocell7    1250   1250  992956  RISE       1
Net_388/main_0      macrocell8    2284   3534  992956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_388/clock_0                                            macrocell8          0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:rx_f0_load\/q
Path End       : \I2S_1:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2S_1:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 992963p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -3130
------------------------------------------------   ------- 
End-of-path required time (ps)                      996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3907
-------------------------------------   ---- 
End-of-path arrival time (ps)           3907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_f0_load\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:rx_f0_load\/q              macrocell22     1250   1250  989153  RISE       1
\I2S_1:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell4   2657   3907  992963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:rx_f1_load\/q
Path End       : \I2S_1:bI2S:Rx:CH[0]:dpRx:u0\/f1_load
Capture Clock  : \I2S_1:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 993591p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   1000000
- Setup time                                         -2850
------------------------------------------------   ------- 
End-of-path required time (ps)                      997150

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:rx_f1_load\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:rx_f1_load\/q              macrocell26     1250   1250  989364  RISE       1
\I2S_1:bI2S:Rx:CH[0]:dpRx:u0\/f1_load  datapathcell4   2309   3559  993591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066855p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10288
-------------------------------------   ----- 
End-of-path arrival time (ps)           10288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                      macrocell16     1250   1250  1066855  RISE       1
\UART:BUART:counter_load_not\/main_0           macrocell3      3373   4623  1066855  RISE       1
\UART:BUART:counter_load_not\/q                macrocell3      3350   7973  1066855  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2316  10288  1066855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 1069721p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13113
-------------------------------------   ----- 
End-of-path arrival time (ps)           13113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  1069721  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell4      3875   7455  1069721  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell4      3350  10805  1069721  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell2    2308  13113  1069721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1072368p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7455
-------------------------------------   ---- 
End-of-path arrival time (ps)           7455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  1069721  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell17     3875   7455  1072368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell17         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072682p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4641
-------------------------------------   ---- 
End-of-path arrival time (ps)           4641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell17         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell17     1250   1250  1067126  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   3391   4641  1072682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072689p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4634
-------------------------------------   ---- 
End-of-path arrival time (ps)           4634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell16     1250   1250  1066855  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   3384   4634  1072689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1073141p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6682
-------------------------------------   ---- 
End-of-path arrival time (ps)           6682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   4370   4370  1073141  RISE       1
\UART:BUART:txn\/main_3                macrocell15     2312   6682  1073141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell15         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1074529p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2795
-------------------------------------   ---- 
End-of-path arrival time (ps)           2795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1068978  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell2   2605   2795  1074529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1074970p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4854
-------------------------------------   ---- 
End-of-path arrival time (ps)           4854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell15         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell15   1250   1250  1074970  RISE       1
\UART:BUART:txn\/main_0  macrocell15   3604   4854  1074970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell15         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075185p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell17         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell17   1250   1250  1067126  RISE       1
\UART:BUART:txn\/main_2    macrocell15   3389   4639  1075185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell15         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075185p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell17   1250   1250  1067126  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell16   3388   4638  1075185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075185p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell17   1250   1250  1067126  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell18   3388   4638  1075185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075185p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell17         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell17   1250   1250  1067126  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell19   3388   4638  1075185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell19         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075201p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4623
-------------------------------------   ---- 
End-of-path arrival time (ps)           4623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell16   1250   1250  1066855  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell17   3373   4623  1075201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell17         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075201p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4622
-------------------------------------   ---- 
End-of-path arrival time (ps)           4622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell16   1250   1250  1066855  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell16   3372   4622  1075201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075201p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4622
-------------------------------------   ---- 
End-of-path arrival time (ps)           4622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell16   1250   1250  1066855  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell18   3372   4622  1075201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075201p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4622
-------------------------------------   ---- 
End-of-path arrival time (ps)           4622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell16   1250   1250  1066855  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell19   3372   4622  1075201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell19         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075468p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell18   1250   1250  1067125  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell16   3106   4356  1075468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075468p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell18   1250   1250  1067125  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell18   3106   4356  1075468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075468p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell18   1250   1250  1067125  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell19   3106   4356  1075468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell19         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075471p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell18   1250   1250  1067125  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell17   3102   4352  1075471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell17         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075471p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell17   1250   1250  1067126  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell17   3102   4352  1075471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell17         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075472p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell19   1250   1250  1075472  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell16   3101   4351  1075472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075472p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell19   1250   1250  1075472  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell18   3101   4351  1075472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075474p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4349
-------------------------------------   ---- 
End-of-path arrival time (ps)           4349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell19   1250   1250  1075472  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell17   3099   4349  1075474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell17         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075490p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell16   1250   1250  1066855  RISE       1
\UART:BUART:txn\/main_1    macrocell15   3083   4333  1075490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell15         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075627p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell18   1250   1250  1067125  RISE       1
\UART:BUART:txn\/main_4    macrocell15   2946   4196  1075627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell15         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075629p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell19   1250   1250  1075472  RISE       1
\UART:BUART:txn\/main_6   macrocell15   2944   4194  1075629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell15         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1076842p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2982
-------------------------------------   ---- 
End-of-path arrival time (ps)           2982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  1076842  RISE       1
\UART:BUART:txn\/main_5                      macrocell15     2792   2982  1076842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell15         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1076851p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2972
-------------------------------------   ---- 
End-of-path arrival time (ps)           2972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  1076842  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell16     2782   2972  1076851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1076851p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2972
-------------------------------------   ---- 
End-of-path arrival time (ps)           2972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  1076842  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell18     2782   2972  1076851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1077012p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2811
-------------------------------------   ---- 
End-of-path arrival time (ps)           2811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1068978  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell16     2621   2811  1077012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1077012p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2811
-------------------------------------   ---- 
End-of-path arrival time (ps)           2811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1068978  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell18     2621   2811  1077012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1077012p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2811
-------------------------------------   ---- 
End-of-path arrival time (ps)           2811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1068978  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell19     2621   2811  1077012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell19         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1077324p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2500
-------------------------------------   ---- 
End-of-path arrival time (ps)           2500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1068978  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell17     2310   2500  1077324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell17         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

