*******************************************
PASS: The output matches the golden output!
*******************************************

D:\VitisHLSProjects\fast_hls\solution1\sim\verilog>set PATH= 

D:\VitisHLSProjects\fast_hls\solution1\sim\verilog>call D:/Xilinx/Vivado/2020.2/bin/xelab xil_defaultlib.apatb_fast_accel_top glbl -prj fast_accel.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib "ieee_proposed=./ieee_proposed" -s fast_accel  
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_fast_accel_top glbl -prj fast_accel.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib ieee_proposed=./ieee_proposed -s fast_accel 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/AESL_axi_slave_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/fast_accel.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_fast_accel_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/fast_accel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fast_accel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/fast_accel_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fast_accel_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/fast_accel_CTRL_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fast_accel_CTRL_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/fast_accel_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fast_accel_gmem_m_axi
INFO: [VRFC 10-311] analyzing module fast_accel_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module fast_accel_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module fast_accel_gmem_m_axi_buffer
INFO: [VRFC 10-311] analyzing module fast_accel_gmem_m_axi_decoder
INFO: [VRFC 10-311] analyzing module fast_accel_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module fast_accel_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module fast_accel_gmem_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/fast_accel_mul_32ns_32ns_64_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fast_accel_mul_32ns_32ns_64_2_1_Multiplier_0
INFO: [VRFC 10-311] analyzing module fast_accel_mul_32ns_32ns_64_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/fast_accel_mul_32ns_32s_64_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fast_accel_mul_32ns_32s_64_2_1_Multiplier_1
INFO: [VRFC 10-311] analyzing module fast_accel_mul_32ns_32s_64_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/fast_accel_mul_33ns_32s_64_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fast_accel_mul_33ns_32s_64_2_1_Multiplier_2
INFO: [VRFC 10-311] analyzing module fast_accel_mul_33ns_32s_64_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/csv_file_dump.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/df_fifo_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/df_fifo_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/df_process_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/df_process_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/dump_file_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/nodf_module_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/nodf_module_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/sample_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/sample_manager.sv" into library xil_defaultlib
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.fast_accel_CTRL_s_axi
Compiling module xil_defaultlib.fast_accel_control_s_axi
Compiling module xil_defaultlib.fast_accel_gmem_m_axi_reg_slice(...
Compiling module xil_defaultlib.fast_accel_gmem_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.fast_accel_gmem_m_axi_buffer(DAT...
Compiling module xil_defaultlib.fast_accel_gmem_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.fast_accel_gmem_m_axi_decoder(DI...
Compiling module xil_defaultlib.fast_accel_gmem_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.fast_accel_gmem_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.fast_accel_gmem_m_axi_write(NUM_...
Compiling module xil_defaultlib.fast_accel_gmem_m_axi_buffer(DAT...
Compiling module xil_defaultlib.fast_accel_gmem_m_axi_reg_slice(...
Compiling module xil_defaultlib.fast_accel_gmem_m_axi_read(NUM_R...
Compiling module xil_defaultlib.fast_accel_gmem_m_axi_throttle(A...
Compiling module xil_defaultlib.fast_accel_gmem_m_axi(NUM_READ_O...
Compiling module xil_defaultlib.fast_accel_mul_32ns_32ns_64_2_1_...
Compiling module xil_defaultlib.fast_accel_mul_32ns_32ns_64_2_1(...
Compiling module xil_defaultlib.fast_accel_mul_32ns_32s_64_2_1_M...
Compiling module xil_defaultlib.fast_accel_mul_32ns_32s_64_2_1(I...
Compiling module xil_defaultlib.fast_accel_mul_33ns_32s_64_2_1_M...
Compiling module xil_defaultlib.fast_accel_mul_33ns_32s_64_2_1(I...
Compiling module xil_defaultlib.fast_accel
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_axi_slave_CTRL
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_fast_accel_top
Compiling module work.glbl
Built simulation snapshot fast_accel

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/xsim.dir/fast_accel/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Aug  8 16:58:49 2022...

****** xsim v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/fast_accel/xsim_script.tcl
# xsim {fast_accel} -autoloadwcfg -tclbatch {fast_accel.tcl}
Vivado Simulator 2020.2
Time resolution is 1 ps
source fast_accel.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "5210315000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 5210355 ns : File "D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/fast_accel.autotb.v" Line 506
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 918.008 ; gain = 0.051
## quit
INFO: [Common 17-206] Exiting xsim at Mon Aug  8 16:59:11 2022...
*******************************************
PASS: The output matches the golden output!
*******************************************
