ARM GAS  C:\Users\Dennis\AppData\Local\Temp\ccSiMwar.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tx_block_allocate.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text._tx_block_allocate,"ax",%progbits
  20              		.align	1
  21              		.global	_tx_block_allocate
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	_tx_block_allocate:
  27              	.LVL0:
  28              	.LFB8:
  29              		.file 1 "./Middlewares/ST/threadx/common/src/tx_block_allocate.c"
   1:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /**************************************************************************/
   2:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*                                                                        */
   3:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*       Copyright (c) Microsoft Corporation. All rights reserved.        */
   4:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*                                                                        */
   5:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*       This software is licensed under the Microsoft Software License   */
   6:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*       Terms for Microsoft Azure RTOS. Full text of the license can be  */
   7:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*       found in the LICENSE file at https://aka.ms/AzureRTOS_EULA       */
   8:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*       and in the root directory of this software.                      */
   9:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*                                                                        */
  10:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /**************************************************************************/
  11:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
  12:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
  13:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /**************************************************************************/
  14:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /**************************************************************************/
  15:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /**                                                                       */
  16:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /** ThreadX Component                                                     */
  17:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /**                                                                       */
  18:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /**   Block Pool                                                          */
  19:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /**                                                                       */
  20:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /**************************************************************************/
  21:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /**************************************************************************/
  22:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
  23:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** #define TX_SOURCE_CODE
  24:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
  25:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
  26:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /* Include necessary system files.  */
  27:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
  28:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** #include "tx_api.h"
  29:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** #ifdef TX_ENABLE_EVENT_TRACE
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\ccSiMwar.s 			page 2


  30:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** #include "tx_trace.h"
  31:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** #endif
  32:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** #include "tx_thread.h"
  33:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** #include "tx_block_pool.h"
  34:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
  35:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
  36:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /**************************************************************************/
  37:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*                                                                        */
  38:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*  FUNCTION                                               RELEASE        */
  39:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*                                                                        */
  40:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*    _tx_block_allocate                                  PORTABLE C      */
  41:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*                                                           6.1          */
  42:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*  AUTHOR                                                                */
  43:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*                                                                        */
  44:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*    William E. Lamie, Microsoft Corporation                             */
  45:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*                                                                        */
  46:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*  DESCRIPTION                                                           */
  47:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*                                                                        */
  48:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*    This function allocates a block from the specified memory block     */
  49:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*    pool.                                                               */
  50:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*                                                                        */
  51:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*  INPUT                                                                 */
  52:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*                                                                        */
  53:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*    pool_ptr                          Pointer to pool control block     */
  54:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*    block_ptr                         Pointer to place allocated block  */
  55:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*                                        pointer                         */
  56:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*    wait_option                       Suspension option                 */
  57:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*                                                                        */
  58:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*  OUTPUT                                                                */
  59:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*                                                                        */
  60:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*    status                            Completion status                 */
  61:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*                                                                        */
  62:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*  CALLS                                                                 */
  63:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*                                                                        */
  64:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*    _tx_thread_system_suspend         Suspend thread                    */
  65:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*    _tx_thread_system_ni_suspend      Non-interruptable suspend thread  */
  66:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*                                                                        */
  67:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*  CALLED BY                                                             */
  68:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*                                                                        */
  69:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*    Application Code                                                    */
  70:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*                                                                        */
  71:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*  RELEASE HISTORY                                                       */
  72:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*                                                                        */
  73:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*    DATE              NAME                      DESCRIPTION             */
  74:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*                                                                        */
  75:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*  05-19-2020     William E. Lamie         Initial Version 6.0           */
  76:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
  77:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*                                            resulting in version 6.1    */
  78:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /*                                                                        */
  79:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** /**************************************************************************/
  80:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** UINT  _tx_block_allocate(TX_BLOCK_POOL *pool_ptr, VOID **block_ptr, ULONG wait_option)
  81:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** {
  30              		.loc 1 81 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  82:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\ccSiMwar.s 			page 3


  83:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** TX_INTERRUPT_SAVE_AREA
  34              		.loc 1 83 1 view .LVU1
  84:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
  85:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** UINT                        status;
  35              		.loc 1 85 1 view .LVU2
  86:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** TX_THREAD                   *thread_ptr;
  36              		.loc 1 86 1 view .LVU3
  87:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** UCHAR                       *work_ptr;
  37              		.loc 1 87 1 view .LVU4
  88:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** UCHAR                       *temp_ptr;
  38              		.loc 1 88 1 view .LVU5
  89:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** UCHAR                       **next_block_ptr;
  39              		.loc 1 89 1 view .LVU6
  90:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** UCHAR                       **return_ptr;
  40              		.loc 1 90 1 view .LVU7
  91:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** UINT                        suspended_count;
  41              		.loc 1 91 1 view .LVU8
  92:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** TX_THREAD                   *next_thread;
  42              		.loc 1 92 1 view .LVU9
  93:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** TX_THREAD                   *previous_thread;
  43              		.loc 1 93 1 view .LVU10
  94:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** #ifdef TX_ENABLE_EVENT_TRACE
  95:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** TX_TRACE_BUFFER_ENTRY       *entry_ptr;
  96:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** ULONG                       time_stamp =  ((ULONG) 0);
  97:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** #endif
  98:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** #ifdef TX_ENABLE_EVENT_LOGGING
  99:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** UCHAR                       *log_entry_ptr;
 100:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** ULONG                       upper_tbu;
 101:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** ULONG                       lower_tbu;
 102:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** #endif
 103:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 104:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 105:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****     /* Disable interrupts to get a block from the pool.  */
 106:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****     TX_DISABLE
  44              		.loc 1 106 5 view .LVU11
  45              	.LBB16:
  46              	.LBI16:
  47              		.file 2 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h"
   1:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**************************************************************************/
   2:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
   3:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*       Copyright (c) Microsoft Corporation. All rights reserved.        */
   4:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
   5:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*       This software is licensed under the Microsoft Software License   */
   6:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*       Terms for Microsoft Azure RTOS. Full text of the license can be  */
   7:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*       found in the LICENSE file at https://aka.ms/AzureRTOS_EULA       */
   8:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*       and in the root directory of this software.                      */
   9:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  10:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**************************************************************************/
  11:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  12:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  13:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**************************************************************************/
  14:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**************************************************************************/
  15:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**                                                                       */
  16:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /** ThreadX Component                                                     */
  17:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**                                                                       */
  18:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**   Port Specific                                                       */
  19:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**                                                                       */
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\ccSiMwar.s 			page 4


  20:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**************************************************************************/
  21:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**************************************************************************/
  22:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  23:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  24:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**************************************************************************/
  25:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  26:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*  PORT SPECIFIC C INFORMATION                            RELEASE        */
  27:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  28:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    tx_port.h                                         Cortex-M4/GNU     */
  29:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                           6.1.10       */
  30:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  31:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*  AUTHOR                                                                */
  32:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  33:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    Scott Larson, Microsoft Corporation                                 */
  34:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  35:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*  DESCRIPTION                                                           */
  36:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  37:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    This file contains data type definitions that make the ThreadX      */
  38:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    real-time kernel function identically on a variety of different     */
  39:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    processor architectures.  For example, the size or number of bits   */
  40:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    in an "int" data type vary between microprocessor architectures and */
  41:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    even C compilers for the same microprocessor.  ThreadX does not     */
  42:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    directly use native C data types.  Instead, ThreadX creates its     */
  43:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    own special types that can be mapped to actual data types by this   */
  44:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    file to guarantee consistency in the interface and functionality.   */
  45:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  46:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    This file replaces the previous Cortex-M3/M4/M7 files. It unifies   */
  47:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    the ARMv7-M architecture and compilers into one common file.        */
  48:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  49:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*  RELEASE HISTORY                                                       */
  50:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  51:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    DATE              NAME                      DESCRIPTION             */
  52:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  53:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*  06-02-2021      Scott Larson            Initial Version 6.1.7         */
  54:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*  01-31-2022      Scott Larson            Modified comments, updated    */
  55:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                            typedef to fix misra        */
  56:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                            violation,                  */
  57:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                            fixed predefined macro,     */
  58:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                            resulting in version 6.1.10 */
  59:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  60:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**************************************************************************/
  61:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  62:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_PORT_H
  63:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_PORT_H
  64:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  65:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  66:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Determine if the optional ThreadX user define file should be used.  */
  67:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  68:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_INCLUDE_USER_DEFINE_FILE
  69:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  70:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Yes, include the user defines in tx_user.h. The defines in this file may
  71:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    alternately be defined on the command line.  */
  72:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  73:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #include "tx_user.h"
  74:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
  75:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  76:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\ccSiMwar.s 			page 5


  77:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define compiler library include files.  */
  78:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  79:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #include <stdlib.h>
  80:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #include <string.h>
  81:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  82:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef __ICCARM__
  83:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #include <intrinsics.h>                     /* IAR Intrinsics */
  84:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define __asm__ __asm                       /* Define to make all inline asm look similar */
  85:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef  TX_ENABLE_IAR_LIBRARY_SUPPORT
  86:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #include <yvals.h>
  87:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
  88:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif /* __ICCARM__ */
  89:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  90:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef __ghs__
  91:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #include <arm_ghs.h>
  92:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #include "tx_ghs.h"
  93:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif  /* __ghs__ */
  94:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  95:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  96:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #if !defined(__GNUC__) && !defined(__CC_ARM)
  97:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define __get_control_value __get_CONTROL
  98:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define __set_control_value __set_CONTROL
  99:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 100:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 101:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef __GNUC__
 102:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define __get_ipsr_value __get_IPSR
 103:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 104:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 105:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define ThreadX basic types for this port.  */
 106:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 107:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define VOID                                    void
 108:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** typedef char                                    CHAR;
 109:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** typedef unsigned char                           UCHAR;
 110:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** typedef int                                     INT;
 111:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** typedef unsigned int                            UINT;
 112:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** typedef long                                    LONG;
 113:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** typedef unsigned long                           ULONG;
 114:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** typedef unsigned long long                      ULONG64;
 115:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** typedef short                                   SHORT;
 116:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** typedef unsigned short                          USHORT;
 117:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define ULONG64_DEFINED
 118:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 119:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the priority levels for ThreadX.  Legal values range
 120:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    from 32 to 1024 and MUST be evenly divisible by 32.  */
 121:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 122:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_MAX_PRIORITIES
 123:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_MAX_PRIORITIES                       32
 124:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 125:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 126:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 127:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the minimum stack for a ThreadX thread on this processor. If the size supplied during
 128:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    thread creation is less than this value, the thread create call will return an error.  */
 129:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 130:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_MINIMUM_STACK
 131:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_MINIMUM_STACK                        200         /* Minimum stack size for this port  */
 132:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 133:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\ccSiMwar.s 			page 6


 134:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 135:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the system timer thread's default stack size and priority.  These are only applicable
 136:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    if TX_TIMER_PROCESS_IN_ISR is not defined.  */
 137:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 138:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_TIMER_THREAD_STACK_SIZE
 139:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TIMER_THREAD_STACK_SIZE              1024        /* Default timer thread stack size  */
 140:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 141:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 142:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_TIMER_THREAD_PRIORITY
 143:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TIMER_THREAD_PRIORITY                0           /* Default timer thread priority    */
 144:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 145:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 146:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 147:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define various constants for the ThreadX Cortex-M port.  */
 148:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 149:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_INT_DISABLE                          1           /* Disable interrupts               */
 150:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_INT_ENABLE                           0           /* Enable interrupts                */
 151:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 152:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 153:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the clock source for trace event entry time stamp. The following two item are port specif
 154:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    For example, if the time source is at the address 0x0a800024 and is 16-bits in size, the clock
 155:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    source constants would be:
 156:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 157:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TRACE_TIME_SOURCE                    *((ULONG *) 0x0a800024)
 158:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TRACE_TIME_MASK                      0x0000FFFFUL
 159:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 160:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** */
 161:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 162:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_MISRA_ENABLE
 163:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_TRACE_TIME_SOURCE
 164:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TRACE_TIME_SOURCE                    *((ULONG *) 0xE0001004)
 165:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 166:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 167:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** ULONG   _tx_misra_time_stamp_get(VOID);
 168:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TRACE_TIME_SOURCE                    _tx_misra_time_stamp_get()
 169:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 170:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 171:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_TRACE_TIME_MASK
 172:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TRACE_TIME_MASK                      0xFFFFFFFFUL
 173:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 174:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 175:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef __ghs__
 176:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define constants for Green Hills EventAnalyzer.  */
 177:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 178:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the number of ticks per second. This informs the EventAnalyzer what the timestamps
 179:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    represent.  By default, this is set to 1,000,000 i.e., one tick every microsecond. */
 180:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 181:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_EL_TICKS_PER_SECOND                  1000000
 182:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 183:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the method of how to get the upper and lower 32-bits of the time stamp. By default, simpl
 184:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    simulate the time-stamp source with a counter.  */
 185:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 186:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define read_tbu()                              _tx_el_time_base_upper
 187:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define read_tbl()                              ++_tx_el_time_base_lower
 188:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif  /* __ghs__ */
 189:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 190:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the port specific options for the _tx_build_options variable. This variable indicates
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\ccSiMwar.s 			page 7


 191:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    how the ThreadX library was built.  */
 192:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 193:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_PORT_SPECIFIC_BUILD_OPTIONS          (0)
 194:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 195:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 196:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the in-line initialization constant so that modules with in-line
 197:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    initialization capabilities can prevent their initialization from being
 198:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    a function call.  */
 199:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 200:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_MISRA_ENABLE
 201:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_DISABLE_INLINE
 202:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 203:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_INLINE_INITIALIZATION
 204:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 205:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 206:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 207:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Determine whether or not stack checking is enabled. By default, ThreadX stack checking is
 208:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    disabled. When the following is defined, ThreadX thread stack checking is enabled.  If stack
 209:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    checking is enabled (TX_ENABLE_STACK_CHECKING is defined), the TX_DISABLE_STACK_FILLING
 210:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    define is negated, thereby forcing the stack fill which is necessary for the stack checking
 211:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    logic.  */
 212:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 213:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_MISRA_ENABLE
 214:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_ENABLE_STACK_CHECKING
 215:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #undef TX_DISABLE_STACK_FILLING
 216:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 217:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 218:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 219:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 220:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the TX_THREAD control block extensions for this port. The main reason
 221:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    for the multiple macros is so that backward compatibility can be maintained with
 222:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    existing ThreadX kernel awareness modules.  */
 223:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 224:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_0
 225:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_1
 226:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef  TX_ENABLE_IAR_LIBRARY_SUPPORT
 227:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_2           VOID    *tx_thread_iar_tls_pointer;
 228:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #elif defined(__ghs__)
 229:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_2           VOID *  tx_thread_eh_globals;                           \
 230:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                         int     Errno;             /* errno.  */                \
 231:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                         char *  strtok_saved_pos;  /* strtok() position.  */
 232:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 233:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_2
 234:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 235:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 236:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 237:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_3
 238:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 239:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 240:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 241:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the port extensions of the remaining ThreadX objects.  */
 242:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 243:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_BLOCK_POOL_EXTENSION
 244:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_BYTE_POOL_EXTENSION
 245:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_EVENT_FLAGS_GROUP_EXTENSION
 246:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_MUTEX_EXTENSION
 247:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_QUEUE_EXTENSION
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\ccSiMwar.s 			page 8


 248:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_SEMAPHORE_EXTENSION
 249:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TIMER_EXTENSION
 250:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 251:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 252:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the user extension field of the thread control block.  Nothing
 253:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    additional is needed for this port so it is defined as white space.  */
 254:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 255:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_THREAD_USER_EXTENSION
 256:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_USER_EXTENSION
 257:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 258:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 259:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 260:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the macros for processing extensions in tx_thread_create, tx_thread_delete,
 261:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    tx_thread_shell_entry, and tx_thread_terminate.  */
 262:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 263:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 264:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef  TX_ENABLE_IAR_LIBRARY_SUPPORT
 265:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #if (__VER__ < 8000000)
 266:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_CREATE_EXTENSION(thread_ptr)                      thread_ptr -> tx_thread_iar_tls
 267:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_DELETE_EXTENSION(thread_ptr)                      __iar_dlib_perthread_deallocate
 268:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                     thread_ptr -> tx_thread_iar_tls
 269:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_PORT_SPECIFIC_PRE_SCHEDULER_INITIALIZATION               __iar_dlib_perthread_access(0);
 270:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 271:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** void    *_tx_iar_create_per_thread_tls_area(void);
 272:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** void    _tx_iar_destroy_per_thread_tls_area(void *tls_ptr);
 273:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** void    __iar_Initlocks(void);
 274:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 275:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_CREATE_EXTENSION(thread_ptr)                      thread_ptr -> tx_thread_iar_tls
 276:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_DELETE_EXTENSION(thread_ptr)                      do {_tx_iar_destroy_per_thread_
 277:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                         thread_ptr -> tx_thread_iar
 278:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_PORT_SPECIFIC_PRE_SCHEDULER_INITIALIZATION               do {__iar_Initlocks();} while(0
 279:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 280:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 281:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_CREATE_EXTENSION(thread_ptr)
 282:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_DELETE_EXTENSION(thread_ptr)
 283:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 284:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 285:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #if defined(__ARMVFP__) || defined(__ARM_PCS_VFP) || defined(__ARM_FP) || defined(__TARGET_FPU_VFP)
 286:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 287:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_MISRA_ENABLE
 288:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 289:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** ULONG  _tx_misra_control_get(void);
 290:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** void   _tx_misra_control_set(ULONG value);
 291:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** ULONG  _tx_misra_fpccr_get(void);
 292:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** void   _tx_misra_vfp_touch(void);
 293:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 294:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else   /* TX_MISRA_ENABLE not defined */
 295:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 296:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define some helper functions (these are intrinsics in some compilers). */
 297:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef __GNUC__ /* GCC and ARM Compiler 6 */
 298:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 299:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline ULONG __get_control_value(void)
 300:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 301:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** ULONG  control_value;
 302:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 303:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 304:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     return(control_value);
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\ccSiMwar.s 			page 9


 305:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 306:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 307:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline void __set_control_value(ULONG control_value)
 308:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 309:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 310:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 311:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 312:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_VFP_TOUCH()  __asm__ volatile ("VMOV.F32 s0, s0");
 313:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 314:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #elif defined(__CC_ARM) /* ARM Compiler 5 */
 315:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 316:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) ULONG __get_control_value(void)
 317:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 318:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** ULONG  control_value;
 319:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 320:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm volatile ("MRS control_value,CONTROL");
 321:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     return(control_value);
 322:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 323:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 324:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) void __set_control_value(ULONG control_value)
 325:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 326:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile ("MSR CONTROL,control_value");
 327:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 328:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Can't access VFP registers with inline asm, so define this in tx_thread_schedule.  */
 329:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** void _tx_vfp_access(void);
 330:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_VFP_TOUCH()  _tx_vfp_access();
 331:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 332:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #elif defined(__ICCARM__)  /* IAR */
 333:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_VFP_TOUCH()  __asm__ volatile ("VMOV.F32 s0, s0");
 334:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif  /* Helper functions for different compilers */
 335:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 336:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif  /* TX_MISRA_ENABLE */
 337:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 338:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 339:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* A completed thread falls into _thread_shell_entry and we can simply deactivate the FPU via CONTR
 340:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    in order to ensure no lazy stacking will occur. */
 341:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 342:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_MISRA_ENABLE
 343:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 344:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_COMPLETED_EXTENSION(thread_ptr)   {                                              
 345:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                     ULONG  _tx_vfp_state;                          
 346:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         _tx_vfp_state =  __get_control_value();    
 347:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         _tx_vfp_state =  _tx_vfp_state & ~((ULONG) 
 348:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         __set_control_value(_tx_vfp_state);        
 349:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                     }
 350:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 351:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 352:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_COMPLETED_EXTENSION(thread_ptr)   {                                              
 353:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                     ULONG  _tx_vfp_state;                          
 354:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         _tx_vfp_state =  _tx_misra_control_get();  
 355:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         _tx_vfp_state =  _tx_vfp_state & ~((ULONG) 
 356:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         _tx_misra_control_set(_tx_vfp_state);      
 357:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                     }
 358:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 359:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 360:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 361:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* A thread can be terminated by another thread, so we first check if it's self-terminating and not
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\ccSiMwar.s 			page 10


 362:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    If so, deactivate the FPU via CONTROL.FPCA. Otherwise we are in an interrupt or another thread i
 363:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    this one, so if the FPCCR.LSPACT bit is set, we need to save the CONTROL.FPCA state, touch the F
 364:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    the lazy FPU save, then restore the CONTROL.FPCA state. */
 365:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 366:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_MISRA_ENABLE
 367:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 368:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_TERMINATED_EXTENSION(thread_ptr)  {                                              
 369:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                     ULONG  _tx_system_state;                       
 370:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         _tx_system_state =  TX_THREAD_GET_SYSTEM_ST
 371:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         if ((_tx_system_state == ((ULONG) 0)) && ((
 372:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         {                                          
 373:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         ULONG  _tx_vfp_state;                      
 374:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             _tx_vfp_state =  __get_control_value();
 375:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             _tx_vfp_state =  _tx_vfp_state & ~((ULO
 376:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             __set_control_value(_tx_vfp_state);    
 377:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         }                                          
 378:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         else                                       
 379:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         {                                          
 380:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         ULONG  _tx_fpccr;                          
 381:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             _tx_fpccr =  *((ULONG *) 0xE000EF34);  
 382:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             _tx_fpccr =  _tx_fpccr & ((ULONG) 0x01)
 383:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             if (_tx_fpccr == ((ULONG) 0x01))       
 384:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             {                                      
 385:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             ULONG _tx_vfp_state;                   
 386:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 _tx_vfp_state = __get_control_value
 387:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 _tx_vfp_state =  _tx_vfp_state & ((
 388:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 TX_VFP_TOUCH();                    
 389:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 if (_tx_vfp_state == ((ULONG) 0))  
 390:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 {                                  
 391:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                     _tx_vfp_state =  __get_control_
 392:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                     _tx_vfp_state =  _tx_vfp_state 
 393:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                     __set_control_value(_tx_vfp_sta
 394:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 }                                  
 395:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             }                                      
 396:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         }                                          
 397:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                     }
 398:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 399:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 400:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_TERMINATED_EXTENSION(thread_ptr)  {                                              
 401:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                     ULONG  _tx_system_state;                       
 402:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         _tx_system_state =  TX_THREAD_GET_SYSTEM_ST
 403:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         if ((_tx_system_state == ((ULONG) 0)) && ((
 404:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         {                                          
 405:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         ULONG  _tx_vfp_state;                      
 406:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             _tx_vfp_state =  _tx_misra_control_get(
 407:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             _tx_vfp_state =  _tx_vfp_state & ~((ULO
 408:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             _tx_misra_control_set(_tx_vfp_state);  
 409:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         }                                          
 410:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         else                                       
 411:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         {                                          
 412:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         ULONG  _tx_fpccr;                          
 413:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             _tx_fpccr =  _tx_misra_fpccr_get();    
 414:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             _tx_fpccr =  _tx_fpccr & ((ULONG) 0x01)
 415:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             if (_tx_fpccr == ((ULONG) 0x01))       
 416:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             {                                      
 417:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             ULONG _tx_vfp_state;                   
 418:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 _tx_vfp_state = _tx_misra_control_g
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\ccSiMwar.s 			page 11


 419:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 _tx_vfp_state =  _tx_vfp_state & ((
 420:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 _tx_misra_vfp_touch();             
 421:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 if (_tx_vfp_state == ((ULONG) 0))  
 422:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 {                                  
 423:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                     _tx_vfp_state =  _tx_misra_cont
 424:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                     _tx_vfp_state =  _tx_vfp_state 
 425:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                     _tx_misra_control_set(_tx_vfp_s
 426:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 }                                  
 427:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             }                                      
 428:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         }                                          
 429:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                     }
 430:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 431:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 432:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else   /* No VFP in use */
 433:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 434:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_COMPLETED_EXTENSION(thread_ptr)
 435:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_TERMINATED_EXTENSION(thread_ptr)
 436:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 437:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif  /* defined(__ARMVFP__) || defined(__ARM_PCS_VFP) || defined(__ARM_FP) || defined(__TARGET_F
 438:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 439:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 440:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the ThreadX object creation extensions for the remaining objects.  */
 441:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 442:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_BLOCK_POOL_CREATE_EXTENSION(pool_ptr)
 443:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_BYTE_POOL_CREATE_EXTENSION(pool_ptr)
 444:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_EVENT_FLAGS_GROUP_CREATE_EXTENSION(group_ptr)
 445:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_MUTEX_CREATE_EXTENSION(mutex_ptr)
 446:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_QUEUE_CREATE_EXTENSION(queue_ptr)
 447:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_SEMAPHORE_CREATE_EXTENSION(semaphore_ptr)
 448:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TIMER_CREATE_EXTENSION(timer_ptr)
 449:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 450:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 451:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the ThreadX object deletion extensions for the remaining objects.  */
 452:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 453:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_BLOCK_POOL_DELETE_EXTENSION(pool_ptr)
 454:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_BYTE_POOL_DELETE_EXTENSION(pool_ptr)
 455:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_EVENT_FLAGS_GROUP_DELETE_EXTENSION(group_ptr)
 456:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_MUTEX_DELETE_EXTENSION(mutex_ptr)
 457:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_QUEUE_DELETE_EXTENSION(queue_ptr)
 458:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_SEMAPHORE_DELETE_EXTENSION(semaphore_ptr)
 459:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TIMER_DELETE_EXTENSION(timer_ptr)
 460:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 461:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 462:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the get system state macro.  */
 463:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 464:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_THREAD_GET_SYSTEM_STATE
 465:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_MISRA_ENABLE
 466:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 467:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef __CC_ARM /* ARM Compiler 5 */
 468:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 469:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** register unsigned int _ipsr __asm("ipsr");
 470:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_GET_SYSTEM_STATE()        (_tx_thread_system_state | _ipsr)
 471:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 472:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #elif defined(__GNUC__) /* GCC and ARM Compiler 6 */
 473:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 474:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline unsigned int __get_ipsr_value(void)
 475:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\ccSiMwar.s 			page 12


 476:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** unsigned int  ipsr_value;
 477:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 478:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     return(ipsr_value);
 479:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 480:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 481:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_GET_SYSTEM_STATE()        (_tx_thread_system_state | __get_ipsr_value())
 482:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 483:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #elif defined(__ICCARM__)   /* IAR */
 484:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 485:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_GET_SYSTEM_STATE()        (_tx_thread_system_state | __get_IPSR())
 486:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 487:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif  /* TX_THREAD_GET_SYSTEM_STATE for different compilers */
 488:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 489:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else   /* TX_MISRA_ENABLE is defined, use MISRA function. */
 490:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** ULONG   _tx_misra_ipsr_get(VOID);
 491:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_GET_SYSTEM_STATE()        (_tx_thread_system_state | _tx_misra_ipsr_get())
 492:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif  /* TX_MISRA_ENABLE */
 493:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif  /* TX_THREAD_GET_SYSTEM_STATE */
 494:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 495:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 496:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the check for whether or not to call the _tx_thread_system_return function.  A non-zero v
 497:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    indicates that _tx_thread_system_return should not be called. This overrides the definition in t
 498:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    for Cortex-M since so we don't waste time checking the _tx_thread_system_state variable that is 
 499:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    zero after initialization for Cortex-M ports. */
 500:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 501:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_THREAD_SYSTEM_RETURN_CHECK
 502:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_SYSTEM_RETURN_CHECK(c)    (c) = ((ULONG) _tx_thread_preempt_disable);
 503:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 504:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 505:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the macro to ensure _tx_thread_preempt_disable is set early in initialization in order to
 506:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    prevent early scheduling on Cortex-M parts.  */
 507:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 508:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_PORT_SPECIFIC_POST_INITIALIZATION    _tx_thread_preempt_disable++;
 509:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 510:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 511:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 512:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 513:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_DISABLE_INLINE
 514:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 515:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the TX_LOWEST_SET_BIT_CALCULATE macro for each compiler. */
 516:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef __ICCARM__       /* IAR Compiler */
 517:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_LOWEST_SET_BIT_CALCULATE(m, b)       (b) = (UINT) __CLZ(__RBIT((m)));
 518:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #elif defined(__CC_ARM) /* AC5 Compiler */
 519:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_LOWEST_SET_BIT_CALCULATE(m, b)       (b) = (UINT) __clz(__rbit((m)));
 520:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #elif defined(__GNUC__) /* GCC and AC6 Compiler */
 521:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_LOWEST_SET_BIT_CALCULATE(m, b)       __asm__ volatile (" RBIT %0,%1 ": "=r" (m) : "r" (m
 522:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                 __asm__ volatile (" CLZ  %0,%1 ": "=r" (b) : "r" (m
 523:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 524:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 525:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 526:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 527:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the interrupt disable/restore macros for each compiler. */
 528:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 529:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #if defined(__GNUC__) || defined(__ICCARM__)
 530:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 531:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*** GCC/AC6 and IAR ***/
 532:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\ccSiMwar.s 			page 13


 533:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline unsigned int __get_interrupt_posture(void)
 534:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 535:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** unsigned int posture;
 536:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 537:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile ("MRS  %0, BASEPRI ": "=r" (posture));
 538:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 539:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 540:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 541:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     return(posture);
 542:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 543:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 544:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 545:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline void __set_basepri_value(unsigned int basepri_valu
 546:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 547:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile ("MSR  BASEPRI,%0 ": : "r" (basepri_value));
 548:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 549:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 550:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline void __enable_interrupts(void)
 551:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 552:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile ("CPSIE  i": : : "memory");
 553:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 554:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 555:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 556:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline void __restore_interrupt(unsigned int int_posture)
 557:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 558:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 559:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __set_basepri_value(int_posture);
 560:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     //__asm__ volatile ("MSR  BASEPRI,%0": : "r" (int_posture): "memory");
 561:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 562:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 563:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 564:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 565:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 566:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline unsigned int __disable_interrupts(void)
  48              		.loc 2 566 63 view .LVU12
  49              	.LBB17:
 567:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 568:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** unsigned int int_posture;
  50              		.loc 2 568 1 view .LVU13
 569:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 570:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     int_posture = __get_interrupt_posture();
  51              		.loc 2 570 5 view .LVU14
  52              	.LBB18:
  53              	.LBI18:
 533:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
  54              		.loc 2 533 63 view .LVU15
  55              	.LBB19:
 535:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
  56              		.loc 2 535 1 view .LVU16
 539:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
  57              		.loc 2 539 5 view .LVU17
  58              		.syntax unified
  59              	@ 539 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
  60 0000 EFF3108C 		MRS  ip, PRIMASK 
  61              	@ 0 "" 2
  62              	.LVL1:
 541:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\ccSiMwar.s 			page 14


  63              		.loc 2 541 5 view .LVU18
 541:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
  64              		.loc 2 541 5 is_stmt 0 view .LVU19
  65              		.thumb
  66              		.syntax unified
  67              	.LBE19:
  68              	.LBE18:
 571:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 572:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 573:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __set_basepri_value(TX_PORT_BASEPRI);
 574:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 575:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile ("CPSID i" : : : "memory");
  69              		.loc 2 575 5 is_stmt 1 view .LVU20
  70              		.syntax unified
  71              	@ 575 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
  72 0004 72B6     		CPSID i
  73              	@ 0 "" 2
 576:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 577:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     return(int_posture);
  74              		.loc 2 577 5 view .LVU21
  75              	.LVL2:
  76              		.loc 2 577 5 is_stmt 0 view .LVU22
  77              		.thumb
  78              		.syntax unified
  79              	.LBE17:
  80              	.LBE16:
 107:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 108:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** #ifdef TX_BLOCK_POOL_ENABLE_PERFORMANCE_INFO
 109:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 110:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****     /* Increment the total allocations counter.  */
 111:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****     _tx_block_pool_performance_allocate_count++;
 112:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 113:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****     /* Increment the number of allocations on this pool.  */
 114:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****     pool_ptr -> tx_block_pool_performance_allocate_count++;
 115:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** #endif
 116:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 117:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** #ifdef TX_ENABLE_EVENT_TRACE
 118:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 119:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****     /* If trace is enabled, save the current event pointer.  */
 120:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****     entry_ptr =  _tx_trace_buffer_current_ptr;
 121:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 122:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****     /* If trace is enabled, insert this event into the trace buffer.  */
 123:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****     TX_TRACE_IN_LINE_INSERT(TX_TRACE_BLOCK_ALLOCATE, pool_ptr, 0, wait_option, pool_ptr -> tx_block
 124:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 125:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****     /* Save the time stamp for later comparison to verify that
 126:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****        the event hasn't been overwritten by the time the allocate
 127:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****        call succeeds.  */
 128:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****     if (entry_ptr != TX_NULL)
 129:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****     {
 130:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 131:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****         time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
 132:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****     }
 133:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** #endif
 134:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 135:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** #ifdef TX_ENABLE_EVENT_LOGGING
 136:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****     log_entry_ptr =  *(UCHAR **) _tx_el_current_event;
 137:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\ccSiMwar.s 			page 15


 138:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****     /* Log this kernel call.  */
 139:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****     TX_EL_BLOCK_ALLOCATE_INSERT
 140:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 141:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****     /* Store -1 in the third event slot.  */
 142:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****     *((ULONG *) (log_entry_ptr + TX_EL_EVENT_INFO_3_OFFSET)) =  (ULONG) -1;
 143:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 144:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****     /* Save the time stamp for later comparison to verify that
 145:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****        the event hasn't been overwritten by the time the allocate
 146:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****        call succeeds.  */
 147:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****     lower_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_LOWER_OFFSET));
 148:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****     upper_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_UPPER_OFFSET));
 149:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** #endif
 150:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 151:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****     /* Determine if there is an available block.  */
 152:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****     if (pool_ptr -> tx_block_pool_available != ((UINT) 0))
  81              		.loc 1 152 5 is_stmt 1 view .LVU23
  82              		.loc 1 152 18 is_stmt 0 view .LVU24
  83 0006 8368     		ldr	r3, [r0, #8]
  84              		.loc 1 152 8 view .LVU25
  85 0008 5BB1     		cbz	r3, .L2
 153:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****     {
 154:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 155:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****         /* Yes, a block is available.  Decrement the available count.  */
 156:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****         pool_ptr -> tx_block_pool_available--;
  86              		.loc 1 156 9 is_stmt 1 view .LVU26
  87              		.loc 1 156 44 is_stmt 0 view .LVU27
  88 000a 013B     		subs	r3, r3, #1
  89 000c 8360     		str	r3, [r0, #8]
 157:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 158:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****         /* Pickup the current block pointer.  */
 159:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****         work_ptr =  pool_ptr -> tx_block_pool_available_list;
  90              		.loc 1 159 9 is_stmt 1 view .LVU28
  91              		.loc 1 159 18 is_stmt 0 view .LVU29
  92 000e 0369     		ldr	r3, [r0, #16]
  93              	.LVL3:
 160:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 161:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****         /* Return the first available block to the caller.  */
 162:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****         temp_ptr =  TX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
  94              		.loc 1 162 9 is_stmt 1 view .LVU30
  95              		.loc 1 162 18 is_stmt 0 view .LVU31
  96 0010 1A1D     		adds	r2, r3, #4
  97              	.LVL4:
 163:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****         return_ptr =  TX_INDIRECT_VOID_TO_UCHAR_POINTER_CONVERT(block_ptr);
  98              		.loc 1 163 9 is_stmt 1 view .LVU32
 164:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****         *return_ptr =  temp_ptr;
  99              		.loc 1 164 9 view .LVU33
 100              		.loc 1 164 21 is_stmt 0 view .LVU34
 101 0012 0A60     		str	r2, [r1]
 165:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 166:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****         /* Modify the available list to point at the next block in the pool. */
 167:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****         next_block_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 102              		.loc 1 167 9 is_stmt 1 view .LVU35
 103              	.LVL5:
 168:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****         pool_ptr -> tx_block_pool_available_list =  *next_block_ptr;
 104              		.loc 1 168 9 view .LVU36
 105              		.loc 1 168 53 is_stmt 0 view .LVU37
 106 0014 1A68     		ldr	r2, [r3]
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\ccSiMwar.s 			page 16


 107              	.LVL6:
 108              		.loc 1 168 50 view .LVU38
 109 0016 0261     		str	r2, [r0, #16]
 110              	.LVL7:
 169:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 170:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****         /* Save the pool's address in the block for when it is released!  */
 171:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****         temp_ptr =  TX_BLOCK_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 111              		.loc 1 171 9 is_stmt 1 view .LVU39
 172:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****         *next_block_ptr =  temp_ptr;
 112              		.loc 1 172 9 view .LVU40
 113              		.loc 1 172 25 is_stmt 0 view .LVU41
 114 0018 1860     		str	r0, [r3]
 173:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 174:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** #ifdef TX_ENABLE_EVENT_TRACE
 175:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 176:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****         /* Check that the event time stamp is unchanged.  A different
 177:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****            timestamp means that a later event wrote over the byte
 178:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****            allocate event.  In that case, do nothing here.  */
 179:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****         if (entry_ptr != TX_NULL)
 180:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****         {
 181:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 182:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****             /* Is the time stamp the same?  */
 183:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****             if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp)
 184:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****             {
 185:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 186:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 /* Timestamp is the same, update the entry with the address.  */
 187:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** #ifdef TX_MISRA_ENABLE
 188:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 entry_ptr -> tx_trace_buffer_entry_info_2 =  TX_POINTER_TO_ULONG_CONVERT(*block_ptr
 189:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** #else
 190:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 entry_ptr -> tx_trace_buffer_entry_information_field_2 =  TX_POINTER_TO_ULONG_CONVE
 191:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** #endif
 192:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****             }
 193:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****         }
 194:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** #endif
 195:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 196:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** #ifdef TX_ENABLE_EVENT_LOGGING
 197:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****         /* Store the address of the allocated block.  */
 198:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****         *((ULONG *) (log_entry_ptr + TX_EL_EVENT_INFO_3_OFFSET)) =  (ULONG) *block_ptr;
 199:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** #endif
 200:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 201:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****         /* Set status to success.  */
 202:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****         status =  TX_SUCCESS;
 115              		.loc 1 202 9 is_stmt 1 view .LVU42
 116              	.LVL8:
 203:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 204:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****         /* Restore interrupts.  */
 205:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****         TX_RESTORE
 117              		.loc 1 205 9 view .LVU43
 118              	.LBB20:
 119              	.LBI20:
 556:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 120              		.loc 2 556 55 view .LVU44
 121              	.LBB21:
 562:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 122              		.loc 2 562 5 view .LVU45
 123              		.syntax unified
 124              	@ 562 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\ccSiMwar.s 			page 17


 125 001a 8CF31088 		MSR  PRIMASK,ip
 126              	@ 0 "" 2
 127              		.thumb
 128              		.syntax unified
 129              	.LBE21:
 130              	.LBE20:
 202:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 131              		.loc 1 202 16 is_stmt 0 view .LVU46
 132 001e 0020     		movs	r0, #0
 133              	.LVL9:
 134              	.LBB23:
 135              	.LBB22:
 564:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 136              		.loc 2 564 1 view .LVU47
 137 0020 7047     		bx	lr
 138              	.LVL10:
 139              	.L2:
 564:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 140              		.loc 2 564 1 view .LVU48
 141              	.LBE22:
 142              	.LBE23:
 206:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****     }
 207:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****     else
 208:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****     {
 209:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 210:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****         /* Default the return pointer to NULL.  */
 211:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****         return_ptr =   TX_INDIRECT_VOID_TO_UCHAR_POINTER_CONVERT(block_ptr);
 143              		.loc 1 211 9 is_stmt 1 view .LVU49
 212:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****         *return_ptr =  TX_NULL;
 144              		.loc 1 212 9 view .LVU50
 145              		.loc 1 212 21 is_stmt 0 view .LVU51
 146 0022 0023     		movs	r3, #0
 147 0024 0B60     		str	r3, [r1]
 213:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 214:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****         /* Determine if the request specifies suspension.  */
 215:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****         if (wait_option != TX_NO_WAIT)
 148              		.loc 1 215 9 is_stmt 1 view .LVU52
 149              		.loc 1 215 12 is_stmt 0 view .LVU53
 150 0026 002A     		cmp	r2, #0
 151 0028 31D0     		beq	.L4
 216:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****         {
 217:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 218:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****             /* Determine if the preempt disable flag is non-zero.  */
 219:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****             if (_tx_thread_preempt_disable != ((UINT) 0))
 152              		.loc 1 219 13 is_stmt 1 view .LVU54
 153              		.loc 1 219 44 is_stmt 0 view .LVU55
 154 002a 1B4B     		ldr	r3, .L12
 155 002c 1B68     		ldr	r3, [r3]
 156              		.loc 1 219 16 view .LVU56
 157 002e 1BBB     		cbnz	r3, .L11
  81:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 158              		.loc 1 81 1 view .LVU57
 159 0030 10B5     		push	{r4, lr}
 160              	.LCFI0:
 161              		.cfi_def_cfa_offset 8
 162              		.cfi_offset 4, -8
 163              		.cfi_offset 14, -4
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\ccSiMwar.s 			page 18


 220:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****             {
 221:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 222:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 /* Suspension is not allowed if the preempt disable flag is non-zero at this point,
 223:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 status =  TX_NO_MEMORY;
 224:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 225:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 /* Restore interrupts.  */
 226:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 TX_RESTORE
 227:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****             }
 228:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****             else
 229:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****             {
 230:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 231:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 /* Prepare for suspension of this thread.  */
 232:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 233:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** #ifdef TX_BLOCK_POOL_ENABLE_PERFORMANCE_INFO
 234:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 235:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 /* Increment the total suspensions counter.  */
 236:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 _tx_block_pool_performance_suspension_count++;
 237:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 238:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 /* Increment the number of suspensions on this pool.  */
 239:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 pool_ptr -> tx_block_pool_performance_suspension_count++;
 240:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** #endif
 241:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 242:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 /* Pickup thread pointer.  */
 243:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 TX_THREAD_GET_CURRENT(thread_ptr)
 164              		.loc 1 243 17 is_stmt 1 view .LVU58
 165 0032 1A4B     		ldr	r3, .L12+4
 166 0034 1C68     		ldr	r4, [r3]
 167              	.LVL11:
 244:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 245:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 /* Setup cleanup routine pointer.  */
 246:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_block_pool_cleanup);
 168              		.loc 1 246 17 view .LVU59
 169              		.loc 1 246 57 is_stmt 0 view .LVU60
 170 0036 1A4B     		ldr	r3, .L12+8
 171 0038 A366     		str	r3, [r4, #104]
 247:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 248:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 /* Setup cleanup information, i.e. this pool control
 249:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                    block.  */
 250:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 thread_ptr -> tx_thread_suspend_control_block =  (VOID *) pool_ptr;
 172              		.loc 1 250 17 is_stmt 1 view .LVU61
 173              		.loc 1 250 63 is_stmt 0 view .LVU62
 174 003a E066     		str	r0, [r4, #108]
 251:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 252:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 /* Save the return block pointer address as well.  */
 253:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) block_ptr;
 175              		.loc 1 253 17 is_stmt 1 view .LVU63
 176              		.loc 1 253 65 is_stmt 0 view .LVU64
 177 003c E167     		str	r1, [r4, #124]
 254:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 255:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** #ifndef TX_NOT_INTERRUPTABLE
 256:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 257:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 /* Increment the suspension sequence number, which is used to identify
 258:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                    this suspension event.  */
 259:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 thread_ptr -> tx_thread_suspension_sequence++;
 178              		.loc 1 259 17 is_stmt 1 view .LVU65
 179              		.loc 1 259 28 is_stmt 0 view .LVU66
 180 003e D4F8AC30 		ldr	r3, [r4, #172]
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\ccSiMwar.s 			page 19


 181              		.loc 1 259 60 view .LVU67
 182 0042 0133     		adds	r3, r3, #1
 183 0044 C4F8AC30 		str	r3, [r4, #172]
 260:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** #endif
 261:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 262:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 /* Pickup the number of suspended threads.  */
 263:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 suspended_count =  (pool_ptr -> tx_block_pool_suspended_count);
 184              		.loc 1 263 17 is_stmt 1 view .LVU68
 185              		.loc 1 263 33 is_stmt 0 view .LVU69
 186 0048 436A     		ldr	r3, [r0, #36]
 187              	.LVL12:
 264:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 265:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 /* Increment the number of suspended threads.  */
 266:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 (pool_ptr -> tx_block_pool_suspended_count)++;
 188              		.loc 1 266 17 is_stmt 1 view .LVU70
 189              		.loc 1 266 60 is_stmt 0 view .LVU71
 190 004a 591C     		adds	r1, r3, #1
 191              	.LVL13:
 192              		.loc 1 266 60 view .LVU72
 193 004c 4162     		str	r1, [r0, #36]
 194              	.LVL14:
 267:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 268:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 /* Setup suspension list.  */
 269:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 if (suspended_count == TX_NO_SUSPENSIONS)
 195              		.loc 1 269 17 is_stmt 1 view .LVU73
 196              		.loc 1 269 20 is_stmt 0 view .LVU74
 197 004e BBB9     		cbnz	r3, .L6
 270:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 {
 271:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 272:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                     /* No other threads are suspended.  Setup the head pointer and
 273:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                        just setup this threads pointers to itself.  */
 274:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                     pool_ptr -> tx_block_pool_suspension_list =     thread_ptr;
 198              		.loc 1 274 21 is_stmt 1 view .LVU75
 199              		.loc 1 274 63 is_stmt 0 view .LVU76
 200 0050 0462     		str	r4, [r0, #32]
 275:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                     thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 201              		.loc 1 275 21 is_stmt 1 view .LVU77
 202              		.loc 1 275 60 is_stmt 0 view .LVU78
 203 0052 2467     		str	r4, [r4, #112]
 276:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                     thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 204              		.loc 1 276 21 is_stmt 1 view .LVU79
 205              		.loc 1 276 64 is_stmt 0 view .LVU80
 206 0054 6467     		str	r4, [r4, #116]
 207              	.LVL15:
 208              	.L7:
 277:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 }
 278:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 else
 279:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 {
 280:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 281:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                     /* This list is not NULL, add current thread to the end. */
 282:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                     next_thread =                                   pool_ptr -> tx_block_pool_suspe
 283:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                     thread_ptr -> tx_thread_suspended_next =        next_thread;
 284:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                     previous_thread =                               next_thread -> tx_thread_suspen
 285:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                     thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 286:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                     previous_thread -> tx_thread_suspended_next =   thread_ptr;
 287:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                     next_thread -> tx_thread_suspended_previous =   thread_ptr;
 288:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 }
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\ccSiMwar.s 			page 20


 289:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 290:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 /* Set the state to suspended.  */
 291:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 thread_ptr -> tx_thread_state =       TX_BLOCK_MEMORY;
 209              		.loc 1 291 17 is_stmt 1 view .LVU81
 210              		.loc 1 291 47 is_stmt 0 view .LVU82
 211 0056 0823     		movs	r3, #8
 212 0058 2363     		str	r3, [r4, #48]
 292:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 293:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** #ifdef TX_NOT_INTERRUPTABLE
 294:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 295:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 /* Call actual non-interruptable thread suspension routine.  */
 296:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 _tx_thread_system_ni_suspend(thread_ptr, wait_option);
 297:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 298:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 /* Restore interrupts.  */
 299:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 TX_RESTORE
 300:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** #else
 301:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 302:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 /* Set the suspending flag.  */
 303:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 thread_ptr -> tx_thread_suspending =  TX_TRUE;
 213              		.loc 1 303 17 is_stmt 1 view .LVU83
 214              		.loc 1 303 52 is_stmt 0 view .LVU84
 215 005a 0123     		movs	r3, #1
 216 005c A363     		str	r3, [r4, #56]
 304:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 305:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 /* Setup the timeout period.  */
 306:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 217              		.loc 1 306 17 is_stmt 1 view .LVU85
 218              		.loc 1 306 81 is_stmt 0 view .LVU86
 219 005e E264     		str	r2, [r4, #76]
 307:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 308:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 /* Temporarily disable preemption.  */
 309:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 _tx_thread_preempt_disable++;
 220              		.loc 1 309 17 is_stmt 1 view .LVU87
 221              		.loc 1 309 43 is_stmt 0 view .LVU88
 222 0060 0D4A     		ldr	r2, .L12
 223              	.LVL16:
 224              		.loc 1 309 43 view .LVU89
 225 0062 1368     		ldr	r3, [r2]
 226 0064 0133     		adds	r3, r3, #1
 227 0066 1360     		str	r3, [r2]
 310:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 311:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 /* Restore interrupts.  */
 312:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 TX_RESTORE
 228              		.loc 1 312 17 is_stmt 1 view .LVU90
 229              	.LVL17:
 230              	.LBB24:
 231              	.LBI24:
 556:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 232              		.loc 2 556 55 view .LVU91
 233              	.LBB25:
 562:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 234              		.loc 2 562 5 view .LVU92
 235              		.syntax unified
 236              	@ 562 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 237 0068 8CF31088 		MSR  PRIMASK,ip
 238              	@ 0 "" 2
 239              	.LVL18:
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\ccSiMwar.s 			page 21


 562:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 240              		.loc 2 562 5 is_stmt 0 view .LVU93
 241              		.thumb
 242              		.syntax unified
 243              	.LBE25:
 244              	.LBE24:
 313:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 314:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 /* Call actual thread suspension routine.  */
 315:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 _tx_thread_system_suspend(thread_ptr);
 245              		.loc 1 315 17 is_stmt 1 view .LVU94
 246 006c 2046     		mov	r0, r4
 247              	.LVL19:
 248              		.loc 1 315 17 is_stmt 0 view .LVU95
 249 006e FFF7FEFF 		bl	_tx_thread_system_suspend
 250              	.LVL20:
 316:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** #endif
 317:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 318:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** #ifdef TX_ENABLE_EVENT_TRACE
 319:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 320:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 /* Check that the event time stamp is unchanged.  A different
 321:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                    timestamp means that a later event wrote over the byte
 322:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                    allocate event.  In that case, do nothing here.  */
 323:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 if (entry_ptr != TX_NULL)
 324:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 {
 325:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 326:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                     /* Is the time-stamp the same?  */
 327:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                     if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp)
 328:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                     {
 329:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 330:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                         /* Timestamp is the same, update the entry with the address.  */
 331:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** #ifdef TX_MISRA_ENABLE
 332:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                         entry_ptr -> tx_trace_buffer_entry_info_2 =  TX_POINTER_TO_ULONG_CONVERT(*b
 333:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** #else
 334:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                         entry_ptr -> tx_trace_buffer_entry_information_field_2 =  TX_POINTER_TO_ULO
 335:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** #endif
 336:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                     }
 337:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 }
 338:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** #endif
 339:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 340:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** #ifdef TX_ENABLE_EVENT_LOGGING
 341:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 /* Check that the event time stamp is unchanged and the call is about
 342:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                    to return success.  A different timestamp means that a later event
 343:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                    wrote over the block allocate event.  A return value other than
 344:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                    TX_SUCCESS indicates that no block was available. In those cases,
 345:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                    do nothing here.  */
 346:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 if (lower_tbu ==  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_LOWER_OFFSET)) &&
 347:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                     upper_tbu ==  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_UPPER_OFFSET)) &&
 348:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                     ((thread_ptr -> tx_thread_suspend_status) == TX_SUCCESS))
 349:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 {
 350:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 351:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                     /* Store the address of the allocated block.  */
 352:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                     *((ULONG *) (log_entry_ptr + TX_EL_EVENT_INFO_3_OFFSET)) =  (ULONG) *block_ptr;
 353:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 }
 354:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** #endif
 355:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 356:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 /* Return the completion status.  */
 357:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 status =  thread_ptr -> tx_thread_suspend_status;
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\ccSiMwar.s 			page 22


 251              		.loc 1 357 17 is_stmt 1 view .LVU96
 252              		.loc 1 357 24 is_stmt 0 view .LVU97
 253 0072 D4F88400 		ldr	r0, [r4, #132]
 254              	.LVL21:
 358:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****             }
 359:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****         }
 360:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****         else
 361:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****         {
 362:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 363:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****             /* Immediate return, return error completion.  */
 364:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****             status =  TX_NO_MEMORY;
 365:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 366:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****             /* Restore interrupts.  */
 367:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****             TX_RESTORE
 368:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****         }
 369:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****     }
 370:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 371:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****     /* Return completion status.  */
 372:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****     return(status);
 373:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** }
 255              		.loc 1 373 1 view .LVU98
 256 0076 10BD     		pop	{r4, pc}
 257              	.LVL22:
 258              	.L11:
 259              	.LCFI1:
 260              		.cfi_def_cfa_offset 0
 261              		.cfi_restore 4
 262              		.cfi_restore 14
 223:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 263              		.loc 1 223 17 is_stmt 1 view .LVU99
 226:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****             }
 264              		.loc 1 226 17 view .LVU100
 265              	.LBB26:
 266              	.LBI26:
 556:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 267              		.loc 2 556 55 view .LVU101
 268              	.LBB27:
 562:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 269              		.loc 2 562 5 view .LVU102
 270              		.syntax unified
 271              	@ 562 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 272 0078 8CF31088 		MSR  PRIMASK,ip
 273              	@ 0 "" 2
 274              		.thumb
 275              		.syntax unified
 276              	.LBE27:
 277              	.LBE26:
 223:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 278              		.loc 1 223 24 is_stmt 0 view .LVU103
 279 007c 1020     		movs	r0, #16
 280              	.LVL23:
 281              	.LBB29:
 282              	.LBB28:
 564:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 283              		.loc 2 564 1 view .LVU104
 284 007e 7047     		bx	lr
 285              	.LVL24:
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\ccSiMwar.s 			page 23


 286              	.L6:
 287              	.LCFI2:
 288              		.cfi_def_cfa_offset 8
 289              		.cfi_offset 4, -8
 290              		.cfi_offset 14, -4
 564:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 291              		.loc 2 564 1 view .LVU105
 292              	.LBE28:
 293              	.LBE29:
 282:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                     thread_ptr -> tx_thread_suspended_next =        next_thread;
 294              		.loc 1 282 21 is_stmt 1 view .LVU106
 282:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                     thread_ptr -> tx_thread_suspended_next =        next_thread;
 295              		.loc 1 282 33 is_stmt 0 view .LVU107
 296 0080 036A     		ldr	r3, [r0, #32]
 297              	.LVL25:
 283:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                     previous_thread =                               next_thread -> tx_thread_suspen
 298              		.loc 1 283 21 is_stmt 1 view .LVU108
 283:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                     previous_thread =                               next_thread -> tx_thread_suspen
 299              		.loc 1 283 60 is_stmt 0 view .LVU109
 300 0082 2367     		str	r3, [r4, #112]
 284:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                     thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 301              		.loc 1 284 21 is_stmt 1 view .LVU110
 284:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                     thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 302              		.loc 1 284 37 is_stmt 0 view .LVU111
 303 0084 596F     		ldr	r1, [r3, #116]
 304              	.LVL26:
 285:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                     previous_thread -> tx_thread_suspended_next =   thread_ptr;
 305              		.loc 1 285 21 is_stmt 1 view .LVU112
 285:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                     previous_thread -> tx_thread_suspended_next =   thread_ptr;
 306              		.loc 1 285 64 is_stmt 0 view .LVU113
 307 0086 6167     		str	r1, [r4, #116]
 286:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                     next_thread -> tx_thread_suspended_previous =   thread_ptr;
 308              		.loc 1 286 21 is_stmt 1 view .LVU114
 286:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                     next_thread -> tx_thread_suspended_previous =   thread_ptr;
 309              		.loc 1 286 65 is_stmt 0 view .LVU115
 310 0088 0C67     		str	r4, [r1, #112]
 287:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 }
 311              		.loc 1 287 21 is_stmt 1 view .LVU116
 287:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****                 }
 312              		.loc 1 287 65 is_stmt 0 view .LVU117
 313 008a 5C67     		str	r4, [r3, #116]
 314 008c E3E7     		b	.L7
 315              	.LVL27:
 316              	.L4:
 317              	.LCFI3:
 318              		.cfi_def_cfa_offset 0
 319              		.cfi_restore 4
 320              		.cfi_restore 14
 364:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 321              		.loc 1 364 13 is_stmt 1 view .LVU118
 367:./Middlewares/ST/threadx/common/src/tx_block_allocate.c ****         }
 322              		.loc 1 367 13 view .LVU119
 323              	.LBB30:
 324              	.LBI30:
 556:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 325              		.loc 2 556 55 view .LVU120
 326              	.LBB31:
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\ccSiMwar.s 			page 24


 562:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 327              		.loc 2 562 5 view .LVU121
 328              		.syntax unified
 329              	@ 562 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 330 008e 8CF31088 		MSR  PRIMASK,ip
 331              	@ 0 "" 2
 332              		.thumb
 333              		.syntax unified
 334              	.LBE31:
 335              	.LBE30:
 364:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** 
 336              		.loc 1 364 20 is_stmt 0 view .LVU122
 337 0092 1020     		movs	r0, #16
 338              	.LVL28:
 372:./Middlewares/ST/threadx/common/src/tx_block_allocate.c **** }
 339              		.loc 1 372 5 is_stmt 1 view .LVU123
 340              		.loc 1 373 1 is_stmt 0 view .LVU124
 341 0094 7047     		bx	lr
 342              	.L13:
 343 0096 00BF     		.align	2
 344              	.L12:
 345 0098 00000000 		.word	_tx_thread_preempt_disable
 346 009c 00000000 		.word	_tx_thread_current_ptr
 347 00a0 00000000 		.word	_tx_block_pool_cleanup
 348              		.cfi_endproc
 349              	.LFE8:
 351              		.text
 352              	.Letext0:
 353              		.file 3 "./Middlewares/ST/threadx/common/inc/tx_api.h"
 354              		.file 4 "./Middlewares/ST/threadx/common/inc/tx_thread.h"
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\ccSiMwar.s 			page 25


DEFINED SYMBOLS
                            *ABS*:00000000 tx_block_allocate.c
C:\Users\Dennis\AppData\Local\Temp\ccSiMwar.s:20     .text._tx_block_allocate:00000000 $t
C:\Users\Dennis\AppData\Local\Temp\ccSiMwar.s:26     .text._tx_block_allocate:00000000 _tx_block_allocate
C:\Users\Dennis\AppData\Local\Temp\ccSiMwar.s:345    .text._tx_block_allocate:00000098 $d

UNDEFINED SYMBOLS
_tx_thread_system_suspend
_tx_thread_preempt_disable
_tx_thread_current_ptr
_tx_block_pool_cleanup
