// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/3/b/RAM4K.hdl
/**
 * Memory of 4K 16-bit registers.
 * If load is asserted, the value of the register selected by
 * address is set to in; Otherwise, the value does not change.
 * The value of the selected register is emitted by out.
 */
CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
    // dmux to select the right RAM
    DMux8Way(a= selectedRAM0, b= selectedRAM1,
             c= selectedRAM2, d= selectedRAM3,
             e= selectedRAM4, f= selectedRAM5,
             g= selectedRAM6, h= selectedRAM7,
             sel= address[9..11], in= true);

    // compute the load flag for each RAM
    And(a= selectedRAM0, b= load, out= aSR0);
    And(a= selectedRAM1, b= load, out= aSR1);
    And(a= selectedRAM2, b= load, out= aSR2);
    And(a= selectedRAM3, b= load, out= aSR3);
    And(a= selectedRAM4, b= load, out= aSR4);
    And(a= selectedRAM5, b= load, out= aSR5);
    And(a= selectedRAM6, b= load, out= aSR6);
    And(a= selectedRAM7, b= load, out= aSR7);

    RAM512(in= in, load= aSR0, address= address[0..8], out= ramOut0);
    RAM512(in= in, load= aSR1, address= address[0..8], out= ramOut1);
    RAM512(in= in, load= aSR2, address= address[0..8], out= ramOut2);
    RAM512(in= in, load= aSR3, address= address[0..8], out= ramOut3);
    RAM512(in= in, load= aSR4, address= address[0..8], out= ramOut4);
    RAM512(in= in, load= aSR5, address= address[0..8], out= ramOut5);
    RAM512(in= in, load= aSR6, address= address[0..8], out= ramOut6);
    RAM512(in= in, load= aSR7, address= address[0..8], out= ramOut7);


    // mux to select the output from the right RAM
    Mux8Way16(a= ramOut0, b= ramOut1,
              c= ramOut2, d= ramOut3,
              e= ramOut4, f= ramOut5,
              g= ramOut6, h= ramOut7,
              sel= address[9..11], out= out);
}