#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Jul 13 10:15:50 2018
# Process ID: 4372
# Current directory: D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/dac_design_handmadedds_0_0_synth_1
# Command line: vivado.exe -log dac_design_handmadedds_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source dac_design_handmadedds_0_0.tcl
# Log file: D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/dac_design_handmadedds_0_0_synth_1/dac_design_handmadedds_0_0.vds
# Journal file: D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/dac_design_handmadedds_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source dac_design_handmadedds_0_0.tcl -notrace
Command: synth_design -top dac_design_handmadedds_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7844 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 395.266 ; gain = 103.156
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dac_design_handmadedds_0_0' [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_handmadedds_0_0/synth/dac_design_handmadedds_0_0.vhd:67]
INFO: [Synth 8-3491] module 'handmadedds' declared at 'd:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/handmadedds.vhd:45' bound to instance 'U0' of component 'handmadedds' [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_handmadedds_0_0/synth/dac_design_handmadedds_0_0.vhd:91]
INFO: [Synth 8-638] synthesizing module 'handmadedds' [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/handmadedds.vhd:57]
INFO: [Synth 8-3491] module 'handmadedds_block' declared at 'd:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/handmadedds_block.vhd:22' bound to instance 'u_handmadedds' of component 'handmadedds_block' [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/handmadedds.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handmadedds_block' [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/handmadedds_block.vhd:32]
INFO: [Synth 8-3491] module 'NCO_HDL_Optimized' declared at 'd:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/NCO_HDL_Optimized.vhd:24' bound to instance 'u_NCO_HDL_Optimized' of component 'NCO_HDL_Optimized' [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/handmadedds_block.vhd:57]
INFO: [Synth 8-638] synthesizing module 'NCO_HDL_Optimized' [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/NCO_HDL_Optimized.vhd:36]
INFO: [Synth 8-3491] module 'WaveformGen' declared at 'd:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/WaveformGen.vhd:24' bound to instance 'u_Wave_inst' of component 'WaveformGen' [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/NCO_HDL_Optimized.vhd:78]
INFO: [Synth 8-638] synthesizing module 'WaveformGen' [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/WaveformGen.vhd:35]
INFO: [Synth 8-3491] module 'LookUpTableGen' declared at 'd:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/LookUpTableGen.vhd:25' bound to instance 'u_SineWave_inst' of component 'LookUpTableGen' [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/WaveformGen.vhd:93]
INFO: [Synth 8-638] synthesizing module 'LookUpTableGen' [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/LookUpTableGen.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'LookUpTableGen' (1#1) [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/LookUpTableGen.vhd:35]
INFO: [Synth 8-3491] module 'LookUpTableGen' declared at 'd:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/LookUpTableGen.vhd:25' bound to instance 'u_CosineWave_inst' of component 'LookUpTableGen' [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/WaveformGen.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'WaveformGen' (2#1) [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/WaveformGen.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'NCO_HDL_Optimized' (3#1) [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/NCO_HDL_Optimized.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'handmadedds_block' (4#1) [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/handmadedds_block.vhd:32]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_inst' to cell 'ODDR' [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/handmadedds.vhd:95]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst' to cell 'OBUFDS' [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/handmadedds.vhd:109]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_inst' to cell 'ODDR' [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/handmadedds.vhd:95]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst' to cell 'OBUFDS' [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/handmadedds.vhd:109]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_inst' to cell 'ODDR' [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/handmadedds.vhd:95]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst' to cell 'OBUFDS' [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/handmadedds.vhd:109]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_inst' to cell 'ODDR' [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/handmadedds.vhd:95]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst' to cell 'OBUFDS' [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/handmadedds.vhd:109]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_inst' to cell 'ODDR' [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/handmadedds.vhd:95]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst' to cell 'OBUFDS' [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/handmadedds.vhd:109]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_inst' to cell 'ODDR' [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/handmadedds.vhd:95]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst' to cell 'OBUFDS' [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/handmadedds.vhd:109]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_inst' to cell 'ODDR' [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/handmadedds.vhd:95]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst' to cell 'OBUFDS' [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/handmadedds.vhd:109]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_inst' to cell 'ODDR' [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/handmadedds.vhd:95]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst' to cell 'OBUFDS' [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/handmadedds.vhd:109]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_inst' to cell 'ODDR' [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/handmadedds.vhd:95]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst' to cell 'OBUFDS' [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/handmadedds.vhd:109]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_inst' to cell 'ODDR' [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/handmadedds.vhd:95]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst' to cell 'OBUFDS' [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/handmadedds.vhd:109]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_inst' to cell 'ODDR' [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/handmadedds.vhd:95]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst' to cell 'OBUFDS' [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/handmadedds.vhd:109]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_inst' to cell 'ODDR' [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/handmadedds.vhd:95]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst' to cell 'OBUFDS' [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/handmadedds.vhd:109]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_inst' to cell 'ODDR' [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/handmadedds.vhd:95]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst' to cell 'OBUFDS' [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/handmadedds.vhd:109]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_inst' to cell 'ODDR' [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/handmadedds.vhd:95]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst' to cell 'OBUFDS' [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/handmadedds.vhd:109]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_inst' to cell 'ODDR' [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/handmadedds.vhd:95]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst' to cell 'OBUFDS' [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/handmadedds.vhd:109]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_inst' to cell 'ODDR' [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/handmadedds.vhd:95]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst' to cell 'OBUFDS' [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/handmadedds.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'handmadedds' (5#1) [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/handmadedds.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'dac_design_handmadedds_0_0' (6#1) [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_handmadedds_0_0/synth/dac_design_handmadedds_0_0.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 487.367 ; gain = 195.258
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 487.367 ; gain = 195.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 487.367 ; gain = 195.258
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.164 . Memory (MB): peak = 816.043 ; gain = 0.375
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 816.043 ; gain = 523.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 816.043 ; gain = 523.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 816.043 ; gain = 523.934
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element LUToutRegister_reg_reg[0] was removed.  [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/LookUpTableGen.vhd:4171]
INFO: [Synth 8-5546] ROM "addrOverFsin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addreqzero" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:27 ; elapsed = 00:01:32 . Memory (MB): peak = 816.043 ; gain = 523.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	               14 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   3 Input     14 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LookUpTableGen 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input     14 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module WaveformGen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NCO_HDL_Optimized 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element U0/u_handmadedds/u_NCO_HDL_Optimized/validOut_reg was removed.  [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/NCO_HDL_Optimized.vhd:199]
INFO: [Synth 8-5546] ROM "U0/u_handmadedds/u_NCO_HDL_Optimized/u_Wave_inst/addrOverFsin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/u_handmadedds/u_NCO_HDL_Optimized/u_Wave_inst/addreqzero" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element U0/u_handmadedds/u_NCO_HDL_Optimized/u_Wave_inst/u_SineWave_inst/LUToutRegister_reg_reg[0] was removed.  [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/LookUpTableGen.vhd:4171]
WARNING: [Synth 8-6014] Unused sequential element U0/u_handmadedds/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/LUToutRegister_reg_reg[0] was removed.  [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ipshared/55bf/src/LookUpTableGen.vhd:4171]
INFO: [Synth 8-3332] Sequential element (U0/u_handmadedds/u_NCO_HDL_Optimized/accoffsete_reg_reg[15]) is unused and will be removed from module dac_design_handmadedds_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_handmadedds/u_NCO_HDL_Optimized/accoffsete_reg_reg[14]) is unused and will be removed from module dac_design_handmadedds_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_handmadedds/u_NCO_HDL_Optimized/accoffsete_reg_reg[13]) is unused and will be removed from module dac_design_handmadedds_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_handmadedds/u_NCO_HDL_Optimized/accoffsete_reg_reg[12]) is unused and will be removed from module dac_design_handmadedds_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_handmadedds/u_NCO_HDL_Optimized/accoffsete_reg_reg[11]) is unused and will be removed from module dac_design_handmadedds_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_handmadedds/u_NCO_HDL_Optimized/accoffsete_reg_reg[10]) is unused and will be removed from module dac_design_handmadedds_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_handmadedds/u_NCO_HDL_Optimized/accoffsete_reg_reg[9]) is unused and will be removed from module dac_design_handmadedds_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_handmadedds/u_NCO_HDL_Optimized/accoffsete_reg_reg[8]) is unused and will be removed from module dac_design_handmadedds_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_handmadedds/u_NCO_HDL_Optimized/accoffsete_reg_reg[7]) is unused and will be removed from module dac_design_handmadedds_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_handmadedds/u_NCO_HDL_Optimized/accoffsete_reg_reg[6]) is unused and will be removed from module dac_design_handmadedds_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_handmadedds/u_NCO_HDL_Optimized/accoffsete_reg_reg[5]) is unused and will be removed from module dac_design_handmadedds_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_handmadedds/u_NCO_HDL_Optimized/accoffsete_reg_reg[4]) is unused and will be removed from module dac_design_handmadedds_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_handmadedds/u_NCO_HDL_Optimized/accoffsete_reg_reg[3]) is unused and will be removed from module dac_design_handmadedds_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_handmadedds/u_NCO_HDL_Optimized/accoffsete_reg_reg[2]) is unused and will be removed from module dac_design_handmadedds_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_handmadedds/u_NCO_HDL_Optimized/accoffsete_reg_reg[1]) is unused and will be removed from module dac_design_handmadedds_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_handmadedds/u_NCO_HDL_Optimized/accoffsete_reg_reg[0]) is unused and will be removed from module dac_design_handmadedds_0_0.
INFO: [Synth 8-3886] merging instance 'U0/u_handmadedds/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/lutaddrInReg_reg[0]' (FDC) to 'U0/u_handmadedds/u_NCO_HDL_Optimized/u_Wave_inst/u_SineWave_inst/lutaddrInReg_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:36 ; elapsed = 00:03:42 . Memory (MB): peak = 816.043 ; gain = 523.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------------+----------------------------------------------------------------------------------------------+---------------+----------------+
|Module Name                | RTL Object                                                                                   | Depth x Width | Implemented As | 
+---------------------------+----------------------------------------------------------------------------------------------+---------------+----------------+
|LookUpTableGen             | LUToutRegister_reg_reg[0]                                                                    | 16384x16      | Block RAM      | 
|dac_design_handmadedds_0_0 | U0/u_handmadedds/u_NCO_HDL_Optimized/u_Wave_inst/u_SineWave_inst/LUToutRegister_reg_reg[0]   | 16384x16      | Block RAM      | 
|dac_design_handmadedds_0_0 | U0/u_handmadedds/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/LUToutRegister_reg_reg[0] | 16384x16      | Block RAM      | 
+---------------------------+----------------------------------------------------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance u_NCO_HDL_Optimizedi_1/U0/u_handmadedds/u_NCO_HDL_Optimized/u_Wave_inst/u_SineWave_inst/LUToutRegister_reg_reg[0]_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_NCO_HDL_Optimizedi_1/U0/u_handmadedds/u_NCO_HDL_Optimized/u_Wave_inst/u_SineWave_inst/LUToutRegister_reg_reg[0]_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_NCO_HDL_Optimizedi_1/U0/u_handmadedds/u_NCO_HDL_Optimized/u_Wave_inst/u_SineWave_inst/LUToutRegister_reg_reg[0]_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_NCO_HDL_Optimizedi_1/U0/u_handmadedds/u_NCO_HDL_Optimized/u_Wave_inst/u_SineWave_inst/LUToutRegister_reg_reg[0]_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_NCO_HDL_Optimizedi_1/U0/u_handmadedds/u_NCO_HDL_Optimized/u_Wave_inst/u_SineWave_inst/LUToutRegister_reg_reg[0]_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_NCO_HDL_Optimizedi_1/U0/u_handmadedds/u_NCO_HDL_Optimized/u_Wave_inst/u_SineWave_inst/LUToutRegister_reg_reg[0]_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_NCO_HDL_Optimizedi_1/U0/u_handmadedds/u_NCO_HDL_Optimized/u_Wave_inst/u_SineWave_inst/LUToutRegister_reg_reg[0]_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_NCO_HDL_Optimizedi_1/U0/u_handmadedds/u_NCO_HDL_Optimized/u_Wave_inst/u_SineWave_inst/LUToutRegister_reg_reg[0]_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_NCO_HDL_Optimizedi_2/U0/u_handmadedds/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/LUToutRegister_reg_reg[0]_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_NCO_HDL_Optimizedi_2/U0/u_handmadedds/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/LUToutRegister_reg_reg[0]_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_NCO_HDL_Optimizedi_2/U0/u_handmadedds/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/LUToutRegister_reg_reg[0]_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_NCO_HDL_Optimizedi_2/U0/u_handmadedds/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/LUToutRegister_reg_reg[0]_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_NCO_HDL_Optimizedi_2/U0/u_handmadedds/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/LUToutRegister_reg_reg[0]_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_NCO_HDL_Optimizedi_2/U0/u_handmadedds/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/LUToutRegister_reg_reg[0]_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_NCO_HDL_Optimizedi_2/U0/u_handmadedds/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/LUToutRegister_reg_reg[0]_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_NCO_HDL_Optimizedi_2/U0/u_handmadedds/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/LUToutRegister_reg_reg[0]_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:47 ; elapsed = 00:03:54 . Memory (MB): peak = 842.648 ; gain = 550.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:48 ; elapsed = 00:03:54 . Memory (MB): peak = 842.945 ; gain = 550.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U0/u_handmadedds/u_NCO_HDL_Optimized/u_Wave_inst/validcnt_reg' (FDCE) to 'u_NCO_HDL_Optimizedi_186'
INFO: [Synth 8-3886] merging instance 'u_NCO_HDL_Optimizedi_32' (FDCE) to 'u_NCO_HDL_Optimizedi_186'
INFO: [Synth 8-4480] The timing for the instance U0/u_handmadedds/u_NCO_HDL_Optimized/u_Wave_inst/u_SineWave_inst/LUToutRegister_reg_reg[0]_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/u_handmadedds/u_NCO_HDL_Optimized/u_Wave_inst/u_SineWave_inst/LUToutRegister_reg_reg[0]_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/u_handmadedds/u_NCO_HDL_Optimized/u_Wave_inst/u_SineWave_inst/LUToutRegister_reg_reg[0]_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/u_handmadedds/u_NCO_HDL_Optimized/u_Wave_inst/u_SineWave_inst/LUToutRegister_reg_reg[0]_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/u_handmadedds/u_NCO_HDL_Optimized/u_Wave_inst/u_SineWave_inst/LUToutRegister_reg_reg[0]_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/u_handmadedds/u_NCO_HDL_Optimized/u_Wave_inst/u_SineWave_inst/LUToutRegister_reg_reg[0]_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/u_handmadedds/u_NCO_HDL_Optimized/u_Wave_inst/u_SineWave_inst/LUToutRegister_reg_reg[0]_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/u_handmadedds/u_NCO_HDL_Optimized/u_Wave_inst/u_SineWave_inst/LUToutRegister_reg_reg[0]_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/u_handmadedds/u_NCO_HDL_Optimized/u_Wave_inst/u_SineWave_inst/LUToutRegister_reg_reg[0]_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/u_handmadedds/u_NCO_HDL_Optimized/u_Wave_inst/u_SineWave_inst/LUToutRegister_reg_reg[0]_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/u_handmadedds/u_NCO_HDL_Optimized/u_Wave_inst/u_SineWave_inst/LUToutRegister_reg_reg[0]_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/u_handmadedds/u_NCO_HDL_Optimized/u_Wave_inst/u_SineWave_inst/LUToutRegister_reg_reg[0]_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/u_handmadedds/u_NCO_HDL_Optimized/u_Wave_inst/u_SineWave_inst/LUToutRegister_reg_reg[0]_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/u_handmadedds/u_NCO_HDL_Optimized/u_Wave_inst/u_SineWave_inst/LUToutRegister_reg_reg[0]_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/u_handmadedds/u_NCO_HDL_Optimized/u_Wave_inst/u_SineWave_inst/LUToutRegister_reg_reg[0]_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/u_handmadedds/u_NCO_HDL_Optimized/u_Wave_inst/u_SineWave_inst/LUToutRegister_reg_reg[0]_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:48 ; elapsed = 00:03:54 . Memory (MB): peak = 853.383 ; gain = 561.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:49 ; elapsed = 00:03:55 . Memory (MB): peak = 853.383 ; gain = 561.273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:49 ; elapsed = 00:03:55 . Memory (MB): peak = 853.383 ; gain = 561.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:49 ; elapsed = 00:03:55 . Memory (MB): peak = 853.383 ; gain = 561.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:49 ; elapsed = 00:03:55 . Memory (MB): peak = 853.383 ; gain = 561.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:49 ; elapsed = 00:03:56 . Memory (MB): peak = 853.383 ; gain = 561.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:49 ; elapsed = 00:03:56 . Memory (MB): peak = 853.383 ; gain = 561.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                | RTL Name                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|dac_design_handmadedds_0_0 | U0/u_handmadedds/u_NCO_HDL_Optimized/u_Wave_inst/SelsignCosRegister_reg_reg[3]   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|dac_design_handmadedds_0_0 | U0/u_handmadedds/u_NCO_HDL_Optimized/u_Wave_inst/AddrOverFcosRegister_reg_reg[3] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|dac_design_handmadedds_0_0 | U0/u_handmadedds/u_NCO_HDL_Optimized/u_Wave_inst/SelsignRegister_reg_reg[3]      | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|dac_design_handmadedds_0_0 | U0/u_handmadedds/u_NCO_HDL_Optimized/u_Wave_inst/AddrOverFsinRegister_reg_reg[3] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|dac_design_handmadedds_0_0 | U0/u_handmadedds/u_NCO_HDL_Optimized/outsel_reg_reg_reg[4]                       | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+---------------------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    20|
|2     |LUT1       |    22|
|3     |LUT2       |    70|
|4     |LUT3       |    28|
|5     |LUT5       |    31|
|6     |LUT6       |     4|
|7     |ODDR       |    16|
|8     |RAMB36E1   |     1|
|9     |RAMB36E1_1 |     1|
|10    |RAMB36E1_2 |     1|
|11    |RAMB36E1_3 |     1|
|12    |RAMB36E1_4 |     1|
|13    |RAMB36E1_5 |     1|
|14    |RAMB36E1_6 |     1|
|15    |RAMB36E1_7 |     1|
|16    |SRL16E     |     5|
|17    |FDCE       |   180|
|18    |FDRE       |     5|
|19    |OBUFDS     |    16|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------------+------------------+------+
|      |Instance                    |Module            |Cells |
+------+----------------------------+------------------+------+
|1     |top                         |                  |   405|
|2     |  U0                        |handmadedds       |   404|
|3     |    u_handmadedds           |handmadedds_block |   372|
|4     |      u_NCO_HDL_Optimized   |NCO_HDL_Optimized |   372|
|5     |        u_Wave_inst         |WaveformGen       |   237|
|6     |          u_CosineWave_inst |LookUpTableGen    |    62|
|7     |          u_SineWave_inst   |LookUpTableGen_0  |   121|
+------+----------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:49 ; elapsed = 00:03:56 . Memory (MB): peak = 853.383 ; gain = 561.273
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:31 ; elapsed = 00:03:43 . Memory (MB): peak = 853.383 ; gain = 232.598
Synthesis Optimization Complete : Time (s): cpu = 00:03:49 ; elapsed = 00:03:56 . Memory (MB): peak = 853.383 ; gain = 561.273
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
118 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:51 ; elapsed = 00:04:08 . Memory (MB): peak = 853.383 ; gain = 573.719
INFO: [Common 17-1381] The checkpoint 'D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/dac_design_handmadedds_0_0_synth_1/dac_design_handmadedds_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_handmadedds_0_0/dac_design_handmadedds_0_0.xci
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/dac_design_handmadedds_0_0_synth_1/dac_design_handmadedds_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dac_design_handmadedds_0_0_utilization_synth.rpt -pb dac_design_handmadedds_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.403 . Memory (MB): peak = 853.383 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jul 13 10:20:08 2018...
