\hypertarget{struct_n_v_i_c___type}{}\section{N\+V\+I\+C\+\_\+\+Type Struct Reference}
\label{struct_n_v_i_c___type}\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}


Structure type to access the Nested Vectored Interrupt Controller (N\+V\+IC).  




{\ttfamily \#include $<$core\+\_\+armv8mbl.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM}} uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_a040b60157eb7348b9325cb804333c48f}{I\+S\+ER}} \mbox{[}16\+U\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_a4e715edc749310cecbc19fa91c81fc7f}{R\+E\+S\+E\+R\+V\+E\+D0}} \mbox{[}16\+U\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM}} uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_ae7aedd01fc75b7b98c6ef887cc21245b}{I\+C\+ER}} \mbox{[}16\+U\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_a3323ebb4ecad890dcf5e5dc126205312}{R\+S\+E\+R\+V\+E\+D1}} \mbox{[}16\+U\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM}} uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_a19081cde0360514d37cefa9b5fdfc0fe}{I\+S\+PR}} \mbox{[}16\+U\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_a7743c8252af4b0bd8a8440f66d859cf5}{R\+E\+S\+E\+R\+V\+E\+D2}} \mbox{[}16\+U\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM}} uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_af27404125e8333bfac9a13da10f924ca}{I\+C\+PR}} \mbox{[}16\+U\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_aa4bffe09d298bc1210833fde1d290086}{R\+E\+S\+E\+R\+V\+E\+D3}} \mbox{[}16\+U\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM}} uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_a12dfc70e0aa06804ff91817c6a3c7d6e}{I\+A\+BR}} \mbox{[}16\+U\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_a0701d75c5b133d8d5a4436097a202236}{R\+E\+S\+E\+R\+V\+E\+D4}} \mbox{[}16\+U\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM}} uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_addfcdde1da9ca4b87b4b8068b5df0dda}{I\+T\+NS}} \mbox{[}16\+U\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_abd5ef8d9e3caace25094ac684840b270}{R\+E\+S\+E\+R\+V\+E\+D5}} \mbox{[}16\+U\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM}} uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_a5a3763fa8e079c90b6a8e09c0587eef4}{I\+PR}} \mbox{[}124\+U\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM}} uint8\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_a18075001dceea9f3e328ab5db42c4caf}{I\+PR}} \mbox{[}496\+U\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_acb585896a27b49f84d9d0decf874d452}{R\+E\+S\+E\+R\+V\+E\+D6}} \mbox{[}580\+U\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_ada9cbba14ab1cc3fddd585f870932db8}{S\+T\+IR}}
\item 
\mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM}} uint8\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_a4fda947a8fd3237a89d43b7d5a1057cb}{IP}} \mbox{[}240\+U\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the Nested Vectored Interrupt Controller (N\+V\+IC). 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_n_v_i_c___type_a12dfc70e0aa06804ff91817c6a3c7d6e}\label{struct_n_v_i_c___type_a12dfc70e0aa06804ff91817c6a3c7d6e}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+A\+BR@{I\+A\+BR}}
\index{I\+A\+BR@{I\+A\+BR}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+A\+BR}{IABR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM}} uint32\+\_\+t I\+A\+BR}

Offset\+: 0x200 (R/W) Interrupt Active bit Register \mbox{\Hypertarget{struct_n_v_i_c___type_ae7aedd01fc75b7b98c6ef887cc21245b}\label{struct_n_v_i_c___type_ae7aedd01fc75b7b98c6ef887cc21245b}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+C\+ER@{I\+C\+ER}}
\index{I\+C\+ER@{I\+C\+ER}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+C\+ER}{ICER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM}} uint32\+\_\+t I\+C\+ER}

Offset\+: 0x080 (R/W) Interrupt Clear Enable Register \mbox{\Hypertarget{struct_n_v_i_c___type_af27404125e8333bfac9a13da10f924ca}\label{struct_n_v_i_c___type_af27404125e8333bfac9a13da10f924ca}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+C\+PR@{I\+C\+PR}}
\index{I\+C\+PR@{I\+C\+PR}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+C\+PR}{ICPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM}} uint32\+\_\+t I\+C\+PR}

Offset\+: 0x180 (R/W) Interrupt Clear Pending Register \mbox{\Hypertarget{struct_n_v_i_c___type_a4fda947a8fd3237a89d43b7d5a1057cb}\label{struct_n_v_i_c___type_a4fda947a8fd3237a89d43b7d5a1057cb}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!IP@{IP}}
\index{IP@{IP}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{IP}{IP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM}} uint8\+\_\+t IP\mbox{[}240\+U\mbox{]}}

Offset\+: 0x300 (R/W) Interrupt Priority Register (8\+Bit wide) \mbox{\Hypertarget{struct_n_v_i_c___type_a5a3763fa8e079c90b6a8e09c0587eef4}\label{struct_n_v_i_c___type_a5a3763fa8e079c90b6a8e09c0587eef4}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+PR@{I\+PR}}
\index{I\+PR@{I\+PR}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+PR}{IPR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM}} uint32\+\_\+t I\+PR\mbox{[}124\+U\mbox{]}}

Offset\+: 0x300 (R/W) Interrupt Priority Register \mbox{\Hypertarget{struct_n_v_i_c___type_a18075001dceea9f3e328ab5db42c4caf}\label{struct_n_v_i_c___type_a18075001dceea9f3e328ab5db42c4caf}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+PR@{I\+PR}}
\index{I\+PR@{I\+PR}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+PR}{IPR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM}} uint8\+\_\+t I\+PR\mbox{[}496\+U\mbox{]}}

Offset\+: 0x300 (R/W) Interrupt Priority Register (8\+Bit wide) \mbox{\Hypertarget{struct_n_v_i_c___type_a040b60157eb7348b9325cb804333c48f}\label{struct_n_v_i_c___type_a040b60157eb7348b9325cb804333c48f}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+S\+ER@{I\+S\+ER}}
\index{I\+S\+ER@{I\+S\+ER}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+S\+ER}{ISER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM}} uint32\+\_\+t I\+S\+ER}

Offset\+: 0x000 (R/W) Interrupt Set Enable Register \mbox{\Hypertarget{struct_n_v_i_c___type_a19081cde0360514d37cefa9b5fdfc0fe}\label{struct_n_v_i_c___type_a19081cde0360514d37cefa9b5fdfc0fe}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+S\+PR@{I\+S\+PR}}
\index{I\+S\+PR@{I\+S\+PR}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+S\+PR}{ISPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM}} uint32\+\_\+t I\+S\+PR}

Offset\+: 0x100 (R/W) Interrupt Set Pending Register \mbox{\Hypertarget{struct_n_v_i_c___type_addfcdde1da9ca4b87b4b8068b5df0dda}\label{struct_n_v_i_c___type_addfcdde1da9ca4b87b4b8068b5df0dda}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+T\+NS@{I\+T\+NS}}
\index{I\+T\+NS@{I\+T\+NS}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+T\+NS}{ITNS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM}} uint32\+\_\+t I\+T\+NS}

Offset\+: 0x280 (R/W) Interrupt Non-\/\+Secure State Register \mbox{\Hypertarget{struct_n_v_i_c___type_a4e715edc749310cecbc19fa91c81fc7f}\label{struct_n_v_i_c___type_a4e715edc749310cecbc19fa91c81fc7f}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0}

\mbox{\Hypertarget{struct_n_v_i_c___type_a7743c8252af4b0bd8a8440f66d859cf5}\label{struct_n_v_i_c___type_a7743c8252af4b0bd8a8440f66d859cf5}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D2}

\mbox{\Hypertarget{struct_n_v_i_c___type_aa4bffe09d298bc1210833fde1d290086}\label{struct_n_v_i_c___type_aa4bffe09d298bc1210833fde1d290086}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D3}{RESERVED3}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D3}

\mbox{\Hypertarget{struct_n_v_i_c___type_a0701d75c5b133d8d5a4436097a202236}\label{struct_n_v_i_c___type_a0701d75c5b133d8d5a4436097a202236}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}}
\index{R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D4}{RESERVED4}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D4}

\mbox{\Hypertarget{struct_n_v_i_c___type_abd5ef8d9e3caace25094ac684840b270}\label{struct_n_v_i_c___type_abd5ef8d9e3caace25094ac684840b270}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}}
\index{R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D5}{RESERVED5}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D5}

\mbox{\Hypertarget{struct_n_v_i_c___type_acb585896a27b49f84d9d0decf874d452}\label{struct_n_v_i_c___type_acb585896a27b49f84d9d0decf874d452}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}}
\index{R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D6}{RESERVED6}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D6\mbox{[}580\+U\mbox{]}}

\mbox{\Hypertarget{struct_n_v_i_c___type_a3323ebb4ecad890dcf5e5dc126205312}\label{struct_n_v_i_c___type_a3323ebb4ecad890dcf5e5dc126205312}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!R\+S\+E\+R\+V\+E\+D1@{R\+S\+E\+R\+V\+E\+D1}}
\index{R\+S\+E\+R\+V\+E\+D1@{R\+S\+E\+R\+V\+E\+D1}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{R\+S\+E\+R\+V\+E\+D1}{RSERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t R\+S\+E\+R\+V\+E\+D1}

\mbox{\Hypertarget{struct_n_v_i_c___type_ada9cbba14ab1cc3fddd585f870932db8}\label{struct_n_v_i_c___type_ada9cbba14ab1cc3fddd585f870932db8}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!S\+T\+IR@{S\+T\+IR}}
\index{S\+T\+IR@{S\+T\+IR}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{S\+T\+IR}{STIR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t S\+T\+IR}

Offset\+: 0x\+E00 ( /W) Software Trigger Interrupt Register 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
S\+D\+K/\+C\+M\+S\+I\+S/\mbox{\hyperlink{core__armv8mbl_8h}{core\+\_\+armv8mbl.\+h}}\item 
S\+D\+K/\+C\+M\+S\+I\+S/\mbox{\hyperlink{core__armv8mml_8h}{core\+\_\+armv8mml.\+h}}\item 
S\+D\+K/\+C\+M\+S\+I\+S/\mbox{\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}}\end{DoxyCompactItemize}
