// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module MbistPipeL2Prefetcher(
  input          clock,
  input          reset,
  input  [2:0]   mbist_array,
  input          mbist_all,
  input          mbist_req,
  output         mbist_ack,
  input          mbist_writeen,
  input  [3:0]   mbist_be,
  input  [10:0]  mbist_addr,
  input  [131:0] mbist_indata,
  input          mbist_readen,
  input  [10:0]  mbist_addr_rd,
  output [131:0] mbist_outdata,
  output [8:0]   toSRAM_0_addr,
  output [8:0]   toSRAM_0_addr_rd,
  output [12:0]  toSRAM_0_wdata,
  output         toSRAM_0_wmask,
  output         toSRAM_0_re,
  output         toSRAM_0_we,
  input  [12:0]  toSRAM_0_rdata,
  output         toSRAM_0_ack,
  output         toSRAM_0_selectedOH,
  output         toSRAM_0_array,
  output [8:0]   toSRAM_1_addr,
  output [8:0]   toSRAM_1_addr_rd,
  output [12:0]  toSRAM_1_wdata,
  output         toSRAM_1_wmask,
  output         toSRAM_1_re,
  output         toSRAM_1_we,
  input  [12:0]  toSRAM_1_rdata,
  output         toSRAM_1_ack,
  output         toSRAM_1_selectedOH,
  output         toSRAM_1_array,
  output [10:0]  toSRAM_2_addr,
  output [10:0]  toSRAM_2_addr_rd,
  output [131:0] toSRAM_2_wdata,
  output [3:0]   toSRAM_2_wmask,
  output         toSRAM_2_re,
  output         toSRAM_2_we,
  input  [131:0] toSRAM_2_rdata,
  output         toSRAM_2_ack,
  output [3:0]   toSRAM_2_selectedOH,
  output [2:0]   toSRAM_2_array
);

  wire [131:0] sramDataOut_2;
  wire [12:0]  _sramDataOut_1_T;
  wire [12:0]  _sramDataOut_0_T;
  reg  [2:0]   arrayReg;
  reg          reqReg;
  reg          allReg;
  reg          wenReg;
  reg  [3:0]   beReg;
  reg  [10:0]  addrReg;
  reg  [131:0] dataInReg;
  reg          renReg;
  reg  [10:0]  addrRdReg;
  wire         selectedVec_0 = arrayReg == 3'h0;
  wire         doSpread = selectedVec_0 | allReg;
  assign _sramDataOut_0_T = selectedVec_0 ? toSRAM_0_rdata : 13'h0;
  wire         selectedVec_0_1 = arrayReg == 3'h1;
  wire         doSpread_1 = selectedVec_0_1 | allReg;
  assign _sramDataOut_1_T = selectedVec_0_1 ? toSRAM_1_rdata : 13'h0;
  wire         selectedVec_0_2 = arrayReg == 3'h2;
  wire         selectedVec_1 = arrayReg == 3'h3;
  wire         selectedVec_2 = arrayReg == 3'h4;
  wire         selectedVec_3 = arrayReg == 3'h5;
  wire         selected = selectedVec_0_2 | selectedVec_1 | selectedVec_2 | selectedVec_3;
  wire         doSpread_2 = selected | allReg;
  assign sramDataOut_2 = selected ? toSRAM_2_rdata : 132'h0;
  wire         activated =
    mbist_all | mbist_req
    & (mbist_array == 3'h0 | mbist_array == 3'h1 | mbist_array == 3'h2
       | mbist_array == 3'h3 | mbist_array == 3'h4 | mbist_array == 3'h5);
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      arrayReg <= 3'h0;
      reqReg <= 1'h0;
      allReg <= 1'h0;
      wenReg <= 1'h0;
      beReg <= 4'h0;
      addrReg <= 11'h0;
      dataInReg <= 132'h0;
      renReg <= 1'h0;
      addrRdReg <= 11'h0;
    end
    else begin
      if (activated) begin
        arrayReg <= mbist_array;
        allReg <= mbist_all;
        wenReg <= mbist_writeen;
        renReg <= mbist_readen;
      end
      reqReg <= mbist_req;
      if (activated & (mbist_readen | mbist_writeen)) begin
        beReg <= mbist_be;
        addrReg <= mbist_addr;
        dataInReg <= mbist_indata;
        addrRdReg <= mbist_addr_rd;
      end
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:5];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [2:0] i = 3'h0; i < 3'h6; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        arrayReg = _RANDOM[3'h0][2:0];
        reqReg = _RANDOM[3'h0][3];
        allReg = _RANDOM[3'h0][4];
        wenReg = _RANDOM[3'h0][5];
        beReg = _RANDOM[3'h0][9:6];
        addrReg = _RANDOM[3'h0][20:10];
        dataInReg =
          {_RANDOM[3'h0][31:21],
           _RANDOM[3'h1],
           _RANDOM[3'h2],
           _RANDOM[3'h3],
           _RANDOM[3'h4][24:0]};
        renReg = _RANDOM[3'h4][25];
        addrRdReg = {_RANDOM[3'h4][31:26], _RANDOM[3'h5][4:0]};
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        arrayReg = 3'h0;
        reqReg = 1'h0;
        allReg = 1'h0;
        wenReg = 1'h0;
        beReg = 4'h0;
        addrReg = 11'h0;
        dataInReg = 132'h0;
        renReg = 1'h0;
        addrRdReg = 11'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign mbist_ack = reqReg;
  assign mbist_outdata = {119'h0, _sramDataOut_0_T | _sramDataOut_1_T} | sramDataOut_2;
  assign toSRAM_0_addr = doSpread ? addrReg[8:0] : 9'h0;
  assign toSRAM_0_addr_rd = doSpread ? addrRdReg[8:0] : 9'h0;
  assign toSRAM_0_wdata = dataInReg[12:0];
  assign toSRAM_0_wmask = beReg[0];
  assign toSRAM_0_re = doSpread & renReg;
  assign toSRAM_0_we = doSpread & wenReg;
  assign toSRAM_0_ack = reqReg;
  assign toSRAM_0_selectedOH = allReg | ~reqReg | selectedVec_0;
  assign toSRAM_0_array = arrayReg[0];
  assign toSRAM_1_addr = doSpread_1 ? addrReg[8:0] : 9'h0;
  assign toSRAM_1_addr_rd = doSpread_1 ? addrRdReg[8:0] : 9'h0;
  assign toSRAM_1_wdata = dataInReg[12:0];
  assign toSRAM_1_wmask = beReg[0];
  assign toSRAM_1_re = doSpread_1 & renReg;
  assign toSRAM_1_we = doSpread_1 & wenReg;
  assign toSRAM_1_ack = reqReg;
  assign toSRAM_1_selectedOH = allReg | ~reqReg | selectedVec_0_1;
  assign toSRAM_1_array = arrayReg[0];
  assign toSRAM_2_addr = doSpread_2 ? addrReg : 11'h0;
  assign toSRAM_2_addr_rd = doSpread_2 ? addrRdReg : 11'h0;
  assign toSRAM_2_wdata = dataInReg;
  assign toSRAM_2_wmask = beReg;
  assign toSRAM_2_re = doSpread_2 & renReg;
  assign toSRAM_2_we = doSpread_2 & wenReg;
  assign toSRAM_2_ack = reqReg;
  assign toSRAM_2_selectedOH =
    {4{allReg}}
    | (reqReg ? {selectedVec_3, selectedVec_2, selectedVec_1, selectedVec_0_2} : 4'hF);
  assign toSRAM_2_array = arrayReg;
endmodule

