Protel Design System Design Rule Check
PCB File : C:\Users\issam\Documents\Telemetry_Board\Telemetry_Board.PcbDoc
Date     : 2025-02-10
Time     : 8:36:59 AM

Processing Rule : Clearance Constraint (Gap=0.203mm) (OnLayer('Bottom Layer')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.203mm) (OnLayer('Top Layer')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.2mm) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.2mm) (All),(All)
   Violation between Clearance Constraint: (0.051mm < 0.2mm) Between Pad D2-1(7.5mm,26.992mm) on Top Layer And Region (0 hole(s)) Keep-Out Layer 
   Violation between Clearance Constraint: (0.051mm < 0.2mm) Between Pad D2-1(7.5mm,26.992mm) on Top Layer And Region (0 hole(s)) Top Layer 
   Violation between Clearance Constraint: (0.051mm < 0.2mm) Between Pad D2-2(7.5mm,25.9mm) on Top Layer And Region (0 hole(s)) Keep-Out Layer 
   Violation between Clearance Constraint: (0.051mm < 0.2mm) Between Pad D2-2(7.5mm,25.9mm) on Top Layer And Region (0 hole(s)) Top Layer 
   Violation between Clearance Constraint: (0.051mm < 0.2mm) Between Pad D3-1(7.5mm,24.054mm) on Top Layer And Region (0 hole(s)) Keep-Out Layer 
   Violation between Clearance Constraint: (0.051mm < 0.2mm) Between Pad D3-1(7.5mm,24.054mm) on Top Layer And Region (0 hole(s)) Top Layer 
   Violation between Clearance Constraint: (0.051mm < 0.2mm) Between Pad D3-2(7.5mm,25.146mm) on Top Layer And Region (0 hole(s)) Keep-Out Layer 
   Violation between Clearance Constraint: (0.051mm < 0.2mm) Between Pad D3-2(7.5mm,25.146mm) on Top Layer And Region (0 hole(s)) Top Layer 
   Violation between Clearance Constraint: (0.051mm < 0.2mm) Between Pad D4-1(8.746mm,22.6mm) on Top Layer And Region (0 hole(s)) Keep-Out Layer 
   Violation between Clearance Constraint: (0.051mm < 0.2mm) Between Pad D4-1(8.746mm,22.6mm) on Top Layer And Region (0 hole(s)) Top Layer 
   Violation between Clearance Constraint: (0.051mm < 0.2mm) Between Pad D4-2(7.654mm,22.6mm) on Top Layer And Region (0 hole(s)) Keep-Out Layer 
   Violation between Clearance Constraint: (0.051mm < 0.2mm) Between Pad D4-2(7.654mm,22.6mm) on Top Layer And Region (0 hole(s)) Top Layer 
   Violation between Clearance Constraint: (0.051mm < 0.2mm) Between Pad D5-1(26.751mm,43.2mm) on Top Layer And Region (0 hole(s)) Keep-Out Layer 
   Violation between Clearance Constraint: (0.051mm < 0.2mm) Between Pad D5-1(26.751mm,43.2mm) on Top Layer And Region (0 hole(s)) Top Layer 
   Violation between Clearance Constraint: (0.051mm < 0.2mm) Between Pad D5-2(25.049mm,43.2mm) on Top Layer And Region (0 hole(s)) Keep-Out Layer 
   Violation between Clearance Constraint: (0.051mm < 0.2mm) Between Pad D5-2(25.049mm,43.2mm) on Top Layer And Region (0 hole(s)) Top Layer 
   Violation between Clearance Constraint: (0.051mm < 0.2mm) Between Pad D8-1(37.349mm,44.2mm) on Top Layer And Region (0 hole(s)) Keep-Out Layer 
   Violation between Clearance Constraint: (0.051mm < 0.2mm) Between Pad D8-1(37.349mm,44.2mm) on Top Layer And Region (0 hole(s)) Top Layer 
   Violation between Clearance Constraint: (0.051mm < 0.2mm) Between Pad D8-2(39.051mm,44.2mm) on Top Layer And Region (0 hole(s)) Keep-Out Layer 
   Violation between Clearance Constraint: (0.051mm < 0.2mm) Between Pad D8-2(39.051mm,44.2mm) on Top Layer And Region (0 hole(s)) Top Layer 
   Violation between Clearance Constraint: (0.104mm < 0.2mm) Between Region (0 hole(s)) Keep-Out Layer And Track (26.751mm,43.2mm)(26.776mm,43.2mm) on Top Layer 
   Violation between Clearance Constraint: (0.129mm < 0.2mm) Between Region (0 hole(s)) Keep-Out Layer And Track (26.776mm,43.2mm)(26.854mm,43.122mm) on Top Layer 
   Violation between Clearance Constraint: (0.184mm < 0.2mm) Between Region (0 hole(s)) Keep-Out Layer And Track (7.571mm,22.517mm)(7.654mm,22.6mm) on Top Layer 
   Violation between Clearance Constraint: (0.104mm < 0.2mm) Between Region (0 hole(s)) Keep-Out Layer And Track (7.5mm,24.054mm)(8.206mm,24.054mm) on Top Layer 
   Violation between Clearance Constraint: (0.184mm < 0.2mm) Between Region (0 hole(s)) Keep-Out Layer And Track (7.5mm,26.992mm)(7.5mm,27.089mm) on Top Layer 
   Violation between Clearance Constraint: (0.184mm < 0.2mm) Between Region (0 hole(s)) Keep-Out Layer And Track (8.746mm,22.6mm)(8.817mm,22.6mm) on Top Layer 
   Violation between Clearance Constraint: (0.104mm < 0.2mm) Between Region (0 hole(s)) Top Layer And Track (26.751mm,43.2mm)(26.776mm,43.2mm) on Top Layer 
   Violation between Clearance Constraint: (0.129mm < 0.2mm) Between Region (0 hole(s)) Top Layer And Track (26.776mm,43.2mm)(26.854mm,43.122mm) on Top Layer 
   Violation between Clearance Constraint: (0.184mm < 0.2mm) Between Region (0 hole(s)) Top Layer And Track (7.571mm,22.517mm)(7.654mm,22.6mm) on Top Layer 
   Violation between Clearance Constraint: (0.104mm < 0.2mm) Between Region (0 hole(s)) Top Layer And Track (7.5mm,24.054mm)(8.206mm,24.054mm) on Top Layer 
   Violation between Clearance Constraint: (0.184mm < 0.2mm) Between Region (0 hole(s)) Top Layer And Track (7.5mm,26.992mm)(7.5mm,27.089mm) on Top Layer 
   Violation between Clearance Constraint: (0.184mm < 0.2mm) Between Region (0 hole(s)) Top Layer And Track (8.746mm,22.6mm)(8.817mm,22.6mm) on Top Layer 
Rule Violations :32

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net USB_D_N Between Pad J1-A7(6.075mm,24.75mm) on Top Layer And Track (6.098mm,25.727mm)(7.927mm,25.727mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net USB_D_P Between Pad J1-B6(6.075mm,24.25mm) on Top Layer And Track (6.098mm,25.273mm)(8.115mm,25.273mm) on Top Layer 
Rule Violations :2

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.089mm) (Max=2.54mm) (Preferred=0.381mm) (All)
Rule Violations :0

Processing Rule : Routing Topology Rule(Topology=Shortest) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Minimum Annular Ring (Minimum=0.13mm) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.2mm) (Max=6.3mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.1mm) (HasFootprint('No Footprint')),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.1mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.1mm) Between Pad U10-1(36.513mm,6.505mm) on Top Layer And Track (36.213mm,6.483mm)(36.213mm,9.483mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.1mm) Between Pad U10-14(36.513mm,9.461mm) on Top Layer And Track (36.213mm,6.483mm)(36.213mm,9.483mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.1mm) Between Pad U10-15(38.463mm,7.983mm) on Top Layer And Track (36.213mm,6.483mm)(36.213mm,9.483mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.1mm) Between Pad U10-15(38.463mm,7.983mm) on Top Layer And Track (40.713mm,6.483mm)(40.713mm,9.483mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.1mm) Between Pad U10-7(40.413mm,6.505mm) on Top Layer And Track (40.713mm,6.483mm)(40.713mm,9.483mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.1mm) Between Pad U10-8(40.413mm,9.461mm) on Top Layer And Track (40.713mm,6.483mm)(40.713mm,9.483mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.044mm]
Rule Violations :6

Processing Rule : Silk to Silk (Clearance=0.1mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Board Clearance Constraint (Gap=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 40
Waived Violations : 0
Time Elapsed        : 00:00:01