## NOTE:  Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Sat Oct 02 2:46:56 AM Eastern Daylight Time 2010
##
vlib work
vlog +acc  "Adder1b.v"
vlog +acc  "Adder16b.v"
vlog +acc  "Test_Adder16b.v"
vlog +acc  "C:/Xilinx/11.1/ISE/verilog/src/glbl.v"
vsim -t 1ps  -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -lib work Test_Adder16b glbl
do {Test_Adder16b_wave.fdo}
view wave
view structure
view signals
run 1000ns
do {Test_Adder16b.udo}
