C:\lscc\diamond\3.11_x64\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\shiftLR00\shiftLR0   -part LCMXO2_7000HE  -package TG144C  -grade -5    -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -summaryfile C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\shiftLR00\shiftLR0\synlog\report\shiftLR00_shiftLR0_premap.xml -merge_inferred_clocks 0  -top_level_module  topshiftLR00  -oedif  C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\shiftLR00\shiftLR0\shiftLR00_shiftLR0.edi  -conchk_prepass  C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\shiftLR00\shiftLR0\shiftLR00_shiftLR0_cck.rpt   -freq 100.000   C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\shiftLR00\shiftLR0\synwork\shiftLR00_shiftLR0_mult.srs  -flow prepass  -gcc_prepass  -osrd  C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\shiftLR00\shiftLR0\synwork\shiftLR00_shiftLR0_prem.srd  -devicelib  C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v  -devicelib  C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\pmi_def.v  -ologparam  C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\shiftLR00\shiftLR0\syntmp\shiftLR00_shiftLR0.plg  -osyn  C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\shiftLR00\shiftLR0\synwork\shiftLR00_shiftLR0_prem.srd  -prjdir  C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\shiftLR00\shiftLR0\  -prjname  proj_1  -log  C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\shiftLR00\shiftLR0\synlog\shiftLR00_shiftLR0_premap.srr  -sn  2018.03  -jobname  "premap" 
relcom:..\..\..\..\..\..\..\..\..\lscc\diamond\3.11_x64\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\shiftLR0 -part LCMXO2_7000HE -package TG144C -grade -5 -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -summaryfile ..\synlog\report\shiftLR00_shiftLR0_premap.xml -merge_inferred_clocks 0 -top_level_module topshiftLR00 -oedif ..\shiftLR00_shiftLR0.edi -conchk_prepass ..\shiftLR00_shiftLR0_cck.rpt -freq 100.000 ..\synwork\shiftLR00_shiftLR0_mult.srs -flow prepass -gcc_prepass -osrd ..\synwork\shiftLR00_shiftLR0_prem.srd -devicelib ..\..\..\..\..\..\..\..\..\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v -devicelib ..\..\..\..\..\..\..\..\..\lscc\diamond\3.11_x64\synpbase\lib\lucent\pmi_def.v -ologparam shiftLR00_shiftLR0.plg -osyn ..\synwork\shiftLR00_shiftLR0_prem.srd -prjdir ..\ -prjname proj_1 -log ..\synlog\shiftLR00_shiftLR0_premap.srr -sn 2018.03 -jobname "premap"
rc:1 success:1 runtime:3
file:..\shiftLR00_shiftLR0.edi|io:o|time:1567750272|size:20365|exec:0|csum:
file:..\shiftLR00_shiftLR0_cck.rpt|io:o|time:1567751120|size:2759|exec:0|csum:
file:..\synwork\shiftLR00_shiftLR0_mult.srs|io:i|time:1567751117|size:2569|exec:0|csum:0AA1FCC9F2D07B36F85DE04F21668781
file:..\synwork\shiftLR00_shiftLR0_prem.srd|io:o|time:1567751119|size:9647|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v|io:i|time:1554127688|size:54295|exec:0|csum:CFBBE5B6AB5A98F0C71C4E305509B0E3
file:..\..\..\..\..\..\..\..\..\lscc\diamond\3.11_x64\synpbase\lib\lucent\pmi_def.v|io:i|time:1554127688|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:shiftLR00_shiftLR0.plg|io:o|time:1567751118|size:0|exec:0|csum:
file:..\synwork\shiftLR00_shiftLR0_prem.srd|io:o|time:1567751119|size:9647|exec:0|csum:
file:..\synlog\shiftLR00_shiftLR0_premap.srr|io:o|time:1567751120|size:6777|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\lscc\diamond\3.11_x64\synpbase\bin64\m_gen_lattice.exe|io:i|time:1554304184|size:31323136|exec:1|csum:08097D0E6BC0EF6D7ADDF60173F7DE28
