<stg><name>process_word_Pipeline_VITIS_LOOP_142_4</name>


<trans_list>

<trans id="374" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %bank_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="bank_V"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:1 %first_wrd_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %first_wrd

]]></Node>
<StgValue><ssdm name="first_wrd_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:2 %rhs_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %rhs

]]></Node>
<StgValue><ssdm name="rhs_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:3 %zext_ln125_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln125

]]></Node>
<StgValue><ssdm name="zext_ln125_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="5">
<![CDATA[
newFuncRoot:4 %rhs_cast = zext i5 %rhs_read

]]></Node>
<StgValue><ssdm name="rhs_cast"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="4">
<![CDATA[
newFuncRoot:5 %zext_ln125_cast = zext i4 %zext_ln125_read

]]></Node>
<StgValue><ssdm name="zext_ln125_cast"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i4 0, i4 %bank_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.body100

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body100:0 %bank_V_1 = load i4 %bank_V

]]></Node>
<StgValue><ssdm name="bank_V_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body100:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body100:2 %icmp_ln1027 = icmp_eq  i4 %bank_V_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln1027"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body100:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body100:4 %add_ln840 = add i4 %bank_V_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln840"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body100:5 %br_ln142 = br i1 %icmp_ln1027, void %for.body100.split, void %for.end245.exitStub

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="4">
<![CDATA[
for.body100.split:0 %bank_V_2_cast = zext i4 %bank_V_1

]]></Node>
<StgValue><ssdm name="bank_V_2_cast"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="4">
<![CDATA[
for.body100.split:1 %zext_ln165 = zext i4 %bank_V_1

]]></Node>
<StgValue><ssdm name="zext_ln165"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body100.split:2 %add_ln165 = add i5 %zext_ln125_cast, i5 %zext_ln165

]]></Node>
<StgValue><ssdm name="add_ln165"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
for.body100.split:3 %p_shl8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln165, i3 0

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
for.body100.split:4 %tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %add_ln165, i1 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="6">
<![CDATA[
for.body100.split:5 %zext_ln165_1 = zext i6 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln165_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body100.split:6 %add_ln165_1 = add i8 %p_shl8, i8 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="add_ln165_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body100.split:8 %or_ln165 = or i8 %add_ln165_1, i8 1

]]></Node>
<StgValue><ssdm name="or_ln165"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="8">
<![CDATA[
for.body100.split:9 %zext_ln165_3 = zext i8 %or_ln165

]]></Node>
<StgValue><ssdm name="zext_ln165_3"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:10 %word_buffer_m_addr = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln165_3

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body100.split:14 %add_ln165_3 = add i8 %add_ln165_1, i8 3

]]></Node>
<StgValue><ssdm name="add_ln165_3"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="8">
<![CDATA[
for.body100.split:15 %zext_ln165_5 = zext i8 %add_ln165_3

]]></Node>
<StgValue><ssdm name="zext_ln165_5"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:16 %word_buffer_m_addr_10 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln165_5

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_10"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:38 %line_buffer_m_0_addr_3 = getelementptr i2 %line_buffer_m_0, i64 0, i64 %zext_ln165_3

]]></Node>
<StgValue><ssdm name="line_buffer_m_0_addr_3"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:40 %line_buffer_m_0_addr_5 = getelementptr i2 %line_buffer_m_0, i64 0, i64 %zext_ln165_5

]]></Node>
<StgValue><ssdm name="line_buffer_m_0_addr_5"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:46 %line_buffer_m_1_addr = getelementptr i2 %line_buffer_m_1, i64 0, i64 %zext_ln165_3

]]></Node>
<StgValue><ssdm name="line_buffer_m_1_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:48 %line_buffer_m_1_addr_4 = getelementptr i2 %line_buffer_m_1, i64 0, i64 %zext_ln165_5

]]></Node>
<StgValue><ssdm name="line_buffer_m_1_addr_4"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="3" op_0_bw="4">
<![CDATA[
for.body100.split:57 %lhs = trunc i4 %bank_V_1

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="3">
<![CDATA[
for.body100.split:58 %zext_ln186 = zext i3 %lhs

]]></Node>
<StgValue><ssdm name="zext_ln186"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body100.split:59 %ret_V = sub i6 %zext_ln186, i6 %rhs_cast

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
for.body100.split:60 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %ret_V, i32 5

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:61 %lb_addr = getelementptr i1 %lb, i64 0, i64 %bank_V_2_cast

]]></Node>
<StgValue><ssdm name="lb_addr"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:62 %rb_addr = getelementptr i1 %rb, i64 0, i64 %bank_V_2_cast

]]></Node>
<StgValue><ssdm name="rb_addr"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="3">
<![CDATA[
for.body100.split:63 %lb_load = load i3 %lb_addr

]]></Node>
<StgValue><ssdm name="lb_load"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="3">
<![CDATA[
for.body100.split:64 %rb_load = load i3 %rb_addr

]]></Node>
<StgValue><ssdm name="rb_load"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body100.split:65 %br_ln146 = br i1 %tmp_21, void %VITIS_LOOP_148_5_ifconv, void %VITIS_LOOP_155_6

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="6">
<![CDATA[
VITIS_LOOP_148_5_ifconv:0 %trunc_ln149 = trunc i6 %ret_V

]]></Node>
<StgValue><ssdm name="trunc_ln149"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="3">
<![CDATA[
VITIS_LOOP_148_5_ifconv:1 %zext_ln149 = zext i3 %trunc_ln149

]]></Node>
<StgValue><ssdm name="zext_ln149"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_148_5_ifconv:2 %add_ln149 = add i5 %zext_ln125_cast, i5 %zext_ln149

]]></Node>
<StgValue><ssdm name="add_ln149"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_148_5_ifconv:3 %p_shl2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln149, i3 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
VITIS_LOOP_148_5_ifconv:4 %tmp_23 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %add_ln149, i1 0

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="6">
<![CDATA[
VITIS_LOOP_148_5_ifconv:5 %zext_ln149_1 = zext i6 %tmp_23

]]></Node>
<StgValue><ssdm name="zext_ln149_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:6 %add_ln149_1 = add i8 %p_shl2, i8 %zext_ln149_1

]]></Node>
<StgValue><ssdm name="add_ln149_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:8 %or_ln149 = or i8 %add_ln149_1, i8 1

]]></Node>
<StgValue><ssdm name="or_ln149"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:9 %zext_ln149_3 = zext i8 %or_ln149

]]></Node>
<StgValue><ssdm name="zext_ln149_3"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_148_5_ifconv:10 %word_buffer_m_addr_2 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln149_3

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_2"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:11 %add_ln149_2 = add i8 %add_ln149_1, i8 2

]]></Node>
<StgValue><ssdm name="add_ln149_2"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:12 %zext_ln149_4 = zext i8 %add_ln149_2

]]></Node>
<StgValue><ssdm name="zext_ln149_4"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_148_5_ifconv:13 %word_buffer_m_addr_3 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln149_4

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_3"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:36 %word_buffer_m_load = load i8 %word_buffer_m_addr_2

]]></Node>
<StgValue><ssdm name="word_buffer_m_load"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:38 %word_buffer_m_load_1 = load i8 %word_buffer_m_addr_3

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="4" op_0_bw="6">
<![CDATA[
VITIS_LOOP_155_6:0 %empty = trunc i6 %ret_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_155_6:1 %add_i_i191 = xor i4 %empty, i4 8

]]></Node>
<StgValue><ssdm name="add_i_i191"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="5" op_0_bw="4">
<![CDATA[
VITIS_LOOP_155_6:2 %zext_ln156 = zext i4 %add_i_i191

]]></Node>
<StgValue><ssdm name="zext_ln156"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_155_6:3 %add_ln156 = add i5 %zext_ln125_cast, i5 %zext_ln156

]]></Node>
<StgValue><ssdm name="add_ln156"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_155_6:4 %p_shl = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln156, i3 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
VITIS_LOOP_155_6:5 %tmp_22 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %add_ln156, i1 0

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="6">
<![CDATA[
VITIS_LOOP_155_6:6 %zext_ln156_1 = zext i6 %tmp_22

]]></Node>
<StgValue><ssdm name="zext_ln156_1"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_155_6:7 %add_ln156_1 = add i8 %p_shl, i8 %zext_ln156_1

]]></Node>
<StgValue><ssdm name="add_ln156_1"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_155_6:9 %or_ln156 = or i8 %add_ln156_1, i8 1

]]></Node>
<StgValue><ssdm name="or_ln156"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_155_6:10 %zext_ln156_3 = zext i8 %or_ln156

]]></Node>
<StgValue><ssdm name="zext_ln156_3"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_155_6:11 %old_word_buffer_m_addr = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln156_3

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_addr"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_155_6:12 %add_ln156_2 = add i8 %add_ln156_1, i8 2

]]></Node>
<StgValue><ssdm name="add_ln156_2"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_155_6:13 %zext_ln156_4 = zext i8 %add_ln156_2

]]></Node>
<StgValue><ssdm name="zext_ln156_4"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_155_6:14 %old_word_buffer_m_addr_1 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln156_4

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_addr_1"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_155_6:37 %br_ln156 = br i1 %first_wrd_read, void %cond.false154.0, void %for.inc166.1.critedge

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="2" op_0_bw="8">
<![CDATA[
cond.false154.0:0 %old_word_buffer_m_load = load i8 %old_word_buffer_m_addr

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="2" op_0_bw="8">
<![CDATA[
cond.false154.0:2 %old_word_buffer_m_load_1 = load i8 %old_word_buffer_m_addr_1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_1"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
for.inc166.1.critedge:0 %store_ln156 = store i2 0, i8 %line_buffer_m_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
for.inc166.1.critedge:1 %br_ln0 = br void %for.inc166.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
for.inc166.3.critedge:0 %store_ln156 = store i2 0, i8 %line_buffer_m_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
for.inc166.3.critedge:1 %br_ln0 = br void %for.inc166.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_164_7_ifconv:24 %store_ln142 = store i4 %add_ln840, i4 %bank_V

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="97" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body100.split:11 %add_ln165_2 = add i8 %add_ln165_1, i8 2

]]></Node>
<StgValue><ssdm name="add_ln165_2"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="8">
<![CDATA[
for.body100.split:12 %zext_ln165_4 = zext i8 %add_ln165_2

]]></Node>
<StgValue><ssdm name="zext_ln165_4"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:13 %word_buffer_m_addr_1 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln165_4

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_1"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body100.split:20 %add_ln165_5 = add i8 %add_ln165_1, i8 5

]]></Node>
<StgValue><ssdm name="add_ln165_5"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="8">
<![CDATA[
for.body100.split:21 %zext_ln165_7 = zext i8 %add_ln165_5

]]></Node>
<StgValue><ssdm name="zext_ln165_7"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:22 %word_buffer_m_addr_13 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln165_7

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_13"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body100.split:26 %add_ln165_7 = add i8 %add_ln165_1, i8 7

]]></Node>
<StgValue><ssdm name="add_ln165_7"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="8">
<![CDATA[
for.body100.split:27 %zext_ln165_9 = zext i8 %add_ln165_7

]]></Node>
<StgValue><ssdm name="zext_ln165_9"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:28 %word_buffer_m_addr_16 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln165_9

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_16"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:39 %line_buffer_m_0_addr_4 = getelementptr i2 %line_buffer_m_0, i64 0, i64 %zext_ln165_4

]]></Node>
<StgValue><ssdm name="line_buffer_m_0_addr_4"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:42 %line_buffer_m_0_addr_7 = getelementptr i2 %line_buffer_m_0, i64 0, i64 %zext_ln165_7

]]></Node>
<StgValue><ssdm name="line_buffer_m_0_addr_7"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:44 %line_buffer_m_0_addr_9 = getelementptr i2 %line_buffer_m_0, i64 0, i64 %zext_ln165_9

]]></Node>
<StgValue><ssdm name="line_buffer_m_0_addr_9"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:47 %line_buffer_m_1_addr_3 = getelementptr i2 %line_buffer_m_1, i64 0, i64 %zext_ln165_4

]]></Node>
<StgValue><ssdm name="line_buffer_m_1_addr_3"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:50 %line_buffer_m_1_addr_6 = getelementptr i2 %line_buffer_m_1, i64 0, i64 %zext_ln165_7

]]></Node>
<StgValue><ssdm name="line_buffer_m_1_addr_6"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:52 %line_buffer_m_1_addr_8 = getelementptr i2 %line_buffer_m_1, i64 0, i64 %zext_ln165_9

]]></Node>
<StgValue><ssdm name="line_buffer_m_1_addr_8"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="3">
<![CDATA[
for.body100.split:63 %lb_load = load i3 %lb_addr

]]></Node>
<StgValue><ssdm name="lb_load"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="3">
<![CDATA[
for.body100.split:64 %rb_load = load i3 %rb_addr

]]></Node>
<StgValue><ssdm name="rb_load"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:14 %add_ln149_3 = add i8 %add_ln149_1, i8 3

]]></Node>
<StgValue><ssdm name="add_ln149_3"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:15 %zext_ln149_5 = zext i8 %add_ln149_3

]]></Node>
<StgValue><ssdm name="zext_ln149_5"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_148_5_ifconv:16 %word_buffer_m_addr_4 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln149_5

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_4"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:17 %add_ln149_4 = add i8 %add_ln149_1, i8 4

]]></Node>
<StgValue><ssdm name="add_ln149_4"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:18 %zext_ln149_6 = zext i8 %add_ln149_4

]]></Node>
<StgValue><ssdm name="zext_ln149_6"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_148_5_ifconv:19 %word_buffer_m_addr_5 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln149_6

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_5"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:36 %word_buffer_m_load = load i8 %word_buffer_m_addr_2

]]></Node>
<StgValue><ssdm name="word_buffer_m_load"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:37 %store_ln149 = store i2 %word_buffer_m_load, i8 %line_buffer_m_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:38 %word_buffer_m_load_1 = load i8 %word_buffer_m_addr_3

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_1"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:39 %store_ln149 = store i2 %word_buffer_m_load_1, i8 %line_buffer_m_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:40 %word_buffer_m_load_2 = load i8 %word_buffer_m_addr_4

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_2"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:42 %word_buffer_m_load_4 = load i8 %word_buffer_m_addr_5

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_4"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_148_5_ifconv:55 %br_ln152 = br i1 %rb_load, void %cond.false137, void %VITIS_LOOP_164_7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_155_6:15 %add_ln156_3 = add i8 %add_ln156_1, i8 3

]]></Node>
<StgValue><ssdm name="add_ln156_3"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_155_6:16 %zext_ln156_5 = zext i8 %add_ln156_3

]]></Node>
<StgValue><ssdm name="zext_ln156_5"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_155_6:17 %old_word_buffer_m_addr_2 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln156_5

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_addr_2"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_155_6:18 %add_ln156_4 = add i8 %add_ln156_1, i8 4

]]></Node>
<StgValue><ssdm name="add_ln156_4"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_155_6:19 %zext_ln156_6 = zext i8 %add_ln156_4

]]></Node>
<StgValue><ssdm name="zext_ln156_6"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_155_6:20 %old_word_buffer_m_addr_3 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln156_6

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_addr_3"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="2" op_0_bw="8">
<![CDATA[
cond.false154.0:0 %old_word_buffer_m_load = load i8 %old_word_buffer_m_addr

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
cond.false154.0:1 %store_ln156 = store i2 %old_word_buffer_m_load, i8 %line_buffer_m_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="2" op_0_bw="8">
<![CDATA[
cond.false154.0:2 %old_word_buffer_m_load_1 = load i8 %old_word_buffer_m_addr_1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_1"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
cond.false154.0:3 %br_ln156 = br void %for.inc166.1

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="2" op_0_bw="8">
<![CDATA[
cond.false154.2:0 %old_word_buffer_m_load_2 = load i8 %old_word_buffer_m_addr_2

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_2"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="2" op_0_bw="8">
<![CDATA[
cond.false154.2:2 %old_word_buffer_m_load_4 = load i8 %old_word_buffer_m_addr_3

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_4"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
for.inc166.5.critedge:0 %store_ln156 = store i2 0, i8 %line_buffer_m_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
for.inc166.5.critedge:1 %br_ln0 = br void %for.inc166.5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
for.inc166.7.critedge:0 %store_ln156 = store i2 0, i8 %line_buffer_m_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
for.inc166.7.critedge:1 %br_ln0 = br void %for.inc166.7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="143" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body100.split:17 %add_ln165_4 = add i8 %add_ln165_1, i8 4

]]></Node>
<StgValue><ssdm name="add_ln165_4"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="8">
<![CDATA[
for.body100.split:18 %zext_ln165_6 = zext i8 %add_ln165_4

]]></Node>
<StgValue><ssdm name="zext_ln165_6"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:19 %word_buffer_m_addr_11 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln165_6

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_11"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:41 %line_buffer_m_0_addr_6 = getelementptr i2 %line_buffer_m_0, i64 0, i64 %zext_ln165_6

]]></Node>
<StgValue><ssdm name="line_buffer_m_0_addr_6"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:49 %line_buffer_m_1_addr_5 = getelementptr i2 %line_buffer_m_1, i64 0, i64 %zext_ln165_6

]]></Node>
<StgValue><ssdm name="line_buffer_m_1_addr_5"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:20 %add_ln149_5 = add i8 %add_ln149_1, i8 5

]]></Node>
<StgValue><ssdm name="add_ln149_5"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:21 %zext_ln149_7 = zext i8 %add_ln149_5

]]></Node>
<StgValue><ssdm name="zext_ln149_7"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_148_5_ifconv:22 %word_buffer_m_addr_6 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln149_7

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_6"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:23 %add_ln149_6 = add i8 %add_ln149_1, i8 6

]]></Node>
<StgValue><ssdm name="add_ln149_6"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:24 %zext_ln149_8 = zext i8 %add_ln149_6

]]></Node>
<StgValue><ssdm name="zext_ln149_8"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_148_5_ifconv:25 %word_buffer_m_addr_7 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln149_8

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_7"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:40 %word_buffer_m_load_2 = load i8 %word_buffer_m_addr_4

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_2"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:41 %store_ln149 = store i2 %word_buffer_m_load_2, i8 %line_buffer_m_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:42 %word_buffer_m_load_4 = load i8 %word_buffer_m_addr_5

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_4"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:43 %store_ln149 = store i2 %word_buffer_m_load_4, i8 %line_buffer_m_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:44 %word_buffer_m_load_6 = load i8 %word_buffer_m_addr_6

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_6"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:46 %word_buffer_m_load_9 = load i8 %word_buffer_m_addr_7

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_9"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_155_6:21 %add_ln156_5 = add i8 %add_ln156_1, i8 5

]]></Node>
<StgValue><ssdm name="add_ln156_5"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_155_6:22 %zext_ln156_7 = zext i8 %add_ln156_5

]]></Node>
<StgValue><ssdm name="zext_ln156_7"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_155_6:23 %old_word_buffer_m_addr_4 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln156_7

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_addr_4"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_155_6:24 %add_ln156_6 = add i8 %add_ln156_1, i8 6

]]></Node>
<StgValue><ssdm name="add_ln156_6"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_155_6:25 %zext_ln156_8 = zext i8 %add_ln156_6

]]></Node>
<StgValue><ssdm name="zext_ln156_8"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_155_6:26 %old_word_buffer_m_addr_5 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln156_8

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_addr_5"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
for.inc166.1:0 %ref_tmp152_0_1 = phi i2 %old_word_buffer_m_load_1, void %cond.false154.0, i2 0, void %for.inc166.1.critedge

]]></Node>
<StgValue><ssdm name="ref_tmp152_0_1"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
for.inc166.1:1 %store_ln156 = store i2 %ref_tmp152_0_1, i8 %line_buffer_m_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc166.1:2 %br_ln156 = br i1 %first_wrd_read, void %cond.false154.2, void %for.inc166.3.critedge

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="2" op_0_bw="8">
<![CDATA[
cond.false154.2:0 %old_word_buffer_m_load_2 = load i8 %old_word_buffer_m_addr_2

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_2"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
cond.false154.2:1 %store_ln156 = store i2 %old_word_buffer_m_load_2, i8 %line_buffer_m_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="2" op_0_bw="8">
<![CDATA[
cond.false154.2:2 %old_word_buffer_m_load_4 = load i8 %old_word_buffer_m_addr_3

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_4"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
cond.false154.2:3 %br_ln156 = br void %for.inc166.3

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="2" op_0_bw="8">
<![CDATA[
cond.false154.4:0 %old_word_buffer_m_load_6 = load i8 %old_word_buffer_m_addr_4

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_6"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="2" op_0_bw="8">
<![CDATA[
cond.false154.4:2 %old_word_buffer_m_load_7 = load i8 %old_word_buffer_m_addr_5

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_7"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="175" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body100.split:23 %add_ln165_6 = add i8 %add_ln165_1, i8 6

]]></Node>
<StgValue><ssdm name="add_ln165_6"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="8">
<![CDATA[
for.body100.split:24 %zext_ln165_8 = zext i8 %add_ln165_6

]]></Node>
<StgValue><ssdm name="zext_ln165_8"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:25 %word_buffer_m_addr_14 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln165_8

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_14"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:43 %line_buffer_m_0_addr_8 = getelementptr i2 %line_buffer_m_0, i64 0, i64 %zext_ln165_8

]]></Node>
<StgValue><ssdm name="line_buffer_m_0_addr_8"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:51 %line_buffer_m_1_addr_7 = getelementptr i2 %line_buffer_m_1, i64 0, i64 %zext_ln165_8

]]></Node>
<StgValue><ssdm name="line_buffer_m_1_addr_7"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:26 %add_ln149_7 = add i8 %add_ln149_1, i8 7

]]></Node>
<StgValue><ssdm name="add_ln149_7"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:27 %zext_ln149_9 = zext i8 %add_ln149_7

]]></Node>
<StgValue><ssdm name="zext_ln149_9"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_148_5_ifconv:28 %word_buffer_m_addr_8 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln149_9

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_8"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:29 %add_ln149_8 = add i8 %add_ln149_1, i8 8

]]></Node>
<StgValue><ssdm name="add_ln149_8"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:30 %zext_ln149_10 = zext i8 %add_ln149_8

]]></Node>
<StgValue><ssdm name="zext_ln149_10"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_148_5_ifconv:31 %word_buffer_m_addr_9 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln149_10

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_9"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:44 %word_buffer_m_load_6 = load i8 %word_buffer_m_addr_6

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_6"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:45 %store_ln149 = store i2 %word_buffer_m_load_6, i8 %line_buffer_m_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:46 %word_buffer_m_load_9 = load i8 %word_buffer_m_addr_7

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_9"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:47 %store_ln149 = store i2 %word_buffer_m_load_9, i8 %line_buffer_m_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:48 %word_buffer_m_load_10 = load i8 %word_buffer_m_addr_8

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_10"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:50 %word_buffer_m_load_11 = load i8 %word_buffer_m_addr_9

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_11"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_155_6:27 %add_ln156_7 = add i8 %add_ln156_1, i8 7

]]></Node>
<StgValue><ssdm name="add_ln156_7"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_155_6:28 %zext_ln156_9 = zext i8 %add_ln156_7

]]></Node>
<StgValue><ssdm name="zext_ln156_9"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_155_6:29 %old_word_buffer_m_addr_6 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln156_9

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_addr_6"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_155_6:30 %add_ln156_8 = add i8 %add_ln156_1, i8 8

]]></Node>
<StgValue><ssdm name="add_ln156_8"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_155_6:31 %zext_ln156_10 = zext i8 %add_ln156_8

]]></Node>
<StgValue><ssdm name="zext_ln156_10"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_155_6:32 %old_word_buffer_m_addr_7 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln156_10

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_addr_7"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
for.inc166.3:0 %ref_tmp152_0_3 = phi i2 %old_word_buffer_m_load_4, void %cond.false154.2, i2 0, void %for.inc166.3.critedge

]]></Node>
<StgValue><ssdm name="ref_tmp152_0_3"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
for.inc166.3:1 %store_ln156 = store i2 %ref_tmp152_0_3, i8 %line_buffer_m_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc166.3:2 %br_ln156 = br i1 %first_wrd_read, void %cond.false154.4, void %for.inc166.5.critedge

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="2" op_0_bw="8">
<![CDATA[
cond.false154.4:0 %old_word_buffer_m_load_6 = load i8 %old_word_buffer_m_addr_4

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_6"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
cond.false154.4:1 %store_ln156 = store i2 %old_word_buffer_m_load_6, i8 %line_buffer_m_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="2" op_0_bw="8">
<![CDATA[
cond.false154.4:2 %old_word_buffer_m_load_7 = load i8 %old_word_buffer_m_addr_5

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_7"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
cond.false154.4:3 %br_ln156 = br void %for.inc166.5

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="2" op_0_bw="8">
<![CDATA[
cond.false154.6:0 %old_word_buffer_m_load_8 = load i8 %old_word_buffer_m_addr_6

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_8"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="2" op_0_bw="8">
<![CDATA[
cond.false154.6:2 %old_word_buffer_m_load_9 = load i8 %old_word_buffer_m_addr_7

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_9"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="207" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body100.split:29 %add_ln165_8 = add i8 %add_ln165_1, i8 8

]]></Node>
<StgValue><ssdm name="add_ln165_8"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="8">
<![CDATA[
for.body100.split:30 %zext_ln165_10 = zext i8 %add_ln165_8

]]></Node>
<StgValue><ssdm name="zext_ln165_10"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:31 %word_buffer_m_addr_17 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln165_10

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_17"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:45 %line_buffer_m_0_addr_10 = getelementptr i2 %line_buffer_m_0, i64 0, i64 %zext_ln165_10

]]></Node>
<StgValue><ssdm name="line_buffer_m_0_addr_10"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:53 %line_buffer_m_1_addr_9 = getelementptr i2 %line_buffer_m_1, i64 0, i64 %zext_ln165_10

]]></Node>
<StgValue><ssdm name="line_buffer_m_1_addr_9"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="lb_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:7 %zext_ln149_2 = zext i8 %add_ln149_1

]]></Node>
<StgValue><ssdm name="zext_ln149_2"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="lb_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_148_5_ifconv:32 %word_buffer_m_addr_12 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln149_2

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_12"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:48 %word_buffer_m_load_10 = load i8 %word_buffer_m_addr_8

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_10"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:49 %store_ln149 = store i2 %word_buffer_m_load_10, i8 %line_buffer_m_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:50 %word_buffer_m_load_11 = load i8 %word_buffer_m_addr_9

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_11"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:51 %store_ln149 = store i2 %word_buffer_m_load_11, i8 %line_buffer_m_0_addr_10

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="lb_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:52 %word_buffer_m_load_3 = load i8 %word_buffer_m_addr_12

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_3"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_155_6:8 %zext_ln156_2 = zext i8 %add_ln156_1

]]></Node>
<StgValue><ssdm name="zext_ln156_2"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_155_6:33 %old_word_buffer_m_addr_8 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln156_2

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_addr_8"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_155_6:34 %add_ln159 = add i8 %add_ln156_1, i8 9

]]></Node>
<StgValue><ssdm name="add_ln159"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_155_6:35 %zext_ln159 = zext i8 %add_ln159

]]></Node>
<StgValue><ssdm name="zext_ln159"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_155_6:36 %old_word_buffer_m_addr_9 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln159

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_addr_9"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
for.inc166.5:0 %ref_tmp152_0_5 = phi i2 %old_word_buffer_m_load_7, void %cond.false154.4, i2 0, void %for.inc166.5.critedge

]]></Node>
<StgValue><ssdm name="ref_tmp152_0_5"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
for.inc166.5:1 %store_ln156 = store i2 %ref_tmp152_0_5, i8 %line_buffer_m_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc166.5:2 %br_ln156 = br i1 %first_wrd_read, void %cond.false154.6, void %for.inc166.7.critedge

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="2" op_0_bw="8">
<![CDATA[
cond.false154.6:0 %old_word_buffer_m_load_8 = load i8 %old_word_buffer_m_addr_6

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_8"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
cond.false154.6:1 %store_ln156 = store i2 %old_word_buffer_m_load_8, i8 %line_buffer_m_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="2" op_0_bw="8">
<![CDATA[
cond.false154.6:2 %old_word_buffer_m_load_9 = load i8 %old_word_buffer_m_addr_7

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_9"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
cond.false154.6:3 %br_ln156 = br void %for.inc166.7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="2" op_0_bw="8">
<![CDATA[
for.inc166.7_ifconv:3 %old_word_buffer_m_load_3 = load i8 %old_word_buffer_m_addr_8

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_3"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc166.7_ifconv:6 %or_ln159 = or i1 %rb_load, i1 %first_wrd_read

]]></Node>
<StgValue><ssdm name="or_ln159"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc166.7_ifconv:7 %br_ln159 = br i1 %or_ln159, void %cond.false189, void %VITIS_LOOP_164_7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="or_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="2" op_0_bw="8">
<![CDATA[
cond.false189:0 %old_word_buffer_m_load_5 = load i8 %old_word_buffer_m_addr_9

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_5"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:2 %word_buffer_m_load_12 = load i8 %word_buffer_m_addr

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_12"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="8">
<![CDATA[
for.body100.split:7 %zext_ln165_2 = zext i8 %add_ln165_1

]]></Node>
<StgValue><ssdm name="zext_ln165_2"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="lb_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:32 %word_buffer_m_addr_18 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln165_2

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_18"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:36 %line_buffer_m_0_addr = getelementptr i2 %line_buffer_m_0, i64 0, i64 %zext_ln165_2

]]></Node>
<StgValue><ssdm name="line_buffer_m_0_addr"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:54 %line_buffer_m_1_addr_10 = getelementptr i2 %line_buffer_m_1, i64 0, i64 %zext_ln165_2

]]></Node>
<StgValue><ssdm name="line_buffer_m_1_addr_10"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:33 %add_ln152 = add i8 %add_ln149_1, i8 9

]]></Node>
<StgValue><ssdm name="add_ln152"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:34 %zext_ln152 = zext i8 %add_ln152

]]></Node>
<StgValue><ssdm name="zext_ln152"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_148_5_ifconv:35 %word_buffer_m_addr_15 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln152

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_15"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="lb_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:52 %word_buffer_m_load_3 = load i8 %word_buffer_m_addr_12

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_3"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_148_5_ifconv:53 %select_ln168 = select i1 %lb_load, i2 0, i2 %word_buffer_m_load_3

]]></Node>
<StgValue><ssdm name="select_ln168"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:54 %store_ln151 = store i2 %select_ln168, i8 %line_buffer_m_0_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
for.inc166.7_ifconv:0 %ref_tmp152_0_7 = phi i2 %old_word_buffer_m_load_9, void %cond.false154.6, i2 0, void %for.inc166.7.critedge

]]></Node>
<StgValue><ssdm name="ref_tmp152_0_7"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
for.inc166.7_ifconv:1 %store_ln156 = store i2 %ref_tmp152_0_7, i8 %line_buffer_m_0_addr_10

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc166.7_ifconv:2 %or_ln158 = or i1 %lb_load, i1 %first_wrd_read

]]></Node>
<StgValue><ssdm name="or_ln158"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="2" op_0_bw="8">
<![CDATA[
for.inc166.7_ifconv:3 %old_word_buffer_m_load_3 = load i8 %old_word_buffer_m_addr_8

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_3"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc166.7_ifconv:4 %select_ln158 = select i1 %or_ln158, i2 0, i2 %old_word_buffer_m_load_3

]]></Node>
<StgValue><ssdm name="select_ln158"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
for.inc166.7_ifconv:5 %store_ln158 = store i2 %select_ln158, i8 %line_buffer_m_0_addr

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="or_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="2" op_0_bw="8">
<![CDATA[
cond.false189:0 %old_word_buffer_m_load_5 = load i8 %old_word_buffer_m_addr_9

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_5"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="or_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
cond.false189:1 %br_ln159 = br void %VITIS_LOOP_164_7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:2 %word_buffer_m_load_12 = load i8 %word_buffer_m_addr

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_12"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:3 %store_ln165 = store i2 %word_buffer_m_load_12, i8 %line_buffer_m_1_addr

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:4 %word_buffer_m_load_13 = load i8 %word_buffer_m_addr_1

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_13"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:6 %word_buffer_m_load_14 = load i8 %word_buffer_m_addr_10

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_14"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="258" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:4 %word_buffer_m_load_13 = load i8 %word_buffer_m_addr_1

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_13"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:5 %store_ln165 = store i2 %word_buffer_m_load_13, i8 %line_buffer_m_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:6 %word_buffer_m_load_14 = load i8 %word_buffer_m_addr_10

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_14"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:7 %store_ln165 = store i2 %word_buffer_m_load_14, i8 %line_buffer_m_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:8 %word_buffer_m_load_15 = load i8 %word_buffer_m_addr_11

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_15"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:10 %word_buffer_m_load_16 = load i8 %word_buffer_m_addr_13

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_16"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0">
<![CDATA[
for.end245.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="264" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:8 %word_buffer_m_load_15 = load i8 %word_buffer_m_addr_11

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_15"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:9 %store_ln165 = store i2 %word_buffer_m_load_15, i8 %line_buffer_m_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:10 %word_buffer_m_load_16 = load i8 %word_buffer_m_addr_13

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_16"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:11 %store_ln165 = store i2 %word_buffer_m_load_16, i8 %line_buffer_m_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:12 %word_buffer_m_load_17 = load i8 %word_buffer_m_addr_14

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_17"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:14 %word_buffer_m_load_18 = load i8 %word_buffer_m_addr_16

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_18"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="270" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:12 %word_buffer_m_load_17 = load i8 %word_buffer_m_addr_14

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_17"/></StgValue>
</operation>

<operation id="271" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:13 %store_ln165 = store i2 %word_buffer_m_load_17, i8 %line_buffer_m_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="272" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:14 %word_buffer_m_load_18 = load i8 %word_buffer_m_addr_16

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_18"/></StgValue>
</operation>

<operation id="273" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:15 %store_ln165 = store i2 %word_buffer_m_load_18, i8 %line_buffer_m_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="274" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:16 %word_buffer_m_load_19 = load i8 %word_buffer_m_addr_17

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_19"/></StgValue>
</operation>

<operation id="275" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="lb_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:18 %word_buffer_m_load_7 = load i8 %word_buffer_m_addr_18

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="276" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body100.split:33 %add_ln169 = add i8 %add_ln165_1, i8 9

]]></Node>
<StgValue><ssdm name="add_ln169"/></StgValue>
</operation>

<operation id="277" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="8">
<![CDATA[
for.body100.split:34 %zext_ln169 = zext i8 %add_ln169

]]></Node>
<StgValue><ssdm name="zext_ln169"/></StgValue>
</operation>

<operation id="278" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="rb_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:35 %word_buffer_m_addr_19 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_19"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:37 %line_buffer_m_0_addr_1 = getelementptr i2 %line_buffer_m_0, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="line_buffer_m_0_addr_1"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:55 %line_buffer_m_1_addr_11 = getelementptr i2 %line_buffer_m_1, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="line_buffer_m_1_addr_11"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body100.split:56 %specloopname_ln142 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln142"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="rb_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="2" op_0_bw="8">
<![CDATA[
cond.false137:0 %word_buffer_m_load_5 = load i8 %word_buffer_m_addr_15

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_5"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:16 %word_buffer_m_load_19 = load i8 %word_buffer_m_addr_17

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_19"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:17 %store_ln165 = store i2 %word_buffer_m_load_19, i8 %line_buffer_m_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="285" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="lb_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:18 %word_buffer_m_load_7 = load i8 %word_buffer_m_addr_18

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_7"/></StgValue>
</operation>

<operation id="286" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_164_7_ifconv:19 %select_ln168_1 = select i1 %lb_load, i2 0, i2 %word_buffer_m_load_7

]]></Node>
<StgValue><ssdm name="select_ln168_1"/></StgValue>
</operation>

<operation id="287" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:20 %store_ln168 = store i2 %select_ln168_1, i8 %line_buffer_m_1_addr_10

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="288" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="rb_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:21 %word_buffer_m_load_8 = load i8 %word_buffer_m_addr_19

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_8"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="289" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="rb_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="2" op_0_bw="8">
<![CDATA[
cond.false137:0 %word_buffer_m_load_5 = load i8 %word_buffer_m_addr_15

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_5"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="rb_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
cond.false137:1 %br_ln152 = br void %VITIS_LOOP_164_7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:21 %word_buffer_m_load_8 = load i8 %word_buffer_m_addr_19

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_8"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_164_7_ifconv:22 %select_ln169 = select i1 %rb_load, i2 0, i2 %word_buffer_m_load_8

]]></Node>
<StgValue><ssdm name="select_ln169"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:23 %store_ln169 = store i2 %select_ln169, i8 %line_buffer_m_1_addr_11

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="294" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
VITIS_LOOP_164_7_ifconv:0 %storemerge = phi i2 %word_buffer_m_load_5, void %cond.false137, i2 %old_word_buffer_m_load_5, void %cond.false189, i2 0, void %VITIS_LOOP_148_5_ifconv, i2 0, void %for.inc166.7_ifconv

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">
</state>

<state id="14" st_id="15">
</state>

<state id="15" st_id="16">
</state>

<state id="16" st_id="17">
</state>

<state id="17" st_id="18">

<operation id="295" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:1 %store_ln152 = store i2 %storemerge, i8 %line_buffer_m_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="296" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_164_7_ifconv:25 %br_ln142 = br void %for.body100

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="375" name="zext_ln125" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln125"/></StgValue>
</port>
<port id="376" name="word_buffer_m" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="word_buffer_m"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="377" name="line_buffer_m_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="line_buffer_m_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="378" name="line_buffer_m_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="line_buffer_m_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="379" name="rhs" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="rhs"/></StgValue>
</port>
<port id="380" name="lb" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="lb"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="381" name="rb" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="rb"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="382" name="first_wrd" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="first_wrd"/></StgValue>
</port>
<port id="383" name="old_word_buffer_m" dir="0" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="old_word_buffer_m"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="385" from="StgValue_384" to="bank_V" fromId="384" toId="20">
</dataflow>
<dataflow id="387" from="_ssdm_op_Read.ap_auto.i1" to="first_wrd_read" fromId="386" toId="21">
</dataflow>
<dataflow id="388" from="first_wrd" to="first_wrd_read" fromId="382" toId="21">
</dataflow>
<dataflow id="390" from="_ssdm_op_Read.ap_auto.i5" to="rhs_read" fromId="389" toId="22">
</dataflow>
<dataflow id="391" from="rhs" to="rhs_read" fromId="379" toId="22">
</dataflow>
<dataflow id="393" from="_ssdm_op_Read.ap_auto.i4" to="zext_ln125_read" fromId="392" toId="23">
</dataflow>
<dataflow id="394" from="zext_ln125" to="zext_ln125_read" fromId="375" toId="23">
</dataflow>
<dataflow id="395" from="rhs_read" to="rhs_cast" fromId="22" toId="24">
</dataflow>
<dataflow id="396" from="zext_ln125_read" to="zext_ln125_cast" fromId="23" toId="25">
</dataflow>
<dataflow id="398" from="StgValue_397" to="store_ln0" fromId="397" toId="26">
</dataflow>
<dataflow id="399" from="bank_V" to="store_ln0" fromId="20" toId="26">
</dataflow>
<dataflow id="400" from="bank_V" to="bank_V_1" fromId="20" toId="28">
</dataflow>
<dataflow id="402" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="401" toId="29">
</dataflow>
<dataflow id="404" from="StgValue_403" to="specpipeline_ln0" fromId="403" toId="29">
</dataflow>
<dataflow id="406" from="StgValue_405" to="specpipeline_ln0" fromId="405" toId="29">
</dataflow>
<dataflow id="407" from="StgValue_384" to="specpipeline_ln0" fromId="384" toId="29">
</dataflow>
<dataflow id="408" from="StgValue_405" to="specpipeline_ln0" fromId="405" toId="29">
</dataflow>
<dataflow id="410" from="p_str" to="specpipeline_ln0" fromId="409" toId="29">
</dataflow>
<dataflow id="411" from="bank_V_1" to="icmp_ln1027" fromId="28" toId="30">
</dataflow>
<dataflow id="413" from="StgValue_412" to="icmp_ln1027" fromId="412" toId="30">
</dataflow>
<dataflow id="415" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="414" toId="31">
</dataflow>
<dataflow id="417" from="StgValue_416" to="speclooptripcount_ln0" fromId="416" toId="31">
</dataflow>
<dataflow id="418" from="StgValue_416" to="speclooptripcount_ln0" fromId="416" toId="31">
</dataflow>
<dataflow id="419" from="StgValue_416" to="speclooptripcount_ln0" fromId="416" toId="31">
</dataflow>
<dataflow id="420" from="bank_V_1" to="add_ln840" fromId="28" toId="32">
</dataflow>
<dataflow id="422" from="StgValue_421" to="add_ln840" fromId="421" toId="32">
</dataflow>
<dataflow id="423" from="icmp_ln1027" to="br_ln142" fromId="30" toId="33">
</dataflow>
<dataflow id="424" from="bank_V_1" to="bank_V_2_cast" fromId="28" toId="34">
</dataflow>
<dataflow id="425" from="bank_V_1" to="zext_ln165" fromId="28" toId="35">
</dataflow>
<dataflow id="426" from="zext_ln125_cast" to="add_ln165" fromId="25" toId="36">
</dataflow>
<dataflow id="427" from="zext_ln165" to="add_ln165" fromId="35" toId="36">
</dataflow>
<dataflow id="429" from="_ssdm_op_BitConcatenate.i8.i5.i3" to="p_shl8" fromId="428" toId="37">
</dataflow>
<dataflow id="430" from="add_ln165" to="p_shl8" fromId="36" toId="37">
</dataflow>
<dataflow id="432" from="StgValue_431" to="p_shl8" fromId="431" toId="37">
</dataflow>
<dataflow id="434" from="_ssdm_op_BitConcatenate.i6.i5.i1" to="tmp" fromId="433" toId="38">
</dataflow>
<dataflow id="435" from="add_ln165" to="tmp" fromId="36" toId="38">
</dataflow>
<dataflow id="437" from="StgValue_436" to="tmp" fromId="436" toId="38">
</dataflow>
<dataflow id="438" from="tmp" to="zext_ln165_1" fromId="38" toId="39">
</dataflow>
<dataflow id="439" from="p_shl8" to="add_ln165_1" fromId="37" toId="40">
</dataflow>
<dataflow id="440" from="zext_ln165_1" to="add_ln165_1" fromId="39" toId="40">
</dataflow>
<dataflow id="441" from="add_ln165_1" to="or_ln165" fromId="40" toId="41">
</dataflow>
<dataflow id="443" from="StgValue_442" to="or_ln165" fromId="442" toId="41">
</dataflow>
<dataflow id="444" from="or_ln165" to="zext_ln165_3" fromId="41" toId="42">
</dataflow>
<dataflow id="445" from="word_buffer_m" to="word_buffer_m_addr" fromId="376" toId="43">
</dataflow>
<dataflow id="447" from="StgValue_446" to="word_buffer_m_addr" fromId="446" toId="43">
</dataflow>
<dataflow id="448" from="zext_ln165_3" to="word_buffer_m_addr" fromId="42" toId="43">
</dataflow>
<dataflow id="449" from="add_ln165_1" to="add_ln165_3" fromId="40" toId="44">
</dataflow>
<dataflow id="451" from="StgValue_450" to="add_ln165_3" fromId="450" toId="44">
</dataflow>
<dataflow id="452" from="add_ln165_3" to="zext_ln165_5" fromId="44" toId="45">
</dataflow>
<dataflow id="453" from="word_buffer_m" to="word_buffer_m_addr_10" fromId="376" toId="46">
</dataflow>
<dataflow id="454" from="StgValue_446" to="word_buffer_m_addr_10" fromId="446" toId="46">
</dataflow>
<dataflow id="455" from="zext_ln165_5" to="word_buffer_m_addr_10" fromId="45" toId="46">
</dataflow>
<dataflow id="456" from="line_buffer_m_0" to="line_buffer_m_0_addr_3" fromId="377" toId="47">
</dataflow>
<dataflow id="457" from="StgValue_446" to="line_buffer_m_0_addr_3" fromId="446" toId="47">
</dataflow>
<dataflow id="458" from="zext_ln165_3" to="line_buffer_m_0_addr_3" fromId="42" toId="47">
</dataflow>
<dataflow id="459" from="line_buffer_m_0" to="line_buffer_m_0_addr_5" fromId="377" toId="48">
</dataflow>
<dataflow id="460" from="StgValue_446" to="line_buffer_m_0_addr_5" fromId="446" toId="48">
</dataflow>
<dataflow id="461" from="zext_ln165_5" to="line_buffer_m_0_addr_5" fromId="45" toId="48">
</dataflow>
<dataflow id="462" from="line_buffer_m_1" to="line_buffer_m_1_addr" fromId="378" toId="49">
</dataflow>
<dataflow id="463" from="StgValue_446" to="line_buffer_m_1_addr" fromId="446" toId="49">
</dataflow>
<dataflow id="464" from="zext_ln165_3" to="line_buffer_m_1_addr" fromId="42" toId="49">
</dataflow>
<dataflow id="465" from="line_buffer_m_1" to="line_buffer_m_1_addr_4" fromId="378" toId="50">
</dataflow>
<dataflow id="466" from="StgValue_446" to="line_buffer_m_1_addr_4" fromId="446" toId="50">
</dataflow>
<dataflow id="467" from="zext_ln165_5" to="line_buffer_m_1_addr_4" fromId="45" toId="50">
</dataflow>
<dataflow id="468" from="bank_V_1" to="lhs" fromId="28" toId="51">
</dataflow>
<dataflow id="469" from="lhs" to="zext_ln186" fromId="51" toId="52">
</dataflow>
<dataflow id="470" from="zext_ln186" to="ret_V" fromId="52" toId="53">
</dataflow>
<dataflow id="471" from="rhs_cast" to="ret_V" fromId="24" toId="53">
</dataflow>
<dataflow id="473" from="_ssdm_op_BitSelect.i1.i6.i32" to="tmp_21" fromId="472" toId="54">
</dataflow>
<dataflow id="474" from="ret_V" to="tmp_21" fromId="53" toId="54">
</dataflow>
<dataflow id="476" from="StgValue_475" to="tmp_21" fromId="475" toId="54">
</dataflow>
<dataflow id="477" from="lb" to="lb_addr" fromId="380" toId="55">
</dataflow>
<dataflow id="478" from="StgValue_446" to="lb_addr" fromId="446" toId="55">
</dataflow>
<dataflow id="479" from="bank_V_2_cast" to="lb_addr" fromId="34" toId="55">
</dataflow>
<dataflow id="480" from="rb" to="rb_addr" fromId="381" toId="56">
</dataflow>
<dataflow id="481" from="StgValue_446" to="rb_addr" fromId="446" toId="56">
</dataflow>
<dataflow id="482" from="bank_V_2_cast" to="rb_addr" fromId="34" toId="56">
</dataflow>
<dataflow id="483" from="lb_addr" to="lb_load" fromId="55" toId="57">
</dataflow>
<dataflow id="484" from="rb_addr" to="rb_load" fromId="56" toId="58">
</dataflow>
<dataflow id="485" from="tmp_21" to="br_ln146" fromId="54" toId="59">
</dataflow>
<dataflow id="486" from="ret_V" to="trunc_ln149" fromId="53" toId="60">
</dataflow>
<dataflow id="487" from="trunc_ln149" to="zext_ln149" fromId="60" toId="61">
</dataflow>
<dataflow id="488" from="zext_ln125_cast" to="add_ln149" fromId="25" toId="62">
</dataflow>
<dataflow id="489" from="zext_ln149" to="add_ln149" fromId="61" toId="62">
</dataflow>
<dataflow id="490" from="_ssdm_op_BitConcatenate.i8.i5.i3" to="p_shl2" fromId="428" toId="63">
</dataflow>
<dataflow id="491" from="add_ln149" to="p_shl2" fromId="62" toId="63">
</dataflow>
<dataflow id="492" from="StgValue_431" to="p_shl2" fromId="431" toId="63">
</dataflow>
<dataflow id="493" from="_ssdm_op_BitConcatenate.i6.i5.i1" to="tmp_23" fromId="433" toId="64">
</dataflow>
<dataflow id="494" from="add_ln149" to="tmp_23" fromId="62" toId="64">
</dataflow>
<dataflow id="495" from="StgValue_436" to="tmp_23" fromId="436" toId="64">
</dataflow>
<dataflow id="496" from="tmp_23" to="zext_ln149_1" fromId="64" toId="65">
</dataflow>
<dataflow id="497" from="p_shl2" to="add_ln149_1" fromId="63" toId="66">
</dataflow>
<dataflow id="498" from="zext_ln149_1" to="add_ln149_1" fromId="65" toId="66">
</dataflow>
<dataflow id="499" from="add_ln149_1" to="or_ln149" fromId="66" toId="67">
</dataflow>
<dataflow id="500" from="StgValue_442" to="or_ln149" fromId="442" toId="67">
</dataflow>
<dataflow id="501" from="or_ln149" to="zext_ln149_3" fromId="67" toId="68">
</dataflow>
<dataflow id="502" from="word_buffer_m" to="word_buffer_m_addr_2" fromId="376" toId="69">
</dataflow>
<dataflow id="503" from="StgValue_446" to="word_buffer_m_addr_2" fromId="446" toId="69">
</dataflow>
<dataflow id="504" from="zext_ln149_3" to="word_buffer_m_addr_2" fromId="68" toId="69">
</dataflow>
<dataflow id="505" from="add_ln149_1" to="add_ln149_2" fromId="66" toId="70">
</dataflow>
<dataflow id="507" from="StgValue_506" to="add_ln149_2" fromId="506" toId="70">
</dataflow>
<dataflow id="508" from="add_ln149_2" to="zext_ln149_4" fromId="70" toId="71">
</dataflow>
<dataflow id="509" from="word_buffer_m" to="word_buffer_m_addr_3" fromId="376" toId="72">
</dataflow>
<dataflow id="510" from="StgValue_446" to="word_buffer_m_addr_3" fromId="446" toId="72">
</dataflow>
<dataflow id="511" from="zext_ln149_4" to="word_buffer_m_addr_3" fromId="71" toId="72">
</dataflow>
<dataflow id="512" from="word_buffer_m_addr_2" to="word_buffer_m_load" fromId="69" toId="73">
</dataflow>
<dataflow id="513" from="word_buffer_m_addr_3" to="word_buffer_m_load_1" fromId="72" toId="74">
</dataflow>
<dataflow id="514" from="ret_V" to="empty" fromId="53" toId="75">
</dataflow>
<dataflow id="515" from="empty" to="add_i_i191" fromId="75" toId="76">
</dataflow>
<dataflow id="516" from="StgValue_412" to="add_i_i191" fromId="412" toId="76">
</dataflow>
<dataflow id="517" from="add_i_i191" to="zext_ln156" fromId="76" toId="77">
</dataflow>
<dataflow id="518" from="zext_ln125_cast" to="add_ln156" fromId="25" toId="78">
</dataflow>
<dataflow id="519" from="zext_ln156" to="add_ln156" fromId="77" toId="78">
</dataflow>
<dataflow id="520" from="_ssdm_op_BitConcatenate.i8.i5.i3" to="p_shl" fromId="428" toId="79">
</dataflow>
<dataflow id="521" from="add_ln156" to="p_shl" fromId="78" toId="79">
</dataflow>
<dataflow id="522" from="StgValue_431" to="p_shl" fromId="431" toId="79">
</dataflow>
<dataflow id="523" from="_ssdm_op_BitConcatenate.i6.i5.i1" to="tmp_22" fromId="433" toId="80">
</dataflow>
<dataflow id="524" from="add_ln156" to="tmp_22" fromId="78" toId="80">
</dataflow>
<dataflow id="525" from="StgValue_436" to="tmp_22" fromId="436" toId="80">
</dataflow>
<dataflow id="526" from="tmp_22" to="zext_ln156_1" fromId="80" toId="81">
</dataflow>
<dataflow id="527" from="p_shl" to="add_ln156_1" fromId="79" toId="82">
</dataflow>
<dataflow id="528" from="zext_ln156_1" to="add_ln156_1" fromId="81" toId="82">
</dataflow>
<dataflow id="529" from="add_ln156_1" to="or_ln156" fromId="82" toId="83">
</dataflow>
<dataflow id="530" from="StgValue_442" to="or_ln156" fromId="442" toId="83">
</dataflow>
<dataflow id="531" from="or_ln156" to="zext_ln156_3" fromId="83" toId="84">
</dataflow>
<dataflow id="532" from="old_word_buffer_m" to="old_word_buffer_m_addr" fromId="383" toId="85">
</dataflow>
<dataflow id="533" from="StgValue_446" to="old_word_buffer_m_addr" fromId="446" toId="85">
</dataflow>
<dataflow id="534" from="zext_ln156_3" to="old_word_buffer_m_addr" fromId="84" toId="85">
</dataflow>
<dataflow id="535" from="add_ln156_1" to="add_ln156_2" fromId="82" toId="86">
</dataflow>
<dataflow id="536" from="StgValue_506" to="add_ln156_2" fromId="506" toId="86">
</dataflow>
<dataflow id="537" from="add_ln156_2" to="zext_ln156_4" fromId="86" toId="87">
</dataflow>
<dataflow id="538" from="old_word_buffer_m" to="old_word_buffer_m_addr_1" fromId="383" toId="88">
</dataflow>
<dataflow id="539" from="StgValue_446" to="old_word_buffer_m_addr_1" fromId="446" toId="88">
</dataflow>
<dataflow id="540" from="zext_ln156_4" to="old_word_buffer_m_addr_1" fromId="87" toId="88">
</dataflow>
<dataflow id="541" from="first_wrd_read" to="br_ln156" fromId="21" toId="89">
</dataflow>
<dataflow id="542" from="old_word_buffer_m_addr" to="old_word_buffer_m_load" fromId="85" toId="90">
</dataflow>
<dataflow id="543" from="old_word_buffer_m_addr_1" to="old_word_buffer_m_load_1" fromId="88" toId="91">
</dataflow>
<dataflow id="545" from="StgValue_544" to="store_ln156" fromId="544" toId="92">
</dataflow>
<dataflow id="546" from="line_buffer_m_0_addr_3" to="store_ln156" fromId="47" toId="92">
</dataflow>
<dataflow id="547" from="StgValue_544" to="store_ln156" fromId="544" toId="94">
</dataflow>
<dataflow id="548" from="line_buffer_m_0_addr_5" to="store_ln156" fromId="48" toId="94">
</dataflow>
<dataflow id="549" from="add_ln840" to="store_ln142" fromId="32" toId="96">
</dataflow>
<dataflow id="550" from="bank_V" to="store_ln142" fromId="20" toId="96">
</dataflow>
<dataflow id="551" from="add_ln165_1" to="add_ln165_2" fromId="40" toId="97">
</dataflow>
<dataflow id="552" from="StgValue_506" to="add_ln165_2" fromId="506" toId="97">
</dataflow>
<dataflow id="553" from="add_ln165_2" to="zext_ln165_4" fromId="97" toId="98">
</dataflow>
<dataflow id="554" from="word_buffer_m" to="word_buffer_m_addr_1" fromId="376" toId="99">
</dataflow>
<dataflow id="555" from="StgValue_446" to="word_buffer_m_addr_1" fromId="446" toId="99">
</dataflow>
<dataflow id="556" from="zext_ln165_4" to="word_buffer_m_addr_1" fromId="98" toId="99">
</dataflow>
<dataflow id="557" from="add_ln165_1" to="add_ln165_5" fromId="40" toId="100">
</dataflow>
<dataflow id="559" from="StgValue_558" to="add_ln165_5" fromId="558" toId="100">
</dataflow>
<dataflow id="560" from="add_ln165_5" to="zext_ln165_7" fromId="100" toId="101">
</dataflow>
<dataflow id="561" from="word_buffer_m" to="word_buffer_m_addr_13" fromId="376" toId="102">
</dataflow>
<dataflow id="562" from="StgValue_446" to="word_buffer_m_addr_13" fromId="446" toId="102">
</dataflow>
<dataflow id="563" from="zext_ln165_7" to="word_buffer_m_addr_13" fromId="101" toId="102">
</dataflow>
<dataflow id="564" from="add_ln165_1" to="add_ln165_7" fromId="40" toId="103">
</dataflow>
<dataflow id="566" from="StgValue_565" to="add_ln165_7" fromId="565" toId="103">
</dataflow>
<dataflow id="567" from="add_ln165_7" to="zext_ln165_9" fromId="103" toId="104">
</dataflow>
<dataflow id="568" from="word_buffer_m" to="word_buffer_m_addr_16" fromId="376" toId="105">
</dataflow>
<dataflow id="569" from="StgValue_446" to="word_buffer_m_addr_16" fromId="446" toId="105">
</dataflow>
<dataflow id="570" from="zext_ln165_9" to="word_buffer_m_addr_16" fromId="104" toId="105">
</dataflow>
<dataflow id="571" from="line_buffer_m_0" to="line_buffer_m_0_addr_4" fromId="377" toId="106">
</dataflow>
<dataflow id="572" from="StgValue_446" to="line_buffer_m_0_addr_4" fromId="446" toId="106">
</dataflow>
<dataflow id="573" from="zext_ln165_4" to="line_buffer_m_0_addr_4" fromId="98" toId="106">
</dataflow>
<dataflow id="574" from="line_buffer_m_0" to="line_buffer_m_0_addr_7" fromId="377" toId="107">
</dataflow>
<dataflow id="575" from="StgValue_446" to="line_buffer_m_0_addr_7" fromId="446" toId="107">
</dataflow>
<dataflow id="576" from="zext_ln165_7" to="line_buffer_m_0_addr_7" fromId="101" toId="107">
</dataflow>
<dataflow id="577" from="line_buffer_m_0" to="line_buffer_m_0_addr_9" fromId="377" toId="108">
</dataflow>
<dataflow id="578" from="StgValue_446" to="line_buffer_m_0_addr_9" fromId="446" toId="108">
</dataflow>
<dataflow id="579" from="zext_ln165_9" to="line_buffer_m_0_addr_9" fromId="104" toId="108">
</dataflow>
<dataflow id="580" from="line_buffer_m_1" to="line_buffer_m_1_addr_3" fromId="378" toId="109">
</dataflow>
<dataflow id="581" from="StgValue_446" to="line_buffer_m_1_addr_3" fromId="446" toId="109">
</dataflow>
<dataflow id="582" from="zext_ln165_4" to="line_buffer_m_1_addr_3" fromId="98" toId="109">
</dataflow>
<dataflow id="583" from="line_buffer_m_1" to="line_buffer_m_1_addr_6" fromId="378" toId="110">
</dataflow>
<dataflow id="584" from="StgValue_446" to="line_buffer_m_1_addr_6" fromId="446" toId="110">
</dataflow>
<dataflow id="585" from="zext_ln165_7" to="line_buffer_m_1_addr_6" fromId="101" toId="110">
</dataflow>
<dataflow id="586" from="line_buffer_m_1" to="line_buffer_m_1_addr_8" fromId="378" toId="111">
</dataflow>
<dataflow id="587" from="StgValue_446" to="line_buffer_m_1_addr_8" fromId="446" toId="111">
</dataflow>
<dataflow id="588" from="zext_ln165_9" to="line_buffer_m_1_addr_8" fromId="104" toId="111">
</dataflow>
<dataflow id="589" from="lb_addr" to="lb_load" fromId="55" toId="112">
</dataflow>
<dataflow id="590" from="rb_addr" to="rb_load" fromId="56" toId="113">
</dataflow>
<dataflow id="591" from="add_ln149_1" to="add_ln149_3" fromId="66" toId="114">
</dataflow>
<dataflow id="592" from="StgValue_450" to="add_ln149_3" fromId="450" toId="114">
</dataflow>
<dataflow id="593" from="add_ln149_3" to="zext_ln149_5" fromId="114" toId="115">
</dataflow>
<dataflow id="594" from="word_buffer_m" to="word_buffer_m_addr_4" fromId="376" toId="116">
</dataflow>
<dataflow id="595" from="StgValue_446" to="word_buffer_m_addr_4" fromId="446" toId="116">
</dataflow>
<dataflow id="596" from="zext_ln149_5" to="word_buffer_m_addr_4" fromId="115" toId="116">
</dataflow>
<dataflow id="597" from="add_ln149_1" to="add_ln149_4" fromId="66" toId="117">
</dataflow>
<dataflow id="599" from="StgValue_598" to="add_ln149_4" fromId="598" toId="117">
</dataflow>
<dataflow id="600" from="add_ln149_4" to="zext_ln149_6" fromId="117" toId="118">
</dataflow>
<dataflow id="601" from="word_buffer_m" to="word_buffer_m_addr_5" fromId="376" toId="119">
</dataflow>
<dataflow id="602" from="StgValue_446" to="word_buffer_m_addr_5" fromId="446" toId="119">
</dataflow>
<dataflow id="603" from="zext_ln149_6" to="word_buffer_m_addr_5" fromId="118" toId="119">
</dataflow>
<dataflow id="604" from="word_buffer_m_addr_2" to="word_buffer_m_load" fromId="69" toId="120">
</dataflow>
<dataflow id="605" from="word_buffer_m_load" to="store_ln149" fromId="120" toId="121">
</dataflow>
<dataflow id="606" from="line_buffer_m_0_addr_3" to="store_ln149" fromId="47" toId="121">
</dataflow>
<dataflow id="607" from="word_buffer_m_addr_3" to="word_buffer_m_load_1" fromId="72" toId="122">
</dataflow>
<dataflow id="608" from="word_buffer_m_load_1" to="store_ln149" fromId="122" toId="123">
</dataflow>
<dataflow id="609" from="line_buffer_m_0_addr_4" to="store_ln149" fromId="106" toId="123">
</dataflow>
<dataflow id="610" from="word_buffer_m_addr_4" to="word_buffer_m_load_2" fromId="116" toId="124">
</dataflow>
<dataflow id="611" from="word_buffer_m_addr_5" to="word_buffer_m_load_4" fromId="119" toId="125">
</dataflow>
<dataflow id="612" from="rb_load" to="br_ln152" fromId="113" toId="126">
</dataflow>
<dataflow id="613" from="add_ln156_1" to="add_ln156_3" fromId="82" toId="127">
</dataflow>
<dataflow id="614" from="StgValue_450" to="add_ln156_3" fromId="450" toId="127">
</dataflow>
<dataflow id="615" from="add_ln156_3" to="zext_ln156_5" fromId="127" toId="128">
</dataflow>
<dataflow id="616" from="old_word_buffer_m" to="old_word_buffer_m_addr_2" fromId="383" toId="129">
</dataflow>
<dataflow id="617" from="StgValue_446" to="old_word_buffer_m_addr_2" fromId="446" toId="129">
</dataflow>
<dataflow id="618" from="zext_ln156_5" to="old_word_buffer_m_addr_2" fromId="128" toId="129">
</dataflow>
<dataflow id="619" from="add_ln156_1" to="add_ln156_4" fromId="82" toId="130">
</dataflow>
<dataflow id="620" from="StgValue_598" to="add_ln156_4" fromId="598" toId="130">
</dataflow>
<dataflow id="621" from="add_ln156_4" to="zext_ln156_6" fromId="130" toId="131">
</dataflow>
<dataflow id="622" from="old_word_buffer_m" to="old_word_buffer_m_addr_3" fromId="383" toId="132">
</dataflow>
<dataflow id="623" from="StgValue_446" to="old_word_buffer_m_addr_3" fromId="446" toId="132">
</dataflow>
<dataflow id="624" from="zext_ln156_6" to="old_word_buffer_m_addr_3" fromId="131" toId="132">
</dataflow>
<dataflow id="625" from="old_word_buffer_m_addr" to="old_word_buffer_m_load" fromId="85" toId="133">
</dataflow>
<dataflow id="626" from="old_word_buffer_m_load" to="store_ln156" fromId="133" toId="134">
</dataflow>
<dataflow id="627" from="line_buffer_m_0_addr_3" to="store_ln156" fromId="47" toId="134">
</dataflow>
<dataflow id="628" from="old_word_buffer_m_addr_1" to="old_word_buffer_m_load_1" fromId="88" toId="135">
</dataflow>
<dataflow id="629" from="old_word_buffer_m_addr_2" to="old_word_buffer_m_load_2" fromId="129" toId="137">
</dataflow>
<dataflow id="630" from="old_word_buffer_m_addr_3" to="old_word_buffer_m_load_4" fromId="132" toId="138">
</dataflow>
<dataflow id="631" from="StgValue_544" to="store_ln156" fromId="544" toId="139">
</dataflow>
<dataflow id="632" from="line_buffer_m_0_addr_7" to="store_ln156" fromId="107" toId="139">
</dataflow>
<dataflow id="633" from="StgValue_544" to="store_ln156" fromId="544" toId="141">
</dataflow>
<dataflow id="634" from="line_buffer_m_0_addr_9" to="store_ln156" fromId="108" toId="141">
</dataflow>
<dataflow id="635" from="add_ln165_1" to="add_ln165_4" fromId="40" toId="143">
</dataflow>
<dataflow id="636" from="StgValue_598" to="add_ln165_4" fromId="598" toId="143">
</dataflow>
<dataflow id="637" from="add_ln165_4" to="zext_ln165_6" fromId="143" toId="144">
</dataflow>
<dataflow id="638" from="word_buffer_m" to="word_buffer_m_addr_11" fromId="376" toId="145">
</dataflow>
<dataflow id="639" from="StgValue_446" to="word_buffer_m_addr_11" fromId="446" toId="145">
</dataflow>
<dataflow id="640" from="zext_ln165_6" to="word_buffer_m_addr_11" fromId="144" toId="145">
</dataflow>
<dataflow id="641" from="line_buffer_m_0" to="line_buffer_m_0_addr_6" fromId="377" toId="146">
</dataflow>
<dataflow id="642" from="StgValue_446" to="line_buffer_m_0_addr_6" fromId="446" toId="146">
</dataflow>
<dataflow id="643" from="zext_ln165_6" to="line_buffer_m_0_addr_6" fromId="144" toId="146">
</dataflow>
<dataflow id="644" from="line_buffer_m_1" to="line_buffer_m_1_addr_5" fromId="378" toId="147">
</dataflow>
<dataflow id="645" from="StgValue_446" to="line_buffer_m_1_addr_5" fromId="446" toId="147">
</dataflow>
<dataflow id="646" from="zext_ln165_6" to="line_buffer_m_1_addr_5" fromId="144" toId="147">
</dataflow>
<dataflow id="647" from="add_ln149_1" to="add_ln149_5" fromId="66" toId="148">
</dataflow>
<dataflow id="648" from="StgValue_558" to="add_ln149_5" fromId="558" toId="148">
</dataflow>
<dataflow id="649" from="add_ln149_5" to="zext_ln149_7" fromId="148" toId="149">
</dataflow>
<dataflow id="650" from="word_buffer_m" to="word_buffer_m_addr_6" fromId="376" toId="150">
</dataflow>
<dataflow id="651" from="StgValue_446" to="word_buffer_m_addr_6" fromId="446" toId="150">
</dataflow>
<dataflow id="652" from="zext_ln149_7" to="word_buffer_m_addr_6" fromId="149" toId="150">
</dataflow>
<dataflow id="653" from="add_ln149_1" to="add_ln149_6" fromId="66" toId="151">
</dataflow>
<dataflow id="655" from="StgValue_654" to="add_ln149_6" fromId="654" toId="151">
</dataflow>
<dataflow id="656" from="add_ln149_6" to="zext_ln149_8" fromId="151" toId="152">
</dataflow>
<dataflow id="657" from="word_buffer_m" to="word_buffer_m_addr_7" fromId="376" toId="153">
</dataflow>
<dataflow id="658" from="StgValue_446" to="word_buffer_m_addr_7" fromId="446" toId="153">
</dataflow>
<dataflow id="659" from="zext_ln149_8" to="word_buffer_m_addr_7" fromId="152" toId="153">
</dataflow>
<dataflow id="660" from="word_buffer_m_addr_4" to="word_buffer_m_load_2" fromId="116" toId="154">
</dataflow>
<dataflow id="661" from="word_buffer_m_load_2" to="store_ln149" fromId="154" toId="155">
</dataflow>
<dataflow id="662" from="line_buffer_m_0_addr_5" to="store_ln149" fromId="48" toId="155">
</dataflow>
<dataflow id="663" from="word_buffer_m_addr_5" to="word_buffer_m_load_4" fromId="119" toId="156">
</dataflow>
<dataflow id="664" from="word_buffer_m_load_4" to="store_ln149" fromId="156" toId="157">
</dataflow>
<dataflow id="665" from="line_buffer_m_0_addr_6" to="store_ln149" fromId="146" toId="157">
</dataflow>
<dataflow id="666" from="word_buffer_m_addr_6" to="word_buffer_m_load_6" fromId="150" toId="158">
</dataflow>
<dataflow id="667" from="word_buffer_m_addr_7" to="word_buffer_m_load_9" fromId="153" toId="159">
</dataflow>
<dataflow id="668" from="add_ln156_1" to="add_ln156_5" fromId="82" toId="160">
</dataflow>
<dataflow id="669" from="StgValue_558" to="add_ln156_5" fromId="558" toId="160">
</dataflow>
<dataflow id="670" from="add_ln156_5" to="zext_ln156_7" fromId="160" toId="161">
</dataflow>
<dataflow id="671" from="old_word_buffer_m" to="old_word_buffer_m_addr_4" fromId="383" toId="162">
</dataflow>
<dataflow id="672" from="StgValue_446" to="old_word_buffer_m_addr_4" fromId="446" toId="162">
</dataflow>
<dataflow id="673" from="zext_ln156_7" to="old_word_buffer_m_addr_4" fromId="161" toId="162">
</dataflow>
<dataflow id="674" from="add_ln156_1" to="add_ln156_6" fromId="82" toId="163">
</dataflow>
<dataflow id="675" from="StgValue_654" to="add_ln156_6" fromId="654" toId="163">
</dataflow>
<dataflow id="676" from="add_ln156_6" to="zext_ln156_8" fromId="163" toId="164">
</dataflow>
<dataflow id="677" from="old_word_buffer_m" to="old_word_buffer_m_addr_5" fromId="383" toId="165">
</dataflow>
<dataflow id="678" from="StgValue_446" to="old_word_buffer_m_addr_5" fromId="446" toId="165">
</dataflow>
<dataflow id="679" from="zext_ln156_8" to="old_word_buffer_m_addr_5" fromId="164" toId="165">
</dataflow>
<dataflow id="680" from="old_word_buffer_m_load_1" to="ref_tmp152_0_1" fromId="135" toId="166">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="681" from="br_ln156" to="ref_tmp152_0_1" fromId="136" toId="166">
</dataflow>
<dataflow id="682" from="StgValue_544" to="ref_tmp152_0_1" fromId="544" toId="166">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="683" from="br_ln0" to="ref_tmp152_0_1" fromId="93" toId="166">
</dataflow>
<dataflow id="684" from="ref_tmp152_0_1" to="store_ln156" fromId="166" toId="167">
</dataflow>
<dataflow id="685" from="line_buffer_m_0_addr_4" to="store_ln156" fromId="106" toId="167">
</dataflow>
<dataflow id="686" from="first_wrd_read" to="br_ln156" fromId="21" toId="168">
</dataflow>
<dataflow id="687" from="old_word_buffer_m_addr_2" to="old_word_buffer_m_load_2" fromId="129" toId="169">
</dataflow>
<dataflow id="688" from="old_word_buffer_m_load_2" to="store_ln156" fromId="169" toId="170">
</dataflow>
<dataflow id="689" from="line_buffer_m_0_addr_5" to="store_ln156" fromId="48" toId="170">
</dataflow>
<dataflow id="690" from="old_word_buffer_m_addr_3" to="old_word_buffer_m_load_4" fromId="132" toId="171">
</dataflow>
<dataflow id="691" from="old_word_buffer_m_addr_4" to="old_word_buffer_m_load_6" fromId="162" toId="173">
</dataflow>
<dataflow id="692" from="old_word_buffer_m_addr_5" to="old_word_buffer_m_load_7" fromId="165" toId="174">
</dataflow>
<dataflow id="693" from="add_ln165_1" to="add_ln165_6" fromId="40" toId="175">
</dataflow>
<dataflow id="694" from="StgValue_654" to="add_ln165_6" fromId="654" toId="175">
</dataflow>
<dataflow id="695" from="add_ln165_6" to="zext_ln165_8" fromId="175" toId="176">
</dataflow>
<dataflow id="696" from="word_buffer_m" to="word_buffer_m_addr_14" fromId="376" toId="177">
</dataflow>
<dataflow id="697" from="StgValue_446" to="word_buffer_m_addr_14" fromId="446" toId="177">
</dataflow>
<dataflow id="698" from="zext_ln165_8" to="word_buffer_m_addr_14" fromId="176" toId="177">
</dataflow>
<dataflow id="699" from="line_buffer_m_0" to="line_buffer_m_0_addr_8" fromId="377" toId="178">
</dataflow>
<dataflow id="700" from="StgValue_446" to="line_buffer_m_0_addr_8" fromId="446" toId="178">
</dataflow>
<dataflow id="701" from="zext_ln165_8" to="line_buffer_m_0_addr_8" fromId="176" toId="178">
</dataflow>
<dataflow id="702" from="line_buffer_m_1" to="line_buffer_m_1_addr_7" fromId="378" toId="179">
</dataflow>
<dataflow id="703" from="StgValue_446" to="line_buffer_m_1_addr_7" fromId="446" toId="179">
</dataflow>
<dataflow id="704" from="zext_ln165_8" to="line_buffer_m_1_addr_7" fromId="176" toId="179">
</dataflow>
<dataflow id="705" from="add_ln149_1" to="add_ln149_7" fromId="66" toId="180">
</dataflow>
<dataflow id="706" from="StgValue_565" to="add_ln149_7" fromId="565" toId="180">
</dataflow>
<dataflow id="707" from="add_ln149_7" to="zext_ln149_9" fromId="180" toId="181">
</dataflow>
<dataflow id="708" from="word_buffer_m" to="word_buffer_m_addr_8" fromId="376" toId="182">
</dataflow>
<dataflow id="709" from="StgValue_446" to="word_buffer_m_addr_8" fromId="446" toId="182">
</dataflow>
<dataflow id="710" from="zext_ln149_9" to="word_buffer_m_addr_8" fromId="181" toId="182">
</dataflow>
<dataflow id="711" from="add_ln149_1" to="add_ln149_8" fromId="66" toId="183">
</dataflow>
<dataflow id="713" from="StgValue_712" to="add_ln149_8" fromId="712" toId="183">
</dataflow>
<dataflow id="714" from="add_ln149_8" to="zext_ln149_10" fromId="183" toId="184">
</dataflow>
<dataflow id="715" from="word_buffer_m" to="word_buffer_m_addr_9" fromId="376" toId="185">
</dataflow>
<dataflow id="716" from="StgValue_446" to="word_buffer_m_addr_9" fromId="446" toId="185">
</dataflow>
<dataflow id="717" from="zext_ln149_10" to="word_buffer_m_addr_9" fromId="184" toId="185">
</dataflow>
<dataflow id="718" from="word_buffer_m_addr_6" to="word_buffer_m_load_6" fromId="150" toId="186">
</dataflow>
<dataflow id="719" from="word_buffer_m_load_6" to="store_ln149" fromId="186" toId="187">
</dataflow>
<dataflow id="720" from="line_buffer_m_0_addr_7" to="store_ln149" fromId="107" toId="187">
</dataflow>
<dataflow id="721" from="word_buffer_m_addr_7" to="word_buffer_m_load_9" fromId="153" toId="188">
</dataflow>
<dataflow id="722" from="word_buffer_m_load_9" to="store_ln149" fromId="188" toId="189">
</dataflow>
<dataflow id="723" from="line_buffer_m_0_addr_8" to="store_ln149" fromId="178" toId="189">
</dataflow>
<dataflow id="724" from="word_buffer_m_addr_8" to="word_buffer_m_load_10" fromId="182" toId="190">
</dataflow>
<dataflow id="725" from="word_buffer_m_addr_9" to="word_buffer_m_load_11" fromId="185" toId="191">
</dataflow>
<dataflow id="726" from="add_ln156_1" to="add_ln156_7" fromId="82" toId="192">
</dataflow>
<dataflow id="727" from="StgValue_565" to="add_ln156_7" fromId="565" toId="192">
</dataflow>
<dataflow id="728" from="add_ln156_7" to="zext_ln156_9" fromId="192" toId="193">
</dataflow>
<dataflow id="729" from="old_word_buffer_m" to="old_word_buffer_m_addr_6" fromId="383" toId="194">
</dataflow>
<dataflow id="730" from="StgValue_446" to="old_word_buffer_m_addr_6" fromId="446" toId="194">
</dataflow>
<dataflow id="731" from="zext_ln156_9" to="old_word_buffer_m_addr_6" fromId="193" toId="194">
</dataflow>
<dataflow id="732" from="add_ln156_1" to="add_ln156_8" fromId="82" toId="195">
</dataflow>
<dataflow id="733" from="StgValue_712" to="add_ln156_8" fromId="712" toId="195">
</dataflow>
<dataflow id="734" from="add_ln156_8" to="zext_ln156_10" fromId="195" toId="196">
</dataflow>
<dataflow id="735" from="old_word_buffer_m" to="old_word_buffer_m_addr_7" fromId="383" toId="197">
</dataflow>
<dataflow id="736" from="StgValue_446" to="old_word_buffer_m_addr_7" fromId="446" toId="197">
</dataflow>
<dataflow id="737" from="zext_ln156_10" to="old_word_buffer_m_addr_7" fromId="196" toId="197">
</dataflow>
<dataflow id="738" from="old_word_buffer_m_load_4" to="ref_tmp152_0_3" fromId="171" toId="198">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="739" from="br_ln156" to="ref_tmp152_0_3" fromId="172" toId="198">
</dataflow>
<dataflow id="740" from="StgValue_544" to="ref_tmp152_0_3" fromId="544" toId="198">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="741" from="br_ln0" to="ref_tmp152_0_3" fromId="95" toId="198">
</dataflow>
<dataflow id="742" from="ref_tmp152_0_3" to="store_ln156" fromId="198" toId="199">
</dataflow>
<dataflow id="743" from="line_buffer_m_0_addr_6" to="store_ln156" fromId="146" toId="199">
</dataflow>
<dataflow id="744" from="first_wrd_read" to="br_ln156" fromId="21" toId="200">
</dataflow>
<dataflow id="745" from="old_word_buffer_m_addr_4" to="old_word_buffer_m_load_6" fromId="162" toId="201">
</dataflow>
<dataflow id="746" from="old_word_buffer_m_load_6" to="store_ln156" fromId="201" toId="202">
</dataflow>
<dataflow id="747" from="line_buffer_m_0_addr_7" to="store_ln156" fromId="107" toId="202">
</dataflow>
<dataflow id="748" from="old_word_buffer_m_addr_5" to="old_word_buffer_m_load_7" fromId="165" toId="203">
</dataflow>
<dataflow id="749" from="old_word_buffer_m_addr_6" to="old_word_buffer_m_load_8" fromId="194" toId="205">
</dataflow>
<dataflow id="750" from="old_word_buffer_m_addr_7" to="old_word_buffer_m_load_9" fromId="197" toId="206">
</dataflow>
<dataflow id="751" from="add_ln165_1" to="add_ln165_8" fromId="40" toId="207">
</dataflow>
<dataflow id="752" from="StgValue_712" to="add_ln165_8" fromId="712" toId="207">
</dataflow>
<dataflow id="753" from="add_ln165_8" to="zext_ln165_10" fromId="207" toId="208">
</dataflow>
<dataflow id="754" from="word_buffer_m" to="word_buffer_m_addr_17" fromId="376" toId="209">
</dataflow>
<dataflow id="755" from="StgValue_446" to="word_buffer_m_addr_17" fromId="446" toId="209">
</dataflow>
<dataflow id="756" from="zext_ln165_10" to="word_buffer_m_addr_17" fromId="208" toId="209">
</dataflow>
<dataflow id="757" from="line_buffer_m_0" to="line_buffer_m_0_addr_10" fromId="377" toId="210">
</dataflow>
<dataflow id="758" from="StgValue_446" to="line_buffer_m_0_addr_10" fromId="446" toId="210">
</dataflow>
<dataflow id="759" from="zext_ln165_10" to="line_buffer_m_0_addr_10" fromId="208" toId="210">
</dataflow>
<dataflow id="760" from="line_buffer_m_1" to="line_buffer_m_1_addr_9" fromId="378" toId="211">
</dataflow>
<dataflow id="761" from="StgValue_446" to="line_buffer_m_1_addr_9" fromId="446" toId="211">
</dataflow>
<dataflow id="762" from="zext_ln165_10" to="line_buffer_m_1_addr_9" fromId="208" toId="211">
</dataflow>
<dataflow id="763" from="add_ln149_1" to="zext_ln149_2" fromId="66" toId="212">
</dataflow>
<dataflow id="764" from="word_buffer_m" to="word_buffer_m_addr_12" fromId="376" toId="213">
</dataflow>
<dataflow id="765" from="StgValue_446" to="word_buffer_m_addr_12" fromId="446" toId="213">
</dataflow>
<dataflow id="766" from="zext_ln149_2" to="word_buffer_m_addr_12" fromId="212" toId="213">
</dataflow>
<dataflow id="767" from="word_buffer_m_addr_8" to="word_buffer_m_load_10" fromId="182" toId="214">
</dataflow>
<dataflow id="768" from="word_buffer_m_load_10" to="store_ln149" fromId="214" toId="215">
</dataflow>
<dataflow id="769" from="line_buffer_m_0_addr_9" to="store_ln149" fromId="108" toId="215">
</dataflow>
<dataflow id="770" from="word_buffer_m_addr_9" to="word_buffer_m_load_11" fromId="185" toId="216">
</dataflow>
<dataflow id="771" from="word_buffer_m_load_11" to="store_ln149" fromId="216" toId="217">
</dataflow>
<dataflow id="772" from="line_buffer_m_0_addr_10" to="store_ln149" fromId="210" toId="217">
</dataflow>
<dataflow id="773" from="word_buffer_m_addr_12" to="word_buffer_m_load_3" fromId="213" toId="218">
</dataflow>
<dataflow id="774" from="add_ln156_1" to="zext_ln156_2" fromId="82" toId="219">
</dataflow>
<dataflow id="775" from="old_word_buffer_m" to="old_word_buffer_m_addr_8" fromId="383" toId="220">
</dataflow>
<dataflow id="776" from="StgValue_446" to="old_word_buffer_m_addr_8" fromId="446" toId="220">
</dataflow>
<dataflow id="777" from="zext_ln156_2" to="old_word_buffer_m_addr_8" fromId="219" toId="220">
</dataflow>
<dataflow id="778" from="add_ln156_1" to="add_ln159" fromId="82" toId="221">
</dataflow>
<dataflow id="780" from="StgValue_779" to="add_ln159" fromId="779" toId="221">
</dataflow>
<dataflow id="781" from="add_ln159" to="zext_ln159" fromId="221" toId="222">
</dataflow>
<dataflow id="782" from="old_word_buffer_m" to="old_word_buffer_m_addr_9" fromId="383" toId="223">
</dataflow>
<dataflow id="783" from="StgValue_446" to="old_word_buffer_m_addr_9" fromId="446" toId="223">
</dataflow>
<dataflow id="784" from="zext_ln159" to="old_word_buffer_m_addr_9" fromId="222" toId="223">
</dataflow>
<dataflow id="785" from="old_word_buffer_m_load_7" to="ref_tmp152_0_5" fromId="203" toId="224">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="786" from="br_ln156" to="ref_tmp152_0_5" fromId="204" toId="224">
</dataflow>
<dataflow id="787" from="StgValue_544" to="ref_tmp152_0_5" fromId="544" toId="224">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="788" from="br_ln0" to="ref_tmp152_0_5" fromId="140" toId="224">
</dataflow>
<dataflow id="789" from="ref_tmp152_0_5" to="store_ln156" fromId="224" toId="225">
</dataflow>
<dataflow id="790" from="line_buffer_m_0_addr_8" to="store_ln156" fromId="178" toId="225">
</dataflow>
<dataflow id="791" from="first_wrd_read" to="br_ln156" fromId="21" toId="226">
</dataflow>
<dataflow id="792" from="old_word_buffer_m_addr_6" to="old_word_buffer_m_load_8" fromId="194" toId="227">
</dataflow>
<dataflow id="793" from="old_word_buffer_m_load_8" to="store_ln156" fromId="227" toId="228">
</dataflow>
<dataflow id="794" from="line_buffer_m_0_addr_9" to="store_ln156" fromId="108" toId="228">
</dataflow>
<dataflow id="795" from="old_word_buffer_m_addr_7" to="old_word_buffer_m_load_9" fromId="197" toId="229">
</dataflow>
<dataflow id="796" from="old_word_buffer_m_addr_8" to="old_word_buffer_m_load_3" fromId="220" toId="231">
</dataflow>
<dataflow id="797" from="rb_load" to="or_ln159" fromId="113" toId="232">
</dataflow>
<dataflow id="798" from="first_wrd_read" to="or_ln159" fromId="21" toId="232">
</dataflow>
<dataflow id="799" from="or_ln159" to="br_ln159" fromId="232" toId="233">
</dataflow>
<dataflow id="800" from="old_word_buffer_m_addr_9" to="old_word_buffer_m_load_5" fromId="223" toId="234">
</dataflow>
<dataflow id="801" from="word_buffer_m_addr" to="word_buffer_m_load_12" fromId="43" toId="235">
</dataflow>
<dataflow id="802" from="add_ln165_1" to="zext_ln165_2" fromId="40" toId="236">
</dataflow>
<dataflow id="803" from="word_buffer_m" to="word_buffer_m_addr_18" fromId="376" toId="237">
</dataflow>
<dataflow id="804" from="StgValue_446" to="word_buffer_m_addr_18" fromId="446" toId="237">
</dataflow>
<dataflow id="805" from="zext_ln165_2" to="word_buffer_m_addr_18" fromId="236" toId="237">
</dataflow>
<dataflow id="806" from="line_buffer_m_0" to="line_buffer_m_0_addr" fromId="377" toId="238">
</dataflow>
<dataflow id="807" from="StgValue_446" to="line_buffer_m_0_addr" fromId="446" toId="238">
</dataflow>
<dataflow id="808" from="zext_ln165_2" to="line_buffer_m_0_addr" fromId="236" toId="238">
</dataflow>
<dataflow id="809" from="line_buffer_m_1" to="line_buffer_m_1_addr_10" fromId="378" toId="239">
</dataflow>
<dataflow id="810" from="StgValue_446" to="line_buffer_m_1_addr_10" fromId="446" toId="239">
</dataflow>
<dataflow id="811" from="zext_ln165_2" to="line_buffer_m_1_addr_10" fromId="236" toId="239">
</dataflow>
<dataflow id="812" from="add_ln149_1" to="add_ln152" fromId="66" toId="240">
</dataflow>
<dataflow id="813" from="StgValue_779" to="add_ln152" fromId="779" toId="240">
</dataflow>
<dataflow id="814" from="add_ln152" to="zext_ln152" fromId="240" toId="241">
</dataflow>
<dataflow id="815" from="word_buffer_m" to="word_buffer_m_addr_15" fromId="376" toId="242">
</dataflow>
<dataflow id="816" from="StgValue_446" to="word_buffer_m_addr_15" fromId="446" toId="242">
</dataflow>
<dataflow id="817" from="zext_ln152" to="word_buffer_m_addr_15" fromId="241" toId="242">
</dataflow>
<dataflow id="818" from="word_buffer_m_addr_12" to="word_buffer_m_load_3" fromId="213" toId="243">
</dataflow>
<dataflow id="819" from="lb_load" to="select_ln168" fromId="112" toId="244">
</dataflow>
<dataflow id="820" from="StgValue_544" to="select_ln168" fromId="544" toId="244">
</dataflow>
<dataflow id="821" from="word_buffer_m_load_3" to="select_ln168" fromId="243" toId="244">
</dataflow>
<dataflow id="822" from="select_ln168" to="store_ln151" fromId="244" toId="245">
</dataflow>
<dataflow id="823" from="line_buffer_m_0_addr" to="store_ln151" fromId="238" toId="245">
</dataflow>
<dataflow id="824" from="old_word_buffer_m_load_9" to="ref_tmp152_0_7" fromId="229" toId="246">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="825" from="br_ln156" to="ref_tmp152_0_7" fromId="230" toId="246">
</dataflow>
<dataflow id="826" from="StgValue_544" to="ref_tmp152_0_7" fromId="544" toId="246">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="827" from="br_ln0" to="ref_tmp152_0_7" fromId="142" toId="246">
</dataflow>
<dataflow id="828" from="ref_tmp152_0_7" to="store_ln156" fromId="246" toId="247">
</dataflow>
<dataflow id="829" from="line_buffer_m_0_addr_10" to="store_ln156" fromId="210" toId="247">
</dataflow>
<dataflow id="830" from="lb_load" to="or_ln158" fromId="112" toId="248">
</dataflow>
<dataflow id="831" from="first_wrd_read" to="or_ln158" fromId="21" toId="248">
</dataflow>
<dataflow id="832" from="old_word_buffer_m_addr_8" to="old_word_buffer_m_load_3" fromId="220" toId="249">
</dataflow>
<dataflow id="833" from="or_ln158" to="select_ln158" fromId="248" toId="250">
</dataflow>
<dataflow id="834" from="StgValue_544" to="select_ln158" fromId="544" toId="250">
</dataflow>
<dataflow id="835" from="old_word_buffer_m_load_3" to="select_ln158" fromId="249" toId="250">
</dataflow>
<dataflow id="836" from="select_ln158" to="store_ln158" fromId="250" toId="251">
</dataflow>
<dataflow id="837" from="line_buffer_m_0_addr" to="store_ln158" fromId="238" toId="251">
</dataflow>
<dataflow id="838" from="old_word_buffer_m_addr_9" to="old_word_buffer_m_load_5" fromId="223" toId="252">
</dataflow>
<dataflow id="839" from="word_buffer_m_addr" to="word_buffer_m_load_12" fromId="43" toId="254">
</dataflow>
<dataflow id="840" from="word_buffer_m_load_12" to="store_ln165" fromId="254" toId="255">
</dataflow>
<dataflow id="841" from="line_buffer_m_1_addr" to="store_ln165" fromId="49" toId="255">
</dataflow>
<dataflow id="842" from="word_buffer_m_addr_1" to="word_buffer_m_load_13" fromId="99" toId="256">
</dataflow>
<dataflow id="843" from="word_buffer_m_addr_10" to="word_buffer_m_load_14" fromId="46" toId="257">
</dataflow>
<dataflow id="844" from="word_buffer_m_addr_1" to="word_buffer_m_load_13" fromId="99" toId="258">
</dataflow>
<dataflow id="845" from="word_buffer_m_load_13" to="store_ln165" fromId="258" toId="259">
</dataflow>
<dataflow id="846" from="line_buffer_m_1_addr_3" to="store_ln165" fromId="109" toId="259">
</dataflow>
<dataflow id="847" from="word_buffer_m_addr_10" to="word_buffer_m_load_14" fromId="46" toId="260">
</dataflow>
<dataflow id="848" from="word_buffer_m_load_14" to="store_ln165" fromId="260" toId="261">
</dataflow>
<dataflow id="849" from="line_buffer_m_1_addr_4" to="store_ln165" fromId="50" toId="261">
</dataflow>
<dataflow id="850" from="word_buffer_m_addr_11" to="word_buffer_m_load_15" fromId="145" toId="262">
</dataflow>
<dataflow id="851" from="word_buffer_m_addr_13" to="word_buffer_m_load_16" fromId="102" toId="263">
</dataflow>
<dataflow id="852" from="word_buffer_m_addr_11" to="word_buffer_m_load_15" fromId="145" toId="264">
</dataflow>
<dataflow id="853" from="word_buffer_m_load_15" to="store_ln165" fromId="264" toId="265">
</dataflow>
<dataflow id="854" from="line_buffer_m_1_addr_5" to="store_ln165" fromId="147" toId="265">
</dataflow>
<dataflow id="855" from="word_buffer_m_addr_13" to="word_buffer_m_load_16" fromId="102" toId="266">
</dataflow>
<dataflow id="856" from="word_buffer_m_load_16" to="store_ln165" fromId="266" toId="267">
</dataflow>
<dataflow id="857" from="line_buffer_m_1_addr_6" to="store_ln165" fromId="110" toId="267">
</dataflow>
<dataflow id="858" from="word_buffer_m_addr_14" to="word_buffer_m_load_17" fromId="177" toId="268">
</dataflow>
<dataflow id="859" from="word_buffer_m_addr_16" to="word_buffer_m_load_18" fromId="105" toId="269">
</dataflow>
<dataflow id="860" from="word_buffer_m_addr_14" to="word_buffer_m_load_17" fromId="177" toId="270">
</dataflow>
<dataflow id="861" from="word_buffer_m_load_17" to="store_ln165" fromId="270" toId="271">
</dataflow>
<dataflow id="862" from="line_buffer_m_1_addr_7" to="store_ln165" fromId="179" toId="271">
</dataflow>
<dataflow id="863" from="word_buffer_m_addr_16" to="word_buffer_m_load_18" fromId="105" toId="272">
</dataflow>
<dataflow id="864" from="word_buffer_m_load_18" to="store_ln165" fromId="272" toId="273">
</dataflow>
<dataflow id="865" from="line_buffer_m_1_addr_8" to="store_ln165" fromId="111" toId="273">
</dataflow>
<dataflow id="866" from="word_buffer_m_addr_17" to="word_buffer_m_load_19" fromId="209" toId="274">
</dataflow>
<dataflow id="867" from="word_buffer_m_addr_18" to="word_buffer_m_load_7" fromId="237" toId="275">
</dataflow>
<dataflow id="868" from="add_ln165_1" to="add_ln169" fromId="40" toId="276">
</dataflow>
<dataflow id="869" from="StgValue_779" to="add_ln169" fromId="779" toId="276">
</dataflow>
<dataflow id="870" from="add_ln169" to="zext_ln169" fromId="276" toId="277">
</dataflow>
<dataflow id="871" from="word_buffer_m" to="word_buffer_m_addr_19" fromId="376" toId="278">
</dataflow>
<dataflow id="872" from="StgValue_446" to="word_buffer_m_addr_19" fromId="446" toId="278">
</dataflow>
<dataflow id="873" from="zext_ln169" to="word_buffer_m_addr_19" fromId="277" toId="278">
</dataflow>
<dataflow id="874" from="line_buffer_m_0" to="line_buffer_m_0_addr_1" fromId="377" toId="279">
</dataflow>
<dataflow id="875" from="StgValue_446" to="line_buffer_m_0_addr_1" fromId="446" toId="279">
</dataflow>
<dataflow id="876" from="zext_ln169" to="line_buffer_m_0_addr_1" fromId="277" toId="279">
</dataflow>
<dataflow id="877" from="line_buffer_m_1" to="line_buffer_m_1_addr_11" fromId="378" toId="280">
</dataflow>
<dataflow id="878" from="StgValue_446" to="line_buffer_m_1_addr_11" fromId="446" toId="280">
</dataflow>
<dataflow id="879" from="zext_ln169" to="line_buffer_m_1_addr_11" fromId="277" toId="280">
</dataflow>
<dataflow id="881" from="_ssdm_op_SpecLoopName" to="specloopname_ln142" fromId="880" toId="281">
</dataflow>
<dataflow id="883" from="empty_2" to="specloopname_ln142" fromId="882" toId="281">
</dataflow>
<dataflow id="884" from="word_buffer_m_addr_15" to="word_buffer_m_load_5" fromId="242" toId="282">
</dataflow>
<dataflow id="885" from="word_buffer_m_addr_17" to="word_buffer_m_load_19" fromId="209" toId="283">
</dataflow>
<dataflow id="886" from="word_buffer_m_load_19" to="store_ln165" fromId="283" toId="284">
</dataflow>
<dataflow id="887" from="line_buffer_m_1_addr_9" to="store_ln165" fromId="211" toId="284">
</dataflow>
<dataflow id="888" from="word_buffer_m_addr_18" to="word_buffer_m_load_7" fromId="237" toId="285">
</dataflow>
<dataflow id="889" from="lb_load" to="select_ln168_1" fromId="112" toId="286">
</dataflow>
<dataflow id="890" from="StgValue_544" to="select_ln168_1" fromId="544" toId="286">
</dataflow>
<dataflow id="891" from="word_buffer_m_load_7" to="select_ln168_1" fromId="285" toId="286">
</dataflow>
<dataflow id="892" from="select_ln168_1" to="store_ln168" fromId="286" toId="287">
</dataflow>
<dataflow id="893" from="line_buffer_m_1_addr_10" to="store_ln168" fromId="239" toId="287">
</dataflow>
<dataflow id="894" from="word_buffer_m_addr_19" to="word_buffer_m_load_8" fromId="278" toId="288">
</dataflow>
<dataflow id="895" from="word_buffer_m_addr_15" to="word_buffer_m_load_5" fromId="242" toId="289">
</dataflow>
<dataflow id="896" from="word_buffer_m_addr_19" to="word_buffer_m_load_8" fromId="278" toId="291">
</dataflow>
<dataflow id="897" from="rb_load" to="select_ln169" fromId="113" toId="292">
</dataflow>
<dataflow id="898" from="StgValue_544" to="select_ln169" fromId="544" toId="292">
</dataflow>
<dataflow id="899" from="word_buffer_m_load_8" to="select_ln169" fromId="291" toId="292">
</dataflow>
<dataflow id="900" from="select_ln169" to="store_ln169" fromId="292" toId="293">
</dataflow>
<dataflow id="901" from="line_buffer_m_1_addr_11" to="store_ln169" fromId="280" toId="293">
</dataflow>
<dataflow id="902" from="word_buffer_m_load_5" to="storemerge" fromId="289" toId="294">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="rb_load" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="903" from="br_ln152" to="storemerge" fromId="290" toId="294">
</dataflow>
<dataflow id="904" from="old_word_buffer_m_load_5" to="storemerge" fromId="252" toId="294">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="or_ln159" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="905" from="br_ln159" to="storemerge" fromId="253" toId="294">
</dataflow>
<dataflow id="906" from="StgValue_544" to="storemerge" fromId="544" toId="294">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="rb_load" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="907" from="br_ln152" to="storemerge" fromId="126" toId="294">
</dataflow>
<dataflow id="908" from="StgValue_544" to="storemerge" fromId="544" toId="294">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="or_ln159" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="909" from="br_ln159" to="storemerge" fromId="233" toId="294">
</dataflow>
<dataflow id="910" from="storemerge" to="store_ln152" fromId="294" toId="295">
</dataflow>
<dataflow id="911" from="line_buffer_m_0_addr_1" to="store_ln152" fromId="279" toId="295">
</dataflow>
<dataflow id="912" from="icmp_ln1027" to="StgValue_2" fromId="30" toId="2">
</dataflow>
<dataflow id="913" from="tmp_21" to="StgValue_2" fromId="54" toId="2">
</dataflow>
<dataflow id="914" from="first_wrd_read" to="StgValue_2" fromId="21" toId="2">
</dataflow>
<dataflow id="915" from="icmp_ln1027" to="StgValue_3" fromId="30" toId="3">
</dataflow>
<dataflow id="916" from="tmp_21" to="StgValue_3" fromId="54" toId="3">
</dataflow>
<dataflow id="917" from="first_wrd_read" to="StgValue_3" fromId="21" toId="3">
</dataflow>
<dataflow id="918" from="icmp_ln1027" to="StgValue_4" fromId="30" toId="4">
</dataflow>
<dataflow id="919" from="tmp_21" to="StgValue_4" fromId="54" toId="4">
</dataflow>
<dataflow id="920" from="first_wrd_read" to="StgValue_4" fromId="21" toId="4">
</dataflow>
<dataflow id="921" from="icmp_ln1027" to="StgValue_5" fromId="30" toId="5">
</dataflow>
<dataflow id="922" from="tmp_21" to="StgValue_5" fromId="54" toId="5">
</dataflow>
<dataflow id="923" from="first_wrd_read" to="StgValue_5" fromId="21" toId="5">
</dataflow>
<dataflow id="924" from="icmp_ln1027" to="StgValue_6" fromId="30" toId="6">
</dataflow>
<dataflow id="925" from="tmp_21" to="StgValue_6" fromId="54" toId="6">
</dataflow>
<dataflow id="926" from="lb_load" to="StgValue_6" fromId="112" toId="6">
</dataflow>
<dataflow id="927" from="first_wrd_read" to="StgValue_6" fromId="21" toId="6">
</dataflow>
<dataflow id="928" from="or_ln159" to="StgValue_6" fromId="232" toId="6">
</dataflow>
<dataflow id="929" from="icmp_ln1027" to="StgValue_7" fromId="30" toId="7">
</dataflow>
<dataflow id="930" from="lb_load" to="StgValue_7" fromId="112" toId="7">
</dataflow>
<dataflow id="931" from="tmp_21" to="StgValue_7" fromId="54" toId="7">
</dataflow>
<dataflow id="932" from="or_ln159" to="StgValue_7" fromId="232" toId="7">
</dataflow>
<dataflow id="933" from="icmp_ln1027" to="StgValue_8" fromId="30" toId="8">
</dataflow>
<dataflow id="934" from="icmp_ln1027" to="StgValue_9" fromId="30" toId="9">
</dataflow>
<dataflow id="935" from="icmp_ln1027" to="StgValue_10" fromId="30" toId="10">
</dataflow>
<dataflow id="936" from="lb_load" to="StgValue_10" fromId="112" toId="10">
</dataflow>
<dataflow id="937" from="icmp_ln1027" to="StgValue_11" fromId="30" toId="11">
</dataflow>
<dataflow id="938" from="rb_load" to="StgValue_11" fromId="113" toId="11">
</dataflow>
<dataflow id="939" from="tmp_21" to="StgValue_11" fromId="54" toId="11">
</dataflow>
<dataflow id="940" from="lb_load" to="StgValue_11" fromId="112" toId="11">
</dataflow>
<dataflow id="941" from="icmp_ln1027" to="StgValue_12" fromId="30" toId="12">
</dataflow>
<dataflow id="942" from="tmp_21" to="StgValue_12" fromId="54" toId="12">
</dataflow>
<dataflow id="943" from="rb_load" to="StgValue_12" fromId="113" toId="12">
</dataflow>
<dataflow id="944" from="first_wrd_read" to="StgValue_7" fromId="21" toId="7">
</dataflow>
<dataflow id="945" from="tmp_21" to="StgValue_8" fromId="54" toId="8">
</dataflow>
<dataflow id="946" from="first_wrd_read" to="StgValue_8" fromId="21" toId="8">
</dataflow>
<dataflow id="947" from="tmp_21" to="StgValue_9" fromId="54" toId="9">
</dataflow>
<dataflow id="948" from="first_wrd_read" to="StgValue_9" fromId="21" toId="9">
</dataflow>
<dataflow id="949" from="tmp_21" to="StgValue_10" fromId="54" toId="10">
</dataflow>
<dataflow id="950" from="first_wrd_read" to="StgValue_10" fromId="21" toId="10">
</dataflow>
<dataflow id="951" from="first_wrd_read" to="StgValue_11" fromId="21" toId="11">
</dataflow>
<dataflow id="952" from="first_wrd_read" to="StgValue_12" fromId="21" toId="12">
</dataflow>
<dataflow id="953" from="icmp_ln1027" to="StgValue_13" fromId="30" toId="13">
</dataflow>
<dataflow id="954" from="tmp_21" to="StgValue_13" fromId="54" toId="13">
</dataflow>
<dataflow id="955" from="first_wrd_read" to="StgValue_13" fromId="21" toId="13">
</dataflow>
<dataflow id="956" from="icmp_ln1027" to="StgValue_14" fromId="30" toId="14">
</dataflow>
<dataflow id="957" from="tmp_21" to="StgValue_14" fromId="54" toId="14">
</dataflow>
<dataflow id="958" from="first_wrd_read" to="StgValue_14" fromId="21" toId="14">
</dataflow>
<dataflow id="959" from="icmp_ln1027" to="StgValue_15" fromId="30" toId="15">
</dataflow>
<dataflow id="960" from="tmp_21" to="StgValue_15" fromId="54" toId="15">
</dataflow>
<dataflow id="961" from="first_wrd_read" to="StgValue_15" fromId="21" toId="15">
</dataflow>
<dataflow id="962" from="icmp_ln1027" to="StgValue_16" fromId="30" toId="16">
</dataflow>
<dataflow id="963" from="tmp_21" to="StgValue_16" fromId="54" toId="16">
</dataflow>
<dataflow id="964" from="first_wrd_read" to="StgValue_16" fromId="21" toId="16">
</dataflow>
<dataflow id="965" from="icmp_ln1027" to="StgValue_17" fromId="30" toId="17">
</dataflow>
<dataflow id="966" from="tmp_21" to="StgValue_17" fromId="54" toId="17">
</dataflow>
<dataflow id="967" from="first_wrd_read" to="StgValue_17" fromId="21" toId="17">
</dataflow>
<dataflow id="968" from="icmp_ln1027" to="StgValue_18" fromId="30" toId="18">
</dataflow>
<dataflow id="969" from="tmp_21" to="StgValue_18" fromId="54" toId="18">
</dataflow>
<dataflow id="970" from="first_wrd_read" to="StgValue_18" fromId="21" toId="18">
</dataflow>
<dataflow id="971" from="rb_load" to="StgValue_13" fromId="113" toId="13">
</dataflow>
<dataflow id="972" from="rb_load" to="StgValue_14" fromId="113" toId="14">
</dataflow>
<dataflow id="973" from="rb_load" to="StgValue_15" fromId="113" toId="15">
</dataflow>
<dataflow id="974" from="rb_load" to="StgValue_16" fromId="113" toId="16">
</dataflow>
<dataflow id="975" from="rb_load" to="StgValue_17" fromId="113" toId="17">
</dataflow>
<dataflow id="976" from="rb_load" to="StgValue_18" fromId="113" toId="18">
</dataflow>
<dataflow id="977" from="or_ln159" to="StgValue_8" fromId="232" toId="8">
</dataflow>
<dataflow id="978" from="or_ln159" to="StgValue_9" fromId="232" toId="9">
</dataflow>
<dataflow id="979" from="or_ln159" to="StgValue_10" fromId="232" toId="10">
</dataflow>
<dataflow id="980" from="or_ln159" to="StgValue_11" fromId="232" toId="11">
</dataflow>
<dataflow id="981" from="or_ln159" to="StgValue_12" fromId="232" toId="12">
</dataflow>
<dataflow id="982" from="or_ln159" to="StgValue_13" fromId="232" toId="13">
</dataflow>
<dataflow id="983" from="or_ln159" to="StgValue_14" fromId="232" toId="14">
</dataflow>
<dataflow id="984" from="or_ln159" to="StgValue_15" fromId="232" toId="15">
</dataflow>
<dataflow id="985" from="or_ln159" to="StgValue_16" fromId="232" toId="16">
</dataflow>
<dataflow id="986" from="or_ln159" to="StgValue_17" fromId="232" toId="17">
</dataflow>
<dataflow id="987" from="or_ln159" to="StgValue_18" fromId="232" toId="18">
</dataflow>
<dataflow id="988" from="rb_load" to="StgValue_3" fromId="113" toId="3">
</dataflow>
<dataflow id="989" from="rb_load" to="StgValue_4" fromId="113" toId="4">
</dataflow>
<dataflow id="990" from="rb_load" to="StgValue_5" fromId="113" toId="5">
</dataflow>
<dataflow id="991" from="rb_load" to="StgValue_6" fromId="113" toId="6">
</dataflow>
<dataflow id="992" from="rb_load" to="StgValue_7" fromId="113" toId="7">
</dataflow>
<dataflow id="993" from="rb_load" to="StgValue_8" fromId="113" toId="8">
</dataflow>
<dataflow id="994" from="rb_load" to="StgValue_9" fromId="113" toId="9">
</dataflow>
<dataflow id="995" from="rb_load" to="StgValue_10" fromId="113" toId="10">
</dataflow>
</dataflows>


</stg>
