{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665606840518 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665606840529 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 12 16:34:00 2022 " "Processing started: Wed Oct 12 16:34:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665606840529 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665606840529 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Regfile -c Regfile " "Command: quartus_map --read_settings_files=on --write_settings_files=off Regfile -c Regfile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665606840529 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665606841041 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665606841041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_tb " "Found entity 1: regfile_tb" {  } { { "regfile_tb.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/regfile_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665606849707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665606849707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665606849711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665606849711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe.v 1 1 " "Found 1 design units, including 1 entities, in source file dffe.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe_ref " "Found entity 1: dffe_ref" {  } { { "dffe.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/dffe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665606849711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665606849711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitcheck.v 1 1 " "Found 1 design units, including 1 entities, in source file bitcheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitCheck " "Found entity 1: bitCheck" {  } { { "bitCheck.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/bitCheck.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665606849711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665606849711 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffers.v(15) " "Verilog HDL warning at tristate_buffers.v(15): extended using \"x\" or \"z\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665606849715 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffers.v(16) " "Verilog HDL warning at tristate_buffers.v(16): extended using \"x\" or \"z\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665606849715 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffers.v(17) " "Verilog HDL warning at tristate_buffers.v(17): extended using \"x\" or \"z\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665606849715 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffers.v(18) " "Verilog HDL warning at tristate_buffers.v(18): extended using \"x\" or \"z\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665606849715 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffers.v(19) " "Verilog HDL warning at tristate_buffers.v(19): extended using \"x\" or \"z\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665606849715 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffers.v(20) " "Verilog HDL warning at tristate_buffers.v(20): extended using \"x\" or \"z\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665606849715 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffers.v(21) " "Verilog HDL warning at tristate_buffers.v(21): extended using \"x\" or \"z\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665606849715 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffers.v(22) " "Verilog HDL warning at tristate_buffers.v(22): extended using \"x\" or \"z\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665606849715 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffers.v(23) " "Verilog HDL warning at tristate_buffers.v(23): extended using \"x\" or \"z\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665606849715 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffers.v(24) " "Verilog HDL warning at tristate_buffers.v(24): extended using \"x\" or \"z\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665606849715 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffers.v(25) " "Verilog HDL warning at tristate_buffers.v(25): extended using \"x\" or \"z\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665606849715 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffers.v(26) " "Verilog HDL warning at tristate_buffers.v(26): extended using \"x\" or \"z\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665606849715 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffers.v(27) " "Verilog HDL warning at tristate_buffers.v(27): extended using \"x\" or \"z\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665606849715 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffers.v(28) " "Verilog HDL warning at tristate_buffers.v(28): extended using \"x\" or \"z\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665606849715 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffers.v(29) " "Verilog HDL warning at tristate_buffers.v(29): extended using \"x\" or \"z\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665606849715 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffers.v(30) " "Verilog HDL warning at tristate_buffers.v(30): extended using \"x\" or \"z\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665606849715 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffers.v(31) " "Verilog HDL warning at tristate_buffers.v(31): extended using \"x\" or \"z\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665606849715 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffers.v(32) " "Verilog HDL warning at tristate_buffers.v(32): extended using \"x\" or \"z\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665606849715 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffers.v(33) " "Verilog HDL warning at tristate_buffers.v(33): extended using \"x\" or \"z\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 33 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665606849715 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffers.v(34) " "Verilog HDL warning at tristate_buffers.v(34): extended using \"x\" or \"z\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665606849715 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffers.v(35) " "Verilog HDL warning at tristate_buffers.v(35): extended using \"x\" or \"z\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665606849719 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffers.v(36) " "Verilog HDL warning at tristate_buffers.v(36): extended using \"x\" or \"z\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665606849719 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffers.v(37) " "Verilog HDL warning at tristate_buffers.v(37): extended using \"x\" or \"z\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665606849719 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffers.v(38) " "Verilog HDL warning at tristate_buffers.v(38): extended using \"x\" or \"z\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665606849719 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffers.v(39) " "Verilog HDL warning at tristate_buffers.v(39): extended using \"x\" or \"z\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665606849719 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffers.v(40) " "Verilog HDL warning at tristate_buffers.v(40): extended using \"x\" or \"z\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665606849719 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffers.v(41) " "Verilog HDL warning at tristate_buffers.v(41): extended using \"x\" or \"z\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665606849719 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffers.v(42) " "Verilog HDL warning at tristate_buffers.v(42): extended using \"x\" or \"z\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665606849719 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffers.v(43) " "Verilog HDL warning at tristate_buffers.v(43): extended using \"x\" or \"z\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665606849719 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffers.v(44) " "Verilog HDL warning at tristate_buffers.v(44): extended using \"x\" or \"z\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665606849719 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffers.v(45) " "Verilog HDL warning at tristate_buffers.v(45): extended using \"x\" or \"z\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665606849719 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffers.v(46) " "Verilog HDL warning at tristate_buffers.v(46): extended using \"x\" or \"z\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665606849719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate_buffers.v 1 1 " "Found 1 design units, including 1 entities, in source file tristate_buffers.v" { { "Info" "ISGN_ENTITY_NAME" "1 tristate_buffers " "Found entity 1: tristate_buffers" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665606849719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665606849719 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regfile " "Elaborating entity \"regfile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665606849739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitCheck bitCheck:bcw " "Elaborating entity \"bitCheck\" for hierarchy \"bitCheck:bcw\"" {  } { { "regfile.v" "bcw" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/regfile.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665606849771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe_ref dffe_ref:dffe0 " "Elaborating entity \"dffe_ref\" for hierarchy \"dffe_ref:dffe0\"" {  } { { "regfile.v" "dffe0" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/regfile.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665606849771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate_buffers tristate_buffers:tba " "Elaborating entity \"tristate_buffers\" for hierarchy \"tristate_buffers:tba\"" {  } { { "regfile.v" "tba" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/regfile.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665606849775 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tba\|r\[0\]~synth " "Node \"tristate_buffers:tba\|r\[0\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tba\|r\[1\]~synth " "Node \"tristate_buffers:tba\|r\[1\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tba\|r\[2\]~synth " "Node \"tristate_buffers:tba\|r\[2\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tba\|r\[3\]~synth " "Node \"tristate_buffers:tba\|r\[3\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tba\|r\[4\]~synth " "Node \"tristate_buffers:tba\|r\[4\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tba\|r\[5\]~synth " "Node \"tristate_buffers:tba\|r\[5\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tba\|r\[6\]~synth " "Node \"tristate_buffers:tba\|r\[6\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tba\|r\[7\]~synth " "Node \"tristate_buffers:tba\|r\[7\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tba\|r\[8\]~synth " "Node \"tristate_buffers:tba\|r\[8\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tba\|r\[9\]~synth " "Node \"tristate_buffers:tba\|r\[9\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tba\|r\[10\]~synth " "Node \"tristate_buffers:tba\|r\[10\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tba\|r\[11\]~synth " "Node \"tristate_buffers:tba\|r\[11\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tba\|r\[12\]~synth " "Node \"tristate_buffers:tba\|r\[12\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tba\|r\[13\]~synth " "Node \"tristate_buffers:tba\|r\[13\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tba\|r\[14\]~synth " "Node \"tristate_buffers:tba\|r\[14\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tba\|r\[15\]~synth " "Node \"tristate_buffers:tba\|r\[15\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tba\|r\[16\]~synth " "Node \"tristate_buffers:tba\|r\[16\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tba\|r\[17\]~synth " "Node \"tristate_buffers:tba\|r\[17\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tba\|r\[18\]~synth " "Node \"tristate_buffers:tba\|r\[18\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tba\|r\[19\]~synth " "Node \"tristate_buffers:tba\|r\[19\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tba\|r\[20\]~synth " "Node \"tristate_buffers:tba\|r\[20\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tba\|r\[21\]~synth " "Node \"tristate_buffers:tba\|r\[21\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tba\|r\[22\]~synth " "Node \"tristate_buffers:tba\|r\[22\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tba\|r\[23\]~synth " "Node \"tristate_buffers:tba\|r\[23\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tba\|r\[24\]~synth " "Node \"tristate_buffers:tba\|r\[24\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tba\|r\[25\]~synth " "Node \"tristate_buffers:tba\|r\[25\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tba\|r\[26\]~synth " "Node \"tristate_buffers:tba\|r\[26\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tba\|r\[27\]~synth " "Node \"tristate_buffers:tba\|r\[27\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tba\|r\[28\]~synth " "Node \"tristate_buffers:tba\|r\[28\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tba\|r\[29\]~synth " "Node \"tristate_buffers:tba\|r\[29\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tba\|r\[30\]~synth " "Node \"tristate_buffers:tba\|r\[30\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tba\|r\[31\]~synth " "Node \"tristate_buffers:tba\|r\[31\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tbb\|r\[0\]~synth " "Node \"tristate_buffers:tbb\|r\[0\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tbb\|r\[1\]~synth " "Node \"tristate_buffers:tbb\|r\[1\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tbb\|r\[2\]~synth " "Node \"tristate_buffers:tbb\|r\[2\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tbb\|r\[3\]~synth " "Node \"tristate_buffers:tbb\|r\[3\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tbb\|r\[4\]~synth " "Node \"tristate_buffers:tbb\|r\[4\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tbb\|r\[5\]~synth " "Node \"tristate_buffers:tbb\|r\[5\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tbb\|r\[6\]~synth " "Node \"tristate_buffers:tbb\|r\[6\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tbb\|r\[7\]~synth " "Node \"tristate_buffers:tbb\|r\[7\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tbb\|r\[8\]~synth " "Node \"tristate_buffers:tbb\|r\[8\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tbb\|r\[9\]~synth " "Node \"tristate_buffers:tbb\|r\[9\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tbb\|r\[10\]~synth " "Node \"tristate_buffers:tbb\|r\[10\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tbb\|r\[11\]~synth " "Node \"tristate_buffers:tbb\|r\[11\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tbb\|r\[12\]~synth " "Node \"tristate_buffers:tbb\|r\[12\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tbb\|r\[13\]~synth " "Node \"tristate_buffers:tbb\|r\[13\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tbb\|r\[14\]~synth " "Node \"tristate_buffers:tbb\|r\[14\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tbb\|r\[15\]~synth " "Node \"tristate_buffers:tbb\|r\[15\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tbb\|r\[16\]~synth " "Node \"tristate_buffers:tbb\|r\[16\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tbb\|r\[17\]~synth " "Node \"tristate_buffers:tbb\|r\[17\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tbb\|r\[18\]~synth " "Node \"tristate_buffers:tbb\|r\[18\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tbb\|r\[19\]~synth " "Node \"tristate_buffers:tbb\|r\[19\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tbb\|r\[20\]~synth " "Node \"tristate_buffers:tbb\|r\[20\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tbb\|r\[21\]~synth " "Node \"tristate_buffers:tbb\|r\[21\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tbb\|r\[22\]~synth " "Node \"tristate_buffers:tbb\|r\[22\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tbb\|r\[23\]~synth " "Node \"tristate_buffers:tbb\|r\[23\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tbb\|r\[24\]~synth " "Node \"tristate_buffers:tbb\|r\[24\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tbb\|r\[25\]~synth " "Node \"tristate_buffers:tbb\|r\[25\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tbb\|r\[26\]~synth " "Node \"tristate_buffers:tbb\|r\[26\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tbb\|r\[27\]~synth " "Node \"tristate_buffers:tbb\|r\[27\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tbb\|r\[28\]~synth " "Node \"tristate_buffers:tbb\|r\[28\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tbb\|r\[29\]~synth " "Node \"tristate_buffers:tbb\|r\[29\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tbb\|r\[30\]~synth " "Node \"tristate_buffers:tbb\|r\[30\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffers:tbb\|r\[31\]~synth " "Node \"tristate_buffers:tbb\|r\[31\]~synth\"" {  } { { "tristate_buffers.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/tristate_buffers.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665606850875 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1665606850875 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665606850966 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/output_files/Regfile.map.smsg " "Generated suppressed messages file D:/xy/GDA/MS/ECE/550/Project Checkpoints/3/Regfile/output_files/Regfile.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665606851941 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665606852041 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665606852041 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2559 " "Implemented 2559 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665606852159 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665606852159 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2445 " "Implemented 2445 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665606852159 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665606852159 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665606852171 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 12 16:34:12 2022 " "Processing ended: Wed Oct 12 16:34:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665606852171 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665606852171 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665606852171 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665606852171 ""}
