<!--   *  Copyright (c) 2005, Xilinx, Inc.  All Rights Reserved.           -->
<!--   *  Reproduction or reuse, in any form, without the explicit written -->
<!--   *  consent of Xilinx, Inc., is strictly prohibited.                 -->
<sysgenblock simulinkname="CIC Compiler 1.3 " block_type="cic_compiler_v1_3">
  <icon width="95" height="142" wmark_color="white" bg_color="blue"/>
  <dll name="sysgen" entry_point="coregenimport_config"/>
  <handlers enablement="xlipmagiccallback" action="xlipmagicaction"/>
  <libraries>
    <library name="xbsIndex"/>
    <library name="xbsDSP"/>
  </libraries>
  <blockgui label="Xilinx CIC Compiler 1.3">
    <!-- <editbox name="infoedit" default="CIC Compiler 1.3" read_only="true" evaluate="false" multi_line="true"/> -->
    <tabpane>
      <tab name="Page1_tab" label="Filter Specification">
        <etch label="Filter Specification">
          <listbox name="filter_type" default="Interpolation" evaluate="false" label="Filter Type" ctype="String" allow_advanced="false">
            <item value="Interpolation"/>
            <item value="Decimation"/>
          </listbox>
          <listbox name="number_of_stages" default="3" evaluate="false" label="Number of Stages" ctype="String" allow_advanced="false">
            <item value="3"/>
            <item value="4"/>
            <item value="5"/>
            <item value="6"/>
          </listbox>
          <listbox name="differential_delay" default="1" evaluate="false" label="Differential Delay" ctype="String" allow_advanced="false">
            <item value="1"/>
            <item value="2"/>
          </listbox>
          <listbox name="number_of_channels" default="1" evaluate="false" label="Number of Channels" ctype="String" allow_advanced="false">
            <item value="1"/>
            <item value="2"/>
            <item value="3"/>
            <item value="4"/>
            <item value="5"/>
            <item value="6"/>
            <item value="7"/>
            <item value="8"/>
            <item value="9"/>
            <item value="10"/>
            <item value="11"/>
            <item value="12"/>
            <item value="13"/>
            <item value="14"/>
            <item value="15"/>
            <item value="16"/>
          </listbox>
        </etch>
        <etch label="Sample Rate Change Specification">
          <radiogroup name="sample_rate_changes" default="Fixed" evaluate="false" label="" ctype="String" allow_advanced="false">
            <item value="Fixed"/>
            <item value="Programmable"/>
          </radiogroup>
          
          <editbox name="fixed_or_initial_rate" default="4" top_label="false" evaluate="true" label="Fixed or Initial Rate" ctype="Int"/>
          <editbox name="minimum_rate" default="4" top_label="false" evaluate="true" label="Minimum Rate" ctype="Int"/>
          <editbox name="maximum_rate" default="4" top_label="false" evaluate="true" label="Maximum Rate" ctype="Int"/>
        </etch>
        <etch label="Hardware Oversampling Specification">
          <listbox name="ratespecification" default="Maximum_Possible" evaluate="false" label="Select format :" ctype="String" allow_advanced="false">
            <item value="Maximum_Possible"/>
            <item value="Sample_Period"/>
            <item value="Hardware_Oversampling_Rate"/>
          </listbox>
          <editbox name="sampleperiod" default="4" top_label="false" evaluate="true" label="Sample period :" ctype="Int"/>
          <editbox name="hardwareoversamplingrate" default="1" top_label="false" evaluate="true" label="Hardware Oversampling Rate : " ctype="Int"/>
        </etch>
      </tab>
      <tab name="Page2_tab" label="Implementation">
        <etch label="Numerical Precision">
          <!-- <editbox name="input_data_width" default="18" top_label="true" evaluate="true" label="Input Data Width" ctype="Int"/> -->
          <radiogroup name="quantization" default="Full_Precision" evaluate="false" label="Quantization" ctype="String" allow_advanced="false">
            <item value="Full_Precision"/>
            <item value="Truncation"/>
          </radiogroup>
          <editbox name="output_data_width" default="18" top_label="false" evaluate="true" label="Output Data Width" ctype="Int"/>
        </etch>
        <etch label="Optional">
          <checkbox name="use_xtreme_dsp_slice" default="off" label="Use Xtreme DSP Slice" ctype="Bool" allow_advanced="false"/>
          <checkbox name="use_streaming_interface" default="on" label="Use Streaming Interface" ctype="Bool" allow_advanced="false"/>
        </etch>
        <etch label="Control Options">
          <!-- <checkbox name="nd" default="on" label="nd" ctype="Bool" allow_advanced="false"/> -->
          <checkbox name="sclr" default="off" label="rst" ctype="Bool" allow_advanced="false"/>
          <checkbox name="ce" default="off" label="en" ctype="Bool" allow_advanced="false"/>
        </etch>
        <etch label="FPGA Area Estimation">
          <checkbox name="xl_use_area" default="off" label="Define FPGA area for resource estimation" ctype="Bool" allow_advanced="false"/>
          <editbox name="xl_area" default="[0,0,0,0,0,0,0]" top_label="true" evaluate="true" label="FPGA area [slices, FFs, BRAMs, LUTs, IOBs, emb. mults, TBUFs]" />
        </etch>
      </tab>
    </tabpane>
    <!-- Parameters with fixed values-->
    <hiddenvar name="gui_behaviour" default="Sysgen"  evaluate="false" ctype="String"/>
    <!-- Values set by the uUPP -->
    <hiddenvar name="input_data_width" default="18" evaluate="true" ctype="Int"/>
    <!-- core import specific parameters -->   
    <hiddenvar name="ip_name" default="CIC Compiler" evaluate="false" ctype="String"/>
    <hiddenvar name="ip_version" default="1.3" evaluate="false" ctype="String"/>
    <hiddenvar name="dsptool_ready" default="true" evaluate="true" ctype="Bool"/>
    <hiddenvar name="wrapper_available" default="true" evaluate="true" ctype="Bool"/> 
    <hiddenvar name="port_translation_map" default="{ 'ce' => 'en', 'sclr' => 'rst' }" evaluate="false" ctype="String"/>
    <hiddenvar name="ipcore_xco_need_fpga_part" default="true" evaluate="true" ctype="Bool" />
    <hiddenvar name="ipcore_fpga_part" default="xlipgetpartsetting(gcb, {'virtex4', 'xc4vsx35', '-10', 'ff668'})" evaluate="true" ctype="StringVector" />
    <hiddenvar name="ipcore_verbose" default="false" evaluate="true" ctype="Bool"/>
    
  </blockgui>
</sysgenblock>

