// Seed: 525013319
module module_0 (
    input  wire id_0,
    output tri0 id_1,
    input  wor  id_2
);
  wire [-1 : {  1  {  1 'd0 ==  1  }  }] id_4;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    input tri1 id_2,
    output tri1 id_3
);
  assign id_3 = 1;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_0
  );
endmodule
module module_2 (
    input wor id_0,
    output wand id_1,
    output wire id_2,
    input supply0 id_3
    , id_6 = 1,
    input tri0 id_4
);
  assign id_6 = 1;
  tri id_7;
  assign id_7#(
      .id_6(1 & 1),
      .id_7(1),
      .id_4(1)
  ) = -1 - {-1'h0{-1}};
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4
  );
  assign modCall_1.id_1 = 0;
  wire id_8, id_9, id_10;
endmodule
