#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jun 22 17:34:47 2021
# Process ID: 7088
# Current directory: C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18036 C:\Users\yongj\Desktop\SoftMC-master_schematic_0622\SoftMC-master_schematic\SoftMC-master\hw\boards\ML605\project_1\project_1.xpr
# Log file: C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/vivado.log
# Journal file: C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1'
INFO: [Project 1-313] Project file moved from 'C:/Users/yongj/Desktop/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1' since last save.
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/Users/yongj/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store', nor could it be found using path 'C:/Users/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-1711] Problem reading XCO file 'c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig.xco'. IP with display name 'MIG_Virtex-6_and_Spartan-6' version 3.92 was not found in the IP catalog.
WARNING: [IP_Flow 19-2162] IP 'xilinx_mig' is locked:
* IP definition 'MIG_Virtex-6_and_Spartan-6 (3.92)' for IP 'xilinx_mig' was not found in the IP Catalog. * Current project part 'xcku095-ffvb1760-2-i' and the part 'xc6vlx240tff1156-1' used to customize the IP 'xilinx_mig' do not match.
WARNING: [IP_Flow 19-2162] IP 'pcie_endpoint' is locked:
* IP definition 'v6_pcie (2.5)' for IP 'pcie_endpoint' was not found in the IP Catalog. * Current project part 'xcku095-ffvb1760-2-i' and the part 'xc6vlx240tff1156-1' used to customize the IP 'pcie_endpoint' do not match.
WARNING: [IP_Flow 19-2162] IP 'ddr4_0' is locked:
* Current project part 'xcku095-ffvb1760-2-i' and the part 'xcvu095-ffva2104-3-e' used to customize the IP 'ddr4_0' do not match. * IP 'ddr4_0' contains one or more locked subcores.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1109.105 ; gain = 0.000
report_ip_status -name ip_status 
set_property part xcvu095-ffvb1760-1-i [current_project]
WARNING: [IP_Flow 19-2162] IP 'xilinx_mig' is locked:
* IP definition 'MIG_Virtex-6_and_Spartan-6 (3.92)' for IP 'xilinx_mig' was not found in the IP Catalog. * Current project part 'xcvu095-ffvb1760-1-i' and the part 'xc6vlx240tff1156-1' used to customize the IP 'xilinx_mig' do not match.
WARNING: [IP_Flow 19-2162] IP 'pcie_endpoint' is locked:
* IP definition 'v6_pcie (2.5)' for IP 'pcie_endpoint' was not found in the IP Catalog. * Current project part 'xcvu095-ffvb1760-1-i' and the part 'xc6vlx240tff1156-1' used to customize the IP 'pcie_endpoint' do not match.
WARNING: [IP_Flow 19-2162] IP 'ddr4_0' is locked:
* Current project part 'xcvu095-ffvb1760-1-i' and the part 'xcvu095-ffva2104-3-e' used to customize the IP 'ddr4_0' do not match. * IP 'ddr4_0' contains one or more locked subcores.
WARNING: [IP_Flow 19-2162] IP 'instr_fifo' is locked:
* Current project part 'xcvu095-ffvb1760-1-i' and the part 'xcku095-ffvb1760-2-i' used to customize the IP 'instr_fifo' do not match.
WARNING: [IP_Flow 19-2162] IP 'rdback_fifo' is locked:
* Current project part 'xcvu095-ffvb1760-1-i' and the part 'xcku095-ffvb1760-2-i' used to customize the IP 'rdback_fifo' do not match.
INFO: [Device 21-403] Loading part xcvu095-ffva2104-3-e
upgrade_ip -srcset ddr4_0 -vlnv xilinx.com:ip:ddr4:2.2 [get_ips  ddr4_0] -log ip_upgrade.log
Upgrading 'ddr4_0'
INFO: [Project 1-386] Moving file 'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0.xci' from fileset 'ddr4_0' to fileset 'sources_1'.
INFO: [Device 21-403] Loading part xcvu095-ffvb1760-1-i
WARNING: [IP_Flow 19-1721] During upgrade of 'ddr4_0':
INFO: upgrade from same called

WARNING: [IP_Flow 19-4050] The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.
WARNING: [IP_Flow 19-3932] Unable to set the value '833' on parameter 'C0.DDR4 TimePeriod' due to the following failure - 
Validation failed for parameter 'C0.DDR4 TimePeriod(C0.DDR4_TimePeriod)' for IP 'ddr4_0'. Value '833' is out of the range (938,1600)
. Restoring to an old valid value of '938'
WARNING: [IP_Flow 19-3932] Unable to set the value '13328' on parameter 'C0.DDR4 InputClockPeriod' due to the following failure - 
Value '13328' is out of the range for parameter 'C0.DDR4 InputClockPeriod(C0.DDR4_InputClockPeriod)' for IP 'ddr4_0' . Valid values are - 14071, 14070, 13759, 13758, 13133, 13132, 12195, 12194, 11257, 11256, 10319, 10318, 9381, 9380, 8756, 8755, 8443, 8442, 7505, 7504, 7036, 7035, 6879, 6567, 6566, 6255, 6254, 6098, 6097, 5629, 5628, 5160, 5159, 4691, 4690, 4587, 4586, 4379, 4378, 4222, 4221, 4066, 4065, 3753, 3752, 3518, 3440, 3336, 3284, 3283, 3128, 3127, 3049, 2919, 2815, 2814, 2752, 2627, 2580, 2502, 2440, 2439, 2346, 2345, 2293, 2252, 2190, 2189, 2111, 2085, 2064, 2033, 2011, 2010, 1966, 1877, 1876, 1759, 1751, 1743, 1742, 1720, 1689, 1668, 1642, 1609, 1608
. Restoring to an old valid value of '14071'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C0.DDR4_CLKOUT0_DIVIDE' from '4' to '5' has been ignored for IP 'ddr4_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C0.DDR4_CLKFBOUT_MULT' from '15' to '20' has been ignored for IP 'ddr4_0'
WARNING: [IP_Flow 19-3932] Unable to set the value 'Phy_Only_Single' on parameter 'Phy Only' due to the following failure - 
. Restoring to an old valid value of 'Complete_Memory_Controller'
WARNING: [IP_Flow 19-3932] Unable to set the value '12' on parameter 'C0.DDR4 CasWriteLatency' due to the following failure - 
Value '12' is out of the range for parameter 'C0.DDR4 CasWriteLatency(C0.DDR4_CasWriteLatency)' for IP 'ddr4_0' . Valid values are - 11, 14
. Restoring to an old valid value of '11'
WARNING: [IP_Flow 19-3932] Unable to set the value '17' on parameter 'C0.DDR4 CasLatency' due to the following failure - 
Value '17' is out of the range for parameter 'C0.DDR4 CasLatency(C0.DDR4_CasLatency)' for IP 'ddr4_0' . Valid values are - 15, 16
. Restoring to an old valid value of '15'
INFO: [IP_Flow 19-3420] Updated ddr4_0 to use current project options
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'C0_DDR4' (xilinx.com:interface:ddr4:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'ddr4_0'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'dBufAdr'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'ddr4_act_n'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'ddr4_adr'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'ddr4_ba'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'ddr4_bg'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'ddr4_ck_c'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'ddr4_ck_t'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'ddr4_cke'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'ddr4_cs_n'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'ddr4_dm_dbi_n'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'ddr4_dq'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'ddr4_dqs_c'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'ddr4_dqs_t'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'ddr4_odt'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'ddr4_par'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'ddr4_reset_n'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'gt_data_ready'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'mcCasSlot'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'mcCasSlot2'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'mcRdCAS'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'mcWrCAS'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'mc_ACT_n'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'mc_ADR'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'mc_BA'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'mc_BG'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'mc_CKE'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'mc_CS_n'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'mc_ODT'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'per_rd_done'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'rdData'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'rdDataAddr'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'rdDataEn'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'rdDataEnd'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'rmw_rd_done'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'tCWL'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'winBuf'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'winInjTxn'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'winRank'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'winRmw'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'wrData'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'wrDataAddr'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'wrDataEn'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'wrDataMask'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'c0_ddr4_act_n'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'c0_ddr4_adr'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'c0_ddr4_app_addr'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'c0_ddr4_app_cmd'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'c0_ddr4_app_en'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'c0_ddr4_app_hi_pri'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'c0_ddr4_app_rd_data'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'c0_ddr4_app_rd_data_end'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'c0_ddr4_app_rd_data_valid'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'c0_ddr4_app_rdy'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'c0_ddr4_app_wdf_data'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'c0_ddr4_app_wdf_end'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'c0_ddr4_app_wdf_mask'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'c0_ddr4_app_wdf_rdy'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'c0_ddr4_app_wdf_wren'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'c0_ddr4_ba'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'c0_ddr4_bg'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'c0_ddr4_ck_c'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'c0_ddr4_ck_t'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'c0_ddr4_cke'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'c0_ddr4_cs_n'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'c0_ddr4_dm_dbi_n'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'c0_ddr4_dq'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'c0_ddr4_dqs_c'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'c0_ddr4_dqs_t'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'c0_ddr4_odt'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'c0_ddr4_reset_n'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'ddr4_0'. These changes may impact your design.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ddr4_0'...
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'ddr4_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2303.488 ; gain = 238.637
export_ip_user_files -of_objects [get_ips ddr4_0] -no_script -sync -force -quiet
set_property -dict [list CONFIG.Phy_Only {Phy_Only_Single} CONFIG.C0.DDR4_TimePeriod {1071} CONFIG.C0.DDR4_InputClockPeriod {13924} CONFIG.C0.DDR4_MemoryType {SODIMMs} CONFIG.C0.DDR4_MemoryPart {MTA4ATF51264HZ-2G6} CONFIG.C0.DDR4_DataWidth {64} CONFIG.C0.DDR4_CasLatency {13} CONFIG.C0.DDR4_CasWriteLatency {10} CONFIG.Debug_Signal {Disable} CONFIG.C0.BANK_GROUP_WIDTH {1}] [get_ips ddr4_0]
generate_target all [get_files  C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ddr4_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ddr4_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ddr4_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ddr4_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ddr4_0'...
Exporting to file c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/hw_handoff/ddr4_0_microblaze_mcs.hwh
Generated Block Design Tcl file c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/hw_handoff/ddr4_0_microblaze_mcs_bd.tcl
Generated Hardware Definition File c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/synth/ddr4_0_microblaze_mcs.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2343.570 ; gain = 14.785
catch { config_ip_cache -export [get_ips -all ddr4_0] }
export_ip_user_files -of_objects [get_files C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0.xci]
launch_runs ddr4_0_synth_1 -jobs 6
[Tue Jun 22 17:47:54 2021] Launched ddr4_0_synth_1...
Run output will be captured here: C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.runs/ddr4_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0.xci] -directory C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property part xcvu095-ffvc2104-3-e [current_project]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\SoftMC-master_schematic_0622\SoftMC-master_schematic\SoftMC-master\hw\boards\ML605\softMC_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\yongj\Desktop\SoftMC-master_schematic_0622\SoftMC-master_schematic\SoftMC-master\hw\boards\ML605\project_1\project_1.srcs\sources_1\ip\ddr4_0_2\rtl\ip_top\ddr4_0_ddr4.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\yongj\Desktop\SoftMC-master_schematic_0622\SoftMC-master_schematic\SoftMC-master\hw\boards\ML605\project_1\project_1.srcs\sources_1\ip\ddr4_0_2\rtl\ip_top\ddr4_0.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\SoftMC-master_schematic_0622\SoftMC-master_schematic\SoftMC-master\hw\boards\ML605\softMC_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\yongj\Desktop\SoftMC-master_schematic_0622\SoftMC-master_schematic\SoftMC-master\hw\boards\ML605\project_1\project_1.srcs\sources_1\ip\ddr4_0_2\rtl\ip_top\ddr4_0_ddr4.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\yongj\Desktop\SoftMC-master_schematic_0622\SoftMC-master_schematic\SoftMC-master\hw\boards\ML605\project_1\project_1.srcs\sources_1\ip\ddr4_0_2\rtl\ip_top\ddr4_0.sv:]
WARNING: [IP_Flow 19-2162] IP 'xilinx_mig' is locked:
* IP definition 'MIG_Virtex-6_and_Spartan-6 (3.92)' for IP 'xilinx_mig' was not found in the IP Catalog. * Current project part 'xcvu095-ffvc2104-3-e' and the part 'xc6vlx240tff1156-1' used to customize the IP 'xilinx_mig' do not match.
WARNING: [IP_Flow 19-2162] IP 'pcie_endpoint' is locked:
* IP definition 'v6_pcie (2.5)' for IP 'pcie_endpoint' was not found in the IP Catalog. * Current project part 'xcvu095-ffvc2104-3-e' and the part 'xc6vlx240tff1156-1' used to customize the IP 'pcie_endpoint' do not match.
WARNING: [IP_Flow 19-2162] IP 'instr_fifo' is locked:
* Current project part 'xcvu095-ffvc2104-3-e' and the part 'xcku095-ffvb1760-2-i' used to customize the IP 'instr_fifo' do not match.
WARNING: [IP_Flow 19-2162] IP 'rdback_fifo' is locked:
* Current project part 'xcvu095-ffvc2104-3-e' and the part 'xcku095-ffvb1760-2-i' used to customize the IP 'rdback_fifo' do not match.
WARNING: [IP_Flow 19-2162] IP 'ddr4_0' is locked:
* Current project part 'xcvu095-ffvc2104-3-e' and the part 'xcvu095-ffvb1760-1-i' used to customize the IP 'ddr4_0' do not match. * IP 'ddr4_0' contains one or more locked subcores.
report_ip_status -name ip_status 
set_property part xcvu095-ffvb1760-1-i [current_project]
WARNING: [IP_Flow 19-2162] IP 'xilinx_mig' is locked:
* IP definition 'MIG_Virtex-6_and_Spartan-6 (3.92)' for IP 'xilinx_mig' was not found in the IP Catalog. * Current project part 'xcvu095-ffvb1760-1-i' and the part 'xc6vlx240tff1156-1' used to customize the IP 'xilinx_mig' do not match.
WARNING: [IP_Flow 19-2162] IP 'pcie_endpoint' is locked:
* IP definition 'v6_pcie (2.5)' for IP 'pcie_endpoint' was not found in the IP Catalog. * Current project part 'xcvu095-ffvb1760-1-i' and the part 'xc6vlx240tff1156-1' used to customize the IP 'pcie_endpoint' do not match.
WARNING: [IP_Flow 19-2162] IP 'instr_fifo' is locked:
* Current project part 'xcvu095-ffvb1760-1-i' and the part 'xcku095-ffvb1760-2-i' used to customize the IP 'instr_fifo' do not match.
WARNING: [IP_Flow 19-2162] IP 'rdback_fifo' is locked:
* Current project part 'xcvu095-ffvb1760-1-i' and the part 'xcku095-ffvb1760-2-i' used to customize the IP 'rdback_fifo' do not match.
report_ip_status -name ip_status 
upgrade_ip -srcset instr_fifo -vlnv xilinx.com:ip:fifo_generator:13.2 [get_ips  instr_fifo] -log ip_upgrade.log
Upgrading 'instr_fifo'
INFO: [Project 1-386] Moving file 'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo.xcix' from fileset 'instr_fifo' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file 'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xci' from fileset 'instr_fifo' to fileset 'sources_1'.
INFO: [IP_Flow 19-3420] Updated instr_fifo to use current project options
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'instr_fifo'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips instr_fifo] -no_script -sync -force -quiet
report_ip_status -name ip_status 
upgrade_ip -srcset rdback_fifo -vlnv xilinx.com:ip:fifo_generator:13.2 [get_ips  rdback_fifo] -log ip_upgrade.log
Upgrading 'rdback_fifo'
INFO: [Project 1-386] Moving file 'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/rdback_fifo.xci' from fileset 'rdback_fifo' to fileset 'sources_1'.
INFO: [IP_Flow 19-3420] Updated rdback_fifo to use current project options
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rdback_fifo'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips rdback_fifo] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'instr_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'instr_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'instr_fifo'...
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xci]
generate_target all [get_files C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/rdback_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rdback_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rdback_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rdback_fifo'...
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/rdback_fifo.xci]
WARNING: [Vivado 12-4172] The following IPs are either missing output products or output products are not up-to-date. Since these IPs are locked, no update to the output products cant be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig.xco
C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint.xco

launch_runs instr_fifo_synth_1
[Tue Jun 22 18:51:43 2021] Launched instr_fifo_synth_1...
Run output will be captured here: C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.runs/instr_fifo_synth_1/runme.log
wait_on_run instr_fifo_synth_1
[Tue Jun 22 18:51:43 2021] Waiting for instr_fifo_synth_1 to finish...
[Tue Jun 22 18:51:48 2021] Waiting for instr_fifo_synth_1 to finish...
[Tue Jun 22 18:51:53 2021] Waiting for instr_fifo_synth_1 to finish...
[Tue Jun 22 18:51:58 2021] Waiting for instr_fifo_synth_1 to finish...
[Tue Jun 22 18:52:08 2021] Waiting for instr_fifo_synth_1 to finish...
[Tue Jun 22 18:52:18 2021] Waiting for instr_fifo_synth_1 to finish...
[Tue Jun 22 18:52:28 2021] Waiting for instr_fifo_synth_1 to finish...
[Tue Jun 22 18:52:38 2021] Waiting for instr_fifo_synth_1 to finish...
[Tue Jun 22 18:52:58 2021] Waiting for instr_fifo_synth_1 to finish...

*** Running vivado
    with args -log instr_fifo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source instr_fifo.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source instr_fifo.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1108.840 ; gain = 0.000
Command: synth_design -top instr_fifo -part xcvu095-ffvb1760-1-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu095'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu095'
INFO: [Common 17-86] Your Synthesis license expires in 28 day(s)
INFO: [Device 21-403] Loading part xcvu095-ffvb1760-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25096
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1487.840 ; gain = 256.793
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'instr_fifo' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/synth/instr_fifo.vhd:74]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 32 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 1kx36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1022 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at 'c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/synth/instr_fifo.vhd:542]
INFO: [Synth 8-256] done synthesizing module 'instr_fifo' (26#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/synth/instr_fifo.vhd:74]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1806.367 ; gain = 575.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1806.367 ; gain = 575.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1806.367 ; gain = 575.320
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1815.723 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xdc] for cell 'U0'
Parsing XDC File [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.runs/instr_fifo_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.runs/instr_fifo_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1870.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.161 . Memory (MB): peak = 1870.934 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1870.934 ; gain = 639.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu095-ffvb1760-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1870.934 ; gain = 639.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.runs/instr_fifo_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1870.934 ; gain = 639.887
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft'
INFO: [Synth 8-6159] Found Keep on FSM register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               10 |                               10
       both_stages_valid |                               11 |                               11
            stage2_valid |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1870.934 ; gain = 639.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 14    
+---Muxes : 
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 10    
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 768 (col length:192)
BRAMs: 3456 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1870.934 ; gain = 639.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 1870.934 ; gain = 639.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 1870.934 ; gain = 639.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 1870.934 ; gain = 639.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 1870.934 ; gain = 639.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 1870.934 ; gain = 639.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 1870.934 ; gain = 639.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 1870.934 ; gain = 639.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 1870.934 ; gain = 639.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 1870.934 ; gain = 639.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |    13|
|2     |LUT2     |     7|
|3     |LUT3     |     6|
|4     |LUT4     |    28|
|5     |LUT5     |     7|
|6     |LUT6     |     6|
|7     |MUXCY    |    20|
|8     |RAMB36E2 |     1|
|9     |FDRE     |    46|
|10    |FDSE     |     9|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 1870.934 ; gain = 639.887
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:46 . Memory (MB): peak = 1870.934 ; gain = 575.320
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 1870.934 ; gain = 639.887
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1870.934 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1882.121 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  (CARRY4) => CARRY8: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:01:03 . Memory (MB): peak = 1882.121 ; gain = 773.281
INFO: [Common 17-1381] The checkpoint 'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.runs/instr_fifo_synth_1/instr_fifo.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP instr_fifo, cache-ID = 09d15f44746db42a
INFO: [Coretcl 2-1174] Renamed 24 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.runs/instr_fifo_synth_1/instr_fifo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file instr_fifo_utilization_synth.rpt -pb instr_fifo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 22 18:53:10 2021...
[Tue Jun 22 18:53:13 2021] instr_fifo_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:05 ; elapsed = 00:01:30 . Memory (MB): peak = 2540.086 ; gain = 67.840
launch_runs rdback_fifo_synth_1
[Tue Jun 22 18:53:13 2021] Launched rdback_fifo_synth_1...
Run output will be captured here: C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.runs/rdback_fifo_synth_1/runme.log
wait_on_run rdback_fifo_synth_1
[Tue Jun 22 18:53:14 2021] Waiting for rdback_fifo_synth_1 to finish...
[Tue Jun 22 18:53:19 2021] Waiting for rdback_fifo_synth_1 to finish...
[Tue Jun 22 18:53:24 2021] Waiting for rdback_fifo_synth_1 to finish...
[Tue Jun 22 18:53:29 2021] Waiting for rdback_fifo_synth_1 to finish...
[Tue Jun 22 18:53:39 2021] Waiting for rdback_fifo_synth_1 to finish...
[Tue Jun 22 18:53:49 2021] Waiting for rdback_fifo_synth_1 to finish...
[Tue Jun 22 18:53:59 2021] Waiting for rdback_fifo_synth_1 to finish...
[Tue Jun 22 18:54:09 2021] Waiting for rdback_fifo_synth_1 to finish...

*** Running vivado
    with args -log rdback_fifo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rdback_fifo.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source rdback_fifo.tcl -notrace
Command: synth_design -top rdback_fifo -part xcvu095-ffvb1760-1-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu095'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu095'
INFO: [Common 17-86] Your Synthesis license expires in 28 day(s)
INFO: [Device 21-403] Loading part xcvu095-ffvb1760-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17644
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1486.984 ; gain = 256.539
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rdback_fifo' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/synth/rdback_fifo.vhd:75]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 256 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 256 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1022 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at 'c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/synth/rdback_fifo.vhd:544]
INFO: [Synth 8-256] done synthesizing module 'rdback_fifo' (26#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/synth/rdback_fifo.vhd:75]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1813.117 ; gain = 582.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1813.117 ; gain = 582.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1813.117 ; gain = 582.672
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1813.117 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/rdback_fifo_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/rdback_fifo_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/rdback_fifo.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/rdback_fifo.xdc] for cell 'U0'
Parsing XDC File [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.runs/rdback_fifo_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.runs/rdback_fifo_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1813.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1813.117 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1813.117 ; gain = 582.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu095-ffvb1760-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1813.117 ; gain = 582.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.runs/rdback_fifo_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1813.117 ; gain = 582.672
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft'
INFO: [Synth 8-6159] Found Keep on FSM register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               10 |                               10
       both_stages_valid |                               11 |                               11
            stage2_valid |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1813.117 ; gain = 582.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 50    
+---Registers : 
	              256 Bit    Registers := 1     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 15    
+---Muxes : 
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 10    
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 768 (col length:192)
BRAMs: 3456 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1813.117 ; gain = 582.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1813.117 ; gain = 582.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1813.117 ; gain = 582.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1822.059 ; gain = 591.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1822.059 ; gain = 591.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1822.059 ; gain = 591.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1822.059 ; gain = 591.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1822.059 ; gain = 591.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1822.059 ; gain = 591.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1822.059 ; gain = 591.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |    12|
|2     |LUT2     |     7|
|3     |LUT3     |     7|
|4     |LUT4     |    33|
|5     |LUT5     |     6|
|6     |LUT6     |     7|
|7     |MUXCY    |    25|
|8     |RAMB18E2 |     1|
|9     |RAMB36E2 |     7|
|10    |FDRE     |   312|
|11    |FDSE     |    10|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1822.059 ; gain = 591.613
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:40 . Memory (MB): peak = 1822.059 ; gain = 591.613
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1822.059 ; gain = 591.613
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1822.059 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1869.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  (CARRY4) => CARRY8: 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 1869.512 ; gain = 758.582
INFO: [Common 17-1381] The checkpoint 'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.runs/rdback_fifo_synth_1/rdback_fifo.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP rdback_fifo, cache-ID = 8007438cdbee4361
INFO: [Coretcl 2-1174] Renamed 39 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.runs/rdback_fifo_synth_1/rdback_fifo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rdback_fifo_utilization_synth.rpt -pb rdback_fifo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 22 18:54:12 2021...
[Tue Jun 22 18:54:14 2021] rdback_fifo_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:01:00 . Memory (MB): peak = 2540.086 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xcvu095-ffvb1760-1-i
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig.xco
C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint.xco

WARNING: [IP_Flow 19-2162] IP 'xilinx_mig' is locked:
* IP definition 'MIG_Virtex-6_and_Spartan-6 (3.92)' for IP 'xilinx_mig' was not found in the IP Catalog. * Current project part 'xcvu095-ffvb1760-1-i' and the part 'xc6vlx240tff1156-1' used to customize the IP 'xilinx_mig' do not match.
WARNING: [IP_Flow 19-2162] IP 'pcie_endpoint' is locked:
* IP definition 'v6_pcie (2.5)' for IP 'pcie_endpoint' was not found in the IP Catalog. * Current project part 'xcvu095-ffvb1760-1-i' and the part 'xc6vlx240tff1156-1' used to customize the IP 'pcie_endpoint' do not match.
Top: softMC_top
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_clocking_v6 with formal parameter declaration list [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_clocking_v6.v:86]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_64.v:112]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_32.v:114]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_128.v:112]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_64.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_64.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_32.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_32.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_128.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_128.v:125]
WARNING: [Synth 8-6901] identifier 'instr0_disp_en' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/iseq_dispatcher.v:70]
WARNING: [Synth 8-6901] identifier 'instr1_disp_en' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/iseq_dispatcher.v:70]
WARNING: [Synth 8-2507] parameter declaration becomes local in mc with formal parameter declaration list [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/controller/mc.v:202]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module GTX_TX_SYNC_RATE_V6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_tx_sync_rate_v6.v:58]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module gtx_wrapper_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:62]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module GTX_RX_VALID_FILTER_V6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_rx_valid_filter_v6.v:57]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_upconfig_fix_3451_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_upconfig_fix_3451_v6.v:61]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_2_0_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_2_0_v6.v:60]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_bram_top_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_top_v6.v:63]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_bram_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_v6.v:62]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_brams_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_brams_v6.v:63]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_clocking_v6 with formal parameter declaration list [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_clocking_v6.v:86]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_clocking_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_clocking_v6.v:61]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_gtx_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_gtx_v6.v:61]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_pipe_lane_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_lane_v6.v:62]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_pipe_misc_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_misc_v6.v:62]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_pipe_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_v6.v:61]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_reset_delay_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_reset_delay_v6.v:62]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_tx_thrtl_ctl [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx_thrtl_ctl.v:72]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_rx [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx.v:71]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_rx_null_gen [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx_null_gen.v:72]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_rx_pipeline [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx_pipeline.v:71]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_tx_pipeline [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx_pipeline.v:72]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_tx [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx.v:71]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_top [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_top.v:69]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_endpoint [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_endpoint.v:63]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2792.992 ; gain = 247.770
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'softMC_top' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:5]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: double 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter RST_ACT_LOW bound to: 0 - type: integer 
	Parameter INPUT_CLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 6 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT_DIVIDE bound to: 3 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CK_WIDTH bound to: 2 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 6 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ROW_WIDTH bound to: 16 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nCL bound to: 5 - type: integer 
	Parameter nCWL bound to: 5 - type: integer 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter PHASE_DETECT bound to: ON - type: string 
	Parameter PD_TAP_REQ bound to: 0 - type: integer 
	Parameter PD_MSB_SEL bound to: 8 - type: integer 
	Parameter PD_DQS0_ONLY bound to: ON - type: string 
	Parameter PD_LHC_WIDTH bound to: 16 - type: integer 
	Parameter PD_CALIB_MODE bound to: PARALLEL - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter IODELAY_HP_MODE bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 
	Parameter nDQS_COL0 bound to: 3 - type: integer 
	Parameter nDQS_COL1 bound to: 5 - type: integer 
	Parameter nDQS_COL2 bound to: 0 - type: integer 
	Parameter nDQS_COL3 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL0 bound to: 24'b000000100000000100000000 
	Parameter DQS_LOC_COL1 bound to: 40'b0000011100000110000001010000010000000011 
	Parameter DQS_LOC_COL2 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL3 bound to: 0 - type: integer 
	Parameter USE_DM_PORT bound to: 0 - type: integer 
	Parameter SIM_BYPASS_INIT_CAL bound to: NONE - type: string 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter SIMULATION bound to: OFF - type: string 
	Parameter SYSCLK_PERIOD bound to: 5000 - type: integer 
	Parameter MMCM_ADV_BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'iodelay_ctrl' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/ip_top/iodelay_ctrl.v:80]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 
	Parameter INPUT_CLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter RST_ACT_LOW bound to: 0 - type: integer 
	Parameter RST_SYNC_NUM bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33462]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (1#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33462]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (2#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:35060]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (3#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:35060]
INFO: [Synth 8-6155] done synthesizing module 'iodelay_ctrl' (4#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/ip_top/iodelay_ctrl.v:80]
INFO: [Synth 8-6157] synthesizing module 'infrastructure' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/ip_top/infrastructure.v:78]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter INPUT_CLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter MMCM_ADV_BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 6 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT_DIVIDE bound to: 3 - type: integer 
	Parameter RST_ACT_LOW bound to: 0 - type: integer 
	Parameter RST_SYNC_NUM bound to: 15 - type: integer 
	Parameter RST_DIV_SYNC_NUM bound to: 8 - type: integer 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: double 
	Parameter VCO_PERIOD bound to: 416 - type: integer 
	Parameter CLKOUT0_DIVIDE_F bound to: 3 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT0_PERIOD bound to: 1248 - type: integer 
	Parameter CLKOUT1_PERIOD bound to: 2496 - type: integer 
	Parameter CLKOUT2_PERIOD bound to: 1248 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MMCM_ADV' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:40730]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 6.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 3.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: TRUE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLOCK_HOLD bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.005000 - type: double 
	Parameter REF_JITTER2 bound to: 0.005000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCM_ADV' (5#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:40730]
INFO: [Synth 8-6155] done synthesizing module 'infrastructure' (6#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/ip_top/infrastructure.v:78]
INFO: [Synth 8-6157] synthesizing module 'phy_top' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_top.v:82]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: double 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CK_WIDTH bound to: 2 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 6 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ROW_WIDTH bound to: 16 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nCL bound to: 5 - type: integer 
	Parameter nCWL bound to: 5 - type: integer 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter PHASE_DETECT bound to: ON - type: string 
	Parameter PD_TAP_REQ bound to: 0 - type: integer 
	Parameter PD_MSB_SEL bound to: 8 - type: integer 
	Parameter PD_DQS0_ONLY bound to: ON - type: string 
	Parameter PD_LHC_WIDTH bound to: 16 - type: integer 
	Parameter PD_CALIB_MODE bound to: PARALLEL - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter IODELAY_HP_MODE bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 
	Parameter nDQS_COL0 bound to: 3 - type: integer 
	Parameter nDQS_COL1 bound to: 5 - type: integer 
	Parameter nDQS_COL2 bound to: 0 - type: integer 
	Parameter nDQS_COL3 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL0 bound to: 24'b000000100000000100000000 
	Parameter DQS_LOC_COL1 bound to: 40'b0000011100000110000001010000010000000011 
	Parameter DQS_LOC_COL2 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL3 bound to: 0 - type: integer 
	Parameter USE_DM_PORT bound to: 0 - type: integer 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter SIM_INIT_OPTION_W bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION_W bound to: NONE - type: string 
	Parameter WRLVL_W bound to: ON - type: string 
	Parameter PHASE_DETECT_W bound to: ON - type: string 
	Parameter SHIFT_TBY4_TAP bound to: 8 - type: integer 
	Parameter CWL_M bound to: 5 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter USE_PHASE_DETECT bound to: ON - type: string 
	Parameter DDR2_EARLY_CS bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'phy_wrlvl' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_wrlvl.v:90]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter SHIFT_TBY4_TAP bound to: 8 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter DQS_TAP_CNT_INDEX bound to: 39 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter WL_IDLE bound to: 4'b0000 
	Parameter WL_INIT bound to: 4'b0001 
	Parameter WL_DEL_INC bound to: 4'b0010 
	Parameter WL_WAIT bound to: 4'b0011 
	Parameter WL_EDGE_CHECK bound to: 4'b0100 
	Parameter WL_DQS_CHECK bound to: 4'b0101 
	Parameter WL_DQS_CNT bound to: 4'b0110 
	Parameter WL_INV_DQS bound to: 4'b0111 
	Parameter WL_WAIT_DQ bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_wrlvl.v:473]
INFO: [Synth 8-6155] done synthesizing module 'phy_wrlvl' (7#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_wrlvl.v:90]
INFO: [Synth 8-6157] synthesizing module 'phy_pd_top' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_pd_top.v:78]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter PD_LHC_WIDTH bound to: 16 - type: integer 
	Parameter PD_CALIB_MODE bound to: PARALLEL - type: string 
	Parameter PD_MSB_SEL bound to: 8 - type: integer 
	Parameter PD_DQS0_ONLY bound to: ON - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
INFO: [Synth 8-6157] synthesizing module 'phy_pd' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_pd.v:81]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter PD_LHC_WIDTH bound to: 16 - type: integer 
	Parameter FAST_SIM bound to: NO - type: string 
	Parameter LHC_WIDTH bound to: 16 - type: integer 
	Parameter CDC_WIDTH bound to: 6 - type: integer 
	Parameter RVPLS_WIDTH bound to: 1 - type: integer 
	Parameter PD_IDLE bound to: 3'b000 
	Parameter PD_CLR_CNTRS bound to: 3'b001 
	Parameter PD_INC_CNTRS bound to: 3'b010 
	Parameter PD_UPDATE bound to: 3'b011 
	Parameter PD_WAIT bound to: 3'b100 
	Parameter PD_DONE_IDLE bound to: 4'b0000 
	Parameter PD_DONE_MAX bound to: 4'b1010 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_pd.v:458]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_pd.v:596]
INFO: [Synth 8-6155] done synthesizing module 'phy_pd' (8#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_pd.v:81]
INFO: [Synth 8-6155] done synthesizing module 'phy_pd_top' (9#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_pd_top.v:78]
INFO: [Synth 8-6157] synthesizing module 'phy_init' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_init.v:93]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter ROW_WIDTH bound to: 16 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nCL bound to: 5 - type: integer 
	Parameter nCWL bound to: 5 - type: integer 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter PHASE_DETECT bound to: ON - type: string 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter RTT_NOM2 bound to: 40 - type: string 
	Parameter RTT_NOM3 bound to: 40 - type: string 
	Parameter BURST4_FLAG bound to: 1'b0 
	Parameter CLK_MEM_PERIOD bound to: 2500 - type: integer 
	Parameter DDR3_RESET_DELAY_NS bound to: 200000 - type: integer 
	Parameter DDR3_CKE_DELAY_NS bound to: 700000 - type: integer 
	Parameter DDR2_CKE_DELAY_NS bound to: 200000 - type: integer 
	Parameter PWRON_RESET_DELAY_CNT bound to: 40 - type: integer 
	Parameter PWRON_CKE_DELAY_CNT bound to: 140 - type: integer 
	Parameter DDR2_INIT_PRE_DELAY_PS bound to: 400000 - type: integer 
	Parameter DDR2_INIT_PRE_CNT bound to: 79 - type: integer 
	Parameter TXPR_DELAY_CNT bound to: 28 - type: integer 
	Parameter TDLLK_TZQINIT_DELAY_CNT bound to: 255 - type: integer 
	Parameter TWR_CYC bound to: 6 - type: integer 
	Parameter CNTNEXT_CMD bound to: 7'b1111111 
	Parameter INIT_CNT_MR2 bound to: 2'b00 
	Parameter INIT_CNT_MR3 bound to: 2'b01 
	Parameter INIT_CNT_MR1 bound to: 2'b10 
	Parameter INIT_CNT_MR0 bound to: 2'b11 
	Parameter INIT_CNT_MR_DONE bound to: 2'b11 
	Parameter REG_RC0 bound to: 8'b00000000 
	Parameter REG_RC1 bound to: 8'b00110001 
	Parameter REG_RC2 bound to: 8'b00000010 
	Parameter REG_RC3 bound to: 8'b00000011 
	Parameter REG_RC4 bound to: 8'b00000100 
	Parameter REG_RC5 bound to: 8'b00000101 
	Parameter CWL_M bound to: 5 - type: integer 
	Parameter INIT_IDLE bound to: 6'b000000 
	Parameter INIT_WAIT_CKE_EXIT bound to: 6'b000001 
	Parameter INIT_LOAD_MR bound to: 6'b000010 
	Parameter INIT_LOAD_MR_WAIT bound to: 6'b000011 
	Parameter INIT_ZQCL bound to: 6'b000100 
	Parameter INIT_WAIT_DLLK_ZQINIT bound to: 6'b000101 
	Parameter INIT_WRLVL_START bound to: 6'b000110 
	Parameter INIT_WRLVL_WAIT bound to: 6'b000111 
	Parameter INIT_WRLVL_LOAD_MR bound to: 6'b001000 
	Parameter INIT_WRLVL_LOAD_MR_WAIT bound to: 6'b001001 
	Parameter INIT_WRLVL_LOAD_MR2 bound to: 6'b001010 
	Parameter INIT_WRLVL_LOAD_MR2_WAIT bound to: 6'b001011 
	Parameter INIT_RDLVL_ACT bound to: 6'b001100 
	Parameter INIT_RDLVL_ACT_WAIT bound to: 6'b001101 
	Parameter INIT_RDLVL_STG1_WRITE bound to: 6'b001110 
	Parameter INIT_RDLVL_STG1_WRITE_READ bound to: 6'b001111 
	Parameter INIT_RDLVL_STG1_READ bound to: 6'b010000 
	Parameter INIT_RDLVL_STG2_WRITE bound to: 6'b010001 
	Parameter INIT_RDLVL_STG2_WRITE_READ bound to: 6'b010010 
	Parameter INIT_RDLVL_STG2_READ bound to: 6'b010011 
	Parameter INIT_RDLVL_STG2_READ_WAIT bound to: 6'b010100 
	Parameter INIT_PRECHARGE_PREWAIT bound to: 6'b010101 
	Parameter INIT_PRECHARGE bound to: 6'b010110 
	Parameter INIT_PRECHARGE_WAIT bound to: 6'b010111 
	Parameter INIT_DONE bound to: 6'b011000 
	Parameter INIT_IOCONFIG_WR bound to: 6'b011001 
	Parameter INIT_IOCONFIG_RD bound to: 6'b011010 
	Parameter INIT_IOCONFIG_WR_WAIT bound to: 6'b011011 
	Parameter INIT_IOCONFIG_RD_WAIT bound to: 6'b011100 
	Parameter INIT_DDR2_PRECHARGE bound to: 6'b011101 
	Parameter INIT_DDR2_PRECHARGE_WAIT bound to: 6'b011110 
	Parameter INIT_REFRESH bound to: 6'b011111 
	Parameter INIT_REFRESH_WAIT bound to: 6'b100000 
	Parameter INIT_PD_ACT bound to: 6'b100001 
	Parameter INIT_PD_ACT_WAIT bound to: 6'b100010 
	Parameter INIT_PD_READ bound to: 6'b100011 
	Parameter INIT_REG_WRITE bound to: 6'b100100 
	Parameter INIT_REG_WRITE_WAIT bound to: 6'b100101 
	Parameter INIT_DDR2_MULTI_RANK bound to: 6'b100110 
	Parameter INIT_DDR2_MULTI_RANK_WAIT bound to: 6'b100111 
	Parameter INIT_RDLVL_CLKDIV_WRITE bound to: 6'b101000 
	Parameter INIT_RDLVL_CLKDIV_WRITE_READ bound to: 6'b101001 
	Parameter INIT_RDLVL_CLKDIV_READ bound to: 6'b101010 
INFO: [Synth 8-6157] synthesizing module 'FDRSE' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13776]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRSE' (10#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13776]
WARNING: [Synth 8-567] referenced signal 'mem_init_done_r' should be on the sensitivity list [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_init.v:1085]
WARNING: [Synth 8-567] referenced signal 'auto_cnt_r' should be on the sensitivity list [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_init.v:1085]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_init.v:2674]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_init.v:2698]
INFO: [Synth 8-6155] done synthesizing module 'phy_init' (11#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_init.v:93]
INFO: [Synth 8-6157] synthesizing module 'phy_control_io' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_control_io.v:78]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 16 - type: integer 
	Parameter WRLVL bound to: ON - type: string 
	Parameter nCWL bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: double 
	Parameter IODELAY_HP_MODE bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 
	Parameter DDR2_EARLY_CS bound to: 1'b0 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter SINGLE_RANK_CS_REG bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'OBUF' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46318]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (12#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46318]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE1' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DDR3_DATA bound to: 0 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter ODELAY_USED bound to: 0 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE1' (13#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE1__parameterized0' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DDR3_DATA bound to: 0 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter ODELAY_USED bound to: 0 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE1__parameterized0' (13#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:49791]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (14#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:49791]
INFO: [Synth 8-6155] done synthesizing module 'phy_control_io' (15#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_control_io.v:78]
INFO: [Synth 8-6157] synthesizing module 'phy_clock_io' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_clock_io.v:78]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CK_WIDTH bound to: 2 - type: integer 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: double 
	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 
INFO: [Synth 8-6157] synthesizing module 'phy_ck_iob' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_ck_iob.v:77]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: double 
	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (16#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE1__parameterized1' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: BUF - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DDR3_DATA bound to: 0 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter ODELAY_USED bound to: 0 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE1__parameterized1' (16#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6155] done synthesizing module 'phy_ck_iob' (17#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_ck_iob.v:77]
INFO: [Synth 8-6155] done synthesizing module 'phy_clock_io' (18#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_clock_io.v:78]
INFO: [Synth 8-6157] synthesizing module 'phy_data_io' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_data_io.v:77]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter nCWL bound to: 5 - type: integer 
	Parameter WRLVL bound to: ON - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: double 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter IODELAY_HP_MODE bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 
	Parameter nDQS_COL0 bound to: 3 - type: integer 
	Parameter nDQS_COL1 bound to: 5 - type: integer 
	Parameter nDQS_COL2 bound to: 0 - type: integer 
	Parameter nDQS_COL3 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL0 bound to: 24'b000000100000000100000000 
	Parameter DQS_LOC_COL1 bound to: 40'b0000011100000110000001010000010000000011 
	Parameter DQS_LOC_COL2 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL3 bound to: 0 - type: integer 
	Parameter USE_DM_PORT bound to: 0 - type: integer 
	Parameter DM_TO_BYTE_RATIO bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'phy_dqs_iob' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dqs_iob.v:78]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: double 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter IODELAY_HP_MODE bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS_DIFF_OUT' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36374]
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS_DIFF_OUT' (19#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36374]
INFO: [Synth 8-6157] synthesizing module 'IODELAYE1' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38439]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IO - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOADABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter ODELAY_TYPE bound to: VAR_LOADABLE - type: string 
	Parameter ODELAY_VALUE bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IODELAYE1' (20#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38439]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE1__parameterized2' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DDR3_DATA bound to: 0 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter ODELAY_USED bound to: 0 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE1__parameterized2' (20#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE1__parameterized3' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DDR3_DATA bound to: 0 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter ODELAY_USED bound to: 0 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE1__parameterized3' (20#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE1' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38549]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: TRUE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE1' (21#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38549]
INFO: [Synth 8-6157] synthesizing module 'rd_bitslip' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/rd_bitslip.v:80]
	Parameter TCQ bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rd_bitslip' (22#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/rd_bitslip.v:80]
INFO: [Synth 8-6155] done synthesizing module 'phy_dqs_iob' (23#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dqs_iob.v:78]
INFO: [Synth 8-6157] synthesizing module 'phy_dq_iob' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:79]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCWL bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: double 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter IODELAY_HP_MODE bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:274]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (24#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-6155] done synthesizing module 'phy_dq_iob' (25#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:79]
INFO: [Synth 8-6155] done synthesizing module 'phy_data_io' (26#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_data_io.v:77]
INFO: [Synth 8-6157] synthesizing module 'phy_dly_ctrl' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dly_ctrl.v:90]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter nCWL bound to: 5 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter PHASE_DETECT bound to: ON - type: string 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter nDQS_COL0 bound to: 3 - type: integer 
	Parameter nDQS_COL1 bound to: 5 - type: integer 
	Parameter nDQS_COL2 bound to: 0 - type: integer 
	Parameter nDQS_COL3 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL0 bound to: 24'b000000100000000100000000 
	Parameter DQS_LOC_COL1 bound to: 40'b0000011100000110000001010000010000000011 
	Parameter DQS_LOC_COL2 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL3 bound to: 0 - type: integer 
	Parameter DEBUG_PORT bound to: OFF - type: string 
INFO: [Synth 8-6155] done synthesizing module 'phy_dly_ctrl' (27#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dly_ctrl.v:90]
INFO: [Synth 8-6157] synthesizing module 'phy_write' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:81]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter nCWL bound to: 5 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter CLKPERF_DLY_USED bound to: OFF - type: string 
	Parameter DQ_PER_DQS bound to: 8 - type: integer 
	Parameter RST_DLY_NUM bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:553]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:553]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:553]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:553]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:553]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:553]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:553]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:553]
INFO: [Synth 8-6155] done synthesizing module 'phy_write' (28#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:81]
INFO: [Synth 8-6157] synthesizing module 'phy_read' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_read.v:80]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: double 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 
	Parameter nDQS_COL0 bound to: 3 - type: integer 
	Parameter nDQS_COL1 bound to: 5 - type: integer 
	Parameter nDQS_COL2 bound to: 0 - type: integer 
	Parameter nDQS_COL3 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL0 bound to: 24'b000000100000000100000000 
	Parameter DQS_LOC_COL1 bound to: 40'b0000011100000110000001010000010000000011 
	Parameter DQS_LOC_COL2 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL3 bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'phy_rdclk_gen' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rdclk_gen.v:82]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: double 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter nDQS_COL0 bound to: 3 - type: integer 
	Parameter nDQS_COL1 bound to: 5 - type: integer 
	Parameter nDQS_COL2 bound to: 0 - type: integer 
	Parameter nDQS_COL3 bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 
	Parameter RST_OSERDES_SYNC_NUM bound to: 9 - type: integer 
	Parameter EN_CLK_ON_CNT bound to: 8 - type: integer 
	Parameter EN_CLK_OFF_CNT bound to: 8 - type: integer 
	Parameter RST_OFF_CNT bound to: 8 - type: integer 
	Parameter WC_OSERDES_RST_CNT bound to: 8 - type: integer 
	Parameter CLKIN_PERIOD bound to: 2500 - type: integer 
	Parameter CLK_CPT_SKEW_PS bound to: 200 - type: integer 
	Parameter RSYNC_SHIFT_PS bound to: 1450 - type: integer 
	Parameter RSYNC_SHIFT_TAPS bound to: 19.547200 - type: double 
	Parameter RESET_IDLE bound to: 3'b000 
	Parameter RESET_PULSE_WC bound to: 3'b001 
	Parameter RESET_ENABLE_CLK bound to: 3'b010 
	Parameter RESET_DISABLE_CLK bound to: 3'b011 
	Parameter RESET_DEASSERT_RST bound to: 3'b100 
	Parameter RESET_PULSE_CLK bound to: 3'b101 
	Parameter RESET_DONE bound to: 3'b110 
INFO: [Synth 8-6157] synthesizing module 'OSERDESE1__parameterized4' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DDR3_DATA bound to: 0 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ODELAY_USED bound to: 0 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE1__parameterized4' (28#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6157] synthesizing module 'IODELAYE1__parameterized0' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38439]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: O - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter ODELAY_TYPE bound to: VARIABLE - type: string 
	Parameter ODELAY_VALUE bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: CLOCK - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IODELAYE1__parameterized0' (28#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38439]
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1344]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (29#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1344]
INFO: [Synth 8-6157] synthesizing module 'IODELAYE1__parameterized1' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38439]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: O - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter ODELAY_TYPE bound to: VARIABLE - type: string 
	Parameter ODELAY_VALUE bound to: 16 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: CLOCK - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IODELAYE1__parameterized1' (29#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38439]
INFO: [Synth 8-6157] synthesizing module 'BUFR' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1410]
	Parameter BUFR_DIVIDE bound to: 2 - type: string 
	Parameter SIM_DEVICE bound to: VIRTEX6 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFR' (30#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1410]
INFO: [Synth 8-6155] done synthesizing module 'phy_rdclk_gen' (31#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rdclk_gen.v:82]
INFO: [Synth 8-6157] synthesizing module 'phy_rdctrl_sync' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rdctrl_sync.v:80]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter RDPATH_RDY_DLY bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78184]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (32#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78184]
INFO: [Synth 8-6155] done synthesizing module 'phy_rdctrl_sync' (33#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rdctrl_sync.v:80]
INFO: [Synth 8-6157] synthesizing module 'phy_rddata_sync' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rddata_sync.v:79]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter nDQS_COL0 bound to: 3 - type: integer 
	Parameter nDQS_COL1 bound to: 5 - type: integer 
	Parameter nDQS_COL2 bound to: 0 - type: integer 
	Parameter nDQS_COL3 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL0 bound to: 24'b000000100000000100000000 
	Parameter DQS_LOC_COL1 bound to: 40'b0000011100000110000001010000010000000011 
	Parameter DQS_LOC_COL2 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL3 bound to: 0 - type: integer 
	Parameter COL0_VECT_WIDTH bound to: 3 - type: integer 
	Parameter COL1_VECT_WIDTH bound to: 5 - type: integer 
	Parameter COL2_VECT_WIDTH bound to: 1 - type: integer 
	Parameter COL3_VECT_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'circ_buffer' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/circ_buffer.v:89]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BUF_DEPTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 108 - type: integer 
	Parameter SHFTR_MSB bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RAM64X1D' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:70577]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'RAM64X1D' (34#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:70577]
INFO: [Synth 8-6155] done synthesizing module 'circ_buffer' (35#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/circ_buffer.v:89]
INFO: [Synth 8-6157] synthesizing module 'circ_buffer__parameterized0' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/circ_buffer.v:89]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BUF_DEPTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 180 - type: integer 
	Parameter SHFTR_MSB bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'circ_buffer__parameterized0' (35#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/circ_buffer.v:89]
INFO: [Synth 8-6155] done synthesizing module 'phy_rddata_sync' (36#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rddata_sync.v:79]
INFO: [Synth 8-6155] done synthesizing module 'phy_read' (37#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_read.v:80]
INFO: [Synth 8-6157] synthesizing module 'phy_rdlvl' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rdlvl.v:79]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: double 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter PD_TAP_REQ bound to: 0 - type: integer 
	Parameter nCL bound to: 5 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter MIN_EYE_SIZE bound to: 3 - type: integer 
	Parameter PIPE_WAIT_CNT bound to: 16 - type: integer 
	Parameter CAL_PAT_LEN bound to: 8 - type: integer 
	Parameter RD_SHIFT_LEN bound to: 2 - type: integer 
	Parameter IODELAY_TAP_RES bound to: 78 - type: integer 
	Parameter TBY4_TAPS bound to: 8 - type: integer 
	Parameter MAX_RD_DLY_CNT bound to: 32 - type: integer 
	Parameter RDEN_WAIT_CNT bound to: 8 - type: integer 
	Parameter RDEN_DELAY_OFFSET bound to: 5 - type: integer 
	Parameter DETECT_EDGE_SAMPLE_CNT0 bound to: 12'b111111111111 
	Parameter DETECT_EDGE_SAMPLE_CNT1 bound to: 12'b000000000001 
	Parameter IODELAY_TAP_LEN bound to: 32 - type: integer 
	Parameter PD_HALF_TAP bound to: 0 - type: integer 
	Parameter CAL1_IDLE bound to: 5'b00000 
	Parameter CAL1_NEW_DQS_WAIT bound to: 5'b00001 
	Parameter CAL1_IDEL_STORE_FIRST bound to: 5'b00010 
	Parameter CAL1_DETECT_EDGE bound to: 5'b00011 
	Parameter CAL1_IDEL_STORE_OLD bound to: 5'b00100 
	Parameter CAL1_IDEL_INC_CPT bound to: 5'b00101 
	Parameter CAL1_IDEL_INC_CPT_WAIT bound to: 5'b00110 
	Parameter CAL1_CALC_IDEL bound to: 5'b00111 
	Parameter CAL1_IDEL_DEC_CPT bound to: 5'b01000 
	Parameter CAL1_NEXT_DQS bound to: 5'b01001 
	Parameter CAL1_DONE bound to: 5'b01010 
	Parameter CAL1_RST_CPT bound to: 5'b01011 
	Parameter CAL1_DETECT_EDGE_DQ bound to: 5'b01100 
	Parameter CAL1_IDEL_INC_DQ bound to: 5'b01101 
	Parameter CAL1_IDEL_INC_DQ_WAIT bound to: 5'b01110 
	Parameter CAL1_CALC_IDEL_DQ bound to: 5'b01111 
	Parameter CAL1_IDEL_INC_DQ_CPT bound to: 5'b10000 
	Parameter CAL1_IDEL_INC_PD_CPT bound to: 5'b10001 
	Parameter CAL1_IDEL_PD_ADJ bound to: 5'b10010 
	Parameter CAL1_SKIP_RDLVL_INC_IDEL bound to: 5'b11111 
	Parameter CAL2_IDLE bound to: 3'b000 
	Parameter CAL2_READ_WAIT bound to: 3'b001 
	Parameter CAL2_DETECT_MATCH bound to: 3'b010 
	Parameter CAL2_BITSLIP_WAIT bound to: 3'b011 
	Parameter CAL2_NEXT_DQS bound to: 3'b100 
	Parameter CAL2_DONE bound to: 3'b101 
	Parameter CAL2_ERROR_TO bound to: 3'b110 
	Parameter CAL_CLKDIV_IDLE bound to: 4'b0000 
	Parameter CAL_CLKDIV_NEW_DQS_WAIT bound to: 4'b0001 
	Parameter CAL_CLKDIV_IDEL_STORE_REF bound to: 4'b0010 
	Parameter CAL_CLKDIV_DETECT_EDGE bound to: 4'b0011 
	Parameter CAL_CLKDIV_IDEL_INCDEC_RSYNC bound to: 4'b0100 
	Parameter CAL_CLKDIV_IDEL_INCDEC_RSYNC_WAIT bound to: 4'b0101 
	Parameter CAL_CLKDIV_IDEL_SET_MIDPT_RSYNC bound to: 4'b0110 
	Parameter CAL_CLKDIV_NEXT_CHECK bound to: 4'b0111 
	Parameter CAL_CLKDIV_NEXT_DQS bound to: 4'b1000 
	Parameter CAL_CLKDIV_DONE bound to: 4'b1001 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rdlvl.v:1108]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rdlvl.v:1704]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rdlvl.v:1936]
INFO: [Synth 8-6155] done synthesizing module 'phy_rdlvl' (38#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rdlvl.v:79]
INFO: [Synth 8-6155] done synthesizing module 'phy_top' (39#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_top.v:82]
WARNING: [Synth 8-7071] port 'ddr_parity' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_wr_dqs_tap_set' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_wr_dq_tap_set' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_wr_tap_set_en' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_wrlvl_start' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_wrlvl_done' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_wrlvl_err' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_wl_dqs_inverted' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_wr_calib_clk_delay' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_wl_odelay_dqs_tap_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_wl_odelay_dq_tap_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_tap_cnt_during_wrlvl' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_wl_edge_detect_valid' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_rd_data_edge_detect' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_rdlvl_start' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_rdlvl_done' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_rdlvl_err' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_cpt_first_edge_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_cpt_second_edge_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_rd_bitslip_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_rd_clkdly_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_rd_active_dly' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_rd_data' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_idel_up_all' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_idel_down_all' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_idel_up_cpt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_idel_down_cpt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_idel_up_rsync' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_idel_down_rsync' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_sel_idel_cpt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_sel_all_idel_cpt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_sel_idel_rsync' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_sel_all_idel_rsync' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_cpt_tap_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_rsync_tap_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_dqs_tap_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_dq_tap_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_pd_off' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_pd_maintain_off' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_pd_maintain_0_only' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_pd_inc_cpt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_pd_dec_cpt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_pd_inc_dqs' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_pd_dec_dqs' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_pd_disab_hyst' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_pd_disab_hyst_0' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_pd_msb_sel' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_pd_byte_sel' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_inc_rd_fps' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_dec_rd_fps' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_phy_pd' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_phy_read' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_phy_rdlvl' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7071] port 'dbg_phy_top' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
WARNING: [Synth 8-7023] instance 'xil_phy' of module 'phy_top' has 109 connections declared, but only 55 given [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
INFO: [Synth 8-6157] synthesizing module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/ddr4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_0' (40#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/ddr4_0_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 'c0_ddr4_adr' does not match port width (17) of module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:382]
WARNING: [Synth 8-689] width (1) of port connection 'c0_ddr4_ba' does not match port width (2) of module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:383]
WARNING: [Synth 8-689] width (1) of port connection 'rdData' does not match port width (512) of module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:400]
WARNING: [Synth 8-689] width (1) of port connection 'rdDataAddr' does not match port width (5) of module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:401]
WARNING: [Synth 8-689] width (1) of port connection 'wrDataAddr' does not match port width (5) of module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:406]
WARNING: [Synth 8-689] width (1) of port connection 'tCWL' does not match port width (6) of module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:434]
WARNING: [Synth 8-689] width (1) of port connection 'dbg_bus' does not match port width (512) of module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:436]
INFO: [Synth 8-6157] synthesizing module 'softMC' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:6]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 16 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'maint_ctrl_top' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:4]
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'maint_ctrl' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:73]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
	Parameter MAINT_PRESCALER_DIV bound to: 40 - type: integer 
	Parameter MAINT_PRESCALER_WIDTH bound to: 6 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'maint_ctrl' (41#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:73]
INFO: [Synth 8-6157] synthesizing module 'periodic_rd_ctrl' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:119]
	Parameter tCK bound to: 2500 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter PERIODIC_RD_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'periodic_rd_ctrl' (42#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:119]
INFO: [Synth 8-6157] synthesizing module 'zq_calib_ctrl' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:175]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD_NS bound to: 200 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter ZQ_TIMER_WIDTH bound to: 20 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_tick' should be on the sensitivity list [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:209]
INFO: [Synth 8-6155] done synthesizing module 'zq_calib_ctrl' (43#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:175]
INFO: [Synth 8-6157] synthesizing module 'autoref_ctrl' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:242]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'autoref_ctrl' (44#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:242]
INFO: [Synth 8-6155] done synthesizing module 'maint_ctrl_top' (45#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:4]
INFO: [Synth 8-6157] synthesizing module 'maint_handler' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:5]
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter HIGH bound to: 1'b1 
	Parameter LOW bound to: 1'b0 
	Parameter PR_RD_IO bound to: 4'b0000 
	Parameter PR_RD_PRE bound to: 4'b0001 
	Parameter PR_RD_WAIT_PRE bound to: 4'b0010 
	Parameter PR_RD_ACT bound to: 4'b0011 
	Parameter PR_RD_WAIT_ACT bound to: 4'b0100 
	Parameter PR_RD_READ bound to: 4'b0101 
	Parameter PR_RD_WAIT_READ bound to: 4'b0110 
	Parameter PR_RD_PRE2 bound to: 4'b0111 
	Parameter PR_RD_WAIT_PRE2 bound to: 4'b1000 
	Parameter PR_RD_WR_IO bound to: 4'b1001 
	Parameter MAINT_FIN bound to: 4'b1010 
	Parameter ZQ_PRE bound to: 4'b0000 
	Parameter ZQ_WAIT_PRE bound to: 4'b0001 
	Parameter ZQ_ZQ bound to: 4'b0010 
	Parameter ZQ_WAIT_ZQ bound to: 4'b0011 
	Parameter AREF_PRE bound to: 4'b0000 
	Parameter AREF_WAIT_PRE bound to: 4'b0001 
	Parameter AREF_REF bound to: 4'b0010 
	Parameter AREF_WAIT_REF bound to: 4'b0011 
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:112]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:134]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:156]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:177]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:97]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:217]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:239]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:212]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:272]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:294]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:267]
INFO: [Synth 8-6155] done synthesizing module 'maint_handler' (46#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:5]
INFO: [Synth 8-6157] synthesizing module 'autoref_config' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/autoref_config.v:4]
INFO: [Synth 8-6155] done synthesizing module 'autoref_config' (47#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/autoref_config.v:4]
INFO: [Synth 8-6157] synthesizing module 'instr_receiver' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_receiver.v:5]
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_APP bound to: 2'b01 
	Parameter STATE_MAINT bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_receiver.v:52]
INFO: [Synth 8-6155] done synthesizing module 'instr_receiver' (48#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_receiver.v:5]
INFO: [Synth 8-6157] synthesizing module 'instr_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/instr_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'instr_fifo' (49#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/instr_fifo_stub.v:6]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr0_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:171]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr0_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:171]
WARNING: [Synth 8-7023] instance 'i_instr0_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:171]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr1_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:182]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr1_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:182]
WARNING: [Synth 8-7023] instance 'i_instr1_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:182]
INFO: [Synth 8-6157] synthesizing module 'iseq_dispatcher' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/iseq_dispatcher.v:3]
	Parameter ROW_WIDTH bound to: 16 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipe_reg' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/pipe_reg.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipe_reg' (50#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/pipe_reg.v:3]
INFO: [Synth 8-6157] synthesizing module 'instr_dispatcher' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_dispatcher.v:5]
	Parameter ROW_WIDTH bound to: 16 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter HIGH bound to: 1'b1 
	Parameter LOW bound to: 1'b0 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_dispatcher.v:171]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_dispatcher.v:238]
INFO: [Synth 8-6157] synthesizing module 'instr_decoder' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_decoder.v:5]
	Parameter ROW_WIDTH bound to: 16 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter LOW bound to: 1'b0 
	Parameter HIGH bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'instr_decoder' (51#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_decoder.v:5]
INFO: [Synth 8-6155] done synthesizing module 'instr_dispatcher' (52#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_dispatcher.v:5]
INFO: [Synth 8-6155] done synthesizing module 'iseq_dispatcher' (53#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/iseq_dispatcher.v:3]
INFO: [Synth 8-6157] synthesizing module 'rdback_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/rdback_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rdback_fifo' (54#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/rdback_fifo_stub.v:6]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'rdback_fifo' is unconnected for instance 'i_rdback_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:258]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'rdback_fifo' is unconnected for instance 'i_rdback_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:258]
WARNING: [Synth 8-7023] instance 'i_rdback_fifo' of module 'rdback_fifo' has 11 connections declared, but only 9 given [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:258]
INFO: [Synth 8-6157] synthesizing module 'read_capturer' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/read_capturer.v:3]
	Parameter DQ_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'read_capturer' (55#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/read_capturer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'softMC' (56#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:6]
INFO: [Synth 8-6157] synthesizing module 'riffa_top_v6_pcie_v2_5' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_top_v6_pcie_v2_5.v:53]
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTXE1' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33232]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter REFCLKOUT_DLY bound to: 10'b0000000000 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTXE1' (57#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33232]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (58#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
INFO: [Synth 8-6157] synthesizing module 'FDCP' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13542]
	Parameter INIT bound to: 1'b1 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDCP' (59#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13542]
INFO: [Synth 8-6157] synthesizing module 'pcie_endpoint' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_endpoint.v:63]
	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
	Parameter BAR0 bound to: -1024 - type: integer 
	Parameter BAR1 bound to: 0 - type: integer 
	Parameter BAR2 bound to: 0 - type: integer 
	Parameter BAR3 bound to: 0 - type: integer 
	Parameter BAR4 bound to: 0 - type: integer 
	Parameter BAR5 bound to: 0 - type: integer 
	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
	Parameter CLASS_CODE bound to: 24'b000001010000000000000000 
	Parameter CMD_INTX_IMPLEMENTED bound to: TRUE - type: string 
	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
	Parameter DEVICE_ID bound to: 16'b0110000000011000 
	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_CAP_ON bound to: TRUE - type: string 
	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: FALSE - type: string 
	Parameter EXPANSION_ROM bound to: 0 - type: integer 
	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
	Parameter HEADER_TYPE bound to: 8'b00000000 
	Parameter INTERRUPT_PIN bound to: 8'b00000001 
	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000100110 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: TRUE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
	Parameter MSI_CAP_ON bound to: TRUE - type: string 
	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
	Parameter MSIX_CAP_ON bound to: FALSE - type: string 
	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
	Parameter PCIE_CAP_INT_MSG_NUM bound to: 5'b00001 
	Parameter PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PCIE_DRP_ENABLE bound to: FALSE - type: string 
	Parameter PIPE_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter PM_CAP_DSI bound to: FALSE - type: string 
	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_NEXTPTR bound to: 8'b01001000 
	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
	Parameter PM_DATA_SCALE0 bound to: 2'b00 
	Parameter PM_DATA_SCALE1 bound to: 2'b00 
	Parameter PM_DATA_SCALE2 bound to: 2'b00 
	Parameter PM_DATA_SCALE3 bound to: 2'b00 
	Parameter PM_DATA_SCALE4 bound to: 2'b00 
	Parameter PM_DATA_SCALE5 bound to: 2'b00 
	Parameter PM_DATA_SCALE6 bound to: 2'b00 
	Parameter PM_DATA_SCALE7 bound to: 2'b00 
	Parameter PM_DATA0 bound to: 8'b00000000 
	Parameter PM_DATA1 bound to: 8'b00000000 
	Parameter PM_DATA2 bound to: 8'b00000000 
	Parameter PM_DATA3 bound to: 8'b00000000 
	Parameter PM_DATA4 bound to: 8'b00000000 
	Parameter PM_DATA5 bound to: 8'b00000000 
	Parameter PM_DATA6 bound to: 8'b00000000 
	Parameter PM_DATA7 bound to: 8'b00000000 
	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
	Parameter REVISION_ID bound to: 8'b00000000 
	Parameter SPARE_BIT0 bound to: 0 - type: integer 
	Parameter SUBSYSTEM_ID bound to: 16'b0000000000000111 
	Parameter SUBSYSTEM_VENDOR_ID bound to: 16'b0001000011101110 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter VC_BASE_PTR bound to: 12'b000000000000 
	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VC_CAP_ON bound to: FALSE - type: string 
	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
	Parameter VC0_TOTAL_CREDITS_CD bound to: 850 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CH bound to: 72 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPH bound to: 4 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PD bound to: 64 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PH bound to: 4 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
	Parameter VENDOR_ID bound to: 16'b0001000011101110 
	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
	Parameter AER_BASE_PTR bound to: 12'b000100101000 
	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
	Parameter AER_CAP_INT_MSG_NUM_MSI bound to: 5'b01010 
	Parameter AER_CAP_INT_MSG_NUM_MSIX bound to: 5'b10101 
	Parameter AER_CAP_NEXTPTR bound to: 12'b000101100000 
	Parameter AER_CAP_ON bound to: FALSE - type: string 
	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: TRUE - type: string 
	Parameter AER_CAP_VERSION bound to: 4'b0001 
	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
	Parameter DSN_CAP_VERSION bound to: 4'b0001 
	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
	Parameter INFER_EI bound to: 5'b01100 
	Parameter IS_SWITCH bound to: FALSE - type: string 
	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
	Parameter LINK_CAP_ASPM_SUPPORT bound to: 1 - type: integer 
	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_RSVD_23_22 bound to: 0 - type: integer 
	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
	Parameter MSI_BASE_PTR bound to: 8'b01001000 
	Parameter MSI_CAP_ID bound to: 8'b00000101 
	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
	Parameter MSIX_CAP_ID bound to: 8'b00010001 
	Parameter MSIX_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_COMCLK_GEN2 bound to: 254 - type: integer 
	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
	Parameter PCIE_REVISION bound to: 2 - type: integer 
	Parameter PGL0_LANE bound to: 0 - type: integer 
	Parameter PGL1_LANE bound to: 1 - type: integer 
	Parameter PGL2_LANE bound to: 2 - type: integer 
	Parameter PGL3_LANE bound to: 3 - type: integer 
	Parameter PGL4_LANE bound to: 4 - type: integer 
	Parameter PGL5_LANE bound to: 5 - type: integer 
	Parameter PGL6_LANE bound to: 6 - type: integer 
	Parameter PGL7_LANE bound to: 7 - type: integer 
	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PM_BASE_PTR bound to: 8'b01000000 
	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
	Parameter PM_CAP_ID bound to: 8'b00000001 
	Parameter PM_CAP_ON bound to: TRUE - type: string 
	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
	Parameter RECRC_CHK bound to: 0 - type: integer 
	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter TL_RBYPASS bound to: FALSE - type: string 
	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter UR_INV_REQ bound to: TRUE - type: string 
	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
	Parameter VC_CAP_VERSION bound to: 4'b0001 
	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
INFO: [Synth 8-6157] synthesizing module 'FDCP__parameterized0' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13542]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDCP__parameterized0' (59#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13542]
INFO: [Synth 8-6157] synthesizing module 'axi_basic_top' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_top.v:69]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: V6 - type: string 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_basic_rx' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx.v:71]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: V6 - type: string 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_basic_rx_pipeline' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx_pipeline.v:71]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: V6 - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_basic_rx_pipeline' (60#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx_pipeline.v:71]
INFO: [Synth 8-6157] synthesizing module 'axi_basic_rx_null_gen' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx_null_gen.v:72]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter INTERFACE_WIDTH_DWORDS bound to: 11'b00000000010 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter IN_PACKET bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx_null_gen.v:247]
INFO: [Synth 8-6155] done synthesizing module 'axi_basic_rx_null_gen' (61#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx_null_gen.v:72]
INFO: [Synth 8-6155] done synthesizing module 'axi_basic_rx' (62#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx.v:71]
INFO: [Synth 8-6157] synthesizing module 'axi_basic_tx' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx.v:71]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: V6 - type: string 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_basic_tx_thrtl_ctl' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx_thrtl_ctl.v:72]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: V6 - type: string 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter TBUF_AV_MIN bound to: 1 - type: integer 
	Parameter TBUF_AV_GAP bound to: 2 - type: integer 
	Parameter TBUF_GAP_TIME bound to: 1 - type: integer 
	Parameter TCFG_LATENCY_TIME bound to: 2'b10 
	Parameter TCFG_GNT_PIPE_STAGES bound to: 3 - type: integer 
	Parameter LINKSTATE_L0 bound to: 3'b000 
	Parameter LINKSTATE_PPM_L1 bound to: 3'b001 
	Parameter LINKSTATE_PPM_L1_TRANS bound to: 3'b101 
	Parameter LINKSTATE_PPM_L23R_TRANS bound to: 3'b110 
	Parameter PM_ENTER_L1 bound to: 8'b00100000 
	Parameter POWERSTATE_D0 bound to: 2'b00 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter THROTTLE bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx_thrtl_ctl.v:573]
INFO: [Synth 8-6155] done synthesizing module 'axi_basic_tx_thrtl_ctl' (63#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx_thrtl_ctl.v:72]
INFO: [Synth 8-6157] synthesizing module 'axi_basic_tx_pipeline' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx_pipeline.v:72]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_basic_tx_pipeline' (64#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx_pipeline.v:72]
INFO: [Synth 8-6155] done synthesizing module 'axi_basic_tx' (65#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx.v:71]
INFO: [Synth 8-6155] done synthesizing module 'axi_basic_top' (66#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_top.v:69]
INFO: [Synth 8-6157] synthesizing module 'pcie_reset_delay_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_reset_delay_v6.v:62]
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter TBIT bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie_reset_delay_v6' (67#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_reset_delay_v6.v:62]
INFO: [Synth 8-6157] synthesizing module 'pcie_clocking_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_clocking_v6.v:61]
	Parameter IS_ENDPOINT bound to: TRUE - type: string 
	Parameter CAP_LINK_WIDTH bound to: 6'b001000 
	Parameter CAP_LINK_SPEED bound to: 4'b0001 
	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter mmcm_clockin_period bound to: 10 - type: integer 
	Parameter mmcm_clockfb_mult bound to: 10 - type: integer 
	Parameter mmcm_divclk_divide bound to: 1 - type: integer 
	Parameter mmcm_clock0_div bound to: 4 - type: integer 
	Parameter mmcm_clock1_div bound to: 8 - type: integer 
	Parameter mmcm_clock2_div bound to: 2 - type: integer 
	Parameter mmcm_clock3_div bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MMCM_ADV__parameterized0' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:40730]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 4.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLOCK_HOLD bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCM_ADV__parameterized0' (67#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:40730]
INFO: [Synth 8-6155] done synthesizing module 'pcie_clocking_v6' (68#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_clocking_v6.v:61]
INFO: [Synth 8-6157] synthesizing module 'pcie_2_0_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_2_0_v6.v:60]
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
	Parameter PIPE_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter AER_BASE_PTR bound to: 12'b000100101000 
	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
	Parameter AER_CAP_INT_MSG_NUM_MSI bound to: 5'b01010 
	Parameter AER_CAP_INT_MSG_NUM_MSIX bound to: 5'b10101 
	Parameter AER_CAP_NEXTPTR bound to: 12'b000101100000 
	Parameter AER_CAP_ON bound to: FALSE - type: string 
	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: TRUE - type: string 
	Parameter AER_CAP_VERSION bound to: 4'b0001 
	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
	Parameter BAR0 bound to: -1024 - type: integer 
	Parameter BAR1 bound to: 0 - type: integer 
	Parameter BAR2 bound to: 0 - type: integer 
	Parameter BAR3 bound to: 0 - type: integer 
	Parameter BAR4 bound to: 0 - type: integer 
	Parameter BAR5 bound to: 0 - type: integer 
	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
	Parameter CLASS_CODE bound to: 24'b000001010000000000000000 
	Parameter CMD_INTX_IMPLEMENTED bound to: TRUE - type: string 
	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEVICE_ID bound to: 16'b0110000000011000 
	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_CAP_ON bound to: TRUE - type: string 
	Parameter DSN_CAP_VERSION bound to: 4'b0001 
	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: FALSE - type: string 
	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
	Parameter EXPANSION_ROM bound to: 0 - type: integer 
	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
	Parameter HEADER_TYPE bound to: 8'b00000000 
	Parameter INFER_EI bound to: 5'b01100 
	Parameter INTERRUPT_PIN bound to: 8'b00000001 
	Parameter IS_SWITCH bound to: FALSE - type: string 
	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
	Parameter LINK_CAP_ASPM_SUPPORT bound to: 1 - type: integer 
	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter LINK_CAP_RSVD_23_22 bound to: 0 - type: integer 
	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000100110 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: TRUE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter MSI_BASE_PTR bound to: 8'b01001000 
	Parameter MSI_CAP_ID bound to: 8'b00000101 
	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter MSI_CAP_ON bound to: TRUE - type: string 
	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
	Parameter MSIX_CAP_ID bound to: 8'b00010001 
	Parameter MSIX_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter MSIX_CAP_ON bound to: FALSE - type: string 
	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_COMCLK_GEN2 bound to: 254 - type: integer 
	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
	Parameter PCIE_CAP_INT_MSG_NUM bound to: 5'b00001 
	Parameter PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
	Parameter PCIE_REVISION bound to: 2 - type: integer 
	Parameter PGL0_LANE bound to: 0 - type: integer 
	Parameter PGL1_LANE bound to: 1 - type: integer 
	Parameter PGL2_LANE bound to: 2 - type: integer 
	Parameter PGL3_LANE bound to: 3 - type: integer 
	Parameter PGL4_LANE bound to: 4 - type: integer 
	Parameter PGL5_LANE bound to: 5 - type: integer 
	Parameter PGL6_LANE bound to: 6 - type: integer 
	Parameter PGL7_LANE bound to: 7 - type: integer 
	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PM_BASE_PTR bound to: 8'b01000000 
	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
	Parameter PM_CAP_DSI bound to: FALSE - type: string 
	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_ID bound to: 8'b00000001 
	Parameter PM_CAP_NEXTPTR bound to: 8'b01001000 
	Parameter PM_CAP_ON bound to: TRUE - type: string 
	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
	Parameter PM_DATA_SCALE0 bound to: 2'b00 
	Parameter PM_DATA_SCALE1 bound to: 2'b00 
	Parameter PM_DATA_SCALE2 bound to: 2'b00 
	Parameter PM_DATA_SCALE3 bound to: 2'b00 
	Parameter PM_DATA_SCALE4 bound to: 2'b00 
	Parameter PM_DATA_SCALE5 bound to: 2'b00 
	Parameter PM_DATA_SCALE6 bound to: 2'b00 
	Parameter PM_DATA_SCALE7 bound to: 2'b00 
	Parameter PM_DATA0 bound to: 8'b00000000 
	Parameter PM_DATA1 bound to: 8'b00000000 
	Parameter PM_DATA2 bound to: 8'b00000000 
	Parameter PM_DATA3 bound to: 8'b00000000 
	Parameter PM_DATA4 bound to: 8'b00000000 
	Parameter PM_DATA5 bound to: 8'b00000000 
	Parameter PM_DATA6 bound to: 8'b00000000 
	Parameter PM_DATA7 bound to: 8'b00000000 
	Parameter RECRC_CHK bound to: 0 - type: integer 
	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
	Parameter REVISION_ID bound to: 8'b00000000 
	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
	Parameter SPARE_BIT0 bound to: 0 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter SUBSYSTEM_ID bound to: 16'b0000000000000111 
	Parameter SUBSYSTEM_VENDOR_ID bound to: 16'b0001000011101110 
	Parameter TL_RBYPASS bound to: FALSE - type: string 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
	Parameter UR_INV_REQ bound to: TRUE - type: string 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter VC_BASE_PTR bound to: 12'b000000000000 
	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VC_CAP_ON bound to: FALSE - type: string 
	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
	Parameter VC_CAP_VERSION bound to: 4'b0001 
	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
	Parameter VC0_TOTAL_CREDITS_CD bound to: 850 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CH bound to: 72 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPH bound to: 4 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PD bound to: 64 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PH bound to: 4 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
	Parameter VENDOR_ID bound to: 16'b0001000011101110 
	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
INFO: [Synth 8-6157] synthesizing module 'PCIE_2_0' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:93518]
	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ON bound to: FALSE - type: string 
	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: TRUE - type: string 
	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
	Parameter CMD_INTX_IMPLEMENTED bound to: TRUE - type: string 
	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DSN_CAP_ON bound to: TRUE - type: string 
	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: FALSE - type: string 
	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
	Parameter IS_SWITCH bound to: FALSE - type: string 
	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: TRUE - type: string 
	Parameter MSIX_CAP_ON bound to: FALSE - type: string 
	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
	Parameter MSI_CAP_ON bound to: TRUE - type: string 
	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_DSI bound to: FALSE - type: string 
	Parameter PM_CAP_ON bound to: TRUE - type: string 
	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter TL_RBYPASS bound to: FALSE - type: string 
	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter UR_INV_REQ bound to: TRUE - type: string 
	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
	Parameter VC_CAP_ON bound to: FALSE - type: string 
	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter AER_BASE_PTR bound to: 12'b000100101000 
	Parameter AER_CAP_NEXTPTR bound to: 12'b000101100000 
	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VC_BASE_PTR bound to: 12'b000000000000 
	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000100110 
	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
	Parameter DEVICE_ID bound to: 16'b0110000000011000 
	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
	Parameter SUBSYSTEM_ID bound to: 16'b0000000000000111 
	Parameter SUBSYSTEM_VENDOR_ID bound to: 16'b0001000011101110 
	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
	Parameter VENDOR_ID bound to: 16'b0001000011101110 
	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
	Parameter PM_DATA_SCALE0 bound to: 2'b00 
	Parameter PM_DATA_SCALE1 bound to: 2'b00 
	Parameter PM_DATA_SCALE2 bound to: 2'b00 
	Parameter PM_DATA_SCALE3 bound to: 2'b00 
	Parameter PM_DATA_SCALE4 bound to: 2'b00 
	Parameter PM_DATA_SCALE5 bound to: 2'b00 
	Parameter PM_DATA_SCALE6 bound to: 2'b00 
	Parameter PM_DATA_SCALE7 bound to: 2'b00 
	Parameter CLASS_CODE bound to: 24'b000001010000000000000000 
	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter BAR0 bound to: -1024 - type: integer 
	Parameter BAR1 bound to: 0 - type: integer 
	Parameter BAR2 bound to: 0 - type: integer 
	Parameter BAR3 bound to: 0 - type: integer 
	Parameter BAR4 bound to: 0 - type: integer 
	Parameter BAR5 bound to: 0 - type: integer 
	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
	Parameter EXPANSION_ROM bound to: 0 - type: integer 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter AER_CAP_VERSION bound to: 4'b0001 
	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
	Parameter DSN_CAP_VERSION bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
	Parameter VC_CAP_VERSION bound to: 4'b0001 
	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
	Parameter AER_CAP_INT_MSG_NUM_MSI bound to: 5'b01010 
	Parameter AER_CAP_INT_MSG_NUM_MSIX bound to: 5'b10101 
	Parameter INFER_EI bound to: 5'b01100 
	Parameter PCIE_CAP_INT_MSG_NUM bound to: 5'b00001 
	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter HEADER_TYPE bound to: 8'b00000000 
	Parameter INTERRUPT_PIN bound to: 8'b00000001 
	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
	Parameter MSIX_CAP_ID bound to: 8'b00010001 
	Parameter MSIX_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter MSI_BASE_PTR bound to: 8'b01001000 
	Parameter MSI_CAP_ID bound to: 8'b00000101 
	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
	Parameter PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PM_BASE_PTR bound to: 8'b01000000 
	Parameter PM_CAP_ID bound to: 8'b00000001 
	Parameter PM_CAP_NEXTPTR bound to: 8'b01001000 
	Parameter PM_DATA0 bound to: 8'b00000000 
	Parameter PM_DATA1 bound to: 8'b00000000 
	Parameter PM_DATA2 bound to: 8'b00000000 
	Parameter PM_DATA3 bound to: 8'b00000000 
	Parameter PM_DATA4 bound to: 8'b00000000 
	Parameter PM_DATA5 bound to: 8'b00000000 
	Parameter PM_DATA6 bound to: 8'b00000000 
	Parameter PM_DATA7 bound to: 8'b00000000 
	Parameter REVISION_ID bound to: 8'b00000000 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
	Parameter LINK_CAP_ASPM_SUPPORT bound to: 1 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_RSVD_23_22 bound to: 0 - type: integer 
	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_COMCLK_GEN2 bound to: 254 - type: integer 
	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
	Parameter PCIE_REVISION bound to: 2 - type: integer 
	Parameter PGL0_LANE bound to: 0 - type: integer 
	Parameter PGL1_LANE bound to: 1 - type: integer 
	Parameter PGL2_LANE bound to: 2 - type: integer 
	Parameter PGL3_LANE bound to: 3 - type: integer 
	Parameter PGL4_LANE bound to: 4 - type: integer 
	Parameter PGL5_LANE bound to: 5 - type: integer 
	Parameter PGL6_LANE bound to: 6 - type: integer 
	Parameter PGL7_LANE bound to: 7 - type: integer 
	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
	Parameter RECRC_CHK bound to: 0 - type: integer 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
	Parameter SPARE_BIT0 bound to: 0 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CD bound to: 850 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CH bound to: 72 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPH bound to: 4 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PD bound to: 64 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PH bound to: 4 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PCIE_2_0' (69#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:93518]
INFO: [Synth 8-6157] synthesizing module 'pcie_pipe_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_v6.v:61]
	Parameter NO_OF_LANES bound to: 6'b001000 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter PIPE_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter Tc2o bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie_pipe_lane_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_lane_v6.v:62]
	Parameter PIPE_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie_pipe_lane_v6' (70#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_lane_v6.v:62]
INFO: [Synth 8-6157] synthesizing module 'pcie_pipe_misc_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_misc_v6.v:62]
	Parameter PIPE_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie_pipe_misc_v6' (71#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_misc_v6.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_pipe_v6' (72#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_v6.v:61]
INFO: [Synth 8-6157] synthesizing module 'pcie_gtx_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_gtx_v6.v:61]
	Parameter TCQ bound to: 1 - type: integer 
	Parameter NO_OF_LANES bound to: 6'b001000 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
INFO: [Synth 8-6157] synthesizing module 'gtx_wrapper_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:62]
	Parameter NO_OF_LANES bound to: 6'b001000 
	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter GTX_PLL_DIVSEL_FB bound to: 5 - type: integer 
	Parameter SIMULATION bound to: 0 - type: integer 
	Parameter RXPLL_CP_CFG bound to: 8'b00000101 
	Parameter TXPLL_CP_CFG bound to: 8'b00000101 
	Parameter RX_CLK25_DIVIDER bound to: 4 - type: integer 
	Parameter TX_CLK25_DIVIDER bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'GTX_DRP_CHANALIGN_FIX_3752_V6' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/gtx_drp_chanalign_fix_3752_v6.v:62]
	Parameter TCQ bound to: 1 - type: integer 
	Parameter C_SIMULATION bound to: 0 - type: integer 
	Parameter DRP_IDLE_FTS bound to: 1 - type: integer 
	Parameter DRP_IDLE_TS1 bound to: 2 - type: integer 
	Parameter DRP_RESET bound to: 3 - type: integer 
	Parameter DRP_WRITE_FTS bound to: 6 - type: integer 
	Parameter DRP_WRITE_DONE_FTS bound to: 7 - type: integer 
	Parameter DRP_WRITE_TS1 bound to: 8 - type: integer 
	Parameter DRP_WRITE_DONE_TS1 bound to: 9 - type: integer 
	Parameter DRP_COM bound to: 10'b0110111100 
	Parameter DRP_FTS bound to: 10'b0100111100 
	Parameter DRP_TS1 bound to: 10'b0001001010 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/gtx_drp_chanalign_fix_3752_v6.v:156]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/gtx_drp_chanalign_fix_3752_v6.v:203]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/gtx_drp_chanalign_fix_3752_v6.v:139]
INFO: [Synth 8-6155] done synthesizing module 'GTX_DRP_CHANALIGN_FIX_3752_V6' (73#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/gtx_drp_chanalign_fix_3752_v6.v:62]
INFO: [Synth 8-6157] synthesizing module 'GTX_RX_VALID_FILTER_V6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_rx_valid_filter_v6.v:57]
	Parameter CLK_COR_MIN_LAT bound to: 28 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter EIOS_DET_IDL bound to: 5'b00001 
	Parameter EIOS_DET_NO_STR0 bound to: 5'b00010 
	Parameter EIOS_DET_STR0 bound to: 5'b00100 
	Parameter EIOS_DET_STR1 bound to: 5'b01000 
	Parameter EIOS_DET_DONE bound to: 5'b10000 
	Parameter EIOS_COM bound to: 8'b10111100 
	Parameter EIOS_IDL bound to: 8'b01111100 
	Parameter FTSOS_COM bound to: 8'b10111100 
	Parameter FTSOS_FTS bound to: 8'b00111100 
	Parameter USER_RXVLD_IDL bound to: 4'b0001 
	Parameter USER_RXVLD_EI bound to: 4'b0010 
	Parameter USER_RXVLD_EI_DB0 bound to: 4'b0100 
	Parameter USER_RXVLD_EI_DB1 bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_rx_valid_filter_v6.v:174]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_rx_valid_filter_v6.v:249]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78034]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (74#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78034]
INFO: [Synth 8-6155] done synthesizing module 'GTX_RX_VALID_FILTER_V6' (75#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_rx_valid_filter_v6.v:57]
INFO: [Synth 8-6157] synthesizing module 'GTX_TX_SYNC_RATE_V6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_tx_sync_rate_v6.v:58]
	Parameter TCQ bound to: 1 - type: integer 
	Parameter C_SIMULATION bound to: 0 - type: integer 
	Parameter IDLE bound to: 25'b0000000000000000000000001 
	Parameter PHASEALIGN bound to: 25'b0000000000000000000000010 
	Parameter RATECHANGE_DIVRESET bound to: 25'b0000000000000000000000100 
	Parameter RATECHANGE_DIVRESET_POST bound to: 25'b0000000000000000000001000 
	Parameter RATECHANGE_ENPMADISABLE bound to: 25'b0000000000000000000010000 
	Parameter RATECHANGE_ENPMADISABLE_POST bound to: 25'b0000000000000000000100000 
	Parameter RATECHANGE_PMARESET bound to: 25'b0000000000000000001000000 
	Parameter RATECHANGE_IDLE bound to: 25'b0000000000000000010000000 
	Parameter RATECHANGE_PCSRESET bound to: 25'b0000000000000000100000000 
	Parameter RATECHANGE_PCSRESET_POST bound to: 25'b0000000000000001000000000 
	Parameter RATECHANGE_ASSERTPHY bound to: 25'b0000000000000010000000000 
	Parameter RESET_STATE bound to: 25'b0000000000000100000000000 
	Parameter WAIT_PHYSTATUS bound to: 25'b0000000000010000000000000 
	Parameter RATECHANGE_PMARESET_POST bound to: 25'b0000000000100000000000000 
	Parameter RATECHANGE_DISABLEPHASE bound to: 25'b0000000001000000000000000 
	Parameter DELAYALIGNRST bound to: 25'b0000000010000000000000000 
	Parameter SETENPMAPHASEALIGN bound to: 25'b0000000100000000000000000 
	Parameter TXALIGNDISABLEDEASSERT bound to: 25'b0000001000000000000000000 
	Parameter RATECHANGE_TXDLYALIGNDISABLE bound to: 25'b0000010000000000000000000 
	Parameter GTXTEST_PULSE_1 bound to: 25'b0000100000000000000000000 
	Parameter RATECHANGE_DISABLE_TXALIGNDISABLE bound to: 25'b0001000000000000000000000 
	Parameter BEFORE_GTXTEST_PULSE1_1024CLKS bound to: 25'b0010000000000000000000000 
	Parameter BETWEEN_GTXTEST_PULSES bound to: 25'b0100000000000000000000000 
	Parameter GTXTEST_PULSE_2 bound to: 25'b1000000000000000000000000 
	Parameter SYNC_IDX bound to: 2 - type: integer 
	Parameter PMARESET_IDX bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_tx_sync_rate_v6.v:182]
INFO: [Synth 8-6155] done synthesizing module 'GTX_TX_SYNC_RATE_V6' (76#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_tx_sync_rate_v6.v:58]
INFO: [Synth 8-6157] synthesizing module 'GTXE1' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:20809]
	Parameter AC_CAP_DIS bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter BGTEST_CFG bound to: 2'b00 
	Parameter BIAS_CFG bound to: 17'b00000000000000000 
	Parameter CDR_PH_ADJ_TIME bound to: 5'b10100 
	Parameter CHAN_BOND_1_MAX_SKEW bound to: 7 - type: integer 
	Parameter CHAN_BOND_2_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: TRUE - type: string 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0001000101 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0001000101 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0001000101 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0110111100 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0100111100 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0100111100 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0110111100 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0100111100 
	Parameter CHAN_BOND_SEQ_2_CFG bound to: 5'b11111 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: TRUE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 4 - type: integer 
	Parameter CLK_CORRECT_USE bound to: TRUE - type: string 
	Parameter CLK_COR_ADJ_LEN bound to: 1 - type: integer 
	Parameter CLK_COR_DET_LEN bound to: 1 - type: integer 
	Parameter CLK_COR_INSERT_IDLE_FLAG bound to: FALSE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 30 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 28 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100011100 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CM_TRIM bound to: 2'b01 
	Parameter COMMA_10B_ENABLE bound to: 10'b1111111111 
	Parameter COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter COM_BURST_VAL bound to: 4'b1111 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: TRUE - type: string 
	Parameter DFE_CAL_TIME bound to: 5'b01100 
	Parameter DFE_CFG bound to: 8'b00011011 
	Parameter GEARBOX_ENDEC bound to: 3'b000 
	Parameter GEN_RXUSRCLK bound to: TRUE - type: string 
	Parameter GEN_TXUSRCLK bound to: TRUE - type: string 
	Parameter GTX_CFG_PWRUP bound to: TRUE - type: string 
	Parameter MCOMMA_10B_VALUE bound to: 10'b1010000011 
	Parameter MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter OOBDETECT_THRESHOLD bound to: 3'b011 
	Parameter PCI_EXPRESS_MODE bound to: TRUE - type: string 
	Parameter PCOMMA_10B_VALUE bound to: 10'b0101111100 
	Parameter PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter PMA_CAS_CLK_EN bound to: FALSE - type: string 
	Parameter PMA_CDR_SCAN bound to: 27'b110010000000100000001001100 
	Parameter PMA_CFG bound to: 76'b0000000001000000000000000000000001000000000000000000000000000000000000000011 
	Parameter PMA_RXSYNC_CFG bound to: 7'b0000000 
	Parameter PMA_RX_CFG bound to: 25'b0010111001110000001001001 
	Parameter PMA_TX_CFG bound to: 20'b10000000000010000010 
	Parameter POWER_SAVE bound to: 10'b0000110100 
	Parameter RCV_TERM_GND bound to: TRUE - type: string 
	Parameter RCV_TERM_VTTRX bound to: FALSE - type: string 
	Parameter RXGEARBOX_USE bound to: FALSE - type: string 
	Parameter RXPLL_COM_CFG bound to: 24'b001000010110100000001010 
	Parameter RXPLL_CP_CFG bound to: 8'b00000101 
	Parameter RXPLL_DIVSEL45_FB bound to: 5 - type: integer 
	Parameter RXPLL_DIVSEL_FB bound to: 5 - type: integer 
	Parameter RXPLL_DIVSEL_OUT bound to: 2 - type: integer 
	Parameter RXPLL_DIVSEL_REF bound to: 1 - type: integer 
	Parameter RXPLL_LKDET_CFG bound to: 3'b111 
	Parameter RXPRBSERR_LOOPBACK bound to: 1'b0 
	Parameter RXRECCLK_CTRL bound to: RXRECCLKPCS - type: string 
	Parameter RXRECCLK_DLY bound to: 10'b0000000000 
	Parameter RXUSRCLK_DLY bound to: 16'b0000000000000000 
	Parameter RX_BUFFER_USE bound to: TRUE - type: string 
	Parameter RX_CLK25_DIVIDER bound to: 4 - type: integer 
	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter RX_DECODE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_DLYALIGN_CTRINC bound to: 4'b0100 
	Parameter RX_DLYALIGN_EDGESET bound to: 5'b00010 
	Parameter RX_DLYALIGN_LPFINC bound to: 4'b0110 
	Parameter RX_DLYALIGN_MONSEL bound to: 3'b000 
	Parameter RX_DLYALIGN_OVRDSETTING bound to: 8'b10000000 
	Parameter RX_EN_IDLE_HOLD_CDR bound to: FALSE - type: string 
	Parameter RX_EN_IDLE_HOLD_DFE bound to: TRUE - type: string 
	Parameter RX_EN_IDLE_RESET_BUF bound to: TRUE - type: string 
	Parameter RX_EN_IDLE_RESET_FR bound to: TRUE - type: string 
	Parameter RX_EN_IDLE_RESET_PH bound to: TRUE - type: string 
	Parameter RX_EN_MODE_RESET_BUF bound to: TRUE - type: string 
	Parameter RX_EN_RATE_RESET_BUF bound to: TRUE - type: string 
	Parameter RX_EN_REALIGN_RESET_BUF bound to: FALSE - type: string 
	Parameter RX_EN_REALIGN_RESET_BUF2 bound to: FALSE - type: string 
	Parameter RX_EYE_OFFSET bound to: 8'b01001100 
	Parameter RX_EYE_SCANMODE bound to: 2'b00 
	Parameter RX_FIFO_ADDR_MODE bound to: FULL - type: string 
	Parameter RX_IDLE_HI_CNT bound to: 4'b1000 
	Parameter RX_IDLE_LO_CNT bound to: 4'b0000 
	Parameter RX_LOSS_OF_SYNC_FSM bound to: FALSE - type: string 
	Parameter RX_LOS_INVALID_INCR bound to: 8 - type: integer 
	Parameter RX_LOS_THRESHOLD bound to: 128 - type: integer 
	Parameter RX_OVERSAMPLE_MODE bound to: FALSE - type: string 
	Parameter RX_SLIDE_AUTO_WAIT bound to: 5 - type: integer 
	Parameter RX_SLIDE_MODE bound to: OFF - type: string 
	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
	Parameter SAS_MAX_COMSAS bound to: 52 - type: integer 
	Parameter SAS_MIN_COMSAS bound to: 40 - type: integer 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_IDLE_VAL bound to: 3'b100 
	Parameter SATA_MAX_BURST bound to: 7 - type: integer 
	Parameter SATA_MAX_INIT bound to: 22 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SHOW_REALIGN_COMMA bound to: FALSE - type: string 
	Parameter SIM_GTXRESET_SPEEDUP bound to: 1 - type: integer 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RXREFCLK_SOURCE bound to: 3'b000 
	Parameter SIM_TXREFCLK_SOURCE bound to: 3'b000 
	Parameter SIM_TX_ELEC_IDLE_LEVEL bound to: 1 - type: string 
	Parameter SIM_VERSION bound to: 2.0 - type: string 
	Parameter TERMINATION_CTRL bound to: 5'b00000 
	Parameter TERMINATION_OVRD bound to: FALSE - type: string 
	Parameter TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter TRANS_TIME_NON_P2 bound to: 8'b00000010 
	Parameter TRANS_TIME_RATE bound to: 8'b11010111 
	Parameter TRANS_TIME_TO_P2 bound to: 10'b0001100100 
	Parameter TST_ATTR bound to: 0 - type: integer 
	Parameter TXDRIVE_LOOPBACK_HIZ bound to: FALSE - type: string 
	Parameter TXDRIVE_LOOPBACK_PD bound to: FALSE - type: string 
	Parameter TXGEARBOX_USE bound to: FALSE - type: string 
	Parameter TXOUTCLK_CTRL bound to: TXPLLREFCLK_DIV1 - type: string 
	Parameter TXOUTCLK_DLY bound to: 10'b0000000000 
	Parameter TXPLL_COM_CFG bound to: 24'b001000010110100000001010 
	Parameter TXPLL_CP_CFG bound to: 8'b00000101 
	Parameter TXPLL_DIVSEL45_FB bound to: 5 - type: integer 
	Parameter TXPLL_DIVSEL_FB bound to: 5 - type: integer 
	Parameter TXPLL_DIVSEL_OUT bound to: 2 - type: integer 
	Parameter TXPLL_DIVSEL_REF bound to: 1 - type: integer 
	Parameter TXPLL_LKDET_CFG bound to: 3'b101 
	Parameter TXPLL_SATA bound to: 2'b00 
	Parameter TX_BUFFER_USE bound to: FALSE - type: string 
	Parameter TX_BYTECLK_CFG bound to: 6'b000000 
	Parameter TX_CLK25_DIVIDER bound to: 4 - type: integer 
	Parameter TX_CLK_SOURCE bound to: RXPLL - type: string 
	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter TX_DEEMPH_0 bound to: 5'b11010 
	Parameter TX_DEEMPH_1 bound to: 5'b10010 
	Parameter TX_DETECT_RX_CFG bound to: 14'b01100000110010 
	Parameter TX_DLYALIGN_CTRINC bound to: 4'b0100 
	Parameter TX_DLYALIGN_LPFINC bound to: 4'b0110 
	Parameter TX_DLYALIGN_MONSEL bound to: 3'b000 
	Parameter TX_DLYALIGN_OVRDSETTING bound to: 8'b10000000 
	Parameter TX_DRIVE_MODE bound to: PIPE - type: string 
	Parameter TX_EN_RATE_RESET_BUF bound to: TRUE - type: string 
	Parameter TX_IDLE_ASSERT_DELAY bound to: 3'b100 
	Parameter TX_IDLE_DEASSERT_DELAY bound to: 3'b010 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001101 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001001 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1000101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000100 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_OVERSAMPLE_MODE bound to: FALSE - type: string 
	Parameter TX_PMADATA_OPT bound to: 1'b1 
	Parameter TX_TDCC_CFG bound to: 2'b11 
	Parameter TX_USRCLK_CFG bound to: 6'b000000 
	Parameter TX_XCLK_SEL bound to: TXUSR - type: string 
INFO: [Synth 8-6155] done synthesizing module 'GTXE1' (77#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:20809]
WARNING: [Synth 8-605] same-named implicit nets 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
INFO: [Synth 8-556] previous implicit net 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
WARNING: [Synth 8-605] same-named implicit nets 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
INFO: [Synth 8-556] previous implicit net 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
WARNING: [Synth 8-605] same-named implicit nets 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
INFO: [Synth 8-556] previous implicit net 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
WARNING: [Synth 8-605] same-named implicit nets 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
INFO: [Synth 8-556] previous implicit net 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
WARNING: [Synth 8-605] same-named implicit nets 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
INFO: [Synth 8-556] previous implicit net 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
WARNING: [Synth 8-605] same-named implicit nets 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
INFO: [Synth 8-556] previous implicit net 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
WARNING: [Synth 8-605] same-named implicit nets 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
INFO: [Synth 8-556] previous implicit net 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
INFO: [Synth 8-6155] done synthesizing module 'gtx_wrapper_v6' (78#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_gtx_v6' (79#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_gtx_v6.v:61]
INFO: [Synth 8-6157] synthesizing module 'pcie_bram_top_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_top_v6.v:63]
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
	Parameter TLM_TX_OVERHEAD bound to: 24 - type: integer 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter VC0_RX_LIMIT bound to: 13'b0011111111111 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter MPS_BYTES bound to: 512 - type: integer 
	Parameter BYTES_TX bound to: 16080 - type: integer 
	Parameter ROWS_TX bound to: 1 - type: integer 
	Parameter COLS_TX bound to: 4 - type: integer 
	Parameter ROWS_RX bound to: 1 - type: integer 
	Parameter COLS_RX bound to: 4 - type: integer 
WARNING: [Synth 8-639] system function call 'time' not supported [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_top_v6.v:126]
INFO: [Synth 8-251] [1'b0]  ROWS_TX 1 COLS_TX 4 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_top_v6.v:126]
WARNING: [Synth 8-639] system function call 'time' not supported [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_top_v6.v:127]
INFO: [Synth 8-251] [1'b0]  ROWS_RX 1 COLS_RX 4 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_top_v6.v:127]
INFO: [Synth 8-6157] synthesizing module 'pcie_brams_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_brams_v6.v:63]
	Parameter NUM_BRAMS bound to: 4 - type: integer 
	Parameter RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 7'b0010010 
INFO: [Synth 8-6157] synthesizing module 'pcie_bram_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_v6.v:62]
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 7'b0010010 
	Parameter ADDR_MSB bound to: 10 - type: integer 
	Parameter ADDR_LO_BITS bound to: 4 - type: integer 
	Parameter D_MSB bound to: 15 - type: integer 
	Parameter DP_LSB bound to: 16 - type: integer 
	Parameter DP_MSB bound to: 17 - type: integer 
	Parameter DPW bound to: 2 - type: integer 
	Parameter WRITE_MODE bound to: NO_CHANGE - type: string 
INFO: [Synth 8-6157] synthesizing module 'RAMB36' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:75727]
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter READ_WIDTH_A bound to: 0 - type: integer 
	Parameter READ_WIDTH_B bound to: 18 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RAMB36' (80#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:75727]
INFO: [Synth 8-6155] done synthesizing module 'pcie_bram_v6' (81#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_v6.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_brams_v6' (82#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_brams_v6.v:63]
INFO: [Synth 8-6155] done synthesizing module 'pcie_bram_top_v6' (83#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_top_v6.v:63]
INFO: [Synth 8-6157] synthesizing module 'pcie_upconfig_fix_3451_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_upconfig_fix_3451_v6.v:61]
	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie_upconfig_fix_3451_v6' (84#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_upconfig_fix_3451_v6.v:61]
INFO: [Synth 8-6155] done synthesizing module 'pcie_2_0_v6' (85#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_2_0_v6.v:60]
INFO: [Synth 8-6155] done synthesizing module 'pcie_endpoint' (86#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_endpoint.v:63]
INFO: [Synth 8-6157] synthesizing module 'pcie_app_v6' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_adapter_v6_pcie_v2_5.v:62]
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter C_NUM_CHNL bound to: 4'b0001 
	Parameter C_MAX_READ_REQ_BYTES bound to: 512 - type: integer 
	Parameter C_TAG_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'riffa_endpoint' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_endpoint.v:52]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_NUM_CHNL bound to: 4'b0001 
	Parameter C_MAX_READ_REQ_BYTES bound to: 512 - type: integer 
	Parameter C_TAG_WIDTH bound to: 5 - type: integer 
	Parameter C_ALTERA bound to: 0 - type: integer 
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_NUM_CHNL bound to: 4'b0001 
	Parameter C_MAX_READ_REQ_BYTES bound to: 512 - type: integer 
	Parameter C_TAG_WIDTH bound to: 5 - type: integer 
	Parameter C_ALTERA bound to: 0 - type: integer 
	Parameter C_MAX_READ_REQ bound to: 2 - type: integer 
	Parameter C_NUM_CHNL_WIDTH bound to: 1 - type: integer 
	Parameter C_PCI_DATA_WORD_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MAX_READ_REQ bound to: 2 - type: integer 
	Parameter C_RX_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_TX_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_SG_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_DATA_WORD_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MAIN_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_SG_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_MAX_READ_REQ bound to: 2 - type: integer 
	Parameter C_DATA_WORD_WIDTH bound to: 2 - type: integer 
	Parameter C_MAIN_FIFO_DEPTH_WIDTH bound to: 11 - type: integer 
	Parameter C_SG_FIFO_DEPTH_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_packer_64' (87#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/fifo_packer_64.v:54]
	Parameter C_WIDTH bound to: 64 - type: integer 
	Parameter C_DEPTH bound to: 1024 - type: integer 
	Parameter C_REAL_DEPTH bound to: 1024 - type: integer 
	Parameter C_DEPTH_BITS bound to: 10 - type: integer 
	Parameter C_DEPTH_P1_BITS bound to: 11 - type: integer 
	Parameter C_WIDTH bound to: 64 - type: integer 
	Parameter C_DEPTH bound to: 1024 - type: integer 
	Parameter C_REAL_DEPTH bound to: 1024 - type: integer 
	Parameter C_DEPTH_BITS bound to: 10 - type: integer 
	Parameter C_DEPTH_P1_BITS bound to: 11 - type: integer 
	Parameter C_RAM_WIDTH bound to: 64 - type: integer 
	Parameter C_RAM_DEPTH bound to: 1024 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_2clk_1w_1r' (88#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/ram_2clk_1w_1r.v:54]
	Parameter C_DEPTH_BITS bound to: 10 - type: integer 
	Parameter N bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'async_cmp' (89#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/async_fifo.v:146]
	Parameter C_DEPTH_BITS bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rd_ptr_empty' (90#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/async_fifo.v:199]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_DEPTH_BITS bound to: 10 - type: integer 
	Parameter C_WIDTH bound to: 64 - type: integer 
	Parameter C_DEPTH bound to: 1024 - type: integer 
	Parameter C_PROVIDE_COUNT bound to: 1 - type: integer 
	Parameter C_REAL_DEPTH bound to: 1024 - type: integer 
	Parameter C_DEPTH_BITS bound to: 10 - type: integer 
	Parameter C_DEPTH_P1_BITS bound to: 11 - type: integer 
	Parameter C_RAM_WIDTH bound to: 64 - type: integer 
	Parameter C_RAM_DEPTH bound to: 1024 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 10 - type: integer 
	Parameter C_FIFO_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_MAX_READ_REQ bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_WIDTH bound to: 11 - type: integer 
	Parameter C_WORDS_PER_ELEM bound to: 4 - type: integer 
	Parameter C_MAX_ELEMS bound to: 200 - type: integer 
	Parameter C_MAX_ENTRIES bound to: 800 - type: integer 
	Parameter C_FIFO_COUNT_THRESH bound to: 224 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_MAX_READ_REQ bound to: 2 - type: integer 
	Parameter C_DATA_WORD_WIDTH bound to: 2 - type: integer 
	Parameter C_FIFO_WORDS bound to: 2048 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_FIFO_DEPTH_WIDTH bound to: 10 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 8 - type: integer 
	Parameter C_FIFO_DATA_WIDTH bound to: 65 - type: integer 
	Parameter C_WIDTH bound to: 65 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_REAL_DEPTH bound to: 8 - type: integer 
	Parameter C_DEPTH_BITS bound to: 3 - type: integer 
	Parameter C_DEPTH_P1_BITS bound to: 4 - type: integer 
	Parameter C_RAM_WIDTH bound to: 65 - type: integer 
	Parameter C_RAM_DEPTH bound to: 8 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 3 - type: integer 
	Parameter C_DEPTH_BITS bound to: 3 - type: integer 
	Parameter N bound to: 2 - type: integer 
	Parameter C_DEPTH_BITS bound to: 3 - type: integer 
	Parameter C_DEPTH_BITS bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_FIFO_DEPTH_THRESH bound to: 508 - type: integer 
	Parameter C_FIFO_DEPTH_WIDTH bound to: 10 - type: integer 
	Parameter C_VALID_HIST bound to: 1 - type: integer 
	Parameter C_FIFO_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_FIFO_DEPTH_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_EN_HIST bound to: 2 - type: integer 
	Parameter C_FIFO_RD_EN_HIST bound to: 2 - type: integer 
	Parameter C_CONSUME_HIST bound to: 3 - type: integer 
	Parameter C_COUNT_HIST bound to: 3 - type: integer 
	Parameter C_LEN_LAST_HIST bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 64 - type: integer 
	Parameter C_DEPTH bound to: 512 - type: integer 
	Parameter C_PROVIDE_COUNT bound to: 1 - type: integer 
	Parameter C_REAL_DEPTH bound to: 512 - type: integer 
	Parameter C_DEPTH_BITS bound to: 9 - type: integer 
	Parameter C_DEPTH_P1_BITS bound to: 10 - type: integer 
	Parameter C_RAM_WIDTH bound to: 64 - type: integer 
	Parameter C_RAM_DEPTH bound to: 512 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 9 - type: integer 
	Parameter C_FACTOR bound to: 4'b0001 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_NUM_CHNL bound to: 4'b0001 
	Parameter C_MAX_READ_REQ_BYTES bound to: 512 - type: integer 
	Parameter C_TAG_WIDTH bound to: 5 - type: integer 
	Parameter C_ALTERA bound to: 0 - type: integer 
	Parameter C_PCI_DATA_WORD bound to: 2 - type: integer 
	Parameter C_PCI_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_NUM_CHNL bound to: 4'b0001 
	Parameter C_FIFO_DEPTH bound to: 6 - type: integer 
	Parameter C_WR_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_RD_DATA_WIDTH bound to: 75 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 76 - type: integer 
	Parameter C_WIDTH bound to: 76 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_PROVIDE_COUNT bound to: 0 - type: integer 
	Parameter C_REAL_DEPTH bound to: 8 - type: integer 
	Parameter C_DEPTH_BITS bound to: 3 - type: integer 
	Parameter C_DEPTH_P1_BITS bound to: 4 - type: integer 
	Parameter C_RAM_WIDTH bound to: 76 - type: integer 
	Parameter C_RAM_DEPTH bound to: 8 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 3 - type: integer 
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_NUM_CHNL bound to: 4'b0001 
	Parameter C_MAX_READ_REQ_BYTES bound to: 512 - type: integer 
	Parameter C_TAG_WIDTH bound to: 5 - type: integer 
	Parameter C_PCI_DATA_WORD bound to: 2 - type: integer 
	Parameter C_PCI_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_NUM_TAGS bound to: 32 - type: integer 
	Parameter C_DW_PER_TAG bound to: 128 - type: integer 
	Parameter C_TAG_DW_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_DATA_ADDR_STRIDE_WIDTH bound to: 6 - type: integer 
	Parameter C_DATA_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_RAM_WIDTH bound to: 32 - type: integer 
	Parameter C_RAM_DEPTH bound to: 2048 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 11 - type: integer 
	Parameter C_RAM_WIDTH bound to: 12 - type: integer 
	Parameter C_RAM_DEPTH bound to: 32 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 5 - type: integer 
	Parameter C_RAM_WIDTH bound to: 6 - type: integer 
	Parameter C_RAM_DEPTH bound to: 32 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 5 - type: integer 
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TAG_WIDTH bound to: 5 - type: integer 
	Parameter C_TAG_DW_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_DATA_ADDR_STRIDE_WIDTH bound to: 6 - type: integer 
	Parameter C_DATA_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_PCI_DATA_WORD bound to: 2 - type: integer 
	Parameter C_PCI_DATA_WORD_WIDTH bound to: 1 - type: integer 
	Parameter C_PCI_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_NUM_TAGS bound to: 32 - type: integer 
	Parameter C_RAM_WIDTH bound to: 8 - type: integer 
	Parameter C_RAM_DEPTH bound to: 32 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 5 - type: integer 
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_NUM_CHNL bound to: 4'b0001 
	Parameter C_TAG_WIDTH bound to: 5 - type: integer 
	Parameter C_TAG_DW_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_DATA_ADDR_STRIDE_WIDTH bound to: 6 - type: integer 
	Parameter C_DATA_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_PCI_DATA_WORD bound to: 2 - type: integer 
	Parameter C_PCI_DATA_WORD_WIDTH bound to: 1 - type: integer 
	Parameter C_PCI_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_NUM_TAGS bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_engine_64.v:412]
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_NUM_CHNL bound to: 4'b0001 
	Parameter C_TAG_WIDTH bound to: 5 - type: integer 
	Parameter C_ALTERA bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_FIFO_DEPTH_WIDTH bound to: 10 - type: integer 
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_NUM_CHNL bound to: 4'b0001 
	Parameter C_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_TAG_WIDTH bound to: 5 - type: integer 
	Parameter C_ALTERA bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_WIDTH bound to: 10 - type: integer 
	Parameter C_MAX_ENTRIES bound to: 16 - type: integer 
	Parameter C_DATA_DELAY bound to: 6'b000101 
	Parameter C_NUM_CHNL bound to: 4'b0001 
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TRAFFIC_CLASS bound to: 3'b000 
	Parameter C_RELAXED_ORDER bound to: 1'b0 
	Parameter C_NO_SNOOP bound to: 1'b0 
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_NUM_CHNL bound to: 4'b0001 
	Parameter C_ALTERA bound to: 0 - type: integer 
	Parameter C_NUM_CHNL bound to: 4'b0001 
	Parameter C_ALTERA bound to: 0 - type: integer 
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TX_READY_LATENCY bound to: 3'b001 
	Parameter C_ALTERA bound to: 0 - type: integer 
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RX_READY_LATENCY bound to: 3'b010 
	Parameter C_TX_READY_LATENCY bound to: 3'b001 
WARNING: [Synth 8-7071] port 'KO_CPL_SPC_HEADER' of module 'riffa_endpoint' is unconnected for instance 'endpoint' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_adapter_v6_pcie_v2_5.v:316]
WARNING: [Synth 8-7071] port 'KO_CPL_SPC_DATA' of module 'riffa_endpoint' is unconnected for instance 'endpoint' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_adapter_v6_pcie_v2_5.v:316]
WARNING: [Synth 8-7023] instance 'endpoint' of module 'riffa_endpoint' has 66 connections declared, but only 64 given [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_adapter_v6_pcie_v2_5.v:316]
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter RECV_IDLE bound to: 1'b0 
	Parameter RECV_BUSY bound to: 1'b1 
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v-5.7 with 1st driver pin 'softMC_top:/xil_phy/ddr_dm[0]' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:5]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v-5.7 with 2nd driver pin 'GND' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:5]
CRITICAL WARNING: [Synth 8-6858] multi-driven net C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v-5.7 is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:5]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v-305.5 with 1st driver pin 'softMC_top:/i_softmc/dfi_reset_n' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v-305.5 with 2nd driver pin 'VCC' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
CRITICAL WARNING: [Synth 8-6858] multi-driven net C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v-305.5 is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:305]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2989.195 ; gain = 443.973
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[15] with 1st driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/RXDATA[31]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[15] with 2nd driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/RXDATA[31]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[15] with 3rd driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/RXDATA[31]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[15] with 4th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/RXDATA[31]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[15] with 5th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[4].GTX/RXDATA[31]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[15] with 6th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX/RXDATA[31]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[15] with 7th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[6].GTX/RXDATA[31]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[15] with 8th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX/RXDATA[31]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[14] with 1st driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/RXDATA[30]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[14] with 2nd driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/RXDATA[30]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[14] with 3rd driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/RXDATA[30]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[14] with 4th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/RXDATA[30]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[14] with 5th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[4].GTX/RXDATA[30]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[14] with 6th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX/RXDATA[30]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[14] with 7th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[6].GTX/RXDATA[30]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[14] with 8th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX/RXDATA[30]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[13] with 1st driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/RXDATA[29]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[13] with 2nd driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/RXDATA[29]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[13] with 3rd driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/RXDATA[29]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[13] with 4th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/RXDATA[29]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[13] with 5th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[4].GTX/RXDATA[29]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[13] with 6th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX/RXDATA[29]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[13] with 7th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[6].GTX/RXDATA[29]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[13] with 8th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX/RXDATA[29]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[12] with 1st driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/RXDATA[28]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[12] with 2nd driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/RXDATA[28]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[12] with 3rd driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/RXDATA[28]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[12] with 4th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/RXDATA[28]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[12] with 5th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[4].GTX/RXDATA[28]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[12] with 6th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX/RXDATA[28]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[12] with 7th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[6].GTX/RXDATA[28]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[12] with 8th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX/RXDATA[28]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[11] with 1st driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/RXDATA[27]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[11] with 2nd driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/RXDATA[27]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[11] with 3rd driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/RXDATA[27]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[11] with 4th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/RXDATA[27]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[11] with 5th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[4].GTX/RXDATA[27]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[11] with 6th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX/RXDATA[27]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[11] with 7th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[6].GTX/RXDATA[27]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[11] with 8th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX/RXDATA[27]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[10] with 1st driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/RXDATA[26]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[10] with 2nd driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/RXDATA[26]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[10] with 3rd driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/RXDATA[26]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[10] with 4th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/RXDATA[26]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[10] with 5th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[4].GTX/RXDATA[26]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[10] with 6th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX/RXDATA[26]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[10] with 7th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[6].GTX/RXDATA[26]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[10] with 8th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX/RXDATA[26]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[9] with 1st driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/RXDATA[25]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[9] with 2nd driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/RXDATA[25]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[9] with 3rd driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/RXDATA[25]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[9] with 4th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/RXDATA[25]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[9] with 5th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[4].GTX/RXDATA[25]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[9] with 6th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX/RXDATA[25]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[9] with 7th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[6].GTX/RXDATA[25]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[9] with 8th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX/RXDATA[25]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[8] with 1st driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/RXDATA[24]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[8] with 2nd driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/RXDATA[24]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[8] with 3rd driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/RXDATA[24]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[8] with 4th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/RXDATA[24]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[8] with 5th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[4].GTX/RXDATA[24]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[8] with 6th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX/RXDATA[24]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[8] with 7th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[6].GTX/RXDATA[24]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[8] with 8th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX/RXDATA[24]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[7] with 1st driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/RXDATA[23]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[7] with 2nd driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/RXDATA[23]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[7] with 3rd driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/RXDATA[23]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[7] with 4th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/RXDATA[23]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[7] with 5th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[4].GTX/RXDATA[23]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[7] with 6th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX/RXDATA[23]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[7] with 7th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[6].GTX/RXDATA[23]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[7] with 8th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX/RXDATA[23]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[6] with 1st driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/RXDATA[22]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[6] with 2nd driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/RXDATA[22]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[6] with 3rd driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/RXDATA[22]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[6] with 4th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/RXDATA[22]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[6] with 5th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[4].GTX/RXDATA[22]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[6] with 6th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX/RXDATA[22]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[6] with 7th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[6].GTX/RXDATA[22]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[6] with 8th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX/RXDATA[22]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[5] with 1st driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/RXDATA[21]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[5] with 2nd driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/RXDATA[21]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[5] with 3rd driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/RXDATA[21]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[5] with 4th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/RXDATA[21]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[5] with 5th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[4].GTX/RXDATA[21]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[5] with 6th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX/RXDATA[21]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[5] with 7th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[6].GTX/RXDATA[21]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[5] with 8th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX/RXDATA[21]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[4] with 1st driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/RXDATA[20]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[4] with 2nd driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/RXDATA[20]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[4] with 3rd driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/RXDATA[20]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[4] with 4th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/RXDATA[20]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[4] with 5th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[4].GTX/RXDATA[20]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[4] with 6th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX/RXDATA[20]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[4] with 7th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[6].GTX/RXDATA[20]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RxData_dummy[4] with 8th driver pin 'i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX/RXDATA[20]' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:461]
INFO: [Common 17-14] Message 'Synth 8-6859' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       18|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3013.086 ; gain = 467.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3013.086 ; gain = 467.863
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0.dcp' for cell 'u_ddr4_0'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/instr_fifo/instr_fifo.dcp' for cell 'i_softmc/i_instr0_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/rdback_fifo.dcp' for cell 'i_softmc/i_rdback_fifo'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3054.270 ; gain = 0.000
CRITICAL WARNING: [Netlist 29-180] Cell 'OSERDESE1' is not a supported primitive for virtexu part: xcvu095-ffvb1760-1-i.  118 instances of this cell will be treated as black boxes, not architecture primitives [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_control_io.v:1044]
Resolution: Modify instantiation of primitive to match Xilinx primitive. Please review the guidelines in the Design Methodology Guide UG949 to replace this primitive with a supported primitive.
CRITICAL WARNING: [Netlist 29-180] Cell 'ISERDESE1' is not a supported primitive for virtexu part: xcvu095-ffvb1760-1-i.  72 instances of this cell will be treated as black boxes, not architecture primitives [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: Modify instantiation of primitive to match Xilinx primitive. Please review the guidelines in the Design Methodology Guide UG949 to replace this primitive with a supported primitive.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'u_iodelay_ctrl/u_idelayctrl' of type 'IDELAYCTRL' is '7SERIES'; it is being changed to match the current FPGA architecture, 'ULTRASCALE'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
INFO: [Netlist 29-17] Analyzing 1006 Unisim elements for replacement
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[0].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[10].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[11].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[12].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[13].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[14].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[15].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[16].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[17].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[18].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[19].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[1].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[20].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[21].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[23].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[24].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[25].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[26].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[27].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[28].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[29].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[2].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[30].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[31].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[32].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[33].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[34].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[35].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[37].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[38].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[39].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[3].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[40].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[41].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[42].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[43].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[45].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[46].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[47].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[48].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[49].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[4].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[50].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[51].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[52].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[53].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[54].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[55].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[56].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[57].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[58].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[59].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[5].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[60].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[61].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[62].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[63].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[6].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[7].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[8].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dq[9].u_iob_dq/u_iodelay_dq' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dqs[0].u_phy_dqs_iob/u_iodelay_dqs_p' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dqs[1].u_phy_dqs_iob/u_iodelay_dqs_p' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_iodelay_dqs_p' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_iodelay_dqs_p' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dqs[4].u_phy_dqs_iob/u_iodelay_dqs_p' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dqs[5].u_phy_dqs_iob/u_iodelay_dqs_p' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dqs[6].u_phy_dqs_iob/u_iodelay_dqs_p' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-54] Instance 'xil_phy/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_iodelay_dqs_p' is a bi-directional IODELAYE1, and cannot be implemented for this FPGA family. This instance will be converted to a black box element.
CRITICAL WARNING: [Netlist 29-335] Instance 'xil_phy/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[0].u_odelay_cpt' of type 'ODELAYE2' may have failed to retarget to the target device for the following reasons:
 - Instance 'xil_phy/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[0].u_odelay_cpt' of type 'ODELAYE2' has 'ODELAY_TYPE' attribute value of 'VARIABLE'. The replacement 'ODELAYE3' cell will have 'DELAY_FORMAT' set to 'COUNT' and the 'EN_VTC' pin tied to ground, and so the delay value for this cell will not be automatically calibrated or voltage/temperature tracked.
 - Nets are connected to one or more pins of the 'CNTVALUEOUT[0:4]' bus. The target replacement cell of type 'ODELAYE3' uses 9 bits for this bus instead of 5, and the associated delay calculation is significantly different.
It is suggested to replace the component with the native ODELAYE3 component to update the design to the functionality and capabilities of the target architecture DELAY cell or else modify the instantiation to match the above characteristics. Please consult UG 1026: UltraScale Architecture Migration User Guide as well as UG 571: UltraScale SelectIO User Guide and the appropriate datasheet for re-targeting and other details about the IDELAYE3 and ODELAYE3 components.
CRITICAL WARNING: [Netlist 29-335] Instance 'xil_phy/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[1].u_odelay_cpt' of type 'ODELAYE2' may have failed to retarget to the target device for the following reasons:
 - Instance 'xil_phy/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[1].u_odelay_cpt' of type 'ODELAYE2' has 'ODELAY_TYPE' attribute value of 'VARIABLE'. The replacement 'ODELAYE3' cell will have 'DELAY_FORMAT' set to 'COUNT' and the 'EN_VTC' pin tied to ground, and so the delay value for this cell will not be automatically calibrated or voltage/temperature tracked.
 - Nets are connected to one or more pins of the 'CNTVALUEOUT[0:4]' bus. The target replacement cell of type 'ODELAYE3' uses 9 bits for this bus instead of 5, and the associated delay calculation is significantly different.
It is suggested to replace the component with the native ODELAYE3 component to update the design to the functionality and capabilities of the target architecture DELAY cell or else modify the instantiation to match the above characteristics. Please consult UG 1026: UltraScale Architecture Migration User Guide as well as UG 571: UltraScale SelectIO User Guide and the appropriate datasheet for re-targeting and other details about the IDELAYE3 and ODELAYE3 components.
CRITICAL WARNING: [Netlist 29-335] Instance 'xil_phy/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[2].u_odelay_cpt' of type 'ODELAYE2' may have failed to retarget to the target device for the following reasons:
 - Instance 'xil_phy/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[2].u_odelay_cpt' of type 'ODELAYE2' has 'ODELAY_TYPE' attribute value of 'VARIABLE'. The replacement 'ODELAYE3' cell will have 'DELAY_FORMAT' set to 'COUNT' and the 'EN_VTC' pin tied to ground, and so the delay value for this cell will not be automatically calibrated or voltage/temperature tracked.
 - Nets are connected to one or more pins of the 'CNTVALUEOUT[0:4]' bus. The target replacement cell of type 'ODELAYE3' uses 9 bits for this bus instead of 5, and the associated delay calculation is significantly different.
It is suggested to replace the component with the native ODELAYE3 component to update the design to the functionality and capabilities of the target architecture DELAY cell or else modify the instantiation to match the above characteristics. Please consult UG 1026: UltraScale Architecture Migration User Guide as well as UG 571: UltraScale SelectIO User Guide and the appropriate datasheet for re-targeting and other details about the IDELAYE3 and ODELAYE3 components.
CRITICAL WARNING: [Netlist 29-335] Instance 'xil_phy/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[3].u_odelay_cpt' of type 'ODELAYE2' may have failed to retarget to the target device for the following reasons:
 - Instance 'xil_phy/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[3].u_odelay_cpt' of type 'ODELAYE2' has 'ODELAY_TYPE' attribute value of 'VARIABLE'. The replacement 'ODELAYE3' cell will have 'DELAY_FORMAT' set to 'COUNT' and the 'EN_VTC' pin tied to ground, and so the delay value for this cell will not be automatically calibrated or voltage/temperature tracked.
 - Nets are connected to one or more pins of the 'CNTVALUEOUT[0:4]' bus. The target replacement cell of type 'ODELAYE3' uses 9 bits for this bus instead of 5, and the associated delay calculation is significantly different.
It is suggested to replace the component with the native ODELAYE3 component to update the design to the functionality and capabilities of the target architecture DELAY cell or else modify the instantiation to match the above characteristics. Please consult UG 1026: UltraScale Architecture Migration User Guide as well as UG 571: UltraScale SelectIO User Guide and the appropriate datasheet for re-targeting and other details about the IDELAYE3 and ODELAYE3 components.
CRITICAL WARNING: [Netlist 29-335] Instance 'xil_phy/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[4].u_odelay_cpt' of type 'ODELAYE2' may have failed to retarget to the target device for the following reasons:
 - Instance 'xil_phy/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[4].u_odelay_cpt' of type 'ODELAYE2' has 'ODELAY_TYPE' attribute value of 'VARIABLE'. The replacement 'ODELAYE3' cell will have 'DELAY_FORMAT' set to 'COUNT' and the 'EN_VTC' pin tied to ground, and so the delay value for this cell will not be automatically calibrated or voltage/temperature tracked.
 - Nets are connected to one or more pins of the 'CNTVALUEOUT[0:4]' bus. The target replacement cell of type 'ODELAYE3' uses 9 bits for this bus instead of 5, and the associated delay calculation is significantly different.
It is suggested to replace the component with the native ODELAYE3 component to update the design to the functionality and capabilities of the target architecture DELAY cell or else modify the instantiation to match the above characteristics. Please consult UG 1026: UltraScale Architecture Migration User Guide as well as UG 571: UltraScale SelectIO User Guide and the appropriate datasheet for re-targeting and other details about the IDELAYE3 and ODELAYE3 components.
CRITICAL WARNING: [Netlist 29-335] Instance 'xil_phy/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[5].u_odelay_cpt' of type 'ODELAYE2' may have failed to retarget to the target device for the following reasons:
 - Instance 'xil_phy/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[5].u_odelay_cpt' of type 'ODELAYE2' has 'ODELAY_TYPE' attribute value of 'VARIABLE'. The replacement 'ODELAYE3' cell will have 'DELAY_FORMAT' set to 'COUNT' and the 'EN_VTC' pin tied to ground, and so the delay value for this cell will not be automatically calibrated or voltage/temperature tracked.
 - Nets are connected to one or more pins of the 'CNTVALUEOUT[0:4]' bus. The target replacement cell of type 'ODELAYE3' uses 9 bits for this bus instead of 5, and the associated delay calculation is significantly different.
It is suggested to replace the component with the native ODELAYE3 component to update the design to the functionality and capabilities of the target architecture DELAY cell or else modify the instantiation to match the above characteristics. Please consult UG 1026: UltraScale Architecture Migration User Guide as well as UG 571: UltraScale SelectIO User Guide and the appropriate datasheet for re-targeting and other details about the IDELAYE3 and ODELAYE3 components.
CRITICAL WARNING: [Netlist 29-335] Instance 'xil_phy/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[6].u_odelay_cpt' of type 'ODELAYE2' may have failed to retarget to the target device for the following reasons:
 - Instance 'xil_phy/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[6].u_odelay_cpt' of type 'ODELAYE2' has 'ODELAY_TYPE' attribute value of 'VARIABLE'. The replacement 'ODELAYE3' cell will have 'DELAY_FORMAT' set to 'COUNT' and the 'EN_VTC' pin tied to ground, and so the delay value for this cell will not be automatically calibrated or voltage/temperature tracked.
 - Nets are connected to one or more pins of the 'CNTVALUEOUT[0:4]' bus. The target replacement cell of type 'ODELAYE3' uses 9 bits for this bus instead of 5, and the associated delay calculation is significantly different.
It is suggested to replace the component with the native ODELAYE3 component to update the design to the functionality and capabilities of the target architecture DELAY cell or else modify the instantiation to match the above characteristics. Please consult UG 1026: UltraScale Architecture Migration User Guide as well as UG 571: UltraScale SelectIO User Guide and the appropriate datasheet for re-targeting and other details about the IDELAYE3 and ODELAYE3 components.
CRITICAL WARNING: [Netlist 29-335] Instance 'xil_phy/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[7].u_odelay_cpt' of type 'ODELAYE2' may have failed to retarget to the target device for the following reasons:
 - Instance 'xil_phy/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[7].u_odelay_cpt' of type 'ODELAYE2' has 'ODELAY_TYPE' attribute value of 'VARIABLE'. The replacement 'ODELAYE3' cell will have 'DELAY_FORMAT' set to 'COUNT' and the 'EN_VTC' pin tied to ground, and so the delay value for this cell will not be automatically calibrated or voltage/temperature tracked.
 - Nets are connected to one or more pins of the 'CNTVALUEOUT[0:4]' bus. The target replacement cell of type 'ODELAYE3' uses 9 bits for this bus instead of 5, and the associated delay calculation is significantly different.
It is suggested to replace the component with the native ODELAYE3 component to update the design to the functionality and capabilities of the target architecture DELAY cell or else modify the instantiation to match the above characteristics. Please consult UG 1026: UltraScale Architecture Migration User Guide as well as UG 571: UltraScale SelectIO User Guide and the appropriate datasheet for re-targeting and other details about the IDELAYE3 and ODELAYE3 components.
CRITICAL WARNING: [Netlist 29-335] Instance 'xil_phy/u_phy_read/u_phy_rdclk_gen/gen_loop_col0.u_odelay_rsync' of type 'ODELAYE2' may have failed to retarget to the target device for the following reasons:
 - Instance 'xil_phy/u_phy_read/u_phy_rdclk_gen/gen_loop_col0.u_odelay_rsync' of type 'ODELAYE2' has 'ODELAY_TYPE' attribute value of 'VARIABLE'. The replacement 'ODELAYE3' cell will have 'DELAY_FORMAT' set to 'COUNT' and the 'EN_VTC' pin tied to ground, and so the delay value for this cell will not be automatically calibrated or voltage/temperature tracked.
 - Nets are connected to one or more pins of the 'CNTVALUEOUT[0:4]' bus. The target replacement cell of type 'ODELAYE3' uses 9 bits for this bus instead of 5, and the associated delay calculation is significantly different.
It is suggested to replace the component with the native ODELAYE3 component to update the design to the functionality and capabilities of the target architecture DELAY cell or else modify the instantiation to match the above characteristics. Please consult UG 1026: UltraScale Architecture Migration User Guide as well as UG 571: UltraScale SelectIO User Guide and the appropriate datasheet for re-targeting and other details about the IDELAYE3 and ODELAYE3 components.
CRITICAL WARNING: [Netlist 29-335] Instance 'xil_phy/u_phy_read/u_phy_rdclk_gen/gen_loop_col1.u_odelay_rsync' of type 'ODELAYE2' may have failed to retarget to the target device for the following reasons:
 - Instance 'xil_phy/u_phy_read/u_phy_rdclk_gen/gen_loop_col1.u_odelay_rsync' of type 'ODELAYE2' has 'ODELAY_TYPE' attribute value of 'VARIABLE'. The replacement 'ODELAYE3' cell will have 'DELAY_FORMAT' set to 'COUNT' and the 'EN_VTC' pin tied to ground, and so the delay value for this cell will not be automatically calibrated or voltage/temperature tracked.
 - Nets are connected to one or more pins of the 'CNTVALUEOUT[0:4]' bus. The target replacement cell of type 'ODELAYE3' uses 9 bits for this bus instead of 5, and the associated delay calculation is significantly different.
It is suggested to replace the component with the native ODELAYE3 component to update the design to the functionality and capabilities of the target architecture DELAY cell or else modify the instantiation to match the above characteristics. Please consult UG 1026: UltraScale Architecture Migration User Guide as well as UG 571: UltraScale SelectIO User Guide and the appropriate datasheet for re-targeting and other details about the IDELAYE3 and ODELAYE3 components.
CRITICAL WARNING: [Netlist 29-357] Primitive 'i_pcie_top/app/user_lnk_up_n_int_i' of type 'FDCP' is no longer supported in Xilinx devices. Please use one of the current primitives. [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_adapter_v6_pcie_v2_5.v:267]
Resolution: You need to modify your HDL code in one of the following ways:
  (i) Write a synthesizable RTL code which will infer an appropriate circuitry (preferred)
  (ii) Replace the primitive by another primitive (or, combination of primitives) that will provide you with the desired functionality

While recoding, do not rely on usage of both set and reset asynchronously. Convert at least one of them to synchronous signal, or get rid of at least one of those. Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-357] Primitive 'i_pcie_top/app/user_reset_n_i' of type 'FDCP' is no longer supported in Xilinx devices. Please use one of the current primitives. [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_adapter_v6_pcie_v2_5.v:274]
Resolution: You need to modify your HDL code in one of the following ways:
  (i) Write a synthesizable RTL code which will infer an appropriate circuitry (preferred)
  (ii) Replace the primitive by another primitive (or, combination of primitives) that will provide you with the desired functionality

While recoding, do not rely on usage of both set and reset asynchronously. Convert at least one of them to synchronous signal, or get rid of at least one of those. Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-357] Primitive 'i_pcie_top/core/trn_lnk_up_n_i' of type 'FDCP' is no longer supported in Xilinx devices. Please use one of the current primitives. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_endpoint.v:680]
Resolution: You need to modify your HDL code in one of the following ways:
  (i) Write a synthesizable RTL code which will infer an appropriate circuitry (preferred)
  (ii) Replace the primitive by another primitive (or, combination of primitives) that will provide you with the desired functionality

While recoding, do not rely on usage of both set and reset asynchronously. Convert at least one of them to synchronous signal, or get rid of at least one of those. Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-357] Primitive 'i_pcie_top/core/trn_lnk_up_n_int_i' of type 'FDCP' is no longer supported in Xilinx devices. Please use one of the current primitives. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_endpoint.v:694]
Resolution: You need to modify your HDL code in one of the following ways:
  (i) Write a synthesizable RTL code which will infer an appropriate circuitry (preferred)
  (ii) Replace the primitive by another primitive (or, combination of primitives) that will provide you with the desired functionality

While recoding, do not rely on usage of both set and reset asynchronously. Convert at least one of them to synchronous signal, or get rid of at least one of those. Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-357] Primitive 'i_pcie_top/core/trn_reset_n_i' of type 'FDCP' is no longer supported in Xilinx devices. Please use one of the current primitives. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_endpoint.v:710]
Resolution: You need to modify your HDL code in one of the following ways:
  (i) Write a synthesizable RTL code which will infer an appropriate circuitry (preferred)
  (ii) Replace the primitive by another primitive (or, combination of primitives) that will provide you with the desired functionality

While recoding, do not rely on usage of both set and reset asynchronously. Convert at least one of them to synchronous signal, or get rid of at least one of those. Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-357] Primitive 'i_pcie_top/core/trn_reset_n_int_i' of type 'FDCP' is no longer supported in Xilinx devices. Please use one of the current primitives. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_endpoint.v:724]
Resolution: You need to modify your HDL code in one of the following ways:
  (i) Write a synthesizable RTL code which will infer an appropriate circuitry (preferred)
  (ii) Replace the primitive by another primitive (or, combination of primitives) that will provide you with the desired functionality

While recoding, do not rely on usage of both set and reset asynchronously. Convert at least one of them to synchronous signal, or get rid of at least one of those. Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-357] Primitive 'i_pcie_top/user_lnk_up_n_int_i' of type 'FDCP' is no longer supported in Xilinx devices. Please use one of the current primitives. [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_top_v6_pcie_v2_5.v:207]
Resolution: You need to modify your HDL code in one of the following ways:
  (i) Write a synthesizable RTL code which will infer an appropriate circuitry (preferred)
  (ii) Replace the primitive by another primitive (or, combination of primitives) that will provide you with the desired functionality

While recoding, do not rely on usage of both set and reset asynchronously. Convert at least one of them to synchronous signal, or get rid of at least one of those. Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-357] Primitive 'i_pcie_top/user_reset_n_i' of type 'FDCP' is no longer supported in Xilinx devices. Please use one of the current primitives. [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_top_v6_pcie_v2_5.v:221]
Resolution: You need to modify your HDL code in one of the following ways:
  (i) Write a synthesizable RTL code which will infer an appropriate circuitry (preferred)
  (ii) Replace the primitive by another primitive (or, combination of primitives) that will provide you with the desired functionality

While recoding, do not rely on usage of both set and reset asynchronously. Convert at least one of them to synchronous signal, or get rid of at least one of those. Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_act_n' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'u_ddr4_0/c0_ddr4_act_n' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_adr[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'u_ddr4_0/c0_ddr4_adr[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_adr[10]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'u_ddr4_0/c0_ddr4_adr[10]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_adr[11]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'u_ddr4_0/c0_ddr4_adr[11]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_adr[12]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'u_ddr4_0/c0_ddr4_adr[12]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_adr[13]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'u_ddr4_0/c0_ddr4_adr[13]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_adr[14]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'u_ddr4_0/c0_ddr4_adr[14]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_adr[15]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'u_ddr4_0/c0_ddr4_adr[15]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_adr[16]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'u_ddr4_0/c0_ddr4_adr[16]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_adr[1]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'u_ddr4_0/c0_ddr4_adr[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_adr[2]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'u_ddr4_0/c0_ddr4_adr[2]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_adr[3]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'u_ddr4_0/c0_ddr4_adr[3]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_adr[4]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'u_ddr4_0/c0_ddr4_adr[4]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_adr[5]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'u_ddr4_0/c0_ddr4_adr[5]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_adr[6]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'u_ddr4_0/c0_ddr4_adr[6]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_adr[7]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'u_ddr4_0/c0_ddr4_adr[7]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_adr[8]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'u_ddr4_0/c0_ddr4_adr[8]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_adr[9]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'u_ddr4_0/c0_ddr4_adr[9]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_ba[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'u_ddr4_0/c0_ddr4_ba[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_ba[1]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'u_ddr4_0/c0_ddr4_ba[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_bg[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'u_ddr4_0/c0_ddr4_bg[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'u_ddr4_0/c0_ddr4_ck_c[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'u_ddr4_0/c0_ddr4_ck_t[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_cke[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'u_ddr4_0/c0_ddr4_cke[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_cs_n[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'u_ddr4_0/c0_ddr4_cs_n[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_dm_dbi_n[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_ddr4_0/c0_ddr4_dm_dbi_n[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_dm_dbi_n[1]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_ddr4_0/c0_ddr4_dm_dbi_n[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_dm_dbi_n[2]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_ddr4_0/c0_ddr4_dm_dbi_n[2]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_dm_dbi_n[3]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_ddr4_0/c0_ddr4_dm_dbi_n[3]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_dm_dbi_n[4]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_ddr4_0/c0_ddr4_dm_dbi_n[4]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_dm_dbi_n[5]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_ddr4_0/c0_ddr4_dm_dbi_n[5]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_dm_dbi_n[6]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_ddr4_0/c0_ddr4_dm_dbi_n[6]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_dm_dbi_n[7]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_ddr4_0/c0_ddr4_dm_dbi_n[7]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_dq[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_ddr4_0/c0_ddr4_dq[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_dq[10]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_ddr4_0/c0_ddr4_dq[10]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_dq[11]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_ddr4_0/c0_ddr4_dq[11]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_dq[12]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_ddr4_0/c0_ddr4_dq[12]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_dq[13]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_ddr4_0/c0_ddr4_dq[13]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_dq[14]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_ddr4_0/c0_ddr4_dq[14]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_dq[15]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_ddr4_0/c0_ddr4_dq[15]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_dq[16]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_ddr4_0/c0_ddr4_dq[16]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_dq[17]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_ddr4_0/c0_ddr4_dq[17]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_dq[18]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_ddr4_0/c0_ddr4_dq[18]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_dq[19]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_ddr4_0/c0_ddr4_dq[19]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_dq[1]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_ddr4_0/c0_ddr4_dq[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_dq[20]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_ddr4_0/c0_ddr4_dq[20]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_dq[21]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_ddr4_0/c0_ddr4_dq[21]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_dq[22]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_ddr4_0/c0_ddr4_dq[22]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_dq[23]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_ddr4_0/c0_ddr4_dq[23]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_dq[24]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_ddr4_0/c0_ddr4_dq[24]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/c0_ddr4_dq[25]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_ddr4_0/c0_ddr4_dq[25]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Common 17-14] Message 'Constraints 18-550' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.
WARNING: [Constraints 18-549] Could not create 'DRIVE' constraint because cell 'xil_phy/u_phy_control_io/gen_parity_wrlvl.u_parity_obuf' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_control_io.v:1297]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'xil_phy/u_phy_control_io/gen_parity_wrlvl.u_parity_obuf' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_control_io.v:1297]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[0].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[10].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[11].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[12].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[13].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[14].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[15].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[16].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[17].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[18].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[19].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[1].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[20].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[21].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[23].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[24].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[25].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[26].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[27].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[28].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[29].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[2].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[30].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[31].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[32].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[33].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[34].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[35].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[37].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[38].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[39].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[3].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[40].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[41].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[42].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[43].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[45].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[46].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[47].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[48].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[49].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[4].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[50].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[51].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[52].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[53].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[54].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[55].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[56].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[57].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[58].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[59].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[5].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[60].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[61].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[62].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[63].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[6].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[7].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[8].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dq[9].u_iob_dq/u_iserdes_dq' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:554]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dqs[0].u_phy_dqs_iob/u_iserdes_dqs_p' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dqs_iob.v:321]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dqs[1].u_phy_dqs_iob/u_iserdes_dqs_p' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dqs_iob.v:321]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_iserdes_dqs_p' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dqs_iob.v:321]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_iserdes_dqs_p' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dqs_iob.v:321]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dqs[4].u_phy_dqs_iob/u_iserdes_dqs_p' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dqs_iob.v:321]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dqs[5].u_phy_dqs_iob/u_iserdes_dqs_p' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dqs_iob.v:321]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dqs[6].u_phy_dqs_iob/u_iserdes_dqs_p' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dqs_iob.v:321]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DATA_RATE' constraint because cell 'xil_phy/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_iserdes_dqs_p' is not directly connected to top level port. 'DATA_RATE' is ignored by Vivado but preserved inside the database. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dqs_iob.v:321]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_0/bd_9054_microblaze_I_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_0/bd_9054_microblaze_I_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_0/bd_9054_microblaze_I_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softMC_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/softMC_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_1/bd_9054_rst_0_0_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_1/bd_9054_rst_0_0_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_1/bd_9054_rst_0_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_1/bd_9054_rst_0_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_2/bd_9054_ilmb_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_2/bd_9054_ilmb_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_3/bd_9054_dlmb_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_3/bd_9054_dlmb_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_10/bd_9054_iomodule_0_0_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_10/bd_9054_iomodule_0_0_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_0/ddr4_0_microblaze_mcs_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_0/ddr4_0_microblaze_mcs_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc] for cell 'u_ddr4_0/inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:14]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:15]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:16]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:17]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:18]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:19]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:20]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:21]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:22]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:23]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:24]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:25]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:26]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:27]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:28]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:29]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:30]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:31]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:32]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:33]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:34]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:35]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:36]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:37]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:38]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:39]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:40]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:41]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:42]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:43]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:44]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:45]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:46]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:47]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:48]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:49]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:50]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:51]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:52]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:53]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:54]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:55]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:56]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:57]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:58]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:59]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:60]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:61]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:62]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:63]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:64]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:65]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:66]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:67]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:68]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:69]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:70]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:71]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:72]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:73]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:74]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:75]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:76]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:77]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:78]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:79]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:80]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:81]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:82]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:83]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:84]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:85]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:86]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:87]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:88]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:89]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:90]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:91]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:92]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:93]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:94]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:95]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:96]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:97]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:98]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:99]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:100]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:101]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:102]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:103]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:104]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:105]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:106]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:107]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:108]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:109]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:110]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:111]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:112]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:113]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Common 17-14] Message 'Netlist 29-160' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:113]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:257]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:258]
Finished Parsing XDC File [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc] for cell 'u_ddr4_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softMC_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/softMC_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xdc] for cell 'i_softmc/i_instr0_fifo/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xdc] for cell 'i_softmc/i_instr0_fifo/U0'
Parsing XDC File [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xdc] for cell 'i_softmc/i_instr1_fifo/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xdc] for cell 'i_softmc/i_instr1_fifo/U0'
Parsing XDC File [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/rdback_fifo.xdc] for cell 'i_softmc/i_rdback_fifo/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/rdback_fifo.xdc] for cell 'i_softmc/i_rdback_fifo/U0'
Parsing XDC File [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0_board.xdc] for cell 'u_ddr4_0/inst'
Finished Parsing XDC File [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0_board.xdc] for cell 'u_ddr4_0/inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 3300.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 533 instances were transformed.
  BUFG => BUFGCE: 8 instances
  BUFIO => BUFGCE: 8 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 64 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, OBUFTDS): 8 instances
  IOBUFDS_DIFF_OUT => IOBUFDS_DIFF_OUT (DIFFINBUF, IBUFCTRL(x2), INV, OBUFT(x2)): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  IODELAYE1 => ODELAYE3: 10 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 31 instances
  MMCM_ADV => MMCME3_ADV: 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 2 instances
  ODDR => OSERDESE3: 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 288 instances
  RAMB36 => RAMB36E2: 8 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 3738.250 ; gain = 1193.027
256 Infos, 289 Warnings, 317 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:44 . Memory (MB): peak = 3738.250 ; gain = 1198.164
WARNING: [Vivado 12-4172] The following IPs are either missing output products or output products are not up-to-date. Since these IPs are locked, no update to the output products cant be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig.xco
C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint.xco

refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_clocking_v6 with formal parameter declaration list [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_clocking_v6.v:86]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_64.v:112]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_32.v:114]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_128.v:112]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_64.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_64.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_32.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_32.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_128.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_128.v:125]
WARNING: [Synth 8-6901] identifier 'instr0_disp_en' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/iseq_dispatcher.v:70]
WARNING: [Synth 8-6901] identifier 'instr1_disp_en' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/iseq_dispatcher.v:70]
WARNING: [Synth 8-2507] parameter declaration becomes local in mc with formal parameter declaration list [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/controller/mc.v:202]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module GTX_TX_SYNC_RATE_V6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_tx_sync_rate_v6.v:58]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module gtx_wrapper_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:62]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module GTX_RX_VALID_FILTER_V6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_rx_valid_filter_v6.v:57]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_upconfig_fix_3451_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_upconfig_fix_3451_v6.v:61]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_2_0_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_2_0_v6.v:60]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_bram_top_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_top_v6.v:63]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_bram_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_v6.v:62]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_brams_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_brams_v6.v:63]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_clocking_v6 with formal parameter declaration list [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_clocking_v6.v:86]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_clocking_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_clocking_v6.v:61]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_gtx_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_gtx_v6.v:61]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_pipe_lane_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_lane_v6.v:62]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_pipe_misc_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_misc_v6.v:62]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_pipe_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_v6.v:61]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_reset_delay_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_reset_delay_v6.v:62]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_tx_thrtl_ctl [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx_thrtl_ctl.v:72]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_rx [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx.v:71]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_rx_null_gen [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx_null_gen.v:72]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_rx_pipeline [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx_pipeline.v:71]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_tx_pipeline [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx_pipeline.v:72]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_tx [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx.v:71]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_top [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_top.v:69]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_endpoint [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_endpoint.v:63]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3832.520 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3845.574 ; gain = 13.055
INFO: [Common 17-344] 'refresh_design' was cancelled
WARNING: [Vivado 12-4172] The following IPs are either missing output products or output products are not up-to-date. Since these IPs are locked, no update to the output products cant be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig.xco
C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint.xco

refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_clocking_v6 with formal parameter declaration list [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_clocking_v6.v:86]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_64.v:112]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_32.v:114]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_128.v:112]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_64.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_64.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_32.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_32.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_128.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_128.v:125]
WARNING: [Synth 8-6901] identifier 'instr0_disp_en' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/iseq_dispatcher.v:70]
WARNING: [Synth 8-6901] identifier 'instr1_disp_en' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/iseq_dispatcher.v:70]
WARNING: [Synth 8-2507] parameter declaration becomes local in mc with formal parameter declaration list [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/controller/mc.v:202]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module GTX_TX_SYNC_RATE_V6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_tx_sync_rate_v6.v:58]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module gtx_wrapper_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:62]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module GTX_RX_VALID_FILTER_V6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_rx_valid_filter_v6.v:57]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_upconfig_fix_3451_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_upconfig_fix_3451_v6.v:61]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_2_0_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_2_0_v6.v:60]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_bram_top_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_top_v6.v:63]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_bram_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_v6.v:62]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_brams_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_brams_v6.v:63]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_clocking_v6 with formal parameter declaration list [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_clocking_v6.v:86]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_clocking_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_clocking_v6.v:61]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_gtx_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_gtx_v6.v:61]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_pipe_lane_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_lane_v6.v:62]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_pipe_misc_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_misc_v6.v:62]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_pipe_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_v6.v:61]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_reset_delay_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_reset_delay_v6.v:62]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_tx_thrtl_ctl [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx_thrtl_ctl.v:72]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_rx [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx.v:71]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_rx_null_gen [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx_null_gen.v:72]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_rx_pipeline [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx_pipeline.v:71]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_tx_pipeline [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx_pipeline.v:72]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_tx [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx.v:71]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_top [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_top.v:69]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_endpoint [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_endpoint.v:63]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3863.652 ; gain = 13.859
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'softMC_top' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:5]
INFO: [Synth 8-6157] synthesizing module 'iodelay_ctrl' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/ip_top/iodelay_ctrl.v:80]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33462]
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33462]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:35060]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:35060]
INFO: [Synth 8-6155] done synthesizing module 'iodelay_ctrl' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/ip_top/iodelay_ctrl.v:80]
INFO: [Synth 8-6157] synthesizing module 'infrastructure' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/ip_top/infrastructure.v:78]
INFO: [Synth 8-6157] synthesizing module 'MMCM_ADV' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:40730]
INFO: [Synth 8-6155] done synthesizing module 'MMCM_ADV' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:40730]
INFO: [Synth 8-6155] done synthesizing module 'infrastructure' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/ip_top/infrastructure.v:78]
INFO: [Synth 8-6157] synthesizing module 'phy_top' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_top.v:82]
INFO: [Synth 8-6157] synthesizing module 'phy_wrlvl' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_wrlvl.v:90]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_wrlvl.v:473]
INFO: [Synth 8-6155] done synthesizing module 'phy_wrlvl' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_wrlvl.v:90]
INFO: [Synth 8-6157] synthesizing module 'phy_pd_top' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_pd_top.v:78]
INFO: [Synth 8-6157] synthesizing module 'phy_pd' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_pd.v:81]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_pd.v:458]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_pd.v:596]
INFO: [Synth 8-6155] done synthesizing module 'phy_pd' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_pd.v:81]
INFO: [Synth 8-6155] done synthesizing module 'phy_pd_top' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_pd_top.v:78]
INFO: [Synth 8-6157] synthesizing module 'phy_init' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_init.v:93]
INFO: [Synth 8-6157] synthesizing module 'FDRSE' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13776]
INFO: [Synth 8-6155] done synthesizing module 'FDRSE' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13776]
WARNING: [Synth 8-567] referenced signal 'mem_init_done_r' should be on the sensitivity list [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_init.v:1085]
WARNING: [Synth 8-567] referenced signal 'auto_cnt_r' should be on the sensitivity list [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_init.v:1085]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_init.v:2674]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_init.v:2698]
INFO: [Synth 8-6155] done synthesizing module 'phy_init' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_init.v:93]
INFO: [Synth 8-6157] synthesizing module 'phy_control_io' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_control_io.v:78]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46318]
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46318]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE1' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE1' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE1__parameterized0' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE1__parameterized0' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:49791]
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:49791]
INFO: [Synth 8-6155] done synthesizing module 'phy_control_io' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_control_io.v:78]
INFO: [Synth 8-6157] synthesizing module 'phy_clock_io' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_clock_io.v:78]
INFO: [Synth 8-6157] synthesizing module 'phy_ck_iob' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_ck_iob.v:77]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE1__parameterized1' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE1__parameterized1' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6155] done synthesizing module 'phy_ck_iob' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_ck_iob.v:77]
INFO: [Synth 8-6155] done synthesizing module 'phy_clock_io' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_clock_io.v:78]
INFO: [Synth 8-6157] synthesizing module 'phy_data_io' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_data_io.v:77]
INFO: [Synth 8-6157] synthesizing module 'phy_dqs_iob' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dqs_iob.v:78]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS_DIFF_OUT' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36374]
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS_DIFF_OUT' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36374]
INFO: [Synth 8-6157] synthesizing module 'IODELAYE1' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38439]
INFO: [Synth 8-6155] done synthesizing module 'IODELAYE1' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38439]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE1__parameterized2' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE1__parameterized2' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE1__parameterized3' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE1__parameterized3' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE1' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38549]
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE1' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38549]
INFO: [Synth 8-6157] synthesizing module 'rd_bitslip' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/rd_bitslip.v:80]
INFO: [Synth 8-6155] done synthesizing module 'rd_bitslip' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/rd_bitslip.v:80]
INFO: [Synth 8-6155] done synthesizing module 'phy_dqs_iob' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dqs_iob.v:78]
INFO: [Synth 8-6157] synthesizing module 'phy_dq_iob' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:79]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:274]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-6155] done synthesizing module 'phy_dq_iob' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:79]
INFO: [Synth 8-6155] done synthesizing module 'phy_data_io' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_data_io.v:77]
INFO: [Synth 8-6157] synthesizing module 'phy_dly_ctrl' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dly_ctrl.v:90]
INFO: [Synth 8-6155] done synthesizing module 'phy_dly_ctrl' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dly_ctrl.v:90]
INFO: [Synth 8-6157] synthesizing module 'phy_write' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:81]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:553]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:553]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:553]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:553]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:553]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:553]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:553]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:553]
INFO: [Synth 8-6155] done synthesizing module 'phy_write' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:81]
INFO: [Synth 8-6157] synthesizing module 'phy_read' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_read.v:80]
INFO: [Synth 8-6157] synthesizing module 'phy_rdclk_gen' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rdclk_gen.v:82]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE1__parameterized4' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE1__parameterized4' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6157] synthesizing module 'IODELAYE1__parameterized0' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38439]
INFO: [Synth 8-6155] done synthesizing module 'IODELAYE1__parameterized0' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38439]
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1344]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1344]
INFO: [Synth 8-6157] synthesizing module 'IODELAYE1__parameterized1' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38439]
INFO: [Synth 8-6155] done synthesizing module 'IODELAYE1__parameterized1' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38439]
INFO: [Synth 8-6157] synthesizing module 'BUFR' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1410]
INFO: [Synth 8-6155] done synthesizing module 'BUFR' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1410]
INFO: [Synth 8-6155] done synthesizing module 'phy_rdclk_gen' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rdclk_gen.v:82]
INFO: [Synth 8-6157] synthesizing module 'phy_rdctrl_sync' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rdctrl_sync.v:80]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78184]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78184]
INFO: [Synth 8-6155] done synthesizing module 'phy_rdctrl_sync' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rdctrl_sync.v:80]
INFO: [Synth 8-6157] synthesizing module 'phy_rddata_sync' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rddata_sync.v:79]
INFO: [Synth 8-6157] synthesizing module 'circ_buffer' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/circ_buffer.v:89]
INFO: [Synth 8-6157] synthesizing module 'RAM64X1D' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:70577]
INFO: [Synth 8-6155] done synthesizing module 'RAM64X1D' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:70577]
INFO: [Synth 8-6155] done synthesizing module 'circ_buffer' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/circ_buffer.v:89]
INFO: [Synth 8-6157] synthesizing module 'circ_buffer__parameterized0' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/circ_buffer.v:89]
INFO: [Synth 8-6155] done synthesizing module 'circ_buffer__parameterized0' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/circ_buffer.v:89]
INFO: [Synth 8-6155] done synthesizing module 'phy_rddata_sync' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rddata_sync.v:79]
INFO: [Synth 8-6155] done synthesizing module 'phy_read' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_read.v:80]
INFO: [Synth 8-6157] synthesizing module 'phy_rdlvl' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rdlvl.v:79]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rdlvl.v:1108]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rdlvl.v:1704]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rdlvl.v:1936]
INFO: [Synth 8-6155] done synthesizing module 'phy_rdlvl' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rdlvl.v:79]
INFO: [Synth 8-6155] done synthesizing module 'phy_top' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_top.v:82]
WARNING: [Synth 8-7071] port 'ddr_parity' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_wr_dqs_tap_set' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_wr_dq_tap_set' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_wr_tap_set_en' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_wrlvl_start' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_wrlvl_done' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_wrlvl_err' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_wl_dqs_inverted' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_wr_calib_clk_delay' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_wl_odelay_dqs_tap_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_wl_odelay_dq_tap_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_tap_cnt_during_wrlvl' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_wl_edge_detect_valid' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_rd_data_edge_detect' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_rdlvl_start' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_rdlvl_done' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_rdlvl_err' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_cpt_first_edge_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_cpt_second_edge_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_rd_bitslip_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_rd_clkdly_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_rd_active_dly' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_rd_data' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_idel_up_all' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_idel_down_all' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_idel_up_cpt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_idel_down_cpt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_idel_up_rsync' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_idel_down_rsync' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_sel_idel_cpt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_sel_all_idel_cpt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_sel_idel_rsync' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_sel_all_idel_rsync' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_cpt_tap_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_rsync_tap_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_dqs_tap_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_dq_tap_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_pd_off' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_pd_maintain_off' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_pd_maintain_0_only' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_pd_inc_cpt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_pd_dec_cpt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_pd_inc_dqs' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_pd_dec_dqs' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_pd_disab_hyst' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_pd_disab_hyst_0' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_pd_msb_sel' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_pd_byte_sel' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_inc_rd_fps' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_dec_rd_fps' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_phy_pd' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_phy_read' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_phy_rdlvl' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_phy_top' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7023] instance 'xil_phy' of module 'phy_top' has 109 connections declared, but only 55 given [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
INFO: [Synth 8-6157] synthesizing module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/ddr4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_0' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/ddr4_0_stub.v:6]
WARNING: [Synth 8-689] width (2) of port connection 'c0_ddr4_bg' does not match port width (1) of module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:447]
WARNING: [Synth 8-689] width (64) of port connection 'rdData' does not match port width (512) of module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:463]
WARNING: [Synth 8-689] width (16) of port connection 'mc_BG' does not match port width (8) of module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:475]
INFO: [Synth 8-6157] synthesizing module 'softMC' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:6]
INFO: [Synth 8-6157] synthesizing module 'maint_ctrl_top' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:4]
INFO: [Synth 8-6157] synthesizing module 'maint_ctrl' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:73]
INFO: [Synth 8-6155] done synthesizing module 'maint_ctrl' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:73]
INFO: [Synth 8-6157] synthesizing module 'periodic_rd_ctrl' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:119]
INFO: [Synth 8-6155] done synthesizing module 'periodic_rd_ctrl' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:119]
INFO: [Synth 8-6157] synthesizing module 'zq_calib_ctrl' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:175]
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_tick' should be on the sensitivity list [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:209]
INFO: [Synth 8-6155] done synthesizing module 'zq_calib_ctrl' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:175]
INFO: [Synth 8-6157] synthesizing module 'autoref_ctrl' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:242]
INFO: [Synth 8-6155] done synthesizing module 'autoref_ctrl' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:242]
INFO: [Synth 8-6155] done synthesizing module 'maint_ctrl_top' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:4]
INFO: [Synth 8-6157] synthesizing module 'maint_handler' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:5]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:112]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:134]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:156]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:177]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:97]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:217]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:239]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:212]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:272]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:294]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:267]
INFO: [Synth 8-6155] done synthesizing module 'maint_handler' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:5]
INFO: [Synth 8-6157] synthesizing module 'autoref_config' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/autoref_config.v:4]
INFO: [Synth 8-6155] done synthesizing module 'autoref_config' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/autoref_config.v:4]
INFO: [Synth 8-6157] synthesizing module 'instr_receiver' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_receiver.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_receiver.v:52]
INFO: [Synth 8-6155] done synthesizing module 'instr_receiver' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_receiver.v:5]
INFO: [Synth 8-6157] synthesizing module 'instr_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/instr_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'instr_fifo' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/instr_fifo_stub.v:6]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr0_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:171]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr0_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:171]
WARNING: [Synth 8-7023] instance 'i_instr0_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:171]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr1_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:182]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr1_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:182]
WARNING: [Synth 8-7023] instance 'i_instr1_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:182]
INFO: [Synth 8-6157] synthesizing module 'iseq_dispatcher' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/iseq_dispatcher.v:3]
INFO: [Synth 8-6157] synthesizing module 'pipe_reg' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/pipe_reg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pipe_reg' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/pipe_reg.v:3]
INFO: [Synth 8-6157] synthesizing module 'instr_dispatcher' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_dispatcher.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_dispatcher.v:171]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_dispatcher.v:238]
INFO: [Synth 8-6157] synthesizing module 'instr_decoder' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_decoder.v:5]
INFO: [Synth 8-6155] done synthesizing module 'instr_decoder' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_decoder.v:5]
INFO: [Synth 8-6155] done synthesizing module 'instr_dispatcher' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_dispatcher.v:5]
INFO: [Synth 8-6155] done synthesizing module 'iseq_dispatcher' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/iseq_dispatcher.v:3]
INFO: [Synth 8-6157] synthesizing module 'rdback_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/rdback_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rdback_fifo' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/rdback_fifo_stub.v:6]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'rdback_fifo' is unconnected for instance 'i_rdback_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:258]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'rdback_fifo' is unconnected for instance 'i_rdback_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:258]
WARNING: [Synth 8-7023] instance 'i_rdback_fifo' of module 'rdback_fifo' has 11 connections declared, but only 9 given [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:258]
INFO: [Synth 8-6157] synthesizing module 'read_capturer' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/read_capturer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'read_capturer' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/read_capturer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'softMC' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:6]
INFO: [Synth 8-6157] synthesizing module 'riffa_top_v6_pcie_v2_5' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_top_v6_pcie_v2_5.v:53]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTXE1' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33232]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTXE1' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33232]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
INFO: [Synth 8-6157] synthesizing module 'FDCP' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13542]
INFO: [Synth 8-6155] done synthesizing module 'FDCP' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13542]
INFO: [Synth 8-6157] synthesizing module 'pcie_endpoint' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_endpoint.v:63]
INFO: [Synth 8-6157] synthesizing module 'FDCP__parameterized0' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13542]
INFO: [Synth 8-6155] done synthesizing module 'FDCP__parameterized0' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13542]
INFO: [Synth 8-6157] synthesizing module 'axi_basic_top' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_top.v:69]
INFO: [Synth 8-6157] synthesizing module 'axi_basic_rx' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx.v:71]
INFO: [Synth 8-6157] synthesizing module 'axi_basic_rx_pipeline' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx_pipeline.v:71]
INFO: [Synth 8-6155] done synthesizing module 'axi_basic_rx_pipeline' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx_pipeline.v:71]
INFO: [Synth 8-6157] synthesizing module 'axi_basic_rx_null_gen' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx_null_gen.v:72]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx_null_gen.v:247]
INFO: [Synth 8-6155] done synthesizing module 'axi_basic_rx_null_gen' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx_null_gen.v:72]
INFO: [Synth 8-6155] done synthesizing module 'axi_basic_rx' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx.v:71]
INFO: [Synth 8-6157] synthesizing module 'axi_basic_tx' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx.v:71]
INFO: [Synth 8-6157] synthesizing module 'axi_basic_tx_thrtl_ctl' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx_thrtl_ctl.v:72]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx_thrtl_ctl.v:573]
INFO: [Synth 8-6155] done synthesizing module 'axi_basic_tx_thrtl_ctl' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx_thrtl_ctl.v:72]
INFO: [Synth 8-6157] synthesizing module 'axi_basic_tx_pipeline' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx_pipeline.v:72]
INFO: [Synth 8-6155] done synthesizing module 'axi_basic_tx_pipeline' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx_pipeline.v:72]
INFO: [Synth 8-6155] done synthesizing module 'axi_basic_tx' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx.v:71]
INFO: [Synth 8-6155] done synthesizing module 'axi_basic_top' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_top.v:69]
INFO: [Synth 8-6157] synthesizing module 'pcie_reset_delay_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_reset_delay_v6.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_reset_delay_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_reset_delay_v6.v:62]
INFO: [Synth 8-6157] synthesizing module 'pcie_clocking_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_clocking_v6.v:61]
INFO: [Synth 8-6157] synthesizing module 'MMCM_ADV__parameterized0' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:40730]
INFO: [Synth 8-6155] done synthesizing module 'MMCM_ADV__parameterized0' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:40730]
INFO: [Synth 8-6155] done synthesizing module 'pcie_clocking_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_clocking_v6.v:61]
INFO: [Synth 8-6157] synthesizing module 'pcie_2_0_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_2_0_v6.v:60]
INFO: [Synth 8-6157] synthesizing module 'PCIE_2_0' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:93518]
INFO: [Synth 8-6155] done synthesizing module 'PCIE_2_0' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:93518]
INFO: [Synth 8-6157] synthesizing module 'pcie_pipe_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_v6.v:61]
INFO: [Synth 8-6157] synthesizing module 'pcie_pipe_lane_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_lane_v6.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_pipe_lane_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_lane_v6.v:62]
INFO: [Synth 8-6157] synthesizing module 'pcie_pipe_misc_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_misc_v6.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_pipe_misc_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_misc_v6.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_pipe_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_v6.v:61]
INFO: [Synth 8-6157] synthesizing module 'pcie_gtx_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_gtx_v6.v:61]
INFO: [Synth 8-6157] synthesizing module 'gtx_wrapper_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:62]
INFO: [Synth 8-6157] synthesizing module 'GTX_DRP_CHANALIGN_FIX_3752_V6' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/gtx_drp_chanalign_fix_3752_v6.v:62]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/gtx_drp_chanalign_fix_3752_v6.v:156]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/gtx_drp_chanalign_fix_3752_v6.v:203]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/gtx_drp_chanalign_fix_3752_v6.v:139]
INFO: [Synth 8-6155] done synthesizing module 'GTX_DRP_CHANALIGN_FIX_3752_V6' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/gtx_drp_chanalign_fix_3752_v6.v:62]
INFO: [Synth 8-6157] synthesizing module 'GTX_RX_VALID_FILTER_V6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_rx_valid_filter_v6.v:57]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_rx_valid_filter_v6.v:174]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_rx_valid_filter_v6.v:249]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78034]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78034]
INFO: [Synth 8-6155] done synthesizing module 'GTX_RX_VALID_FILTER_V6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_rx_valid_filter_v6.v:57]
INFO: [Synth 8-6157] synthesizing module 'GTX_TX_SYNC_RATE_V6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_tx_sync_rate_v6.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_tx_sync_rate_v6.v:182]
INFO: [Synth 8-6155] done synthesizing module 'GTX_TX_SYNC_RATE_V6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_tx_sync_rate_v6.v:58]
INFO: [Synth 8-6157] synthesizing module 'GTXE1' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:20809]
INFO: [Synth 8-6155] done synthesizing module 'GTXE1' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:20809]
WARNING: [Synth 8-605] same-named implicit nets 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
INFO: [Synth 8-556] previous implicit net 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
WARNING: [Synth 8-605] same-named implicit nets 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
INFO: [Synth 8-556] previous implicit net 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
WARNING: [Synth 8-605] same-named implicit nets 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
INFO: [Synth 8-556] previous implicit net 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
WARNING: [Synth 8-605] same-named implicit nets 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
INFO: [Synth 8-556] previous implicit net 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
WARNING: [Synth 8-605] same-named implicit nets 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
INFO: [Synth 8-556] previous implicit net 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
WARNING: [Synth 8-605] same-named implicit nets 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
INFO: [Synth 8-556] previous implicit net 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
WARNING: [Synth 8-605] same-named implicit nets 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
INFO: [Synth 8-556] previous implicit net 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
INFO: [Synth 8-6155] done synthesizing module 'gtx_wrapper_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_gtx_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_gtx_v6.v:61]
INFO: [Synth 8-6157] synthesizing module 'pcie_bram_top_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_top_v6.v:63]
WARNING: [Synth 8-639] system function call 'time' not supported [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_top_v6.v:126]
INFO: [Synth 8-251] [1'b0]  ROWS_TX 1 COLS_TX 4 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_top_v6.v:126]
WARNING: [Synth 8-639] system function call 'time' not supported [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_top_v6.v:127]
INFO: [Synth 8-251] [1'b0]  ROWS_RX 1 COLS_RX 4 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_top_v6.v:127]
INFO: [Synth 8-6157] synthesizing module 'pcie_brams_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_brams_v6.v:63]
INFO: [Synth 8-6157] synthesizing module 'pcie_bram_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_v6.v:62]
INFO: [Synth 8-6157] synthesizing module 'RAMB36' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:75727]
INFO: [Synth 8-6155] done synthesizing module 'RAMB36' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:75727]
INFO: [Synth 8-6155] done synthesizing module 'pcie_bram_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_v6.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_brams_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_brams_v6.v:63]
INFO: [Synth 8-6155] done synthesizing module 'pcie_bram_top_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_top_v6.v:63]
INFO: [Synth 8-6157] synthesizing module 'pcie_upconfig_fix_3451_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_upconfig_fix_3451_v6.v:61]
INFO: [Synth 8-6155] done synthesizing module 'pcie_upconfig_fix_3451_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_upconfig_fix_3451_v6.v:61]
INFO: [Synth 8-6155] done synthesizing module 'pcie_2_0_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_2_0_v6.v:60]
INFO: [Synth 8-6155] done synthesizing module 'pcie_endpoint' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_endpoint.v:63]
INFO: [Synth 8-6157] synthesizing module 'pcie_app_v6' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_adapter_v6_pcie_v2_5.v:62]
INFO: [Synth 8-6157] synthesizing module 'riffa_endpoint' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_endpoint.v:52]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'fifo_packer_64' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/fifo_packer_64.v:54]
INFO: [Synth 8-6155] done synthesizing module 'ram_2clk_1w_1r' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/ram_2clk_1w_1r.v:54]
INFO: [Synth 8-6155] done synthesizing module 'async_cmp' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/async_fifo.v:146]
INFO: [Synth 8-6155] done synthesizing module 'rd_ptr_empty' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/async_fifo.v:199]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_engine_64.v:412]
WARNING: [Synth 8-7071] port 'KO_CPL_SPC_HEADER' of module 'riffa_endpoint' is unconnected for instance 'endpoint' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_adapter_v6_pcie_v2_5.v:316]
WARNING: [Synth 8-7071] port 'KO_CPL_SPC_DATA' of module 'riffa_endpoint' is unconnected for instance 'endpoint' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_adapter_v6_pcie_v2_5.v:316]
WARNING: [Synth 8-7023] instance 'endpoint' of module 'riffa_endpoint' has 66 connections declared, but only 64 given [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_adapter_v6_pcie_v2_5.v:316]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3863.652 ; gain = 13.859
---------------------------------------------------------------------------------
ERROR: Top module empty or no top module found.
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3873.965 ; gain = 28.188
report_ip_status -name ip_status 
WARNING: [Vivado 12-4172] The following IPs are either missing output products or output products are not up-to-date. Since these IPs are locked, no update to the output products cant be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig.xco
C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint.xco

refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_clocking_v6 with formal parameter declaration list [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_clocking_v6.v:86]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_64.v:112]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_32.v:114]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_128.v:112]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_64.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_64.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_32.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_32.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_128.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_128.v:125]
WARNING: [Synth 8-6901] identifier 'instr0_disp_en' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/iseq_dispatcher.v:70]
WARNING: [Synth 8-6901] identifier 'instr1_disp_en' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/iseq_dispatcher.v:70]
WARNING: [Synth 8-2507] parameter declaration becomes local in mc with formal parameter declaration list [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/controller/mc.v:202]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module GTX_TX_SYNC_RATE_V6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_tx_sync_rate_v6.v:58]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module gtx_wrapper_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:62]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module GTX_RX_VALID_FILTER_V6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_rx_valid_filter_v6.v:57]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_upconfig_fix_3451_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_upconfig_fix_3451_v6.v:61]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_2_0_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_2_0_v6.v:60]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_bram_top_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_top_v6.v:63]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_bram_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_v6.v:62]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_brams_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_brams_v6.v:63]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_clocking_v6 with formal parameter declaration list [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_clocking_v6.v:86]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_clocking_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_clocking_v6.v:61]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_gtx_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_gtx_v6.v:61]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_pipe_lane_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_lane_v6.v:62]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_pipe_misc_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_misc_v6.v:62]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_pipe_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_v6.v:61]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_reset_delay_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_reset_delay_v6.v:62]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_tx_thrtl_ctl [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx_thrtl_ctl.v:72]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_rx [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx.v:71]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_rx_null_gen [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx_null_gen.v:72]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_rx_pipeline [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx_pipeline.v:71]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_tx_pipeline [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx_pipeline.v:72]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_tx [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx.v:71]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_top [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_top.v:69]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_endpoint [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_endpoint.v:63]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3923.594 ; gain = 5.402
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'softMC_top' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:5]
INFO: [Synth 8-6157] synthesizing module 'iodelay_ctrl' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/ip_top/iodelay_ctrl.v:80]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33462]
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33462]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:35060]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:35060]
INFO: [Synth 8-6155] done synthesizing module 'iodelay_ctrl' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/ip_top/iodelay_ctrl.v:80]
INFO: [Synth 8-6157] synthesizing module 'infrastructure' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/ip_top/infrastructure.v:78]
INFO: [Synth 8-6157] synthesizing module 'MMCM_ADV' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:40730]
INFO: [Synth 8-6155] done synthesizing module 'MMCM_ADV' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:40730]
INFO: [Synth 8-6155] done synthesizing module 'infrastructure' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/ip_top/infrastructure.v:78]
INFO: [Synth 8-6157] synthesizing module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/ddr4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_0' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/ddr4_0_stub.v:6]
WARNING: [Synth 8-689] width (2) of port connection 'c0_ddr4_bg' does not match port width (1) of module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:322]
WARNING: [Synth 8-689] width (64) of port connection 'rdData' does not match port width (512) of module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:338]
WARNING: [Synth 8-689] width (16) of port connection 'mc_BG' does not match port width (8) of module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:350]
INFO: [Synth 8-6157] synthesizing module 'softMC' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:6]
INFO: [Synth 8-6157] synthesizing module 'maint_ctrl_top' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:4]
INFO: [Synth 8-6157] synthesizing module 'maint_ctrl' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:73]
INFO: [Synth 8-6155] done synthesizing module 'maint_ctrl' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:73]
INFO: [Synth 8-6157] synthesizing module 'periodic_rd_ctrl' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:119]
INFO: [Synth 8-6155] done synthesizing module 'periodic_rd_ctrl' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:119]
INFO: [Synth 8-6157] synthesizing module 'zq_calib_ctrl' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:175]
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_tick' should be on the sensitivity list [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:209]
INFO: [Synth 8-6155] done synthesizing module 'zq_calib_ctrl' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:175]
INFO: [Synth 8-6157] synthesizing module 'autoref_ctrl' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:242]
INFO: [Synth 8-6155] done synthesizing module 'autoref_ctrl' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:242]
INFO: [Synth 8-6155] done synthesizing module 'maint_ctrl_top' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:4]
INFO: [Synth 8-6157] synthesizing module 'maint_handler' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:5]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:112]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:134]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:156]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:177]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:97]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:217]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:239]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:212]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:272]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:294]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:267]
INFO: [Synth 8-6155] done synthesizing module 'maint_handler' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:5]
INFO: [Synth 8-6157] synthesizing module 'autoref_config' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/autoref_config.v:4]
INFO: [Synth 8-6155] done synthesizing module 'autoref_config' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/autoref_config.v:4]
INFO: [Synth 8-6157] synthesizing module 'instr_receiver' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_receiver.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_receiver.v:52]
INFO: [Synth 8-6155] done synthesizing module 'instr_receiver' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_receiver.v:5]
INFO: [Synth 8-6157] synthesizing module 'instr_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/instr_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'instr_fifo' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/instr_fifo_stub.v:6]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr0_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:171]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr0_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:171]
WARNING: [Synth 8-7023] instance 'i_instr0_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:171]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr1_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:182]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr1_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:182]
WARNING: [Synth 8-7023] instance 'i_instr1_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:182]
INFO: [Synth 8-6157] synthesizing module 'iseq_dispatcher' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/iseq_dispatcher.v:3]
INFO: [Synth 8-6157] synthesizing module 'pipe_reg' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/pipe_reg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pipe_reg' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/pipe_reg.v:3]
INFO: [Synth 8-6157] synthesizing module 'instr_dispatcher' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_dispatcher.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_dispatcher.v:171]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_dispatcher.v:238]
INFO: [Synth 8-6157] synthesizing module 'instr_decoder' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_decoder.v:5]
INFO: [Synth 8-6155] done synthesizing module 'instr_decoder' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_decoder.v:5]
INFO: [Synth 8-6155] done synthesizing module 'instr_dispatcher' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_dispatcher.v:5]
INFO: [Synth 8-6155] done synthesizing module 'iseq_dispatcher' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/iseq_dispatcher.v:3]
INFO: [Synth 8-6157] synthesizing module 'rdback_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/rdback_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rdback_fifo' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/rdback_fifo_stub.v:6]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'rdback_fifo' is unconnected for instance 'i_rdback_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:258]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'rdback_fifo' is unconnected for instance 'i_rdback_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:258]
WARNING: [Synth 8-7023] instance 'i_rdback_fifo' of module 'rdback_fifo' has 11 connections declared, but only 9 given [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:258]
INFO: [Synth 8-6157] synthesizing module 'read_capturer' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/read_capturer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'read_capturer' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/read_capturer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'softMC' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:6]
INFO: [Synth 8-6157] synthesizing module 'riffa_top_v6_pcie_v2_5' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_top_v6_pcie_v2_5.v:53]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTXE1' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33232]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTXE1' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33232]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
INFO: [Synth 8-6157] synthesizing module 'FDCP' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13542]
INFO: [Synth 8-6155] done synthesizing module 'FDCP' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13542]
INFO: [Synth 8-6157] synthesizing module 'pcie_endpoint' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_endpoint.v:63]
INFO: [Synth 8-6157] synthesizing module 'FDCP__parameterized0' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13542]
INFO: [Synth 8-6155] done synthesizing module 'FDCP__parameterized0' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13542]
INFO: [Synth 8-6157] synthesizing module 'axi_basic_top' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_top.v:69]
INFO: [Synth 8-6157] synthesizing module 'axi_basic_rx' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx.v:71]
INFO: [Synth 8-6157] synthesizing module 'axi_basic_rx_pipeline' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx_pipeline.v:71]
INFO: [Synth 8-6155] done synthesizing module 'axi_basic_rx_pipeline' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx_pipeline.v:71]
INFO: [Synth 8-6157] synthesizing module 'axi_basic_rx_null_gen' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx_null_gen.v:72]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx_null_gen.v:247]
INFO: [Synth 8-6155] done synthesizing module 'axi_basic_rx_null_gen' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx_null_gen.v:72]
INFO: [Synth 8-6155] done synthesizing module 'axi_basic_rx' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx.v:71]
INFO: [Synth 8-6157] synthesizing module 'axi_basic_tx' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx.v:71]
INFO: [Synth 8-6157] synthesizing module 'axi_basic_tx_thrtl_ctl' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx_thrtl_ctl.v:72]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx_thrtl_ctl.v:573]
INFO: [Synth 8-6155] done synthesizing module 'axi_basic_tx_thrtl_ctl' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx_thrtl_ctl.v:72]
INFO: [Synth 8-6157] synthesizing module 'axi_basic_tx_pipeline' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx_pipeline.v:72]
INFO: [Synth 8-6155] done synthesizing module 'axi_basic_tx_pipeline' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx_pipeline.v:72]
INFO: [Synth 8-6155] done synthesizing module 'axi_basic_tx' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx.v:71]
INFO: [Synth 8-6155] done synthesizing module 'axi_basic_top' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_top.v:69]
INFO: [Synth 8-6157] synthesizing module 'pcie_reset_delay_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_reset_delay_v6.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_reset_delay_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_reset_delay_v6.v:62]
INFO: [Synth 8-6157] synthesizing module 'pcie_clocking_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_clocking_v6.v:61]
INFO: [Synth 8-6157] synthesizing module 'MMCM_ADV__parameterized0' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:40730]
INFO: [Synth 8-6155] done synthesizing module 'MMCM_ADV__parameterized0' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:40730]
INFO: [Synth 8-6155] done synthesizing module 'pcie_clocking_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_clocking_v6.v:61]
INFO: [Synth 8-6157] synthesizing module 'pcie_2_0_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_2_0_v6.v:60]
INFO: [Synth 8-6157] synthesizing module 'PCIE_2_0' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:93518]
INFO: [Synth 8-6155] done synthesizing module 'PCIE_2_0' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:93518]
INFO: [Synth 8-6157] synthesizing module 'pcie_pipe_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_v6.v:61]
INFO: [Synth 8-6157] synthesizing module 'pcie_pipe_lane_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_lane_v6.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_pipe_lane_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_lane_v6.v:62]
INFO: [Synth 8-6157] synthesizing module 'pcie_pipe_misc_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_misc_v6.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_pipe_misc_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_misc_v6.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_pipe_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_v6.v:61]
INFO: [Synth 8-6157] synthesizing module 'pcie_gtx_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_gtx_v6.v:61]
INFO: [Synth 8-6157] synthesizing module 'gtx_wrapper_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:62]
INFO: [Synth 8-6157] synthesizing module 'GTX_DRP_CHANALIGN_FIX_3752_V6' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/gtx_drp_chanalign_fix_3752_v6.v:62]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/gtx_drp_chanalign_fix_3752_v6.v:156]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/gtx_drp_chanalign_fix_3752_v6.v:203]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/gtx_drp_chanalign_fix_3752_v6.v:139]
INFO: [Synth 8-6155] done synthesizing module 'GTX_DRP_CHANALIGN_FIX_3752_V6' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/gtx_drp_chanalign_fix_3752_v6.v:62]
INFO: [Synth 8-6157] synthesizing module 'GTX_RX_VALID_FILTER_V6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_rx_valid_filter_v6.v:57]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_rx_valid_filter_v6.v:174]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_rx_valid_filter_v6.v:249]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78034]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78034]
INFO: [Synth 8-6155] done synthesizing module 'GTX_RX_VALID_FILTER_V6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_rx_valid_filter_v6.v:57]
INFO: [Synth 8-6157] synthesizing module 'GTX_TX_SYNC_RATE_V6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_tx_sync_rate_v6.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_tx_sync_rate_v6.v:182]
INFO: [Synth 8-6155] done synthesizing module 'GTX_TX_SYNC_RATE_V6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_tx_sync_rate_v6.v:58]
INFO: [Synth 8-6157] synthesizing module 'GTXE1' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:20809]
INFO: [Synth 8-6155] done synthesizing module 'GTXE1' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:20809]
WARNING: [Synth 8-605] same-named implicit nets 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
INFO: [Synth 8-556] previous implicit net 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
WARNING: [Synth 8-605] same-named implicit nets 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
INFO: [Synth 8-556] previous implicit net 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
WARNING: [Synth 8-605] same-named implicit nets 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
INFO: [Synth 8-556] previous implicit net 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
WARNING: [Synth 8-605] same-named implicit nets 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
INFO: [Synth 8-556] previous implicit net 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
WARNING: [Synth 8-605] same-named implicit nets 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
INFO: [Synth 8-556] previous implicit net 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
WARNING: [Synth 8-605] same-named implicit nets 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
INFO: [Synth 8-556] previous implicit net 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
WARNING: [Synth 8-605] same-named implicit nets 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
INFO: [Synth 8-556] previous implicit net 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
INFO: [Synth 8-6155] done synthesizing module 'gtx_wrapper_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_gtx_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_gtx_v6.v:61]
INFO: [Synth 8-6157] synthesizing module 'pcie_bram_top_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_top_v6.v:63]
WARNING: [Synth 8-639] system function call 'time' not supported [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_top_v6.v:126]
INFO: [Synth 8-251] [1'b0]  ROWS_TX 1 COLS_TX 4 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_top_v6.v:126]
WARNING: [Synth 8-639] system function call 'time' not supported [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_top_v6.v:127]
INFO: [Synth 8-251] [1'b0]  ROWS_RX 1 COLS_RX 4 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_top_v6.v:127]
INFO: [Synth 8-6157] synthesizing module 'pcie_brams_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_brams_v6.v:63]
INFO: [Synth 8-6157] synthesizing module 'pcie_bram_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_v6.v:62]
INFO: [Synth 8-6157] synthesizing module 'RAMB36' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:75727]
INFO: [Synth 8-6155] done synthesizing module 'RAMB36' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:75727]
INFO: [Synth 8-6155] done synthesizing module 'pcie_bram_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_v6.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_brams_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_brams_v6.v:63]
INFO: [Synth 8-6155] done synthesizing module 'pcie_bram_top_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_top_v6.v:63]
INFO: [Synth 8-6157] synthesizing module 'pcie_upconfig_fix_3451_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_upconfig_fix_3451_v6.v:61]
INFO: [Synth 8-6155] done synthesizing module 'pcie_upconfig_fix_3451_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_upconfig_fix_3451_v6.v:61]
INFO: [Synth 8-6155] done synthesizing module 'pcie_2_0_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_2_0_v6.v:60]
INFO: [Synth 8-6155] done synthesizing module 'pcie_endpoint' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_endpoint.v:63]
INFO: [Synth 8-6157] synthesizing module 'pcie_app_v6' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_adapter_v6_pcie_v2_5.v:62]
INFO: [Synth 8-6157] synthesizing module 'riffa_endpoint' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_endpoint.v:52]
INFO: [Synth 8-6157] synthesizing module 'riffa_endpoint_64' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_endpoint_64.v:53]
INFO: [Synth 8-6157] synthesizing module 'channel_64' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/channel_64.v:52]
INFO: [Synth 8-6157] synthesizing module 'rx_port_64' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_64.v:52]
INFO: [Synth 8-6157] synthesizing module 'fifo_packer_64' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/fifo_packer_64.v:54]
INFO: [Synth 8-6155] done synthesizing module 'fifo_packer_64' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/fifo_packer_64.v:54]
INFO: [Synth 8-6157] synthesizing module 'async_fifo_fwft' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/async_fifo_fwft.v:56]
INFO: [Synth 8-6157] synthesizing module 'async_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/async_fifo.v:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2clk_1w_1r' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/ram_2clk_1w_1r.v:54]
INFO: [Synth 8-6155] done synthesizing module 'ram_2clk_1w_1r' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/ram_2clk_1w_1r.v:54]
INFO: [Synth 8-6157] synthesizing module 'async_cmp' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/async_fifo.v:146]
INFO: [Synth 8-6155] done synthesizing module 'async_cmp' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/async_fifo.v:146]
INFO: [Synth 8-6157] synthesizing module 'rd_ptr_empty' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/async_fifo.v:199]
INFO: [Synth 8-6155] done synthesizing module 'rd_ptr_empty' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/async_fifo.v:199]
INFO: [Synth 8-6157] synthesizing module 'wr_ptr_full' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/async_fifo.v:259]
INFO: [Synth 8-6155] done synthesizing module 'wr_ptr_full' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/async_fifo.v:259]
INFO: [Synth 8-6155] done synthesizing module 'async_fifo' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/async_fifo.v:59]
INFO: [Synth 8-6155] done synthesizing module 'async_fifo_fwft' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/async_fifo_fwft.v:56]
INFO: [Synth 8-6157] synthesizing module 'sync_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/sync_fifo.v:56]
INFO: [Synth 8-6157] synthesizing module 'ram_1clk_1w_1r' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/ram_1clk_1w_1r.v:54]
INFO: [Synth 8-6155] done synthesizing module 'ram_1clk_1w_1r' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/ram_1clk_1w_1r.v:54]
INFO: [Synth 8-6155] done synthesizing module 'sync_fifo' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/sync_fifo.v:56]
INFO: [Synth 8-6157] synthesizing module 'sg_list_requester' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/sg_list_requester.v:64]
INFO: [Synth 8-6155] done synthesizing module 'sg_list_requester' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/sg_list_requester.v:64]
INFO: [Synth 8-6157] synthesizing module 'rx_port_requester_mux' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_requester_mux.v:59]
INFO: [Synth 8-6155] done synthesizing module 'rx_port_requester_mux' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_requester_mux.v:59]
INFO: [Synth 8-6157] synthesizing module 'sg_list_reader_64' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/sg_list_reader_64.v:59]
INFO: [Synth 8-6155] done synthesizing module 'sg_list_reader_64' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/sg_list_reader_64.v:59]
INFO: [Synth 8-6157] synthesizing module 'rx_port_reader' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_reader.v:69]
INFO: [Synth 8-6155] done synthesizing module 'rx_port_reader' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_reader.v:69]
INFO: [Synth 8-6157] synthesizing module 'rx_port_channel_gate' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_channel_gate.v:53]
INFO: [Synth 8-6157] synthesizing module 'cross_domain_signal' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/cross_domain_signal.v:54]
INFO: [Synth 8-6157] synthesizing module 'syncff' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/syncff.v:52]
INFO: [Synth 8-6157] synthesizing module 'ff' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/ff.v:51]
INFO: [Synth 8-6155] done synthesizing module 'ff' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/ff.v:51]
INFO: [Synth 8-6155] done synthesizing module 'syncff' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/syncff.v:52]
INFO: [Synth 8-6155] done synthesizing module 'cross_domain_signal' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/cross_domain_signal.v:54]
INFO: [Synth 8-6155] done synthesizing module 'rx_port_channel_gate' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_channel_gate.v:53]
INFO: [Synth 8-6155] done synthesizing module 'rx_port_64' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_64.v:52]
INFO: [Synth 8-6157] synthesizing module 'tx_port_64' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_64.v:53]
INFO: [Synth 8-6157] synthesizing module 'tx_port_channel_gate_64' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_channel_gate_64.v:60]
INFO: [Synth 8-6157] synthesizing module 'async_fifo__parameterized0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/async_fifo.v:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2clk_1w_1r__parameterized0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/ram_2clk_1w_1r.v:54]
INFO: [Synth 8-6155] done synthesizing module 'ram_2clk_1w_1r__parameterized0' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/ram_2clk_1w_1r.v:54]
INFO: [Synth 8-6157] synthesizing module 'async_cmp__parameterized0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/async_fifo.v:146]
INFO: [Synth 8-6155] done synthesizing module 'async_cmp__parameterized0' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/async_fifo.v:146]
INFO: [Synth 8-6157] synthesizing module 'rd_ptr_empty__parameterized0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/async_fifo.v:199]
INFO: [Synth 8-6155] done synthesizing module 'rd_ptr_empty__parameterized0' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/async_fifo.v:199]
INFO: [Synth 8-6157] synthesizing module 'wr_ptr_full__parameterized0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/async_fifo.v:259]
INFO: [Synth 8-6155] done synthesizing module 'wr_ptr_full__parameterized0' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/async_fifo.v:259]
INFO: [Synth 8-6155] done synthesizing module 'async_fifo__parameterized0' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/async_fifo.v:59]
INFO: [Synth 8-6155] done synthesizing module 'tx_port_channel_gate_64' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_channel_gate_64.v:60]
INFO: [Synth 8-6157] synthesizing module 'tx_port_monitor_64' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_64.v:59]
INFO: [Synth 8-6155] done synthesizing module 'tx_port_monitor_64' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_64.v:59]
INFO: [Synth 8-6157] synthesizing module 'tx_port_buffer_64' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_buffer_64.v:55]
INFO: [Synth 8-6157] synthesizing module 'sync_fifo__parameterized0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/sync_fifo.v:56]
INFO: [Synth 8-6157] synthesizing module 'ram_1clk_1w_1r__parameterized0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/ram_1clk_1w_1r.v:54]
INFO: [Synth 8-6155] done synthesizing module 'ram_1clk_1w_1r__parameterized0' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/ram_1clk_1w_1r.v:54]
INFO: [Synth 8-6155] done synthesizing module 'sync_fifo__parameterized0' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/sync_fifo.v:56]
INFO: [Synth 8-6155] done synthesizing module 'tx_port_buffer_64' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_buffer_64.v:55]
INFO: [Synth 8-6157] synthesizing module 'tx_port_writer' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_writer.v:71]
INFO: [Synth 8-6155] done synthesizing module 'tx_port_writer' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_writer.v:71]
INFO: [Synth 8-6155] done synthesizing module 'tx_port_64' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_64.v:53]
INFO: [Synth 8-6155] done synthesizing module 'channel_64' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/channel_64.v:52]
INFO: [Synth 8-6157] synthesizing module 'demux_1_to_n' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/demux_1_to_n.v:51]
INFO: [Synth 8-6155] done synthesizing module 'demux_1_to_n' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/demux_1_to_n.v:51]
INFO: [Synth 8-6157] synthesizing module 'rx_engine_64' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_engine_64.v:75]
INFO: [Synth 8-6157] synthesizing module 'rx_engine_req' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_engine_req.v:59]
INFO: [Synth 8-6157] synthesizing module 'sync_fifo__parameterized1' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/sync_fifo.v:56]
INFO: [Synth 8-6157] synthesizing module 'ram_1clk_1w_1r__parameterized1' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/ram_1clk_1w_1r.v:54]
INFO: [Synth 8-6155] done synthesizing module 'ram_1clk_1w_1r__parameterized1' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/ram_1clk_1w_1r.v:54]
INFO: [Synth 8-6155] done synthesizing module 'sync_fifo__parameterized1' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/sync_fifo.v:56]
INFO: [Synth 8-6155] done synthesizing module 'rx_engine_req' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_engine_req.v:59]
INFO: [Synth 8-6157] synthesizing module 'reorder_queue' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/reorder_queue.v:27]
INFO: [Synth 8-6157] synthesizing module 'ram_1clk_1w_1r__parameterized2' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/ram_1clk_1w_1r.v:54]
INFO: [Synth 8-6155] done synthesizing module 'ram_1clk_1w_1r__parameterized2' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/ram_1clk_1w_1r.v:54]
INFO: [Synth 8-6157] synthesizing module 'ram_1clk_1w_1r__parameterized3' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/ram_1clk_1w_1r.v:54]
INFO: [Synth 8-6155] done synthesizing module 'ram_1clk_1w_1r__parameterized3' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/ram_1clk_1w_1r.v:54]
INFO: [Synth 8-6157] synthesizing module 'ram_1clk_1w_1r__parameterized4' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/ram_1clk_1w_1r.v:54]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'ram_1clk_1w_1r__parameterized4' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/ram_1clk_1w_1r.v:54]
INFO: [Synth 8-6155] done synthesizing module 'ram_1clk_1w_1r__parameterized5' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/ram_1clk_1w_1r.v:54]
INFO: [Synth 8-6155] done synthesizing module 'reorder_queue_input' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/reorder_queue_input.v:24]
INFO: [Synth 8-6155] done synthesizing module 'reorder_queue_output' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/reorder_queue_output.v:23]
INFO: [Synth 8-6155] done synthesizing module 'reorder_queue' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/reorder_queue.v:27]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_engine_64.v:412]
INFO: [Synth 8-6155] done synthesizing module 'rx_engine_64' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_engine_64.v:75]
INFO: [Synth 8-6155] done synthesizing module 'tx_engine_selector' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_engine_selector.v:54]
INFO: [Synth 8-6155] done synthesizing module 'tx_engine_formatter_64' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_engine_formatter_64.v:62]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'KO_CPL_SPC_HEADER' of module 'riffa_endpoint' is unconnected for instance 'endpoint' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_adapter_v6_pcie_v2_5.v:316]
WARNING: [Synth 8-7071] port 'KO_CPL_SPC_DATA' of module 'riffa_endpoint' is unconnected for instance 'endpoint' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_adapter_v6_pcie_v2_5.v:316]
WARNING: [Synth 8-7023] instance 'endpoint' of module 'riffa_endpoint' has 66 connections declared, but only 64 given [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_adapter_v6_pcie_v2_5.v:316]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3923.594 ; gain = 5.402
---------------------------------------------------------------------------------
ERROR: Top module empty or no top module found.
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 3923.594 ; gain = 5.402
WARNING: [Vivado 12-4172] The following IPs are either missing output products or output products are not up-to-date. Since these IPs are locked, no update to the output products cant be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig.xco
C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint.xco

refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_clocking_v6 with formal parameter declaration list [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_clocking_v6.v:86]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_64.v:112]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_32.v:114]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_128.v:112]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_64.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_64.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_32.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_32.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_128.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_128.v:125]
WARNING: [Synth 8-6901] identifier 'instr0_disp_en' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/iseq_dispatcher.v:70]
WARNING: [Synth 8-6901] identifier 'instr1_disp_en' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/iseq_dispatcher.v:70]
WARNING: [Synth 8-2507] parameter declaration becomes local in mc with formal parameter declaration list [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/controller/mc.v:202]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module GTX_TX_SYNC_RATE_V6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_tx_sync_rate_v6.v:58]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module gtx_wrapper_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:62]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module GTX_RX_VALID_FILTER_V6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_rx_valid_filter_v6.v:57]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_upconfig_fix_3451_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_upconfig_fix_3451_v6.v:61]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_2_0_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_2_0_v6.v:60]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_bram_top_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_top_v6.v:63]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_bram_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_v6.v:62]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_brams_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_brams_v6.v:63]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_clocking_v6 with formal parameter declaration list [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_clocking_v6.v:86]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_clocking_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_clocking_v6.v:61]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_gtx_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_gtx_v6.v:61]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_pipe_lane_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_lane_v6.v:62]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_pipe_misc_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_misc_v6.v:62]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_pipe_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_v6.v:61]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_reset_delay_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_reset_delay_v6.v:62]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_tx_thrtl_ctl [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx_thrtl_ctl.v:72]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_rx [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx.v:71]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_rx_null_gen [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx_null_gen.v:72]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_rx_pipeline [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx_pipeline.v:71]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_tx_pipeline [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx_pipeline.v:72]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_tx [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx.v:71]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_top [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_top.v:69]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_endpoint [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_endpoint.v:63]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3923.926 ; gain = 0.332
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'softMC_top' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:5]
INFO: [Synth 8-6157] synthesizing module 'iodelay_ctrl' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/ip_top/iodelay_ctrl.v:80]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33462]
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33462]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:35060]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:35060]
INFO: [Synth 8-6155] done synthesizing module 'iodelay_ctrl' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/ip_top/iodelay_ctrl.v:80]
INFO: [Synth 8-6157] synthesizing module 'infrastructure' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/ip_top/infrastructure.v:78]
INFO: [Synth 8-6157] synthesizing module 'MMCM_ADV' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:40730]
INFO: [Synth 8-6155] done synthesizing module 'MMCM_ADV' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:40730]
INFO: [Synth 8-6155] done synthesizing module 'infrastructure' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/ip_top/infrastructure.v:78]
INFO: [Synth 8-6157] synthesizing module 'phy_top' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_top.v:82]
INFO: [Synth 8-6157] synthesizing module 'phy_wrlvl' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_wrlvl.v:90]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_wrlvl.v:473]
INFO: [Synth 8-6155] done synthesizing module 'phy_wrlvl' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_wrlvl.v:90]
INFO: [Synth 8-6157] synthesizing module 'phy_pd_top' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_pd_top.v:78]
INFO: [Synth 8-6157] synthesizing module 'phy_pd' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_pd.v:81]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_pd.v:458]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_pd.v:596]
INFO: [Synth 8-6155] done synthesizing module 'phy_pd' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_pd.v:81]
INFO: [Synth 8-6155] done synthesizing module 'phy_pd_top' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_pd_top.v:78]
INFO: [Synth 8-6157] synthesizing module 'phy_init' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_init.v:93]
INFO: [Synth 8-6157] synthesizing module 'FDRSE' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13776]
INFO: [Synth 8-6155] done synthesizing module 'FDRSE' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13776]
WARNING: [Synth 8-567] referenced signal 'mem_init_done_r' should be on the sensitivity list [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_init.v:1085]
WARNING: [Synth 8-567] referenced signal 'auto_cnt_r' should be on the sensitivity list [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_init.v:1085]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_init.v:2674]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_init.v:2698]
INFO: [Synth 8-6155] done synthesizing module 'phy_init' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_init.v:93]
INFO: [Synth 8-6157] synthesizing module 'phy_control_io' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_control_io.v:78]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46318]
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46318]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE1' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE1' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE1__parameterized0' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE1__parameterized0' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:49791]
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:49791]
INFO: [Synth 8-6155] done synthesizing module 'phy_control_io' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_control_io.v:78]
INFO: [Synth 8-6157] synthesizing module 'phy_clock_io' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_clock_io.v:78]
INFO: [Synth 8-6157] synthesizing module 'phy_ck_iob' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_ck_iob.v:77]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE1__parameterized1' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE1__parameterized1' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6155] done synthesizing module 'phy_ck_iob' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_ck_iob.v:77]
INFO: [Synth 8-6155] done synthesizing module 'phy_clock_io' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_clock_io.v:78]
INFO: [Synth 8-6157] synthesizing module 'phy_data_io' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_data_io.v:77]
INFO: [Synth 8-6157] synthesizing module 'phy_dqs_iob' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dqs_iob.v:78]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS_DIFF_OUT' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36374]
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS_DIFF_OUT' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36374]
INFO: [Synth 8-6157] synthesizing module 'IODELAYE1' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38439]
INFO: [Synth 8-6155] done synthesizing module 'IODELAYE1' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38439]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE1__parameterized2' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE1__parameterized2' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE1__parameterized3' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE1__parameterized3' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE1' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38549]
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE1' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38549]
INFO: [Synth 8-6157] synthesizing module 'rd_bitslip' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/rd_bitslip.v:80]
INFO: [Synth 8-6155] done synthesizing module 'rd_bitslip' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/rd_bitslip.v:80]
INFO: [Synth 8-6155] done synthesizing module 'phy_dqs_iob' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dqs_iob.v:78]
INFO: [Synth 8-6157] synthesizing module 'phy_dq_iob' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:79]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:274]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-6155] done synthesizing module 'phy_dq_iob' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:79]
INFO: [Synth 8-6155] done synthesizing module 'phy_data_io' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_data_io.v:77]
INFO: [Synth 8-6157] synthesizing module 'phy_dly_ctrl' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dly_ctrl.v:90]
INFO: [Synth 8-6155] done synthesizing module 'phy_dly_ctrl' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dly_ctrl.v:90]
INFO: [Synth 8-6157] synthesizing module 'phy_write' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:81]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:553]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:553]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:553]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:553]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:553]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:553]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:553]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:553]
INFO: [Synth 8-6155] done synthesizing module 'phy_write' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:81]
INFO: [Synth 8-6157] synthesizing module 'phy_read' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_read.v:80]
INFO: [Synth 8-6157] synthesizing module 'phy_rdclk_gen' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rdclk_gen.v:82]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE1__parameterized4' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE1__parameterized4' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6157] synthesizing module 'IODELAYE1__parameterized0' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38439]
INFO: [Synth 8-6155] done synthesizing module 'IODELAYE1__parameterized0' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38439]
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1344]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1344]
INFO: [Synth 8-6157] synthesizing module 'IODELAYE1__parameterized1' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38439]
INFO: [Synth 8-6155] done synthesizing module 'IODELAYE1__parameterized1' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38439]
INFO: [Synth 8-6157] synthesizing module 'BUFR' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1410]
INFO: [Synth 8-6155] done synthesizing module 'BUFR' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1410]
INFO: [Synth 8-6155] done synthesizing module 'phy_rdclk_gen' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rdclk_gen.v:82]
INFO: [Synth 8-6157] synthesizing module 'phy_rdctrl_sync' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rdctrl_sync.v:80]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78184]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78184]
INFO: [Synth 8-6155] done synthesizing module 'phy_rdctrl_sync' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rdctrl_sync.v:80]
INFO: [Synth 8-6157] synthesizing module 'phy_rddata_sync' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rddata_sync.v:79]
INFO: [Synth 8-6157] synthesizing module 'circ_buffer' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/circ_buffer.v:89]
INFO: [Synth 8-6157] synthesizing module 'RAM64X1D' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:70577]
INFO: [Synth 8-6155] done synthesizing module 'RAM64X1D' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:70577]
INFO: [Synth 8-6155] done synthesizing module 'circ_buffer' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/circ_buffer.v:89]
INFO: [Synth 8-6157] synthesizing module 'circ_buffer__parameterized0' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/circ_buffer.v:89]
INFO: [Synth 8-6155] done synthesizing module 'circ_buffer__parameterized0' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/circ_buffer.v:89]
INFO: [Synth 8-6155] done synthesizing module 'phy_rddata_sync' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rddata_sync.v:79]
INFO: [Synth 8-6155] done synthesizing module 'phy_read' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_read.v:80]
INFO: [Synth 8-6157] synthesizing module 'phy_rdlvl' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rdlvl.v:79]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rdlvl.v:1108]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rdlvl.v:1704]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rdlvl.v:1936]
INFO: [Synth 8-6155] done synthesizing module 'phy_rdlvl' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rdlvl.v:79]
INFO: [Synth 8-6155] done synthesizing module 'phy_top' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_top.v:82]
WARNING: [Synth 8-689] width (1) of port connection 'ddr_addr' does not match port width (16) of module 'phy_top' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:374]
WARNING: [Synth 8-7071] port 'ddr_parity' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_wr_dqs_tap_set' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_wr_dq_tap_set' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_wr_tap_set_en' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_wrlvl_start' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_wrlvl_done' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_wrlvl_err' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_wl_dqs_inverted' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_wr_calib_clk_delay' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_wl_odelay_dqs_tap_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_wl_odelay_dq_tap_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_tap_cnt_during_wrlvl' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_wl_edge_detect_valid' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_rd_data_edge_detect' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_rdlvl_start' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_rdlvl_done' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_rdlvl_err' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_cpt_first_edge_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_cpt_second_edge_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_rd_bitslip_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_rd_clkdly_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_rd_active_dly' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_rd_data' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_idel_up_all' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_idel_down_all' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_idel_up_cpt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_idel_down_cpt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_idel_up_rsync' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_idel_down_rsync' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_sel_idel_cpt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_sel_all_idel_cpt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_sel_idel_rsync' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_sel_all_idel_rsync' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_cpt_tap_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_rsync_tap_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_dqs_tap_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_dq_tap_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_pd_off' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_pd_maintain_off' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_pd_maintain_0_only' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_pd_inc_cpt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_pd_dec_cpt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_pd_inc_dqs' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_pd_dec_dqs' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_pd_disab_hyst' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_pd_disab_hyst_0' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_pd_msb_sel' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_pd_byte_sel' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_inc_rd_fps' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_dec_rd_fps' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_phy_pd' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_phy_read' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_phy_rdlvl' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_phy_top' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7023] instance 'xil_phy' of module 'phy_top' has 109 connections declared, but only 55 given [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
INFO: [Synth 8-6157] synthesizing module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/ddr4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_0' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/ddr4_0_stub.v:6]
WARNING: [Synth 8-689] width (2) of port connection 'c0_ddr4_bg' does not match port width (1) of module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:447]
WARNING: [Synth 8-689] width (64) of port connection 'rdData' does not match port width (512) of module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:463]
WARNING: [Synth 8-689] width (16) of port connection 'mc_BG' does not match port width (8) of module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:475]
INFO: [Synth 8-6157] synthesizing module 'softMC' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:6]
INFO: [Synth 8-6157] synthesizing module 'maint_ctrl_top' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:4]
INFO: [Synth 8-6157] synthesizing module 'maint_ctrl' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:73]
INFO: [Synth 8-6155] done synthesizing module 'maint_ctrl' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:73]
INFO: [Synth 8-6157] synthesizing module 'periodic_rd_ctrl' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:119]
INFO: [Synth 8-6155] done synthesizing module 'periodic_rd_ctrl' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:119]
INFO: [Synth 8-6157] synthesizing module 'zq_calib_ctrl' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:175]
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_tick' should be on the sensitivity list [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:209]
INFO: [Synth 8-6155] done synthesizing module 'zq_calib_ctrl' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:175]
INFO: [Synth 8-6157] synthesizing module 'autoref_ctrl' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:242]
INFO: [Synth 8-6155] done synthesizing module 'autoref_ctrl' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:242]
INFO: [Synth 8-6155] done synthesizing module 'maint_ctrl_top' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:4]
INFO: [Synth 8-6157] synthesizing module 'maint_handler' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:5]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:112]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:134]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:156]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:177]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:97]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:217]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:239]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:212]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:272]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:294]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:267]
INFO: [Synth 8-6155] done synthesizing module 'maint_handler' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:5]
INFO: [Synth 8-6157] synthesizing module 'autoref_config' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/autoref_config.v:4]
INFO: [Synth 8-6155] done synthesizing module 'autoref_config' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/autoref_config.v:4]
INFO: [Synth 8-6157] synthesizing module 'instr_receiver' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_receiver.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_receiver.v:52]
INFO: [Synth 8-6155] done synthesizing module 'instr_receiver' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_receiver.v:5]
INFO: [Synth 8-6157] synthesizing module 'instr_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/instr_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'instr_fifo' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/instr_fifo_stub.v:6]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr0_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:171]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr0_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:171]
WARNING: [Synth 8-7023] instance 'i_instr0_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:171]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr1_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:182]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr1_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:182]
WARNING: [Synth 8-7023] instance 'i_instr1_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:182]
INFO: [Synth 8-6157] synthesizing module 'iseq_dispatcher' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/iseq_dispatcher.v:3]
INFO: [Synth 8-6157] synthesizing module 'pipe_reg' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/pipe_reg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pipe_reg' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/pipe_reg.v:3]
INFO: [Synth 8-6157] synthesizing module 'instr_dispatcher' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_dispatcher.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_dispatcher.v:171]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_dispatcher.v:238]
INFO: [Synth 8-6157] synthesizing module 'instr_decoder' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_decoder.v:5]
INFO: [Synth 8-6155] done synthesizing module 'instr_decoder' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_decoder.v:5]
INFO: [Synth 8-6155] done synthesizing module 'instr_dispatcher' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_dispatcher.v:5]
INFO: [Synth 8-6155] done synthesizing module 'iseq_dispatcher' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/iseq_dispatcher.v:3]
INFO: [Synth 8-6157] synthesizing module 'rdback_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/rdback_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rdback_fifo' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/rdback_fifo_stub.v:6]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'rdback_fifo' is unconnected for instance 'i_rdback_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:258]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'rdback_fifo' is unconnected for instance 'i_rdback_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:258]
WARNING: [Synth 8-7023] instance 'i_rdback_fifo' of module 'rdback_fifo' has 11 connections declared, but only 9 given [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:258]
INFO: [Synth 8-6157] synthesizing module 'read_capturer' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/read_capturer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'read_capturer' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/read_capturer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'softMC' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:6]
INFO: [Synth 8-6157] synthesizing module 'riffa_top_v6_pcie_v2_5' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_top_v6_pcie_v2_5.v:53]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTXE1' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33232]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTXE1' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33232]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
INFO: [Synth 8-6157] synthesizing module 'FDCP' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13542]
INFO: [Synth 8-6155] done synthesizing module 'FDCP' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13542]
INFO: [Synth 8-6157] synthesizing module 'pcie_endpoint' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_endpoint.v:63]
INFO: [Synth 8-6157] synthesizing module 'FDCP__parameterized0' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13542]
INFO: [Synth 8-6155] done synthesizing module 'FDCP__parameterized0' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13542]
INFO: [Synth 8-6157] synthesizing module 'axi_basic_top' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_top.v:69]
INFO: [Synth 8-6157] synthesizing module 'axi_basic_rx' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx.v:71]
INFO: [Synth 8-6157] synthesizing module 'axi_basic_rx_pipeline' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx_pipeline.v:71]
INFO: [Synth 8-6155] done synthesizing module 'axi_basic_rx_pipeline' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx_pipeline.v:71]
INFO: [Synth 8-6157] synthesizing module 'axi_basic_rx_null_gen' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx_null_gen.v:72]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx_null_gen.v:247]
INFO: [Synth 8-6155] done synthesizing module 'axi_basic_rx_null_gen' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx_null_gen.v:72]
INFO: [Synth 8-6155] done synthesizing module 'axi_basic_rx' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx.v:71]
INFO: [Synth 8-6157] synthesizing module 'axi_basic_tx' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx.v:71]
INFO: [Synth 8-6157] synthesizing module 'axi_basic_tx_thrtl_ctl' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx_thrtl_ctl.v:72]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx_thrtl_ctl.v:573]
INFO: [Synth 8-6155] done synthesizing module 'axi_basic_tx_thrtl_ctl' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx_thrtl_ctl.v:72]
INFO: [Synth 8-6157] synthesizing module 'axi_basic_tx_pipeline' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx_pipeline.v:72]
INFO: [Synth 8-6155] done synthesizing module 'axi_basic_tx_pipeline' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx_pipeline.v:72]
INFO: [Synth 8-6155] done synthesizing module 'axi_basic_tx' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx.v:71]
INFO: [Synth 8-6155] done synthesizing module 'axi_basic_top' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_top.v:69]
INFO: [Synth 8-6157] synthesizing module 'pcie_reset_delay_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_reset_delay_v6.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_reset_delay_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_reset_delay_v6.v:62]
INFO: [Synth 8-6157] synthesizing module 'pcie_clocking_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_clocking_v6.v:61]
INFO: [Synth 8-6157] synthesizing module 'MMCM_ADV__parameterized0' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:40730]
INFO: [Synth 8-6155] done synthesizing module 'MMCM_ADV__parameterized0' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:40730]
INFO: [Synth 8-6155] done synthesizing module 'pcie_clocking_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_clocking_v6.v:61]
INFO: [Synth 8-6157] synthesizing module 'pcie_2_0_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_2_0_v6.v:60]
INFO: [Synth 8-6157] synthesizing module 'PCIE_2_0' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:93518]
INFO: [Synth 8-6155] done synthesizing module 'PCIE_2_0' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:93518]
INFO: [Synth 8-6157] synthesizing module 'pcie_pipe_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_v6.v:61]
INFO: [Synth 8-6157] synthesizing module 'pcie_pipe_lane_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_lane_v6.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_pipe_lane_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_lane_v6.v:62]
INFO: [Synth 8-6157] synthesizing module 'pcie_pipe_misc_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_misc_v6.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_pipe_misc_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_misc_v6.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_pipe_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_v6.v:61]
INFO: [Synth 8-6157] synthesizing module 'pcie_gtx_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_gtx_v6.v:61]
INFO: [Synth 8-6157] synthesizing module 'gtx_wrapper_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:62]
INFO: [Synth 8-6157] synthesizing module 'GTX_DRP_CHANALIGN_FIX_3752_V6' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/gtx_drp_chanalign_fix_3752_v6.v:62]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/gtx_drp_chanalign_fix_3752_v6.v:156]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/gtx_drp_chanalign_fix_3752_v6.v:203]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/gtx_drp_chanalign_fix_3752_v6.v:139]
INFO: [Synth 8-6155] done synthesizing module 'GTX_DRP_CHANALIGN_FIX_3752_V6' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/gtx_drp_chanalign_fix_3752_v6.v:62]
INFO: [Synth 8-6157] synthesizing module 'GTX_RX_VALID_FILTER_V6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_rx_valid_filter_v6.v:57]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_rx_valid_filter_v6.v:174]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_rx_valid_filter_v6.v:249]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78034]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78034]
INFO: [Synth 8-6155] done synthesizing module 'GTX_RX_VALID_FILTER_V6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_rx_valid_filter_v6.v:57]
INFO: [Synth 8-6157] synthesizing module 'GTX_TX_SYNC_RATE_V6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_tx_sync_rate_v6.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_tx_sync_rate_v6.v:182]
INFO: [Synth 8-6155] done synthesizing module 'GTX_TX_SYNC_RATE_V6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_tx_sync_rate_v6.v:58]
INFO: [Synth 8-6157] synthesizing module 'GTXE1' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:20809]
INFO: [Synth 8-6155] done synthesizing module 'GTXE1' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:20809]
WARNING: [Synth 8-605] same-named implicit nets 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
INFO: [Synth 8-556] previous implicit net 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
WARNING: [Synth 8-605] same-named implicit nets 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
INFO: [Synth 8-556] previous implicit net 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
WARNING: [Synth 8-605] same-named implicit nets 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
INFO: [Synth 8-556] previous implicit net 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
WARNING: [Synth 8-605] same-named implicit nets 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
INFO: [Synth 8-556] previous implicit net 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
WARNING: [Synth 8-605] same-named implicit nets 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
INFO: [Synth 8-556] previous implicit net 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
WARNING: [Synth 8-605] same-named implicit nets 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
INFO: [Synth 8-556] previous implicit net 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
WARNING: [Synth 8-605] same-named implicit nets 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
INFO: [Synth 8-556] previous implicit net 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
INFO: [Synth 8-6155] done synthesizing module 'gtx_wrapper_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_gtx_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_gtx_v6.v:61]
INFO: [Synth 8-6157] synthesizing module 'pcie_bram_top_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_top_v6.v:63]
WARNING: [Synth 8-639] system function call 'time' not supported [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_top_v6.v:126]
INFO: [Synth 8-251] [1'b0]  ROWS_TX 1 COLS_TX 4 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_top_v6.v:126]
WARNING: [Synth 8-639] system function call 'time' not supported [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_top_v6.v:127]
INFO: [Synth 8-251] [1'b0]  ROWS_RX 1 COLS_RX 4 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_top_v6.v:127]
INFO: [Synth 8-6157] synthesizing module 'pcie_brams_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_brams_v6.v:63]
INFO: [Synth 8-6157] synthesizing module 'pcie_bram_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_v6.v:62]
INFO: [Synth 8-6157] synthesizing module 'RAMB36' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:75727]
INFO: [Synth 8-6155] done synthesizing module 'RAMB36' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:75727]
INFO: [Synth 8-6155] done synthesizing module 'pcie_bram_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_v6.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_brams_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_brams_v6.v:63]
INFO: [Synth 8-6155] done synthesizing module 'pcie_bram_top_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_top_v6.v:63]
INFO: [Synth 8-6157] synthesizing module 'pcie_upconfig_fix_3451_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_upconfig_fix_3451_v6.v:61]
INFO: [Synth 8-6155] done synthesizing module 'pcie_upconfig_fix_3451_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_upconfig_fix_3451_v6.v:61]
INFO: [Synth 8-6155] done synthesizing module 'pcie_2_0_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_2_0_v6.v:60]
INFO: [Synth 8-6155] done synthesizing module 'pcie_endpoint' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_endpoint.v:63]
INFO: [Synth 8-6157] synthesizing module 'pcie_app_v6' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_adapter_v6_pcie_v2_5.v:62]
INFO: [Synth 8-6157] synthesizing module 'riffa_endpoint' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_endpoint.v:52]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'fifo_packer_64' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/fifo_packer_64.v:54]
INFO: [Synth 8-6155] done synthesizing module 'ram_2clk_1w_1r' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/ram_2clk_1w_1r.v:54]
INFO: [Synth 8-6155] done synthesizing module 'async_cmp' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/async_fifo.v:146]
INFO: [Synth 8-6155] done synthesizing module 'rd_ptr_empty' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/async_fifo.v:199]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_engine_64.v:412]
WARNING: [Synth 8-7071] port 'KO_CPL_SPC_HEADER' of module 'riffa_endpoint' is unconnected for instance 'endpoint' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_adapter_v6_pcie_v2_5.v:316]
WARNING: [Synth 8-7071] port 'KO_CPL_SPC_DATA' of module 'riffa_endpoint' is unconnected for instance 'endpoint' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_adapter_v6_pcie_v2_5.v:316]
WARNING: [Synth 8-7023] instance 'endpoint' of module 'riffa_endpoint' has 66 connections declared, but only 64 given [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_adapter_v6_pcie_v2_5.v:316]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3923.926 ; gain = 0.332
---------------------------------------------------------------------------------
ERROR: Top module empty or no top module found.
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3923.926 ; gain = 0.332
WARNING: [Vivado 12-4172] The following IPs are either missing output products or output products are not up-to-date. Since these IPs are locked, no update to the output products cant be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig.xco
C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint.xco

refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_clocking_v6 with formal parameter declaration list [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_clocking_v6.v:86]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_64.v:112]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_32.v:114]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_128.v:112]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_64.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_64.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_32.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_32.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_128.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_128.v:125]
WARNING: [Synth 8-6901] identifier 'instr0_disp_en' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/iseq_dispatcher.v:70]
WARNING: [Synth 8-6901] identifier 'instr1_disp_en' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/iseq_dispatcher.v:70]
WARNING: [Synth 8-2507] parameter declaration becomes local in mc with formal parameter declaration list [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/controller/mc.v:202]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module GTX_TX_SYNC_RATE_V6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_tx_sync_rate_v6.v:58]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module gtx_wrapper_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:62]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module GTX_RX_VALID_FILTER_V6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_rx_valid_filter_v6.v:57]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_upconfig_fix_3451_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_upconfig_fix_3451_v6.v:61]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_2_0_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_2_0_v6.v:60]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_bram_top_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_top_v6.v:63]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_bram_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_v6.v:62]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_brams_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_brams_v6.v:63]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_clocking_v6 with formal parameter declaration list [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_clocking_v6.v:86]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_clocking_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_clocking_v6.v:61]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_gtx_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_gtx_v6.v:61]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_pipe_lane_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_lane_v6.v:62]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_pipe_misc_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_misc_v6.v:62]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_pipe_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_v6.v:61]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_reset_delay_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_reset_delay_v6.v:62]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_tx_thrtl_ctl [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx_thrtl_ctl.v:72]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_rx [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx.v:71]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_rx_null_gen [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx_null_gen.v:72]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_rx_pipeline [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx_pipeline.v:71]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_tx_pipeline [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx_pipeline.v:72]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_tx [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx.v:71]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_top [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_top.v:69]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_endpoint [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_endpoint.v:63]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3924.043 ; gain = 0.117
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'softMC_top' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:5]
INFO: [Synth 8-6157] synthesizing module 'iodelay_ctrl' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/ip_top/iodelay_ctrl.v:80]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33462]
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33462]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:35060]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:35060]
INFO: [Synth 8-6155] done synthesizing module 'iodelay_ctrl' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/ip_top/iodelay_ctrl.v:80]
INFO: [Synth 8-6157] synthesizing module 'infrastructure' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/ip_top/infrastructure.v:78]
INFO: [Synth 8-6157] synthesizing module 'MMCM_ADV' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:40730]
INFO: [Synth 8-6155] done synthesizing module 'MMCM_ADV' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:40730]
INFO: [Synth 8-6155] done synthesizing module 'infrastructure' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/ip_top/infrastructure.v:78]
INFO: [Synth 8-6157] synthesizing module 'phy_top' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_top.v:82]
INFO: [Synth 8-6157] synthesizing module 'phy_wrlvl' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_wrlvl.v:90]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_wrlvl.v:473]
INFO: [Synth 8-6155] done synthesizing module 'phy_wrlvl' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_wrlvl.v:90]
INFO: [Synth 8-6157] synthesizing module 'phy_pd_top' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_pd_top.v:78]
INFO: [Synth 8-6157] synthesizing module 'phy_pd' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_pd.v:81]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_pd.v:458]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_pd.v:596]
INFO: [Synth 8-6155] done synthesizing module 'phy_pd' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_pd.v:81]
INFO: [Synth 8-6155] done synthesizing module 'phy_pd_top' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_pd_top.v:78]
INFO: [Synth 8-6157] synthesizing module 'phy_init' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_init.v:93]
INFO: [Synth 8-6157] synthesizing module 'FDRSE' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13776]
INFO: [Synth 8-6155] done synthesizing module 'FDRSE' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13776]
WARNING: [Synth 8-567] referenced signal 'mem_init_done_r' should be on the sensitivity list [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_init.v:1085]
WARNING: [Synth 8-567] referenced signal 'auto_cnt_r' should be on the sensitivity list [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_init.v:1085]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_init.v:2674]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_init.v:2698]
INFO: [Synth 8-6155] done synthesizing module 'phy_init' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_init.v:93]
INFO: [Synth 8-6157] synthesizing module 'phy_control_io' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_control_io.v:78]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46318]
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46318]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE1' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE1' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE1__parameterized0' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE1__parameterized0' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:49791]
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:49791]
INFO: [Synth 8-6155] done synthesizing module 'phy_control_io' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_control_io.v:78]
INFO: [Synth 8-6157] synthesizing module 'phy_clock_io' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_clock_io.v:78]
INFO: [Synth 8-6157] synthesizing module 'phy_ck_iob' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_ck_iob.v:77]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE1__parameterized1' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE1__parameterized1' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6155] done synthesizing module 'phy_ck_iob' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_ck_iob.v:77]
INFO: [Synth 8-6155] done synthesizing module 'phy_clock_io' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_clock_io.v:78]
INFO: [Synth 8-6157] synthesizing module 'phy_data_io' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_data_io.v:77]
INFO: [Synth 8-6157] synthesizing module 'phy_dqs_iob' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dqs_iob.v:78]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS_DIFF_OUT' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36374]
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS_DIFF_OUT' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36374]
INFO: [Synth 8-6157] synthesizing module 'IODELAYE1' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38439]
INFO: [Synth 8-6155] done synthesizing module 'IODELAYE1' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38439]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE1__parameterized2' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE1__parameterized2' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE1__parameterized3' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE1__parameterized3' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE1' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38549]
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE1' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38549]
INFO: [Synth 8-6157] synthesizing module 'rd_bitslip' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/rd_bitslip.v:80]
INFO: [Synth 8-6155] done synthesizing module 'rd_bitslip' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/rd_bitslip.v:80]
INFO: [Synth 8-6155] done synthesizing module 'phy_dqs_iob' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dqs_iob.v:78]
INFO: [Synth 8-6157] synthesizing module 'phy_dq_iob' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:79]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:274]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-6155] done synthesizing module 'phy_dq_iob' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:79]
INFO: [Synth 8-6155] done synthesizing module 'phy_data_io' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_data_io.v:77]
INFO: [Synth 8-6157] synthesizing module 'phy_dly_ctrl' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dly_ctrl.v:90]
INFO: [Synth 8-6155] done synthesizing module 'phy_dly_ctrl' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dly_ctrl.v:90]
INFO: [Synth 8-6157] synthesizing module 'phy_write' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:81]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:553]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:553]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:553]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:553]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:553]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:553]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:553]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:553]
INFO: [Synth 8-6155] done synthesizing module 'phy_write' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:81]
INFO: [Synth 8-6157] synthesizing module 'phy_read' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_read.v:80]
INFO: [Synth 8-6157] synthesizing module 'phy_rdclk_gen' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rdclk_gen.v:82]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE1__parameterized4' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE1__parameterized4' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6157] synthesizing module 'IODELAYE1__parameterized0' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38439]
INFO: [Synth 8-6155] done synthesizing module 'IODELAYE1__parameterized0' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38439]
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1344]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1344]
INFO: [Synth 8-6157] synthesizing module 'IODELAYE1__parameterized1' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38439]
INFO: [Synth 8-6155] done synthesizing module 'IODELAYE1__parameterized1' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38439]
INFO: [Synth 8-6157] synthesizing module 'BUFR' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1410]
INFO: [Synth 8-6155] done synthesizing module 'BUFR' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1410]
INFO: [Synth 8-6155] done synthesizing module 'phy_rdclk_gen' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rdclk_gen.v:82]
INFO: [Synth 8-6157] synthesizing module 'phy_rdctrl_sync' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rdctrl_sync.v:80]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78184]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78184]
INFO: [Synth 8-6155] done synthesizing module 'phy_rdctrl_sync' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rdctrl_sync.v:80]
INFO: [Synth 8-6157] synthesizing module 'phy_rddata_sync' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rddata_sync.v:79]
INFO: [Synth 8-6157] synthesizing module 'circ_buffer' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/circ_buffer.v:89]
INFO: [Synth 8-6157] synthesizing module 'RAM64X1D' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:70577]
INFO: [Synth 8-6155] done synthesizing module 'RAM64X1D' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:70577]
INFO: [Synth 8-6155] done synthesizing module 'circ_buffer' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/circ_buffer.v:89]
INFO: [Synth 8-6157] synthesizing module 'circ_buffer__parameterized0' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/circ_buffer.v:89]
INFO: [Synth 8-6155] done synthesizing module 'circ_buffer__parameterized0' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/circ_buffer.v:89]
INFO: [Synth 8-6155] done synthesizing module 'phy_rddata_sync' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rddata_sync.v:79]
INFO: [Synth 8-6155] done synthesizing module 'phy_read' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_read.v:80]
INFO: [Synth 8-6157] synthesizing module 'phy_rdlvl' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rdlvl.v:79]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rdlvl.v:1108]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rdlvl.v:1704]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rdlvl.v:1936]
INFO: [Synth 8-6155] done synthesizing module 'phy_rdlvl' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rdlvl.v:79]
INFO: [Synth 8-6155] done synthesizing module 'phy_top' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_top.v:82]
WARNING: [Synth 8-7071] port 'ddr_parity' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_wr_dqs_tap_set' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_wr_dq_tap_set' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_wr_tap_set_en' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_wrlvl_start' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_wrlvl_done' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_wrlvl_err' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_wl_dqs_inverted' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_wr_calib_clk_delay' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_wl_odelay_dqs_tap_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_wl_odelay_dq_tap_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_tap_cnt_during_wrlvl' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_wl_edge_detect_valid' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_rd_data_edge_detect' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_rdlvl_start' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_rdlvl_done' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_rdlvl_err' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_cpt_first_edge_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_cpt_second_edge_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_rd_bitslip_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_rd_clkdly_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_rd_active_dly' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_rd_data' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_idel_up_all' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_idel_down_all' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_idel_up_cpt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_idel_down_cpt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_idel_up_rsync' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_idel_down_rsync' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_sel_idel_cpt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_sel_all_idel_cpt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_sel_idel_rsync' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_sel_all_idel_rsync' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_cpt_tap_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_rsync_tap_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_dqs_tap_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_dq_tap_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_pd_off' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_pd_maintain_off' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_pd_maintain_0_only' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_pd_inc_cpt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_pd_dec_cpt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_pd_inc_dqs' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_pd_dec_dqs' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_pd_disab_hyst' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_pd_disab_hyst_0' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_pd_msb_sel' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_pd_byte_sel' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_inc_rd_fps' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_dec_rd_fps' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_phy_pd' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_phy_read' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_phy_rdlvl' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_phy_top' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7023] instance 'xil_phy' of module 'phy_top' has 109 connections declared, but only 55 given [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
INFO: [Synth 8-6157] synthesizing module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/ddr4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_0' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/ddr4_0_stub.v:6]
WARNING: [Synth 8-689] width (2) of port connection 'c0_ddr4_bg' does not match port width (1) of module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:447]
WARNING: [Synth 8-689] width (64) of port connection 'rdData' does not match port width (512) of module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:463]
WARNING: [Synth 8-689] width (16) of port connection 'mc_BG' does not match port width (8) of module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:475]
INFO: [Synth 8-6157] synthesizing module 'softMC' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:6]
INFO: [Synth 8-6157] synthesizing module 'maint_ctrl_top' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:4]
INFO: [Synth 8-6157] synthesizing module 'maint_ctrl' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:73]
INFO: [Synth 8-6155] done synthesizing module 'maint_ctrl' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:73]
INFO: [Synth 8-6157] synthesizing module 'periodic_rd_ctrl' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:119]
INFO: [Synth 8-6155] done synthesizing module 'periodic_rd_ctrl' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:119]
INFO: [Synth 8-6157] synthesizing module 'zq_calib_ctrl' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:175]
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_tick' should be on the sensitivity list [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:209]
INFO: [Synth 8-6155] done synthesizing module 'zq_calib_ctrl' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:175]
INFO: [Synth 8-6157] synthesizing module 'autoref_ctrl' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:242]
INFO: [Synth 8-6155] done synthesizing module 'autoref_ctrl' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:242]
INFO: [Synth 8-6155] done synthesizing module 'maint_ctrl_top' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:4]
INFO: [Synth 8-6157] synthesizing module 'maint_handler' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:5]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:112]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:134]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:156]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:177]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:97]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:217]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:239]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:212]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:272]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:294]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:267]
INFO: [Synth 8-6155] done synthesizing module 'maint_handler' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:5]
INFO: [Synth 8-6157] synthesizing module 'autoref_config' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/autoref_config.v:4]
INFO: [Synth 8-6155] done synthesizing module 'autoref_config' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/autoref_config.v:4]
INFO: [Synth 8-6157] synthesizing module 'instr_receiver' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_receiver.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_receiver.v:52]
INFO: [Synth 8-6155] done synthesizing module 'instr_receiver' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_receiver.v:5]
INFO: [Synth 8-6157] synthesizing module 'instr_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/instr_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'instr_fifo' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/instr_fifo_stub.v:6]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr0_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:171]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr0_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:171]
WARNING: [Synth 8-7023] instance 'i_instr0_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:171]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr1_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:182]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr1_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:182]
WARNING: [Synth 8-7023] instance 'i_instr1_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:182]
INFO: [Synth 8-6157] synthesizing module 'iseq_dispatcher' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/iseq_dispatcher.v:3]
INFO: [Synth 8-6157] synthesizing module 'pipe_reg' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/pipe_reg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pipe_reg' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/pipe_reg.v:3]
INFO: [Synth 8-6157] synthesizing module 'instr_dispatcher' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_dispatcher.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_dispatcher.v:171]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_dispatcher.v:238]
INFO: [Synth 8-6157] synthesizing module 'instr_decoder' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_decoder.v:5]
INFO: [Synth 8-6155] done synthesizing module 'instr_decoder' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_decoder.v:5]
INFO: [Synth 8-6155] done synthesizing module 'instr_dispatcher' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_dispatcher.v:5]
INFO: [Synth 8-6155] done synthesizing module 'iseq_dispatcher' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/iseq_dispatcher.v:3]
INFO: [Synth 8-6157] synthesizing module 'rdback_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/rdback_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rdback_fifo' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/rdback_fifo_stub.v:6]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'rdback_fifo' is unconnected for instance 'i_rdback_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:258]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'rdback_fifo' is unconnected for instance 'i_rdback_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:258]
WARNING: [Synth 8-7023] instance 'i_rdback_fifo' of module 'rdback_fifo' has 11 connections declared, but only 9 given [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:258]
INFO: [Synth 8-6157] synthesizing module 'read_capturer' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/read_capturer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'read_capturer' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/read_capturer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'softMC' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:6]
INFO: [Synth 8-6157] synthesizing module 'riffa_top_v6_pcie_v2_5' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_top_v6_pcie_v2_5.v:53]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTXE1' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33232]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTXE1' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33232]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
INFO: [Synth 8-6157] synthesizing module 'FDCP' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13542]
INFO: [Synth 8-6155] done synthesizing module 'FDCP' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13542]
INFO: [Synth 8-6157] synthesizing module 'pcie_endpoint' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_endpoint.v:63]
INFO: [Synth 8-6157] synthesizing module 'FDCP__parameterized0' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13542]
INFO: [Synth 8-6155] done synthesizing module 'FDCP__parameterized0' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13542]
INFO: [Synth 8-6157] synthesizing module 'axi_basic_top' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_top.v:69]
INFO: [Synth 8-6157] synthesizing module 'axi_basic_rx' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx.v:71]
INFO: [Synth 8-6157] synthesizing module 'axi_basic_rx_pipeline' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx_pipeline.v:71]
INFO: [Synth 8-6155] done synthesizing module 'axi_basic_rx_pipeline' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx_pipeline.v:71]
INFO: [Synth 8-6157] synthesizing module 'axi_basic_rx_null_gen' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx_null_gen.v:72]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx_null_gen.v:247]
INFO: [Synth 8-6155] done synthesizing module 'axi_basic_rx_null_gen' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx_null_gen.v:72]
INFO: [Synth 8-6155] done synthesizing module 'axi_basic_rx' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx.v:71]
INFO: [Synth 8-6157] synthesizing module 'axi_basic_tx' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx.v:71]
INFO: [Synth 8-6157] synthesizing module 'axi_basic_tx_thrtl_ctl' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx_thrtl_ctl.v:72]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx_thrtl_ctl.v:573]
INFO: [Synth 8-6155] done synthesizing module 'axi_basic_tx_thrtl_ctl' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx_thrtl_ctl.v:72]
INFO: [Synth 8-6157] synthesizing module 'axi_basic_tx_pipeline' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx_pipeline.v:72]
INFO: [Synth 8-6155] done synthesizing module 'axi_basic_tx_pipeline' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx_pipeline.v:72]
INFO: [Synth 8-6155] done synthesizing module 'axi_basic_tx' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx.v:71]
INFO: [Synth 8-6155] done synthesizing module 'axi_basic_top' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_top.v:69]
INFO: [Synth 8-6157] synthesizing module 'pcie_reset_delay_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_reset_delay_v6.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_reset_delay_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_reset_delay_v6.v:62]
INFO: [Synth 8-6157] synthesizing module 'pcie_clocking_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_clocking_v6.v:61]
INFO: [Synth 8-6157] synthesizing module 'MMCM_ADV__parameterized0' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:40730]
INFO: [Synth 8-6155] done synthesizing module 'MMCM_ADV__parameterized0' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:40730]
INFO: [Synth 8-6155] done synthesizing module 'pcie_clocking_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_clocking_v6.v:61]
INFO: [Synth 8-6157] synthesizing module 'pcie_2_0_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_2_0_v6.v:60]
INFO: [Synth 8-6157] synthesizing module 'PCIE_2_0' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:93518]
INFO: [Synth 8-6155] done synthesizing module 'PCIE_2_0' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:93518]
INFO: [Synth 8-6157] synthesizing module 'pcie_pipe_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_v6.v:61]
INFO: [Synth 8-6157] synthesizing module 'pcie_pipe_lane_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_lane_v6.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_pipe_lane_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_lane_v6.v:62]
INFO: [Synth 8-6157] synthesizing module 'pcie_pipe_misc_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_misc_v6.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_pipe_misc_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_misc_v6.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_pipe_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_v6.v:61]
INFO: [Synth 8-6157] synthesizing module 'pcie_gtx_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_gtx_v6.v:61]
INFO: [Synth 8-6157] synthesizing module 'gtx_wrapper_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:62]
INFO: [Synth 8-6157] synthesizing module 'GTX_DRP_CHANALIGN_FIX_3752_V6' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/gtx_drp_chanalign_fix_3752_v6.v:62]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/gtx_drp_chanalign_fix_3752_v6.v:156]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/gtx_drp_chanalign_fix_3752_v6.v:203]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/gtx_drp_chanalign_fix_3752_v6.v:139]
INFO: [Synth 8-6155] done synthesizing module 'GTX_DRP_CHANALIGN_FIX_3752_V6' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/gtx_drp_chanalign_fix_3752_v6.v:62]
INFO: [Synth 8-6157] synthesizing module 'GTX_RX_VALID_FILTER_V6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_rx_valid_filter_v6.v:57]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_rx_valid_filter_v6.v:174]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_rx_valid_filter_v6.v:249]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78034]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78034]
INFO: [Synth 8-6155] done synthesizing module 'GTX_RX_VALID_FILTER_V6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_rx_valid_filter_v6.v:57]
INFO: [Synth 8-6157] synthesizing module 'GTX_TX_SYNC_RATE_V6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_tx_sync_rate_v6.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_tx_sync_rate_v6.v:182]
INFO: [Synth 8-6155] done synthesizing module 'GTX_TX_SYNC_RATE_V6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_tx_sync_rate_v6.v:58]
INFO: [Synth 8-6157] synthesizing module 'GTXE1' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:20809]
INFO: [Synth 8-6155] done synthesizing module 'GTXE1' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:20809]
WARNING: [Synth 8-605] same-named implicit nets 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
INFO: [Synth 8-556] previous implicit net 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
WARNING: [Synth 8-605] same-named implicit nets 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
INFO: [Synth 8-556] previous implicit net 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
WARNING: [Synth 8-605] same-named implicit nets 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
INFO: [Synth 8-556] previous implicit net 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
WARNING: [Synth 8-605] same-named implicit nets 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
INFO: [Synth 8-556] previous implicit net 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
WARNING: [Synth 8-605] same-named implicit nets 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
INFO: [Synth 8-556] previous implicit net 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
WARNING: [Synth 8-605] same-named implicit nets 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
INFO: [Synth 8-556] previous implicit net 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
WARNING: [Synth 8-605] same-named implicit nets 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
INFO: [Synth 8-556] previous implicit net 'RXRECCLK' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:554]
INFO: [Synth 8-6155] done synthesizing module 'gtx_wrapper_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_gtx_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_gtx_v6.v:61]
INFO: [Synth 8-6157] synthesizing module 'pcie_bram_top_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_top_v6.v:63]
WARNING: [Synth 8-639] system function call 'time' not supported [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_top_v6.v:126]
INFO: [Synth 8-251] [1'b0]  ROWS_TX 1 COLS_TX 4 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_top_v6.v:126]
WARNING: [Synth 8-639] system function call 'time' not supported [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_top_v6.v:127]
INFO: [Synth 8-251] [1'b0]  ROWS_RX 1 COLS_RX 4 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_top_v6.v:127]
INFO: [Synth 8-6157] synthesizing module 'pcie_brams_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_brams_v6.v:63]
INFO: [Synth 8-6157] synthesizing module 'pcie_bram_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_v6.v:62]
INFO: [Synth 8-6157] synthesizing module 'RAMB36' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:75727]
INFO: [Synth 8-6155] done synthesizing module 'RAMB36' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:75727]
INFO: [Synth 8-6155] done synthesizing module 'pcie_bram_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_v6.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_brams_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_brams_v6.v:63]
INFO: [Synth 8-6155] done synthesizing module 'pcie_bram_top_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_top_v6.v:63]
INFO: [Synth 8-6157] synthesizing module 'pcie_upconfig_fix_3451_v6' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_upconfig_fix_3451_v6.v:61]
INFO: [Synth 8-6155] done synthesizing module 'pcie_upconfig_fix_3451_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_upconfig_fix_3451_v6.v:61]
INFO: [Synth 8-6155] done synthesizing module 'pcie_2_0_v6' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_2_0_v6.v:60]
INFO: [Synth 8-6155] done synthesizing module 'pcie_endpoint' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_endpoint.v:63]
INFO: [Synth 8-6157] synthesizing module 'pcie_app_v6' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_adapter_v6_pcie_v2_5.v:62]
INFO: [Synth 8-6157] synthesizing module 'riffa_endpoint' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_endpoint.v:52]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'fifo_packer_64' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/fifo_packer_64.v:54]
INFO: [Synth 8-6155] done synthesizing module 'ram_2clk_1w_1r' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/ram_2clk_1w_1r.v:54]
INFO: [Synth 8-6155] done synthesizing module 'async_cmp' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/async_fifo.v:146]
INFO: [Synth 8-6155] done synthesizing module 'rd_ptr_empty' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/async_fifo.v:199]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_engine_64.v:412]
WARNING: [Synth 8-7071] port 'KO_CPL_SPC_HEADER' of module 'riffa_endpoint' is unconnected for instance 'endpoint' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_adapter_v6_pcie_v2_5.v:316]
WARNING: [Synth 8-7071] port 'KO_CPL_SPC_DATA' of module 'riffa_endpoint' is unconnected for instance 'endpoint' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_adapter_v6_pcie_v2_5.v:316]
WARNING: [Synth 8-7023] instance 'endpoint' of module 'riffa_endpoint' has 66 connections declared, but only 64 given [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_adapter_v6_pcie_v2_5.v:316]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3924.043 ; gain = 0.117
---------------------------------------------------------------------------------
ERROR: Top module empty or no top module found.
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3924.043 ; gain = 0.117
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\SoftMC-master_schematic_0622\SoftMC-master_schematic\SoftMC-master\hw\boards\ML605\softMC_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\yongj\Desktop\SoftMC-master_schematic_0622\SoftMC-master_schematic\SoftMC-master\hw\boards\ML605\project_1\project_1.srcs\sources_1\ip\pcie_endpoint\pcie_endpoint\source\gtx_tx_sync_rate_v6.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\yongj\Desktop\SoftMC-master_schematic_0622\SoftMC-master_schematic\SoftMC-master\hw\boards\ML605\project_1\project_1.srcs\sources_1\ip\ddr4_0_2\rtl\ip_top\ddr4_0_ddr4.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\yongj\Desktop\SoftMC-master_schematic_0622\SoftMC-master_schematic\SoftMC-master\hw\boards\ML605\project_1\project_1.srcs\sources_1\ip\ddr4_0_2\rtl\ip_top\ddr4_0.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\yongj\Desktop\SoftMC-master_schematic_0622\SoftMC-master_schematic\SoftMC-master\hw\boards\ML605\project_1\project_1.srcs\sources_1\ip\pcie_endpoint\pcie_endpoint\source\gtx_wrapper_v6.v:]
WARNING: [Vivado 12-4172] The following IPs are either missing output products or output products are not up-to-date. Since these IPs are locked, no update to the output products cant be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig.xco
C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint.xco

refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_clocking_v6 with formal parameter declaration list [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_clocking_v6.v:86]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_64.v:112]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_32.v:114]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_128.v:112]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_64.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_64.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_32.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_32.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_128.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_128.v:125]
WARNING: [Synth 8-6901] identifier 'instr0_disp_en' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/iseq_dispatcher.v:70]
WARNING: [Synth 8-6901] identifier 'instr1_disp_en' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/iseq_dispatcher.v:70]
WARNING: [Synth 8-2507] parameter declaration becomes local in mc with formal parameter declaration list [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/controller/mc.v:202]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module GTX_TX_SYNC_RATE_V6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_tx_sync_rate_v6.v:58]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module gtx_wrapper_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_wrapper_v6.v:62]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module GTX_RX_VALID_FILTER_V6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/gtx_rx_valid_filter_v6.v:57]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_upconfig_fix_3451_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_upconfig_fix_3451_v6.v:61]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_2_0_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_2_0_v6.v:60]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_bram_top_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_top_v6.v:63]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_bram_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_bram_v6.v:62]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_brams_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_brams_v6.v:63]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_clocking_v6 with formal parameter declaration list [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_clocking_v6.v:86]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_clocking_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_clocking_v6.v:61]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_gtx_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_gtx_v6.v:61]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_pipe_lane_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_lane_v6.v:62]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_pipe_misc_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_misc_v6.v:62]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_pipe_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_pipe_v6.v:61]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_reset_delay_v6 [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_reset_delay_v6.v:62]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_tx_thrtl_ctl [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx_thrtl_ctl.v:72]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_rx [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx.v:71]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_rx_null_gen [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx_null_gen.v:72]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_rx_pipeline [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_rx_pipeline.v:71]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_tx_pipeline [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx_pipeline.v:72]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_tx [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_tx.v:71]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axi_basic_top [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/axi_basic_top.v:69]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pcie_endpoint [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint/source/pcie_endpoint.v:63]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3925.516 ; gain = 1.473
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'softMC_top' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:5]
INFO: [Synth 8-6157] synthesizing module 'iodelay_ctrl' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/ip_top/iodelay_ctrl.v:80]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33462]
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33462]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:35060]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:35060]
INFO: [Synth 8-6155] done synthesizing module 'iodelay_ctrl' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/ip_top/iodelay_ctrl.v:80]
INFO: [Synth 8-6157] synthesizing module 'infrastructure' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/ip_top/infrastructure.v:78]
INFO: [Synth 8-6157] synthesizing module 'MMCM_ADV' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:40730]
INFO: [Synth 8-6155] done synthesizing module 'MMCM_ADV' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:40730]
INFO: [Synth 8-6155] done synthesizing module 'infrastructure' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/ip_top/infrastructure.v:78]
INFO: [Synth 8-6157] synthesizing module 'phy_top' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_top.v:82]
INFO: [Synth 8-6157] synthesizing module 'phy_wrlvl' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_wrlvl.v:90]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_wrlvl.v:473]
INFO: [Synth 8-6155] done synthesizing module 'phy_wrlvl' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_wrlvl.v:90]
INFO: [Synth 8-6157] synthesizing module 'phy_pd_top' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_pd_top.v:78]
INFO: [Synth 8-6157] synthesizing module 'phy_pd' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_pd.v:81]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_pd.v:458]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_pd.v:596]
INFO: [Synth 8-6155] done synthesizing module 'phy_pd' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_pd.v:81]
INFO: [Synth 8-6155] done synthesizing module 'phy_pd_top' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_pd_top.v:78]
INFO: [Synth 8-6157] synthesizing module 'phy_init' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_init.v:93]
INFO: [Synth 8-6157] synthesizing module 'FDRSE' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13776]
INFO: [Synth 8-6155] done synthesizing module 'FDRSE' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13776]
WARNING: [Synth 8-567] referenced signal 'mem_init_done_r' should be on the sensitivity list [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_init.v:1085]
WARNING: [Synth 8-567] referenced signal 'auto_cnt_r' should be on the sensitivity list [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_init.v:1085]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_init.v:2674]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_init.v:2698]
INFO: [Synth 8-6155] done synthesizing module 'phy_init' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_init.v:93]
INFO: [Synth 8-6157] synthesizing module 'phy_control_io' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_control_io.v:78]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46318]
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46318]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE1' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE1' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE1__parameterized0' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE1__parameterized0' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:49791]
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:49791]
INFO: [Synth 8-6155] done synthesizing module 'phy_control_io' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_control_io.v:78]
INFO: [Synth 8-6157] synthesizing module 'phy_clock_io' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_clock_io.v:78]
INFO: [Synth 8-6157] synthesizing module 'phy_ck_iob' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_ck_iob.v:77]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE1__parameterized1' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE1__parameterized1' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6155] done synthesizing module 'phy_ck_iob' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_ck_iob.v:77]
INFO: [Synth 8-6155] done synthesizing module 'phy_clock_io' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_clock_io.v:78]
INFO: [Synth 8-6157] synthesizing module 'phy_data_io' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_data_io.v:77]
INFO: [Synth 8-6157] synthesizing module 'phy_dqs_iob' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dqs_iob.v:78]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS_DIFF_OUT' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36374]
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS_DIFF_OUT' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36374]
INFO: [Synth 8-6157] synthesizing module 'IODELAYE1' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38439]
INFO: [Synth 8-6155] done synthesizing module 'IODELAYE1' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38439]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE1__parameterized2' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE1__parameterized2' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE1__parameterized3' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE1__parameterized3' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE1' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38549]
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE1' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38549]
INFO: [Synth 8-6157] synthesizing module 'rd_bitslip' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/rd_bitslip.v:80]
INFO: [Synth 8-6155] done synthesizing module 'rd_bitslip' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/rd_bitslip.v:80]
INFO: [Synth 8-6155] done synthesizing module 'phy_dqs_iob' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dqs_iob.v:78]
INFO: [Synth 8-6157] synthesizing module 'phy_dq_iob' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:79]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:274]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-6155] done synthesizing module 'phy_dq_iob' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v:79]
INFO: [Synth 8-6155] done synthesizing module 'phy_data_io' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_data_io.v:77]
INFO: [Synth 8-6157] synthesizing module 'phy_dly_ctrl' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dly_ctrl.v:90]
INFO: [Synth 8-6155] done synthesizing module 'phy_dly_ctrl' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_dly_ctrl.v:90]
INFO: [Synth 8-6157] synthesizing module 'phy_write' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:81]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:553]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:553]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:553]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:553]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:553]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:553]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:553]
INFO: [Synth 8-226] default block is never used [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:553]
INFO: [Synth 8-6155] done synthesizing module 'phy_write' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_write.v:81]
INFO: [Synth 8-6157] synthesizing module 'phy_read' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_read.v:80]
INFO: [Synth 8-6157] synthesizing module 'phy_rdclk_gen' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rdclk_gen.v:82]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE1__parameterized4' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE1__parameterized4' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50324]
INFO: [Synth 8-6157] synthesizing module 'IODELAYE1__parameterized0' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38439]
INFO: [Synth 8-6155] done synthesizing module 'IODELAYE1__parameterized0' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38439]
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1344]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1344]
INFO: [Synth 8-6157] synthesizing module 'IODELAYE1__parameterized1' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38439]
INFO: [Synth 8-6155] done synthesizing module 'IODELAYE1__parameterized1' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38439]
INFO: [Synth 8-6157] synthesizing module 'BUFR' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1410]
INFO: [Synth 8-6155] done synthesizing module 'BUFR' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1410]
INFO: [Synth 8-6155] done synthesizing module 'phy_rdclk_gen' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rdclk_gen.v:82]
INFO: [Synth 8-6157] synthesizing module 'phy_rdctrl_sync' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rdctrl_sync.v:80]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78184]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78184]
INFO: [Synth 8-6155] done synthesizing module 'phy_rdctrl_sync' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rdctrl_sync.v:80]
INFO: [Synth 8-6157] synthesizing module 'phy_rddata_sync' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rddata_sync.v:79]
INFO: [Synth 8-6157] synthesizing module 'circ_buffer' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/circ_buffer.v:89]
INFO: [Synth 8-6157] synthesizing module 'RAM64X1D' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:70577]
INFO: [Synth 8-6155] done synthesizing module 'RAM64X1D' (0#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:70577]
INFO: [Synth 8-6155] done synthesizing module 'circ_buffer' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/circ_buffer.v:89]
INFO: [Synth 8-6157] synthesizing module 'circ_buffer__parameterized0' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/circ_buffer.v:89]
INFO: [Synth 8-6155] done synthesizing module 'circ_buffer__parameterized0' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/circ_buffer.v:89]
INFO: [Synth 8-6155] done synthesizing module 'phy_rddata_sync' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rddata_sync.v:79]
INFO: [Synth 8-6155] done synthesizing module 'phy_read' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_read.v:80]
INFO: [Synth 8-6157] synthesizing module 'phy_rdlvl' [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rdlvl.v:79]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rdlvl.v:1108]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rdlvl.v:1704]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rdlvl.v:1936]
INFO: [Synth 8-6155] done synthesizing module 'phy_rdlvl' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_rdlvl.v:79]
INFO: [Synth 8-6155] done synthesizing module 'phy_top' (0#1) [c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig/user_design/rtl/phy/phy_top.v:82]
WARNING: [Synth 8-7071] port 'ddr_parity' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_wr_dqs_tap_set' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_wr_dq_tap_set' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_wr_tap_set_en' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_wrlvl_start' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_wrlvl_done' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_wrlvl_err' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_wl_dqs_inverted' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_wr_calib_clk_delay' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_wl_odelay_dqs_tap_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_wl_odelay_dq_tap_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_tap_cnt_during_wrlvl' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_wl_edge_detect_valid' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_rd_data_edge_detect' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_rdlvl_start' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_rdlvl_done' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_rdlvl_err' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_cpt_first_edge_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_cpt_second_edge_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_rd_bitslip_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_rd_clkdly_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_rd_active_dly' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_rd_data' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_idel_up_all' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_idel_down_all' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_idel_up_cpt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_idel_down_cpt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_idel_up_rsync' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_idel_down_rsync' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_sel_idel_cpt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_sel_all_idel_cpt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_sel_idel_rsync' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_sel_all_idel_rsync' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_cpt_tap_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_rsync_tap_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_dqs_tap_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_dq_tap_cnt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_pd_off' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_pd_maintain_off' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_pd_maintain_0_only' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_pd_inc_cpt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_pd_dec_cpt' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_pd_inc_dqs' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_pd_dec_dqs' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_pd_disab_hyst' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_pd_disab_hyst_0' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_pd_msb_sel' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_pd_byte_sel' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_inc_rd_fps' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_dec_rd_fps' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_phy_pd' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_phy_read' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_phy_rdlvl' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7071] port 'dbg_phy_top' of module 'phy_top' is unconnected for instance 'xil_phy' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
WARNING: [Synth 8-7023] instance 'xil_phy' of module 'phy_top' has 109 connections declared, but only 55 given [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:329]
INFO: [Synth 8-6157] synthesizing module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/ddr4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_0' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/ddr4_0_stub.v:6]
WARNING: [Synth 8-689] width (2) of port connection 'c0_ddr4_bg' does not match port width (1) of module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:447]
WARNING: [Synth 8-689] width (64) of port connection 'rdData' does not match port width (512) of module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:463]
WARNING: [Synth 8-689] width (16) of port connection 'mc_BG' does not match port width (8) of module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:475]
INFO: [Synth 8-6157] synthesizing module 'softMC' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:6]
INFO: [Synth 8-6157] synthesizing module 'maint_ctrl_top' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:4]
INFO: [Synth 8-6157] synthesizing module 'maint_ctrl' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:73]
INFO: [Synth 8-6155] done synthesizing module 'maint_ctrl' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:73]
INFO: [Synth 8-6157] synthesizing module 'periodic_rd_ctrl' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:119]
INFO: [Synth 8-6155] done synthesizing module 'periodic_rd_ctrl' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:119]
INFO: [Synth 8-6157] synthesizing module 'zq_calib_ctrl' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:175]
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_tick' should be on the sensitivity list [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:209]
INFO: [Synth 8-6155] done synthesizing module 'zq_calib_ctrl' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:175]
INFO: [Synth 8-6157] synthesizing module 'autoref_ctrl' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:242]
INFO: [Synth 8-6155] done synthesizing module 'autoref_ctrl' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:242]
INFO: [Synth 8-6155] done synthesizing module 'maint_ctrl_top' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:4]
INFO: [Synth 8-6157] synthesizing module 'maint_handler' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:5]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:112]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:134]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:156]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:177]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:97]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:217]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:239]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:212]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:272]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:294]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:267]
INFO: [Synth 8-6155] done synthesizing module 'maint_handler' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:5]
INFO: [Synth 8-6157] synthesizing module 'autoref_config' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/autoref_config.v:4]
INFO: [Synth 8-6155] done synthesizing module 'autoref_config' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/autoref_config.v:4]
INFO: [Synth 8-6157] synthesizing module 'instr_receiver' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_receiver.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_receiver.v:52]
INFO: [Synth 8-6155] done synthesizing module 'instr_receiver' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_receiver.v:5]
INFO: [Synth 8-6157] synthesizing module 'instr_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/instr_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'instr_fifo' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/instr_fifo_stub.v:6]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr0_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:171]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr0_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:171]
WARNING: [Synth 8-7023] instance 'i_instr0_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:171]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr1_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:182]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr1_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:182]
WARNING: [Synth 8-7023] instance 'i_instr1_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:182]
INFO: [Synth 8-6157] synthesizing module 'iseq_dispatcher' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/iseq_dispatcher.v:3]
INFO: [Synth 8-6157] synthesizing module 'pipe_reg' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/pipe_reg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pipe_reg' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/pipe_reg.v:3]
INFO: [Synth 8-6157] synthesizing module 'instr_dispatcher' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_dispatcher.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_dispatcher.v:171]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_dispatcher.v:238]
INFO: [Synth 8-6157] synthesizing module 'instr_decoder' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_decoder.v:5]
INFO: [Synth 8-6155] done synthesizing module 'instr_decoder' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_decoder.v:5]
INFO: [Synth 8-6155] done synthesizing module 'instr_dispatcher' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_dispatcher.v:5]
INFO: [Synth 8-6155] done synthesizing module 'iseq_dispatcher' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/iseq_dispatcher.v:3]
INFO: [Synth 8-6157] synthesizing module 'rdback_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/rdback_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rdback_fifo' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/rdback_fifo_stub.v:6]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'rdback_fifo' is unconnected for instance 'i_rdback_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:258]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'rdback_fifo' is unconnected for instance 'i_rdback_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:258]
WARNING: [Synth 8-7023] instance 'i_rdback_fifo' of module 'rdback_fifo' has 11 connections declared, but only 9 given [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:258]
INFO: [Synth 8-6157] synthesizing module 'read_capturer' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/read_capturer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'read_capturer' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/read_capturer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'softMC' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:6]
INFO: [Synth 8-6155] done synthesizing module 'softMC_top' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3925.516 ; gain = 1.473
---------------------------------------------------------------------------------
ERROR: Top module empty or no top module found.
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3925.516 ; gain = 1.473
WARNING: [Vivado 12-4172] The following IPs are either missing output products or output products are not up-to-date. Since these IPs are locked, no update to the output products cant be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig.xco
C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint.xco

refresh_design
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/axi_basic_tx_thrtl_ctl.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/axi_basic_tx_pipeline.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_pipe_misc_v6.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/axi_basic_tx.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_pipe_v6.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_reset_delay_v6.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/gtx_drp_chanalign_fix_3752_v6.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/chnl_tester.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/gtx_rx_valid_filter_v6.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/gtx_tx_sync_rate_v6.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/gtx_wrapper_v6.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_2_0_v6.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_bram_top_v6.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_upconfig_fix_3451_v6.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_bram_v6.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_brams_v6.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_clocking_v6.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_endpoint.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_gtx_v6.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_pipe_lane_v6.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/axi_basic_rx_null_gen.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/axi_basic_rx_pipeline.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/axi_basic_rx.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/axi_basic_top.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/ff.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/syncff.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/ram_2clk_1w_1r.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/ram_1clk_1w_1r.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/sync_fifo.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/cross_domain_signal.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/async_fifo.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_writer.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_32.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_channel_gate_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_channel_gate_32.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_channel_gate_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_buffer_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_buffer_32.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_buffer_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_engine_selector.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_engine_formatter_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_engine_formatter_32.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_engine_formatter_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/sg_list_requester.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/sg_list_reader_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/sg_list_reader_32.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/sg_list_reader_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_requester_mux.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_reader.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_channel_gate.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/reorder_queue_output.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/reorder_queue_input.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/fifo_packer_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/fifo_packer_32.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/fifo_packer_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/async_fifo_fwft.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_qword_aligner_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_qword_aligner_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_32.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_engine_upper_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_engine_upper_32.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_engine_upper_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_engine_lower_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_engine_lower_32.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_engine_lower_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_32.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_engine_req.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/reorder_queue.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/interrupt_controller.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_engine_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_engine_32.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_engine_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/translation_layer_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/translation_layer_32.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/translation_layer_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_engine_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_engine_32.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_engine_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/recv_credit_flow_ctrl.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/interrupt.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/demux_1_to_n.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/channel_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/channel_32.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/channel_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/translation_layer.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_endpoint_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_endpoint_32.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_endpoint_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_endpoint.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_adapter_v6_pcie_v2_5.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_top_v6_pcie_v2_5.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/common_functions.v'
ERROR: [Synth 8-1769] cannot open verilog file C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/axi_basic_tx_thrtl_ctl.v
Failed to read verilog 'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/axi_basic_tx_thrtl_ctl.v'
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
WARNING: [Vivado 12-4172] The following IPs are either missing output products or output products are not up-to-date. Since these IPs are locked, no update to the output products cant be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig.xco
C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint.xco

refresh_design
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/axi_basic_tx_thrtl_ctl.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/axi_basic_tx_pipeline.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_pipe_misc_v6.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/axi_basic_tx.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_pipe_v6.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_reset_delay_v6.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/gtx_drp_chanalign_fix_3752_v6.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/chnl_tester.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/gtx_rx_valid_filter_v6.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/gtx_tx_sync_rate_v6.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/gtx_wrapper_v6.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_2_0_v6.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_bram_top_v6.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_upconfig_fix_3451_v6.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_bram_v6.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_brams_v6.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_clocking_v6.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_endpoint.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_gtx_v6.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_pipe_lane_v6.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/axi_basic_rx_null_gen.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/axi_basic_rx_pipeline.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/axi_basic_rx.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/axi_basic_top.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/ff.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/syncff.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/ram_2clk_1w_1r.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/ram_1clk_1w_1r.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/sync_fifo.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/cross_domain_signal.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/async_fifo.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_writer.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_32.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_channel_gate_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_channel_gate_32.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_channel_gate_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_buffer_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_buffer_32.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_buffer_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_engine_selector.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_engine_formatter_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_engine_formatter_32.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_engine_formatter_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/sg_list_requester.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/sg_list_reader_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/sg_list_reader_32.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/sg_list_reader_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_requester_mux.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_reader.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_channel_gate.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/reorder_queue_output.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/reorder_queue_input.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/fifo_packer_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/fifo_packer_32.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/fifo_packer_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/async_fifo_fwft.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_qword_aligner_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_qword_aligner_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_32.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_engine_upper_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_engine_upper_32.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_engine_upper_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_engine_lower_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_engine_lower_32.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_engine_lower_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_32.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_engine_req.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/reorder_queue.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/interrupt_controller.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_engine_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_engine_32.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_engine_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/translation_layer_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/translation_layer_32.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/translation_layer_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_engine_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_engine_32.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_engine_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/recv_credit_flow_ctrl.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/interrupt.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/demux_1_to_n.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/channel_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/channel_32.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/channel_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/translation_layer.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_endpoint_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_endpoint_32.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_endpoint_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_endpoint.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_adapter_v6_pcie_v2_5.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_top_v6_pcie_v2_5.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/common_functions.v'
ERROR: [Synth 8-1769] cannot open verilog file C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/axi_basic_tx_thrtl_ctl.v
Failed to read verilog 'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/axi_basic_tx_thrtl_ctl.v'
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint.xco] -no_script -reset -force -quiet
remove_files  C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie_endpoint/pcie_endpoint.xco
file delete -force C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.ip_user_files/ip/pcie_endpoint
export_ip_user_files -of_objects  [get_files C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig.xco] -no_script -reset -force -quiet
remove_files  C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xilinx_mig/xilinx_mig.xco
refresh_design
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/axi_basic_tx_thrtl_ctl.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/axi_basic_tx_pipeline.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_pipe_misc_v6.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/axi_basic_tx.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_pipe_v6.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_reset_delay_v6.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/gtx_drp_chanalign_fix_3752_v6.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/chnl_tester.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/gtx_rx_valid_filter_v6.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/gtx_tx_sync_rate_v6.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/gtx_wrapper_v6.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_2_0_v6.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_bram_top_v6.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_upconfig_fix_3451_v6.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_bram_v6.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_brams_v6.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_clocking_v6.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_endpoint.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_gtx_v6.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_pipe_lane_v6.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/axi_basic_rx_null_gen.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/axi_basic_rx_pipeline.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/axi_basic_rx.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/axi_basic_top.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/ff.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/syncff.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/ram_2clk_1w_1r.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/ram_1clk_1w_1r.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/sync_fifo.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/cross_domain_signal.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/async_fifo.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_writer.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_32.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_channel_gate_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_channel_gate_32.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_channel_gate_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_buffer_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_buffer_32.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_buffer_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_engine_selector.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_engine_formatter_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_engine_formatter_32.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_engine_formatter_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/sg_list_requester.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/sg_list_reader_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/sg_list_reader_32.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/sg_list_reader_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_requester_mux.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_reader.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_channel_gate.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/reorder_queue_output.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/reorder_queue_input.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/fifo_packer_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/fifo_packer_32.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/fifo_packer_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/async_fifo_fwft.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_qword_aligner_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_qword_aligner_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_32.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_engine_upper_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_engine_upper_32.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_engine_upper_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_engine_lower_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_engine_lower_32.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_engine_lower_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_32.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_engine_req.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/reorder_queue.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/interrupt_controller.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_engine_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_engine_32.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_engine_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/translation_layer_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/translation_layer_32.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/translation_layer_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_engine_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_engine_32.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_engine_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/recv_credit_flow_ctrl.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/interrupt.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/demux_1_to_n.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/channel_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/channel_32.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/channel_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/translation_layer.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_endpoint_64.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_endpoint_32.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_endpoint_128.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_endpoint.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_adapter_v6_pcie_v2_5.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_top_v6_pcie_v2_5.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/common_functions.v'
ERROR: [Synth 8-1769] cannot open verilog file C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/axi_basic_tx_thrtl_ctl.v
Failed to read verilog 'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/axi_basic_tx_thrtl_ctl.v'
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_clocking_v6 with formal parameter declaration list [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_clocking_v6.v:86]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_64.v:112]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_32.v:114]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_128.v:112]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_64.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_64.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_32.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_32.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_128.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_128.v:125]
WARNING: [Synth 8-6901] identifier 'instr0_disp_en' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/iseq_dispatcher.v:70]
WARNING: [Synth 8-6901] identifier 'instr1_disp_en' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/iseq_dispatcher.v:70]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3928.359 ; gain = 0.031
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'softMC_top' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:5]
INFO: [Synth 8-6157] synthesizing module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/ddr4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_0' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/ddr4_0_stub.v:6]
WARNING: [Synth 8-689] width (2) of port connection 'c0_ddr4_bg' does not match port width (1) of module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:447]
WARNING: [Synth 8-689] width (64) of port connection 'rdData' does not match port width (512) of module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:463]
WARNING: [Synth 8-689] width (16) of port connection 'mc_BG' does not match port width (8) of module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:475]
INFO: [Synth 8-6157] synthesizing module 'softMC' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:6]
INFO: [Synth 8-6157] synthesizing module 'maint_ctrl_top' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:4]
INFO: [Synth 8-6157] synthesizing module 'maint_ctrl' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:73]
INFO: [Synth 8-6155] done synthesizing module 'maint_ctrl' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:73]
INFO: [Synth 8-6157] synthesizing module 'periodic_rd_ctrl' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:119]
INFO: [Synth 8-6155] done synthesizing module 'periodic_rd_ctrl' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:119]
INFO: [Synth 8-6157] synthesizing module 'zq_calib_ctrl' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:175]
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_tick' should be on the sensitivity list [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:209]
INFO: [Synth 8-6155] done synthesizing module 'zq_calib_ctrl' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:175]
INFO: [Synth 8-6157] synthesizing module 'autoref_ctrl' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:242]
INFO: [Synth 8-6155] done synthesizing module 'autoref_ctrl' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:242]
INFO: [Synth 8-6155] done synthesizing module 'maint_ctrl_top' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:4]
INFO: [Synth 8-6157] synthesizing module 'maint_handler' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:5]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:112]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:134]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:156]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:177]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:97]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:217]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:239]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:212]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:272]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:294]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:267]
INFO: [Synth 8-6155] done synthesizing module 'maint_handler' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:5]
INFO: [Synth 8-6157] synthesizing module 'autoref_config' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/autoref_config.v:4]
INFO: [Synth 8-6155] done synthesizing module 'autoref_config' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/autoref_config.v:4]
INFO: [Synth 8-6157] synthesizing module 'instr_receiver' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_receiver.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_receiver.v:52]
INFO: [Synth 8-6155] done synthesizing module 'instr_receiver' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_receiver.v:5]
INFO: [Synth 8-6157] synthesizing module 'instr_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/instr_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'instr_fifo' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/instr_fifo_stub.v:6]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr0_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:171]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr0_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:171]
WARNING: [Synth 8-7023] instance 'i_instr0_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:171]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr1_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:182]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr1_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:182]
WARNING: [Synth 8-7023] instance 'i_instr1_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:182]
INFO: [Synth 8-6157] synthesizing module 'iseq_dispatcher' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/iseq_dispatcher.v:3]
INFO: [Synth 8-6157] synthesizing module 'pipe_reg' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/pipe_reg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pipe_reg' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/pipe_reg.v:3]
INFO: [Synth 8-6157] synthesizing module 'instr_dispatcher' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_dispatcher.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_dispatcher.v:171]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_dispatcher.v:238]
INFO: [Synth 8-6157] synthesizing module 'instr_decoder' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_decoder.v:5]
INFO: [Synth 8-6155] done synthesizing module 'instr_decoder' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_decoder.v:5]
INFO: [Synth 8-6155] done synthesizing module 'instr_dispatcher' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_dispatcher.v:5]
INFO: [Synth 8-6155] done synthesizing module 'iseq_dispatcher' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/iseq_dispatcher.v:3]
INFO: [Synth 8-6157] synthesizing module 'rdback_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/rdback_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rdback_fifo' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/rdback_fifo_stub.v:6]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'rdback_fifo' is unconnected for instance 'i_rdback_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:258]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'rdback_fifo' is unconnected for instance 'i_rdback_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:258]
WARNING: [Synth 8-7023] instance 'i_rdback_fifo' of module 'rdback_fifo' has 11 connections declared, but only 9 given [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:258]
INFO: [Synth 8-6157] synthesizing module 'read_capturer' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/read_capturer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'read_capturer' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/read_capturer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'softMC' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:6]
INFO: [Synth 8-6155] done synthesizing module 'softMC_top' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3928.359 ; gain = 0.031
---------------------------------------------------------------------------------
ERROR: Top module empty or no top module found.
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3928.359 ; gain = 0.031
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_clocking_v6 with formal parameter declaration list [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_clocking_v6.v:86]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_64.v:112]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_32.v:114]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_128.v:112]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_64.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_64.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_32.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_32.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_128.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_128.v:125]
WARNING: [Synth 8-6901] identifier 'instr0_disp_en' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/iseq_dispatcher.v:70]
WARNING: [Synth 8-6901] identifier 'instr1_disp_en' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/iseq_dispatcher.v:70]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3928.359 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'softMC_top' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:5]
INFO: [Synth 8-6157] synthesizing module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/ddr4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_0' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/ddr4_0_stub.v:6]
WARNING: [Synth 8-689] width (2) of port connection 'c0_ddr4_bg' does not match port width (1) of module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:447]
WARNING: [Synth 8-689] width (64) of port connection 'rdData' does not match port width (512) of module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:463]
WARNING: [Synth 8-689] width (16) of port connection 'mc_BG' does not match port width (8) of module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:475]
INFO: [Synth 8-6157] synthesizing module 'softMC' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:6]
INFO: [Synth 8-6157] synthesizing module 'maint_ctrl_top' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:4]
INFO: [Synth 8-6157] synthesizing module 'maint_ctrl' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:73]
INFO: [Synth 8-6155] done synthesizing module 'maint_ctrl' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:73]
INFO: [Synth 8-6157] synthesizing module 'periodic_rd_ctrl' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:119]
INFO: [Synth 8-6155] done synthesizing module 'periodic_rd_ctrl' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:119]
INFO: [Synth 8-6157] synthesizing module 'zq_calib_ctrl' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:175]
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_tick' should be on the sensitivity list [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:209]
INFO: [Synth 8-6155] done synthesizing module 'zq_calib_ctrl' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:175]
INFO: [Synth 8-6157] synthesizing module 'autoref_ctrl' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:242]
INFO: [Synth 8-6155] done synthesizing module 'autoref_ctrl' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:242]
INFO: [Synth 8-6155] done synthesizing module 'maint_ctrl_top' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:4]
INFO: [Synth 8-6157] synthesizing module 'maint_handler' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:5]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:112]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:134]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:156]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:177]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:97]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:217]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:239]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:212]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:272]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:294]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:267]
INFO: [Synth 8-6155] done synthesizing module 'maint_handler' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:5]
INFO: [Synth 8-6157] synthesizing module 'autoref_config' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/autoref_config.v:4]
INFO: [Synth 8-6155] done synthesizing module 'autoref_config' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/autoref_config.v:4]
INFO: [Synth 8-6157] synthesizing module 'instr_receiver' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_receiver.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_receiver.v:52]
INFO: [Synth 8-6155] done synthesizing module 'instr_receiver' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_receiver.v:5]
INFO: [Synth 8-6157] synthesizing module 'instr_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/instr_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'instr_fifo' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/instr_fifo_stub.v:6]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr0_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:171]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr0_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:171]
WARNING: [Synth 8-7023] instance 'i_instr0_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:171]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr1_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:182]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr1_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:182]
WARNING: [Synth 8-7023] instance 'i_instr1_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:182]
INFO: [Synth 8-6157] synthesizing module 'iseq_dispatcher' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/iseq_dispatcher.v:3]
INFO: [Synth 8-6157] synthesizing module 'pipe_reg' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/pipe_reg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pipe_reg' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/pipe_reg.v:3]
INFO: [Synth 8-6157] synthesizing module 'instr_dispatcher' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_dispatcher.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_dispatcher.v:171]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_dispatcher.v:238]
INFO: [Synth 8-6157] synthesizing module 'instr_decoder' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_decoder.v:5]
INFO: [Synth 8-6155] done synthesizing module 'instr_decoder' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_decoder.v:5]
INFO: [Synth 8-6155] done synthesizing module 'instr_dispatcher' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_dispatcher.v:5]
INFO: [Synth 8-6155] done synthesizing module 'iseq_dispatcher' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/iseq_dispatcher.v:3]
INFO: [Synth 8-6157] synthesizing module 'rdback_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/rdback_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rdback_fifo' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/rdback_fifo_stub.v:6]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'rdback_fifo' is unconnected for instance 'i_rdback_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:258]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'rdback_fifo' is unconnected for instance 'i_rdback_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:258]
WARNING: [Synth 8-7023] instance 'i_rdback_fifo' of module 'rdback_fifo' has 11 connections declared, but only 9 given [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:258]
INFO: [Synth 8-6157] synthesizing module 'read_capturer' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/read_capturer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'read_capturer' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/read_capturer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'softMC' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:6]
INFO: [Synth 8-6155] done synthesizing module 'softMC_top' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3928.359 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: Top module empty or no top module found.
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3928.359 ; gain = 0.000
export_ip_user_files -of_objects  [get_files C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_top_v6_pcie_v2_5.v] -no_script -reset -force -quiet
remove_files  C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_top_v6_pcie_v2_5.v
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_clocking_v6 with formal parameter declaration list [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_clocking_v6.v:86]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_64.v:112]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_32.v:114]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_128.v:112]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_64.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_64.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_32.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_32.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_128.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_128.v:125]
WARNING: [Synth 8-6901] identifier 'instr0_disp_en' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/iseq_dispatcher.v:70]
WARNING: [Synth 8-6901] identifier 'instr1_disp_en' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/iseq_dispatcher.v:70]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3931.855 ; gain = 3.496
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'softMC_top' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:5]
INFO: [Synth 8-6157] synthesizing module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/ddr4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_0' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/ddr4_0_stub.v:6]
WARNING: [Synth 8-689] width (2) of port connection 'c0_ddr4_bg' does not match port width (1) of module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:447]
WARNING: [Synth 8-689] width (64) of port connection 'rdData' does not match port width (512) of module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:463]
WARNING: [Synth 8-689] width (16) of port connection 'mc_BG' does not match port width (8) of module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:475]
INFO: [Synth 8-6157] synthesizing module 'softMC' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:6]
INFO: [Synth 8-6157] synthesizing module 'maint_ctrl_top' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:4]
INFO: [Synth 8-6157] synthesizing module 'maint_ctrl' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:73]
INFO: [Synth 8-6155] done synthesizing module 'maint_ctrl' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:73]
INFO: [Synth 8-6157] synthesizing module 'periodic_rd_ctrl' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:119]
INFO: [Synth 8-6155] done synthesizing module 'periodic_rd_ctrl' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:119]
INFO: [Synth 8-6157] synthesizing module 'zq_calib_ctrl' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:175]
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_tick' should be on the sensitivity list [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:209]
INFO: [Synth 8-6155] done synthesizing module 'zq_calib_ctrl' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:175]
INFO: [Synth 8-6157] synthesizing module 'autoref_ctrl' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:242]
INFO: [Synth 8-6155] done synthesizing module 'autoref_ctrl' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:242]
INFO: [Synth 8-6155] done synthesizing module 'maint_ctrl_top' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:4]
INFO: [Synth 8-6157] synthesizing module 'maint_handler' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:5]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:112]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:134]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:156]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:177]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:97]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:217]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:239]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:212]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:272]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:294]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:267]
INFO: [Synth 8-6155] done synthesizing module 'maint_handler' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:5]
INFO: [Synth 8-6157] synthesizing module 'autoref_config' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/autoref_config.v:4]
INFO: [Synth 8-6155] done synthesizing module 'autoref_config' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/autoref_config.v:4]
INFO: [Synth 8-6157] synthesizing module 'instr_receiver' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_receiver.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_receiver.v:52]
INFO: [Synth 8-6155] done synthesizing module 'instr_receiver' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_receiver.v:5]
INFO: [Synth 8-6157] synthesizing module 'instr_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/instr_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'instr_fifo' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/instr_fifo_stub.v:6]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr0_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:171]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr0_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:171]
WARNING: [Synth 8-7023] instance 'i_instr0_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:171]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr1_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:182]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr1_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:182]
WARNING: [Synth 8-7023] instance 'i_instr1_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:182]
INFO: [Synth 8-6157] synthesizing module 'iseq_dispatcher' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/iseq_dispatcher.v:3]
INFO: [Synth 8-6157] synthesizing module 'pipe_reg' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/pipe_reg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pipe_reg' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/pipe_reg.v:3]
INFO: [Synth 8-6157] synthesizing module 'instr_dispatcher' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_dispatcher.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_dispatcher.v:171]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_dispatcher.v:238]
INFO: [Synth 8-6157] synthesizing module 'instr_decoder' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_decoder.v:5]
INFO: [Synth 8-6155] done synthesizing module 'instr_decoder' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_decoder.v:5]
INFO: [Synth 8-6155] done synthesizing module 'instr_dispatcher' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_dispatcher.v:5]
INFO: [Synth 8-6155] done synthesizing module 'iseq_dispatcher' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/iseq_dispatcher.v:3]
INFO: [Synth 8-6157] synthesizing module 'rdback_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/rdback_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rdback_fifo' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/rdback_fifo_stub.v:6]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'rdback_fifo' is unconnected for instance 'i_rdback_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:258]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'rdback_fifo' is unconnected for instance 'i_rdback_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:258]
WARNING: [Synth 8-7023] instance 'i_rdback_fifo' of module 'rdback_fifo' has 11 connections declared, but only 9 given [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:258]
INFO: [Synth 8-6157] synthesizing module 'read_capturer' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/read_capturer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'read_capturer' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/read_capturer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'softMC' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:6]
INFO: [Synth 8-6155] done synthesizing module 'softMC_top' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3931.855 ; gain = 3.496
---------------------------------------------------------------------------------
ERROR: Top module empty or no top module found.
export_ip_user_files -of_objects  [get_files C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_endpoint.v] -no_script -reset -force -quiet
remove_files  C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_endpoint.v
export_ip_user_files -of_objects  [get_files C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_adapter_v6_pcie_v2_5.v] -no_script -reset -force -quiet
remove_files  C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/riffa_adapter_v6_pcie_v2_5.v
remove_files  C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_endpoint.v
WARNING: [Vivado 12-818] No files matched 'C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_endpoint.v'
export_ip_user_files -of_objects  [get_files C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_2_0_v6.v] -no_script -reset -force -quiet
remove_files  C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_2_0_v6.v
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_clocking_v6 with formal parameter declaration list [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_clocking_v6.v:86]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_64.v:112]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_32.v:114]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_128.v:112]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_64.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_64.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_32.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_32.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_128.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_128.v:125]
WARNING: [Synth 8-6901] identifier 'instr0_disp_en' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/iseq_dispatcher.v:70]
WARNING: [Synth 8-6901] identifier 'instr1_disp_en' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/iseq_dispatcher.v:70]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3932.312 ; gain = 0.457
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'softMC_top' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:5]
INFO: [Synth 8-6157] synthesizing module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/ddr4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_0' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/ddr4_0_stub.v:6]
WARNING: [Synth 8-689] width (2) of port connection 'c0_ddr4_bg' does not match port width (1) of module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:447]
WARNING: [Synth 8-689] width (64) of port connection 'rdData' does not match port width (512) of module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:463]
WARNING: [Synth 8-689] width (16) of port connection 'mc_BG' does not match port width (8) of module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:475]
INFO: [Synth 8-6157] synthesizing module 'softMC' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:6]
INFO: [Synth 8-6157] synthesizing module 'maint_ctrl_top' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:4]
INFO: [Synth 8-6157] synthesizing module 'maint_ctrl' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:73]
INFO: [Synth 8-6155] done synthesizing module 'maint_ctrl' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:73]
INFO: [Synth 8-6157] synthesizing module 'periodic_rd_ctrl' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:119]
INFO: [Synth 8-6155] done synthesizing module 'periodic_rd_ctrl' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:119]
INFO: [Synth 8-6157] synthesizing module 'zq_calib_ctrl' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:175]
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_tick' should be on the sensitivity list [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:209]
INFO: [Synth 8-6155] done synthesizing module 'zq_calib_ctrl' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:175]
INFO: [Synth 8-6157] synthesizing module 'autoref_ctrl' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:242]
INFO: [Synth 8-6155] done synthesizing module 'autoref_ctrl' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:242]
INFO: [Synth 8-6155] done synthesizing module 'maint_ctrl_top' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:4]
INFO: [Synth 8-6157] synthesizing module 'maint_handler' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:5]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:112]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:134]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:156]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:177]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:97]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:217]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:239]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:212]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:272]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:294]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:267]
INFO: [Synth 8-6155] done synthesizing module 'maint_handler' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:5]
INFO: [Synth 8-6157] synthesizing module 'autoref_config' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/autoref_config.v:4]
INFO: [Synth 8-6155] done synthesizing module 'autoref_config' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/autoref_config.v:4]
INFO: [Synth 8-6157] synthesizing module 'instr_receiver' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_receiver.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_receiver.v:52]
INFO: [Synth 8-6155] done synthesizing module 'instr_receiver' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_receiver.v:5]
INFO: [Synth 8-6157] synthesizing module 'instr_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/instr_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'instr_fifo' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/instr_fifo_stub.v:6]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr0_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:171]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr0_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:171]
WARNING: [Synth 8-7023] instance 'i_instr0_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:171]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr1_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:182]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr1_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:182]
WARNING: [Synth 8-7023] instance 'i_instr1_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:182]
INFO: [Synth 8-6157] synthesizing module 'iseq_dispatcher' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/iseq_dispatcher.v:3]
INFO: [Synth 8-6157] synthesizing module 'pipe_reg' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/pipe_reg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pipe_reg' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/pipe_reg.v:3]
INFO: [Synth 8-6157] synthesizing module 'instr_dispatcher' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_dispatcher.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_dispatcher.v:171]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_dispatcher.v:238]
INFO: [Synth 8-6157] synthesizing module 'instr_decoder' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_decoder.v:5]
INFO: [Synth 8-6155] done synthesizing module 'instr_decoder' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_decoder.v:5]
INFO: [Synth 8-6155] done synthesizing module 'instr_dispatcher' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_dispatcher.v:5]
INFO: [Synth 8-6155] done synthesizing module 'iseq_dispatcher' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/iseq_dispatcher.v:3]
INFO: [Synth 8-6157] synthesizing module 'rdback_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/rdback_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rdback_fifo' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/rdback_fifo_stub.v:6]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'rdback_fifo' is unconnected for instance 'i_rdback_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:258]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'rdback_fifo' is unconnected for instance 'i_rdback_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:258]
WARNING: [Synth 8-7023] instance 'i_rdback_fifo' of module 'rdback_fifo' has 11 connections declared, but only 9 given [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:258]
INFO: [Synth 8-6157] synthesizing module 'read_capturer' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/read_capturer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'read_capturer' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/read_capturer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'softMC' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:6]
INFO: [Synth 8-6155] done synthesizing module 'softMC_top' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3932.312 ; gain = 0.457
---------------------------------------------------------------------------------
ERROR: Top module empty or no top module found.
export_ip_user_files -of_objects  [get_files C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_pipe_v6.v] -no_script -reset -force -quiet
remove_files  C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_pipe_v6.v
export_ip_user_files -of_objects  [get_files C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_bram_top_v6.v] -no_script -reset -force -quiet
remove_files  C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_bram_top_v6.v
export_ip_user_files -of_objects  [get_files C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_brams_v6.v] -no_script -reset -force -quiet
remove_files  C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_brams_v6.v
export_ip_user_files -of_objects  [get_files C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_gtx_v6.v] -no_script -reset -force -quiet
remove_files  C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_gtx_v6.v
export_ip_user_files -of_objects  [get_files C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_bram_v6.v] -no_script -reset -force -quiet
remove_files  C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_bram_v6.v
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_clocking_v6 with formal parameter declaration list [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/pcie_clocking_v6.v:86]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_64.v:112]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_32.v:114]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_128.v:112]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_64.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_64.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_32.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_32.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_128.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ipcore_dir/riffa/rx_port_128.v:125]
WARNING: [Synth 8-6901] identifier 'instr0_disp_en' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/iseq_dispatcher.v:70]
WARNING: [Synth 8-6901] identifier 'instr1_disp_en' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/iseq_dispatcher.v:70]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3932.719 ; gain = 0.406
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'softMC_top' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:5]
INFO: [Synth 8-6157] synthesizing module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/ddr4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_0' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/ddr4_0_stub.v:6]
WARNING: [Synth 8-689] width (2) of port connection 'c0_ddr4_bg' does not match port width (1) of module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:447]
WARNING: [Synth 8-689] width (64) of port connection 'rdData' does not match port width (512) of module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:463]
WARNING: [Synth 8-689] width (16) of port connection 'mc_BG' does not match port width (8) of module 'ddr4_0' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:475]
INFO: [Synth 8-6157] synthesizing module 'softMC' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:6]
INFO: [Synth 8-6157] synthesizing module 'maint_ctrl_top' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:4]
INFO: [Synth 8-6157] synthesizing module 'maint_ctrl' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:73]
INFO: [Synth 8-6155] done synthesizing module 'maint_ctrl' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:73]
INFO: [Synth 8-6157] synthesizing module 'periodic_rd_ctrl' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:119]
INFO: [Synth 8-6155] done synthesizing module 'periodic_rd_ctrl' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:119]
INFO: [Synth 8-6157] synthesizing module 'zq_calib_ctrl' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:175]
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_tick' should be on the sensitivity list [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:209]
INFO: [Synth 8-6155] done synthesizing module 'zq_calib_ctrl' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:175]
INFO: [Synth 8-6157] synthesizing module 'autoref_ctrl' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:242]
INFO: [Synth 8-6155] done synthesizing module 'autoref_ctrl' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:242]
INFO: [Synth 8-6155] done synthesizing module 'maint_ctrl_top' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_ctrl.v:4]
INFO: [Synth 8-6157] synthesizing module 'maint_handler' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:5]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:112]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:134]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:156]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:177]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:97]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:217]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:239]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:212]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:272]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:294]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:267]
INFO: [Synth 8-6155] done synthesizing module 'maint_handler' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/maint_handler.v:5]
INFO: [Synth 8-6157] synthesizing module 'autoref_config' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/autoref_config.v:4]
INFO: [Synth 8-6155] done synthesizing module 'autoref_config' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/autoref_config.v:4]
INFO: [Synth 8-6157] synthesizing module 'instr_receiver' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_receiver.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_receiver.v:52]
INFO: [Synth 8-6155] done synthesizing module 'instr_receiver' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_receiver.v:5]
INFO: [Synth 8-6157] synthesizing module 'instr_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/instr_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'instr_fifo' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/instr_fifo_stub.v:6]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr0_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:171]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr0_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:171]
WARNING: [Synth 8-7023] instance 'i_instr0_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:171]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr1_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:182]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr1_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:182]
WARNING: [Synth 8-7023] instance 'i_instr1_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:182]
INFO: [Synth 8-6157] synthesizing module 'iseq_dispatcher' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/iseq_dispatcher.v:3]
INFO: [Synth 8-6157] synthesizing module 'pipe_reg' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/pipe_reg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pipe_reg' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/pipe_reg.v:3]
INFO: [Synth 8-6157] synthesizing module 'instr_dispatcher' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_dispatcher.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_dispatcher.v:171]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_dispatcher.v:238]
INFO: [Synth 8-6157] synthesizing module 'instr_decoder' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_decoder.v:5]
INFO: [Synth 8-6155] done synthesizing module 'instr_decoder' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_decoder.v:5]
INFO: [Synth 8-6155] done synthesizing module 'instr_dispatcher' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/instr_dispatcher.v:5]
INFO: [Synth 8-6155] done synthesizing module 'iseq_dispatcher' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/iseq_dispatcher.v:3]
INFO: [Synth 8-6157] synthesizing module 'rdback_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/rdback_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rdback_fifo' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/.Xil/Vivado-7088-DESKTOP-ILOVGO9/realtime/rdback_fifo_stub.v:6]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'rdback_fifo' is unconnected for instance 'i_rdback_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:258]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'rdback_fifo' is unconnected for instance 'i_rdback_fifo' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:258]
WARNING: [Synth 8-7023] instance 'i_rdback_fifo' of module 'rdback_fifo' has 11 connections declared, but only 9 given [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:258]
INFO: [Synth 8-6157] synthesizing module 'read_capturer' [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/read_capturer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'read_capturer' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/read_capturer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'softMC' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC.v:6]
INFO: [Synth 8-6155] done synthesizing module 'softMC_top' (0#1) [C:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/softMC_top.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3932.719 ; gain = 0.406
---------------------------------------------------------------------------------
ERROR: Top module empty or no top module found.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 23 12:18:09 2021...
