Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date             : Mon Mar  6 19:01:27 2023
| Host             : DESKTOP-LOLTF0F running 64-bit major release  (build 9200)
| Command          : report_power -file Black_box_datapath_power_routed.rpt -pb Black_box_datapath_power_summary_routed.pb -rpx Black_box_datapath_power_routed.rpx
| Design           : Black_box_datapath
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 10.774       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 10.573       |
| Device Static (W)        | 0.201        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 35.8         |
| Junction Temperature (C) | 74.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     0.702 |      292 |       --- |             --- |
|   LUT as Logic |     0.694 |      146 |     63400 |            0.23 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Register     |     0.002 |      128 |    126800 |            0.10 |
| Signals        |     1.252 |      329 |       --- |             --- |
| I/O            |     8.619 |       57 |       210 |           27.14 |
| Static Power   |     0.201 |          |           |                 |
| Total          |    10.774 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     2.201 |       2.099 |      0.103 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.723 |       0.694 |      0.029 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     4.018 |       4.014 |      0.004 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| Black_box_datapath        |    10.573 |
|   Reg16                   |     1.614 |
|     Dec                   |     0.060 |
|       D0                  |     0.015 |
|       D1                  |     0.014 |
|       D2                  |     0.015 |
|       D3                  |     0.016 |
|     Reg                   |     1.553 |
|       RegisterR11[0].UR11 |     0.008 |
|       RegisterR11[1].UR11 |     0.005 |
|       RegisterR11[2].UR11 |     0.008 |
|       RegisterR11[3].UR11 |     0.004 |
|       RegisterR11[4].UR11 |     0.007 |
|       RegisterR11[5].UR11 |     0.006 |
|       RegisterR11[6].UR11 |     0.006 |
|       RegisterR11[7].UR11 |     0.005 |
|       RegisterR15[0].UR15 |     0.151 |
|       RegisterR15[1].UR15 |     0.160 |
|       RegisterR15[2].UR15 |     0.194 |
|       RegisterR15[3].UR15 |     0.190 |
|       RegisterR15[4].UR15 |     0.217 |
|       RegisterR15[5].UR15 |     0.195 |
|       RegisterR15[6].UR15 |     0.083 |
|       RegisterR15[7].UR15 |     0.216 |
|       RegisterR3[0].UR3   |     0.005 |
|       RegisterR3[1].UR3   |     0.006 |
|       RegisterR3[2].UR3   |     0.005 |
|       RegisterR3[3].UR3   |     0.005 |
|       RegisterR3[4].UR3   |     0.007 |
|       RegisterR3[5].UR3   |     0.006 |
|       RegisterR3[6].UR3   |     0.005 |
|       RegisterR3[7].UR3   |     0.006 |
|       RegisterR7[0].UR7   |     0.007 |
|       RegisterR7[1].UR7   |     0.006 |
|       RegisterR7[2].UR7   |     0.005 |
|       RegisterR7[3].UR7   |     0.004 |
|       RegisterR7[4].UR7   |     0.005 |
|       RegisterR7[5].UR7   |     0.004 |
|       RegisterR7[6].UR7   |     0.007 |
|       RegisterR7[7].UR7   |     0.005 |
+---------------------------+-----------+


