{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 15 23:25:42 2018 " "Info: Processing started: Sat Dec 15 23:25:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off projetinho2 -c projetinho2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetinho2 -c projetinho2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "memoria\[0\]\$latch " "Warning: Node \"memoria\[0\]\$latch\" is a latch" {  } { { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memoria\[1\]\$latch " "Warning: Node \"memoria\[1\]\$latch\" is a latch" {  } { { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memoria\[2\]\$latch " "Warning: Node \"memoria\[2\]\$latch\" is a latch" {  } { { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "entrada\[1\]\$latch " "Warning: Node \"entrada\[1\]\$latch\" is a latch" {  } { { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "entrada\[2\]\$latch " "Warning: Node \"entrada\[2\]\$latch\" is a latch" {  } { { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "contador\[1\] " "Info: Assuming node \"contador\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "contador\[2\] " "Info: Assuming node \"contador\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "contador\[3\] " "Info: Assuming node \"contador\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "contador\[0\] " "Info: Assuming node \"contador\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "WideOr1~0 " "Info: Detected gated clock \"WideOr1~0\" as buffer" {  } { { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 15 -1 0 } } { "c:/users/luana_000/desktop/quack/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/luana_000/desktop/quack/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux1~0 " "Info: Detected gated clock \"Mux1~0\" as buffer" {  } { { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 15 -1 0 } } { "c:/users/luana_000/desktop/quack/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/luana_000/desktop/quack/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "entrada\[2\]\$latch contador\[0\] contador\[3\] 2.640 ns register " "Info: tsu for register \"entrada\[2\]\$latch\" (data pin = \"contador\[0\]\", clock pin = \"contador\[3\]\") is 2.640 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.362 ns + Longest pin register " "Info: + Longest pin to register delay is 6.362 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns contador\[0\] 1 CLK PIN_V11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V11; Fanout = 3; CLK Node = 'contador\[0\]'" {  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador[0] } "NODE_NAME" } } { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.944 ns) + CELL(0.225 ns) 5.996 ns Decoder1~0 2 COMB LCCOMB_X22_Y20_N12 2 " "Info: 2: + IC(4.944 ns) + CELL(0.225 ns) = 5.996 ns; Loc. = LCCOMB_X22_Y20_N12; Fanout = 2; COMB Node = 'Decoder1~0'" {  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "5.169 ns" { contador[0] Decoder1~0 } "NODE_NAME" } } { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.154 ns) 6.362 ns entrada\[2\]\$latch 3 REG LCCOMB_X22_Y20_N26 1 " "Info: 3: + IC(0.212 ns) + CELL(0.154 ns) = 6.362 ns; Loc. = LCCOMB_X22_Y20_N26; Fanout = 1; REG Node = 'entrada\[2\]\$latch'" {  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "0.366 ns" { Decoder1~0 entrada[2]$latch } "NODE_NAME" } } { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.206 ns ( 18.96 % ) " "Info: Total cell delay = 1.206 ns ( 18.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.156 ns ( 81.04 % ) " "Info: Total interconnect delay = 5.156 ns ( 81.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "6.362 ns" { contador[0] Decoder1~0 entrada[2]$latch } "NODE_NAME" } } { "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "6.362 ns" { contador[0] {} contador[0]~combout {} Decoder1~0 {} entrada[2]$latch {} } { 0.000ns 0.000ns 4.944ns 0.212ns } { 0.000ns 0.827ns 0.225ns 0.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.577 ns + " "Info: + Micro setup delay of destination is 0.577 ns" {  } { { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 14 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "contador\[3\] destination 4.299 ns - Shortest register " "Info: - Shortest clock path from clock \"contador\[3\]\" to destination register is 4.299 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.762 ns) 0.762 ns contador\[3\] 1 CLK PIN_C10 3 " "Info: 1: + IC(0.000 ns) + CELL(0.762 ns) = 0.762 ns; Loc. = PIN_C10; Fanout = 3; CLK Node = 'contador\[3\]'" {  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador[3] } "NODE_NAME" } } { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.272 ns) 2.123 ns WideOr1~0 2 COMB LCCOMB_X22_Y20_N16 1 " "Info: 2: + IC(1.089 ns) + CELL(0.272 ns) = 2.123 ns; Loc. = LCCOMB_X22_Y20_N16; Fanout = 1; COMB Node = 'WideOr1~0'" {  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "1.361 ns" { contador[3] WideOr1~0 } "NODE_NAME" } } { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.000 ns) 3.367 ns WideOr1~0clkctrl 3 COMB CLKCTRL_G15 2 " "Info: 3: + IC(1.244 ns) + CELL(0.000 ns) = 3.367 ns; Loc. = CLKCTRL_G15; Fanout = 2; COMB Node = 'WideOr1~0clkctrl'" {  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "1.244 ns" { WideOr1~0 WideOr1~0clkctrl } "NODE_NAME" } } { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.053 ns) 4.299 ns entrada\[2\]\$latch 4 REG LCCOMB_X22_Y20_N26 1 " "Info: 4: + IC(0.879 ns) + CELL(0.053 ns) = 4.299 ns; Loc. = LCCOMB_X22_Y20_N26; Fanout = 1; REG Node = 'entrada\[2\]\$latch'" {  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { WideOr1~0clkctrl entrada[2]$latch } "NODE_NAME" } } { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.087 ns ( 25.28 % ) " "Info: Total cell delay = 1.087 ns ( 25.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.212 ns ( 74.72 % ) " "Info: Total interconnect delay = 3.212 ns ( 74.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "4.299 ns" { contador[3] WideOr1~0 WideOr1~0clkctrl entrada[2]$latch } "NODE_NAME" } } { "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "4.299 ns" { contador[3] {} contador[3]~combout {} WideOr1~0 {} WideOr1~0clkctrl {} entrada[2]$latch {} } { 0.000ns 0.000ns 1.089ns 1.244ns 0.879ns } { 0.000ns 0.762ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "6.362 ns" { contador[0] Decoder1~0 entrada[2]$latch } "NODE_NAME" } } { "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "6.362 ns" { contador[0] {} contador[0]~combout {} Decoder1~0 {} entrada[2]$latch {} } { 0.000ns 0.000ns 4.944ns 0.212ns } { 0.000ns 0.827ns 0.225ns 0.154ns } "" } } { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "4.299 ns" { contador[3] WideOr1~0 WideOr1~0clkctrl entrada[2]$latch } "NODE_NAME" } } { "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "4.299 ns" { contador[3] {} contador[3]~combout {} WideOr1~0 {} WideOr1~0clkctrl {} entrada[2]$latch {} } { 0.000ns 0.000ns 1.089ns 1.244ns 0.879ns } { 0.000ns 0.762ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "contador\[0\] entrada\[1\] entrada\[1\]\$latch 9.675 ns register " "Info: tco from clock \"contador\[0\]\" to destination pin \"entrada\[1\]\" through register \"entrada\[1\]\$latch\" is 9.675 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "contador\[0\] source 5.127 ns + Longest register " "Info: + Longest clock path from clock \"contador\[0\]\" to source register is 5.127 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns contador\[0\] 1 CLK PIN_V11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V11; Fanout = 3; CLK Node = 'contador\[0\]'" {  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador[0] } "NODE_NAME" } } { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.848 ns) + CELL(0.272 ns) 2.947 ns WideOr1~0 2 COMB LCCOMB_X22_Y20_N16 1 " "Info: 2: + IC(1.848 ns) + CELL(0.272 ns) = 2.947 ns; Loc. = LCCOMB_X22_Y20_N16; Fanout = 1; COMB Node = 'WideOr1~0'" {  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "2.120 ns" { contador[0] WideOr1~0 } "NODE_NAME" } } { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.000 ns) 4.191 ns WideOr1~0clkctrl 3 COMB CLKCTRL_G15 2 " "Info: 3: + IC(1.244 ns) + CELL(0.000 ns) = 4.191 ns; Loc. = CLKCTRL_G15; Fanout = 2; COMB Node = 'WideOr1~0clkctrl'" {  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "1.244 ns" { WideOr1~0 WideOr1~0clkctrl } "NODE_NAME" } } { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.053 ns) 5.127 ns entrada\[1\]\$latch 4 REG LCCOMB_X22_Y20_N0 1 " "Info: 4: + IC(0.883 ns) + CELL(0.053 ns) = 5.127 ns; Loc. = LCCOMB_X22_Y20_N0; Fanout = 1; REG Node = 'entrada\[1\]\$latch'" {  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { WideOr1~0clkctrl entrada[1]$latch } "NODE_NAME" } } { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.152 ns ( 22.47 % ) " "Info: Total cell delay = 1.152 ns ( 22.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.975 ns ( 77.53 % ) " "Info: Total interconnect delay = 3.975 ns ( 77.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "5.127 ns" { contador[0] WideOr1~0 WideOr1~0clkctrl entrada[1]$latch } "NODE_NAME" } } { "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "5.127 ns" { contador[0] {} contador[0]~combout {} WideOr1~0 {} WideOr1~0clkctrl {} entrada[1]$latch {} } { 0.000ns 0.000ns 1.848ns 1.244ns 0.883ns } { 0.000ns 0.827ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 14 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.548 ns + Longest register pin " "Info: + Longest register to pin delay is 4.548 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns entrada\[1\]\$latch 1 REG LCCOMB_X22_Y20_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y20_N0; Fanout = 1; REG Node = 'entrada\[1\]\$latch'" {  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "" { entrada[1]$latch } "NODE_NAME" } } { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.616 ns) + CELL(1.932 ns) 4.548 ns entrada\[1\] 2 PIN PIN_R9 0 " "Info: 2: + IC(2.616 ns) + CELL(1.932 ns) = 4.548 ns; Loc. = PIN_R9; Fanout = 0; PIN Node = 'entrada\[1\]'" {  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "4.548 ns" { entrada[1]$latch entrada[1] } "NODE_NAME" } } { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.932 ns ( 42.48 % ) " "Info: Total cell delay = 1.932 ns ( 42.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.616 ns ( 57.52 % ) " "Info: Total interconnect delay = 2.616 ns ( 57.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "4.548 ns" { entrada[1]$latch entrada[1] } "NODE_NAME" } } { "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "4.548 ns" { entrada[1]$latch {} entrada[1] {} } { 0.000ns 2.616ns } { 0.000ns 1.932ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "5.127 ns" { contador[0] WideOr1~0 WideOr1~0clkctrl entrada[1]$latch } "NODE_NAME" } } { "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "5.127 ns" { contador[0] {} contador[0]~combout {} WideOr1~0 {} WideOr1~0clkctrl {} entrada[1]$latch {} } { 0.000ns 0.000ns 1.848ns 1.244ns 0.883ns } { 0.000ns 0.827ns 0.272ns 0.000ns 0.053ns } "" } } { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "4.548 ns" { entrada[1]$latch entrada[1] } "NODE_NAME" } } { "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "4.548 ns" { entrada[1]$latch {} entrada[1] {} } { 0.000ns 2.616ns } { 0.000ns 1.932ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "entrada\[1\]\$latch contador\[3\] contador\[0\] -0.292 ns register " "Info: th for register \"entrada\[1\]\$latch\" (data pin = \"contador\[3\]\", clock pin = \"contador\[0\]\") is -0.292 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "contador\[0\] destination 5.127 ns + Longest register " "Info: + Longest clock path from clock \"contador\[0\]\" to destination register is 5.127 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns contador\[0\] 1 CLK PIN_V11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V11; Fanout = 3; CLK Node = 'contador\[0\]'" {  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador[0] } "NODE_NAME" } } { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.848 ns) + CELL(0.272 ns) 2.947 ns WideOr1~0 2 COMB LCCOMB_X22_Y20_N16 1 " "Info: 2: + IC(1.848 ns) + CELL(0.272 ns) = 2.947 ns; Loc. = LCCOMB_X22_Y20_N16; Fanout = 1; COMB Node = 'WideOr1~0'" {  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "2.120 ns" { contador[0] WideOr1~0 } "NODE_NAME" } } { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.000 ns) 4.191 ns WideOr1~0clkctrl 3 COMB CLKCTRL_G15 2 " "Info: 3: + IC(1.244 ns) + CELL(0.000 ns) = 4.191 ns; Loc. = CLKCTRL_G15; Fanout = 2; COMB Node = 'WideOr1~0clkctrl'" {  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "1.244 ns" { WideOr1~0 WideOr1~0clkctrl } "NODE_NAME" } } { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.053 ns) 5.127 ns entrada\[1\]\$latch 4 REG LCCOMB_X22_Y20_N0 1 " "Info: 4: + IC(0.883 ns) + CELL(0.053 ns) = 5.127 ns; Loc. = LCCOMB_X22_Y20_N0; Fanout = 1; REG Node = 'entrada\[1\]\$latch'" {  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { WideOr1~0clkctrl entrada[1]$latch } "NODE_NAME" } } { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.152 ns ( 22.47 % ) " "Info: Total cell delay = 1.152 ns ( 22.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.975 ns ( 77.53 % ) " "Info: Total interconnect delay = 3.975 ns ( 77.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "5.127 ns" { contador[0] WideOr1~0 WideOr1~0clkctrl entrada[1]$latch } "NODE_NAME" } } { "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "5.127 ns" { contador[0] {} contador[0]~combout {} WideOr1~0 {} WideOr1~0clkctrl {} entrada[1]$latch {} } { 0.000ns 0.000ns 1.848ns 1.244ns 0.883ns } { 0.000ns 0.827ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 14 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.419 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.419 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.762 ns) 0.762 ns contador\[3\] 1 CLK PIN_C10 3 " "Info: 1: + IC(0.000 ns) + CELL(0.762 ns) = 0.762 ns; Loc. = PIN_C10; Fanout = 3; CLK Node = 'contador\[3\]'" {  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador[3] } "NODE_NAME" } } { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.241 ns) + CELL(0.053 ns) 5.056 ns Decoder1~0 2 COMB LCCOMB_X22_Y20_N12 2 " "Info: 2: + IC(4.241 ns) + CELL(0.053 ns) = 5.056 ns; Loc. = LCCOMB_X22_Y20_N12; Fanout = 2; COMB Node = 'Decoder1~0'" {  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "4.294 ns" { contador[3] Decoder1~0 } "NODE_NAME" } } { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.154 ns) 5.419 ns entrada\[1\]\$latch 3 REG LCCOMB_X22_Y20_N0 1 " "Info: 3: + IC(0.209 ns) + CELL(0.154 ns) = 5.419 ns; Loc. = LCCOMB_X22_Y20_N0; Fanout = 1; REG Node = 'entrada\[1\]\$latch'" {  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "0.363 ns" { Decoder1~0 entrada[1]$latch } "NODE_NAME" } } { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.969 ns ( 17.88 % ) " "Info: Total cell delay = 0.969 ns ( 17.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.450 ns ( 82.12 % ) " "Info: Total interconnect delay = 4.450 ns ( 82.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "5.419 ns" { contador[3] Decoder1~0 entrada[1]$latch } "NODE_NAME" } } { "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "5.419 ns" { contador[3] {} contador[3]~combout {} Decoder1~0 {} entrada[1]$latch {} } { 0.000ns 0.000ns 4.241ns 0.209ns } { 0.000ns 0.762ns 0.053ns 0.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "5.127 ns" { contador[0] WideOr1~0 WideOr1~0clkctrl entrada[1]$latch } "NODE_NAME" } } { "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "5.127 ns" { contador[0] {} contador[0]~combout {} WideOr1~0 {} WideOr1~0clkctrl {} entrada[1]$latch {} } { 0.000ns 0.000ns 1.848ns 1.244ns 0.883ns } { 0.000ns 0.827ns 0.272ns 0.000ns 0.053ns } "" } } { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "5.419 ns" { contador[3] Decoder1~0 entrada[1]$latch } "NODE_NAME" } } { "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "5.419 ns" { contador[3] {} contador[3]~combout {} Decoder1~0 {} entrada[1]$latch {} } { 0.000ns 0.000ns 4.241ns 0.209ns } { 0.000ns 0.762ns 0.053ns 0.154ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "204 " "Info: Peak virtual memory: 204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 15 23:25:42 2018 " "Info: Processing ended: Sat Dec 15 23:25:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
