m255
K4
z2
Z0 !s12c _opt
Z1 !s99 nomlopt
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
!s11f vlog 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z2 dD:/RTL_FPGA/VERILOG/decod416_83/sim_decod_416_238
T_opt
!s110 1745883095
VNb;GgNa93U2<0K0V9I^A^2
04 12 4 work decod_416_tf fast 0
=7-ac675dfda9e9-68100fd6-29b-c78
R1
!s12f OEM25U4 
!s12b OEM100
!s124 OEM100
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L work -L pmi_work -L ovi_ecp5u +acc
Z3 tCvgOpt 0
n@_opt
OL;O;2024.2;79
vdecod_416
2D:/RTL_FPGA/VERILOG/decod416_83/decod_416_2mod.v
Z4 !s110 1745883086
!i10b 1
!s100 S6<h[fkJ1Rl`dbX102Del1
ITfR:mL8X:7d:[dccWbkcM2
R2
w1745883049
8D:/RTL_FPGA/VERILOG/decod416_83/decod_416_2mod.v
FD:/RTL_FPGA/VERILOG/decod416_83/decod_416_2mod.v
!i122 19
L0 1 13
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2024.2;79
r1
!s85 0
31
Z7 !s108 1745883086.000000
!s107 D:/RTL_FPGA/VERILOG/decod416_83/decod_416_2mod.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/RTL_FPGA/VERILOG/decod416_83/decod_416_2mod.v|
!i113 0
Z8 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vdecod_416_tf
2D:/RTL_FPGA/VERILOG/decod416_83/decod_416_tf.v
R4
!i10b 1
!s100 WMHZ8C^1BkV3CA@TYJjlY2
Ik=eDA=S^F?bcS2[^idAba2
R2
w1745882457
8D:/RTL_FPGA/VERILOG/decod416_83/decod_416_tf.v
FD:/RTL_FPGA/VERILOG/decod416_83/decod_416_tf.v
!i122 20
L0 18 35
R5
R6
r1
!s85 0
31
R7
!s107 D:/RTL_FPGA/VERILOG/decod416_83/decod_416_tf.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/RTL_FPGA/VERILOG/decod416_83/decod_416_tf.v|
!i113 0
R8
R3
vdecod_83
2D:/RTL_FPGA/VERILOG/decod416_83/decod_83.v
R4
!i10b 1
!s100 7eKLDUIEzzBlE^4[Fk89k0
I2;oMFgTUN^]ZJX746FW:a1
R2
w1745882878
8D:/RTL_FPGA/VERILOG/decod416_83/decod_83.v
FD:/RTL_FPGA/VERILOG/decod416_83/decod_83.v
!i122 18
L0 1 22
R5
R6
r1
!s85 0
31
R7
!s107 D:/RTL_FPGA/VERILOG/decod416_83/decod_83.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/RTL_FPGA/VERILOG/decod416_83/decod_83.v|
!i113 0
R8
R3
