INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lvchenyang/workspace/SDR/usrp/myusrp/b210/libresdr_b210/libresdr_b210/libresdr_b210.srcs/sources_1/imports/24xx04_Verilog_Model/24FC04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M24FC04
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lvchenyang/workspace/SDR/usrp/myusrp/b210/libresdr_b210/libresdr_b210/libresdr_b210.srcs/sources_1/new/DNA_capture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNA_capture
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lvchenyang/workspace/SDR/usrp/myusrp/b210/libresdr_b210/libresdr_b210/libresdr_b210.srcs/sources_1/imports/HDL/AES-FPGA/aes_core/aes_cipher_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_cipher_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lvchenyang/workspace/SDR/usrp/myusrp/b210/libresdr_b210/libresdr_b210/libresdr_b210.srcs/sources_1/imports/HDL/AES-FPGA/aes_core/aes_key_expand_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_key_expand_128
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lvchenyang/workspace/SDR/usrp/myusrp/b210/libresdr_b210/libresdr_b210/libresdr_b210.srcs/sources_1/imports/HDL/AES-FPGA/aes_core/aes_rcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_rcon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lvchenyang/workspace/SDR/usrp/myusrp/b210/libresdr_b210/libresdr_b210/libresdr_b210.srcs/sources_1/imports/HDL/AES-FPGA/aes_core/aes_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lvchenyang/workspace/SDR/usrp/myusrp/b210/libresdr_b210/libresdr_b210/libresdr_b210.srcs/sources_1/imports/HDL/Verilog_i2c_eeprom/eeprom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eeprom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lvchenyang/workspace/SDR/usrp/myusrp/b210/libresdr_b210/libresdr_b210/libresdr_b210.srcs/sources_1/new/encpy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encpy
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lvchenyang/workspace/SDR/usrp/myusrp/b210/libresdr_b210/libresdr_b210/libresdr_b210.srcs/sources_1/imports/HDL/Verilog_i2c_eeprom/iic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lvchenyang/workspace/SDR/usrp/myusrp/b210/libresdr_b210/libresdr_b210/libresdr_b210.srcs/sources_1/imports/HDL/Verilog_i2c_eeprom/iic_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lvchenyang/workspace/SDR/usrp/myusrp/b210/libresdr_b210/libresdr_b210/libresdr_b210.srcs/sim_1/new/ency_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ency_tb
