/*
 * File:           C:\GitHub\SAMSoftware\BareMetalSoftware\Simple_Drivers\adau_simple\configurations\ss_schematics\ADAU1761_ADAU1761_2ch_i2s_master\Exported_init_files\ADAU1761_2ch_i2s_master_ADAU1761_REG.h
 *
 * Created:        Friday, October 06, 2017 10:56:09 AM
 * Description:    ADAU1761_2ch_i2s_master:ADAU1761 control register definitions.
 *
 * Copyright (c) 2017 Analog Devices, Inc. All rights reserved.
 */
#ifndef __ADAU1761_2CH_I2S_MASTER_ADAU1761_REG_H__
#define __ADAU1761_2CH_I2S_MASTER_ADAU1761_REG_H__


/* ClkCtrlRegister  - Registers (ADAU1761) */
#define REG_CLKCTRLREGISTER_ADAU1761_ADDR         0x4000
#define REG_CLKCTRLREGISTER_ADAU1761_BYTE         1
#define REG_CLKCTRLREGISTER_ADAU1761_VALUE        0xF

/* RegPowCtrlRegister  - Registers (ADAU1761) */
#define REG_REGPOWCTRLREGISTER_ADAU1761_ADDR      0x4001
#define REG_REGPOWCTRLREGISTER_ADAU1761_BYTE      1
#define REG_REGPOWCTRLREGISTER_ADAU1761_VALUE     0x0

/* PLLCrlRegister  - Registers (ADAU1761) */
#define REG_PLLCRLREGISTER_ADAU1761_ADDR          0x4002
#define REG_PLLCRLREGISTER_ADAU1761_BYTE          6
#define REG_PLLCRLREGISTER_ADAU1761_VALUE         0x00FD000C2001

/* MicCtrlRegister  - Registers (ADAU1761) */
#define REG_MICCTRLREGISTER_ADAU1761_ADDR         0x4008
#define REG_MICCTRLREGISTER_ADAU1761_BYTE         1
#define REG_MICCTRLREGISTER_ADAU1761_VALUE        0x0

/* Record Pwr Management  - Registers (ADAU1761) */
#define REG_RECORD_PWR_MANAGEMENT_ADAU1761_ADDR   0x4009
#define REG_RECORD_PWR_MANAGEMENT_ADAU1761_BYTE   1
#define REG_RECORD_PWR_MANAGEMENT_ADAU1761_VALUE  0x0

/* Record Mixer Left Ctrl 0  - Registers (ADAU1761) */
#define REG_RECORD_MIXER_LEFT_CTRL_0_ADAU1761_ADDR 0x400A
#define REG_RECORD_MIXER_LEFT_CTRL_0_ADAU1761_BYTE 1
#define REG_RECORD_MIXER_LEFT_CTRL_0_ADAU1761_VALUE 0x1

/* Record Mixer Left Ctrl 1  - Registers (ADAU1761) */
#define REG_RECORD_MIXER_LEFT_CTRL_1_ADAU1761_ADDR 0x400B
#define REG_RECORD_MIXER_LEFT_CTRL_1_ADAU1761_BYTE 1
#define REG_RECORD_MIXER_LEFT_CTRL_1_ADAU1761_VALUE 0x5

/* Record Mixer Right Ctrl 0  - Registers (ADAU1761) */
#define REG_RECORD_MIXER_RIGHT_CTRL_0_ADAU1761_ADDR 0x400C
#define REG_RECORD_MIXER_RIGHT_CTRL_0_ADAU1761_BYTE 1
#define REG_RECORD_MIXER_RIGHT_CTRL_0_ADAU1761_VALUE 0x1

/* Record Mixer Right Ctrl 1  - Registers (ADAU1761) */
#define REG_RECORD_MIXER_RIGHT_CTRL_1_ADAU1761_ADDR 0x400D
#define REG_RECORD_MIXER_RIGHT_CTRL_1_ADAU1761_BYTE 1
#define REG_RECORD_MIXER_RIGHT_CTRL_1_ADAU1761_VALUE 0x5

/* Record Volume Ctrl Left  - Registers (ADAU1761) */
#define REG_RECORD_VOLUME_CTRL_LEFT_ADAU1761_ADDR 0x400E
#define REG_RECORD_VOLUME_CTRL_LEFT_ADAU1761_BYTE 1
#define REG_RECORD_VOLUME_CTRL_LEFT_ADAU1761_VALUE 0x0

/* Record Volume Ctrl Right  - Registers (ADAU1761) */
#define REG_RECORD_VOLUME_CTRL_RIGHT_ADAU1761_ADDR 0x400F
#define REG_RECORD_VOLUME_CTRL_RIGHT_ADAU1761_BYTE 1
#define REG_RECORD_VOLUME_CTRL_RIGHT_ADAU1761_VALUE 0x0

/* Record Mic Bias Control  - Registers (ADAU1761) */
#define REG_RECORD_MIC_BIAS_CONTROL_ADAU1761_ADDR 0x4010
#define REG_RECORD_MIC_BIAS_CONTROL_ADAU1761_BYTE 1
#define REG_RECORD_MIC_BIAS_CONTROL_ADAU1761_VALUE 0x0

/* ALC Control 0  - Registers (ADAU1761) */
#define REG_ALC_CONTROL_0_ADAU1761_ADDR           0x4011
#define REG_ALC_CONTROL_0_ADAU1761_BYTE           1
#define REG_ALC_CONTROL_0_ADAU1761_VALUE          0x0

/* ALC Control 1  - Registers (ADAU1761) */
#define REG_ALC_CONTROL_1_ADAU1761_ADDR           0x4012
#define REG_ALC_CONTROL_1_ADAU1761_BYTE           1
#define REG_ALC_CONTROL_1_ADAU1761_VALUE          0x0

/* ALC Control 2  - Registers (ADAU1761) */
#define REG_ALC_CONTROL_2_ADAU1761_ADDR           0x4013
#define REG_ALC_CONTROL_2_ADAU1761_BYTE           1
#define REG_ALC_CONTROL_2_ADAU1761_VALUE          0x0

/* ALC Control 3  - Registers (ADAU1761) */
#define REG_ALC_CONTROL_3_ADAU1761_ADDR           0x4014
#define REG_ALC_CONTROL_3_ADAU1761_BYTE           1
#define REG_ALC_CONTROL_3_ADAU1761_VALUE          0x0

/* Serial Port Control 0  - Registers (ADAU1761) */
#define REG_SERIAL_PORT_CONTROL_0_ADAU1761_ADDR   0x4015
#define REG_SERIAL_PORT_CONTROL_0_ADAU1761_BYTE   1
#define REG_SERIAL_PORT_CONTROL_0_ADAU1761_VALUE  0x0

/* Serail Port Control 1  - Registers (ADAU1761) */
#define REG_SERAIL_PORT_CONTROL_1_ADAU1761_ADDR   0x4016
#define REG_SERAIL_PORT_CONTROL_1_ADAU1761_BYTE   1
#define REG_SERAIL_PORT_CONTROL_1_ADAU1761_VALUE  0x0

/* Converter Ctrl 0  - Registers (ADAU1761) */
#define REG_CONVERTER_CTRL_0_ADAU1761_ADDR        0x4017
#define REG_CONVERTER_CTRL_0_ADAU1761_BYTE        1
#define REG_CONVERTER_CTRL_0_ADAU1761_VALUE       0x0

/* Converter Ctrl 1  - Registers (ADAU1761) */
#define REG_CONVERTER_CTRL_1_ADAU1761_ADDR        0x4018
#define REG_CONVERTER_CTRL_1_ADAU1761_BYTE        1
#define REG_CONVERTER_CTRL_1_ADAU1761_VALUE       0x0

/* ADC Control 0  - Registers (ADAU1761) */
#define REG_ADC_CONTROL_0_ADAU1761_ADDR           0x4019
#define REG_ADC_CONTROL_0_ADAU1761_BYTE           1
#define REG_ADC_CONTROL_0_ADAU1761_VALUE          0x13

/* ADC Control 1  - Registers (ADAU1761) */
#define REG_ADC_CONTROL_1_ADAU1761_ADDR           0x401A
#define REG_ADC_CONTROL_1_ADAU1761_BYTE           1
#define REG_ADC_CONTROL_1_ADAU1761_VALUE          0x0

/* ADC Control 2  - Registers (ADAU1761) */
#define REG_ADC_CONTROL_2_ADAU1761_ADDR           0x401B
#define REG_ADC_CONTROL_2_ADAU1761_BYTE           1
#define REG_ADC_CONTROL_2_ADAU1761_VALUE          0x0

/* Playback Mixer Left Control 0  - Registers (ADAU1761) */
#define REG_PLAYBACK_MIXER_LEFT_CONTROL_0_ADAU1761_ADDR 0x401C
#define REG_PLAYBACK_MIXER_LEFT_CONTROL_0_ADAU1761_BYTE 1
#define REG_PLAYBACK_MIXER_LEFT_CONTROL_0_ADAU1761_VALUE 0x21

/* Plaback Mixer Left Control 1  - Registers (ADAU1761) */
#define REG_PLABACK_MIXER_LEFT_CONTROL_1_ADAU1761_ADDR 0x401D
#define REG_PLABACK_MIXER_LEFT_CONTROL_1_ADAU1761_BYTE 1
#define REG_PLABACK_MIXER_LEFT_CONTROL_1_ADAU1761_VALUE 0x0

/* Plaback Mixer Right Control 0  - Registers (ADAU1761) */
#define REG_PLABACK_MIXER_RIGHT_CONTROL_0_ADAU1761_ADDR 0x401E
#define REG_PLABACK_MIXER_RIGHT_CONTROL_0_ADAU1761_BYTE 1
#define REG_PLABACK_MIXER_RIGHT_CONTROL_0_ADAU1761_VALUE 0x41

/* Playback Mixer Right Control 1  - Registers (ADAU1761) */
#define REG_PLAYBACK_MIXER_RIGHT_CONTROL_1_ADAU1761_ADDR 0x401F
#define REG_PLAYBACK_MIXER_RIGHT_CONTROL_1_ADAU1761_BYTE 1
#define REG_PLAYBACK_MIXER_RIGHT_CONTROL_1_ADAU1761_VALUE 0x0

/* Playback LR Left  - Registers (ADAU1761) */
#define REG_PLAYBACK_LR_LEFT_ADAU1761_ADDR        0x4020
#define REG_PLAYBACK_LR_LEFT_ADAU1761_BYTE        1
#define REG_PLAYBACK_LR_LEFT_ADAU1761_VALUE       0x0

/* Playback LR Right  - Registers (ADAU1761) */
#define REG_PLAYBACK_LR_RIGHT_ADAU1761_ADDR       0x4021
#define REG_PLAYBACK_LR_RIGHT_ADAU1761_BYTE       1
#define REG_PLAYBACK_LR_RIGHT_ADAU1761_VALUE      0x0

/* Playback LR Mono Ctrl  - Registers (ADAU1761) */
#define REG_PLAYBACK_LR_MONO_CTRL_ADAU1761_ADDR   0x4022
#define REG_PLAYBACK_LR_MONO_CTRL_ADAU1761_BYTE   1
#define REG_PLAYBACK_LR_MONO_CTRL_ADAU1761_VALUE  0x1

/* Playback Headphone Left  - Registers (ADAU1761) */
#define REG_PLAYBACK_HEADPHONE_LEFT_ADAU1761_ADDR 0x4023
#define REG_PLAYBACK_HEADPHONE_LEFT_ADAU1761_BYTE 1
#define REG_PLAYBACK_HEADPHONE_LEFT_ADAU1761_VALUE 0xE7

/* Playback Headphone Right  - Registers (ADAU1761) */
#define REG_PLAYBACK_HEADPHONE_RIGHT_ADAU1761_ADDR 0x4024
#define REG_PLAYBACK_HEADPHONE_RIGHT_ADAU1761_BYTE 1
#define REG_PLAYBACK_HEADPHONE_RIGHT_ADAU1761_VALUE 0xE7

/* Playback Line Out Left  - Registers (ADAU1761) */
#define REG_PLAYBACK_LINE_OUT_LEFT_ADAU1761_ADDR  0x4025
#define REG_PLAYBACK_LINE_OUT_LEFT_ADAU1761_BYTE  1
#define REG_PLAYBACK_LINE_OUT_LEFT_ADAU1761_VALUE 0x0

/* Playback Line Out Right  - Registers (ADAU1761) */
#define REG_PLAYBACK_LINE_OUT_RIGHT_ADAU1761_ADDR 0x4026
#define REG_PLAYBACK_LINE_OUT_RIGHT_ADAU1761_BYTE 1
#define REG_PLAYBACK_LINE_OUT_RIGHT_ADAU1761_VALUE 0x0

/* Playback Line Out Mono  - Registers (ADAU1761) */
#define REG_PLAYBACK_LINE_OUT_MONO_ADAU1761_ADDR  0x4027
#define REG_PLAYBACK_LINE_OUT_MONO_ADAU1761_BYTE  1
#define REG_PLAYBACK_LINE_OUT_MONO_ADAU1761_VALUE 0xE5

/* Playback Control  - Registers (ADAU1761) */
#define REG_PLAYBACK_CONTROL_ADAU1761_ADDR        0x4028
#define REG_PLAYBACK_CONTROL_ADAU1761_BYTE        1
#define REG_PLAYBACK_CONTROL_ADAU1761_VALUE       0x0

/* Playback Power Management  - Registers (ADAU1761) */
#define REG_PLAYBACK_POWER_MANAGEMENT_ADAU1761_ADDR 0x4029
#define REG_PLAYBACK_POWER_MANAGEMENT_ADAU1761_BYTE 1
#define REG_PLAYBACK_POWER_MANAGEMENT_ADAU1761_VALUE 0x3

/* DAC Control 0  - Registers (ADAU1761) */
#define REG_DAC_CONTROL_0_ADAU1761_ADDR           0x402A
#define REG_DAC_CONTROL_0_ADAU1761_BYTE           1
#define REG_DAC_CONTROL_0_ADAU1761_VALUE          0x3

/* DAC Control 1  - Registers (ADAU1761) */
#define REG_DAC_CONTROL_1_ADAU1761_ADDR           0x402B
#define REG_DAC_CONTROL_1_ADAU1761_BYTE           1
#define REG_DAC_CONTROL_1_ADAU1761_VALUE          0x0

/* DAC Control 2  - Registers (ADAU1761) */
#define REG_DAC_CONTROL_2_ADAU1761_ADDR           0x402C
#define REG_DAC_CONTROL_2_ADAU1761_BYTE           1
#define REG_DAC_CONTROL_2_ADAU1761_VALUE          0x0

/* Serial Port Pad Control 0  - Registers (ADAU1761) */
#define REG_SERIAL_PORT_PAD_CONTROL_0_ADAU1761_ADDR 0x402D
#define REG_SERIAL_PORT_PAD_CONTROL_0_ADAU1761_BYTE 1
#define REG_SERIAL_PORT_PAD_CONTROL_0_ADAU1761_VALUE 0xAA

/* Comm Port Pad Ctrl 0  - Registers (ADAU1761) */
#define REG_COMM_PORT_PAD_CTRL_0_ADAU1761_ADDR    0x402F
#define REG_COMM_PORT_PAD_CTRL_0_ADAU1761_BYTE    1
#define REG_COMM_PORT_PAD_CTRL_0_ADAU1761_VALUE   0xAA

/* Comm Port Pad Ctrl 1  - Registers (ADAU1761) */
#define REG_COMM_PORT_PAD_CTRL_1_ADAU1761_ADDR    0x4030
#define REG_COMM_PORT_PAD_CTRL_1_ADAU1761_BYTE    1
#define REG_COMM_PORT_PAD_CTRL_1_ADAU1761_VALUE   0x0

/* JackRegister  - Registers (ADAU1761) */
#define REG_JACKREGISTER_ADAU1761_ADDR            0x4031
#define REG_JACKREGISTER_ADAU1761_BYTE            1
#define REG_JACKREGISTER_ADAU1761_VALUE           0x8

/* Dejitter Register Control  - Registers (ADAU1761) */
#define REG_DEJITTER_REGISTER_CONTROL_ADAU1761_ADDR 0x4036
#define REG_DEJITTER_REGISTER_CONTROL_ADAU1761_BYTE 1
#define REG_DEJITTER_REGISTER_CONTROL_ADAU1761_VALUE 0x3

/* CRC Ideal_1  - Registers (ADAU1761) */
#define REG_CRC_IDEAL_1_ADAU1761_ADDR             0x40C0
#define REG_CRC_IDEAL_1_ADAU1761_BYTE             1
#define REG_CRC_IDEAL_1_ADAU1761_VALUE            0x7F

/* CRC Ideal_2  - Registers (ADAU1761) */
#define REG_CRC_IDEAL_2_ADAU1761_ADDR             0x40C1
#define REG_CRC_IDEAL_2_ADAU1761_BYTE             1
#define REG_CRC_IDEAL_2_ADAU1761_VALUE            0x34

/* CRC Ideal_3  - Registers (ADAU1761) */
#define REG_CRC_IDEAL_3_ADAU1761_ADDR             0x40C2
#define REG_CRC_IDEAL_3_ADAU1761_BYTE             1
#define REG_CRC_IDEAL_3_ADAU1761_VALUE            0x7F

/* CRC Ideal_4  - Registers (ADAU1761) */
#define REG_CRC_IDEAL_4_ADAU1761_ADDR             0x40C3
#define REG_CRC_IDEAL_4_ADAU1761_BYTE             1
#define REG_CRC_IDEAL_4_ADAU1761_VALUE            0x7F

/* CRC Enable  - Registers (ADAU1761) */
#define REG_CRC_ENABLE_ADAU1761_ADDR              0x40C4
#define REG_CRC_ENABLE_ADAU1761_BYTE              1
#define REG_CRC_ENABLE_ADAU1761_VALUE             0x1

/* GPIO 0 Control  - Registers (ADAU1761) */
#define REG_GPIO_0_CONTROL_ADAU1761_ADDR          0x40C6
#define REG_GPIO_0_CONTROL_ADAU1761_BYTE          1
#define REG_GPIO_0_CONTROL_ADAU1761_VALUE         0x0

/* GPIO 1 Control  - Registers (ADAU1761) */
#define REG_GPIO_1_CONTROL_ADAU1761_ADDR          0x40C7
#define REG_GPIO_1_CONTROL_ADAU1761_BYTE          1
#define REG_GPIO_1_CONTROL_ADAU1761_VALUE         0x0

/* GPIO 2 Control  - Registers (ADAU1761) */
#define REG_GPIO_2_CONTROL_ADAU1761_ADDR          0x40C8
#define REG_GPIO_2_CONTROL_ADAU1761_BYTE          1
#define REG_GPIO_2_CONTROL_ADAU1761_VALUE         0x0

/* GPIO 3 Control  - Registers (ADAU1761) */
#define REG_GPIO_3_CONTROL_ADAU1761_ADDR          0x40C9
#define REG_GPIO_3_CONTROL_ADAU1761_BYTE          1
#define REG_GPIO_3_CONTROL_ADAU1761_VALUE         0x0

/* Watchdog_Enable  - Registers (ADAU1761) */
#define REG_WATCHDOG_ENABLE_ADAU1761_ADDR         0x40D0
#define REG_WATCHDOG_ENABLE_ADAU1761_BYTE         1
#define REG_WATCHDOG_ENABLE_ADAU1761_VALUE        0x0

/* Watchdog Register Value 1  - Registers (ADAU1761) */
#define REG_WATCHDOG_REGISTER_VALUE_1_ADAU1761_ADDR 0x40D1
#define REG_WATCHDOG_REGISTER_VALUE_1_ADAU1761_BYTE 1
#define REG_WATCHDOG_REGISTER_VALUE_1_ADAU1761_VALUE 0x4

/* Watchdog Register Value 2  - Registers (ADAU1761) */
#define REG_WATCHDOG_REGISTER_VALUE_2_ADAU1761_ADDR 0x40D2
#define REG_WATCHDOG_REGISTER_VALUE_2_ADAU1761_BYTE 1
#define REG_WATCHDOG_REGISTER_VALUE_2_ADAU1761_VALUE 0x0

/* Watchdog Register Value 3  - Registers (ADAU1761) */
#define REG_WATCHDOG_REGISTER_VALUE_3_ADAU1761_ADDR 0x40D3
#define REG_WATCHDOG_REGISTER_VALUE_3_ADAU1761_BYTE 1
#define REG_WATCHDOG_REGISTER_VALUE_3_ADAU1761_VALUE 0x0

/* Watchdog Error  - Registers (ADAU1761) */
#define REG_WATCHDOG_ERROR_ADAU1761_ADDR          0x40D4
#define REG_WATCHDOG_ERROR_ADAU1761_BYTE          1
#define REG_WATCHDOG_ERROR_ADAU1761_VALUE         0x0

/* Non Modulo RAM 1  - Registers (ADAU1761) */
#define REG_NON_MODULO_RAM_1_ADAU1761_ADDR        0x40E9
#define REG_NON_MODULO_RAM_1_ADAU1761_BYTE        1
#define REG_NON_MODULO_RAM_1_ADAU1761_VALUE       0x10

/* Non Modulo RAM 2  - Registers (ADAU1761) */
#define REG_NON_MODULO_RAM_2_ADAU1761_ADDR        0x40EA
#define REG_NON_MODULO_RAM_2_ADAU1761_BYTE        1
#define REG_NON_MODULO_RAM_2_ADAU1761_VALUE       0x0

/* Sample Rate Setting  - Registers (ADAU1761) */
#define REG_SAMPLE_RATE_SETTING_ADAU1761_ADDR     0x40EB
#define REG_SAMPLE_RATE_SETTING_ADAU1761_BYTE     1
#define REG_SAMPLE_RATE_SETTING_ADAU1761_VALUE    0x1

/* Routing Matrix Inputs  - Registers (ADAU1761) */
#define REG_ROUTING_MATRIX_INPUTS_ADAU1761_ADDR   0x40F2
#define REG_ROUTING_MATRIX_INPUTS_ADAU1761_BYTE   1
#define REG_ROUTING_MATRIX_INPUTS_ADAU1761_VALUE  0x0

/* Routing Matrix Outputs  - Registers (ADAU1761) */
#define REG_ROUTING_MATRIX_OUTPUTS_ADAU1761_ADDR  0x40F3
#define REG_ROUTING_MATRIX_OUTPUTS_ADAU1761_BYTE  1
#define REG_ROUTING_MATRIX_OUTPUTS_ADAU1761_VALUE 0x0

/* Serial Data/GPIO Pin Config  - Registers (ADAU1761) */
#define REG_SERIAL_DATAGPIO_PIN_CONFIG_ADAU1761_ADDR 0x40F4
#define REG_SERIAL_DATAGPIO_PIN_CONFIG_ADAU1761_BYTE 1
#define REG_SERIAL_DATAGPIO_PIN_CONFIG_ADAU1761_VALUE 0x0

/* DSP Enable Register  - Registers (ADAU1761) */
#define REG_DSP_ENABLE_REGISTER_ADAU1761_ADDR     0x40F5
#define REG_DSP_ENABLE_REGISTER_ADAU1761_BYTE     1
#define REG_DSP_ENABLE_REGISTER_ADAU1761_VALUE    0x1

/* DSP Run Register  - Registers (ADAU1761) */
#define REG_DSP_RUN_REGISTER_ADAU1761_ADDR        0x40F6
#define REG_DSP_RUN_REGISTER_ADAU1761_BYTE        1
#define REG_DSP_RUN_REGISTER_ADAU1761_VALUE       0x1

/* DSP Slew Modes  - Registers (ADAU1761) */
#define REG_DSP_SLEW_MODES_ADAU1761_ADDR          0x40F7
#define REG_DSP_SLEW_MODES_ADAU1761_BYTE          1
#define REG_DSP_SLEW_MODES_ADAU1761_VALUE         0x0

/* Serial Port Sample Rate Setting  - Registers (ADAU1761) */
#define REG_SERIAL_PORT_SAMPLE_RATE_SETTING_ADAU1761_ADDR 0x40F8
#define REG_SERIAL_PORT_SAMPLE_RATE_SETTING_ADAU1761_BYTE 1
#define REG_SERIAL_PORT_SAMPLE_RATE_SETTING_ADAU1761_VALUE 0x0

/* Clock Enable Reg 0  - Registers (ADAU1761) */
#define REG_CLOCK_ENABLE_REG_0_ADAU1761_ADDR      0x40F9
#define REG_CLOCK_ENABLE_REG_0_ADAU1761_BYTE      1
#define REG_CLOCK_ENABLE_REG_0_ADAU1761_VALUE     0x7F

/* Clock Enable Reg 1  - Registers (ADAU1761) */
#define REG_CLOCK_ENABLE_REG_1_ADAU1761_ADDR      0x40FA
#define REG_CLOCK_ENABLE_REG_1_ADAU1761_BYTE      1
#define REG_CLOCK_ENABLE_REG_1_ADAU1761_VALUE     0x3


/*
 *
 * Control register's field descriptions
 *
 */

/* ClkCtrlRegister (ADAU1761) */
#define R0_MCLK_ENA_ADAU1761                      0x1    /* 1b	[0] */
#define R0_INPUT_MCLK_FREQ_ADAU1761               0x3    /* 11b	[2:1] */
#define R0_CLK_SOURCE_SEL_ADAU1761                0x1    /* 1b	[3] */
#define R0_MCLK_ENA_ADAU1761_MASK                 0x1
#define R0_MCLK_ENA_ADAU1761_SHIFT                0
#define R0_INPUT_MCLK_FREQ_ADAU1761_MASK          0x6
#define R0_INPUT_MCLK_FREQ_ADAU1761_SHIFT         1
#define R0_CLK_SOURCE_SEL_ADAU1761_MASK           0x8
#define R0_CLK_SOURCE_SEL_ADAU1761_SHIFT          3

/* RegPowCtrlRegister (ADAU1761) */
#define R1_REGPOWCTRL_ADAU1761                    0x0    /* 0b	[0] */
#define R1_REGPOWCTRL_ADAU1761_MASK               0x1
#define R1_REGPOWCTRL_ADAU1761_SHIFT              0

/* PLLCrlRegister (ADAU1761) */
#define R2_PLL_POWER_DOWN_ADAU1761                0x1    /* 1b	[0] */
#define R2_PLL_LOCK_ADAU1761                      0x0    /* 0b	[1] */
#define R2_PLL_TYPE_ADAU1761                      0x0    /* 0b	[8] */
#define R2_INPUT_DIVIDER_ADAU1761                 0x0    /* 00b	[10:9] */
#define R2_R_FEEDBACK_ADAU1761                    0x4    /* 0100b	[14:11] */
#define R2_N_NUMERATOR_ADAU1761                   0x000C /* 0000000000001100b	[31:16] */
#define R2_M_DENOMINATOR_ADAU1761                 0x00FD /* 0000000011111101b	[47:32] */
#define R2_PLL_POWER_DOWN_ADAU1761_MASK           0x1
#define R2_PLL_POWER_DOWN_ADAU1761_SHIFT          0
#define R2_PLL_LOCK_ADAU1761_MASK                 0x2
#define R2_PLL_LOCK_ADAU1761_SHIFT                1
#define R2_PLL_TYPE_ADAU1761_MASK                 0x100
#define R2_PLL_TYPE_ADAU1761_SHIFT                8
#define R2_INPUT_DIVIDER_ADAU1761_MASK            0x600
#define R2_INPUT_DIVIDER_ADAU1761_SHIFT           9
#define R2_R_FEEDBACK_ADAU1761_MASK               0x7800
#define R2_R_FEEDBACK_ADAU1761_SHIFT              11
#define R2_N_NUMERATOR_ADAU1761_MASK              0xFFFF0000
#define R2_N_NUMERATOR_ADAU1761_SHIFT             16
#define R2_M_DENOMINATOR_ADAU1761_MASK            0xFFFF00000000
#define R2_M_DENOMINATOR_ADAU1761_SHIFT           32

/* MicCtrlRegister (ADAU1761) */
#define R3_JACK_POLARITY_ADAU1761                 0x0    /* 0b	[0] */
#define R3_JACK_DETECT_MIC_IN_ADAU1761            0x0    /* 00b	[5:4] */
#define R3_JACK_DEBOUNCE_TIME_ADAU1761            0x0    /* 00b	[7:6] */
#define R3_JACK_POLARITY_ADAU1761_MASK            0x1
#define R3_JACK_POLARITY_ADAU1761_SHIFT           0
#define R3_JACK_DETECT_MIC_IN_ADAU1761_MASK       0x30
#define R3_JACK_DETECT_MIC_IN_ADAU1761_SHIFT      4
#define R3_JACK_DEBOUNCE_TIME_ADAU1761_MASK       0xC0
#define R3_JACK_DEBOUNCE_TIME_ADAU1761_SHIFT      6

/* Record Pwr Management (ADAU1761) */
#define R4_FRONT_END_BIAS_ADAU1761                0x0    /* 00b	[2:1] */
#define R4_ADC_BIAS_CONTROL_ADAU1761              0x0    /* 00b	[4:3] */
#define R4_MIXER_AMP_BOOST_ADAU1761               0x0    /* 00b	[6:5] */
#define R4_FRONT_END_BIAS_ADAU1761_MASK           0x6
#define R4_FRONT_END_BIAS_ADAU1761_SHIFT          1
#define R4_ADC_BIAS_CONTROL_ADAU1761_MASK         0x18
#define R4_ADC_BIAS_CONTROL_ADAU1761_SHIFT        3
#define R4_MIXER_AMP_BOOST_ADAU1761_MASK          0x60
#define R4_MIXER_AMP_BOOST_ADAU1761_SHIFT         5

/* Record Mixer Left Ctrl 0 (ADAU1761) */
#define R5_ENABLE_MIXER_ADAU1761                  0x1    /* 1b	[0] */
#define R5_LINE_IN_N_GAIN_ADAU1761                0x0    /* 000b	[3:1] */
#define R5_LINE_IN_P_GAIN_ADAU1761                0x0    /* 000b	[6:4] */
#define R5_ENABLE_MIXER_ADAU1761_MASK             0x1
#define R5_ENABLE_MIXER_ADAU1761_SHIFT            0
#define R5_LINE_IN_N_GAIN_ADAU1761_MASK           0xE
#define R5_LINE_IN_N_GAIN_ADAU1761_SHIFT          1
#define R5_LINE_IN_P_GAIN_ADAU1761_MASK           0x70
#define R5_LINE_IN_P_GAIN_ADAU1761_SHIFT          4

/* Record Mixer Left Ctrl 1 (ADAU1761) */
#define R6_REC_MIX_LFT_CTRL1_AUXING_ADAU1761      0x5    /* 101b	[2:0] */
#define R6_REC_MIX_LFT_CTRL1_PGABOOST_ADAU1761    0x0    /* 00b	[4:3] */
#define R6_REC_MIX_LFT_CTRL1_AUXING_ADAU1761_MASK 0x7
#define R6_REC_MIX_LFT_CTRL1_AUXING_ADAU1761_SHIFT 0
#define R6_REC_MIX_LFT_CTRL1_PGABOOST_ADAU1761_MASK 0x18
#define R6_REC_MIX_LFT_CTRL1_PGABOOST_ADAU1761_SHIFT 3

/* Record Mixer Right Ctrl 0 (ADAU1761) */
#define R7_RECMIX_RIGHT_CTRL0_ENABLE_ADAU1761     0x1    /* 1b	[0] */
#define R7_RECMIXRIGHT_CTRL0_NGAIN_ADAU1761       0x0    /* 000b	[3:1] */
#define R7_RECMIXRIGHT_CTRL0_PGAIN_ADAU1761       0x0    /* 000b	[6:4] */
#define R7_RECMIX_RIGHT_CTRL0_ENABLE_ADAU1761_MASK 0x1
#define R7_RECMIX_RIGHT_CTRL0_ENABLE_ADAU1761_SHIFT 0
#define R7_RECMIXRIGHT_CTRL0_NGAIN_ADAU1761_MASK  0xE
#define R7_RECMIXRIGHT_CTRL0_NGAIN_ADAU1761_SHIFT 1
#define R7_RECMIXRIGHT_CTRL0_PGAIN_ADAU1761_MASK  0x70
#define R7_RECMIXRIGHT_CTRL0_PGAIN_ADAU1761_SHIFT 4

/* Record Mixer Right Ctrl 1 (ADAU1761) */
#define R8_RECMIXRIGHT_CTRL1_AUXING_ADAU1761      0x5    /* 101b	[2:0] */
#define R8_RECMIXRIGHT_CTRL1_PGABOOST_ADAU1761    0x0    /* 00b	[4:3] */
#define R8_RECMIXRIGHT_CTRL1_AUXING_ADAU1761_MASK 0x7
#define R8_RECMIXRIGHT_CTRL1_AUXING_ADAU1761_SHIFT 0
#define R8_RECMIXRIGHT_CTRL1_PGABOOST_ADAU1761_MASK 0x18
#define R8_RECMIXRIGHT_CTRL1_PGABOOST_ADAU1761_SHIFT 3

/* Record Volume Ctrl Left (ADAU1761) */
#define R9_REC_VOL_CTRL_LFT_DIFPATH_ADAU1761      0x0    /* 0b	[0] */
#define R9_REC_VOL_CTRL_LFT_MUTE_ADAU1761         0x0    /* 0b	[1] */
#define R9_REC_VOL_CTRL_LFT_ADAU1761              0x0    /* 000000b	[7:2] */
#define R9_REC_VOL_CTRL_LFT_DIFPATH_ADAU1761_MASK 0x1
#define R9_REC_VOL_CTRL_LFT_DIFPATH_ADAU1761_SHIFT 0
#define R9_REC_VOL_CTRL_LFT_MUTE_ADAU1761_MASK    0x2
#define R9_REC_VOL_CTRL_LFT_MUTE_ADAU1761_SHIFT   1
#define R9_REC_VOL_CTRL_LFT_ADAU1761_MASK         0xFC
#define R9_REC_VOL_CTRL_LFT_ADAU1761_SHIFT        2

/* Record Volume Ctrl Right (ADAU1761) */
#define R10_REC_VOL_CTRL_RGT_DIFPATH_ADAU1761     0x0    /* 0b	[0] */
#define R10_REC_VOL_CTRL_RGT_MUTE_ADAU1761        0x0    /* 0b	[1] */
#define R10_REC_VOL_CTRL_RGT_ADAU1761             0x0    /* 000000b	[7:2] */
#define R10_REC_VOL_CTRL_RGT_DIFPATH_ADAU1761_MASK 0x1
#define R10_REC_VOL_CTRL_RGT_DIFPATH_ADAU1761_SHIFT 0
#define R10_REC_VOL_CTRL_RGT_MUTE_ADAU1761_MASK   0x2
#define R10_REC_VOL_CTRL_RGT_MUTE_ADAU1761_SHIFT  1
#define R10_REC_VOL_CTRL_RGT_ADAU1761_MASK        0xFC
#define R10_REC_VOL_CTRL_RGT_ADAU1761_SHIFT       2

/* Record Mic Bias Control (ADAU1761) */
#define R11_MIC_ENABLE_ADAU1761                   0x0    /* 0b	[0] */
#define R11_MIC_GAIN_ADAU1761                     0x0    /* 0b	[2] */
#define R11_MIC_HI_PERFORM_ADAU1761               0x0    /* 0b	[3] */
#define R11_MIC_ENABLE_ADAU1761_MASK              0x1
#define R11_MIC_ENABLE_ADAU1761_SHIFT             0
#define R11_MIC_GAIN_ADAU1761_MASK                0x4
#define R11_MIC_GAIN_ADAU1761_SHIFT               2
#define R11_MIC_HI_PERFORM_ADAU1761_MASK          0x8
#define R11_MIC_HI_PERFORM_ADAU1761_SHIFT         3

/* ALC Control 0 (ADAU1761) */
#define R12_ALC_SELECT_ADAU1761                   0x0    /* 000b	[2:0] */
#define R12_MAX_ALC_VOLUME_GAIN_ADAU1761          0x0    /* 000b	[5:3] */
#define R12_ALC_VOLUME_SLEW_TIME_ADAU1761         0x0    /* 00b	[7:6] */
#define R12_ALC_SELECT_ADAU1761_MASK              0x7
#define R12_ALC_SELECT_ADAU1761_SHIFT             0
#define R12_MAX_ALC_VOLUME_GAIN_ADAU1761_MASK     0x38
#define R12_MAX_ALC_VOLUME_GAIN_ADAU1761_SHIFT    3
#define R12_ALC_VOLUME_SLEW_TIME_ADAU1761_MASK    0xC0
#define R12_ALC_VOLUME_SLEW_TIME_ADAU1761_SHIFT   6

/* ALC Control 1 (ADAU1761) */
#define R13_ALC_TARGET_ADAU1761                   0x0    /* 0000b	[3:0] */
#define R13_ALC_COMPRESSOR_HOLD_TIME_ADAU1761     0x0    /* 0000b	[7:4] */
#define R13_ALC_TARGET_ADAU1761_MASK              0xF
#define R13_ALC_TARGET_ADAU1761_SHIFT             0
#define R13_ALC_COMPRESSOR_HOLD_TIME_ADAU1761_MASK 0xF0
#define R13_ALC_COMPRESSOR_HOLD_TIME_ADAU1761_SHIFT 4

/* ALC Control 2 (ADAU1761) */
#define R14_ALC_DECAY_TIME_ADAU1761               0x0    /* 0000b	[3:0] */
#define R14_ALC_COMPRESSOR_ATTACK_TIME_ADAU1761   0x0    /* 0000b	[7:4] */
#define R14_ALC_DECAY_TIME_ADAU1761_MASK          0xF
#define R14_ALC_DECAY_TIME_ADAU1761_SHIFT         0
#define R14_ALC_COMPRESSOR_ATTACK_TIME_ADAU1761_MASK 0xF0
#define R14_ALC_COMPRESSOR_ATTACK_TIME_ADAU1761_SHIFT 4

/* ALC Control 3 (ADAU1761) */
#define R15_NOISE_GATE_THRESHOLD_ADAU1761         0x0    /* 00000b	[4:0] */
#define R15_NOISE_GATE_FUNCTION_ADAU1761          0x0    /* 0b	[5] */
#define R15_NOISE_GATE_TYPE_ADAU1761              0x0    /* 00b	[7:6] */
#define R15_NOISE_GATE_THRESHOLD_ADAU1761_MASK    0x1F
#define R15_NOISE_GATE_THRESHOLD_ADAU1761_SHIFT   0
#define R15_NOISE_GATE_FUNCTION_ADAU1761_MASK     0x20
#define R15_NOISE_GATE_FUNCTION_ADAU1761_SHIFT    5
#define R15_NOISE_GATE_TYPE_ADAU1761_MASK         0xC0
#define R15_NOISE_GATE_TYPE_ADAU1761_SHIFT        6

/* Serial Port Control 0 (ADAU1761) */
#define R16_SP_CTRL0_SDBUSMSTRMD_ADAU1761         0x0    /* 0b	[0] */
#define R16_SP_CTRL0_CHANFRM_ADAU1761             0x0    /* 00b	[2:1] */
#define R16_SP_CTRL0_LRCLK_POL_ADAU1761           0x0    /* 0b	[3] */
#define R16_SP_CTRL0_BCLK_ADAU1761                0x0    /* 0b	[4] */
#define R16_SP_CTRL0_LRCLK_ADAU1761               0x0    /* 0b	[5] */
#define R16_DITHER_ENABLE_ADAU1761                0x0    /* 0b	[7] */
#define R16_SP_CTRL0_SDBUSMSTRMD_ADAU1761_MASK    0x1
#define R16_SP_CTRL0_SDBUSMSTRMD_ADAU1761_SHIFT   0
#define R16_SP_CTRL0_CHANFRM_ADAU1761_MASK        0x6
#define R16_SP_CTRL0_CHANFRM_ADAU1761_SHIFT       1
#define R16_SP_CTRL0_LRCLK_POL_ADAU1761_MASK      0x8
#define R16_SP_CTRL0_LRCLK_POL_ADAU1761_SHIFT     3
#define R16_SP_CTRL0_BCLK_ADAU1761_MASK           0x10
#define R16_SP_CTRL0_BCLK_ADAU1761_SHIFT          4
#define R16_SP_CTRL0_LRCLK_ADAU1761_MASK          0x20
#define R16_SP_CTRL0_LRCLK_ADAU1761_SHIFT         5
#define R16_DITHER_ENABLE_ADAU1761_MASK           0x80
#define R16_DITHER_ENABLE_ADAU1761_SHIFT          7

/* Serail Port Control 1 (ADAU1761) */
#define R17_DATA_DELAY_FROM_LRCLK_ADAU1761        0x0    /* 00b	[1:0] */
#define R17_SP_CTRL1_MSB_POSITION_ADAU1761        0x0    /* 0b	[2] */
#define R17_SP_CTRL1_DAC_CHAN_POSITION_ADAU1761   0x0    /* 0b	[3] */
#define R17_SP_CTRL1_ADC_CHAN_POSITION_ADAU1761   0x0    /* 0b	[4] */
#define R17_SP_CTRL1_NUMBER_OF_BIT_CLK_CYCLES_ADAU1761 0x0 /* 000b	[7:5] */
#define R17_DATA_DELAY_FROM_LRCLK_ADAU1761_MASK   0x3
#define R17_DATA_DELAY_FROM_LRCLK_ADAU1761_SHIFT  0
#define R17_SP_CTRL1_MSB_POSITION_ADAU1761_MASK   0x4
#define R17_SP_CTRL1_MSB_POSITION_ADAU1761_SHIFT  2
#define R17_SP_CTRL1_DAC_CHAN_POSITION_ADAU1761_MASK 0x8
#define R17_SP_CTRL1_DAC_CHAN_POSITION_ADAU1761_SHIFT 3
#define R17_SP_CTRL1_ADC_CHAN_POSITION_ADAU1761_MASK 0x10
#define R17_SP_CTRL1_ADC_CHAN_POSITION_ADAU1761_SHIFT 4
#define R17_SP_CTRL1_NUMBER_OF_BIT_CLK_CYCLES_ADAU1761_MASK 0xE0
#define R17_SP_CTRL1_NUMBER_OF_BIT_CLK_CYCLES_ADAU1761_SHIFT 5

/* Converter Ctrl 0 (ADAU1761) */
#define R18_CONV_CTRL0_SAMPLE_RATE_ADAU1761       0x0    /* 000b	[2:0] */
#define R18_ADC_OVERSAMPLING_ADAU1761             0x0    /* 0b	[3] */
#define R18_DAC_OVERSAMPLING_ADAU1761             0x0    /* 0b	[4] */
#define R18_ON_CHIP_DAC_ADAU1761                  0x0    /* 00b	[6:5] */
#define R18_CONV_CTRL0_SAMPLE_RATE_ADAU1761_MASK  0x7
#define R18_CONV_CTRL0_SAMPLE_RATE_ADAU1761_SHIFT 0
#define R18_ADC_OVERSAMPLING_ADAU1761_MASK        0x8
#define R18_ADC_OVERSAMPLING_ADAU1761_SHIFT       3
#define R18_DAC_OVERSAMPLING_ADAU1761_MASK        0x10
#define R18_DAC_OVERSAMPLING_ADAU1761_SHIFT       4
#define R18_ON_CHIP_DAC_ADAU1761_MASK             0x60
#define R18_ON_CHIP_DAC_ADAU1761_SHIFT            5

/* Converter Ctrl 1 (ADAU1761) */
#define R19_ON_CHIP_ADC_ADAU1761                  0x0    /* 00b	[1:0] */
#define R19_ON_CHIP_ADC_ADAU1761_MASK             0x3
#define R19_ON_CHIP_ADC_ADAU1761_SHIFT            0

/* ADC Control 0 (ADAU1761) */
#define R20_ADC_ENABLE_ADAU1761                   0x3    /* 11b	[1:0] */
#define R20_DIGITAL_MIC_INPUT_ADAU1761            0x0    /* 0b	[2] */
#define R20_DIGITAL_MIC_SWAP_ADAU1761             0x0    /* 0b	[3] */
#define R20_DIGITAL_MIC_POLARITY_ADAU1761         0x1    /* 1b	[4] */
#define R20_HIGH_PASS_SELECT_ADAU1761             0x0    /* 0b	[5] */
#define R20_INVERT_IN_POLARITY_ADAU1761           0x0    /* 0b	[6] */
#define R20_ADC_ENABLE_ADAU1761_MASK              0x3
#define R20_ADC_ENABLE_ADAU1761_SHIFT             0
#define R20_DIGITAL_MIC_INPUT_ADAU1761_MASK       0x4
#define R20_DIGITAL_MIC_INPUT_ADAU1761_SHIFT      2
#define R20_DIGITAL_MIC_SWAP_ADAU1761_MASK        0x8
#define R20_DIGITAL_MIC_SWAP_ADAU1761_SHIFT       3
#define R20_DIGITAL_MIC_POLARITY_ADAU1761_MASK    0x10
#define R20_DIGITAL_MIC_POLARITY_ADAU1761_SHIFT   4
#define R20_HIGH_PASS_SELECT_ADAU1761_MASK        0x20
#define R20_HIGH_PASS_SELECT_ADAU1761_SHIFT       5
#define R20_INVERT_IN_POLARITY_ADAU1761_MASK      0x40
#define R20_INVERT_IN_POLARITY_ADAU1761_SHIFT     6

/* ADC Control 1 (ADAU1761) */
#define R21_ADC_LEFT_DIGITAL_ATTENUATOR_ADAU1761  0x00   /* 00000000b	[7:0] */
#define R21_ADC_LEFT_DIGITAL_ATTENUATOR_ADAU1761_MASK 0xFF
#define R21_ADC_LEFT_DIGITAL_ATTENUATOR_ADAU1761_SHIFT 0

/* ADC Control 2 (ADAU1761) */
#define R22_ADC_RIGHT_DIGITAL_ATTENUATOR_ADAU1761 0x00   /* 00000000b	[7:0] */
#define R22_ADC_RIGHT_DIGITAL_ATTENUATOR_ADAU1761_MASK 0xFF
#define R22_ADC_RIGHT_DIGITAL_ATTENUATOR_ADAU1761_SHIFT 0

/* Playback Mixer Left Control 0 (ADAU1761) */
#define R23_PBC0_MIX_ENABLE_ADAU1761              0x1    /* 1b	[0] */
#define R23_PBC0_AUX_OUT_GAIN_ADAU1761            0x0    /* 0000b	[4:1] */
#define R23_PBC0_LEFT_DAC_MUTE_ADAU1761           0x1    /* 1b	[5] */
#define R23_PBC0_RIGHT_DAC_MUTE_ADAU1761          0x0    /* 0b	[6] */
#define R23_PBC0_MIX_ENABLE_ADAU1761_MASK         0x1
#define R23_PBC0_MIX_ENABLE_ADAU1761_SHIFT        0
#define R23_PBC0_AUX_OUT_GAIN_ADAU1761_MASK       0x1E
#define R23_PBC0_AUX_OUT_GAIN_ADAU1761_SHIFT      1
#define R23_PBC0_LEFT_DAC_MUTE_ADAU1761_MASK      0x20
#define R23_PBC0_LEFT_DAC_MUTE_ADAU1761_SHIFT     5
#define R23_PBC0_RIGHT_DAC_MUTE_ADAU1761_MASK     0x40
#define R23_PBC0_RIGHT_DAC_MUTE_ADAU1761_SHIFT    6

/* Plaback Mixer Left Control 1 (ADAU1761) */
#define R24_PBC1_LEFT_PGA_GAIN_ADAU1761           0x0    /* 0000b	[3:0] */
#define R24_PBC1_RIGHT_PGA_GAIN_ADAU1761          0x0    /* 0000b	[7:4] */
#define R24_PBC1_LEFT_PGA_GAIN_ADAU1761_MASK      0xF
#define R24_PBC1_LEFT_PGA_GAIN_ADAU1761_SHIFT     0
#define R24_PBC1_RIGHT_PGA_GAIN_ADAU1761_MASK     0xF0
#define R24_PBC1_RIGHT_PGA_GAIN_ADAU1761_SHIFT    4

/* Plaback Mixer Right Control 0 (ADAU1761) */
#define R25_PBMRC0_ENABLE_ADAU1761                0x1    /* 1b	[0] */
#define R25_PBMRC0_AUX_GAIN_ADAU1761              0x0    /* 0000b	[4:1] */
#define R25_PBMRC0_L_DAC_MUTE_ADAU1761            0x0    /* 0b	[5] */
#define R25_PBMRC0_R_DAC_MUTE_ADAU1761            0x1    /* 1b	[6] */
#define R25_PBMRC0_ENABLE_ADAU1761_MASK           0x1
#define R25_PBMRC0_ENABLE_ADAU1761_SHIFT          0
#define R25_PBMRC0_AUX_GAIN_ADAU1761_MASK         0x1E
#define R25_PBMRC0_AUX_GAIN_ADAU1761_SHIFT        1
#define R25_PBMRC0_L_DAC_MUTE_ADAU1761_MASK       0x20
#define R25_PBMRC0_L_DAC_MUTE_ADAU1761_SHIFT      5
#define R25_PBMRC0_R_DAC_MUTE_ADAU1761_MASK       0x40
#define R25_PBMRC0_R_DAC_MUTE_ADAU1761_SHIFT      6

/* Playback Mixer Right Control 1 (ADAU1761) */
#define R26_PBMRC1_L_PGA_OUT_GAIN_ADAU1761        0x0    /* 0000b	[3:0] */
#define R26_PBMRC1_R_PGA_OUT_GAIN_ADAU1761        0x0    /* 0000b	[7:4] */
#define R26_PBMRC1_L_PGA_OUT_GAIN_ADAU1761_MASK   0xF
#define R26_PBMRC1_L_PGA_OUT_GAIN_ADAU1761_SHIFT  0
#define R26_PBMRC1_R_PGA_OUT_GAIN_ADAU1761_MASK   0xF0
#define R26_PBMRC1_R_PGA_OUT_GAIN_ADAU1761_SHIFT  4

/* Playback LR Left (ADAU1761) */
#define R27_PBLR_LEFT_MIX_ENABLE_ADAU1761         0x0    /* 0b	[0] */
#define R27_PBLR_LEFT_LEFT_MIXER_ADAU1761         0x0    /* 00b	[2:1] */
#define R27_PBLR_LEFT_RIGHT_MIXER_ADAU1761        0x0    /* 00b	[4:3] */
#define R27_PBLR_LEFT_MIX_ENABLE_ADAU1761_MASK    0x1
#define R27_PBLR_LEFT_MIX_ENABLE_ADAU1761_SHIFT   0
#define R27_PBLR_LEFT_LEFT_MIXER_ADAU1761_MASK    0x6
#define R27_PBLR_LEFT_LEFT_MIXER_ADAU1761_SHIFT   1
#define R27_PBLR_LEFT_RIGHT_MIXER_ADAU1761_MASK   0x18
#define R27_PBLR_LEFT_RIGHT_MIXER_ADAU1761_SHIFT  3

/* Playback LR Right (ADAU1761) */
#define R28_PBLR_RIGHT_MIX_ENABLE_ADAU1761        0x0    /* 0b	[0] */
#define R28_PBLR_RIGHT_LEFT_MIXER_ADAU1761        0x0    /* 00b	[2:1] */
#define R28_PBLR_RIGHT_RIGHT_MIXER_ADAU1761       0x0    /* 00b	[4:3] */
#define R28_PBLR_RIGHT_MIX_ENABLE_ADAU1761_MASK   0x1
#define R28_PBLR_RIGHT_MIX_ENABLE_ADAU1761_SHIFT  0
#define R28_PBLR_RIGHT_LEFT_MIXER_ADAU1761_MASK   0x6
#define R28_PBLR_RIGHT_LEFT_MIXER_ADAU1761_SHIFT  1
#define R28_PBLR_RIGHT_RIGHT_MIXER_ADAU1761_MASK  0x18
#define R28_PBLR_RIGHT_RIGHT_MIXER_ADAU1761_SHIFT 3

/* Playback LR Mono Ctrl (ADAU1761) */
#define R29_PBMONO_MIX_ENABLE_ADAU1761            0x1    /* 1b	[0] */
#define R29_PBMONO_LEFT_AND_RIGHT_MIXER_ADAU1761  0x0    /* 00b	[2:1] */
#define R29_PBMONO_MIX_ENABLE_ADAU1761_MASK       0x1
#define R29_PBMONO_MIX_ENABLE_ADAU1761_SHIFT      0
#define R29_PBMONO_LEFT_AND_RIGHT_MIXER_ADAU1761_MASK 0x6
#define R29_PBMONO_LEFT_AND_RIGHT_MIXER_ADAU1761_SHIFT 1

/* Playback Headphone Left (ADAU1761) */
#define R30_PB_HEADPHONE_LEFT_PWRUP_ADAU1761      0x1    /* 1b	[0] */
#define R30_PB_HEADPHONE_LEFT_MUTE_ADAU1761       0x1    /* 1b	[1] */
#define R30_PB_HEADPHONE_LEFT_VOL_ADAU1761        0x39   /* 111001b	[7:2] */
#define R30_PB_HEADPHONE_LEFT_PWRUP_ADAU1761_MASK 0x1
#define R30_PB_HEADPHONE_LEFT_PWRUP_ADAU1761_SHIFT 0
#define R30_PB_HEADPHONE_LEFT_MUTE_ADAU1761_MASK  0x2
#define R30_PB_HEADPHONE_LEFT_MUTE_ADAU1761_SHIFT 1
#define R30_PB_HEADPHONE_LEFT_VOL_ADAU1761_MASK   0xFC
#define R30_PB_HEADPHONE_LEFT_VOL_ADAU1761_SHIFT  2

/* Playback Headphone Right (ADAU1761) */
#define R31_PB_HEADPHONE_RIGHT_PWRUP_ADAU1761     0x1    /* 1b	[0] */
#define R31_PB_HEADPHONE_RIGHT_MUTE_ADAU1761      0x1    /* 1b	[1] */
#define R31_PB_HEADPHONE_RIGHT_VOL_ADAU1761       0x39   /* 111001b	[7:2] */
#define R31_PB_HEADPHONE_RIGHT_PWRUP_ADAU1761_MASK 0x1
#define R31_PB_HEADPHONE_RIGHT_PWRUP_ADAU1761_SHIFT 0
#define R31_PB_HEADPHONE_RIGHT_MUTE_ADAU1761_MASK 0x2
#define R31_PB_HEADPHONE_RIGHT_MUTE_ADAU1761_SHIFT 1
#define R31_PB_HEADPHONE_RIGHT_VOL_ADAU1761_MASK  0xFC
#define R31_PB_HEADPHONE_RIGHT_VOL_ADAU1761_SHIFT 2

/* Playback Line Out Left (ADAU1761) */
#define R32_PB_LEFT_PWRUP_ADAU1761                0x0    /* 0b	[0] */
#define R32_PB_LEFT_MUTE_ADAU1761                 0x0    /* 0b	[1] */
#define R32_PB_LEFT_VOL_ADAU1761                  0x0    /* 000000b	[7:2] */
#define R32_PB_LEFT_PWRUP_ADAU1761_MASK           0x1
#define R32_PB_LEFT_PWRUP_ADAU1761_SHIFT          0
#define R32_PB_LEFT_MUTE_ADAU1761_MASK            0x2
#define R32_PB_LEFT_MUTE_ADAU1761_SHIFT           1
#define R32_PB_LEFT_VOL_ADAU1761_MASK             0xFC
#define R32_PB_LEFT_VOL_ADAU1761_SHIFT            2

/* Playback Line Out Right (ADAU1761) */
#define R33_PB_RIGHT_PWRUP_ADAU1761               0x0    /* 0b	[0] */
#define R33_PB_RIGHT_MUTE_ADAU1761                0x0    /* 0b	[1] */
#define R33_PB_RIGHT_VOL_ADAU1761                 0x0    /* 000000b	[7:2] */
#define R33_PB_RIGHT_PWRUP_ADAU1761_MASK          0x1
#define R33_PB_RIGHT_PWRUP_ADAU1761_SHIFT         0
#define R33_PB_RIGHT_MUTE_ADAU1761_MASK           0x2
#define R33_PB_RIGHT_MUTE_ADAU1761_SHIFT          1
#define R33_PB_RIGHT_VOL_ADAU1761_MASK            0xFC
#define R33_PB_RIGHT_VOL_ADAU1761_SHIFT           2

/* Playback Line Out Mono (ADAU1761) */
#define R34_PB_MONO_PWRUP_ADAU1761                0x1    /* 1b	[0] */
#define R34_PB_MONO_MUTE_ADAU1761                 0x0    /* 0b	[1] */
#define R34_PB_MONO_VOL_ADAU1761                  0x39   /* 111001b	[7:2] */
#define R34_PB_MONO_PWRUP_ADAU1761_MASK           0x1
#define R34_PB_MONO_PWRUP_ADAU1761_SHIFT          0
#define R34_PB_MONO_MUTE_ADAU1761_MASK            0x2
#define R34_PB_MONO_MUTE_ADAU1761_SHIFT           1
#define R34_PB_MONO_VOL_ADAU1761_MASK             0xFC
#define R34_PB_MONO_VOL_ADAU1761_SHIFT            2

/* Playback Control (ADAU1761) */
#define R35_OBSOLETE_BIT_ADAU1761                 0x0    /* 0b	[0] */
#define R35_PLAYBACK_ANALOG_VOL_SLEW_RATE_ADAU1761 0x0   /* 00b	[2:1] */
#define R35_POPLESS_ADAU1761                      0x0    /* 0b	[3] */
#define R35_POP_MODE_ADAU1761                     0x0    /* 0b	[4] */
#define R35_OBSOLETE_BIT_ADAU1761_MASK            0x1
#define R35_OBSOLETE_BIT_ADAU1761_SHIFT           0
#define R35_PLAYBACK_ANALOG_VOL_SLEW_RATE_ADAU1761_MASK 0x6
#define R35_PLAYBACK_ANALOG_VOL_SLEW_RATE_ADAU1761_SHIFT 1
#define R35_POPLESS_ADAU1761_MASK                 0x8
#define R35_POPLESS_ADAU1761_SHIFT                3
#define R35_POP_MODE_ADAU1761_MASK                0x10
#define R35_POP_MODE_ADAU1761_SHIFT               4

/* Playback Power Management (ADAU1761) */
#define R36_PB_BCKEND_LEFT_ENABLE_ADAU1761        0x1    /* 1b	[0] */
#define R36_PB_BCKEND_RIGHT_ENABLE_ADAU1761       0x1    /* 1b	[1] */
#define R36_PB_BACK_CTRL_ADAU1761                 0x0    /* 00b	[3:2] */
#define R36_PB_DAC_BIAS_ADAU1761                  0x0    /* 00b	[5:4] */
#define R36_PB_HP_BIAS_ADAU1761                   0x0    /* 00b	[7:6] */
#define R36_PB_BCKEND_LEFT_ENABLE_ADAU1761_MASK   0x1
#define R36_PB_BCKEND_LEFT_ENABLE_ADAU1761_SHIFT  0
#define R36_PB_BCKEND_RIGHT_ENABLE_ADAU1761_MASK  0x2
#define R36_PB_BCKEND_RIGHT_ENABLE_ADAU1761_SHIFT 1
#define R36_PB_BACK_CTRL_ADAU1761_MASK            0xC
#define R36_PB_BACK_CTRL_ADAU1761_SHIFT           2
#define R36_PB_DAC_BIAS_ADAU1761_MASK             0x30
#define R36_PB_DAC_BIAS_ADAU1761_SHIFT            4
#define R36_PB_HP_BIAS_ADAU1761_MASK              0xC0
#define R36_PB_HP_BIAS_ADAU1761_SHIFT             6

/* DAC Control 0 (ADAU1761) */
#define R37_DACC0_ENABLE_ADAU1761                 0x3    /* 11b	[1:0] */
#define R37_DACC0_DE_EMPH_FILTER_ENA_ADAU1761     0x0    /* 0b	[2] */
#define R37_DACC0_LEFT_DIGITAL_MUTE_ADAU1761      0x0    /* 0b	[3] */
#define R37_DACC0_RIGHT_DIGITAL_MUTE_ADAU1761     0x0    /* 0b	[4] */
#define R37_DACC0_INV_INPUT_POL_ADAU1761          0x0    /* 0b	[5] */
#define R37_DACC0_MONO_MODE_ADAU1761              0x0    /* 00b	[7:6] */
#define R37_DACC0_ENABLE_ADAU1761_MASK            0x3
#define R37_DACC0_ENABLE_ADAU1761_SHIFT           0
#define R37_DACC0_DE_EMPH_FILTER_ENA_ADAU1761_MASK 0x4
#define R37_DACC0_DE_EMPH_FILTER_ENA_ADAU1761_SHIFT 2
#define R37_DACC0_LEFT_DIGITAL_MUTE_ADAU1761_MASK 0x8
#define R37_DACC0_LEFT_DIGITAL_MUTE_ADAU1761_SHIFT 3
#define R37_DACC0_RIGHT_DIGITAL_MUTE_ADAU1761_MASK 0x10
#define R37_DACC0_RIGHT_DIGITAL_MUTE_ADAU1761_SHIFT 4
#define R37_DACC0_INV_INPUT_POL_ADAU1761_MASK     0x20
#define R37_DACC0_INV_INPUT_POL_ADAU1761_SHIFT    5
#define R37_DACC0_MONO_MODE_ADAU1761_MASK         0xC0
#define R37_DACC0_MONO_MODE_ADAU1761_SHIFT        6

/* DAC Control 1 (ADAU1761) */
#define R38_DACC1_ADC_LEFT_CHANNEL_ADAU1761       0x00   /* 00000000b	[7:0] */
#define R38_DACC1_ADC_LEFT_CHANNEL_ADAU1761_MASK  0xFF
#define R38_DACC1_ADC_LEFT_CHANNEL_ADAU1761_SHIFT 0

/* DAC Control 2 (ADAU1761) */
#define R39_DACC2_ADC_RIGHT_CHANNEL_ADAU1761      0x00   /* 00000000b	[7:0] */
#define R39_DACC2_ADC_RIGHT_CHANNEL_ADAU1761_MASK 0xFF
#define R39_DACC2_ADC_RIGHT_CHANNEL_ADAU1761_SHIFT 0

/* Serial Port Pad Control 0 (ADAU1761) */
#define R40_BCLKP_ADAU1761                        0x2    /* 10b	[1:0] */
#define R40_LRCLKP_ADAU1761                       0x2    /* 10b	[3:2] */
#define R40_DACSDP_ADAU1761                       0x2    /* 10b	[5:4] */
#define R40_ADCSDP_ADAU1761                       0x2    /* 10b	[7:6] */
#define R40_BCLKP_ADAU1761_MASK                   0x3
#define R40_BCLKP_ADAU1761_SHIFT                  0
#define R40_LRCLKP_ADAU1761_MASK                  0xC
#define R40_LRCLKP_ADAU1761_SHIFT                 2
#define R40_DACSDP_ADAU1761_MASK                  0x30
#define R40_DACSDP_ADAU1761_SHIFT                 4
#define R40_ADCSDP_ADAU1761_MASK                  0xC0
#define R40_ADCSDP_ADAU1761_SHIFT                 6

/* Comm Port Pad Ctrl 0 (ADAU1761) */
#define R41_SDAP_PULL_UP_DOWN_ADAU1761            0x2    /* 10b	[1:0] */
#define R41_SCLP_PULL_UP_DOWN_ADAU1761            0x2    /* 10b	[3:2] */
#define R41_CLATCH_PULL_UP_DOWN_ADAU1761          0x2    /* 10b	[5:4] */
#define R41_CDATA_PULL_UP_DOWN_ADAU1761           0x2    /* 10b	[7:6] */
#define R41_SDAP_PULL_UP_DOWN_ADAU1761_MASK       0x3
#define R41_SDAP_PULL_UP_DOWN_ADAU1761_SHIFT      0
#define R41_SCLP_PULL_UP_DOWN_ADAU1761_MASK       0xC
#define R41_SCLP_PULL_UP_DOWN_ADAU1761_SHIFT      2
#define R41_CLATCH_PULL_UP_DOWN_ADAU1761_MASK     0x30
#define R41_CLATCH_PULL_UP_DOWN_ADAU1761_SHIFT    4
#define R41_CDATA_PULL_UP_DOWN_ADAU1761_MASK      0xC0
#define R41_CDATA_PULL_UP_DOWN_ADAU1761_SHIFT     6

/* Comm Port Pad Ctrl 1 (ADAU1761) */
#define R42_CPPC1_SDACOUT_ADAU1761                0x0    /* 0b	[0] */
#define R42_CPPC1_SDACOUT_ADAU1761_MASK           0x1
#define R42_CPPC1_SDACOUT_ADAU1761_SHIFT          0

/* JackRegister (ADAU1761) */
#define R43_MCLK_JACK_PULLUP_ADAU1761             0x2    /* 10b	[3:2] */
#define R43_MCLK_JACK_STRENGTH_ADAU1761           0x0    /* 0b	[5] */
#define R43_MCLK_JACK_PULLUP_ADAU1761_MASK        0xC
#define R43_MCLK_JACK_PULLUP_ADAU1761_SHIFT       2
#define R43_MCLK_JACK_STRENGTH_ADAU1761_MASK      0x20
#define R43_MCLK_JACK_STRENGTH_ADAU1761_SHIFT     5

/* Dejitter Register Control (ADAU1761) */
#define R44_DEJITTER_ADAU1761                     0x03   /* 00000011b	[7:0] */
#define R44_DEJITTER_ADAU1761_MASK                0xFF
#define R44_DEJITTER_ADAU1761_SHIFT               0

/* CRC Ideal_1 (ADAU1761) */
#define R45_CRC_IDEAL_1_ADAU1761                  0x7F   /* 01111111b	[7:0] */
#define R45_CRC_IDEAL_1_ADAU1761_MASK             0xFF
#define R45_CRC_IDEAL_1_ADAU1761_SHIFT            0

/* CRC Ideal_2 (ADAU1761) */
#define R46_CRC_IDEAL_2_ADAU1761                  0x34   /* 00110100b	[7:0] */
#define R46_CRC_IDEAL_2_ADAU1761_MASK             0xFF
#define R46_CRC_IDEAL_2_ADAU1761_SHIFT            0

/* CRC Ideal_3 (ADAU1761) */
#define R47_CRC_IDEAL_3_ADAU1761                  0x7F   /* 01111111b	[7:0] */
#define R47_CRC_IDEAL_3_ADAU1761_MASK             0xFF
#define R47_CRC_IDEAL_3_ADAU1761_SHIFT            0

/* CRC Ideal_4 (ADAU1761) */
#define R48_CRC_IDEAL_4_ADAU1761                  0x7F   /* 01111111b	[7:0] */
#define R48_CRC_IDEAL_4_ADAU1761_MASK             0xFF
#define R48_CRC_IDEAL_4_ADAU1761_SHIFT            0

/* CRC Enable (ADAU1761) */
#define R49_CRC_ENABLE_ADAU1761                   0x1    /* 1b	[0] */
#define R49_CRC_ENABLE_ADAU1761_MASK              0x1
#define R49_CRC_ENABLE_ADAU1761_SHIFT             0

/* GPIO 0 Control (ADAU1761) */
#define R50_GPIO_0_PIN_FUNCTION_ADAU1761          0x0    /* 0000b	[3:0] */
#define R50_GPIO_0_PIN_FUNCTION_ADAU1761_MASK     0xF
#define R50_GPIO_0_PIN_FUNCTION_ADAU1761_SHIFT    0

/* GPIO 1 Control (ADAU1761) */
#define R51_GPIO_1_PIN_FUNCTION_ADAU1761          0x0    /* 0000b	[3:0] */
#define R51_GPIO_1_PIN_FUNCTION_ADAU1761_MASK     0xF
#define R51_GPIO_1_PIN_FUNCTION_ADAU1761_SHIFT    0

/* GPIO 2 Control (ADAU1761) */
#define R52_GPIO_2_PIN_FUNCTION_ADAU1761          0x0    /* 0000b	[3:0] */
#define R52_GPIO_2_PIN_FUNCTION_ADAU1761_MASK     0xF
#define R52_GPIO_2_PIN_FUNCTION_ADAU1761_SHIFT    0

/* GPIO 3 Control (ADAU1761) */
#define R53_GPIO_3_PIN_FUNCTION_ADAU1761          0x0    /* 0000b	[3:0] */
#define R53_GPIO_3_PIN_FUNCTION_ADAU1761_MASK     0xF
#define R53_GPIO_3_PIN_FUNCTION_ADAU1761_SHIFT    0

/* Watchdog_Enable (ADAU1761) */
#define R54_WATCHDOG_ENABLE_ADAU1761              0x0    /* 0b	[0] */
#define R54_WATCHDOG_ENABLE_ADAU1761_MASK         0x1
#define R54_WATCHDOG_ENABLE_ADAU1761_SHIFT        0

/* Watchdog Register Value 1 (ADAU1761) */
#define R55_WATCHDOG_VALUE_1_ADAU1761             0x04   /* 00000100b	[7:0] */
#define R55_WATCHDOG_VALUE_1_ADAU1761_MASK        0xFF
#define R55_WATCHDOG_VALUE_1_ADAU1761_SHIFT       0

/* Watchdog Register Value 2 (ADAU1761) */
#define R56_WATCHDOG_VALUE_2_ADAU1761             0x00   /* 00000000b	[7:0] */
#define R56_WATCHDOG_VALUE_2_ADAU1761_MASK        0xFF
#define R56_WATCHDOG_VALUE_2_ADAU1761_SHIFT       0

/* Watchdog Register Value 3 (ADAU1761) */
#define R57_WATCHDOG_VALUE_3_ADAU1761             0x00   /* 00000000b	[7:0] */
#define R57_WATCHDOG_VALUE_3_ADAU1761_MASK        0xFF
#define R57_WATCHDOG_VALUE_3_ADAU1761_SHIFT       0

/* Watchdog Error (ADAU1761) */
#define R58_WATCHDOG_ERROR_STICKY_ADAU1761        0x0    /* 0b	[0] */
#define R58_WATCHDOG_ERROR_STICKY_ADAU1761_MASK   0x1
#define R58_WATCHDOG_ERROR_STICKY_ADAU1761_SHIFT  0

/* Non Modulo RAM 1 (ADAU1761) */
#define R59_NON_MODULO_1_ADAU1761                 0x10   /* 00010000b	[7:0] */
#define R59_NON_MODULO_1_ADAU1761_MASK            0xFF
#define R59_NON_MODULO_1_ADAU1761_SHIFT           0

/* Non Modulo RAM 2 (ADAU1761) */
#define R60_NON_MODULO_2_ADAU1761                 0x00   /* 00000000b	[7:0] */
#define R60_NON_MODULO_2_ADAU1761_MASK            0xFF
#define R60_NON_MODULO_2_ADAU1761_SHIFT           0

/* Sample Rate Setting (ADAU1761) */
#define R61_CORE_DSP_SAMPLING_RATE_ADAU1761       0x1    /* 0001b	[3:0] */
#define R61_CORE_DSP_SAMPLING_RATE_ADAU1761_MASK  0xF
#define R61_CORE_DSP_SAMPLING_RATE_ADAU1761_SHIFT 0

/* Routing Matrix Inputs (ADAU1761) */
#define R62_ROUTING_MATRIX_IN_ADAU1761            0x0    /* 0000b	[3:0] */
#define R62_ROUTING_MATRIX_IN_ADAU1761_MASK       0xF
#define R62_ROUTING_MATRIX_IN_ADAU1761_SHIFT      0

/* Routing Matrix Outputs (ADAU1761) */
#define R63_ROUTING_MATRIX_OUT_ADAU1761           0x0    /* 0000b	[3:0] */
#define R63_ROUTING_MATRIX_OUT_ADAU1761_MASK      0xF
#define R63_ROUTING_MATRIX_OUT_ADAU1761_SHIFT     0

/* Serial Data/GPIO Pin Config (ADAU1761) */
#define R64_GPIO_1_ENABLE_ADAU1761                0x0    /* 0b	[0] */
#define R64_GPIO_0_ENABLE_ADAU1761                0x0    /* 0b	[1] */
#define R64_GPIO_2_ENABLE_ADAU1761                0x0    /* 0b	[2] */
#define R64_GPIO_3_ENABLE_ADAU1761                0x0    /* 0b	[3] */
#define R64_GPIO_1_ENABLE_ADAU1761_MASK           0x1
#define R64_GPIO_1_ENABLE_ADAU1761_SHIFT          0
#define R64_GPIO_0_ENABLE_ADAU1761_MASK           0x2
#define R64_GPIO_0_ENABLE_ADAU1761_SHIFT          1
#define R64_GPIO_2_ENABLE_ADAU1761_MASK           0x4
#define R64_GPIO_2_ENABLE_ADAU1761_SHIFT          2
#define R64_GPIO_3_ENABLE_ADAU1761_MASK           0x8
#define R64_GPIO_3_ENABLE_ADAU1761_SHIFT          3

/* DSP Enable Register (ADAU1761) */
#define R65_DSP_ENABLE_ADAU1761                   0x1    /* 1b	[0] */
#define R65_DSP_ENABLE_ADAU1761_MASK              0x1
#define R65_DSP_ENABLE_ADAU1761_SHIFT             0

/* DSP Run Register (ADAU1761) */
#define R66_DSP_RUN_ADAU1761                      0x1    /* 1b	[0] */
#define R66_DSP_RUN_ADAU1761_MASK                 0x1
#define R66_DSP_RUN_ADAU1761_SHIFT                0

/* DSP Slew Modes (ADAU1761) */
#define R67_HEADPHONE_LEFT_ADAU1761               0x0    /* 0b	[0] */
#define R67_HEADPHONE_RIGHT_ADAU1761              0x0    /* 0b	[1] */
#define R67_LINE_OUT_LEFT_ADAU1761                0x0    /* 0b	[2] */
#define R67_LINE_OUT_RIGHT_ADAU1761               0x0    /* 0b	[3] */
#define R67_MONO_ADAU1761                         0x0    /* 0b	[4] */
#define R67_HEADPHONE_LEFT_ADAU1761_MASK          0x1
#define R67_HEADPHONE_LEFT_ADAU1761_SHIFT         0
#define R67_HEADPHONE_RIGHT_ADAU1761_MASK         0x2
#define R67_HEADPHONE_RIGHT_ADAU1761_SHIFT        1
#define R67_LINE_OUT_LEFT_ADAU1761_MASK           0x4
#define R67_LINE_OUT_LEFT_ADAU1761_SHIFT          2
#define R67_LINE_OUT_RIGHT_ADAU1761_MASK          0x8
#define R67_LINE_OUT_RIGHT_ADAU1761_SHIFT         3
#define R67_MONO_ADAU1761_MASK                    0x10
#define R67_MONO_ADAU1761_SHIFT                   4

/* Serial Port Sample Rate Setting (ADAU1761) */
#define R68_SERIAL_PORT_SMPL_RTE_ADAU1761         0x0    /* 000b	[2:0] */
#define R68_SERIAL_PORT_SMPL_RTE_ADAU1761_MASK    0x7
#define R68_SERIAL_PORT_SMPL_RTE_ADAU1761_SHIFT   0

/* Clock Enable Reg 0 (ADAU1761) */
#define R69_SERIAL_PORT_ADAU1761                  0x1    /* 1b	[0] */
#define R69_ROUTING_MATRIX_IN_ADAU1761            0x1    /* 1b	[1] */
#define R69_INTERPOLATOR_RESYNC_ADAU1761          0x1    /* 1b	[2] */
#define R69_ROUTING_MATRIX_OUT_ADAU1761           0x1    /* 1b	[3] */
#define R69_DECIMATOR_RESYNC_ADAU1761             0x1    /* 1b	[4] */
#define R69_ALC_ON_ADAU1761                       0x1    /* 1b	[5] */
#define R69_SLEW_ON_ADAU1761                      0x1    /* 1b	[6] */
#define R69_SERIAL_PORT_ADAU1761_MASK             0x1
#define R69_SERIAL_PORT_ADAU1761_SHIFT            0
#define R69_ROUTING_MATRIX_IN_ADAU1761_MASK       0x2
#define R69_ROUTING_MATRIX_IN_ADAU1761_SHIFT      1
#define R69_INTERPOLATOR_RESYNC_ADAU1761_MASK     0x4
#define R69_INTERPOLATOR_RESYNC_ADAU1761_SHIFT    2
#define R69_ROUTING_MATRIX_OUT_ADAU1761_MASK      0x8
#define R69_ROUTING_MATRIX_OUT_ADAU1761_SHIFT     3
#define R69_DECIMATOR_RESYNC_ADAU1761_MASK        0x10
#define R69_DECIMATOR_RESYNC_ADAU1761_SHIFT       4
#define R69_ALC_ON_ADAU1761_MASK                  0x20
#define R69_ALC_ON_ADAU1761_SHIFT                 5
#define R69_SLEW_ON_ADAU1761_MASK                 0x40
#define R69_SLEW_ON_ADAU1761_SHIFT                6

/* Clock Enable Reg 1 (ADAU1761) */
#define R70_CLOCK_GENERATOR_0_ADAU1761            0x1    /* 1b	[0] */
#define R70_CLOCK_GENERATOR_1_ADAU1761            0x1    /* 1b	[1] */
#define R70_CLOCK_GENERATOR_0_ADAU1761_MASK       0x1
#define R70_CLOCK_GENERATOR_0_ADAU1761_SHIFT      0
#define R70_CLOCK_GENERATOR_1_ADAU1761_MASK       0x2
#define R70_CLOCK_GENERATOR_1_ADAU1761_SHIFT      1

#endif
