
BikeSafetySTM32F042K6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000050d0  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000268  08005190  08005190  00015190  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080053f8  080053f8  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  080053f8  080053f8  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  080053f8  080053f8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080053f8  080053f8  000153f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080053fc  080053fc  000153fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005400  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000340  20000070  08005470  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003b0  08005470  000203b0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ee0d  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c79  00000000  00000000  0002eea5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b00  00000000  00000000  00030b20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a58  00000000  00000000  00031620  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018c4f  00000000  00000000  00032078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000eb22  00000000  00000000  0004acc7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ccd2  00000000  00000000  000597e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e64bb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002984  00000000  00000000  000e6510  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005178 	.word	0x08005178

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08005178 	.word	0x08005178

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_fsub>:
 8000220:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000222:	4646      	mov	r6, r8
 8000224:	46d6      	mov	lr, sl
 8000226:	464f      	mov	r7, r9
 8000228:	0243      	lsls	r3, r0, #9
 800022a:	0a5b      	lsrs	r3, r3, #9
 800022c:	00da      	lsls	r2, r3, #3
 800022e:	4694      	mov	ip, r2
 8000230:	024a      	lsls	r2, r1, #9
 8000232:	b5c0      	push	{r6, r7, lr}
 8000234:	0044      	lsls	r4, r0, #1
 8000236:	0a56      	lsrs	r6, r2, #9
 8000238:	1c05      	adds	r5, r0, #0
 800023a:	46b0      	mov	r8, r6
 800023c:	0e24      	lsrs	r4, r4, #24
 800023e:	004e      	lsls	r6, r1, #1
 8000240:	0992      	lsrs	r2, r2, #6
 8000242:	001f      	movs	r7, r3
 8000244:	0020      	movs	r0, r4
 8000246:	4692      	mov	sl, r2
 8000248:	0fed      	lsrs	r5, r5, #31
 800024a:	0e36      	lsrs	r6, r6, #24
 800024c:	0fc9      	lsrs	r1, r1, #31
 800024e:	2eff      	cmp	r6, #255	; 0xff
 8000250:	d100      	bne.n	8000254 <__aeabi_fsub+0x34>
 8000252:	e07f      	b.n	8000354 <__aeabi_fsub+0x134>
 8000254:	2201      	movs	r2, #1
 8000256:	4051      	eors	r1, r2
 8000258:	428d      	cmp	r5, r1
 800025a:	d051      	beq.n	8000300 <__aeabi_fsub+0xe0>
 800025c:	1ba2      	subs	r2, r4, r6
 800025e:	4691      	mov	r9, r2
 8000260:	2a00      	cmp	r2, #0
 8000262:	dc00      	bgt.n	8000266 <__aeabi_fsub+0x46>
 8000264:	e07e      	b.n	8000364 <__aeabi_fsub+0x144>
 8000266:	2e00      	cmp	r6, #0
 8000268:	d100      	bne.n	800026c <__aeabi_fsub+0x4c>
 800026a:	e099      	b.n	80003a0 <__aeabi_fsub+0x180>
 800026c:	2cff      	cmp	r4, #255	; 0xff
 800026e:	d100      	bne.n	8000272 <__aeabi_fsub+0x52>
 8000270:	e08c      	b.n	800038c <__aeabi_fsub+0x16c>
 8000272:	2380      	movs	r3, #128	; 0x80
 8000274:	4652      	mov	r2, sl
 8000276:	04db      	lsls	r3, r3, #19
 8000278:	431a      	orrs	r2, r3
 800027a:	4692      	mov	sl, r2
 800027c:	464a      	mov	r2, r9
 800027e:	2301      	movs	r3, #1
 8000280:	2a1b      	cmp	r2, #27
 8000282:	dc08      	bgt.n	8000296 <__aeabi_fsub+0x76>
 8000284:	4653      	mov	r3, sl
 8000286:	2120      	movs	r1, #32
 8000288:	40d3      	lsrs	r3, r2
 800028a:	1a89      	subs	r1, r1, r2
 800028c:	4652      	mov	r2, sl
 800028e:	408a      	lsls	r2, r1
 8000290:	1e51      	subs	r1, r2, #1
 8000292:	418a      	sbcs	r2, r1
 8000294:	4313      	orrs	r3, r2
 8000296:	4662      	mov	r2, ip
 8000298:	1ad3      	subs	r3, r2, r3
 800029a:	015a      	lsls	r2, r3, #5
 800029c:	d400      	bmi.n	80002a0 <__aeabi_fsub+0x80>
 800029e:	e0f3      	b.n	8000488 <__aeabi_fsub+0x268>
 80002a0:	019b      	lsls	r3, r3, #6
 80002a2:	099e      	lsrs	r6, r3, #6
 80002a4:	0030      	movs	r0, r6
 80002a6:	f001 f877 	bl	8001398 <__clzsi2>
 80002aa:	3805      	subs	r0, #5
 80002ac:	4086      	lsls	r6, r0
 80002ae:	4284      	cmp	r4, r0
 80002b0:	dd00      	ble.n	80002b4 <__aeabi_fsub+0x94>
 80002b2:	e0f7      	b.n	80004a4 <__aeabi_fsub+0x284>
 80002b4:	0032      	movs	r2, r6
 80002b6:	1b04      	subs	r4, r0, r4
 80002b8:	2020      	movs	r0, #32
 80002ba:	3401      	adds	r4, #1
 80002bc:	40e2      	lsrs	r2, r4
 80002be:	1b04      	subs	r4, r0, r4
 80002c0:	40a6      	lsls	r6, r4
 80002c2:	0033      	movs	r3, r6
 80002c4:	1e5e      	subs	r6, r3, #1
 80002c6:	41b3      	sbcs	r3, r6
 80002c8:	2400      	movs	r4, #0
 80002ca:	4313      	orrs	r3, r2
 80002cc:	075a      	lsls	r2, r3, #29
 80002ce:	d004      	beq.n	80002da <__aeabi_fsub+0xba>
 80002d0:	220f      	movs	r2, #15
 80002d2:	401a      	ands	r2, r3
 80002d4:	2a04      	cmp	r2, #4
 80002d6:	d000      	beq.n	80002da <__aeabi_fsub+0xba>
 80002d8:	3304      	adds	r3, #4
 80002da:	015a      	lsls	r2, r3, #5
 80002dc:	d400      	bmi.n	80002e0 <__aeabi_fsub+0xc0>
 80002de:	e0d6      	b.n	800048e <__aeabi_fsub+0x26e>
 80002e0:	1c62      	adds	r2, r4, #1
 80002e2:	2cfe      	cmp	r4, #254	; 0xfe
 80002e4:	d100      	bne.n	80002e8 <__aeabi_fsub+0xc8>
 80002e6:	e0da      	b.n	800049e <__aeabi_fsub+0x27e>
 80002e8:	019b      	lsls	r3, r3, #6
 80002ea:	0a5f      	lsrs	r7, r3, #9
 80002ec:	b2d0      	uxtb	r0, r2
 80002ee:	05c0      	lsls	r0, r0, #23
 80002f0:	4338      	orrs	r0, r7
 80002f2:	07ed      	lsls	r5, r5, #31
 80002f4:	4328      	orrs	r0, r5
 80002f6:	bce0      	pop	{r5, r6, r7}
 80002f8:	46ba      	mov	sl, r7
 80002fa:	46b1      	mov	r9, r6
 80002fc:	46a8      	mov	r8, r5
 80002fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000300:	1ba2      	subs	r2, r4, r6
 8000302:	4691      	mov	r9, r2
 8000304:	2a00      	cmp	r2, #0
 8000306:	dd63      	ble.n	80003d0 <__aeabi_fsub+0x1b0>
 8000308:	2e00      	cmp	r6, #0
 800030a:	d100      	bne.n	800030e <__aeabi_fsub+0xee>
 800030c:	e099      	b.n	8000442 <__aeabi_fsub+0x222>
 800030e:	2cff      	cmp	r4, #255	; 0xff
 8000310:	d03c      	beq.n	800038c <__aeabi_fsub+0x16c>
 8000312:	2380      	movs	r3, #128	; 0x80
 8000314:	4652      	mov	r2, sl
 8000316:	04db      	lsls	r3, r3, #19
 8000318:	431a      	orrs	r2, r3
 800031a:	4692      	mov	sl, r2
 800031c:	464a      	mov	r2, r9
 800031e:	2301      	movs	r3, #1
 8000320:	2a1b      	cmp	r2, #27
 8000322:	dc08      	bgt.n	8000336 <__aeabi_fsub+0x116>
 8000324:	4653      	mov	r3, sl
 8000326:	2120      	movs	r1, #32
 8000328:	40d3      	lsrs	r3, r2
 800032a:	1a89      	subs	r1, r1, r2
 800032c:	4652      	mov	r2, sl
 800032e:	408a      	lsls	r2, r1
 8000330:	1e51      	subs	r1, r2, #1
 8000332:	418a      	sbcs	r2, r1
 8000334:	4313      	orrs	r3, r2
 8000336:	4463      	add	r3, ip
 8000338:	015a      	lsls	r2, r3, #5
 800033a:	d400      	bmi.n	800033e <__aeabi_fsub+0x11e>
 800033c:	e0a4      	b.n	8000488 <__aeabi_fsub+0x268>
 800033e:	3401      	adds	r4, #1
 8000340:	2cff      	cmp	r4, #255	; 0xff
 8000342:	d100      	bne.n	8000346 <__aeabi_fsub+0x126>
 8000344:	e0ab      	b.n	800049e <__aeabi_fsub+0x27e>
 8000346:	2201      	movs	r2, #1
 8000348:	4997      	ldr	r1, [pc, #604]	; (80005a8 <__aeabi_fsub+0x388>)
 800034a:	401a      	ands	r2, r3
 800034c:	085b      	lsrs	r3, r3, #1
 800034e:	400b      	ands	r3, r1
 8000350:	4313      	orrs	r3, r2
 8000352:	e7bb      	b.n	80002cc <__aeabi_fsub+0xac>
 8000354:	2a00      	cmp	r2, #0
 8000356:	d032      	beq.n	80003be <__aeabi_fsub+0x19e>
 8000358:	428d      	cmp	r5, r1
 800035a:	d035      	beq.n	80003c8 <__aeabi_fsub+0x1a8>
 800035c:	22ff      	movs	r2, #255	; 0xff
 800035e:	4252      	negs	r2, r2
 8000360:	4691      	mov	r9, r2
 8000362:	44a1      	add	r9, r4
 8000364:	464a      	mov	r2, r9
 8000366:	2a00      	cmp	r2, #0
 8000368:	d051      	beq.n	800040e <__aeabi_fsub+0x1ee>
 800036a:	1b30      	subs	r0, r6, r4
 800036c:	2c00      	cmp	r4, #0
 800036e:	d000      	beq.n	8000372 <__aeabi_fsub+0x152>
 8000370:	e09c      	b.n	80004ac <__aeabi_fsub+0x28c>
 8000372:	4663      	mov	r3, ip
 8000374:	2b00      	cmp	r3, #0
 8000376:	d100      	bne.n	800037a <__aeabi_fsub+0x15a>
 8000378:	e0df      	b.n	800053a <__aeabi_fsub+0x31a>
 800037a:	3801      	subs	r0, #1
 800037c:	2800      	cmp	r0, #0
 800037e:	d100      	bne.n	8000382 <__aeabi_fsub+0x162>
 8000380:	e0f7      	b.n	8000572 <__aeabi_fsub+0x352>
 8000382:	2eff      	cmp	r6, #255	; 0xff
 8000384:	d000      	beq.n	8000388 <__aeabi_fsub+0x168>
 8000386:	e099      	b.n	80004bc <__aeabi_fsub+0x29c>
 8000388:	000d      	movs	r5, r1
 800038a:	4643      	mov	r3, r8
 800038c:	2b00      	cmp	r3, #0
 800038e:	d100      	bne.n	8000392 <__aeabi_fsub+0x172>
 8000390:	e085      	b.n	800049e <__aeabi_fsub+0x27e>
 8000392:	2780      	movs	r7, #128	; 0x80
 8000394:	03ff      	lsls	r7, r7, #15
 8000396:	431f      	orrs	r7, r3
 8000398:	027f      	lsls	r7, r7, #9
 800039a:	20ff      	movs	r0, #255	; 0xff
 800039c:	0a7f      	lsrs	r7, r7, #9
 800039e:	e7a6      	b.n	80002ee <__aeabi_fsub+0xce>
 80003a0:	4652      	mov	r2, sl
 80003a2:	2a00      	cmp	r2, #0
 80003a4:	d074      	beq.n	8000490 <__aeabi_fsub+0x270>
 80003a6:	2201      	movs	r2, #1
 80003a8:	4252      	negs	r2, r2
 80003aa:	4690      	mov	r8, r2
 80003ac:	44c1      	add	r9, r8
 80003ae:	464a      	mov	r2, r9
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	d100      	bne.n	80003b6 <__aeabi_fsub+0x196>
 80003b4:	e0c8      	b.n	8000548 <__aeabi_fsub+0x328>
 80003b6:	2cff      	cmp	r4, #255	; 0xff
 80003b8:	d000      	beq.n	80003bc <__aeabi_fsub+0x19c>
 80003ba:	e75f      	b.n	800027c <__aeabi_fsub+0x5c>
 80003bc:	e7e6      	b.n	800038c <__aeabi_fsub+0x16c>
 80003be:	2201      	movs	r2, #1
 80003c0:	4051      	eors	r1, r2
 80003c2:	42a9      	cmp	r1, r5
 80003c4:	d000      	beq.n	80003c8 <__aeabi_fsub+0x1a8>
 80003c6:	e749      	b.n	800025c <__aeabi_fsub+0x3c>
 80003c8:	22ff      	movs	r2, #255	; 0xff
 80003ca:	4252      	negs	r2, r2
 80003cc:	4691      	mov	r9, r2
 80003ce:	44a1      	add	r9, r4
 80003d0:	464a      	mov	r2, r9
 80003d2:	2a00      	cmp	r2, #0
 80003d4:	d043      	beq.n	800045e <__aeabi_fsub+0x23e>
 80003d6:	1b31      	subs	r1, r6, r4
 80003d8:	2c00      	cmp	r4, #0
 80003da:	d100      	bne.n	80003de <__aeabi_fsub+0x1be>
 80003dc:	e08c      	b.n	80004f8 <__aeabi_fsub+0x2d8>
 80003de:	2eff      	cmp	r6, #255	; 0xff
 80003e0:	d100      	bne.n	80003e4 <__aeabi_fsub+0x1c4>
 80003e2:	e092      	b.n	800050a <__aeabi_fsub+0x2ea>
 80003e4:	2380      	movs	r3, #128	; 0x80
 80003e6:	4662      	mov	r2, ip
 80003e8:	04db      	lsls	r3, r3, #19
 80003ea:	431a      	orrs	r2, r3
 80003ec:	4694      	mov	ip, r2
 80003ee:	2301      	movs	r3, #1
 80003f0:	291b      	cmp	r1, #27
 80003f2:	dc09      	bgt.n	8000408 <__aeabi_fsub+0x1e8>
 80003f4:	2020      	movs	r0, #32
 80003f6:	4663      	mov	r3, ip
 80003f8:	4662      	mov	r2, ip
 80003fa:	40cb      	lsrs	r3, r1
 80003fc:	1a41      	subs	r1, r0, r1
 80003fe:	408a      	lsls	r2, r1
 8000400:	0011      	movs	r1, r2
 8000402:	1e48      	subs	r0, r1, #1
 8000404:	4181      	sbcs	r1, r0
 8000406:	430b      	orrs	r3, r1
 8000408:	0034      	movs	r4, r6
 800040a:	4453      	add	r3, sl
 800040c:	e794      	b.n	8000338 <__aeabi_fsub+0x118>
 800040e:	22fe      	movs	r2, #254	; 0xfe
 8000410:	1c66      	adds	r6, r4, #1
 8000412:	4232      	tst	r2, r6
 8000414:	d164      	bne.n	80004e0 <__aeabi_fsub+0x2c0>
 8000416:	2c00      	cmp	r4, #0
 8000418:	d000      	beq.n	800041c <__aeabi_fsub+0x1fc>
 800041a:	e082      	b.n	8000522 <__aeabi_fsub+0x302>
 800041c:	4663      	mov	r3, ip
 800041e:	2b00      	cmp	r3, #0
 8000420:	d100      	bne.n	8000424 <__aeabi_fsub+0x204>
 8000422:	e0ab      	b.n	800057c <__aeabi_fsub+0x35c>
 8000424:	4653      	mov	r3, sl
 8000426:	2b00      	cmp	r3, #0
 8000428:	d100      	bne.n	800042c <__aeabi_fsub+0x20c>
 800042a:	e760      	b.n	80002ee <__aeabi_fsub+0xce>
 800042c:	4663      	mov	r3, ip
 800042e:	4652      	mov	r2, sl
 8000430:	1a9b      	subs	r3, r3, r2
 8000432:	015a      	lsls	r2, r3, #5
 8000434:	d400      	bmi.n	8000438 <__aeabi_fsub+0x218>
 8000436:	e0aa      	b.n	800058e <__aeabi_fsub+0x36e>
 8000438:	4663      	mov	r3, ip
 800043a:	4652      	mov	r2, sl
 800043c:	000d      	movs	r5, r1
 800043e:	1ad3      	subs	r3, r2, r3
 8000440:	e744      	b.n	80002cc <__aeabi_fsub+0xac>
 8000442:	4652      	mov	r2, sl
 8000444:	2a00      	cmp	r2, #0
 8000446:	d023      	beq.n	8000490 <__aeabi_fsub+0x270>
 8000448:	2201      	movs	r2, #1
 800044a:	4252      	negs	r2, r2
 800044c:	4690      	mov	r8, r2
 800044e:	44c1      	add	r9, r8
 8000450:	464a      	mov	r2, r9
 8000452:	2a00      	cmp	r2, #0
 8000454:	d075      	beq.n	8000542 <__aeabi_fsub+0x322>
 8000456:	2cff      	cmp	r4, #255	; 0xff
 8000458:	d000      	beq.n	800045c <__aeabi_fsub+0x23c>
 800045a:	e75f      	b.n	800031c <__aeabi_fsub+0xfc>
 800045c:	e796      	b.n	800038c <__aeabi_fsub+0x16c>
 800045e:	26fe      	movs	r6, #254	; 0xfe
 8000460:	3401      	adds	r4, #1
 8000462:	4226      	tst	r6, r4
 8000464:	d153      	bne.n	800050e <__aeabi_fsub+0x2ee>
 8000466:	2800      	cmp	r0, #0
 8000468:	d172      	bne.n	8000550 <__aeabi_fsub+0x330>
 800046a:	4663      	mov	r3, ip
 800046c:	2b00      	cmp	r3, #0
 800046e:	d100      	bne.n	8000472 <__aeabi_fsub+0x252>
 8000470:	e093      	b.n	800059a <__aeabi_fsub+0x37a>
 8000472:	4653      	mov	r3, sl
 8000474:	2b00      	cmp	r3, #0
 8000476:	d100      	bne.n	800047a <__aeabi_fsub+0x25a>
 8000478:	e739      	b.n	80002ee <__aeabi_fsub+0xce>
 800047a:	4463      	add	r3, ip
 800047c:	2400      	movs	r4, #0
 800047e:	015a      	lsls	r2, r3, #5
 8000480:	d502      	bpl.n	8000488 <__aeabi_fsub+0x268>
 8000482:	4a4a      	ldr	r2, [pc, #296]	; (80005ac <__aeabi_fsub+0x38c>)
 8000484:	3401      	adds	r4, #1
 8000486:	4013      	ands	r3, r2
 8000488:	075a      	lsls	r2, r3, #29
 800048a:	d000      	beq.n	800048e <__aeabi_fsub+0x26e>
 800048c:	e720      	b.n	80002d0 <__aeabi_fsub+0xb0>
 800048e:	08db      	lsrs	r3, r3, #3
 8000490:	2cff      	cmp	r4, #255	; 0xff
 8000492:	d100      	bne.n	8000496 <__aeabi_fsub+0x276>
 8000494:	e77a      	b.n	800038c <__aeabi_fsub+0x16c>
 8000496:	025b      	lsls	r3, r3, #9
 8000498:	0a5f      	lsrs	r7, r3, #9
 800049a:	b2e0      	uxtb	r0, r4
 800049c:	e727      	b.n	80002ee <__aeabi_fsub+0xce>
 800049e:	20ff      	movs	r0, #255	; 0xff
 80004a0:	2700      	movs	r7, #0
 80004a2:	e724      	b.n	80002ee <__aeabi_fsub+0xce>
 80004a4:	4b41      	ldr	r3, [pc, #260]	; (80005ac <__aeabi_fsub+0x38c>)
 80004a6:	1a24      	subs	r4, r4, r0
 80004a8:	4033      	ands	r3, r6
 80004aa:	e70f      	b.n	80002cc <__aeabi_fsub+0xac>
 80004ac:	2eff      	cmp	r6, #255	; 0xff
 80004ae:	d100      	bne.n	80004b2 <__aeabi_fsub+0x292>
 80004b0:	e76a      	b.n	8000388 <__aeabi_fsub+0x168>
 80004b2:	2380      	movs	r3, #128	; 0x80
 80004b4:	4662      	mov	r2, ip
 80004b6:	04db      	lsls	r3, r3, #19
 80004b8:	431a      	orrs	r2, r3
 80004ba:	4694      	mov	ip, r2
 80004bc:	2301      	movs	r3, #1
 80004be:	281b      	cmp	r0, #27
 80004c0:	dc09      	bgt.n	80004d6 <__aeabi_fsub+0x2b6>
 80004c2:	2420      	movs	r4, #32
 80004c4:	4663      	mov	r3, ip
 80004c6:	4662      	mov	r2, ip
 80004c8:	40c3      	lsrs	r3, r0
 80004ca:	1a20      	subs	r0, r4, r0
 80004cc:	4082      	lsls	r2, r0
 80004ce:	0010      	movs	r0, r2
 80004d0:	1e44      	subs	r4, r0, #1
 80004d2:	41a0      	sbcs	r0, r4
 80004d4:	4303      	orrs	r3, r0
 80004d6:	4652      	mov	r2, sl
 80004d8:	000d      	movs	r5, r1
 80004da:	0034      	movs	r4, r6
 80004dc:	1ad3      	subs	r3, r2, r3
 80004de:	e6dc      	b.n	800029a <__aeabi_fsub+0x7a>
 80004e0:	4663      	mov	r3, ip
 80004e2:	4652      	mov	r2, sl
 80004e4:	1a9e      	subs	r6, r3, r2
 80004e6:	0173      	lsls	r3, r6, #5
 80004e8:	d417      	bmi.n	800051a <__aeabi_fsub+0x2fa>
 80004ea:	2e00      	cmp	r6, #0
 80004ec:	d000      	beq.n	80004f0 <__aeabi_fsub+0x2d0>
 80004ee:	e6d9      	b.n	80002a4 <__aeabi_fsub+0x84>
 80004f0:	2500      	movs	r5, #0
 80004f2:	2000      	movs	r0, #0
 80004f4:	2700      	movs	r7, #0
 80004f6:	e6fa      	b.n	80002ee <__aeabi_fsub+0xce>
 80004f8:	4663      	mov	r3, ip
 80004fa:	2b00      	cmp	r3, #0
 80004fc:	d044      	beq.n	8000588 <__aeabi_fsub+0x368>
 80004fe:	3901      	subs	r1, #1
 8000500:	2900      	cmp	r1, #0
 8000502:	d04c      	beq.n	800059e <__aeabi_fsub+0x37e>
 8000504:	2eff      	cmp	r6, #255	; 0xff
 8000506:	d000      	beq.n	800050a <__aeabi_fsub+0x2ea>
 8000508:	e771      	b.n	80003ee <__aeabi_fsub+0x1ce>
 800050a:	4643      	mov	r3, r8
 800050c:	e73e      	b.n	800038c <__aeabi_fsub+0x16c>
 800050e:	2cff      	cmp	r4, #255	; 0xff
 8000510:	d0c5      	beq.n	800049e <__aeabi_fsub+0x27e>
 8000512:	4652      	mov	r2, sl
 8000514:	4462      	add	r2, ip
 8000516:	0853      	lsrs	r3, r2, #1
 8000518:	e7b6      	b.n	8000488 <__aeabi_fsub+0x268>
 800051a:	4663      	mov	r3, ip
 800051c:	000d      	movs	r5, r1
 800051e:	1ad6      	subs	r6, r2, r3
 8000520:	e6c0      	b.n	80002a4 <__aeabi_fsub+0x84>
 8000522:	4662      	mov	r2, ip
 8000524:	2a00      	cmp	r2, #0
 8000526:	d116      	bne.n	8000556 <__aeabi_fsub+0x336>
 8000528:	4653      	mov	r3, sl
 800052a:	2b00      	cmp	r3, #0
 800052c:	d000      	beq.n	8000530 <__aeabi_fsub+0x310>
 800052e:	e72b      	b.n	8000388 <__aeabi_fsub+0x168>
 8000530:	2780      	movs	r7, #128	; 0x80
 8000532:	2500      	movs	r5, #0
 8000534:	20ff      	movs	r0, #255	; 0xff
 8000536:	03ff      	lsls	r7, r7, #15
 8000538:	e6d9      	b.n	80002ee <__aeabi_fsub+0xce>
 800053a:	000d      	movs	r5, r1
 800053c:	4643      	mov	r3, r8
 800053e:	0034      	movs	r4, r6
 8000540:	e7a6      	b.n	8000490 <__aeabi_fsub+0x270>
 8000542:	4653      	mov	r3, sl
 8000544:	4463      	add	r3, ip
 8000546:	e6f7      	b.n	8000338 <__aeabi_fsub+0x118>
 8000548:	4663      	mov	r3, ip
 800054a:	4652      	mov	r2, sl
 800054c:	1a9b      	subs	r3, r3, r2
 800054e:	e6a4      	b.n	800029a <__aeabi_fsub+0x7a>
 8000550:	4662      	mov	r2, ip
 8000552:	2a00      	cmp	r2, #0
 8000554:	d0d9      	beq.n	800050a <__aeabi_fsub+0x2ea>
 8000556:	4652      	mov	r2, sl
 8000558:	2a00      	cmp	r2, #0
 800055a:	d100      	bne.n	800055e <__aeabi_fsub+0x33e>
 800055c:	e716      	b.n	800038c <__aeabi_fsub+0x16c>
 800055e:	2280      	movs	r2, #128	; 0x80
 8000560:	03d2      	lsls	r2, r2, #15
 8000562:	4213      	tst	r3, r2
 8000564:	d100      	bne.n	8000568 <__aeabi_fsub+0x348>
 8000566:	e711      	b.n	800038c <__aeabi_fsub+0x16c>
 8000568:	4640      	mov	r0, r8
 800056a:	4210      	tst	r0, r2
 800056c:	d000      	beq.n	8000570 <__aeabi_fsub+0x350>
 800056e:	e70d      	b.n	800038c <__aeabi_fsub+0x16c>
 8000570:	e70a      	b.n	8000388 <__aeabi_fsub+0x168>
 8000572:	4652      	mov	r2, sl
 8000574:	000d      	movs	r5, r1
 8000576:	0034      	movs	r4, r6
 8000578:	1ad3      	subs	r3, r2, r3
 800057a:	e68e      	b.n	800029a <__aeabi_fsub+0x7a>
 800057c:	4653      	mov	r3, sl
 800057e:	2b00      	cmp	r3, #0
 8000580:	d008      	beq.n	8000594 <__aeabi_fsub+0x374>
 8000582:	000d      	movs	r5, r1
 8000584:	4647      	mov	r7, r8
 8000586:	e6b2      	b.n	80002ee <__aeabi_fsub+0xce>
 8000588:	4643      	mov	r3, r8
 800058a:	0034      	movs	r4, r6
 800058c:	e780      	b.n	8000490 <__aeabi_fsub+0x270>
 800058e:	2b00      	cmp	r3, #0
 8000590:	d000      	beq.n	8000594 <__aeabi_fsub+0x374>
 8000592:	e779      	b.n	8000488 <__aeabi_fsub+0x268>
 8000594:	2500      	movs	r5, #0
 8000596:	2700      	movs	r7, #0
 8000598:	e6a9      	b.n	80002ee <__aeabi_fsub+0xce>
 800059a:	4647      	mov	r7, r8
 800059c:	e6a7      	b.n	80002ee <__aeabi_fsub+0xce>
 800059e:	4653      	mov	r3, sl
 80005a0:	0034      	movs	r4, r6
 80005a2:	4463      	add	r3, ip
 80005a4:	e6c8      	b.n	8000338 <__aeabi_fsub+0x118>
 80005a6:	46c0      	nop			; (mov r8, r8)
 80005a8:	7dffffff 	.word	0x7dffffff
 80005ac:	fbffffff 	.word	0xfbffffff

080005b0 <__aeabi_f2iz>:
 80005b0:	0241      	lsls	r1, r0, #9
 80005b2:	0042      	lsls	r2, r0, #1
 80005b4:	0fc3      	lsrs	r3, r0, #31
 80005b6:	0a49      	lsrs	r1, r1, #9
 80005b8:	2000      	movs	r0, #0
 80005ba:	0e12      	lsrs	r2, r2, #24
 80005bc:	2a7e      	cmp	r2, #126	; 0x7e
 80005be:	d903      	bls.n	80005c8 <__aeabi_f2iz+0x18>
 80005c0:	2a9d      	cmp	r2, #157	; 0x9d
 80005c2:	d902      	bls.n	80005ca <__aeabi_f2iz+0x1a>
 80005c4:	4a09      	ldr	r2, [pc, #36]	; (80005ec <__aeabi_f2iz+0x3c>)
 80005c6:	1898      	adds	r0, r3, r2
 80005c8:	4770      	bx	lr
 80005ca:	2080      	movs	r0, #128	; 0x80
 80005cc:	0400      	lsls	r0, r0, #16
 80005ce:	4301      	orrs	r1, r0
 80005d0:	2a95      	cmp	r2, #149	; 0x95
 80005d2:	dc07      	bgt.n	80005e4 <__aeabi_f2iz+0x34>
 80005d4:	2096      	movs	r0, #150	; 0x96
 80005d6:	1a82      	subs	r2, r0, r2
 80005d8:	40d1      	lsrs	r1, r2
 80005da:	4248      	negs	r0, r1
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d1f3      	bne.n	80005c8 <__aeabi_f2iz+0x18>
 80005e0:	0008      	movs	r0, r1
 80005e2:	e7f1      	b.n	80005c8 <__aeabi_f2iz+0x18>
 80005e4:	3a96      	subs	r2, #150	; 0x96
 80005e6:	4091      	lsls	r1, r2
 80005e8:	e7f7      	b.n	80005da <__aeabi_f2iz+0x2a>
 80005ea:	46c0      	nop			; (mov r8, r8)
 80005ec:	7fffffff 	.word	0x7fffffff

080005f0 <__aeabi_i2f>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	2800      	cmp	r0, #0
 80005f4:	d013      	beq.n	800061e <__aeabi_i2f+0x2e>
 80005f6:	17c3      	asrs	r3, r0, #31
 80005f8:	18c5      	adds	r5, r0, r3
 80005fa:	405d      	eors	r5, r3
 80005fc:	0fc4      	lsrs	r4, r0, #31
 80005fe:	0028      	movs	r0, r5
 8000600:	f000 feca 	bl	8001398 <__clzsi2>
 8000604:	239e      	movs	r3, #158	; 0x9e
 8000606:	0001      	movs	r1, r0
 8000608:	1a1b      	subs	r3, r3, r0
 800060a:	2b96      	cmp	r3, #150	; 0x96
 800060c:	dc0f      	bgt.n	800062e <__aeabi_i2f+0x3e>
 800060e:	2808      	cmp	r0, #8
 8000610:	dd01      	ble.n	8000616 <__aeabi_i2f+0x26>
 8000612:	3908      	subs	r1, #8
 8000614:	408d      	lsls	r5, r1
 8000616:	026d      	lsls	r5, r5, #9
 8000618:	0a6d      	lsrs	r5, r5, #9
 800061a:	b2d8      	uxtb	r0, r3
 800061c:	e002      	b.n	8000624 <__aeabi_i2f+0x34>
 800061e:	2400      	movs	r4, #0
 8000620:	2000      	movs	r0, #0
 8000622:	2500      	movs	r5, #0
 8000624:	05c0      	lsls	r0, r0, #23
 8000626:	4328      	orrs	r0, r5
 8000628:	07e4      	lsls	r4, r4, #31
 800062a:	4320      	orrs	r0, r4
 800062c:	bd70      	pop	{r4, r5, r6, pc}
 800062e:	2b99      	cmp	r3, #153	; 0x99
 8000630:	dd0b      	ble.n	800064a <__aeabi_i2f+0x5a>
 8000632:	2205      	movs	r2, #5
 8000634:	002e      	movs	r6, r5
 8000636:	1a12      	subs	r2, r2, r0
 8000638:	40d6      	lsrs	r6, r2
 800063a:	0002      	movs	r2, r0
 800063c:	321b      	adds	r2, #27
 800063e:	4095      	lsls	r5, r2
 8000640:	0028      	movs	r0, r5
 8000642:	1e45      	subs	r5, r0, #1
 8000644:	41a8      	sbcs	r0, r5
 8000646:	0035      	movs	r5, r6
 8000648:	4305      	orrs	r5, r0
 800064a:	2905      	cmp	r1, #5
 800064c:	dd01      	ble.n	8000652 <__aeabi_i2f+0x62>
 800064e:	1f4a      	subs	r2, r1, #5
 8000650:	4095      	lsls	r5, r2
 8000652:	002a      	movs	r2, r5
 8000654:	4e08      	ldr	r6, [pc, #32]	; (8000678 <__aeabi_i2f+0x88>)
 8000656:	4032      	ands	r2, r6
 8000658:	0768      	lsls	r0, r5, #29
 800065a:	d009      	beq.n	8000670 <__aeabi_i2f+0x80>
 800065c:	200f      	movs	r0, #15
 800065e:	4028      	ands	r0, r5
 8000660:	2804      	cmp	r0, #4
 8000662:	d005      	beq.n	8000670 <__aeabi_i2f+0x80>
 8000664:	3204      	adds	r2, #4
 8000666:	0150      	lsls	r0, r2, #5
 8000668:	d502      	bpl.n	8000670 <__aeabi_i2f+0x80>
 800066a:	239f      	movs	r3, #159	; 0x9f
 800066c:	4032      	ands	r2, r6
 800066e:	1a5b      	subs	r3, r3, r1
 8000670:	0192      	lsls	r2, r2, #6
 8000672:	0a55      	lsrs	r5, r2, #9
 8000674:	b2d8      	uxtb	r0, r3
 8000676:	e7d5      	b.n	8000624 <__aeabi_i2f+0x34>
 8000678:	fbffffff 	.word	0xfbffffff

0800067c <__aeabi_dadd>:
 800067c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800067e:	464f      	mov	r7, r9
 8000680:	46d6      	mov	lr, sl
 8000682:	4646      	mov	r6, r8
 8000684:	000d      	movs	r5, r1
 8000686:	0001      	movs	r1, r0
 8000688:	0018      	movs	r0, r3
 800068a:	b5c0      	push	{r6, r7, lr}
 800068c:	0017      	movs	r7, r2
 800068e:	032b      	lsls	r3, r5, #12
 8000690:	0a5a      	lsrs	r2, r3, #9
 8000692:	0f4b      	lsrs	r3, r1, #29
 8000694:	4313      	orrs	r3, r2
 8000696:	00ca      	lsls	r2, r1, #3
 8000698:	4691      	mov	r9, r2
 800069a:	0302      	lsls	r2, r0, #12
 800069c:	006e      	lsls	r6, r5, #1
 800069e:	0041      	lsls	r1, r0, #1
 80006a0:	0a52      	lsrs	r2, r2, #9
 80006a2:	0fec      	lsrs	r4, r5, #31
 80006a4:	0f7d      	lsrs	r5, r7, #29
 80006a6:	4315      	orrs	r5, r2
 80006a8:	0d76      	lsrs	r6, r6, #21
 80006aa:	0d49      	lsrs	r1, r1, #21
 80006ac:	0fc0      	lsrs	r0, r0, #31
 80006ae:	4682      	mov	sl, r0
 80006b0:	46ac      	mov	ip, r5
 80006b2:	00ff      	lsls	r7, r7, #3
 80006b4:	1a72      	subs	r2, r6, r1
 80006b6:	4284      	cmp	r4, r0
 80006b8:	d100      	bne.n	80006bc <__aeabi_dadd+0x40>
 80006ba:	e098      	b.n	80007ee <__aeabi_dadd+0x172>
 80006bc:	2a00      	cmp	r2, #0
 80006be:	dc00      	bgt.n	80006c2 <__aeabi_dadd+0x46>
 80006c0:	e081      	b.n	80007c6 <__aeabi_dadd+0x14a>
 80006c2:	2900      	cmp	r1, #0
 80006c4:	d100      	bne.n	80006c8 <__aeabi_dadd+0x4c>
 80006c6:	e0b6      	b.n	8000836 <__aeabi_dadd+0x1ba>
 80006c8:	49c9      	ldr	r1, [pc, #804]	; (80009f0 <__aeabi_dadd+0x374>)
 80006ca:	428e      	cmp	r6, r1
 80006cc:	d100      	bne.n	80006d0 <__aeabi_dadd+0x54>
 80006ce:	e172      	b.n	80009b6 <__aeabi_dadd+0x33a>
 80006d0:	2180      	movs	r1, #128	; 0x80
 80006d2:	0028      	movs	r0, r5
 80006d4:	0409      	lsls	r1, r1, #16
 80006d6:	4308      	orrs	r0, r1
 80006d8:	4684      	mov	ip, r0
 80006da:	2a38      	cmp	r2, #56	; 0x38
 80006dc:	dd00      	ble.n	80006e0 <__aeabi_dadd+0x64>
 80006de:	e15e      	b.n	800099e <__aeabi_dadd+0x322>
 80006e0:	2a1f      	cmp	r2, #31
 80006e2:	dd00      	ble.n	80006e6 <__aeabi_dadd+0x6a>
 80006e4:	e1ee      	b.n	8000ac4 <__aeabi_dadd+0x448>
 80006e6:	2020      	movs	r0, #32
 80006e8:	0039      	movs	r1, r7
 80006ea:	4665      	mov	r5, ip
 80006ec:	1a80      	subs	r0, r0, r2
 80006ee:	4087      	lsls	r7, r0
 80006f0:	40d1      	lsrs	r1, r2
 80006f2:	4085      	lsls	r5, r0
 80006f4:	430d      	orrs	r5, r1
 80006f6:	0039      	movs	r1, r7
 80006f8:	1e4f      	subs	r7, r1, #1
 80006fa:	41b9      	sbcs	r1, r7
 80006fc:	4667      	mov	r7, ip
 80006fe:	40d7      	lsrs	r7, r2
 8000700:	4329      	orrs	r1, r5
 8000702:	1bdb      	subs	r3, r3, r7
 8000704:	464a      	mov	r2, r9
 8000706:	1a55      	subs	r5, r2, r1
 8000708:	45a9      	cmp	r9, r5
 800070a:	4189      	sbcs	r1, r1
 800070c:	4249      	negs	r1, r1
 800070e:	1a5b      	subs	r3, r3, r1
 8000710:	4698      	mov	r8, r3
 8000712:	4643      	mov	r3, r8
 8000714:	021b      	lsls	r3, r3, #8
 8000716:	d400      	bmi.n	800071a <__aeabi_dadd+0x9e>
 8000718:	e0cc      	b.n	80008b4 <__aeabi_dadd+0x238>
 800071a:	4643      	mov	r3, r8
 800071c:	025b      	lsls	r3, r3, #9
 800071e:	0a5b      	lsrs	r3, r3, #9
 8000720:	4698      	mov	r8, r3
 8000722:	4643      	mov	r3, r8
 8000724:	2b00      	cmp	r3, #0
 8000726:	d100      	bne.n	800072a <__aeabi_dadd+0xae>
 8000728:	e12c      	b.n	8000984 <__aeabi_dadd+0x308>
 800072a:	4640      	mov	r0, r8
 800072c:	f000 fe34 	bl	8001398 <__clzsi2>
 8000730:	0001      	movs	r1, r0
 8000732:	3908      	subs	r1, #8
 8000734:	2220      	movs	r2, #32
 8000736:	0028      	movs	r0, r5
 8000738:	4643      	mov	r3, r8
 800073a:	1a52      	subs	r2, r2, r1
 800073c:	408b      	lsls	r3, r1
 800073e:	40d0      	lsrs	r0, r2
 8000740:	408d      	lsls	r5, r1
 8000742:	4303      	orrs	r3, r0
 8000744:	428e      	cmp	r6, r1
 8000746:	dd00      	ble.n	800074a <__aeabi_dadd+0xce>
 8000748:	e117      	b.n	800097a <__aeabi_dadd+0x2fe>
 800074a:	1b8e      	subs	r6, r1, r6
 800074c:	1c72      	adds	r2, r6, #1
 800074e:	2a1f      	cmp	r2, #31
 8000750:	dd00      	ble.n	8000754 <__aeabi_dadd+0xd8>
 8000752:	e1a7      	b.n	8000aa4 <__aeabi_dadd+0x428>
 8000754:	2120      	movs	r1, #32
 8000756:	0018      	movs	r0, r3
 8000758:	002e      	movs	r6, r5
 800075a:	1a89      	subs	r1, r1, r2
 800075c:	408d      	lsls	r5, r1
 800075e:	4088      	lsls	r0, r1
 8000760:	40d6      	lsrs	r6, r2
 8000762:	40d3      	lsrs	r3, r2
 8000764:	1e69      	subs	r1, r5, #1
 8000766:	418d      	sbcs	r5, r1
 8000768:	4330      	orrs	r0, r6
 800076a:	4698      	mov	r8, r3
 800076c:	2600      	movs	r6, #0
 800076e:	4305      	orrs	r5, r0
 8000770:	076b      	lsls	r3, r5, #29
 8000772:	d009      	beq.n	8000788 <__aeabi_dadd+0x10c>
 8000774:	230f      	movs	r3, #15
 8000776:	402b      	ands	r3, r5
 8000778:	2b04      	cmp	r3, #4
 800077a:	d005      	beq.n	8000788 <__aeabi_dadd+0x10c>
 800077c:	1d2b      	adds	r3, r5, #4
 800077e:	42ab      	cmp	r3, r5
 8000780:	41ad      	sbcs	r5, r5
 8000782:	426d      	negs	r5, r5
 8000784:	44a8      	add	r8, r5
 8000786:	001d      	movs	r5, r3
 8000788:	4643      	mov	r3, r8
 800078a:	021b      	lsls	r3, r3, #8
 800078c:	d400      	bmi.n	8000790 <__aeabi_dadd+0x114>
 800078e:	e094      	b.n	80008ba <__aeabi_dadd+0x23e>
 8000790:	4b97      	ldr	r3, [pc, #604]	; (80009f0 <__aeabi_dadd+0x374>)
 8000792:	1c72      	adds	r2, r6, #1
 8000794:	429a      	cmp	r2, r3
 8000796:	d100      	bne.n	800079a <__aeabi_dadd+0x11e>
 8000798:	e09d      	b.n	80008d6 <__aeabi_dadd+0x25a>
 800079a:	4641      	mov	r1, r8
 800079c:	4b95      	ldr	r3, [pc, #596]	; (80009f4 <__aeabi_dadd+0x378>)
 800079e:	08ed      	lsrs	r5, r5, #3
 80007a0:	4019      	ands	r1, r3
 80007a2:	000b      	movs	r3, r1
 80007a4:	0552      	lsls	r2, r2, #21
 80007a6:	0749      	lsls	r1, r1, #29
 80007a8:	025b      	lsls	r3, r3, #9
 80007aa:	4329      	orrs	r1, r5
 80007ac:	0b1b      	lsrs	r3, r3, #12
 80007ae:	0d52      	lsrs	r2, r2, #21
 80007b0:	0512      	lsls	r2, r2, #20
 80007b2:	4313      	orrs	r3, r2
 80007b4:	07e4      	lsls	r4, r4, #31
 80007b6:	4323      	orrs	r3, r4
 80007b8:	0008      	movs	r0, r1
 80007ba:	0019      	movs	r1, r3
 80007bc:	bce0      	pop	{r5, r6, r7}
 80007be:	46ba      	mov	sl, r7
 80007c0:	46b1      	mov	r9, r6
 80007c2:	46a8      	mov	r8, r5
 80007c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007c6:	2a00      	cmp	r2, #0
 80007c8:	d043      	beq.n	8000852 <__aeabi_dadd+0x1d6>
 80007ca:	1b8a      	subs	r2, r1, r6
 80007cc:	2e00      	cmp	r6, #0
 80007ce:	d000      	beq.n	80007d2 <__aeabi_dadd+0x156>
 80007d0:	e12a      	b.n	8000a28 <__aeabi_dadd+0x3ac>
 80007d2:	464c      	mov	r4, r9
 80007d4:	431c      	orrs	r4, r3
 80007d6:	d100      	bne.n	80007da <__aeabi_dadd+0x15e>
 80007d8:	e1d1      	b.n	8000b7e <__aeabi_dadd+0x502>
 80007da:	1e54      	subs	r4, r2, #1
 80007dc:	2a01      	cmp	r2, #1
 80007de:	d100      	bne.n	80007e2 <__aeabi_dadd+0x166>
 80007e0:	e21f      	b.n	8000c22 <__aeabi_dadd+0x5a6>
 80007e2:	4d83      	ldr	r5, [pc, #524]	; (80009f0 <__aeabi_dadd+0x374>)
 80007e4:	42aa      	cmp	r2, r5
 80007e6:	d100      	bne.n	80007ea <__aeabi_dadd+0x16e>
 80007e8:	e272      	b.n	8000cd0 <__aeabi_dadd+0x654>
 80007ea:	0022      	movs	r2, r4
 80007ec:	e123      	b.n	8000a36 <__aeabi_dadd+0x3ba>
 80007ee:	2a00      	cmp	r2, #0
 80007f0:	dc00      	bgt.n	80007f4 <__aeabi_dadd+0x178>
 80007f2:	e098      	b.n	8000926 <__aeabi_dadd+0x2aa>
 80007f4:	2900      	cmp	r1, #0
 80007f6:	d042      	beq.n	800087e <__aeabi_dadd+0x202>
 80007f8:	497d      	ldr	r1, [pc, #500]	; (80009f0 <__aeabi_dadd+0x374>)
 80007fa:	428e      	cmp	r6, r1
 80007fc:	d100      	bne.n	8000800 <__aeabi_dadd+0x184>
 80007fe:	e0da      	b.n	80009b6 <__aeabi_dadd+0x33a>
 8000800:	2180      	movs	r1, #128	; 0x80
 8000802:	0028      	movs	r0, r5
 8000804:	0409      	lsls	r1, r1, #16
 8000806:	4308      	orrs	r0, r1
 8000808:	4684      	mov	ip, r0
 800080a:	2a38      	cmp	r2, #56	; 0x38
 800080c:	dd00      	ble.n	8000810 <__aeabi_dadd+0x194>
 800080e:	e129      	b.n	8000a64 <__aeabi_dadd+0x3e8>
 8000810:	2a1f      	cmp	r2, #31
 8000812:	dc00      	bgt.n	8000816 <__aeabi_dadd+0x19a>
 8000814:	e187      	b.n	8000b26 <__aeabi_dadd+0x4aa>
 8000816:	0011      	movs	r1, r2
 8000818:	4665      	mov	r5, ip
 800081a:	3920      	subs	r1, #32
 800081c:	40cd      	lsrs	r5, r1
 800081e:	2a20      	cmp	r2, #32
 8000820:	d004      	beq.n	800082c <__aeabi_dadd+0x1b0>
 8000822:	2040      	movs	r0, #64	; 0x40
 8000824:	4661      	mov	r1, ip
 8000826:	1a82      	subs	r2, r0, r2
 8000828:	4091      	lsls	r1, r2
 800082a:	430f      	orrs	r7, r1
 800082c:	0039      	movs	r1, r7
 800082e:	1e4f      	subs	r7, r1, #1
 8000830:	41b9      	sbcs	r1, r7
 8000832:	430d      	orrs	r5, r1
 8000834:	e11b      	b.n	8000a6e <__aeabi_dadd+0x3f2>
 8000836:	0029      	movs	r1, r5
 8000838:	4339      	orrs	r1, r7
 800083a:	d100      	bne.n	800083e <__aeabi_dadd+0x1c2>
 800083c:	e0b5      	b.n	80009aa <__aeabi_dadd+0x32e>
 800083e:	1e51      	subs	r1, r2, #1
 8000840:	2a01      	cmp	r2, #1
 8000842:	d100      	bne.n	8000846 <__aeabi_dadd+0x1ca>
 8000844:	e1ab      	b.n	8000b9e <__aeabi_dadd+0x522>
 8000846:	486a      	ldr	r0, [pc, #424]	; (80009f0 <__aeabi_dadd+0x374>)
 8000848:	4282      	cmp	r2, r0
 800084a:	d100      	bne.n	800084e <__aeabi_dadd+0x1d2>
 800084c:	e1b2      	b.n	8000bb4 <__aeabi_dadd+0x538>
 800084e:	000a      	movs	r2, r1
 8000850:	e743      	b.n	80006da <__aeabi_dadd+0x5e>
 8000852:	4969      	ldr	r1, [pc, #420]	; (80009f8 <__aeabi_dadd+0x37c>)
 8000854:	1c75      	adds	r5, r6, #1
 8000856:	420d      	tst	r5, r1
 8000858:	d000      	beq.n	800085c <__aeabi_dadd+0x1e0>
 800085a:	e0cf      	b.n	80009fc <__aeabi_dadd+0x380>
 800085c:	2e00      	cmp	r6, #0
 800085e:	d000      	beq.n	8000862 <__aeabi_dadd+0x1e6>
 8000860:	e193      	b.n	8000b8a <__aeabi_dadd+0x50e>
 8000862:	4649      	mov	r1, r9
 8000864:	4319      	orrs	r1, r3
 8000866:	d100      	bne.n	800086a <__aeabi_dadd+0x1ee>
 8000868:	e1d1      	b.n	8000c0e <__aeabi_dadd+0x592>
 800086a:	4661      	mov	r1, ip
 800086c:	4339      	orrs	r1, r7
 800086e:	d000      	beq.n	8000872 <__aeabi_dadd+0x1f6>
 8000870:	e1e3      	b.n	8000c3a <__aeabi_dadd+0x5be>
 8000872:	4649      	mov	r1, r9
 8000874:	0758      	lsls	r0, r3, #29
 8000876:	08c9      	lsrs	r1, r1, #3
 8000878:	4301      	orrs	r1, r0
 800087a:	08db      	lsrs	r3, r3, #3
 800087c:	e026      	b.n	80008cc <__aeabi_dadd+0x250>
 800087e:	0029      	movs	r1, r5
 8000880:	4339      	orrs	r1, r7
 8000882:	d100      	bne.n	8000886 <__aeabi_dadd+0x20a>
 8000884:	e091      	b.n	80009aa <__aeabi_dadd+0x32e>
 8000886:	1e51      	subs	r1, r2, #1
 8000888:	2a01      	cmp	r2, #1
 800088a:	d005      	beq.n	8000898 <__aeabi_dadd+0x21c>
 800088c:	4858      	ldr	r0, [pc, #352]	; (80009f0 <__aeabi_dadd+0x374>)
 800088e:	4282      	cmp	r2, r0
 8000890:	d100      	bne.n	8000894 <__aeabi_dadd+0x218>
 8000892:	e18f      	b.n	8000bb4 <__aeabi_dadd+0x538>
 8000894:	000a      	movs	r2, r1
 8000896:	e7b8      	b.n	800080a <__aeabi_dadd+0x18e>
 8000898:	003d      	movs	r5, r7
 800089a:	444d      	add	r5, r9
 800089c:	454d      	cmp	r5, r9
 800089e:	4189      	sbcs	r1, r1
 80008a0:	4463      	add	r3, ip
 80008a2:	4698      	mov	r8, r3
 80008a4:	4249      	negs	r1, r1
 80008a6:	4488      	add	r8, r1
 80008a8:	4643      	mov	r3, r8
 80008aa:	2602      	movs	r6, #2
 80008ac:	021b      	lsls	r3, r3, #8
 80008ae:	d500      	bpl.n	80008b2 <__aeabi_dadd+0x236>
 80008b0:	e0eb      	b.n	8000a8a <__aeabi_dadd+0x40e>
 80008b2:	3e01      	subs	r6, #1
 80008b4:	076b      	lsls	r3, r5, #29
 80008b6:	d000      	beq.n	80008ba <__aeabi_dadd+0x23e>
 80008b8:	e75c      	b.n	8000774 <__aeabi_dadd+0xf8>
 80008ba:	4643      	mov	r3, r8
 80008bc:	08e9      	lsrs	r1, r5, #3
 80008be:	075a      	lsls	r2, r3, #29
 80008c0:	4311      	orrs	r1, r2
 80008c2:	0032      	movs	r2, r6
 80008c4:	08db      	lsrs	r3, r3, #3
 80008c6:	484a      	ldr	r0, [pc, #296]	; (80009f0 <__aeabi_dadd+0x374>)
 80008c8:	4282      	cmp	r2, r0
 80008ca:	d021      	beq.n	8000910 <__aeabi_dadd+0x294>
 80008cc:	031b      	lsls	r3, r3, #12
 80008ce:	0552      	lsls	r2, r2, #21
 80008d0:	0b1b      	lsrs	r3, r3, #12
 80008d2:	0d52      	lsrs	r2, r2, #21
 80008d4:	e76c      	b.n	80007b0 <__aeabi_dadd+0x134>
 80008d6:	2300      	movs	r3, #0
 80008d8:	2100      	movs	r1, #0
 80008da:	e769      	b.n	80007b0 <__aeabi_dadd+0x134>
 80008dc:	002a      	movs	r2, r5
 80008de:	433a      	orrs	r2, r7
 80008e0:	d069      	beq.n	80009b6 <__aeabi_dadd+0x33a>
 80008e2:	464a      	mov	r2, r9
 80008e4:	0758      	lsls	r0, r3, #29
 80008e6:	08d1      	lsrs	r1, r2, #3
 80008e8:	08da      	lsrs	r2, r3, #3
 80008ea:	2380      	movs	r3, #128	; 0x80
 80008ec:	031b      	lsls	r3, r3, #12
 80008ee:	4308      	orrs	r0, r1
 80008f0:	421a      	tst	r2, r3
 80008f2:	d007      	beq.n	8000904 <__aeabi_dadd+0x288>
 80008f4:	0029      	movs	r1, r5
 80008f6:	08ed      	lsrs	r5, r5, #3
 80008f8:	421d      	tst	r5, r3
 80008fa:	d103      	bne.n	8000904 <__aeabi_dadd+0x288>
 80008fc:	002a      	movs	r2, r5
 80008fe:	08ff      	lsrs	r7, r7, #3
 8000900:	0748      	lsls	r0, r1, #29
 8000902:	4338      	orrs	r0, r7
 8000904:	0f43      	lsrs	r3, r0, #29
 8000906:	00c1      	lsls	r1, r0, #3
 8000908:	075b      	lsls	r3, r3, #29
 800090a:	08c9      	lsrs	r1, r1, #3
 800090c:	4319      	orrs	r1, r3
 800090e:	0013      	movs	r3, r2
 8000910:	000a      	movs	r2, r1
 8000912:	431a      	orrs	r2, r3
 8000914:	d100      	bne.n	8000918 <__aeabi_dadd+0x29c>
 8000916:	e213      	b.n	8000d40 <__aeabi_dadd+0x6c4>
 8000918:	2280      	movs	r2, #128	; 0x80
 800091a:	0312      	lsls	r2, r2, #12
 800091c:	4313      	orrs	r3, r2
 800091e:	031b      	lsls	r3, r3, #12
 8000920:	4a33      	ldr	r2, [pc, #204]	; (80009f0 <__aeabi_dadd+0x374>)
 8000922:	0b1b      	lsrs	r3, r3, #12
 8000924:	e744      	b.n	80007b0 <__aeabi_dadd+0x134>
 8000926:	2a00      	cmp	r2, #0
 8000928:	d04b      	beq.n	80009c2 <__aeabi_dadd+0x346>
 800092a:	1b8a      	subs	r2, r1, r6
 800092c:	2e00      	cmp	r6, #0
 800092e:	d100      	bne.n	8000932 <__aeabi_dadd+0x2b6>
 8000930:	e0e7      	b.n	8000b02 <__aeabi_dadd+0x486>
 8000932:	482f      	ldr	r0, [pc, #188]	; (80009f0 <__aeabi_dadd+0x374>)
 8000934:	4281      	cmp	r1, r0
 8000936:	d100      	bne.n	800093a <__aeabi_dadd+0x2be>
 8000938:	e195      	b.n	8000c66 <__aeabi_dadd+0x5ea>
 800093a:	2080      	movs	r0, #128	; 0x80
 800093c:	0400      	lsls	r0, r0, #16
 800093e:	4303      	orrs	r3, r0
 8000940:	2a38      	cmp	r2, #56	; 0x38
 8000942:	dd00      	ble.n	8000946 <__aeabi_dadd+0x2ca>
 8000944:	e143      	b.n	8000bce <__aeabi_dadd+0x552>
 8000946:	2a1f      	cmp	r2, #31
 8000948:	dd00      	ble.n	800094c <__aeabi_dadd+0x2d0>
 800094a:	e1db      	b.n	8000d04 <__aeabi_dadd+0x688>
 800094c:	2020      	movs	r0, #32
 800094e:	001d      	movs	r5, r3
 8000950:	464e      	mov	r6, r9
 8000952:	1a80      	subs	r0, r0, r2
 8000954:	4085      	lsls	r5, r0
 8000956:	40d6      	lsrs	r6, r2
 8000958:	4335      	orrs	r5, r6
 800095a:	464e      	mov	r6, r9
 800095c:	4086      	lsls	r6, r0
 800095e:	0030      	movs	r0, r6
 8000960:	40d3      	lsrs	r3, r2
 8000962:	1e46      	subs	r6, r0, #1
 8000964:	41b0      	sbcs	r0, r6
 8000966:	449c      	add	ip, r3
 8000968:	4305      	orrs	r5, r0
 800096a:	19ed      	adds	r5, r5, r7
 800096c:	42bd      	cmp	r5, r7
 800096e:	419b      	sbcs	r3, r3
 8000970:	425b      	negs	r3, r3
 8000972:	4463      	add	r3, ip
 8000974:	4698      	mov	r8, r3
 8000976:	000e      	movs	r6, r1
 8000978:	e07f      	b.n	8000a7a <__aeabi_dadd+0x3fe>
 800097a:	4a1e      	ldr	r2, [pc, #120]	; (80009f4 <__aeabi_dadd+0x378>)
 800097c:	1a76      	subs	r6, r6, r1
 800097e:	4013      	ands	r3, r2
 8000980:	4698      	mov	r8, r3
 8000982:	e6f5      	b.n	8000770 <__aeabi_dadd+0xf4>
 8000984:	0028      	movs	r0, r5
 8000986:	f000 fd07 	bl	8001398 <__clzsi2>
 800098a:	0001      	movs	r1, r0
 800098c:	3118      	adds	r1, #24
 800098e:	291f      	cmp	r1, #31
 8000990:	dc00      	bgt.n	8000994 <__aeabi_dadd+0x318>
 8000992:	e6cf      	b.n	8000734 <__aeabi_dadd+0xb8>
 8000994:	002b      	movs	r3, r5
 8000996:	3808      	subs	r0, #8
 8000998:	4083      	lsls	r3, r0
 800099a:	2500      	movs	r5, #0
 800099c:	e6d2      	b.n	8000744 <__aeabi_dadd+0xc8>
 800099e:	4662      	mov	r2, ip
 80009a0:	433a      	orrs	r2, r7
 80009a2:	0011      	movs	r1, r2
 80009a4:	1e4f      	subs	r7, r1, #1
 80009a6:	41b9      	sbcs	r1, r7
 80009a8:	e6ac      	b.n	8000704 <__aeabi_dadd+0x88>
 80009aa:	4649      	mov	r1, r9
 80009ac:	0758      	lsls	r0, r3, #29
 80009ae:	08c9      	lsrs	r1, r1, #3
 80009b0:	4301      	orrs	r1, r0
 80009b2:	08db      	lsrs	r3, r3, #3
 80009b4:	e787      	b.n	80008c6 <__aeabi_dadd+0x24a>
 80009b6:	4649      	mov	r1, r9
 80009b8:	075a      	lsls	r2, r3, #29
 80009ba:	08c9      	lsrs	r1, r1, #3
 80009bc:	4311      	orrs	r1, r2
 80009be:	08db      	lsrs	r3, r3, #3
 80009c0:	e7a6      	b.n	8000910 <__aeabi_dadd+0x294>
 80009c2:	490d      	ldr	r1, [pc, #52]	; (80009f8 <__aeabi_dadd+0x37c>)
 80009c4:	1c70      	adds	r0, r6, #1
 80009c6:	4208      	tst	r0, r1
 80009c8:	d000      	beq.n	80009cc <__aeabi_dadd+0x350>
 80009ca:	e0bb      	b.n	8000b44 <__aeabi_dadd+0x4c8>
 80009cc:	2e00      	cmp	r6, #0
 80009ce:	d000      	beq.n	80009d2 <__aeabi_dadd+0x356>
 80009d0:	e114      	b.n	8000bfc <__aeabi_dadd+0x580>
 80009d2:	4649      	mov	r1, r9
 80009d4:	4319      	orrs	r1, r3
 80009d6:	d100      	bne.n	80009da <__aeabi_dadd+0x35e>
 80009d8:	e175      	b.n	8000cc6 <__aeabi_dadd+0x64a>
 80009da:	0029      	movs	r1, r5
 80009dc:	4339      	orrs	r1, r7
 80009de:	d000      	beq.n	80009e2 <__aeabi_dadd+0x366>
 80009e0:	e17e      	b.n	8000ce0 <__aeabi_dadd+0x664>
 80009e2:	4649      	mov	r1, r9
 80009e4:	0758      	lsls	r0, r3, #29
 80009e6:	08c9      	lsrs	r1, r1, #3
 80009e8:	4301      	orrs	r1, r0
 80009ea:	08db      	lsrs	r3, r3, #3
 80009ec:	e76e      	b.n	80008cc <__aeabi_dadd+0x250>
 80009ee:	46c0      	nop			; (mov r8, r8)
 80009f0:	000007ff 	.word	0x000007ff
 80009f4:	ff7fffff 	.word	0xff7fffff
 80009f8:	000007fe 	.word	0x000007fe
 80009fc:	4649      	mov	r1, r9
 80009fe:	1bcd      	subs	r5, r1, r7
 8000a00:	4661      	mov	r1, ip
 8000a02:	1a58      	subs	r0, r3, r1
 8000a04:	45a9      	cmp	r9, r5
 8000a06:	4189      	sbcs	r1, r1
 8000a08:	4249      	negs	r1, r1
 8000a0a:	4688      	mov	r8, r1
 8000a0c:	0001      	movs	r1, r0
 8000a0e:	4640      	mov	r0, r8
 8000a10:	1a09      	subs	r1, r1, r0
 8000a12:	4688      	mov	r8, r1
 8000a14:	0209      	lsls	r1, r1, #8
 8000a16:	d500      	bpl.n	8000a1a <__aeabi_dadd+0x39e>
 8000a18:	e0a6      	b.n	8000b68 <__aeabi_dadd+0x4ec>
 8000a1a:	4641      	mov	r1, r8
 8000a1c:	4329      	orrs	r1, r5
 8000a1e:	d000      	beq.n	8000a22 <__aeabi_dadd+0x3a6>
 8000a20:	e67f      	b.n	8000722 <__aeabi_dadd+0xa6>
 8000a22:	2300      	movs	r3, #0
 8000a24:	2400      	movs	r4, #0
 8000a26:	e751      	b.n	80008cc <__aeabi_dadd+0x250>
 8000a28:	4cc7      	ldr	r4, [pc, #796]	; (8000d48 <__aeabi_dadd+0x6cc>)
 8000a2a:	42a1      	cmp	r1, r4
 8000a2c:	d100      	bne.n	8000a30 <__aeabi_dadd+0x3b4>
 8000a2e:	e0c7      	b.n	8000bc0 <__aeabi_dadd+0x544>
 8000a30:	2480      	movs	r4, #128	; 0x80
 8000a32:	0424      	lsls	r4, r4, #16
 8000a34:	4323      	orrs	r3, r4
 8000a36:	2a38      	cmp	r2, #56	; 0x38
 8000a38:	dc54      	bgt.n	8000ae4 <__aeabi_dadd+0x468>
 8000a3a:	2a1f      	cmp	r2, #31
 8000a3c:	dd00      	ble.n	8000a40 <__aeabi_dadd+0x3c4>
 8000a3e:	e0cc      	b.n	8000bda <__aeabi_dadd+0x55e>
 8000a40:	2420      	movs	r4, #32
 8000a42:	4648      	mov	r0, r9
 8000a44:	1aa4      	subs	r4, r4, r2
 8000a46:	001d      	movs	r5, r3
 8000a48:	464e      	mov	r6, r9
 8000a4a:	40a0      	lsls	r0, r4
 8000a4c:	40d6      	lsrs	r6, r2
 8000a4e:	40a5      	lsls	r5, r4
 8000a50:	0004      	movs	r4, r0
 8000a52:	40d3      	lsrs	r3, r2
 8000a54:	4662      	mov	r2, ip
 8000a56:	4335      	orrs	r5, r6
 8000a58:	1e66      	subs	r6, r4, #1
 8000a5a:	41b4      	sbcs	r4, r6
 8000a5c:	1ad3      	subs	r3, r2, r3
 8000a5e:	469c      	mov	ip, r3
 8000a60:	4325      	orrs	r5, r4
 8000a62:	e044      	b.n	8000aee <__aeabi_dadd+0x472>
 8000a64:	4662      	mov	r2, ip
 8000a66:	433a      	orrs	r2, r7
 8000a68:	0015      	movs	r5, r2
 8000a6a:	1e6f      	subs	r7, r5, #1
 8000a6c:	41bd      	sbcs	r5, r7
 8000a6e:	444d      	add	r5, r9
 8000a70:	454d      	cmp	r5, r9
 8000a72:	4189      	sbcs	r1, r1
 8000a74:	4249      	negs	r1, r1
 8000a76:	4688      	mov	r8, r1
 8000a78:	4498      	add	r8, r3
 8000a7a:	4643      	mov	r3, r8
 8000a7c:	021b      	lsls	r3, r3, #8
 8000a7e:	d400      	bmi.n	8000a82 <__aeabi_dadd+0x406>
 8000a80:	e718      	b.n	80008b4 <__aeabi_dadd+0x238>
 8000a82:	4bb1      	ldr	r3, [pc, #708]	; (8000d48 <__aeabi_dadd+0x6cc>)
 8000a84:	3601      	adds	r6, #1
 8000a86:	429e      	cmp	r6, r3
 8000a88:	d049      	beq.n	8000b1e <__aeabi_dadd+0x4a2>
 8000a8a:	4642      	mov	r2, r8
 8000a8c:	4baf      	ldr	r3, [pc, #700]	; (8000d4c <__aeabi_dadd+0x6d0>)
 8000a8e:	2101      	movs	r1, #1
 8000a90:	401a      	ands	r2, r3
 8000a92:	0013      	movs	r3, r2
 8000a94:	086a      	lsrs	r2, r5, #1
 8000a96:	400d      	ands	r5, r1
 8000a98:	4315      	orrs	r5, r2
 8000a9a:	07d9      	lsls	r1, r3, #31
 8000a9c:	085b      	lsrs	r3, r3, #1
 8000a9e:	4698      	mov	r8, r3
 8000aa0:	430d      	orrs	r5, r1
 8000aa2:	e665      	b.n	8000770 <__aeabi_dadd+0xf4>
 8000aa4:	0018      	movs	r0, r3
 8000aa6:	3e1f      	subs	r6, #31
 8000aa8:	40f0      	lsrs	r0, r6
 8000aaa:	2a20      	cmp	r2, #32
 8000aac:	d003      	beq.n	8000ab6 <__aeabi_dadd+0x43a>
 8000aae:	2140      	movs	r1, #64	; 0x40
 8000ab0:	1a8a      	subs	r2, r1, r2
 8000ab2:	4093      	lsls	r3, r2
 8000ab4:	431d      	orrs	r5, r3
 8000ab6:	1e69      	subs	r1, r5, #1
 8000ab8:	418d      	sbcs	r5, r1
 8000aba:	2300      	movs	r3, #0
 8000abc:	2600      	movs	r6, #0
 8000abe:	4698      	mov	r8, r3
 8000ac0:	4305      	orrs	r5, r0
 8000ac2:	e6f7      	b.n	80008b4 <__aeabi_dadd+0x238>
 8000ac4:	0011      	movs	r1, r2
 8000ac6:	4665      	mov	r5, ip
 8000ac8:	3920      	subs	r1, #32
 8000aca:	40cd      	lsrs	r5, r1
 8000acc:	2a20      	cmp	r2, #32
 8000ace:	d004      	beq.n	8000ada <__aeabi_dadd+0x45e>
 8000ad0:	2040      	movs	r0, #64	; 0x40
 8000ad2:	4661      	mov	r1, ip
 8000ad4:	1a82      	subs	r2, r0, r2
 8000ad6:	4091      	lsls	r1, r2
 8000ad8:	430f      	orrs	r7, r1
 8000ada:	0039      	movs	r1, r7
 8000adc:	1e4f      	subs	r7, r1, #1
 8000ade:	41b9      	sbcs	r1, r7
 8000ae0:	4329      	orrs	r1, r5
 8000ae2:	e60f      	b.n	8000704 <__aeabi_dadd+0x88>
 8000ae4:	464a      	mov	r2, r9
 8000ae6:	4313      	orrs	r3, r2
 8000ae8:	001d      	movs	r5, r3
 8000aea:	1e6b      	subs	r3, r5, #1
 8000aec:	419d      	sbcs	r5, r3
 8000aee:	1b7d      	subs	r5, r7, r5
 8000af0:	42af      	cmp	r7, r5
 8000af2:	419b      	sbcs	r3, r3
 8000af4:	4662      	mov	r2, ip
 8000af6:	425b      	negs	r3, r3
 8000af8:	1ad3      	subs	r3, r2, r3
 8000afa:	4698      	mov	r8, r3
 8000afc:	4654      	mov	r4, sl
 8000afe:	000e      	movs	r6, r1
 8000b00:	e607      	b.n	8000712 <__aeabi_dadd+0x96>
 8000b02:	4648      	mov	r0, r9
 8000b04:	4318      	orrs	r0, r3
 8000b06:	d100      	bne.n	8000b0a <__aeabi_dadd+0x48e>
 8000b08:	e0b3      	b.n	8000c72 <__aeabi_dadd+0x5f6>
 8000b0a:	1e50      	subs	r0, r2, #1
 8000b0c:	2a01      	cmp	r2, #1
 8000b0e:	d100      	bne.n	8000b12 <__aeabi_dadd+0x496>
 8000b10:	e10d      	b.n	8000d2e <__aeabi_dadd+0x6b2>
 8000b12:	4d8d      	ldr	r5, [pc, #564]	; (8000d48 <__aeabi_dadd+0x6cc>)
 8000b14:	42aa      	cmp	r2, r5
 8000b16:	d100      	bne.n	8000b1a <__aeabi_dadd+0x49e>
 8000b18:	e0a5      	b.n	8000c66 <__aeabi_dadd+0x5ea>
 8000b1a:	0002      	movs	r2, r0
 8000b1c:	e710      	b.n	8000940 <__aeabi_dadd+0x2c4>
 8000b1e:	0032      	movs	r2, r6
 8000b20:	2300      	movs	r3, #0
 8000b22:	2100      	movs	r1, #0
 8000b24:	e644      	b.n	80007b0 <__aeabi_dadd+0x134>
 8000b26:	2120      	movs	r1, #32
 8000b28:	0038      	movs	r0, r7
 8000b2a:	1a89      	subs	r1, r1, r2
 8000b2c:	4665      	mov	r5, ip
 8000b2e:	408f      	lsls	r7, r1
 8000b30:	408d      	lsls	r5, r1
 8000b32:	40d0      	lsrs	r0, r2
 8000b34:	1e79      	subs	r1, r7, #1
 8000b36:	418f      	sbcs	r7, r1
 8000b38:	4305      	orrs	r5, r0
 8000b3a:	433d      	orrs	r5, r7
 8000b3c:	4667      	mov	r7, ip
 8000b3e:	40d7      	lsrs	r7, r2
 8000b40:	19db      	adds	r3, r3, r7
 8000b42:	e794      	b.n	8000a6e <__aeabi_dadd+0x3f2>
 8000b44:	4a80      	ldr	r2, [pc, #512]	; (8000d48 <__aeabi_dadd+0x6cc>)
 8000b46:	4290      	cmp	r0, r2
 8000b48:	d100      	bne.n	8000b4c <__aeabi_dadd+0x4d0>
 8000b4a:	e0ec      	b.n	8000d26 <__aeabi_dadd+0x6aa>
 8000b4c:	0039      	movs	r1, r7
 8000b4e:	4449      	add	r1, r9
 8000b50:	4549      	cmp	r1, r9
 8000b52:	4192      	sbcs	r2, r2
 8000b54:	4463      	add	r3, ip
 8000b56:	4252      	negs	r2, r2
 8000b58:	189b      	adds	r3, r3, r2
 8000b5a:	07dd      	lsls	r5, r3, #31
 8000b5c:	0849      	lsrs	r1, r1, #1
 8000b5e:	085b      	lsrs	r3, r3, #1
 8000b60:	4698      	mov	r8, r3
 8000b62:	0006      	movs	r6, r0
 8000b64:	430d      	orrs	r5, r1
 8000b66:	e6a5      	b.n	80008b4 <__aeabi_dadd+0x238>
 8000b68:	464a      	mov	r2, r9
 8000b6a:	1abd      	subs	r5, r7, r2
 8000b6c:	42af      	cmp	r7, r5
 8000b6e:	4189      	sbcs	r1, r1
 8000b70:	4662      	mov	r2, ip
 8000b72:	4249      	negs	r1, r1
 8000b74:	1ad3      	subs	r3, r2, r3
 8000b76:	1a5b      	subs	r3, r3, r1
 8000b78:	4698      	mov	r8, r3
 8000b7a:	4654      	mov	r4, sl
 8000b7c:	e5d1      	b.n	8000722 <__aeabi_dadd+0xa6>
 8000b7e:	076c      	lsls	r4, r5, #29
 8000b80:	08f9      	lsrs	r1, r7, #3
 8000b82:	4321      	orrs	r1, r4
 8000b84:	08eb      	lsrs	r3, r5, #3
 8000b86:	0004      	movs	r4, r0
 8000b88:	e69d      	b.n	80008c6 <__aeabi_dadd+0x24a>
 8000b8a:	464a      	mov	r2, r9
 8000b8c:	431a      	orrs	r2, r3
 8000b8e:	d175      	bne.n	8000c7c <__aeabi_dadd+0x600>
 8000b90:	4661      	mov	r1, ip
 8000b92:	4339      	orrs	r1, r7
 8000b94:	d114      	bne.n	8000bc0 <__aeabi_dadd+0x544>
 8000b96:	2380      	movs	r3, #128	; 0x80
 8000b98:	2400      	movs	r4, #0
 8000b9a:	031b      	lsls	r3, r3, #12
 8000b9c:	e6bc      	b.n	8000918 <__aeabi_dadd+0x29c>
 8000b9e:	464a      	mov	r2, r9
 8000ba0:	1bd5      	subs	r5, r2, r7
 8000ba2:	45a9      	cmp	r9, r5
 8000ba4:	4189      	sbcs	r1, r1
 8000ba6:	4662      	mov	r2, ip
 8000ba8:	4249      	negs	r1, r1
 8000baa:	1a9b      	subs	r3, r3, r2
 8000bac:	1a5b      	subs	r3, r3, r1
 8000bae:	4698      	mov	r8, r3
 8000bb0:	2601      	movs	r6, #1
 8000bb2:	e5ae      	b.n	8000712 <__aeabi_dadd+0x96>
 8000bb4:	464a      	mov	r2, r9
 8000bb6:	08d1      	lsrs	r1, r2, #3
 8000bb8:	075a      	lsls	r2, r3, #29
 8000bba:	4311      	orrs	r1, r2
 8000bbc:	08db      	lsrs	r3, r3, #3
 8000bbe:	e6a7      	b.n	8000910 <__aeabi_dadd+0x294>
 8000bc0:	4663      	mov	r3, ip
 8000bc2:	08f9      	lsrs	r1, r7, #3
 8000bc4:	075a      	lsls	r2, r3, #29
 8000bc6:	4654      	mov	r4, sl
 8000bc8:	4311      	orrs	r1, r2
 8000bca:	08db      	lsrs	r3, r3, #3
 8000bcc:	e6a0      	b.n	8000910 <__aeabi_dadd+0x294>
 8000bce:	464a      	mov	r2, r9
 8000bd0:	4313      	orrs	r3, r2
 8000bd2:	001d      	movs	r5, r3
 8000bd4:	1e6b      	subs	r3, r5, #1
 8000bd6:	419d      	sbcs	r5, r3
 8000bd8:	e6c7      	b.n	800096a <__aeabi_dadd+0x2ee>
 8000bda:	0014      	movs	r4, r2
 8000bdc:	001e      	movs	r6, r3
 8000bde:	3c20      	subs	r4, #32
 8000be0:	40e6      	lsrs	r6, r4
 8000be2:	2a20      	cmp	r2, #32
 8000be4:	d005      	beq.n	8000bf2 <__aeabi_dadd+0x576>
 8000be6:	2440      	movs	r4, #64	; 0x40
 8000be8:	1aa2      	subs	r2, r4, r2
 8000bea:	4093      	lsls	r3, r2
 8000bec:	464a      	mov	r2, r9
 8000bee:	431a      	orrs	r2, r3
 8000bf0:	4691      	mov	r9, r2
 8000bf2:	464d      	mov	r5, r9
 8000bf4:	1e6b      	subs	r3, r5, #1
 8000bf6:	419d      	sbcs	r5, r3
 8000bf8:	4335      	orrs	r5, r6
 8000bfa:	e778      	b.n	8000aee <__aeabi_dadd+0x472>
 8000bfc:	464a      	mov	r2, r9
 8000bfe:	431a      	orrs	r2, r3
 8000c00:	d000      	beq.n	8000c04 <__aeabi_dadd+0x588>
 8000c02:	e66b      	b.n	80008dc <__aeabi_dadd+0x260>
 8000c04:	076b      	lsls	r3, r5, #29
 8000c06:	08f9      	lsrs	r1, r7, #3
 8000c08:	4319      	orrs	r1, r3
 8000c0a:	08eb      	lsrs	r3, r5, #3
 8000c0c:	e680      	b.n	8000910 <__aeabi_dadd+0x294>
 8000c0e:	4661      	mov	r1, ip
 8000c10:	4339      	orrs	r1, r7
 8000c12:	d054      	beq.n	8000cbe <__aeabi_dadd+0x642>
 8000c14:	4663      	mov	r3, ip
 8000c16:	08f9      	lsrs	r1, r7, #3
 8000c18:	075c      	lsls	r4, r3, #29
 8000c1a:	4321      	orrs	r1, r4
 8000c1c:	08db      	lsrs	r3, r3, #3
 8000c1e:	0004      	movs	r4, r0
 8000c20:	e654      	b.n	80008cc <__aeabi_dadd+0x250>
 8000c22:	464a      	mov	r2, r9
 8000c24:	1abd      	subs	r5, r7, r2
 8000c26:	42af      	cmp	r7, r5
 8000c28:	4189      	sbcs	r1, r1
 8000c2a:	4662      	mov	r2, ip
 8000c2c:	4249      	negs	r1, r1
 8000c2e:	1ad3      	subs	r3, r2, r3
 8000c30:	1a5b      	subs	r3, r3, r1
 8000c32:	4698      	mov	r8, r3
 8000c34:	0004      	movs	r4, r0
 8000c36:	2601      	movs	r6, #1
 8000c38:	e56b      	b.n	8000712 <__aeabi_dadd+0x96>
 8000c3a:	464a      	mov	r2, r9
 8000c3c:	1bd5      	subs	r5, r2, r7
 8000c3e:	45a9      	cmp	r9, r5
 8000c40:	4189      	sbcs	r1, r1
 8000c42:	4662      	mov	r2, ip
 8000c44:	4249      	negs	r1, r1
 8000c46:	1a9a      	subs	r2, r3, r2
 8000c48:	1a52      	subs	r2, r2, r1
 8000c4a:	4690      	mov	r8, r2
 8000c4c:	0212      	lsls	r2, r2, #8
 8000c4e:	d532      	bpl.n	8000cb6 <__aeabi_dadd+0x63a>
 8000c50:	464a      	mov	r2, r9
 8000c52:	1abd      	subs	r5, r7, r2
 8000c54:	42af      	cmp	r7, r5
 8000c56:	4189      	sbcs	r1, r1
 8000c58:	4662      	mov	r2, ip
 8000c5a:	4249      	negs	r1, r1
 8000c5c:	1ad3      	subs	r3, r2, r3
 8000c5e:	1a5b      	subs	r3, r3, r1
 8000c60:	4698      	mov	r8, r3
 8000c62:	0004      	movs	r4, r0
 8000c64:	e584      	b.n	8000770 <__aeabi_dadd+0xf4>
 8000c66:	4663      	mov	r3, ip
 8000c68:	08f9      	lsrs	r1, r7, #3
 8000c6a:	075a      	lsls	r2, r3, #29
 8000c6c:	4311      	orrs	r1, r2
 8000c6e:	08db      	lsrs	r3, r3, #3
 8000c70:	e64e      	b.n	8000910 <__aeabi_dadd+0x294>
 8000c72:	08f9      	lsrs	r1, r7, #3
 8000c74:	0768      	lsls	r0, r5, #29
 8000c76:	4301      	orrs	r1, r0
 8000c78:	08eb      	lsrs	r3, r5, #3
 8000c7a:	e624      	b.n	80008c6 <__aeabi_dadd+0x24a>
 8000c7c:	4662      	mov	r2, ip
 8000c7e:	433a      	orrs	r2, r7
 8000c80:	d100      	bne.n	8000c84 <__aeabi_dadd+0x608>
 8000c82:	e698      	b.n	80009b6 <__aeabi_dadd+0x33a>
 8000c84:	464a      	mov	r2, r9
 8000c86:	08d1      	lsrs	r1, r2, #3
 8000c88:	075a      	lsls	r2, r3, #29
 8000c8a:	4311      	orrs	r1, r2
 8000c8c:	08da      	lsrs	r2, r3, #3
 8000c8e:	2380      	movs	r3, #128	; 0x80
 8000c90:	031b      	lsls	r3, r3, #12
 8000c92:	421a      	tst	r2, r3
 8000c94:	d008      	beq.n	8000ca8 <__aeabi_dadd+0x62c>
 8000c96:	4660      	mov	r0, ip
 8000c98:	08c5      	lsrs	r5, r0, #3
 8000c9a:	421d      	tst	r5, r3
 8000c9c:	d104      	bne.n	8000ca8 <__aeabi_dadd+0x62c>
 8000c9e:	4654      	mov	r4, sl
 8000ca0:	002a      	movs	r2, r5
 8000ca2:	08f9      	lsrs	r1, r7, #3
 8000ca4:	0743      	lsls	r3, r0, #29
 8000ca6:	4319      	orrs	r1, r3
 8000ca8:	0f4b      	lsrs	r3, r1, #29
 8000caa:	00c9      	lsls	r1, r1, #3
 8000cac:	075b      	lsls	r3, r3, #29
 8000cae:	08c9      	lsrs	r1, r1, #3
 8000cb0:	4319      	orrs	r1, r3
 8000cb2:	0013      	movs	r3, r2
 8000cb4:	e62c      	b.n	8000910 <__aeabi_dadd+0x294>
 8000cb6:	4641      	mov	r1, r8
 8000cb8:	4329      	orrs	r1, r5
 8000cba:	d000      	beq.n	8000cbe <__aeabi_dadd+0x642>
 8000cbc:	e5fa      	b.n	80008b4 <__aeabi_dadd+0x238>
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	000a      	movs	r2, r1
 8000cc2:	2400      	movs	r4, #0
 8000cc4:	e602      	b.n	80008cc <__aeabi_dadd+0x250>
 8000cc6:	076b      	lsls	r3, r5, #29
 8000cc8:	08f9      	lsrs	r1, r7, #3
 8000cca:	4319      	orrs	r1, r3
 8000ccc:	08eb      	lsrs	r3, r5, #3
 8000cce:	e5fd      	b.n	80008cc <__aeabi_dadd+0x250>
 8000cd0:	4663      	mov	r3, ip
 8000cd2:	08f9      	lsrs	r1, r7, #3
 8000cd4:	075b      	lsls	r3, r3, #29
 8000cd6:	4319      	orrs	r1, r3
 8000cd8:	4663      	mov	r3, ip
 8000cda:	0004      	movs	r4, r0
 8000cdc:	08db      	lsrs	r3, r3, #3
 8000cde:	e617      	b.n	8000910 <__aeabi_dadd+0x294>
 8000ce0:	003d      	movs	r5, r7
 8000ce2:	444d      	add	r5, r9
 8000ce4:	4463      	add	r3, ip
 8000ce6:	454d      	cmp	r5, r9
 8000ce8:	4189      	sbcs	r1, r1
 8000cea:	4698      	mov	r8, r3
 8000cec:	4249      	negs	r1, r1
 8000cee:	4488      	add	r8, r1
 8000cf0:	4643      	mov	r3, r8
 8000cf2:	021b      	lsls	r3, r3, #8
 8000cf4:	d400      	bmi.n	8000cf8 <__aeabi_dadd+0x67c>
 8000cf6:	e5dd      	b.n	80008b4 <__aeabi_dadd+0x238>
 8000cf8:	4642      	mov	r2, r8
 8000cfa:	4b14      	ldr	r3, [pc, #80]	; (8000d4c <__aeabi_dadd+0x6d0>)
 8000cfc:	2601      	movs	r6, #1
 8000cfe:	401a      	ands	r2, r3
 8000d00:	4690      	mov	r8, r2
 8000d02:	e5d7      	b.n	80008b4 <__aeabi_dadd+0x238>
 8000d04:	0010      	movs	r0, r2
 8000d06:	001e      	movs	r6, r3
 8000d08:	3820      	subs	r0, #32
 8000d0a:	40c6      	lsrs	r6, r0
 8000d0c:	2a20      	cmp	r2, #32
 8000d0e:	d005      	beq.n	8000d1c <__aeabi_dadd+0x6a0>
 8000d10:	2040      	movs	r0, #64	; 0x40
 8000d12:	1a82      	subs	r2, r0, r2
 8000d14:	4093      	lsls	r3, r2
 8000d16:	464a      	mov	r2, r9
 8000d18:	431a      	orrs	r2, r3
 8000d1a:	4691      	mov	r9, r2
 8000d1c:	464d      	mov	r5, r9
 8000d1e:	1e6b      	subs	r3, r5, #1
 8000d20:	419d      	sbcs	r5, r3
 8000d22:	4335      	orrs	r5, r6
 8000d24:	e621      	b.n	800096a <__aeabi_dadd+0x2ee>
 8000d26:	0002      	movs	r2, r0
 8000d28:	2300      	movs	r3, #0
 8000d2a:	2100      	movs	r1, #0
 8000d2c:	e540      	b.n	80007b0 <__aeabi_dadd+0x134>
 8000d2e:	464a      	mov	r2, r9
 8000d30:	19d5      	adds	r5, r2, r7
 8000d32:	42bd      	cmp	r5, r7
 8000d34:	4189      	sbcs	r1, r1
 8000d36:	4463      	add	r3, ip
 8000d38:	4698      	mov	r8, r3
 8000d3a:	4249      	negs	r1, r1
 8000d3c:	4488      	add	r8, r1
 8000d3e:	e5b3      	b.n	80008a8 <__aeabi_dadd+0x22c>
 8000d40:	2100      	movs	r1, #0
 8000d42:	4a01      	ldr	r2, [pc, #4]	; (8000d48 <__aeabi_dadd+0x6cc>)
 8000d44:	000b      	movs	r3, r1
 8000d46:	e533      	b.n	80007b0 <__aeabi_dadd+0x134>
 8000d48:	000007ff 	.word	0x000007ff
 8000d4c:	ff7fffff 	.word	0xff7fffff

08000d50 <__aeabi_dmul>:
 8000d50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d52:	4657      	mov	r7, sl
 8000d54:	464e      	mov	r6, r9
 8000d56:	4645      	mov	r5, r8
 8000d58:	46de      	mov	lr, fp
 8000d5a:	b5e0      	push	{r5, r6, r7, lr}
 8000d5c:	4698      	mov	r8, r3
 8000d5e:	030c      	lsls	r4, r1, #12
 8000d60:	004b      	lsls	r3, r1, #1
 8000d62:	0006      	movs	r6, r0
 8000d64:	4692      	mov	sl, r2
 8000d66:	b087      	sub	sp, #28
 8000d68:	0b24      	lsrs	r4, r4, #12
 8000d6a:	0d5b      	lsrs	r3, r3, #21
 8000d6c:	0fcf      	lsrs	r7, r1, #31
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d06c      	beq.n	8000e4c <__aeabi_dmul+0xfc>
 8000d72:	4add      	ldr	r2, [pc, #884]	; (80010e8 <__aeabi_dmul+0x398>)
 8000d74:	4293      	cmp	r3, r2
 8000d76:	d100      	bne.n	8000d7a <__aeabi_dmul+0x2a>
 8000d78:	e086      	b.n	8000e88 <__aeabi_dmul+0x138>
 8000d7a:	0f42      	lsrs	r2, r0, #29
 8000d7c:	00e4      	lsls	r4, r4, #3
 8000d7e:	4314      	orrs	r4, r2
 8000d80:	2280      	movs	r2, #128	; 0x80
 8000d82:	0412      	lsls	r2, r2, #16
 8000d84:	4314      	orrs	r4, r2
 8000d86:	4ad9      	ldr	r2, [pc, #868]	; (80010ec <__aeabi_dmul+0x39c>)
 8000d88:	00c5      	lsls	r5, r0, #3
 8000d8a:	4694      	mov	ip, r2
 8000d8c:	4463      	add	r3, ip
 8000d8e:	9300      	str	r3, [sp, #0]
 8000d90:	2300      	movs	r3, #0
 8000d92:	4699      	mov	r9, r3
 8000d94:	469b      	mov	fp, r3
 8000d96:	4643      	mov	r3, r8
 8000d98:	4642      	mov	r2, r8
 8000d9a:	031e      	lsls	r6, r3, #12
 8000d9c:	0fd2      	lsrs	r2, r2, #31
 8000d9e:	005b      	lsls	r3, r3, #1
 8000da0:	4650      	mov	r0, sl
 8000da2:	4690      	mov	r8, r2
 8000da4:	0b36      	lsrs	r6, r6, #12
 8000da6:	0d5b      	lsrs	r3, r3, #21
 8000da8:	d100      	bne.n	8000dac <__aeabi_dmul+0x5c>
 8000daa:	e078      	b.n	8000e9e <__aeabi_dmul+0x14e>
 8000dac:	4ace      	ldr	r2, [pc, #824]	; (80010e8 <__aeabi_dmul+0x398>)
 8000dae:	4293      	cmp	r3, r2
 8000db0:	d01d      	beq.n	8000dee <__aeabi_dmul+0x9e>
 8000db2:	49ce      	ldr	r1, [pc, #824]	; (80010ec <__aeabi_dmul+0x39c>)
 8000db4:	0f42      	lsrs	r2, r0, #29
 8000db6:	468c      	mov	ip, r1
 8000db8:	9900      	ldr	r1, [sp, #0]
 8000dba:	4463      	add	r3, ip
 8000dbc:	00f6      	lsls	r6, r6, #3
 8000dbe:	468c      	mov	ip, r1
 8000dc0:	4316      	orrs	r6, r2
 8000dc2:	2280      	movs	r2, #128	; 0x80
 8000dc4:	449c      	add	ip, r3
 8000dc6:	0412      	lsls	r2, r2, #16
 8000dc8:	4663      	mov	r3, ip
 8000dca:	4316      	orrs	r6, r2
 8000dcc:	00c2      	lsls	r2, r0, #3
 8000dce:	2000      	movs	r0, #0
 8000dd0:	9300      	str	r3, [sp, #0]
 8000dd2:	9900      	ldr	r1, [sp, #0]
 8000dd4:	4643      	mov	r3, r8
 8000dd6:	3101      	adds	r1, #1
 8000dd8:	468c      	mov	ip, r1
 8000dda:	4649      	mov	r1, r9
 8000ddc:	407b      	eors	r3, r7
 8000dde:	9301      	str	r3, [sp, #4]
 8000de0:	290f      	cmp	r1, #15
 8000de2:	d900      	bls.n	8000de6 <__aeabi_dmul+0x96>
 8000de4:	e07e      	b.n	8000ee4 <__aeabi_dmul+0x194>
 8000de6:	4bc2      	ldr	r3, [pc, #776]	; (80010f0 <__aeabi_dmul+0x3a0>)
 8000de8:	0089      	lsls	r1, r1, #2
 8000dea:	5859      	ldr	r1, [r3, r1]
 8000dec:	468f      	mov	pc, r1
 8000dee:	4652      	mov	r2, sl
 8000df0:	9b00      	ldr	r3, [sp, #0]
 8000df2:	4332      	orrs	r2, r6
 8000df4:	d000      	beq.n	8000df8 <__aeabi_dmul+0xa8>
 8000df6:	e156      	b.n	80010a6 <__aeabi_dmul+0x356>
 8000df8:	49bb      	ldr	r1, [pc, #748]	; (80010e8 <__aeabi_dmul+0x398>)
 8000dfa:	2600      	movs	r6, #0
 8000dfc:	468c      	mov	ip, r1
 8000dfe:	4463      	add	r3, ip
 8000e00:	4649      	mov	r1, r9
 8000e02:	9300      	str	r3, [sp, #0]
 8000e04:	2302      	movs	r3, #2
 8000e06:	4319      	orrs	r1, r3
 8000e08:	4689      	mov	r9, r1
 8000e0a:	2002      	movs	r0, #2
 8000e0c:	e7e1      	b.n	8000dd2 <__aeabi_dmul+0x82>
 8000e0e:	4643      	mov	r3, r8
 8000e10:	9301      	str	r3, [sp, #4]
 8000e12:	0034      	movs	r4, r6
 8000e14:	0015      	movs	r5, r2
 8000e16:	4683      	mov	fp, r0
 8000e18:	465b      	mov	r3, fp
 8000e1a:	2b02      	cmp	r3, #2
 8000e1c:	d05e      	beq.n	8000edc <__aeabi_dmul+0x18c>
 8000e1e:	2b03      	cmp	r3, #3
 8000e20:	d100      	bne.n	8000e24 <__aeabi_dmul+0xd4>
 8000e22:	e1f3      	b.n	800120c <__aeabi_dmul+0x4bc>
 8000e24:	2b01      	cmp	r3, #1
 8000e26:	d000      	beq.n	8000e2a <__aeabi_dmul+0xda>
 8000e28:	e118      	b.n	800105c <__aeabi_dmul+0x30c>
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	2400      	movs	r4, #0
 8000e2e:	2500      	movs	r5, #0
 8000e30:	9b01      	ldr	r3, [sp, #4]
 8000e32:	0512      	lsls	r2, r2, #20
 8000e34:	4322      	orrs	r2, r4
 8000e36:	07db      	lsls	r3, r3, #31
 8000e38:	431a      	orrs	r2, r3
 8000e3a:	0028      	movs	r0, r5
 8000e3c:	0011      	movs	r1, r2
 8000e3e:	b007      	add	sp, #28
 8000e40:	bcf0      	pop	{r4, r5, r6, r7}
 8000e42:	46bb      	mov	fp, r7
 8000e44:	46b2      	mov	sl, r6
 8000e46:	46a9      	mov	r9, r5
 8000e48:	46a0      	mov	r8, r4
 8000e4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e4c:	0025      	movs	r5, r4
 8000e4e:	4305      	orrs	r5, r0
 8000e50:	d100      	bne.n	8000e54 <__aeabi_dmul+0x104>
 8000e52:	e141      	b.n	80010d8 <__aeabi_dmul+0x388>
 8000e54:	2c00      	cmp	r4, #0
 8000e56:	d100      	bne.n	8000e5a <__aeabi_dmul+0x10a>
 8000e58:	e1ad      	b.n	80011b6 <__aeabi_dmul+0x466>
 8000e5a:	0020      	movs	r0, r4
 8000e5c:	f000 fa9c 	bl	8001398 <__clzsi2>
 8000e60:	0001      	movs	r1, r0
 8000e62:	0002      	movs	r2, r0
 8000e64:	390b      	subs	r1, #11
 8000e66:	231d      	movs	r3, #29
 8000e68:	0010      	movs	r0, r2
 8000e6a:	1a5b      	subs	r3, r3, r1
 8000e6c:	0031      	movs	r1, r6
 8000e6e:	0035      	movs	r5, r6
 8000e70:	3808      	subs	r0, #8
 8000e72:	4084      	lsls	r4, r0
 8000e74:	40d9      	lsrs	r1, r3
 8000e76:	4085      	lsls	r5, r0
 8000e78:	430c      	orrs	r4, r1
 8000e7a:	489e      	ldr	r0, [pc, #632]	; (80010f4 <__aeabi_dmul+0x3a4>)
 8000e7c:	1a83      	subs	r3, r0, r2
 8000e7e:	9300      	str	r3, [sp, #0]
 8000e80:	2300      	movs	r3, #0
 8000e82:	4699      	mov	r9, r3
 8000e84:	469b      	mov	fp, r3
 8000e86:	e786      	b.n	8000d96 <__aeabi_dmul+0x46>
 8000e88:	0005      	movs	r5, r0
 8000e8a:	4325      	orrs	r5, r4
 8000e8c:	d000      	beq.n	8000e90 <__aeabi_dmul+0x140>
 8000e8e:	e11c      	b.n	80010ca <__aeabi_dmul+0x37a>
 8000e90:	2208      	movs	r2, #8
 8000e92:	9300      	str	r3, [sp, #0]
 8000e94:	2302      	movs	r3, #2
 8000e96:	2400      	movs	r4, #0
 8000e98:	4691      	mov	r9, r2
 8000e9a:	469b      	mov	fp, r3
 8000e9c:	e77b      	b.n	8000d96 <__aeabi_dmul+0x46>
 8000e9e:	4652      	mov	r2, sl
 8000ea0:	4332      	orrs	r2, r6
 8000ea2:	d100      	bne.n	8000ea6 <__aeabi_dmul+0x156>
 8000ea4:	e10a      	b.n	80010bc <__aeabi_dmul+0x36c>
 8000ea6:	2e00      	cmp	r6, #0
 8000ea8:	d100      	bne.n	8000eac <__aeabi_dmul+0x15c>
 8000eaa:	e176      	b.n	800119a <__aeabi_dmul+0x44a>
 8000eac:	0030      	movs	r0, r6
 8000eae:	f000 fa73 	bl	8001398 <__clzsi2>
 8000eb2:	0002      	movs	r2, r0
 8000eb4:	3a0b      	subs	r2, #11
 8000eb6:	231d      	movs	r3, #29
 8000eb8:	0001      	movs	r1, r0
 8000eba:	1a9b      	subs	r3, r3, r2
 8000ebc:	4652      	mov	r2, sl
 8000ebe:	3908      	subs	r1, #8
 8000ec0:	40da      	lsrs	r2, r3
 8000ec2:	408e      	lsls	r6, r1
 8000ec4:	4316      	orrs	r6, r2
 8000ec6:	4652      	mov	r2, sl
 8000ec8:	408a      	lsls	r2, r1
 8000eca:	9b00      	ldr	r3, [sp, #0]
 8000ecc:	4989      	ldr	r1, [pc, #548]	; (80010f4 <__aeabi_dmul+0x3a4>)
 8000ece:	1a18      	subs	r0, r3, r0
 8000ed0:	0003      	movs	r3, r0
 8000ed2:	468c      	mov	ip, r1
 8000ed4:	4463      	add	r3, ip
 8000ed6:	2000      	movs	r0, #0
 8000ed8:	9300      	str	r3, [sp, #0]
 8000eda:	e77a      	b.n	8000dd2 <__aeabi_dmul+0x82>
 8000edc:	2400      	movs	r4, #0
 8000ede:	2500      	movs	r5, #0
 8000ee0:	4a81      	ldr	r2, [pc, #516]	; (80010e8 <__aeabi_dmul+0x398>)
 8000ee2:	e7a5      	b.n	8000e30 <__aeabi_dmul+0xe0>
 8000ee4:	0c2f      	lsrs	r7, r5, #16
 8000ee6:	042d      	lsls	r5, r5, #16
 8000ee8:	0c2d      	lsrs	r5, r5, #16
 8000eea:	002b      	movs	r3, r5
 8000eec:	0c11      	lsrs	r1, r2, #16
 8000eee:	0412      	lsls	r2, r2, #16
 8000ef0:	0c12      	lsrs	r2, r2, #16
 8000ef2:	4353      	muls	r3, r2
 8000ef4:	4698      	mov	r8, r3
 8000ef6:	0013      	movs	r3, r2
 8000ef8:	0028      	movs	r0, r5
 8000efa:	437b      	muls	r3, r7
 8000efc:	4699      	mov	r9, r3
 8000efe:	4348      	muls	r0, r1
 8000f00:	4448      	add	r0, r9
 8000f02:	4683      	mov	fp, r0
 8000f04:	4640      	mov	r0, r8
 8000f06:	000b      	movs	r3, r1
 8000f08:	0c00      	lsrs	r0, r0, #16
 8000f0a:	4682      	mov	sl, r0
 8000f0c:	4658      	mov	r0, fp
 8000f0e:	437b      	muls	r3, r7
 8000f10:	4450      	add	r0, sl
 8000f12:	9302      	str	r3, [sp, #8]
 8000f14:	4581      	cmp	r9, r0
 8000f16:	d906      	bls.n	8000f26 <__aeabi_dmul+0x1d6>
 8000f18:	469a      	mov	sl, r3
 8000f1a:	2380      	movs	r3, #128	; 0x80
 8000f1c:	025b      	lsls	r3, r3, #9
 8000f1e:	4699      	mov	r9, r3
 8000f20:	44ca      	add	sl, r9
 8000f22:	4653      	mov	r3, sl
 8000f24:	9302      	str	r3, [sp, #8]
 8000f26:	0c03      	lsrs	r3, r0, #16
 8000f28:	469b      	mov	fp, r3
 8000f2a:	4643      	mov	r3, r8
 8000f2c:	041b      	lsls	r3, r3, #16
 8000f2e:	0400      	lsls	r0, r0, #16
 8000f30:	0c1b      	lsrs	r3, r3, #16
 8000f32:	4698      	mov	r8, r3
 8000f34:	0003      	movs	r3, r0
 8000f36:	4443      	add	r3, r8
 8000f38:	9304      	str	r3, [sp, #16]
 8000f3a:	0c33      	lsrs	r3, r6, #16
 8000f3c:	4699      	mov	r9, r3
 8000f3e:	002b      	movs	r3, r5
 8000f40:	0436      	lsls	r6, r6, #16
 8000f42:	0c36      	lsrs	r6, r6, #16
 8000f44:	4373      	muls	r3, r6
 8000f46:	4698      	mov	r8, r3
 8000f48:	0033      	movs	r3, r6
 8000f4a:	437b      	muls	r3, r7
 8000f4c:	469a      	mov	sl, r3
 8000f4e:	464b      	mov	r3, r9
 8000f50:	435d      	muls	r5, r3
 8000f52:	435f      	muls	r7, r3
 8000f54:	4643      	mov	r3, r8
 8000f56:	4455      	add	r5, sl
 8000f58:	0c18      	lsrs	r0, r3, #16
 8000f5a:	1940      	adds	r0, r0, r5
 8000f5c:	4582      	cmp	sl, r0
 8000f5e:	d903      	bls.n	8000f68 <__aeabi_dmul+0x218>
 8000f60:	2380      	movs	r3, #128	; 0x80
 8000f62:	025b      	lsls	r3, r3, #9
 8000f64:	469a      	mov	sl, r3
 8000f66:	4457      	add	r7, sl
 8000f68:	0c05      	lsrs	r5, r0, #16
 8000f6a:	19eb      	adds	r3, r5, r7
 8000f6c:	9305      	str	r3, [sp, #20]
 8000f6e:	4643      	mov	r3, r8
 8000f70:	041d      	lsls	r5, r3, #16
 8000f72:	0c2d      	lsrs	r5, r5, #16
 8000f74:	0400      	lsls	r0, r0, #16
 8000f76:	1940      	adds	r0, r0, r5
 8000f78:	0c25      	lsrs	r5, r4, #16
 8000f7a:	0424      	lsls	r4, r4, #16
 8000f7c:	0c24      	lsrs	r4, r4, #16
 8000f7e:	0027      	movs	r7, r4
 8000f80:	4357      	muls	r7, r2
 8000f82:	436a      	muls	r2, r5
 8000f84:	4690      	mov	r8, r2
 8000f86:	002a      	movs	r2, r5
 8000f88:	0c3b      	lsrs	r3, r7, #16
 8000f8a:	469a      	mov	sl, r3
 8000f8c:	434a      	muls	r2, r1
 8000f8e:	4361      	muls	r1, r4
 8000f90:	4441      	add	r1, r8
 8000f92:	4451      	add	r1, sl
 8000f94:	4483      	add	fp, r0
 8000f96:	4588      	cmp	r8, r1
 8000f98:	d903      	bls.n	8000fa2 <__aeabi_dmul+0x252>
 8000f9a:	2380      	movs	r3, #128	; 0x80
 8000f9c:	025b      	lsls	r3, r3, #9
 8000f9e:	4698      	mov	r8, r3
 8000fa0:	4442      	add	r2, r8
 8000fa2:	043f      	lsls	r7, r7, #16
 8000fa4:	0c0b      	lsrs	r3, r1, #16
 8000fa6:	0c3f      	lsrs	r7, r7, #16
 8000fa8:	0409      	lsls	r1, r1, #16
 8000faa:	19c9      	adds	r1, r1, r7
 8000fac:	0027      	movs	r7, r4
 8000fae:	4698      	mov	r8, r3
 8000fb0:	464b      	mov	r3, r9
 8000fb2:	4377      	muls	r7, r6
 8000fb4:	435c      	muls	r4, r3
 8000fb6:	436e      	muls	r6, r5
 8000fb8:	435d      	muls	r5, r3
 8000fba:	0c3b      	lsrs	r3, r7, #16
 8000fbc:	4699      	mov	r9, r3
 8000fbe:	19a4      	adds	r4, r4, r6
 8000fc0:	444c      	add	r4, r9
 8000fc2:	4442      	add	r2, r8
 8000fc4:	9503      	str	r5, [sp, #12]
 8000fc6:	42a6      	cmp	r6, r4
 8000fc8:	d904      	bls.n	8000fd4 <__aeabi_dmul+0x284>
 8000fca:	2380      	movs	r3, #128	; 0x80
 8000fcc:	025b      	lsls	r3, r3, #9
 8000fce:	4698      	mov	r8, r3
 8000fd0:	4445      	add	r5, r8
 8000fd2:	9503      	str	r5, [sp, #12]
 8000fd4:	9b02      	ldr	r3, [sp, #8]
 8000fd6:	043f      	lsls	r7, r7, #16
 8000fd8:	445b      	add	r3, fp
 8000fda:	001e      	movs	r6, r3
 8000fdc:	4283      	cmp	r3, r0
 8000fde:	4180      	sbcs	r0, r0
 8000fe0:	0423      	lsls	r3, r4, #16
 8000fe2:	4698      	mov	r8, r3
 8000fe4:	9b05      	ldr	r3, [sp, #20]
 8000fe6:	0c3f      	lsrs	r7, r7, #16
 8000fe8:	4447      	add	r7, r8
 8000fea:	4698      	mov	r8, r3
 8000fec:	1876      	adds	r6, r6, r1
 8000fee:	428e      	cmp	r6, r1
 8000ff0:	4189      	sbcs	r1, r1
 8000ff2:	4447      	add	r7, r8
 8000ff4:	4240      	negs	r0, r0
 8000ff6:	183d      	adds	r5, r7, r0
 8000ff8:	46a8      	mov	r8, r5
 8000ffa:	4693      	mov	fp, r2
 8000ffc:	4249      	negs	r1, r1
 8000ffe:	468a      	mov	sl, r1
 8001000:	44c3      	add	fp, r8
 8001002:	429f      	cmp	r7, r3
 8001004:	41bf      	sbcs	r7, r7
 8001006:	4580      	cmp	r8, r0
 8001008:	4180      	sbcs	r0, r0
 800100a:	9b03      	ldr	r3, [sp, #12]
 800100c:	44da      	add	sl, fp
 800100e:	4698      	mov	r8, r3
 8001010:	4653      	mov	r3, sl
 8001012:	4240      	negs	r0, r0
 8001014:	427f      	negs	r7, r7
 8001016:	4307      	orrs	r7, r0
 8001018:	0c24      	lsrs	r4, r4, #16
 800101a:	4593      	cmp	fp, r2
 800101c:	4192      	sbcs	r2, r2
 800101e:	458a      	cmp	sl, r1
 8001020:	4189      	sbcs	r1, r1
 8001022:	193f      	adds	r7, r7, r4
 8001024:	0ddc      	lsrs	r4, r3, #23
 8001026:	9b04      	ldr	r3, [sp, #16]
 8001028:	0275      	lsls	r5, r6, #9
 800102a:	431d      	orrs	r5, r3
 800102c:	1e68      	subs	r0, r5, #1
 800102e:	4185      	sbcs	r5, r0
 8001030:	4653      	mov	r3, sl
 8001032:	4252      	negs	r2, r2
 8001034:	4249      	negs	r1, r1
 8001036:	430a      	orrs	r2, r1
 8001038:	18bf      	adds	r7, r7, r2
 800103a:	4447      	add	r7, r8
 800103c:	0df6      	lsrs	r6, r6, #23
 800103e:	027f      	lsls	r7, r7, #9
 8001040:	4335      	orrs	r5, r6
 8001042:	025a      	lsls	r2, r3, #9
 8001044:	433c      	orrs	r4, r7
 8001046:	4315      	orrs	r5, r2
 8001048:	01fb      	lsls	r3, r7, #7
 800104a:	d400      	bmi.n	800104e <__aeabi_dmul+0x2fe>
 800104c:	e0c1      	b.n	80011d2 <__aeabi_dmul+0x482>
 800104e:	2101      	movs	r1, #1
 8001050:	086a      	lsrs	r2, r5, #1
 8001052:	400d      	ands	r5, r1
 8001054:	4315      	orrs	r5, r2
 8001056:	07e2      	lsls	r2, r4, #31
 8001058:	4315      	orrs	r5, r2
 800105a:	0864      	lsrs	r4, r4, #1
 800105c:	4926      	ldr	r1, [pc, #152]	; (80010f8 <__aeabi_dmul+0x3a8>)
 800105e:	4461      	add	r1, ip
 8001060:	2900      	cmp	r1, #0
 8001062:	dd56      	ble.n	8001112 <__aeabi_dmul+0x3c2>
 8001064:	076b      	lsls	r3, r5, #29
 8001066:	d009      	beq.n	800107c <__aeabi_dmul+0x32c>
 8001068:	220f      	movs	r2, #15
 800106a:	402a      	ands	r2, r5
 800106c:	2a04      	cmp	r2, #4
 800106e:	d005      	beq.n	800107c <__aeabi_dmul+0x32c>
 8001070:	1d2a      	adds	r2, r5, #4
 8001072:	42aa      	cmp	r2, r5
 8001074:	41ad      	sbcs	r5, r5
 8001076:	426d      	negs	r5, r5
 8001078:	1964      	adds	r4, r4, r5
 800107a:	0015      	movs	r5, r2
 800107c:	01e3      	lsls	r3, r4, #7
 800107e:	d504      	bpl.n	800108a <__aeabi_dmul+0x33a>
 8001080:	2180      	movs	r1, #128	; 0x80
 8001082:	4a1e      	ldr	r2, [pc, #120]	; (80010fc <__aeabi_dmul+0x3ac>)
 8001084:	00c9      	lsls	r1, r1, #3
 8001086:	4014      	ands	r4, r2
 8001088:	4461      	add	r1, ip
 800108a:	4a1d      	ldr	r2, [pc, #116]	; (8001100 <__aeabi_dmul+0x3b0>)
 800108c:	4291      	cmp	r1, r2
 800108e:	dd00      	ble.n	8001092 <__aeabi_dmul+0x342>
 8001090:	e724      	b.n	8000edc <__aeabi_dmul+0x18c>
 8001092:	0762      	lsls	r2, r4, #29
 8001094:	08ed      	lsrs	r5, r5, #3
 8001096:	0264      	lsls	r4, r4, #9
 8001098:	0549      	lsls	r1, r1, #21
 800109a:	4315      	orrs	r5, r2
 800109c:	0b24      	lsrs	r4, r4, #12
 800109e:	0d4a      	lsrs	r2, r1, #21
 80010a0:	e6c6      	b.n	8000e30 <__aeabi_dmul+0xe0>
 80010a2:	9701      	str	r7, [sp, #4]
 80010a4:	e6b8      	b.n	8000e18 <__aeabi_dmul+0xc8>
 80010a6:	4a10      	ldr	r2, [pc, #64]	; (80010e8 <__aeabi_dmul+0x398>)
 80010a8:	2003      	movs	r0, #3
 80010aa:	4694      	mov	ip, r2
 80010ac:	4463      	add	r3, ip
 80010ae:	464a      	mov	r2, r9
 80010b0:	9300      	str	r3, [sp, #0]
 80010b2:	2303      	movs	r3, #3
 80010b4:	431a      	orrs	r2, r3
 80010b6:	4691      	mov	r9, r2
 80010b8:	4652      	mov	r2, sl
 80010ba:	e68a      	b.n	8000dd2 <__aeabi_dmul+0x82>
 80010bc:	4649      	mov	r1, r9
 80010be:	2301      	movs	r3, #1
 80010c0:	4319      	orrs	r1, r3
 80010c2:	4689      	mov	r9, r1
 80010c4:	2600      	movs	r6, #0
 80010c6:	2001      	movs	r0, #1
 80010c8:	e683      	b.n	8000dd2 <__aeabi_dmul+0x82>
 80010ca:	220c      	movs	r2, #12
 80010cc:	9300      	str	r3, [sp, #0]
 80010ce:	2303      	movs	r3, #3
 80010d0:	0005      	movs	r5, r0
 80010d2:	4691      	mov	r9, r2
 80010d4:	469b      	mov	fp, r3
 80010d6:	e65e      	b.n	8000d96 <__aeabi_dmul+0x46>
 80010d8:	2304      	movs	r3, #4
 80010da:	4699      	mov	r9, r3
 80010dc:	2300      	movs	r3, #0
 80010de:	9300      	str	r3, [sp, #0]
 80010e0:	3301      	adds	r3, #1
 80010e2:	2400      	movs	r4, #0
 80010e4:	469b      	mov	fp, r3
 80010e6:	e656      	b.n	8000d96 <__aeabi_dmul+0x46>
 80010e8:	000007ff 	.word	0x000007ff
 80010ec:	fffffc01 	.word	0xfffffc01
 80010f0:	0800529c 	.word	0x0800529c
 80010f4:	fffffc0d 	.word	0xfffffc0d
 80010f8:	000003ff 	.word	0x000003ff
 80010fc:	feffffff 	.word	0xfeffffff
 8001100:	000007fe 	.word	0x000007fe
 8001104:	2300      	movs	r3, #0
 8001106:	2480      	movs	r4, #128	; 0x80
 8001108:	2500      	movs	r5, #0
 800110a:	4a44      	ldr	r2, [pc, #272]	; (800121c <__aeabi_dmul+0x4cc>)
 800110c:	9301      	str	r3, [sp, #4]
 800110e:	0324      	lsls	r4, r4, #12
 8001110:	e68e      	b.n	8000e30 <__aeabi_dmul+0xe0>
 8001112:	2001      	movs	r0, #1
 8001114:	1a40      	subs	r0, r0, r1
 8001116:	2838      	cmp	r0, #56	; 0x38
 8001118:	dd00      	ble.n	800111c <__aeabi_dmul+0x3cc>
 800111a:	e686      	b.n	8000e2a <__aeabi_dmul+0xda>
 800111c:	281f      	cmp	r0, #31
 800111e:	dd5b      	ble.n	80011d8 <__aeabi_dmul+0x488>
 8001120:	221f      	movs	r2, #31
 8001122:	0023      	movs	r3, r4
 8001124:	4252      	negs	r2, r2
 8001126:	1a51      	subs	r1, r2, r1
 8001128:	40cb      	lsrs	r3, r1
 800112a:	0019      	movs	r1, r3
 800112c:	2820      	cmp	r0, #32
 800112e:	d003      	beq.n	8001138 <__aeabi_dmul+0x3e8>
 8001130:	4a3b      	ldr	r2, [pc, #236]	; (8001220 <__aeabi_dmul+0x4d0>)
 8001132:	4462      	add	r2, ip
 8001134:	4094      	lsls	r4, r2
 8001136:	4325      	orrs	r5, r4
 8001138:	1e6a      	subs	r2, r5, #1
 800113a:	4195      	sbcs	r5, r2
 800113c:	002a      	movs	r2, r5
 800113e:	430a      	orrs	r2, r1
 8001140:	2107      	movs	r1, #7
 8001142:	000d      	movs	r5, r1
 8001144:	2400      	movs	r4, #0
 8001146:	4015      	ands	r5, r2
 8001148:	4211      	tst	r1, r2
 800114a:	d05b      	beq.n	8001204 <__aeabi_dmul+0x4b4>
 800114c:	210f      	movs	r1, #15
 800114e:	2400      	movs	r4, #0
 8001150:	4011      	ands	r1, r2
 8001152:	2904      	cmp	r1, #4
 8001154:	d053      	beq.n	80011fe <__aeabi_dmul+0x4ae>
 8001156:	1d11      	adds	r1, r2, #4
 8001158:	4291      	cmp	r1, r2
 800115a:	4192      	sbcs	r2, r2
 800115c:	4252      	negs	r2, r2
 800115e:	18a4      	adds	r4, r4, r2
 8001160:	000a      	movs	r2, r1
 8001162:	0223      	lsls	r3, r4, #8
 8001164:	d54b      	bpl.n	80011fe <__aeabi_dmul+0x4ae>
 8001166:	2201      	movs	r2, #1
 8001168:	2400      	movs	r4, #0
 800116a:	2500      	movs	r5, #0
 800116c:	e660      	b.n	8000e30 <__aeabi_dmul+0xe0>
 800116e:	2380      	movs	r3, #128	; 0x80
 8001170:	031b      	lsls	r3, r3, #12
 8001172:	421c      	tst	r4, r3
 8001174:	d009      	beq.n	800118a <__aeabi_dmul+0x43a>
 8001176:	421e      	tst	r6, r3
 8001178:	d107      	bne.n	800118a <__aeabi_dmul+0x43a>
 800117a:	4333      	orrs	r3, r6
 800117c:	031c      	lsls	r4, r3, #12
 800117e:	4643      	mov	r3, r8
 8001180:	0015      	movs	r5, r2
 8001182:	0b24      	lsrs	r4, r4, #12
 8001184:	4a25      	ldr	r2, [pc, #148]	; (800121c <__aeabi_dmul+0x4cc>)
 8001186:	9301      	str	r3, [sp, #4]
 8001188:	e652      	b.n	8000e30 <__aeabi_dmul+0xe0>
 800118a:	2280      	movs	r2, #128	; 0x80
 800118c:	0312      	lsls	r2, r2, #12
 800118e:	4314      	orrs	r4, r2
 8001190:	0324      	lsls	r4, r4, #12
 8001192:	4a22      	ldr	r2, [pc, #136]	; (800121c <__aeabi_dmul+0x4cc>)
 8001194:	0b24      	lsrs	r4, r4, #12
 8001196:	9701      	str	r7, [sp, #4]
 8001198:	e64a      	b.n	8000e30 <__aeabi_dmul+0xe0>
 800119a:	f000 f8fd 	bl	8001398 <__clzsi2>
 800119e:	0003      	movs	r3, r0
 80011a0:	001a      	movs	r2, r3
 80011a2:	3215      	adds	r2, #21
 80011a4:	3020      	adds	r0, #32
 80011a6:	2a1c      	cmp	r2, #28
 80011a8:	dc00      	bgt.n	80011ac <__aeabi_dmul+0x45c>
 80011aa:	e684      	b.n	8000eb6 <__aeabi_dmul+0x166>
 80011ac:	4656      	mov	r6, sl
 80011ae:	3b08      	subs	r3, #8
 80011b0:	2200      	movs	r2, #0
 80011b2:	409e      	lsls	r6, r3
 80011b4:	e689      	b.n	8000eca <__aeabi_dmul+0x17a>
 80011b6:	f000 f8ef 	bl	8001398 <__clzsi2>
 80011ba:	0001      	movs	r1, r0
 80011bc:	0002      	movs	r2, r0
 80011be:	3115      	adds	r1, #21
 80011c0:	3220      	adds	r2, #32
 80011c2:	291c      	cmp	r1, #28
 80011c4:	dc00      	bgt.n	80011c8 <__aeabi_dmul+0x478>
 80011c6:	e64e      	b.n	8000e66 <__aeabi_dmul+0x116>
 80011c8:	0034      	movs	r4, r6
 80011ca:	3808      	subs	r0, #8
 80011cc:	2500      	movs	r5, #0
 80011ce:	4084      	lsls	r4, r0
 80011d0:	e653      	b.n	8000e7a <__aeabi_dmul+0x12a>
 80011d2:	9b00      	ldr	r3, [sp, #0]
 80011d4:	469c      	mov	ip, r3
 80011d6:	e741      	b.n	800105c <__aeabi_dmul+0x30c>
 80011d8:	4912      	ldr	r1, [pc, #72]	; (8001224 <__aeabi_dmul+0x4d4>)
 80011da:	0022      	movs	r2, r4
 80011dc:	4461      	add	r1, ip
 80011de:	002e      	movs	r6, r5
 80011e0:	408d      	lsls	r5, r1
 80011e2:	408a      	lsls	r2, r1
 80011e4:	40c6      	lsrs	r6, r0
 80011e6:	1e69      	subs	r1, r5, #1
 80011e8:	418d      	sbcs	r5, r1
 80011ea:	4332      	orrs	r2, r6
 80011ec:	432a      	orrs	r2, r5
 80011ee:	40c4      	lsrs	r4, r0
 80011f0:	0753      	lsls	r3, r2, #29
 80011f2:	d0b6      	beq.n	8001162 <__aeabi_dmul+0x412>
 80011f4:	210f      	movs	r1, #15
 80011f6:	4011      	ands	r1, r2
 80011f8:	2904      	cmp	r1, #4
 80011fa:	d1ac      	bne.n	8001156 <__aeabi_dmul+0x406>
 80011fc:	e7b1      	b.n	8001162 <__aeabi_dmul+0x412>
 80011fe:	0765      	lsls	r5, r4, #29
 8001200:	0264      	lsls	r4, r4, #9
 8001202:	0b24      	lsrs	r4, r4, #12
 8001204:	08d2      	lsrs	r2, r2, #3
 8001206:	4315      	orrs	r5, r2
 8001208:	2200      	movs	r2, #0
 800120a:	e611      	b.n	8000e30 <__aeabi_dmul+0xe0>
 800120c:	2280      	movs	r2, #128	; 0x80
 800120e:	0312      	lsls	r2, r2, #12
 8001210:	4314      	orrs	r4, r2
 8001212:	0324      	lsls	r4, r4, #12
 8001214:	4a01      	ldr	r2, [pc, #4]	; (800121c <__aeabi_dmul+0x4cc>)
 8001216:	0b24      	lsrs	r4, r4, #12
 8001218:	e60a      	b.n	8000e30 <__aeabi_dmul+0xe0>
 800121a:	46c0      	nop			; (mov r8, r8)
 800121c:	000007ff 	.word	0x000007ff
 8001220:	0000043e 	.word	0x0000043e
 8001224:	0000041e 	.word	0x0000041e

08001228 <__aeabi_i2d>:
 8001228:	b570      	push	{r4, r5, r6, lr}
 800122a:	2800      	cmp	r0, #0
 800122c:	d016      	beq.n	800125c <__aeabi_i2d+0x34>
 800122e:	17c3      	asrs	r3, r0, #31
 8001230:	18c5      	adds	r5, r0, r3
 8001232:	405d      	eors	r5, r3
 8001234:	0fc4      	lsrs	r4, r0, #31
 8001236:	0028      	movs	r0, r5
 8001238:	f000 f8ae 	bl	8001398 <__clzsi2>
 800123c:	4a11      	ldr	r2, [pc, #68]	; (8001284 <__aeabi_i2d+0x5c>)
 800123e:	1a12      	subs	r2, r2, r0
 8001240:	280a      	cmp	r0, #10
 8001242:	dc16      	bgt.n	8001272 <__aeabi_i2d+0x4a>
 8001244:	0003      	movs	r3, r0
 8001246:	002e      	movs	r6, r5
 8001248:	3315      	adds	r3, #21
 800124a:	409e      	lsls	r6, r3
 800124c:	230b      	movs	r3, #11
 800124e:	1a18      	subs	r0, r3, r0
 8001250:	40c5      	lsrs	r5, r0
 8001252:	0553      	lsls	r3, r2, #21
 8001254:	032d      	lsls	r5, r5, #12
 8001256:	0b2d      	lsrs	r5, r5, #12
 8001258:	0d5b      	lsrs	r3, r3, #21
 800125a:	e003      	b.n	8001264 <__aeabi_i2d+0x3c>
 800125c:	2400      	movs	r4, #0
 800125e:	2300      	movs	r3, #0
 8001260:	2500      	movs	r5, #0
 8001262:	2600      	movs	r6, #0
 8001264:	051b      	lsls	r3, r3, #20
 8001266:	432b      	orrs	r3, r5
 8001268:	07e4      	lsls	r4, r4, #31
 800126a:	4323      	orrs	r3, r4
 800126c:	0030      	movs	r0, r6
 800126e:	0019      	movs	r1, r3
 8001270:	bd70      	pop	{r4, r5, r6, pc}
 8001272:	380b      	subs	r0, #11
 8001274:	4085      	lsls	r5, r0
 8001276:	0553      	lsls	r3, r2, #21
 8001278:	032d      	lsls	r5, r5, #12
 800127a:	2600      	movs	r6, #0
 800127c:	0b2d      	lsrs	r5, r5, #12
 800127e:	0d5b      	lsrs	r3, r3, #21
 8001280:	e7f0      	b.n	8001264 <__aeabi_i2d+0x3c>
 8001282:	46c0      	nop			; (mov r8, r8)
 8001284:	0000041e 	.word	0x0000041e

08001288 <__aeabi_d2f>:
 8001288:	0002      	movs	r2, r0
 800128a:	004b      	lsls	r3, r1, #1
 800128c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800128e:	0308      	lsls	r0, r1, #12
 8001290:	0d5b      	lsrs	r3, r3, #21
 8001292:	4e3d      	ldr	r6, [pc, #244]	; (8001388 <__aeabi_d2f+0x100>)
 8001294:	0fcc      	lsrs	r4, r1, #31
 8001296:	0a40      	lsrs	r0, r0, #9
 8001298:	0f51      	lsrs	r1, r2, #29
 800129a:	1c5f      	adds	r7, r3, #1
 800129c:	4308      	orrs	r0, r1
 800129e:	00d5      	lsls	r5, r2, #3
 80012a0:	4237      	tst	r7, r6
 80012a2:	d00a      	beq.n	80012ba <__aeabi_d2f+0x32>
 80012a4:	4939      	ldr	r1, [pc, #228]	; (800138c <__aeabi_d2f+0x104>)
 80012a6:	185e      	adds	r6, r3, r1
 80012a8:	2efe      	cmp	r6, #254	; 0xfe
 80012aa:	dd16      	ble.n	80012da <__aeabi_d2f+0x52>
 80012ac:	23ff      	movs	r3, #255	; 0xff
 80012ae:	2100      	movs	r1, #0
 80012b0:	05db      	lsls	r3, r3, #23
 80012b2:	430b      	orrs	r3, r1
 80012b4:	07e0      	lsls	r0, r4, #31
 80012b6:	4318      	orrs	r0, r3
 80012b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d106      	bne.n	80012cc <__aeabi_d2f+0x44>
 80012be:	4328      	orrs	r0, r5
 80012c0:	d027      	beq.n	8001312 <__aeabi_d2f+0x8a>
 80012c2:	2105      	movs	r1, #5
 80012c4:	0189      	lsls	r1, r1, #6
 80012c6:	0a49      	lsrs	r1, r1, #9
 80012c8:	b2db      	uxtb	r3, r3
 80012ca:	e7f1      	b.n	80012b0 <__aeabi_d2f+0x28>
 80012cc:	4305      	orrs	r5, r0
 80012ce:	d0ed      	beq.n	80012ac <__aeabi_d2f+0x24>
 80012d0:	2180      	movs	r1, #128	; 0x80
 80012d2:	03c9      	lsls	r1, r1, #15
 80012d4:	23ff      	movs	r3, #255	; 0xff
 80012d6:	4301      	orrs	r1, r0
 80012d8:	e7ea      	b.n	80012b0 <__aeabi_d2f+0x28>
 80012da:	2e00      	cmp	r6, #0
 80012dc:	dd1c      	ble.n	8001318 <__aeabi_d2f+0x90>
 80012de:	0192      	lsls	r2, r2, #6
 80012e0:	0011      	movs	r1, r2
 80012e2:	1e4a      	subs	r2, r1, #1
 80012e4:	4191      	sbcs	r1, r2
 80012e6:	00c0      	lsls	r0, r0, #3
 80012e8:	0f6d      	lsrs	r5, r5, #29
 80012ea:	4301      	orrs	r1, r0
 80012ec:	4329      	orrs	r1, r5
 80012ee:	074b      	lsls	r3, r1, #29
 80012f0:	d048      	beq.n	8001384 <__aeabi_d2f+0xfc>
 80012f2:	230f      	movs	r3, #15
 80012f4:	400b      	ands	r3, r1
 80012f6:	2b04      	cmp	r3, #4
 80012f8:	d000      	beq.n	80012fc <__aeabi_d2f+0x74>
 80012fa:	3104      	adds	r1, #4
 80012fc:	2380      	movs	r3, #128	; 0x80
 80012fe:	04db      	lsls	r3, r3, #19
 8001300:	400b      	ands	r3, r1
 8001302:	d03f      	beq.n	8001384 <__aeabi_d2f+0xfc>
 8001304:	1c72      	adds	r2, r6, #1
 8001306:	2efe      	cmp	r6, #254	; 0xfe
 8001308:	d0d0      	beq.n	80012ac <__aeabi_d2f+0x24>
 800130a:	0189      	lsls	r1, r1, #6
 800130c:	0a49      	lsrs	r1, r1, #9
 800130e:	b2d3      	uxtb	r3, r2
 8001310:	e7ce      	b.n	80012b0 <__aeabi_d2f+0x28>
 8001312:	2300      	movs	r3, #0
 8001314:	2100      	movs	r1, #0
 8001316:	e7cb      	b.n	80012b0 <__aeabi_d2f+0x28>
 8001318:	0032      	movs	r2, r6
 800131a:	3217      	adds	r2, #23
 800131c:	db22      	blt.n	8001364 <__aeabi_d2f+0xdc>
 800131e:	2180      	movs	r1, #128	; 0x80
 8001320:	221e      	movs	r2, #30
 8001322:	0409      	lsls	r1, r1, #16
 8001324:	4308      	orrs	r0, r1
 8001326:	1b92      	subs	r2, r2, r6
 8001328:	2a1f      	cmp	r2, #31
 800132a:	dd1d      	ble.n	8001368 <__aeabi_d2f+0xe0>
 800132c:	2102      	movs	r1, #2
 800132e:	4249      	negs	r1, r1
 8001330:	1b8e      	subs	r6, r1, r6
 8001332:	0001      	movs	r1, r0
 8001334:	40f1      	lsrs	r1, r6
 8001336:	000e      	movs	r6, r1
 8001338:	2a20      	cmp	r2, #32
 800133a:	d004      	beq.n	8001346 <__aeabi_d2f+0xbe>
 800133c:	4a14      	ldr	r2, [pc, #80]	; (8001390 <__aeabi_d2f+0x108>)
 800133e:	4694      	mov	ip, r2
 8001340:	4463      	add	r3, ip
 8001342:	4098      	lsls	r0, r3
 8001344:	4305      	orrs	r5, r0
 8001346:	0029      	movs	r1, r5
 8001348:	1e4d      	subs	r5, r1, #1
 800134a:	41a9      	sbcs	r1, r5
 800134c:	4331      	orrs	r1, r6
 800134e:	2600      	movs	r6, #0
 8001350:	074b      	lsls	r3, r1, #29
 8001352:	d1ce      	bne.n	80012f2 <__aeabi_d2f+0x6a>
 8001354:	2080      	movs	r0, #128	; 0x80
 8001356:	000b      	movs	r3, r1
 8001358:	04c0      	lsls	r0, r0, #19
 800135a:	2201      	movs	r2, #1
 800135c:	4003      	ands	r3, r0
 800135e:	4201      	tst	r1, r0
 8001360:	d1d3      	bne.n	800130a <__aeabi_d2f+0x82>
 8001362:	e7af      	b.n	80012c4 <__aeabi_d2f+0x3c>
 8001364:	2300      	movs	r3, #0
 8001366:	e7ac      	b.n	80012c2 <__aeabi_d2f+0x3a>
 8001368:	490a      	ldr	r1, [pc, #40]	; (8001394 <__aeabi_d2f+0x10c>)
 800136a:	468c      	mov	ip, r1
 800136c:	0029      	movs	r1, r5
 800136e:	4463      	add	r3, ip
 8001370:	40d1      	lsrs	r1, r2
 8001372:	409d      	lsls	r5, r3
 8001374:	000a      	movs	r2, r1
 8001376:	0029      	movs	r1, r5
 8001378:	4098      	lsls	r0, r3
 800137a:	1e4d      	subs	r5, r1, #1
 800137c:	41a9      	sbcs	r1, r5
 800137e:	4301      	orrs	r1, r0
 8001380:	4311      	orrs	r1, r2
 8001382:	e7e4      	b.n	800134e <__aeabi_d2f+0xc6>
 8001384:	0033      	movs	r3, r6
 8001386:	e79d      	b.n	80012c4 <__aeabi_d2f+0x3c>
 8001388:	000007fe 	.word	0x000007fe
 800138c:	fffffc80 	.word	0xfffffc80
 8001390:	fffffca2 	.word	0xfffffca2
 8001394:	fffffc82 	.word	0xfffffc82

08001398 <__clzsi2>:
 8001398:	211c      	movs	r1, #28
 800139a:	2301      	movs	r3, #1
 800139c:	041b      	lsls	r3, r3, #16
 800139e:	4298      	cmp	r0, r3
 80013a0:	d301      	bcc.n	80013a6 <__clzsi2+0xe>
 80013a2:	0c00      	lsrs	r0, r0, #16
 80013a4:	3910      	subs	r1, #16
 80013a6:	0a1b      	lsrs	r3, r3, #8
 80013a8:	4298      	cmp	r0, r3
 80013aa:	d301      	bcc.n	80013b0 <__clzsi2+0x18>
 80013ac:	0a00      	lsrs	r0, r0, #8
 80013ae:	3908      	subs	r1, #8
 80013b0:	091b      	lsrs	r3, r3, #4
 80013b2:	4298      	cmp	r0, r3
 80013b4:	d301      	bcc.n	80013ba <__clzsi2+0x22>
 80013b6:	0900      	lsrs	r0, r0, #4
 80013b8:	3904      	subs	r1, #4
 80013ba:	a202      	add	r2, pc, #8	; (adr r2, 80013c4 <__clzsi2+0x2c>)
 80013bc:	5c10      	ldrb	r0, [r2, r0]
 80013be:	1840      	adds	r0, r0, r1
 80013c0:	4770      	bx	lr
 80013c2:	46c0      	nop			; (mov r8, r8)
 80013c4:	02020304 	.word	0x02020304
 80013c8:	01010101 	.word	0x01010101
	...

080013d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013d6:	46c6      	mov	lr, r8
 80013d8:	b500      	push	{lr}
 80013da:	b0cc      	sub	sp, #304	; 0x130
 80013dc:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN 1 */

	//=========================MPU9250
	// Registers
	uint8_t IMUDevAddr 				= 0xd0;
 80013de:	2420      	movs	r4, #32
 80013e0:	34ff      	adds	r4, #255	; 0xff
 80013e2:	193b      	adds	r3, r7, r4
 80013e4:	22d0      	movs	r2, #208	; 0xd0
 80013e6:	701a      	strb	r2, [r3, #0]
	uint8_t PWR_MGMT_1[2] 			= {0x6b, 0b00100000};	// or 4
 80013e8:	258e      	movs	r5, #142	; 0x8e
 80013ea:	006d      	lsls	r5, r5, #1
 80013ec:	197b      	adds	r3, r7, r5
 80013ee:	4af9      	ldr	r2, [pc, #996]	; (80017d4 <main+0x400>)
 80013f0:	801a      	strh	r2, [r3, #0]
	uint8_t PWR_MGMT_2[2] 			= {0x6c, 0b00000000};	// 0 to enable all or 255 to disable all
 80013f2:	268c      	movs	r6, #140	; 0x8c
 80013f4:	0076      	lsls	r6, r6, #1
 80013f6:	19bb      	adds	r3, r7, r6
 80013f8:	226c      	movs	r2, #108	; 0x6c
 80013fa:	801a      	strh	r2, [r3, #0]
	uint8_t WHO_AM_I 				= 0x75;
 80013fc:	2318      	movs	r3, #24
 80013fe:	33ff      	adds	r3, #255	; 0xff
 8001400:	18fb      	adds	r3, r7, r3
 8001402:	2275      	movs	r2, #117	; 0x75
 8001404:	701a      	strb	r2, [r3, #0]
	uint8_t LP_ACCEL_ODR[2] 		= {0x1e, 0b00001000}; 	// 8 = output frequency 62.50Hz
 8001406:	228a      	movs	r2, #138	; 0x8a
 8001408:	0052      	lsls	r2, r2, #1
 800140a:	18bb      	adds	r3, r7, r2
 800140c:	4af2      	ldr	r2, [pc, #968]	; (80017d8 <main+0x404>)
 800140e:	801a      	strh	r2, [r3, #0]
	uint8_t ACCEL_CONFIG[2] 		= {0x1c, 0x0}; 			// 0x0 for 2g, 0x8 for 4g, 0x10 for 8g,0x18 for 16g
 8001410:	2188      	movs	r1, #136	; 0x88
 8001412:	0049      	lsls	r1, r1, #1
 8001414:	187b      	adds	r3, r7, r1
 8001416:	221c      	movs	r2, #28
 8001418:	801a      	strh	r2, [r3, #0]
	uint8_t ACCEL_XOUT_L 			= 0x3c;
 800141a:	2010      	movs	r0, #16
 800141c:	30ff      	adds	r0, #255	; 0xff
 800141e:	183b      	adds	r3, r7, r0
 8001420:	223c      	movs	r2, #60	; 0x3c
 8001422:	701a      	strb	r2, [r3, #0]
	uint8_t ACCEL_XOUT_H 			= 0x3b;
 8001424:	2087      	movs	r0, #135	; 0x87
 8001426:	0040      	lsls	r0, r0, #1
 8001428:	183b      	adds	r3, r7, r0
 800142a:	223b      	movs	r2, #59	; 0x3b
 800142c:	701a      	strb	r2, [r3, #0]
	uint8_t ACCEL_YOUT_L 			= 0x3e;
 800142e:	200e      	movs	r0, #14
 8001430:	30ff      	adds	r0, #255	; 0xff
 8001432:	183b      	adds	r3, r7, r0
 8001434:	223e      	movs	r2, #62	; 0x3e
 8001436:	701a      	strb	r2, [r3, #0]
	uint8_t ACCEL_YOUT_H 			= 0x3d;
 8001438:	2086      	movs	r0, #134	; 0x86
 800143a:	0040      	lsls	r0, r0, #1
 800143c:	183b      	adds	r3, r7, r0
 800143e:	223d      	movs	r2, #61	; 0x3d
 8001440:	701a      	strb	r2, [r3, #0]
	uint8_t ACCEL_ZOUT_L 			= 0x40;
 8001442:	200c      	movs	r0, #12
 8001444:	30ff      	adds	r0, #255	; 0xff
 8001446:	183b      	adds	r3, r7, r0
 8001448:	2240      	movs	r2, #64	; 0x40
 800144a:	701a      	strb	r2, [r3, #0]
	uint8_t ACCEL_ZOUT_H 			= 0x3f;
 800144c:	2085      	movs	r0, #133	; 0x85
 800144e:	0040      	lsls	r0, r0, #1
 8001450:	183b      	adds	r3, r7, r0
 8001452:	223f      	movs	r2, #63	; 0x3f
 8001454:	701a      	strb	r2, [r3, #0]
	//=========================MPU9250

	//=========================GSM
	uint8_t AT[] 					= "AT\r";
 8001456:	1d7b      	adds	r3, r7, #5
 8001458:	33ff      	adds	r3, #255	; 0xff
 800145a:	4ae0      	ldr	r2, [pc, #896]	; (80017dc <main+0x408>)
 800145c:	601a      	str	r2, [r3, #0]
	uint8_t ATI[] 					= "ATI\r";
 800145e:	20fc      	movs	r0, #252	; 0xfc
 8001460:	183b      	adds	r3, r7, r0
 8001462:	4adf      	ldr	r2, [pc, #892]	; (80017e0 <main+0x40c>)
 8001464:	6811      	ldr	r1, [r2, #0]
 8001466:	6019      	str	r1, [r3, #0]
 8001468:	7912      	ldrb	r2, [r2, #4]
 800146a:	711a      	strb	r2, [r3, #4]
	uint8_t AT_CFUN[] 				= "AT+CFUN=1\r";			// Full Functionality Configuration
 800146c:	20f0      	movs	r0, #240	; 0xf0
 800146e:	183b      	adds	r3, r7, r0
 8001470:	4adc      	ldr	r2, [pc, #880]	; (80017e4 <main+0x410>)
 8001472:	ca03      	ldmia	r2!, {r0, r1}
 8001474:	c303      	stmia	r3!, {r0, r1}
 8001476:	8811      	ldrh	r1, [r2, #0]
 8001478:	8019      	strh	r1, [r3, #0]
 800147a:	7892      	ldrb	r2, [r2, #2]
 800147c:	709a      	strb	r2, [r3, #2]
	uint8_t AT_COPS_OPCHK[] 		= "AT+COPS=?\r";			// Returns all operators available
 800147e:	20e4      	movs	r0, #228	; 0xe4
 8001480:	183b      	adds	r3, r7, r0
 8001482:	4ad9      	ldr	r2, [pc, #868]	; (80017e8 <main+0x414>)
 8001484:	ca03      	ldmia	r2!, {r0, r1}
 8001486:	c303      	stmia	r3!, {r0, r1}
 8001488:	8811      	ldrh	r1, [r2, #0]
 800148a:	8019      	strh	r1, [r3, #0]
 800148c:	7892      	ldrb	r2, [r2, #2]
 800148e:	709a      	strb	r2, [r3, #2]
	uint8_t AT_COPS_CRNT[] 			= "AT+COPS?\r";				// Returns current operator
 8001490:	20d8      	movs	r0, #216	; 0xd8
 8001492:	183b      	adds	r3, r7, r0
 8001494:	4ad5      	ldr	r2, [pc, #852]	; (80017ec <main+0x418>)
 8001496:	ca03      	ldmia	r2!, {r0, r1}
 8001498:	c303      	stmia	r3!, {r0, r1}
 800149a:	8812      	ldrh	r2, [r2, #0]
 800149c:	801a      	strh	r2, [r3, #0]
	uint8_t AT_COPS_RGSTR[] 		= "AT+COPS=0\r";			// Register to operator network AT+COPS=<mode>,[<format>[,<oper>]]
 800149e:	20cc      	movs	r0, #204	; 0xcc
 80014a0:	183b      	adds	r3, r7, r0
 80014a2:	4ad3      	ldr	r2, [pc, #844]	; (80017f0 <main+0x41c>)
 80014a4:	ca03      	ldmia	r2!, {r0, r1}
 80014a6:	c303      	stmia	r3!, {r0, r1}
 80014a8:	8811      	ldrh	r1, [r2, #0]
 80014aa:	8019      	strh	r1, [r3, #0]
 80014ac:	7892      	ldrb	r2, [r2, #2]
 80014ae:	709a      	strb	r2, [r3, #2]
	uint8_t AT_CMGF[] 				= "AT+CMGF=1\r";			// Set to text mode
 80014b0:	20c0      	movs	r0, #192	; 0xc0
 80014b2:	183b      	adds	r3, r7, r0
 80014b4:	4acf      	ldr	r2, [pc, #828]	; (80017f4 <main+0x420>)
 80014b6:	ca03      	ldmia	r2!, {r0, r1}
 80014b8:	c303      	stmia	r3!, {r0, r1}
 80014ba:	8811      	ldrh	r1, [r2, #0]
 80014bc:	8019      	strh	r1, [r3, #0]
 80014be:	7892      	ldrb	r2, [r2, #2]
 80014c0:	709a      	strb	r2, [r3, #2]
	uint8_t AT_CSCS[] 				= "AT+CSCS=\"GSM\"\r";		// Set character
 80014c2:	20b0      	movs	r0, #176	; 0xb0
 80014c4:	183b      	adds	r3, r7, r0
 80014c6:	4acc      	ldr	r2, [pc, #816]	; (80017f8 <main+0x424>)
 80014c8:	ca13      	ldmia	r2!, {r0, r1, r4}
 80014ca:	c313      	stmia	r3!, {r0, r1, r4}
 80014cc:	8811      	ldrh	r1, [r2, #0]
 80014ce:	8019      	strh	r1, [r3, #0]
 80014d0:	7892      	ldrb	r2, [r2, #2]
 80014d2:	709a      	strb	r2, [r3, #2]
	uint8_t AT_CSQ[] 				= "AT+CSQ\r";				// Get Signal Strength in dBm
 80014d4:	20a8      	movs	r0, #168	; 0xa8
 80014d6:	183b      	adds	r3, r7, r0
 80014d8:	4ac8      	ldr	r2, [pc, #800]	; (80017fc <main+0x428>)
 80014da:	ca11      	ldmia	r2!, {r0, r4}
 80014dc:	c311      	stmia	r3!, {r0, r4}
	uint8_t AT_CPOWD[] 				= "AT+CPOWD=1\r";			// Power OFF Modem
 80014de:	209c      	movs	r0, #156	; 0x9c
 80014e0:	183b      	adds	r3, r7, r0
 80014e2:	4ac7      	ldr	r2, [pc, #796]	; (8001800 <main+0x42c>)
 80014e4:	ca13      	ldmia	r2!, {r0, r1, r4}
 80014e6:	c313      	stmia	r3!, {r0, r1, r4}
	uint8_t AT_CMGS_SEND_CTRLZ[] 	= "\x1a";					// Send Control
 80014e8:	2098      	movs	r0, #152	; 0x98
 80014ea:	183b      	adds	r3, r7, r0
 80014ec:	221a      	movs	r2, #26
 80014ee:	801a      	strh	r2, [r3, #0]
	uint8_t AT_CMGS_SEND_MSG_BUF[] 	= "AT+CMGS=\"+35844350xxxx\"\rTesting11";
 80014f0:	2074      	movs	r0, #116	; 0x74
 80014f2:	183b      	adds	r3, r7, r0
 80014f4:	4ac3      	ldr	r2, [pc, #780]	; (8001804 <main+0x430>)
 80014f6:	ca13      	ldmia	r2!, {r0, r1, r4}
 80014f8:	c313      	stmia	r3!, {r0, r1, r4}
 80014fa:	ca13      	ldmia	r2!, {r0, r1, r4}
 80014fc:	c313      	stmia	r3!, {r0, r1, r4}
 80014fe:	ca11      	ldmia	r2!, {r0, r4}
 8001500:	c311      	stmia	r3!, {r0, r4}
 8001502:	8812      	ldrh	r2, [r2, #0]
 8001504:	801a      	strh	r2, [r3, #0]
	//=========================GSM

	//=========================GNSS
	uint8_t AT_CGNSPWR_ON[] 	= "AT+CGNSPWR=1\r";				// GNSS turns Power ON
 8001506:	2064      	movs	r0, #100	; 0x64
 8001508:	183b      	adds	r3, r7, r0
 800150a:	4abf      	ldr	r2, [pc, #764]	; (8001808 <main+0x434>)
 800150c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800150e:	c313      	stmia	r3!, {r0, r1, r4}
 8001510:	8812      	ldrh	r2, [r2, #0]
 8001512:	801a      	strh	r2, [r3, #0]
	uint8_t AT_CGNSPWR_OFF[] 	= "AT+CGNSPWR=0\r";				// GNSS turns Power OFF
 8001514:	2154      	movs	r1, #84	; 0x54
 8001516:	187b      	adds	r3, r7, r1
 8001518:	4abc      	ldr	r2, [pc, #752]	; (800180c <main+0x438>)
 800151a:	ca13      	ldmia	r2!, {r0, r1, r4}
 800151c:	c313      	stmia	r3!, {r0, r1, r4}
 800151e:	8812      	ldrh	r2, [r2, #0]
 8001520:	801a      	strh	r2, [r3, #0]
	uint8_t AT_CGNSSEQ[] 		= "AT+CGNSSEQ=\"RMC\"\r";		// RMC for GGA
 8001522:	2140      	movs	r1, #64	; 0x40
 8001524:	187b      	adds	r3, r7, r1
 8001526:	4aba      	ldr	r2, [pc, #744]	; (8001810 <main+0x43c>)
 8001528:	ca13      	ldmia	r2!, {r0, r1, r4}
 800152a:	c313      	stmia	r3!, {r0, r1, r4}
 800152c:	6811      	ldr	r1, [r2, #0]
 800152e:	6019      	str	r1, [r3, #0]
 8001530:	8892      	ldrh	r2, [r2, #4]
 8001532:	809a      	strh	r2, [r3, #4]
	uint8_t AT_CGNSINF[] 		= "AT+CGNSINF\r";				// Gets data from GNSS
 8001534:	2234      	movs	r2, #52	; 0x34
 8001536:	18bb      	adds	r3, r7, r2
 8001538:	4ab6      	ldr	r2, [pc, #728]	; (8001814 <main+0x440>)
 800153a:	ca13      	ldmia	r2!, {r0, r1, r4}
 800153c:	c313      	stmia	r3!, {r0, r1, r4}
	uint8_t AT_CGNSURC_SET[] 	= "AT+CGNSURC=0\r";
 800153e:	2224      	movs	r2, #36	; 0x24
 8001540:	18bb      	adds	r3, r7, r2
 8001542:	4ab5      	ldr	r2, [pc, #724]	; (8001818 <main+0x444>)
 8001544:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001546:	c313      	stmia	r3!, {r0, r1, r4}
 8001548:	8812      	ldrh	r2, [r2, #0]
 800154a:	801a      	strh	r2, [r3, #0]
	uint8_t AT_CGNSURC_ASK[] 	= "AT+CGNSURC?\r";
 800154c:	4bb3      	ldr	r3, [pc, #716]	; (800181c <main+0x448>)
 800154e:	2190      	movs	r1, #144	; 0x90
 8001550:	0049      	lsls	r1, r1, #1
 8001552:	468c      	mov	ip, r1
 8001554:	44bc      	add	ip, r7
 8001556:	4463      	add	r3, ip
 8001558:	4ab1      	ldr	r2, [pc, #708]	; (8001820 <main+0x44c>)
 800155a:	ca13      	ldmia	r2!, {r0, r1, r4}
 800155c:	c313      	stmia	r3!, {r0, r1, r4}
 800155e:	7812      	ldrb	r2, [r2, #0]
 8001560:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001562:	f001 f99f 	bl	80028a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001566:	f000 fac7 	bl	8001af8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800156a:	f000 fc09 	bl	8001d80 <MX_GPIO_Init>
  MX_I2C1_Init();
 800156e:	f000 fb29 	bl	8001bc4 <MX_I2C1_Init>
  MX_SPI1_Init();
 8001572:	f000 fb67 	bl	8001c44 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8001576:	f000 fba3 	bl	8001cc0 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800157a:	f000 fbd1 	bl	8001d20 <MX_USART2_UART_Init>
  HAL_Delay(10);
  //=========================GSM
  */

  //=========================GNSS
  uart2Status = HAL_UART_Transmit(&huart2, AT_CGNSPWR_ON, sizeof(AT_CGNSPWR_ON), 1000);
 800157e:	23fa      	movs	r3, #250	; 0xfa
 8001580:	009b      	lsls	r3, r3, #2
 8001582:	2064      	movs	r0, #100	; 0x64
 8001584:	1839      	adds	r1, r7, r0
 8001586:	48a7      	ldr	r0, [pc, #668]	; (8001824 <main+0x450>)
 8001588:	220e      	movs	r2, #14
 800158a:	f003 f889 	bl	80046a0 <HAL_UART_Transmit>
 800158e:	0003      	movs	r3, r0
 8001590:	001a      	movs	r2, r3
 8001592:	4ba5      	ldr	r3, [pc, #660]	; (8001828 <main+0x454>)
 8001594:	701a      	strb	r2, [r3, #0]
  uart2Status = HAL_UART_Receive(&huart2, receiveUART2Data, sizeof(receiveUART2Data), 1000);
 8001596:	23fa      	movs	r3, #250	; 0xfa
 8001598:	009b      	lsls	r3, r3, #2
 800159a:	49a4      	ldr	r1, [pc, #656]	; (800182c <main+0x458>)
 800159c:	48a1      	ldr	r0, [pc, #644]	; (8001824 <main+0x450>)
 800159e:	2296      	movs	r2, #150	; 0x96
 80015a0:	f003 f928 	bl	80047f4 <HAL_UART_Receive>
 80015a4:	0003      	movs	r3, r0
 80015a6:	001a      	movs	r2, r3
 80015a8:	4b9f      	ldr	r3, [pc, #636]	; (8001828 <main+0x454>)
 80015aa:	701a      	strb	r2, [r3, #0]
  HAL_Delay(20);
 80015ac:	2014      	movs	r0, #20
 80015ae:	f001 f9dd 	bl	800296c <HAL_Delay>
  memset(receiveUART2Data, '?', sizeof(receiveUART2Data));
 80015b2:	4b9e      	ldr	r3, [pc, #632]	; (800182c <main+0x458>)
 80015b4:	2296      	movs	r2, #150	; 0x96
 80015b6:	213f      	movs	r1, #63	; 0x3f
 80015b8:	0018      	movs	r0, r3
 80015ba:	f003 fd3b 	bl	8005034 <memset>

  uart2Status = HAL_UART_Transmit(&huart2, AT_CGNSURC_SET, sizeof(AT_CGNSURC_SET), 1000);
 80015be:	23fa      	movs	r3, #250	; 0xfa
 80015c0:	009b      	lsls	r3, r3, #2
 80015c2:	2024      	movs	r0, #36	; 0x24
 80015c4:	1839      	adds	r1, r7, r0
 80015c6:	4897      	ldr	r0, [pc, #604]	; (8001824 <main+0x450>)
 80015c8:	220e      	movs	r2, #14
 80015ca:	f003 f869 	bl	80046a0 <HAL_UART_Transmit>
 80015ce:	0003      	movs	r3, r0
 80015d0:	001a      	movs	r2, r3
 80015d2:	4b95      	ldr	r3, [pc, #596]	; (8001828 <main+0x454>)
 80015d4:	701a      	strb	r2, [r3, #0]
  uart2Status = HAL_UART_Receive(&huart2, receiveUART2Data, sizeof(receiveUART2Data), 1000);
 80015d6:	23fa      	movs	r3, #250	; 0xfa
 80015d8:	009b      	lsls	r3, r3, #2
 80015da:	4994      	ldr	r1, [pc, #592]	; (800182c <main+0x458>)
 80015dc:	4891      	ldr	r0, [pc, #580]	; (8001824 <main+0x450>)
 80015de:	2296      	movs	r2, #150	; 0x96
 80015e0:	f003 f908 	bl	80047f4 <HAL_UART_Receive>
 80015e4:	0003      	movs	r3, r0
 80015e6:	001a      	movs	r2, r3
 80015e8:	4b8f      	ldr	r3, [pc, #572]	; (8001828 <main+0x454>)
 80015ea:	701a      	strb	r2, [r3, #0]
  HAL_Delay(10);
 80015ec:	200a      	movs	r0, #10
 80015ee:	f001 f9bd 	bl	800296c <HAL_Delay>
  memset(receiveUART2Data, '?', sizeof(receiveUART2Data));
 80015f2:	4b8e      	ldr	r3, [pc, #568]	; (800182c <main+0x458>)
 80015f4:	2296      	movs	r2, #150	; 0x96
 80015f6:	213f      	movs	r1, #63	; 0x3f
 80015f8:	0018      	movs	r0, r3
 80015fa:	f003 fd1b 	bl	8005034 <memset>

  uart2Status = HAL_UART_Transmit(&huart2, AT_CGNSSEQ, sizeof(AT_CGNSSEQ), 1000);
 80015fe:	23fa      	movs	r3, #250	; 0xfa
 8001600:	009b      	lsls	r3, r3, #2
 8001602:	2040      	movs	r0, #64	; 0x40
 8001604:	1839      	adds	r1, r7, r0
 8001606:	4887      	ldr	r0, [pc, #540]	; (8001824 <main+0x450>)
 8001608:	2212      	movs	r2, #18
 800160a:	f003 f849 	bl	80046a0 <HAL_UART_Transmit>
 800160e:	0003      	movs	r3, r0
 8001610:	001a      	movs	r2, r3
 8001612:	4b85      	ldr	r3, [pc, #532]	; (8001828 <main+0x454>)
 8001614:	701a      	strb	r2, [r3, #0]
  uart2Status = HAL_UART_Receive(&huart2, receiveUART2Data, sizeof(receiveUART2Data), 1000);
 8001616:	23fa      	movs	r3, #250	; 0xfa
 8001618:	009b      	lsls	r3, r3, #2
 800161a:	4984      	ldr	r1, [pc, #528]	; (800182c <main+0x458>)
 800161c:	4881      	ldr	r0, [pc, #516]	; (8001824 <main+0x450>)
 800161e:	2296      	movs	r2, #150	; 0x96
 8001620:	f003 f8e8 	bl	80047f4 <HAL_UART_Receive>
 8001624:	0003      	movs	r3, r0
 8001626:	001a      	movs	r2, r3
 8001628:	4b7f      	ldr	r3, [pc, #508]	; (8001828 <main+0x454>)
 800162a:	701a      	strb	r2, [r3, #0]
  HAL_Delay(10);
 800162c:	200a      	movs	r0, #10
 800162e:	f001 f99d 	bl	800296c <HAL_Delay>
  memset(receiveUART2Data, '?', sizeof(receiveUART2Data));
 8001632:	4b7e      	ldr	r3, [pc, #504]	; (800182c <main+0x458>)
 8001634:	2296      	movs	r2, #150	; 0x96
 8001636:	213f      	movs	r1, #63	; 0x3f
 8001638:	0018      	movs	r0, r3
 800163a:	f003 fcfb 	bl	8005034 <memset>
  //=========================GNSS

  //=========================MPU9250
  i2cStatus = HAL_I2C_Master_Transmit(&hi2c1, IMUDevAddr, PWR_MGMT_1, sizeof(PWR_MGMT_1), 10);
 800163e:	2420      	movs	r4, #32
 8001640:	34ff      	adds	r4, #255	; 0xff
 8001642:	193b      	adds	r3, r7, r4
 8001644:	781b      	ldrb	r3, [r3, #0]
 8001646:	b299      	uxth	r1, r3
 8001648:	197a      	adds	r2, r7, r5
 800164a:	4879      	ldr	r0, [pc, #484]	; (8001830 <main+0x45c>)
 800164c:	230a      	movs	r3, #10
 800164e:	9300      	str	r3, [sp, #0]
 8001650:	2302      	movs	r3, #2
 8001652:	f001 fc7f 	bl	8002f54 <HAL_I2C_Master_Transmit>
 8001656:	0003      	movs	r3, r0
 8001658:	001a      	movs	r2, r3
 800165a:	4b76      	ldr	r3, [pc, #472]	; (8001834 <main+0x460>)
 800165c:	701a      	strb	r2, [r3, #0]
  i2cStatus = HAL_I2C_Master_Receive(&hi2c1, IMUDevAddr, &dataReceiveI2cBuffer, 1, 1000);
 800165e:	193b      	adds	r3, r7, r4
 8001660:	781b      	ldrb	r3, [r3, #0]
 8001662:	b299      	uxth	r1, r3
 8001664:	4a74      	ldr	r2, [pc, #464]	; (8001838 <main+0x464>)
 8001666:	4872      	ldr	r0, [pc, #456]	; (8001830 <main+0x45c>)
 8001668:	23fa      	movs	r3, #250	; 0xfa
 800166a:	009b      	lsls	r3, r3, #2
 800166c:	9300      	str	r3, [sp, #0]
 800166e:	2301      	movs	r3, #1
 8001670:	f001 fd78 	bl	8003164 <HAL_I2C_Master_Receive>
 8001674:	0003      	movs	r3, r0
 8001676:	001a      	movs	r2, r3
 8001678:	4b6e      	ldr	r3, [pc, #440]	; (8001834 <main+0x460>)
 800167a:	701a      	strb	r2, [r3, #0]

  HAL_Delay(10);
 800167c:	200a      	movs	r0, #10
 800167e:	f001 f975 	bl	800296c <HAL_Delay>
  i2cStatus = HAL_I2C_Master_Transmit(&hi2c1, IMUDevAddr, PWR_MGMT_2, sizeof(PWR_MGMT_2), 10);
 8001682:	193b      	adds	r3, r7, r4
 8001684:	781b      	ldrb	r3, [r3, #0]
 8001686:	b299      	uxth	r1, r3
 8001688:	19ba      	adds	r2, r7, r6
 800168a:	4869      	ldr	r0, [pc, #420]	; (8001830 <main+0x45c>)
 800168c:	230a      	movs	r3, #10
 800168e:	9300      	str	r3, [sp, #0]
 8001690:	2302      	movs	r3, #2
 8001692:	f001 fc5f 	bl	8002f54 <HAL_I2C_Master_Transmit>
 8001696:	0003      	movs	r3, r0
 8001698:	001a      	movs	r2, r3
 800169a:	4b66      	ldr	r3, [pc, #408]	; (8001834 <main+0x460>)
 800169c:	701a      	strb	r2, [r3, #0]
  i2cStatus = HAL_I2C_Master_Receive(&hi2c1, IMUDevAddr, &dataReceiveI2cBuffer, 1, 1000);
 800169e:	193b      	adds	r3, r7, r4
 80016a0:	781b      	ldrb	r3, [r3, #0]
 80016a2:	b299      	uxth	r1, r3
 80016a4:	4a64      	ldr	r2, [pc, #400]	; (8001838 <main+0x464>)
 80016a6:	4862      	ldr	r0, [pc, #392]	; (8001830 <main+0x45c>)
 80016a8:	23fa      	movs	r3, #250	; 0xfa
 80016aa:	009b      	lsls	r3, r3, #2
 80016ac:	9300      	str	r3, [sp, #0]
 80016ae:	2301      	movs	r3, #1
 80016b0:	f001 fd58 	bl	8003164 <HAL_I2C_Master_Receive>
 80016b4:	0003      	movs	r3, r0
 80016b6:	001a      	movs	r2, r3
 80016b8:	4b5e      	ldr	r3, [pc, #376]	; (8001834 <main+0x460>)
 80016ba:	701a      	strb	r2, [r3, #0]

  HAL_Delay(10);
 80016bc:	200a      	movs	r0, #10
 80016be:	f001 f955 	bl	800296c <HAL_Delay>
  i2cStatus = HAL_I2C_Master_Transmit(&hi2c1, IMUDevAddr, &WHO_AM_I, sizeof(WHO_AM_I), 10);
 80016c2:	193b      	adds	r3, r7, r4
 80016c4:	781b      	ldrb	r3, [r3, #0]
 80016c6:	b299      	uxth	r1, r3
 80016c8:	2318      	movs	r3, #24
 80016ca:	33ff      	adds	r3, #255	; 0xff
 80016cc:	18fa      	adds	r2, r7, r3
 80016ce:	4858      	ldr	r0, [pc, #352]	; (8001830 <main+0x45c>)
 80016d0:	230a      	movs	r3, #10
 80016d2:	9300      	str	r3, [sp, #0]
 80016d4:	2301      	movs	r3, #1
 80016d6:	f001 fc3d 	bl	8002f54 <HAL_I2C_Master_Transmit>
 80016da:	0003      	movs	r3, r0
 80016dc:	001a      	movs	r2, r3
 80016de:	4b55      	ldr	r3, [pc, #340]	; (8001834 <main+0x460>)
 80016e0:	701a      	strb	r2, [r3, #0]
  i2cStatus = HAL_I2C_Master_Receive(&hi2c1, IMUDevAddr, &dataReceiveI2cBuffer, 1, 1000);
 80016e2:	193b      	adds	r3, r7, r4
 80016e4:	781b      	ldrb	r3, [r3, #0]
 80016e6:	b299      	uxth	r1, r3
 80016e8:	4a53      	ldr	r2, [pc, #332]	; (8001838 <main+0x464>)
 80016ea:	4851      	ldr	r0, [pc, #324]	; (8001830 <main+0x45c>)
 80016ec:	23fa      	movs	r3, #250	; 0xfa
 80016ee:	009b      	lsls	r3, r3, #2
 80016f0:	9300      	str	r3, [sp, #0]
 80016f2:	2301      	movs	r3, #1
 80016f4:	f001 fd36 	bl	8003164 <HAL_I2C_Master_Receive>
 80016f8:	0003      	movs	r3, r0
 80016fa:	001a      	movs	r2, r3
 80016fc:	4b4d      	ldr	r3, [pc, #308]	; (8001834 <main+0x460>)
 80016fe:	701a      	strb	r2, [r3, #0]

  HAL_Delay(10);
 8001700:	200a      	movs	r0, #10
 8001702:	f001 f933 	bl	800296c <HAL_Delay>
  i2cStatus = HAL_I2C_Master_Transmit(&hi2c1, IMUDevAddr, LP_ACCEL_ODR, sizeof(LP_ACCEL_ODR), 10);
 8001706:	193b      	adds	r3, r7, r4
 8001708:	781b      	ldrb	r3, [r3, #0]
 800170a:	b299      	uxth	r1, r3
 800170c:	228a      	movs	r2, #138	; 0x8a
 800170e:	0052      	lsls	r2, r2, #1
 8001710:	18ba      	adds	r2, r7, r2
 8001712:	4847      	ldr	r0, [pc, #284]	; (8001830 <main+0x45c>)
 8001714:	230a      	movs	r3, #10
 8001716:	9300      	str	r3, [sp, #0]
 8001718:	2302      	movs	r3, #2
 800171a:	f001 fc1b 	bl	8002f54 <HAL_I2C_Master_Transmit>
 800171e:	0003      	movs	r3, r0
 8001720:	001a      	movs	r2, r3
 8001722:	4b44      	ldr	r3, [pc, #272]	; (8001834 <main+0x460>)
 8001724:	701a      	strb	r2, [r3, #0]
  i2cStatus = HAL_I2C_Master_Receive(&hi2c1, IMUDevAddr, &dataReceiveI2cBuffer, 1, 1000);
 8001726:	193b      	adds	r3, r7, r4
 8001728:	781b      	ldrb	r3, [r3, #0]
 800172a:	b299      	uxth	r1, r3
 800172c:	4a42      	ldr	r2, [pc, #264]	; (8001838 <main+0x464>)
 800172e:	4840      	ldr	r0, [pc, #256]	; (8001830 <main+0x45c>)
 8001730:	23fa      	movs	r3, #250	; 0xfa
 8001732:	009b      	lsls	r3, r3, #2
 8001734:	9300      	str	r3, [sp, #0]
 8001736:	2301      	movs	r3, #1
 8001738:	f001 fd14 	bl	8003164 <HAL_I2C_Master_Receive>
 800173c:	0003      	movs	r3, r0
 800173e:	001a      	movs	r2, r3
 8001740:	4b3c      	ldr	r3, [pc, #240]	; (8001834 <main+0x460>)
 8001742:	701a      	strb	r2, [r3, #0]

  HAL_Delay(10);
 8001744:	200a      	movs	r0, #10
 8001746:	f001 f911 	bl	800296c <HAL_Delay>
  i2cStatus = HAL_I2C_Master_Transmit(&hi2c1, IMUDevAddr, ACCEL_CONFIG, sizeof(ACCEL_CONFIG), 10);
 800174a:	193b      	adds	r3, r7, r4
 800174c:	781b      	ldrb	r3, [r3, #0]
 800174e:	b299      	uxth	r1, r3
 8001750:	2388      	movs	r3, #136	; 0x88
 8001752:	005b      	lsls	r3, r3, #1
 8001754:	18fa      	adds	r2, r7, r3
 8001756:	4836      	ldr	r0, [pc, #216]	; (8001830 <main+0x45c>)
 8001758:	230a      	movs	r3, #10
 800175a:	9300      	str	r3, [sp, #0]
 800175c:	2302      	movs	r3, #2
 800175e:	f001 fbf9 	bl	8002f54 <HAL_I2C_Master_Transmit>
 8001762:	0003      	movs	r3, r0
 8001764:	001a      	movs	r2, r3
 8001766:	4b33      	ldr	r3, [pc, #204]	; (8001834 <main+0x460>)
 8001768:	701a      	strb	r2, [r3, #0]
  i2cStatus = HAL_I2C_Master_Receive(&hi2c1, IMUDevAddr, &dataReceiveI2cBuffer, 1, 1000);
 800176a:	193b      	adds	r3, r7, r4
 800176c:	781b      	ldrb	r3, [r3, #0]
 800176e:	b299      	uxth	r1, r3
 8001770:	4a31      	ldr	r2, [pc, #196]	; (8001838 <main+0x464>)
 8001772:	482f      	ldr	r0, [pc, #188]	; (8001830 <main+0x45c>)
 8001774:	23fa      	movs	r3, #250	; 0xfa
 8001776:	009b      	lsls	r3, r3, #2
 8001778:	9300      	str	r3, [sp, #0]
 800177a:	2301      	movs	r3, #1
 800177c:	f001 fcf2 	bl	8003164 <HAL_I2C_Master_Receive>
 8001780:	0003      	movs	r3, r0
 8001782:	001a      	movs	r2, r3
 8001784:	4b2b      	ldr	r3, [pc, #172]	; (8001834 <main+0x460>)
 8001786:	701a      	strb	r2, [r3, #0]
	  }
	  //HAL_Delay(200);
	  counter2 = counter2 +1;
  }
  */
  latlongstructinstance = getLatLongInMeters();
 8001788:	4c2c      	ldr	r4, [pc, #176]	; (800183c <main+0x468>)
 800178a:	003b      	movs	r3, r7
 800178c:	0018      	movs	r0, r3
 800178e:	f000 fb67 	bl	8001e60 <getLatLongInMeters>
 8001792:	4b2b      	ldr	r3, [pc, #172]	; (8001840 <main+0x46c>)
 8001794:	2590      	movs	r5, #144	; 0x90
 8001796:	006d      	lsls	r5, r5, #1
 8001798:	197a      	adds	r2, r7, r5
 800179a:	18d2      	adds	r2, r2, r3
 800179c:	0023      	movs	r3, r4
 800179e:	ca13      	ldmia	r2!, {r0, r1, r4}
 80017a0:	c313      	stmia	r3!, {r0, r1, r4}
  offsetfromhome = getOffsetFromHome(latlongstructinstance, prevlatlongstructinstance, notInitialValue);
 80017a2:	4b28      	ldr	r3, [pc, #160]	; (8001844 <main+0x470>)
 80017a4:	781a      	ldrb	r2, [r3, #0]
 80017a6:	4b28      	ldr	r3, [pc, #160]	; (8001848 <main+0x474>)
 80017a8:	4698      	mov	r8, r3
 80017aa:	46bc      	mov	ip, r7
 80017ac:	4b23      	ldr	r3, [pc, #140]	; (800183c <main+0x468>)
 80017ae:	9203      	str	r2, [sp, #12]
 80017b0:	4926      	ldr	r1, [pc, #152]	; (800184c <main+0x478>)
 80017b2:	466a      	mov	r2, sp
 80017b4:	c951      	ldmia	r1!, {r0, r4, r6}
 80017b6:	c251      	stmia	r2!, {r0, r4, r6}
 80017b8:	6819      	ldr	r1, [r3, #0]
 80017ba:	685a      	ldr	r2, [r3, #4]
 80017bc:	689b      	ldr	r3, [r3, #8]
 80017be:	4660      	mov	r0, ip
 80017c0:	f000 fe60 	bl	8002484 <getOffsetFromHome>
 80017c4:	4b1e      	ldr	r3, [pc, #120]	; (8001840 <main+0x46c>)
 80017c6:	197a      	adds	r2, r7, r5
 80017c8:	18d2      	adds	r2, r2, r3
 80017ca:	4643      	mov	r3, r8
 80017cc:	ca03      	ldmia	r2!, {r0, r1}
 80017ce:	c303      	stmia	r3!, {r0, r1}
 80017d0:	e03e      	b.n	8001850 <main+0x47c>
 80017d2:	46c0      	nop			; (mov r8, r8)
 80017d4:	0000206b 	.word	0x0000206b
 80017d8:	0000081e 	.word	0x0000081e
 80017dc:	000d5441 	.word	0x000d5441
 80017e0:	08005190 	.word	0x08005190
 80017e4:	08005198 	.word	0x08005198
 80017e8:	080051a4 	.word	0x080051a4
 80017ec:	080051b0 	.word	0x080051b0
 80017f0:	080051bc 	.word	0x080051bc
 80017f4:	080051c8 	.word	0x080051c8
 80017f8:	080051d4 	.word	0x080051d4
 80017fc:	080051e4 	.word	0x080051e4
 8001800:	080051ec 	.word	0x080051ec
 8001804:	080051f8 	.word	0x080051f8
 8001808:	0800521c 	.word	0x0800521c
 800180c:	0800522c 	.word	0x0800522c
 8001810:	0800523c 	.word	0x0800523c
 8001814:	08005250 	.word	0x08005250
 8001818:	0800525c 	.word	0x0800525c
 800181c:	fffffef4 	.word	0xfffffef4
 8001820:	0800526c 	.word	0x0800526c
 8001824:	2000030c 	.word	0x2000030c
 8001828:	200002fc 	.word	0x200002fc
 800182c:	200000ac 	.word	0x200000ac
 8001830:	20000160 	.word	0x20000160
 8001834:	2000015c 	.word	0x2000015c
 8001838:	200000a8 	.word	0x200000a8
 800183c:	20000144 	.word	0x20000144
 8001840:	fffffee0 	.word	0xfffffee0
 8001844:	20000142 	.word	0x20000142
 8001848:	20000300 	.word	0x20000300
 800184c:	20000280 	.word	0x20000280
  notInitialValue = 1;
 8001850:	4b97      	ldr	r3, [pc, #604]	; (8001ab0 <main+0x6dc>)
 8001852:	2201      	movs	r2, #1
 8001854:	701a      	strb	r2, [r3, #0]
  prevlatlongstructinstance = latlongstructinstance;
 8001856:	4b97      	ldr	r3, [pc, #604]	; (8001ab4 <main+0x6e0>)
 8001858:	4a97      	ldr	r2, [pc, #604]	; (8001ab8 <main+0x6e4>)
 800185a:	ca13      	ldmia	r2!, {r0, r1, r4}
 800185c:	c313      	stmia	r3!, {r0, r1, r4}
  HAL_Delay(1000);
 800185e:	23fa      	movs	r3, #250	; 0xfa
 8001860:	009b      	lsls	r3, r3, #2
 8001862:	0018      	movs	r0, r3
 8001864:	f001 f882 	bl	800296c <HAL_Delay>
  /* USER CODE BEGIN WHILE */


  while (1)
  {
	  i2cState = HAL_I2C_GetState(&hi2c1);
 8001868:	4b94      	ldr	r3, [pc, #592]	; (8001abc <main+0x6e8>)
 800186a:	0018      	movs	r0, r3
 800186c:	f001 fd82 	bl	8003374 <HAL_I2C_GetState>
 8001870:	0003      	movs	r3, r0
 8001872:	001a      	movs	r2, r3
 8001874:	4b92      	ldr	r3, [pc, #584]	; (8001ac0 <main+0x6ec>)
 8001876:	701a      	strb	r2, [r3, #0]

	  //=========================MPU9250
	  i2cStatus = HAL_I2C_Master_Transmit(&hi2c1, IMUDevAddr, &ACCEL_XOUT_L, sizeof(ACCEL_XOUT_L), 10);
 8001878:	2420      	movs	r4, #32
 800187a:	34ff      	adds	r4, #255	; 0xff
 800187c:	193b      	adds	r3, r7, r4
 800187e:	781b      	ldrb	r3, [r3, #0]
 8001880:	b299      	uxth	r1, r3
 8001882:	2310      	movs	r3, #16
 8001884:	33ff      	adds	r3, #255	; 0xff
 8001886:	18fa      	adds	r2, r7, r3
 8001888:	488c      	ldr	r0, [pc, #560]	; (8001abc <main+0x6e8>)
 800188a:	230a      	movs	r3, #10
 800188c:	9300      	str	r3, [sp, #0]
 800188e:	2301      	movs	r3, #1
 8001890:	f001 fb60 	bl	8002f54 <HAL_I2C_Master_Transmit>
 8001894:	0003      	movs	r3, r0
 8001896:	001a      	movs	r2, r3
 8001898:	4b8a      	ldr	r3, [pc, #552]	; (8001ac4 <main+0x6f0>)
 800189a:	701a      	strb	r2, [r3, #0]
	  i2cStatus = HAL_I2C_Master_Receive(&hi2c1, IMUDevAddr, &dataReceiveI2cBuffer, 1, 100);
 800189c:	193b      	adds	r3, r7, r4
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	b299      	uxth	r1, r3
 80018a2:	4a89      	ldr	r2, [pc, #548]	; (8001ac8 <main+0x6f4>)
 80018a4:	4885      	ldr	r0, [pc, #532]	; (8001abc <main+0x6e8>)
 80018a6:	2364      	movs	r3, #100	; 0x64
 80018a8:	9300      	str	r3, [sp, #0]
 80018aa:	2301      	movs	r3, #1
 80018ac:	f001 fc5a 	bl	8003164 <HAL_I2C_Master_Receive>
 80018b0:	0003      	movs	r3, r0
 80018b2:	001a      	movs	r2, r3
 80018b4:	4b83      	ldr	r3, [pc, #524]	; (8001ac4 <main+0x6f0>)
 80018b6:	701a      	strb	r2, [r3, #0]
	  finalXAccValue = dataReceiveI2cBuffer;
 80018b8:	4b83      	ldr	r3, [pc, #524]	; (8001ac8 <main+0x6f4>)
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	001a      	movs	r2, r3
 80018be:	4b83      	ldr	r3, [pc, #524]	; (8001acc <main+0x6f8>)
 80018c0:	601a      	str	r2, [r3, #0]
	  i2cStatus = HAL_I2C_Master_Transmit(&hi2c1, IMUDevAddr, &ACCEL_XOUT_H, sizeof(ACCEL_XOUT_H), 10);
 80018c2:	193b      	adds	r3, r7, r4
 80018c4:	781b      	ldrb	r3, [r3, #0]
 80018c6:	b299      	uxth	r1, r3
 80018c8:	2387      	movs	r3, #135	; 0x87
 80018ca:	005b      	lsls	r3, r3, #1
 80018cc:	18fa      	adds	r2, r7, r3
 80018ce:	487b      	ldr	r0, [pc, #492]	; (8001abc <main+0x6e8>)
 80018d0:	230a      	movs	r3, #10
 80018d2:	9300      	str	r3, [sp, #0]
 80018d4:	2301      	movs	r3, #1
 80018d6:	f001 fb3d 	bl	8002f54 <HAL_I2C_Master_Transmit>
 80018da:	0003      	movs	r3, r0
 80018dc:	001a      	movs	r2, r3
 80018de:	4b79      	ldr	r3, [pc, #484]	; (8001ac4 <main+0x6f0>)
 80018e0:	701a      	strb	r2, [r3, #0]
	  i2cStatus = HAL_I2C_Master_Receive(&hi2c1, IMUDevAddr, &dataReceiveI2cBuffer, 1, 100);
 80018e2:	193b      	adds	r3, r7, r4
 80018e4:	781b      	ldrb	r3, [r3, #0]
 80018e6:	b299      	uxth	r1, r3
 80018e8:	4a77      	ldr	r2, [pc, #476]	; (8001ac8 <main+0x6f4>)
 80018ea:	4874      	ldr	r0, [pc, #464]	; (8001abc <main+0x6e8>)
 80018ec:	2364      	movs	r3, #100	; 0x64
 80018ee:	9300      	str	r3, [sp, #0]
 80018f0:	2301      	movs	r3, #1
 80018f2:	f001 fc37 	bl	8003164 <HAL_I2C_Master_Receive>
 80018f6:	0003      	movs	r3, r0
 80018f8:	001a      	movs	r2, r3
 80018fa:	4b72      	ldr	r3, [pc, #456]	; (8001ac4 <main+0x6f0>)
 80018fc:	701a      	strb	r2, [r3, #0]
	  finalXAccValue = finalXAccValue + (dataReceiveI2cBuffer << 8);
 80018fe:	4b72      	ldr	r3, [pc, #456]	; (8001ac8 <main+0x6f4>)
 8001900:	781b      	ldrb	r3, [r3, #0]
 8001902:	021b      	lsls	r3, r3, #8
 8001904:	001a      	movs	r2, r3
 8001906:	4b71      	ldr	r3, [pc, #452]	; (8001acc <main+0x6f8>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	18d2      	adds	r2, r2, r3
 800190c:	4b6f      	ldr	r3, [pc, #444]	; (8001acc <main+0x6f8>)
 800190e:	601a      	str	r2, [r3, #0]
	  finalXAccValueWithOffset = finalXAccValue + 40000;
 8001910:	4b6e      	ldr	r3, [pc, #440]	; (8001acc <main+0x6f8>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	4d6e      	ldr	r5, [pc, #440]	; (8001ad0 <main+0x6fc>)
 8001916:	195a      	adds	r2, r3, r5
 8001918:	4b6e      	ldr	r3, [pc, #440]	; (8001ad4 <main+0x700>)
 800191a:	601a      	str	r2, [r3, #0]

	  i2cStatus = HAL_I2C_Master_Transmit(&hi2c1, IMUDevAddr, &ACCEL_YOUT_L, sizeof(ACCEL_YOUT_L), 10);
 800191c:	193b      	adds	r3, r7, r4
 800191e:	781b      	ldrb	r3, [r3, #0]
 8001920:	b299      	uxth	r1, r3
 8001922:	230e      	movs	r3, #14
 8001924:	33ff      	adds	r3, #255	; 0xff
 8001926:	18fa      	adds	r2, r7, r3
 8001928:	4864      	ldr	r0, [pc, #400]	; (8001abc <main+0x6e8>)
 800192a:	230a      	movs	r3, #10
 800192c:	9300      	str	r3, [sp, #0]
 800192e:	2301      	movs	r3, #1
 8001930:	f001 fb10 	bl	8002f54 <HAL_I2C_Master_Transmit>
 8001934:	0003      	movs	r3, r0
 8001936:	001a      	movs	r2, r3
 8001938:	4b62      	ldr	r3, [pc, #392]	; (8001ac4 <main+0x6f0>)
 800193a:	701a      	strb	r2, [r3, #0]
	  i2cStatus = HAL_I2C_Master_Receive(&hi2c1, IMUDevAddr, &dataReceiveI2cBuffer, 1, 100);
 800193c:	193b      	adds	r3, r7, r4
 800193e:	781b      	ldrb	r3, [r3, #0]
 8001940:	b299      	uxth	r1, r3
 8001942:	4a61      	ldr	r2, [pc, #388]	; (8001ac8 <main+0x6f4>)
 8001944:	485d      	ldr	r0, [pc, #372]	; (8001abc <main+0x6e8>)
 8001946:	2364      	movs	r3, #100	; 0x64
 8001948:	9300      	str	r3, [sp, #0]
 800194a:	2301      	movs	r3, #1
 800194c:	f001 fc0a 	bl	8003164 <HAL_I2C_Master_Receive>
 8001950:	0003      	movs	r3, r0
 8001952:	001a      	movs	r2, r3
 8001954:	4b5b      	ldr	r3, [pc, #364]	; (8001ac4 <main+0x6f0>)
 8001956:	701a      	strb	r2, [r3, #0]
	  finalYAccValue = dataReceiveI2cBuffer;
 8001958:	4b5b      	ldr	r3, [pc, #364]	; (8001ac8 <main+0x6f4>)
 800195a:	781b      	ldrb	r3, [r3, #0]
 800195c:	001a      	movs	r2, r3
 800195e:	4b5e      	ldr	r3, [pc, #376]	; (8001ad8 <main+0x704>)
 8001960:	601a      	str	r2, [r3, #0]
	  i2cStatus = HAL_I2C_Master_Transmit(&hi2c1, IMUDevAddr, &ACCEL_YOUT_H, sizeof(ACCEL_YOUT_H), 10);
 8001962:	193b      	adds	r3, r7, r4
 8001964:	781b      	ldrb	r3, [r3, #0]
 8001966:	b299      	uxth	r1, r3
 8001968:	2386      	movs	r3, #134	; 0x86
 800196a:	005b      	lsls	r3, r3, #1
 800196c:	18fa      	adds	r2, r7, r3
 800196e:	4853      	ldr	r0, [pc, #332]	; (8001abc <main+0x6e8>)
 8001970:	230a      	movs	r3, #10
 8001972:	9300      	str	r3, [sp, #0]
 8001974:	2301      	movs	r3, #1
 8001976:	f001 faed 	bl	8002f54 <HAL_I2C_Master_Transmit>
 800197a:	0003      	movs	r3, r0
 800197c:	001a      	movs	r2, r3
 800197e:	4b51      	ldr	r3, [pc, #324]	; (8001ac4 <main+0x6f0>)
 8001980:	701a      	strb	r2, [r3, #0]
	  i2cStatus = HAL_I2C_Master_Receive(&hi2c1, IMUDevAddr, &dataReceiveI2cBuffer, 1, 100);
 8001982:	193b      	adds	r3, r7, r4
 8001984:	781b      	ldrb	r3, [r3, #0]
 8001986:	b299      	uxth	r1, r3
 8001988:	4a4f      	ldr	r2, [pc, #316]	; (8001ac8 <main+0x6f4>)
 800198a:	484c      	ldr	r0, [pc, #304]	; (8001abc <main+0x6e8>)
 800198c:	2364      	movs	r3, #100	; 0x64
 800198e:	9300      	str	r3, [sp, #0]
 8001990:	2301      	movs	r3, #1
 8001992:	f001 fbe7 	bl	8003164 <HAL_I2C_Master_Receive>
 8001996:	0003      	movs	r3, r0
 8001998:	001a      	movs	r2, r3
 800199a:	4b4a      	ldr	r3, [pc, #296]	; (8001ac4 <main+0x6f0>)
 800199c:	701a      	strb	r2, [r3, #0]
	  finalYAccValue = finalYAccValue + (dataReceiveI2cBuffer << 8);
 800199e:	4b4a      	ldr	r3, [pc, #296]	; (8001ac8 <main+0x6f4>)
 80019a0:	781b      	ldrb	r3, [r3, #0]
 80019a2:	021b      	lsls	r3, r3, #8
 80019a4:	001a      	movs	r2, r3
 80019a6:	4b4c      	ldr	r3, [pc, #304]	; (8001ad8 <main+0x704>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	18d2      	adds	r2, r2, r3
 80019ac:	4b4a      	ldr	r3, [pc, #296]	; (8001ad8 <main+0x704>)
 80019ae:	601a      	str	r2, [r3, #0]
	  finalYAccValueWithOffset = finalYAccValue + 40000;
 80019b0:	4b49      	ldr	r3, [pc, #292]	; (8001ad8 <main+0x704>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	195a      	adds	r2, r3, r5
 80019b6:	4b49      	ldr	r3, [pc, #292]	; (8001adc <main+0x708>)
 80019b8:	601a      	str	r2, [r3, #0]

	  i2cStatus = HAL_I2C_Master_Transmit(&hi2c1, IMUDevAddr, &ACCEL_ZOUT_L, sizeof(ACCEL_ZOUT_L), 10);
 80019ba:	193b      	adds	r3, r7, r4
 80019bc:	781b      	ldrb	r3, [r3, #0]
 80019be:	b299      	uxth	r1, r3
 80019c0:	230c      	movs	r3, #12
 80019c2:	33ff      	adds	r3, #255	; 0xff
 80019c4:	18fa      	adds	r2, r7, r3
 80019c6:	483d      	ldr	r0, [pc, #244]	; (8001abc <main+0x6e8>)
 80019c8:	230a      	movs	r3, #10
 80019ca:	9300      	str	r3, [sp, #0]
 80019cc:	2301      	movs	r3, #1
 80019ce:	f001 fac1 	bl	8002f54 <HAL_I2C_Master_Transmit>
 80019d2:	0003      	movs	r3, r0
 80019d4:	001a      	movs	r2, r3
 80019d6:	4b3b      	ldr	r3, [pc, #236]	; (8001ac4 <main+0x6f0>)
 80019d8:	701a      	strb	r2, [r3, #0]
	  i2cStatus = HAL_I2C_Master_Receive(&hi2c1, IMUDevAddr, &dataReceiveI2cBuffer, 1, 100);
 80019da:	193b      	adds	r3, r7, r4
 80019dc:	781b      	ldrb	r3, [r3, #0]
 80019de:	b299      	uxth	r1, r3
 80019e0:	4a39      	ldr	r2, [pc, #228]	; (8001ac8 <main+0x6f4>)
 80019e2:	4836      	ldr	r0, [pc, #216]	; (8001abc <main+0x6e8>)
 80019e4:	2364      	movs	r3, #100	; 0x64
 80019e6:	9300      	str	r3, [sp, #0]
 80019e8:	2301      	movs	r3, #1
 80019ea:	f001 fbbb 	bl	8003164 <HAL_I2C_Master_Receive>
 80019ee:	0003      	movs	r3, r0
 80019f0:	001a      	movs	r2, r3
 80019f2:	4b34      	ldr	r3, [pc, #208]	; (8001ac4 <main+0x6f0>)
 80019f4:	701a      	strb	r2, [r3, #0]
	  finalZAccValue = dataReceiveI2cBuffer;
 80019f6:	4b34      	ldr	r3, [pc, #208]	; (8001ac8 <main+0x6f4>)
 80019f8:	781b      	ldrb	r3, [r3, #0]
 80019fa:	001a      	movs	r2, r3
 80019fc:	4b38      	ldr	r3, [pc, #224]	; (8001ae0 <main+0x70c>)
 80019fe:	601a      	str	r2, [r3, #0]
	  i2cStatus = HAL_I2C_Master_Transmit(&hi2c1, IMUDevAddr, &ACCEL_ZOUT_H, sizeof(ACCEL_ZOUT_H), 10);
 8001a00:	193b      	adds	r3, r7, r4
 8001a02:	781b      	ldrb	r3, [r3, #0]
 8001a04:	b299      	uxth	r1, r3
 8001a06:	2385      	movs	r3, #133	; 0x85
 8001a08:	005b      	lsls	r3, r3, #1
 8001a0a:	18fa      	adds	r2, r7, r3
 8001a0c:	482b      	ldr	r0, [pc, #172]	; (8001abc <main+0x6e8>)
 8001a0e:	230a      	movs	r3, #10
 8001a10:	9300      	str	r3, [sp, #0]
 8001a12:	2301      	movs	r3, #1
 8001a14:	f001 fa9e 	bl	8002f54 <HAL_I2C_Master_Transmit>
 8001a18:	0003      	movs	r3, r0
 8001a1a:	001a      	movs	r2, r3
 8001a1c:	4b29      	ldr	r3, [pc, #164]	; (8001ac4 <main+0x6f0>)
 8001a1e:	701a      	strb	r2, [r3, #0]
	  i2cStatus = HAL_I2C_Master_Receive(&hi2c1, IMUDevAddr, &dataReceiveI2cBuffer, 1, 100);
 8001a20:	193b      	adds	r3, r7, r4
 8001a22:	781b      	ldrb	r3, [r3, #0]
 8001a24:	b299      	uxth	r1, r3
 8001a26:	4a28      	ldr	r2, [pc, #160]	; (8001ac8 <main+0x6f4>)
 8001a28:	4824      	ldr	r0, [pc, #144]	; (8001abc <main+0x6e8>)
 8001a2a:	2364      	movs	r3, #100	; 0x64
 8001a2c:	9300      	str	r3, [sp, #0]
 8001a2e:	2301      	movs	r3, #1
 8001a30:	f001 fb98 	bl	8003164 <HAL_I2C_Master_Receive>
 8001a34:	0003      	movs	r3, r0
 8001a36:	001a      	movs	r2, r3
 8001a38:	4b22      	ldr	r3, [pc, #136]	; (8001ac4 <main+0x6f0>)
 8001a3a:	701a      	strb	r2, [r3, #0]
	  finalZAccValue = finalZAccValue + (dataReceiveI2cBuffer << 8);
 8001a3c:	4b22      	ldr	r3, [pc, #136]	; (8001ac8 <main+0x6f4>)
 8001a3e:	781b      	ldrb	r3, [r3, #0]
 8001a40:	021b      	lsls	r3, r3, #8
 8001a42:	001a      	movs	r2, r3
 8001a44:	4b26      	ldr	r3, [pc, #152]	; (8001ae0 <main+0x70c>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	18d2      	adds	r2, r2, r3
 8001a4a:	4b25      	ldr	r3, [pc, #148]	; (8001ae0 <main+0x70c>)
 8001a4c:	601a      	str	r2, [r3, #0]
	  finalZAccValueWithOffset = finalZAccValue + 88000;
 8001a4e:	4b24      	ldr	r3, [pc, #144]	; (8001ae0 <main+0x70c>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	4a24      	ldr	r2, [pc, #144]	; (8001ae4 <main+0x710>)
 8001a54:	189a      	adds	r2, r3, r2
 8001a56:	4b24      	ldr	r3, [pc, #144]	; (8001ae8 <main+0x714>)
 8001a58:	601a      	str	r2, [r3, #0]
	  //=========================RFID
	  //uartStatus = HAL_UART_Receive(&huart1, receiveUARTData, 14, 100);
	  //=========================RFID

	  //=========================GNSS
	  latlongstructinstance = getLatLongInMeters();
 8001a5a:	4c17      	ldr	r4, [pc, #92]	; (8001ab8 <main+0x6e4>)
 8001a5c:	003b      	movs	r3, r7
 8001a5e:	0018      	movs	r0, r3
 8001a60:	f000 f9fe 	bl	8001e60 <getLatLongInMeters>
 8001a64:	4b21      	ldr	r3, [pc, #132]	; (8001aec <main+0x718>)
 8001a66:	2590      	movs	r5, #144	; 0x90
 8001a68:	006d      	lsls	r5, r5, #1
 8001a6a:	197a      	adds	r2, r7, r5
 8001a6c:	18d2      	adds	r2, r2, r3
 8001a6e:	0023      	movs	r3, r4
 8001a70:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001a72:	c313      	stmia	r3!, {r0, r1, r4}
	  offsetfromhome = getOffsetFromHome(latlongstructinstance, prevlatlongstructinstance, notInitialValue);
 8001a74:	4b0e      	ldr	r3, [pc, #56]	; (8001ab0 <main+0x6dc>)
 8001a76:	781a      	ldrb	r2, [r3, #0]
 8001a78:	4b1d      	ldr	r3, [pc, #116]	; (8001af0 <main+0x71c>)
 8001a7a:	4698      	mov	r8, r3
 8001a7c:	46bc      	mov	ip, r7
 8001a7e:	4b0e      	ldr	r3, [pc, #56]	; (8001ab8 <main+0x6e4>)
 8001a80:	9203      	str	r2, [sp, #12]
 8001a82:	490c      	ldr	r1, [pc, #48]	; (8001ab4 <main+0x6e0>)
 8001a84:	466a      	mov	r2, sp
 8001a86:	c951      	ldmia	r1!, {r0, r4, r6}
 8001a88:	c251      	stmia	r2!, {r0, r4, r6}
 8001a8a:	6819      	ldr	r1, [r3, #0]
 8001a8c:	685a      	ldr	r2, [r3, #4]
 8001a8e:	689b      	ldr	r3, [r3, #8]
 8001a90:	4660      	mov	r0, ip
 8001a92:	f000 fcf7 	bl	8002484 <getOffsetFromHome>
 8001a96:	4b15      	ldr	r3, [pc, #84]	; (8001aec <main+0x718>)
 8001a98:	197a      	adds	r2, r7, r5
 8001a9a:	18d2      	adds	r2, r2, r3
 8001a9c:	4643      	mov	r3, r8
 8001a9e:	ca03      	ldmia	r2!, {r0, r1}
 8001aa0:	c303      	stmia	r3!, {r0, r1}
	  //prevlatlongstructinstance = latlongstructinstance;
	  //=========================GNSS

	  counter = counter +1;
 8001aa2:	4b14      	ldr	r3, [pc, #80]	; (8001af4 <main+0x720>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	1c5a      	adds	r2, r3, #1
 8001aa8:	4b12      	ldr	r3, [pc, #72]	; (8001af4 <main+0x720>)
 8001aaa:	601a      	str	r2, [r3, #0]
	  i2cState = HAL_I2C_GetState(&hi2c1);
 8001aac:	e6dc      	b.n	8001868 <main+0x494>
 8001aae:	46c0      	nop			; (mov r8, r8)
 8001ab0:	20000142 	.word	0x20000142
 8001ab4:	20000280 	.word	0x20000280
 8001ab8:	20000144 	.word	0x20000144
 8001abc:	20000160 	.word	0x20000160
 8001ac0:	200003a0 	.word	0x200003a0
 8001ac4:	2000015c 	.word	0x2000015c
 8001ac8:	200000a8 	.word	0x200000a8
 8001acc:	20000090 	.word	0x20000090
 8001ad0:	00009c40 	.word	0x00009c40
 8001ad4:	20000094 	.word	0x20000094
 8001ad8:	20000098 	.word	0x20000098
 8001adc:	2000009c 	.word	0x2000009c
 8001ae0:	200000a0 	.word	0x200000a0
 8001ae4:	000157c0 	.word	0x000157c0
 8001ae8:	200000a4 	.word	0x200000a4
 8001aec:	fffffee0 	.word	0xfffffee0
 8001af0:	20000300 	.word	0x20000300
 8001af4:	2000008c 	.word	0x2000008c

08001af8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001af8:	b590      	push	{r4, r7, lr}
 8001afa:	b099      	sub	sp, #100	; 0x64
 8001afc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001afe:	242c      	movs	r4, #44	; 0x2c
 8001b00:	193b      	adds	r3, r7, r4
 8001b02:	0018      	movs	r0, r3
 8001b04:	2334      	movs	r3, #52	; 0x34
 8001b06:	001a      	movs	r2, r3
 8001b08:	2100      	movs	r1, #0
 8001b0a:	f003 fa93 	bl	8005034 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b0e:	231c      	movs	r3, #28
 8001b10:	18fb      	adds	r3, r7, r3
 8001b12:	0018      	movs	r0, r3
 8001b14:	2310      	movs	r3, #16
 8001b16:	001a      	movs	r2, r3
 8001b18:	2100      	movs	r1, #0
 8001b1a:	f003 fa8b 	bl	8005034 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b1e:	1d3b      	adds	r3, r7, #4
 8001b20:	0018      	movs	r0, r3
 8001b22:	2318      	movs	r3, #24
 8001b24:	001a      	movs	r2, r3
 8001b26:	2100      	movs	r1, #0
 8001b28:	f003 fa84 	bl	8005034 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b2c:	0021      	movs	r1, r4
 8001b2e:	187b      	adds	r3, r7, r1
 8001b30:	2202      	movs	r2, #2
 8001b32:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b34:	187b      	adds	r3, r7, r1
 8001b36:	2201      	movs	r2, #1
 8001b38:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b3a:	187b      	adds	r3, r7, r1
 8001b3c:	2210      	movs	r2, #16
 8001b3e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b40:	187b      	adds	r3, r7, r1
 8001b42:	2202      	movs	r2, #2
 8001b44:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001b46:	187b      	adds	r3, r7, r1
 8001b48:	2280      	movs	r2, #128	; 0x80
 8001b4a:	0212      	lsls	r2, r2, #8
 8001b4c:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001b4e:	187b      	adds	r3, r7, r1
 8001b50:	2280      	movs	r2, #128	; 0x80
 8001b52:	0352      	lsls	r2, r2, #13
 8001b54:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8001b56:	187b      	adds	r3, r7, r1
 8001b58:	2200      	movs	r2, #0
 8001b5a:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b5c:	187b      	adds	r3, r7, r1
 8001b5e:	0018      	movs	r0, r3
 8001b60:	f001 fea4 	bl	80038ac <HAL_RCC_OscConfig>
 8001b64:	1e03      	subs	r3, r0, #0
 8001b66:	d001      	beq.n	8001b6c <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001b68:	f000 fcf3 	bl	8002552 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b6c:	211c      	movs	r1, #28
 8001b6e:	187b      	adds	r3, r7, r1
 8001b70:	2207      	movs	r2, #7
 8001b72:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b74:	187b      	adds	r3, r7, r1
 8001b76:	2202      	movs	r2, #2
 8001b78:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b7a:	187b      	adds	r3, r7, r1
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001b80:	187b      	adds	r3, r7, r1
 8001b82:	2200      	movs	r2, #0
 8001b84:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001b86:	187b      	adds	r3, r7, r1
 8001b88:	2101      	movs	r1, #1
 8001b8a:	0018      	movs	r0, r3
 8001b8c:	f002 fa14 	bl	8003fb8 <HAL_RCC_ClockConfig>
 8001b90:	1e03      	subs	r3, r0, #0
 8001b92:	d001      	beq.n	8001b98 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8001b94:	f000 fcdd 	bl	8002552 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 8001b98:	1d3b      	adds	r3, r7, #4
 8001b9a:	2221      	movs	r2, #33	; 0x21
 8001b9c:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8001b9e:	1d3b      	adds	r3, r7, #4
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8001ba4:	1d3b      	adds	r3, r7, #4
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001baa:	1d3b      	adds	r3, r7, #4
 8001bac:	0018      	movs	r0, r3
 8001bae:	f002 fb7d 	bl	80042ac <HAL_RCCEx_PeriphCLKConfig>
 8001bb2:	1e03      	subs	r3, r0, #0
 8001bb4:	d001      	beq.n	8001bba <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001bb6:	f000 fccc 	bl	8002552 <Error_Handler>
  }
}
 8001bba:	46c0      	nop			; (mov r8, r8)
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	b019      	add	sp, #100	; 0x64
 8001bc0:	bd90      	pop	{r4, r7, pc}
	...

08001bc4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001bc8:	4b1b      	ldr	r3, [pc, #108]	; (8001c38 <MX_I2C1_Init+0x74>)
 8001bca:	4a1c      	ldr	r2, [pc, #112]	; (8001c3c <MX_I2C1_Init+0x78>)
 8001bcc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8001bce:	4b1a      	ldr	r3, [pc, #104]	; (8001c38 <MX_I2C1_Init+0x74>)
 8001bd0:	4a1b      	ldr	r2, [pc, #108]	; (8001c40 <MX_I2C1_Init+0x7c>)
 8001bd2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001bd4:	4b18      	ldr	r3, [pc, #96]	; (8001c38 <MX_I2C1_Init+0x74>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001bda:	4b17      	ldr	r3, [pc, #92]	; (8001c38 <MX_I2C1_Init+0x74>)
 8001bdc:	2201      	movs	r2, #1
 8001bde:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001be0:	4b15      	ldr	r3, [pc, #84]	; (8001c38 <MX_I2C1_Init+0x74>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001be6:	4b14      	ldr	r3, [pc, #80]	; (8001c38 <MX_I2C1_Init+0x74>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001bec:	4b12      	ldr	r3, [pc, #72]	; (8001c38 <MX_I2C1_Init+0x74>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001bf2:	4b11      	ldr	r3, [pc, #68]	; (8001c38 <MX_I2C1_Init+0x74>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001bf8:	4b0f      	ldr	r3, [pc, #60]	; (8001c38 <MX_I2C1_Init+0x74>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001bfe:	4b0e      	ldr	r3, [pc, #56]	; (8001c38 <MX_I2C1_Init+0x74>)
 8001c00:	0018      	movs	r0, r3
 8001c02:	f001 f911 	bl	8002e28 <HAL_I2C_Init>
 8001c06:	1e03      	subs	r3, r0, #0
 8001c08:	d001      	beq.n	8001c0e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001c0a:	f000 fca2 	bl	8002552 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001c0e:	4b0a      	ldr	r3, [pc, #40]	; (8001c38 <MX_I2C1_Init+0x74>)
 8001c10:	2100      	movs	r1, #0
 8001c12:	0018      	movs	r0, r3
 8001c14:	f001 fdb2 	bl	800377c <HAL_I2CEx_ConfigAnalogFilter>
 8001c18:	1e03      	subs	r3, r0, #0
 8001c1a:	d001      	beq.n	8001c20 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001c1c:	f000 fc99 	bl	8002552 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001c20:	4b05      	ldr	r3, [pc, #20]	; (8001c38 <MX_I2C1_Init+0x74>)
 8001c22:	2100      	movs	r1, #0
 8001c24:	0018      	movs	r0, r3
 8001c26:	f001 fdf5 	bl	8003814 <HAL_I2CEx_ConfigDigitalFilter>
 8001c2a:	1e03      	subs	r3, r0, #0
 8001c2c:	d001      	beq.n	8001c32 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001c2e:	f000 fc90 	bl	8002552 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001c32:	46c0      	nop			; (mov r8, r8)
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	20000160 	.word	0x20000160
 8001c3c:	40005400 	.word	0x40005400
 8001c40:	2000090e 	.word	0x2000090e

08001c44 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001c48:	4b1b      	ldr	r3, [pc, #108]	; (8001cb8 <MX_SPI1_Init+0x74>)
 8001c4a:	4a1c      	ldr	r2, [pc, #112]	; (8001cbc <MX_SPI1_Init+0x78>)
 8001c4c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001c4e:	4b1a      	ldr	r3, [pc, #104]	; (8001cb8 <MX_SPI1_Init+0x74>)
 8001c50:	2282      	movs	r2, #130	; 0x82
 8001c52:	0052      	lsls	r2, r2, #1
 8001c54:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001c56:	4b18      	ldr	r3, [pc, #96]	; (8001cb8 <MX_SPI1_Init+0x74>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c5c:	4b16      	ldr	r3, [pc, #88]	; (8001cb8 <MX_SPI1_Init+0x74>)
 8001c5e:	22e0      	movs	r2, #224	; 0xe0
 8001c60:	00d2      	lsls	r2, r2, #3
 8001c62:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c64:	4b14      	ldr	r3, [pc, #80]	; (8001cb8 <MX_SPI1_Init+0x74>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001c6a:	4b13      	ldr	r3, [pc, #76]	; (8001cb8 <MX_SPI1_Init+0x74>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001c70:	4b11      	ldr	r3, [pc, #68]	; (8001cb8 <MX_SPI1_Init+0x74>)
 8001c72:	2280      	movs	r2, #128	; 0x80
 8001c74:	0092      	lsls	r2, r2, #2
 8001c76:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001c78:	4b0f      	ldr	r3, [pc, #60]	; (8001cb8 <MX_SPI1_Init+0x74>)
 8001c7a:	2210      	movs	r2, #16
 8001c7c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c7e:	4b0e      	ldr	r3, [pc, #56]	; (8001cb8 <MX_SPI1_Init+0x74>)
 8001c80:	2200      	movs	r2, #0
 8001c82:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c84:	4b0c      	ldr	r3, [pc, #48]	; (8001cb8 <MX_SPI1_Init+0x74>)
 8001c86:	2200      	movs	r2, #0
 8001c88:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c8a:	4b0b      	ldr	r3, [pc, #44]	; (8001cb8 <MX_SPI1_Init+0x74>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001c90:	4b09      	ldr	r3, [pc, #36]	; (8001cb8 <MX_SPI1_Init+0x74>)
 8001c92:	2207      	movs	r2, #7
 8001c94:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001c96:	4b08      	ldr	r3, [pc, #32]	; (8001cb8 <MX_SPI1_Init+0x74>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001c9c:	4b06      	ldr	r3, [pc, #24]	; (8001cb8 <MX_SPI1_Init+0x74>)
 8001c9e:	2208      	movs	r2, #8
 8001ca0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001ca2:	4b05      	ldr	r3, [pc, #20]	; (8001cb8 <MX_SPI1_Init+0x74>)
 8001ca4:	0018      	movs	r0, r3
 8001ca6:	f002 fbef 	bl	8004488 <HAL_SPI_Init>
 8001caa:	1e03      	subs	r3, r0, #0
 8001cac:	d001      	beq.n	8001cb2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001cae:	f000 fc50 	bl	8002552 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001cb2:	46c0      	nop			; (mov r8, r8)
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	20000298 	.word	0x20000298
 8001cbc:	40013000 	.word	0x40013000

08001cc0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001cc4:	4b14      	ldr	r3, [pc, #80]	; (8001d18 <MX_USART1_UART_Init+0x58>)
 8001cc6:	4a15      	ldr	r2, [pc, #84]	; (8001d1c <MX_USART1_UART_Init+0x5c>)
 8001cc8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001cca:	4b13      	ldr	r3, [pc, #76]	; (8001d18 <MX_USART1_UART_Init+0x58>)
 8001ccc:	2296      	movs	r2, #150	; 0x96
 8001cce:	0192      	lsls	r2, r2, #6
 8001cd0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001cd2:	4b11      	ldr	r3, [pc, #68]	; (8001d18 <MX_USART1_UART_Init+0x58>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001cd8:	4b0f      	ldr	r3, [pc, #60]	; (8001d18 <MX_USART1_UART_Init+0x58>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001cde:	4b0e      	ldr	r3, [pc, #56]	; (8001d18 <MX_USART1_UART_Init+0x58>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001ce4:	4b0c      	ldr	r3, [pc, #48]	; (8001d18 <MX_USART1_UART_Init+0x58>)
 8001ce6:	220c      	movs	r2, #12
 8001ce8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cea:	4b0b      	ldr	r3, [pc, #44]	; (8001d18 <MX_USART1_UART_Init+0x58>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001cf0:	4b09      	ldr	r3, [pc, #36]	; (8001d18 <MX_USART1_UART_Init+0x58>)
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001cf6:	4b08      	ldr	r3, [pc, #32]	; (8001d18 <MX_USART1_UART_Init+0x58>)
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001cfc:	4b06      	ldr	r3, [pc, #24]	; (8001d18 <MX_USART1_UART_Init+0x58>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001d02:	4b05      	ldr	r3, [pc, #20]	; (8001d18 <MX_USART1_UART_Init+0x58>)
 8001d04:	0018      	movs	r0, r3
 8001d06:	f002 fc77 	bl	80045f8 <HAL_UART_Init>
 8001d0a:	1e03      	subs	r3, r0, #0
 8001d0c:	d001      	beq.n	8001d12 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001d0e:	f000 fc20 	bl	8002552 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001d12:	46c0      	nop			; (mov r8, r8)
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	200001d4 	.word	0x200001d4
 8001d1c:	40013800 	.word	0x40013800

08001d20 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001d24:	4b14      	ldr	r3, [pc, #80]	; (8001d78 <MX_USART2_UART_Init+0x58>)
 8001d26:	4a15      	ldr	r2, [pc, #84]	; (8001d7c <MX_USART2_UART_Init+0x5c>)
 8001d28:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001d2a:	4b13      	ldr	r3, [pc, #76]	; (8001d78 <MX_USART2_UART_Init+0x58>)
 8001d2c:	22e1      	movs	r2, #225	; 0xe1
 8001d2e:	0252      	lsls	r2, r2, #9
 8001d30:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d32:	4b11      	ldr	r3, [pc, #68]	; (8001d78 <MX_USART2_UART_Init+0x58>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d38:	4b0f      	ldr	r3, [pc, #60]	; (8001d78 <MX_USART2_UART_Init+0x58>)
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d3e:	4b0e      	ldr	r3, [pc, #56]	; (8001d78 <MX_USART2_UART_Init+0x58>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d44:	4b0c      	ldr	r3, [pc, #48]	; (8001d78 <MX_USART2_UART_Init+0x58>)
 8001d46:	220c      	movs	r2, #12
 8001d48:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d4a:	4b0b      	ldr	r3, [pc, #44]	; (8001d78 <MX_USART2_UART_Init+0x58>)
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d50:	4b09      	ldr	r3, [pc, #36]	; (8001d78 <MX_USART2_UART_Init+0x58>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d56:	4b08      	ldr	r3, [pc, #32]	; (8001d78 <MX_USART2_UART_Init+0x58>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d5c:	4b06      	ldr	r3, [pc, #24]	; (8001d78 <MX_USART2_UART_Init+0x58>)
 8001d5e:	2200      	movs	r2, #0
 8001d60:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d62:	4b05      	ldr	r3, [pc, #20]	; (8001d78 <MX_USART2_UART_Init+0x58>)
 8001d64:	0018      	movs	r0, r3
 8001d66:	f002 fc47 	bl	80045f8 <HAL_UART_Init>
 8001d6a:	1e03      	subs	r3, r0, #0
 8001d6c:	d001      	beq.n	8001d72 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001d6e:	f000 fbf0 	bl	8002552 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001d72:	46c0      	nop			; (mov r8, r8)
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bd80      	pop	{r7, pc}
 8001d78:	2000030c 	.word	0x2000030c
 8001d7c:	40004400 	.word	0x40004400

08001d80 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d80:	b590      	push	{r4, r7, lr}
 8001d82:	b089      	sub	sp, #36	; 0x24
 8001d84:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d86:	240c      	movs	r4, #12
 8001d88:	193b      	adds	r3, r7, r4
 8001d8a:	0018      	movs	r0, r3
 8001d8c:	2314      	movs	r3, #20
 8001d8e:	001a      	movs	r2, r3
 8001d90:	2100      	movs	r1, #0
 8001d92:	f003 f94f 	bl	8005034 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001d96:	4b30      	ldr	r3, [pc, #192]	; (8001e58 <MX_GPIO_Init+0xd8>)
 8001d98:	695a      	ldr	r2, [r3, #20]
 8001d9a:	4b2f      	ldr	r3, [pc, #188]	; (8001e58 <MX_GPIO_Init+0xd8>)
 8001d9c:	2180      	movs	r1, #128	; 0x80
 8001d9e:	03c9      	lsls	r1, r1, #15
 8001da0:	430a      	orrs	r2, r1
 8001da2:	615a      	str	r2, [r3, #20]
 8001da4:	4b2c      	ldr	r3, [pc, #176]	; (8001e58 <MX_GPIO_Init+0xd8>)
 8001da6:	695a      	ldr	r2, [r3, #20]
 8001da8:	2380      	movs	r3, #128	; 0x80
 8001daa:	03db      	lsls	r3, r3, #15
 8001dac:	4013      	ands	r3, r2
 8001dae:	60bb      	str	r3, [r7, #8]
 8001db0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001db2:	4b29      	ldr	r3, [pc, #164]	; (8001e58 <MX_GPIO_Init+0xd8>)
 8001db4:	695a      	ldr	r2, [r3, #20]
 8001db6:	4b28      	ldr	r3, [pc, #160]	; (8001e58 <MX_GPIO_Init+0xd8>)
 8001db8:	2180      	movs	r1, #128	; 0x80
 8001dba:	0289      	lsls	r1, r1, #10
 8001dbc:	430a      	orrs	r2, r1
 8001dbe:	615a      	str	r2, [r3, #20]
 8001dc0:	4b25      	ldr	r3, [pc, #148]	; (8001e58 <MX_GPIO_Init+0xd8>)
 8001dc2:	695a      	ldr	r2, [r3, #20]
 8001dc4:	2380      	movs	r3, #128	; 0x80
 8001dc6:	029b      	lsls	r3, r3, #10
 8001dc8:	4013      	ands	r3, r2
 8001dca:	607b      	str	r3, [r7, #4]
 8001dcc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dce:	4b22      	ldr	r3, [pc, #136]	; (8001e58 <MX_GPIO_Init+0xd8>)
 8001dd0:	695a      	ldr	r2, [r3, #20]
 8001dd2:	4b21      	ldr	r3, [pc, #132]	; (8001e58 <MX_GPIO_Init+0xd8>)
 8001dd4:	2180      	movs	r1, #128	; 0x80
 8001dd6:	02c9      	lsls	r1, r1, #11
 8001dd8:	430a      	orrs	r2, r1
 8001dda:	615a      	str	r2, [r3, #20]
 8001ddc:	4b1e      	ldr	r3, [pc, #120]	; (8001e58 <MX_GPIO_Init+0xd8>)
 8001dde:	695a      	ldr	r2, [r3, #20]
 8001de0:	2380      	movs	r3, #128	; 0x80
 8001de2:	02db      	lsls	r3, r3, #11
 8001de4:	4013      	ands	r3, r2
 8001de6:	603b      	str	r3, [r7, #0]
 8001de8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 8001dea:	2390      	movs	r3, #144	; 0x90
 8001dec:	05db      	lsls	r3, r3, #23
 8001dee:	2200      	movs	r2, #0
 8001df0:	2101      	movs	r1, #1
 8001df2:	0018      	movs	r0, r3
 8001df4:	f000 fffa 	bl	8002dec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8001df8:	4b18      	ldr	r3, [pc, #96]	; (8001e5c <MX_GPIO_Init+0xdc>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	2108      	movs	r1, #8
 8001dfe:	0018      	movs	r0, r3
 8001e00:	f000 fff4 	bl	8002dec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001e04:	193b      	adds	r3, r7, r4
 8001e06:	2201      	movs	r2, #1
 8001e08:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e0a:	193b      	adds	r3, r7, r4
 8001e0c:	2201      	movs	r2, #1
 8001e0e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e10:	193b      	adds	r3, r7, r4
 8001e12:	2200      	movs	r2, #0
 8001e14:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e16:	193b      	adds	r3, r7, r4
 8001e18:	2200      	movs	r2, #0
 8001e1a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e1c:	193a      	adds	r2, r7, r4
 8001e1e:	2390      	movs	r3, #144	; 0x90
 8001e20:	05db      	lsls	r3, r3, #23
 8001e22:	0011      	movs	r1, r2
 8001e24:	0018      	movs	r0, r3
 8001e26:	f000 fe79 	bl	8002b1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001e2a:	0021      	movs	r1, r4
 8001e2c:	187b      	adds	r3, r7, r1
 8001e2e:	2208      	movs	r2, #8
 8001e30:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e32:	187b      	adds	r3, r7, r1
 8001e34:	2201      	movs	r2, #1
 8001e36:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e38:	187b      	adds	r3, r7, r1
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e3e:	187b      	adds	r3, r7, r1
 8001e40:	2200      	movs	r2, #0
 8001e42:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e44:	187b      	adds	r3, r7, r1
 8001e46:	4a05      	ldr	r2, [pc, #20]	; (8001e5c <MX_GPIO_Init+0xdc>)
 8001e48:	0019      	movs	r1, r3
 8001e4a:	0010      	movs	r0, r2
 8001e4c:	f000 fe66 	bl	8002b1c <HAL_GPIO_Init>

}
 8001e50:	46c0      	nop			; (mov r8, r8)
 8001e52:	46bd      	mov	sp, r7
 8001e54:	b009      	add	sp, #36	; 0x24
 8001e56:	bd90      	pop	{r4, r7, pc}
 8001e58:	40021000 	.word	0x40021000
 8001e5c:	48000400 	.word	0x48000400

08001e60 <getLatLongInMeters>:

/* USER CODE BEGIN 4 */

struct LatLongStruct getLatLongInMeters(void){
 8001e60:	b5b0      	push	{r4, r5, r7, lr}
 8001e62:	b094      	sub	sp, #80	; 0x50
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
	struct LatLongStruct latlongstruct = {0};	// Stores LatLong metric values
 8001e68:	2314      	movs	r3, #20
 8001e6a:	18fb      	adds	r3, r7, r3
 8001e6c:	0018      	movs	r0, r3
 8001e6e:	230c      	movs	r3, #12
 8001e70:	001a      	movs	r2, r3
 8001e72:	2100      	movs	r1, #0
 8001e74:	f003 f8de 	bl	8005034 <memset>
	HAL_StatusTypeDef uart2Status;				// Status of uart2
	uint8_t AT_CGNSINF[] = "AT+CGNSINF\r";		// Gets data from GNSS
 8001e78:	2108      	movs	r1, #8
 8001e7a:	187b      	adds	r3, r7, r1
 8001e7c:	4ad2      	ldr	r2, [pc, #840]	; (80021c8 <getLatLongInMeters+0x368>)
 8001e7e:	ca31      	ldmia	r2!, {r0, r4, r5}
 8001e80:	c331      	stmia	r3!, {r0, r4, r5}

    uart2Status = HAL_UART_Transmit(&huart2, AT_CGNSINF, sizeof(AT_CGNSINF), 1000);
 8001e82:	2523      	movs	r5, #35	; 0x23
 8001e84:	197c      	adds	r4, r7, r5
 8001e86:	23fa      	movs	r3, #250	; 0xfa
 8001e88:	009b      	lsls	r3, r3, #2
 8001e8a:	1879      	adds	r1, r7, r1
 8001e8c:	48cf      	ldr	r0, [pc, #828]	; (80021cc <getLatLongInMeters+0x36c>)
 8001e8e:	220c      	movs	r2, #12
 8001e90:	f002 fc06 	bl	80046a0 <HAL_UART_Transmit>
 8001e94:	0003      	movs	r3, r0
 8001e96:	7023      	strb	r3, [r4, #0]
    uart2Status = HAL_UART_Receive(&huart2, receiveUART2Data, sizeof(receiveUART2Data), 1000);
 8001e98:	197c      	adds	r4, r7, r5
 8001e9a:	23fa      	movs	r3, #250	; 0xfa
 8001e9c:	009b      	lsls	r3, r3, #2
 8001e9e:	49cc      	ldr	r1, [pc, #816]	; (80021d0 <getLatLongInMeters+0x370>)
 8001ea0:	48ca      	ldr	r0, [pc, #808]	; (80021cc <getLatLongInMeters+0x36c>)
 8001ea2:	2296      	movs	r2, #150	; 0x96
 8001ea4:	f002 fca6 	bl	80047f4 <HAL_UART_Receive>
 8001ea8:	0003      	movs	r3, r0
 8001eaa:	7023      	strb	r3, [r4, #0]
    HAL_Delay(10);
 8001eac:	200a      	movs	r0, #10
 8001eae:	f000 fd5d 	bl	800296c <HAL_Delay>

	//dummyBuffer[0]	= "1,1,20150327014838.000,31.221783,60.123456,24.123456,0.28,0.0,1,,1.9,2.2,1.0,,8,4,,,42,,";

	for(int i = 0; i < sizeof(receiveUART2Data); i++){
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001eb6:	e097      	b.n	8001fe8 <getLatLongInMeters+0x188>
		if(receiveUART2Data[i] == ','){
 8001eb8:	4ac5      	ldr	r2, [pc, #788]	; (80021d0 <getLatLongInMeters+0x370>)
 8001eba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001ebc:	18d3      	adds	r3, r2, r3
 8001ebe:	781b      	ldrb	r3, [r3, #0]
 8001ec0:	2b2c      	cmp	r3, #44	; 0x2c
 8001ec2:	d107      	bne.n	8001ed4 <getLatLongInMeters+0x74>
			commaElement = i;
 8001ec4:	4bc3      	ldr	r3, [pc, #780]	; (80021d4 <getLatLongInMeters+0x374>)
 8001ec6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001ec8:	601a      	str	r2, [r3, #0]
			counterGNSS++;
 8001eca:	4bc3      	ldr	r3, [pc, #780]	; (80021d8 <getLatLongInMeters+0x378>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	1c5a      	adds	r2, r3, #1
 8001ed0:	4bc1      	ldr	r3, [pc, #772]	; (80021d8 <getLatLongInMeters+0x378>)
 8001ed2:	601a      	str	r2, [r3, #0]
		}
		if(counterGNSS == 1){
 8001ed4:	4bc0      	ldr	r3, [pc, #768]	; (80021d8 <getLatLongInMeters+0x378>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	2b01      	cmp	r3, #1
 8001eda:	d114      	bne.n	8001f06 <getLatLongInMeters+0xa6>
			gnssFixElement = i;
 8001edc:	4bbf      	ldr	r3, [pc, #764]	; (80021dc <getLatLongInMeters+0x37c>)
 8001ede:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001ee0:	601a      	str	r2, [r3, #0]
			if(receiveUART2Data[i] == '1'){
 8001ee2:	4abb      	ldr	r2, [pc, #748]	; (80021d0 <getLatLongInMeters+0x370>)
 8001ee4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001ee6:	18d3      	adds	r3, r2, r3
 8001ee8:	781b      	ldrb	r3, [r3, #0]
 8001eea:	2b31      	cmp	r3, #49	; 0x31
 8001eec:	d102      	bne.n	8001ef4 <getLatLongInMeters+0x94>
				gnssFixStatus = 1;
 8001eee:	4bbc      	ldr	r3, [pc, #752]	; (80021e0 <getLatLongInMeters+0x380>)
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	601a      	str	r2, [r3, #0]
			}
			if(receiveUART2Data[i] == '0'){
 8001ef4:	4ab6      	ldr	r2, [pc, #728]	; (80021d0 <getLatLongInMeters+0x370>)
 8001ef6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001ef8:	18d3      	adds	r3, r2, r3
 8001efa:	781b      	ldrb	r3, [r3, #0]
 8001efc:	2b30      	cmp	r3, #48	; 0x30
 8001efe:	d102      	bne.n	8001f06 <getLatLongInMeters+0xa6>
				gnssFixStatus = 0;
 8001f00:	4bb7      	ldr	r3, [pc, #732]	; (80021e0 <getLatLongInMeters+0x380>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	601a      	str	r2, [r3, #0]
			}
		}
		if(counterGNSS == 2){
 8001f06:	4bb4      	ldr	r3, [pc, #720]	; (80021d8 <getLatLongInMeters+0x378>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	2b02      	cmp	r3, #2
 8001f0c:	d12e      	bne.n	8001f6c <getLatLongInMeters+0x10c>
			latStart = i+1;
 8001f0e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001f10:	1c5a      	adds	r2, r3, #1
 8001f12:	4bb4      	ldr	r3, [pc, #720]	; (80021e4 <getLatLongInMeters+0x384>)
 8001f14:	601a      	str	r2, [r3, #0]
			if(receiveUART2Data[latStart+1] == '-'){latNegDeg = 1;}
 8001f16:	4bb3      	ldr	r3, [pc, #716]	; (80021e4 <getLatLongInMeters+0x384>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	3301      	adds	r3, #1
 8001f1c:	4aac      	ldr	r2, [pc, #688]	; (80021d0 <getLatLongInMeters+0x370>)
 8001f1e:	5cd3      	ldrb	r3, [r2, r3]
 8001f20:	2b2d      	cmp	r3, #45	; 0x2d
 8001f22:	d103      	bne.n	8001f2c <getLatLongInMeters+0xcc>
 8001f24:	4bb0      	ldr	r3, [pc, #704]	; (80021e8 <getLatLongInMeters+0x388>)
 8001f26:	2201      	movs	r2, #1
 8001f28:	601a      	str	r2, [r3, #0]
 8001f2a:	e002      	b.n	8001f32 <getLatLongInMeters+0xd2>
			else{latNegDeg = 0;}
 8001f2c:	4bae      	ldr	r3, [pc, #696]	; (80021e8 <getLatLongInMeters+0x388>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	601a      	str	r2, [r3, #0]
			for(int j = latStart; j < latStart+6; j++){
 8001f32:	4bac      	ldr	r3, [pc, #688]	; (80021e4 <getLatLongInMeters+0x384>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	64bb      	str	r3, [r7, #72]	; 0x48
 8001f38:	e012      	b.n	8001f60 <getLatLongInMeters+0x100>
				if(receiveUART2Data[j] == '.'){latDegSize = j-latStart-1-latNegDeg;}
 8001f3a:	4aa5      	ldr	r2, [pc, #660]	; (80021d0 <getLatLongInMeters+0x370>)
 8001f3c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001f3e:	18d3      	adds	r3, r2, r3
 8001f40:	781b      	ldrb	r3, [r3, #0]
 8001f42:	2b2e      	cmp	r3, #46	; 0x2e
 8001f44:	d109      	bne.n	8001f5a <getLatLongInMeters+0xfa>
 8001f46:	4ba7      	ldr	r3, [pc, #668]	; (80021e4 <getLatLongInMeters+0x384>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001f4c:	1ad3      	subs	r3, r2, r3
 8001f4e:	1e5a      	subs	r2, r3, #1
 8001f50:	4ba5      	ldr	r3, [pc, #660]	; (80021e8 <getLatLongInMeters+0x388>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	1ad2      	subs	r2, r2, r3
 8001f56:	4ba5      	ldr	r3, [pc, #660]	; (80021ec <getLatLongInMeters+0x38c>)
 8001f58:	601a      	str	r2, [r3, #0]
			for(int j = latStart; j < latStart+6; j++){
 8001f5a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001f5c:	3301      	adds	r3, #1
 8001f5e:	64bb      	str	r3, [r7, #72]	; 0x48
 8001f60:	4ba0      	ldr	r3, [pc, #640]	; (80021e4 <getLatLongInMeters+0x384>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	3305      	adds	r3, #5
 8001f66:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001f68:	429a      	cmp	r2, r3
 8001f6a:	dde6      	ble.n	8001f3a <getLatLongInMeters+0xda>
			}
		}
		if(counterGNSS == 3){
 8001f6c:	4b9a      	ldr	r3, [pc, #616]	; (80021d8 <getLatLongInMeters+0x378>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	2b03      	cmp	r3, #3
 8001f72:	d12e      	bne.n	8001fd2 <getLatLongInMeters+0x172>
			latEndLongStart = i+1;
 8001f74:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001f76:	1c5a      	adds	r2, r3, #1
 8001f78:	4b9d      	ldr	r3, [pc, #628]	; (80021f0 <getLatLongInMeters+0x390>)
 8001f7a:	601a      	str	r2, [r3, #0]
			if(receiveUART2Data[latEndLongStart+1] == '-'){longNegDeg = 1;}
 8001f7c:	4b9c      	ldr	r3, [pc, #624]	; (80021f0 <getLatLongInMeters+0x390>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	3301      	adds	r3, #1
 8001f82:	4a93      	ldr	r2, [pc, #588]	; (80021d0 <getLatLongInMeters+0x370>)
 8001f84:	5cd3      	ldrb	r3, [r2, r3]
 8001f86:	2b2d      	cmp	r3, #45	; 0x2d
 8001f88:	d103      	bne.n	8001f92 <getLatLongInMeters+0x132>
 8001f8a:	4b9a      	ldr	r3, [pc, #616]	; (80021f4 <getLatLongInMeters+0x394>)
 8001f8c:	2201      	movs	r2, #1
 8001f8e:	601a      	str	r2, [r3, #0]
 8001f90:	e002      	b.n	8001f98 <getLatLongInMeters+0x138>
			else{longNegDeg = 0;}
 8001f92:	4b98      	ldr	r3, [pc, #608]	; (80021f4 <getLatLongInMeters+0x394>)
 8001f94:	2200      	movs	r2, #0
 8001f96:	601a      	str	r2, [r3, #0]
			for(int j = latEndLongStart; j < latEndLongStart+6; j++){
 8001f98:	4b95      	ldr	r3, [pc, #596]	; (80021f0 <getLatLongInMeters+0x390>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	647b      	str	r3, [r7, #68]	; 0x44
 8001f9e:	e012      	b.n	8001fc6 <getLatLongInMeters+0x166>
				if(receiveUART2Data[j] == '.'){longDegSize = j-latEndLongStart-1-longNegDeg;}
 8001fa0:	4a8b      	ldr	r2, [pc, #556]	; (80021d0 <getLatLongInMeters+0x370>)
 8001fa2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001fa4:	18d3      	adds	r3, r2, r3
 8001fa6:	781b      	ldrb	r3, [r3, #0]
 8001fa8:	2b2e      	cmp	r3, #46	; 0x2e
 8001faa:	d109      	bne.n	8001fc0 <getLatLongInMeters+0x160>
 8001fac:	4b90      	ldr	r3, [pc, #576]	; (80021f0 <getLatLongInMeters+0x390>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001fb2:	1ad3      	subs	r3, r2, r3
 8001fb4:	1e5a      	subs	r2, r3, #1
 8001fb6:	4b8f      	ldr	r3, [pc, #572]	; (80021f4 <getLatLongInMeters+0x394>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	1ad2      	subs	r2, r2, r3
 8001fbc:	4b8e      	ldr	r3, [pc, #568]	; (80021f8 <getLatLongInMeters+0x398>)
 8001fbe:	601a      	str	r2, [r3, #0]
			for(int j = latEndLongStart; j < latEndLongStart+6; j++){
 8001fc0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001fc2:	3301      	adds	r3, #1
 8001fc4:	647b      	str	r3, [r7, #68]	; 0x44
 8001fc6:	4b8a      	ldr	r3, [pc, #552]	; (80021f0 <getLatLongInMeters+0x390>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	3305      	adds	r3, #5
 8001fcc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001fce:	429a      	cmp	r2, r3
 8001fd0:	dde6      	ble.n	8001fa0 <getLatLongInMeters+0x140>
			}
		}
		if(counterGNSS == 6){
 8001fd2:	4b81      	ldr	r3, [pc, #516]	; (80021d8 <getLatLongInMeters+0x378>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	2b06      	cmp	r3, #6
 8001fd8:	d103      	bne.n	8001fe2 <getLatLongInMeters+0x182>
			longEnd = i;
 8001fda:	4b88      	ldr	r3, [pc, #544]	; (80021fc <getLatLongInMeters+0x39c>)
 8001fdc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001fde:	601a      	str	r2, [r3, #0]
			break;
 8001fe0:	e006      	b.n	8001ff0 <getLatLongInMeters+0x190>
	for(int i = 0; i < sizeof(receiveUART2Data); i++){
 8001fe2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001fe4:	3301      	adds	r3, #1
 8001fe6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001fe8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001fea:	2b95      	cmp	r3, #149	; 0x95
 8001fec:	d800      	bhi.n	8001ff0 <getLatLongInMeters+0x190>
 8001fee:	e763      	b.n	8001eb8 <getLatLongInMeters+0x58>
		}
	}
	counterGNSS = 0;
 8001ff0:	4b79      	ldr	r3, [pc, #484]	; (80021d8 <getLatLongInMeters+0x378>)
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	601a      	str	r2, [r3, #0]

	memset(degMinSecBuffer, '0', sizeof(degMinSecBuffer));
 8001ff6:	4b82      	ldr	r3, [pc, #520]	; (8002200 <getLatLongInMeters+0x3a0>)
 8001ff8:	2203      	movs	r2, #3
 8001ffa:	2130      	movs	r1, #48	; 0x30
 8001ffc:	0018      	movs	r0, r3
 8001ffe:	f003 f819 	bl	8005034 <memset>
	for(int i = 0; i < latDegSize; i++){degMinSecBuffer[i+3-latDegSize] = receiveUART2Data[latStart+i+1+latNegDeg];}
 8002002:	2300      	movs	r3, #0
 8002004:	643b      	str	r3, [r7, #64]	; 0x40
 8002006:	e013      	b.n	8002030 <getLatLongInMeters+0x1d0>
 8002008:	4b76      	ldr	r3, [pc, #472]	; (80021e4 <getLatLongInMeters+0x384>)
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800200e:	18d3      	adds	r3, r2, r3
 8002010:	1c5a      	adds	r2, r3, #1
 8002012:	4b75      	ldr	r3, [pc, #468]	; (80021e8 <getLatLongInMeters+0x388>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	18d2      	adds	r2, r2, r3
 8002018:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800201a:	1cd9      	adds	r1, r3, #3
 800201c:	4b73      	ldr	r3, [pc, #460]	; (80021ec <getLatLongInMeters+0x38c>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	1acb      	subs	r3, r1, r3
 8002022:	496b      	ldr	r1, [pc, #428]	; (80021d0 <getLatLongInMeters+0x370>)
 8002024:	5c89      	ldrb	r1, [r1, r2]
 8002026:	4a76      	ldr	r2, [pc, #472]	; (8002200 <getLatLongInMeters+0x3a0>)
 8002028:	54d1      	strb	r1, [r2, r3]
 800202a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800202c:	3301      	adds	r3, #1
 800202e:	643b      	str	r3, [r7, #64]	; 0x40
 8002030:	4b6e      	ldr	r3, [pc, #440]	; (80021ec <getLatLongInMeters+0x38c>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002036:	429a      	cmp	r2, r3
 8002038:	dbe6      	blt.n	8002008 <getLatLongInMeters+0x1a8>
	latDeg = atoi(degMinSecBuffer);
 800203a:	4b71      	ldr	r3, [pc, #452]	; (8002200 <getLatLongInMeters+0x3a0>)
 800203c:	0018      	movs	r0, r3
 800203e:	f002 ffc9 	bl	8004fd4 <atoi>
 8002042:	0002      	movs	r2, r0
 8002044:	4b6f      	ldr	r3, [pc, #444]	; (8002204 <getLatLongInMeters+0x3a4>)
 8002046:	601a      	str	r2, [r3, #0]
	memset(degMinSecBuffer, '0', sizeof(degMinSecBuffer));
 8002048:	4b6d      	ldr	r3, [pc, #436]	; (8002200 <getLatLongInMeters+0x3a0>)
 800204a:	2203      	movs	r2, #3
 800204c:	2130      	movs	r1, #48	; 0x30
 800204e:	0018      	movs	r0, r3
 8002050:	f002 fff0 	bl	8005034 <memset>
	for(int i = 1; i < 3; i++){degMinSecBuffer[i] = receiveUART2Data[latStart+i+latDegSize+1+latNegDeg];}
 8002054:	2301      	movs	r3, #1
 8002056:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002058:	e014      	b.n	8002084 <getLatLongInMeters+0x224>
 800205a:	4b62      	ldr	r3, [pc, #392]	; (80021e4 <getLatLongInMeters+0x384>)
 800205c:	681a      	ldr	r2, [r3, #0]
 800205e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002060:	18d2      	adds	r2, r2, r3
 8002062:	4b62      	ldr	r3, [pc, #392]	; (80021ec <getLatLongInMeters+0x38c>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	18d3      	adds	r3, r2, r3
 8002068:	1c5a      	adds	r2, r3, #1
 800206a:	4b5f      	ldr	r3, [pc, #380]	; (80021e8 <getLatLongInMeters+0x388>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	18d3      	adds	r3, r2, r3
 8002070:	4a57      	ldr	r2, [pc, #348]	; (80021d0 <getLatLongInMeters+0x370>)
 8002072:	5cd1      	ldrb	r1, [r2, r3]
 8002074:	4a62      	ldr	r2, [pc, #392]	; (8002200 <getLatLongInMeters+0x3a0>)
 8002076:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002078:	18d3      	adds	r3, r2, r3
 800207a:	1c0a      	adds	r2, r1, #0
 800207c:	701a      	strb	r2, [r3, #0]
 800207e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002080:	3301      	adds	r3, #1
 8002082:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002084:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002086:	2b02      	cmp	r3, #2
 8002088:	dde7      	ble.n	800205a <getLatLongInMeters+0x1fa>
	latMin = atoi(degMinSecBuffer);
 800208a:	4b5d      	ldr	r3, [pc, #372]	; (8002200 <getLatLongInMeters+0x3a0>)
 800208c:	0018      	movs	r0, r3
 800208e:	f002 ffa1 	bl	8004fd4 <atoi>
 8002092:	0002      	movs	r2, r0
 8002094:	4b5c      	ldr	r3, [pc, #368]	; (8002208 <getLatLongInMeters+0x3a8>)
 8002096:	601a      	str	r2, [r3, #0]
	for(int i = 1; i < 3; i++){degMinSecBuffer[i] = receiveUART2Data[latStart+i+latDegSize+3+latNegDeg];}
 8002098:	2301      	movs	r3, #1
 800209a:	63bb      	str	r3, [r7, #56]	; 0x38
 800209c:	e014      	b.n	80020c8 <getLatLongInMeters+0x268>
 800209e:	4b51      	ldr	r3, [pc, #324]	; (80021e4 <getLatLongInMeters+0x384>)
 80020a0:	681a      	ldr	r2, [r3, #0]
 80020a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020a4:	18d2      	adds	r2, r2, r3
 80020a6:	4b51      	ldr	r3, [pc, #324]	; (80021ec <getLatLongInMeters+0x38c>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	18d3      	adds	r3, r2, r3
 80020ac:	1cda      	adds	r2, r3, #3
 80020ae:	4b4e      	ldr	r3, [pc, #312]	; (80021e8 <getLatLongInMeters+0x388>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	18d3      	adds	r3, r2, r3
 80020b4:	4a46      	ldr	r2, [pc, #280]	; (80021d0 <getLatLongInMeters+0x370>)
 80020b6:	5cd1      	ldrb	r1, [r2, r3]
 80020b8:	4a51      	ldr	r2, [pc, #324]	; (8002200 <getLatLongInMeters+0x3a0>)
 80020ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020bc:	18d3      	adds	r3, r2, r3
 80020be:	1c0a      	adds	r2, r1, #0
 80020c0:	701a      	strb	r2, [r3, #0]
 80020c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020c4:	3301      	adds	r3, #1
 80020c6:	63bb      	str	r3, [r7, #56]	; 0x38
 80020c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020ca:	2b02      	cmp	r3, #2
 80020cc:	dde7      	ble.n	800209e <getLatLongInMeters+0x23e>
	latSecFirst = atoi(degMinSecBuffer);
 80020ce:	4b4c      	ldr	r3, [pc, #304]	; (8002200 <getLatLongInMeters+0x3a0>)
 80020d0:	0018      	movs	r0, r3
 80020d2:	f002 ff7f 	bl	8004fd4 <atoi>
 80020d6:	0002      	movs	r2, r0
 80020d8:	4b4c      	ldr	r3, [pc, #304]	; (800220c <getLatLongInMeters+0x3ac>)
 80020da:	601a      	str	r2, [r3, #0]
	for(int i = 1; i < 3; i++){degMinSecBuffer[i] = receiveUART2Data[latStart+i+latDegSize+5+latNegDeg];}
 80020dc:	2301      	movs	r3, #1
 80020de:	637b      	str	r3, [r7, #52]	; 0x34
 80020e0:	e014      	b.n	800210c <getLatLongInMeters+0x2ac>
 80020e2:	4b40      	ldr	r3, [pc, #256]	; (80021e4 <getLatLongInMeters+0x384>)
 80020e4:	681a      	ldr	r2, [r3, #0]
 80020e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020e8:	18d2      	adds	r2, r2, r3
 80020ea:	4b40      	ldr	r3, [pc, #256]	; (80021ec <getLatLongInMeters+0x38c>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	18d3      	adds	r3, r2, r3
 80020f0:	1d5a      	adds	r2, r3, #5
 80020f2:	4b3d      	ldr	r3, [pc, #244]	; (80021e8 <getLatLongInMeters+0x388>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	18d3      	adds	r3, r2, r3
 80020f8:	4a35      	ldr	r2, [pc, #212]	; (80021d0 <getLatLongInMeters+0x370>)
 80020fa:	5cd1      	ldrb	r1, [r2, r3]
 80020fc:	4a40      	ldr	r2, [pc, #256]	; (8002200 <getLatLongInMeters+0x3a0>)
 80020fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002100:	18d3      	adds	r3, r2, r3
 8002102:	1c0a      	adds	r2, r1, #0
 8002104:	701a      	strb	r2, [r3, #0]
 8002106:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002108:	3301      	adds	r3, #1
 800210a:	637b      	str	r3, [r7, #52]	; 0x34
 800210c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800210e:	2b02      	cmp	r3, #2
 8002110:	dde7      	ble.n	80020e2 <getLatLongInMeters+0x282>
	latSecSecond = atoi(degMinSecBuffer);
 8002112:	4b3b      	ldr	r3, [pc, #236]	; (8002200 <getLatLongInMeters+0x3a0>)
 8002114:	0018      	movs	r0, r3
 8002116:	f002 ff5d 	bl	8004fd4 <atoi>
 800211a:	0002      	movs	r2, r0
 800211c:	4b3c      	ldr	r3, [pc, #240]	; (8002210 <getLatLongInMeters+0x3b0>)
 800211e:	601a      	str	r2, [r3, #0]
	memset(degMinSecBuffer, '0', sizeof(degMinSecBuffer));
 8002120:	4b37      	ldr	r3, [pc, #220]	; (8002200 <getLatLongInMeters+0x3a0>)
 8002122:	2203      	movs	r2, #3
 8002124:	2130      	movs	r1, #48	; 0x30
 8002126:	0018      	movs	r0, r3
 8002128:	f002 ff84 	bl	8005034 <memset>

	for(int i = 0; i < longDegSize; i++){degMinSecBuffer[i+3-longDegSize] = receiveUART2Data[latEndLongStart+i+1+longNegDeg];}
 800212c:	2300      	movs	r3, #0
 800212e:	633b      	str	r3, [r7, #48]	; 0x30
 8002130:	e013      	b.n	800215a <getLatLongInMeters+0x2fa>
 8002132:	4b2f      	ldr	r3, [pc, #188]	; (80021f0 <getLatLongInMeters+0x390>)
 8002134:	681a      	ldr	r2, [r3, #0]
 8002136:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002138:	18d3      	adds	r3, r2, r3
 800213a:	1c5a      	adds	r2, r3, #1
 800213c:	4b2d      	ldr	r3, [pc, #180]	; (80021f4 <getLatLongInMeters+0x394>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	18d2      	adds	r2, r2, r3
 8002142:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002144:	1cd9      	adds	r1, r3, #3
 8002146:	4b2c      	ldr	r3, [pc, #176]	; (80021f8 <getLatLongInMeters+0x398>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	1acb      	subs	r3, r1, r3
 800214c:	4920      	ldr	r1, [pc, #128]	; (80021d0 <getLatLongInMeters+0x370>)
 800214e:	5c89      	ldrb	r1, [r1, r2]
 8002150:	4a2b      	ldr	r2, [pc, #172]	; (8002200 <getLatLongInMeters+0x3a0>)
 8002152:	54d1      	strb	r1, [r2, r3]
 8002154:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002156:	3301      	adds	r3, #1
 8002158:	633b      	str	r3, [r7, #48]	; 0x30
 800215a:	4b27      	ldr	r3, [pc, #156]	; (80021f8 <getLatLongInMeters+0x398>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002160:	429a      	cmp	r2, r3
 8002162:	dbe6      	blt.n	8002132 <getLatLongInMeters+0x2d2>
	longDeg = atoi(degMinSecBuffer);
 8002164:	4b26      	ldr	r3, [pc, #152]	; (8002200 <getLatLongInMeters+0x3a0>)
 8002166:	0018      	movs	r0, r3
 8002168:	f002 ff34 	bl	8004fd4 <atoi>
 800216c:	0002      	movs	r2, r0
 800216e:	4b29      	ldr	r3, [pc, #164]	; (8002214 <getLatLongInMeters+0x3b4>)
 8002170:	601a      	str	r2, [r3, #0]
	memset(degMinSecBuffer, '0', sizeof(degMinSecBuffer));
 8002172:	4b23      	ldr	r3, [pc, #140]	; (8002200 <getLatLongInMeters+0x3a0>)
 8002174:	2203      	movs	r2, #3
 8002176:	2130      	movs	r1, #48	; 0x30
 8002178:	0018      	movs	r0, r3
 800217a:	f002 ff5b 	bl	8005034 <memset>
	for(int i = 1; i < 3; i++){degMinSecBuffer[i] = receiveUART2Data[latEndLongStart+i+longDegSize+1+longNegDeg];}
 800217e:	2301      	movs	r3, #1
 8002180:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002182:	e014      	b.n	80021ae <getLatLongInMeters+0x34e>
 8002184:	4b1a      	ldr	r3, [pc, #104]	; (80021f0 <getLatLongInMeters+0x390>)
 8002186:	681a      	ldr	r2, [r3, #0]
 8002188:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800218a:	18d2      	adds	r2, r2, r3
 800218c:	4b1a      	ldr	r3, [pc, #104]	; (80021f8 <getLatLongInMeters+0x398>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	18d3      	adds	r3, r2, r3
 8002192:	1c5a      	adds	r2, r3, #1
 8002194:	4b17      	ldr	r3, [pc, #92]	; (80021f4 <getLatLongInMeters+0x394>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	18d3      	adds	r3, r2, r3
 800219a:	4a0d      	ldr	r2, [pc, #52]	; (80021d0 <getLatLongInMeters+0x370>)
 800219c:	5cd1      	ldrb	r1, [r2, r3]
 800219e:	4a18      	ldr	r2, [pc, #96]	; (8002200 <getLatLongInMeters+0x3a0>)
 80021a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021a2:	18d3      	adds	r3, r2, r3
 80021a4:	1c0a      	adds	r2, r1, #0
 80021a6:	701a      	strb	r2, [r3, #0]
 80021a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021aa:	3301      	adds	r3, #1
 80021ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 80021ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021b0:	2b02      	cmp	r3, #2
 80021b2:	dde7      	ble.n	8002184 <getLatLongInMeters+0x324>
	longMin = atoi(degMinSecBuffer);
 80021b4:	4b12      	ldr	r3, [pc, #72]	; (8002200 <getLatLongInMeters+0x3a0>)
 80021b6:	0018      	movs	r0, r3
 80021b8:	f002 ff0c 	bl	8004fd4 <atoi>
 80021bc:	0002      	movs	r2, r0
 80021be:	4b16      	ldr	r3, [pc, #88]	; (8002218 <getLatLongInMeters+0x3b8>)
 80021c0:	601a      	str	r2, [r3, #0]
	for(int i = 1; i < 3; i++){degMinSecBuffer[i] = receiveUART2Data[latEndLongStart+i+longDegSize+3+longNegDeg];}
 80021c2:	2301      	movs	r3, #1
 80021c4:	62bb      	str	r3, [r7, #40]	; 0x28
 80021c6:	e03e      	b.n	8002246 <getLatLongInMeters+0x3e6>
 80021c8:	08005250 	.word	0x08005250
 80021cc:	2000030c 	.word	0x2000030c
 80021d0:	200000ac 	.word	0x200000ac
 80021d4:	200001c0 	.word	0x200001c0
 80021d8:	20000398 	.word	0x20000398
 80021dc:	20000278 	.word	0x20000278
 80021e0:	20000270 	.word	0x20000270
 80021e4:	200001d0 	.word	0x200001d0
 80021e8:	200001c8 	.word	0x200001c8
 80021ec:	2000039c 	.word	0x2000039c
 80021f0:	200003a8 	.word	0x200003a8
 80021f4:	200001c4 	.word	0x200001c4
 80021f8:	20000294 	.word	0x20000294
 80021fc:	200001bc 	.word	0x200001bc
 8002200:	200001b8 	.word	0x200001b8
 8002204:	20000158 	.word	0x20000158
 8002208:	20000258 	.word	0x20000258
 800220c:	200001b4 	.word	0x200001b4
 8002210:	2000027c 	.word	0x2000027c
 8002214:	20000154 	.word	0x20000154
 8002218:	200001cc 	.word	0x200001cc
 800221c:	4b83      	ldr	r3, [pc, #524]	; (800242c <getLatLongInMeters+0x5cc>)
 800221e:	681a      	ldr	r2, [r3, #0]
 8002220:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002222:	18d2      	adds	r2, r2, r3
 8002224:	4b82      	ldr	r3, [pc, #520]	; (8002430 <getLatLongInMeters+0x5d0>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	18d3      	adds	r3, r2, r3
 800222a:	1cda      	adds	r2, r3, #3
 800222c:	4b81      	ldr	r3, [pc, #516]	; (8002434 <getLatLongInMeters+0x5d4>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	18d3      	adds	r3, r2, r3
 8002232:	4a81      	ldr	r2, [pc, #516]	; (8002438 <getLatLongInMeters+0x5d8>)
 8002234:	5cd1      	ldrb	r1, [r2, r3]
 8002236:	4a81      	ldr	r2, [pc, #516]	; (800243c <getLatLongInMeters+0x5dc>)
 8002238:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800223a:	18d3      	adds	r3, r2, r3
 800223c:	1c0a      	adds	r2, r1, #0
 800223e:	701a      	strb	r2, [r3, #0]
 8002240:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002242:	3301      	adds	r3, #1
 8002244:	62bb      	str	r3, [r7, #40]	; 0x28
 8002246:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002248:	2b02      	cmp	r3, #2
 800224a:	dde7      	ble.n	800221c <getLatLongInMeters+0x3bc>
	longSecFirst = atoi(degMinSecBuffer);
 800224c:	4b7b      	ldr	r3, [pc, #492]	; (800243c <getLatLongInMeters+0x5dc>)
 800224e:	0018      	movs	r0, r3
 8002250:	f002 fec0 	bl	8004fd4 <atoi>
 8002254:	0002      	movs	r2, r0
 8002256:	4b7a      	ldr	r3, [pc, #488]	; (8002440 <getLatLongInMeters+0x5e0>)
 8002258:	601a      	str	r2, [r3, #0]
	for(int i = 1; i < 3; i++){degMinSecBuffer[i] = receiveUART2Data[latEndLongStart+i+longDegSize+5+longNegDeg];}
 800225a:	2301      	movs	r3, #1
 800225c:	627b      	str	r3, [r7, #36]	; 0x24
 800225e:	e014      	b.n	800228a <getLatLongInMeters+0x42a>
 8002260:	4b72      	ldr	r3, [pc, #456]	; (800242c <getLatLongInMeters+0x5cc>)
 8002262:	681a      	ldr	r2, [r3, #0]
 8002264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002266:	18d2      	adds	r2, r2, r3
 8002268:	4b71      	ldr	r3, [pc, #452]	; (8002430 <getLatLongInMeters+0x5d0>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	18d3      	adds	r3, r2, r3
 800226e:	1d5a      	adds	r2, r3, #5
 8002270:	4b70      	ldr	r3, [pc, #448]	; (8002434 <getLatLongInMeters+0x5d4>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	18d3      	adds	r3, r2, r3
 8002276:	4a70      	ldr	r2, [pc, #448]	; (8002438 <getLatLongInMeters+0x5d8>)
 8002278:	5cd1      	ldrb	r1, [r2, r3]
 800227a:	4a70      	ldr	r2, [pc, #448]	; (800243c <getLatLongInMeters+0x5dc>)
 800227c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800227e:	18d3      	adds	r3, r2, r3
 8002280:	1c0a      	adds	r2, r1, #0
 8002282:	701a      	strb	r2, [r3, #0]
 8002284:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002286:	3301      	adds	r3, #1
 8002288:	627b      	str	r3, [r7, #36]	; 0x24
 800228a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800228c:	2b02      	cmp	r3, #2
 800228e:	dde7      	ble.n	8002260 <getLatLongInMeters+0x400>
	longSecSecond = atoi(degMinSecBuffer);
 8002290:	4b6a      	ldr	r3, [pc, #424]	; (800243c <getLatLongInMeters+0x5dc>)
 8002292:	0018      	movs	r0, r3
 8002294:	f002 fe9e 	bl	8004fd4 <atoi>
 8002298:	0002      	movs	r2, r0
 800229a:	4b6a      	ldr	r3, [pc, #424]	; (8002444 <getLatLongInMeters+0x5e4>)
 800229c:	601a      	str	r2, [r3, #0]
	memset(degMinSecBuffer, '0', sizeof(degMinSecBuffer));
 800229e:	4b67      	ldr	r3, [pc, #412]	; (800243c <getLatLongInMeters+0x5dc>)
 80022a0:	2203      	movs	r2, #3
 80022a2:	2130      	movs	r1, #48	; 0x30
 80022a4:	0018      	movs	r0, r3
 80022a6:	f002 fec5 	bl	8005034 <memset>

	latInMeters = (latDeg*111000.0)+(latMin*1850.0)+(latSecFirst*30.0)+(latSecSecond*0.3);
 80022aa:	4b67      	ldr	r3, [pc, #412]	; (8002448 <getLatLongInMeters+0x5e8>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	0018      	movs	r0, r3
 80022b0:	f7fe ffba 	bl	8001228 <__aeabi_i2d>
 80022b4:	2200      	movs	r2, #0
 80022b6:	4b65      	ldr	r3, [pc, #404]	; (800244c <getLatLongInMeters+0x5ec>)
 80022b8:	f7fe fd4a 	bl	8000d50 <__aeabi_dmul>
 80022bc:	0002      	movs	r2, r0
 80022be:	000b      	movs	r3, r1
 80022c0:	0014      	movs	r4, r2
 80022c2:	001d      	movs	r5, r3
 80022c4:	4b62      	ldr	r3, [pc, #392]	; (8002450 <getLatLongInMeters+0x5f0>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	0018      	movs	r0, r3
 80022ca:	f7fe ffad 	bl	8001228 <__aeabi_i2d>
 80022ce:	2200      	movs	r2, #0
 80022d0:	4b60      	ldr	r3, [pc, #384]	; (8002454 <getLatLongInMeters+0x5f4>)
 80022d2:	f7fe fd3d 	bl	8000d50 <__aeabi_dmul>
 80022d6:	0002      	movs	r2, r0
 80022d8:	000b      	movs	r3, r1
 80022da:	0020      	movs	r0, r4
 80022dc:	0029      	movs	r1, r5
 80022de:	f7fe f9cd 	bl	800067c <__aeabi_dadd>
 80022e2:	0002      	movs	r2, r0
 80022e4:	000b      	movs	r3, r1
 80022e6:	0014      	movs	r4, r2
 80022e8:	001d      	movs	r5, r3
 80022ea:	4b5b      	ldr	r3, [pc, #364]	; (8002458 <getLatLongInMeters+0x5f8>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	0018      	movs	r0, r3
 80022f0:	f7fe ff9a 	bl	8001228 <__aeabi_i2d>
 80022f4:	2200      	movs	r2, #0
 80022f6:	4b59      	ldr	r3, [pc, #356]	; (800245c <getLatLongInMeters+0x5fc>)
 80022f8:	f7fe fd2a 	bl	8000d50 <__aeabi_dmul>
 80022fc:	0002      	movs	r2, r0
 80022fe:	000b      	movs	r3, r1
 8002300:	0020      	movs	r0, r4
 8002302:	0029      	movs	r1, r5
 8002304:	f7fe f9ba 	bl	800067c <__aeabi_dadd>
 8002308:	0002      	movs	r2, r0
 800230a:	000b      	movs	r3, r1
 800230c:	0014      	movs	r4, r2
 800230e:	001d      	movs	r5, r3
 8002310:	4b53      	ldr	r3, [pc, #332]	; (8002460 <getLatLongInMeters+0x600>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	0018      	movs	r0, r3
 8002316:	f7fe ff87 	bl	8001228 <__aeabi_i2d>
 800231a:	4a52      	ldr	r2, [pc, #328]	; (8002464 <getLatLongInMeters+0x604>)
 800231c:	4b52      	ldr	r3, [pc, #328]	; (8002468 <getLatLongInMeters+0x608>)
 800231e:	f7fe fd17 	bl	8000d50 <__aeabi_dmul>
 8002322:	0002      	movs	r2, r0
 8002324:	000b      	movs	r3, r1
 8002326:	0020      	movs	r0, r4
 8002328:	0029      	movs	r1, r5
 800232a:	f7fe f9a7 	bl	800067c <__aeabi_dadd>
 800232e:	0002      	movs	r2, r0
 8002330:	000b      	movs	r3, r1
 8002332:	0010      	movs	r0, r2
 8002334:	0019      	movs	r1, r3
 8002336:	f7fe ffa7 	bl	8001288 <__aeabi_d2f>
 800233a:	1c02      	adds	r2, r0, #0
 800233c:	4b4b      	ldr	r3, [pc, #300]	; (800246c <getLatLongInMeters+0x60c>)
 800233e:	601a      	str	r2, [r3, #0]
	//dlatInMeters = abs(latInMeters - prevlatInMeters);
	//prevlatInMeters = latInMeters;

	longInMeters = (longDeg*111000.0)+(longMin*1850.0)+(longSecFirst*30.0)+(longSecSecond*0.3);
 8002340:	4b4b      	ldr	r3, [pc, #300]	; (8002470 <getLatLongInMeters+0x610>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	0018      	movs	r0, r3
 8002346:	f7fe ff6f 	bl	8001228 <__aeabi_i2d>
 800234a:	2200      	movs	r2, #0
 800234c:	4b3f      	ldr	r3, [pc, #252]	; (800244c <getLatLongInMeters+0x5ec>)
 800234e:	f7fe fcff 	bl	8000d50 <__aeabi_dmul>
 8002352:	0002      	movs	r2, r0
 8002354:	000b      	movs	r3, r1
 8002356:	0014      	movs	r4, r2
 8002358:	001d      	movs	r5, r3
 800235a:	4b46      	ldr	r3, [pc, #280]	; (8002474 <getLatLongInMeters+0x614>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	0018      	movs	r0, r3
 8002360:	f7fe ff62 	bl	8001228 <__aeabi_i2d>
 8002364:	2200      	movs	r2, #0
 8002366:	4b3b      	ldr	r3, [pc, #236]	; (8002454 <getLatLongInMeters+0x5f4>)
 8002368:	f7fe fcf2 	bl	8000d50 <__aeabi_dmul>
 800236c:	0002      	movs	r2, r0
 800236e:	000b      	movs	r3, r1
 8002370:	0020      	movs	r0, r4
 8002372:	0029      	movs	r1, r5
 8002374:	f7fe f982 	bl	800067c <__aeabi_dadd>
 8002378:	0002      	movs	r2, r0
 800237a:	000b      	movs	r3, r1
 800237c:	0014      	movs	r4, r2
 800237e:	001d      	movs	r5, r3
 8002380:	4b2f      	ldr	r3, [pc, #188]	; (8002440 <getLatLongInMeters+0x5e0>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	0018      	movs	r0, r3
 8002386:	f7fe ff4f 	bl	8001228 <__aeabi_i2d>
 800238a:	2200      	movs	r2, #0
 800238c:	4b33      	ldr	r3, [pc, #204]	; (800245c <getLatLongInMeters+0x5fc>)
 800238e:	f7fe fcdf 	bl	8000d50 <__aeabi_dmul>
 8002392:	0002      	movs	r2, r0
 8002394:	000b      	movs	r3, r1
 8002396:	0020      	movs	r0, r4
 8002398:	0029      	movs	r1, r5
 800239a:	f7fe f96f 	bl	800067c <__aeabi_dadd>
 800239e:	0002      	movs	r2, r0
 80023a0:	000b      	movs	r3, r1
 80023a2:	0014      	movs	r4, r2
 80023a4:	001d      	movs	r5, r3
 80023a6:	4b27      	ldr	r3, [pc, #156]	; (8002444 <getLatLongInMeters+0x5e4>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	0018      	movs	r0, r3
 80023ac:	f7fe ff3c 	bl	8001228 <__aeabi_i2d>
 80023b0:	4a2c      	ldr	r2, [pc, #176]	; (8002464 <getLatLongInMeters+0x604>)
 80023b2:	4b2d      	ldr	r3, [pc, #180]	; (8002468 <getLatLongInMeters+0x608>)
 80023b4:	f7fe fccc 	bl	8000d50 <__aeabi_dmul>
 80023b8:	0002      	movs	r2, r0
 80023ba:	000b      	movs	r3, r1
 80023bc:	0020      	movs	r0, r4
 80023be:	0029      	movs	r1, r5
 80023c0:	f7fe f95c 	bl	800067c <__aeabi_dadd>
 80023c4:	0002      	movs	r2, r0
 80023c6:	000b      	movs	r3, r1
 80023c8:	0010      	movs	r0, r2
 80023ca:	0019      	movs	r1, r3
 80023cc:	f7fe ff5c 	bl	8001288 <__aeabi_d2f>
 80023d0:	1c02      	adds	r2, r0, #0
 80023d2:	4b29      	ldr	r3, [pc, #164]	; (8002478 <getLatLongInMeters+0x618>)
 80023d4:	601a      	str	r2, [r3, #0]
	//dlongInMeters = abs(longInMeters - prevlongInMeters);
	//prevlongInMeters = longInMeters;
	memset(receiveUART2Data, '?', sizeof(receiveUART2Data));
 80023d6:	4b18      	ldr	r3, [pc, #96]	; (8002438 <getLatLongInMeters+0x5d8>)
 80023d8:	2296      	movs	r2, #150	; 0x96
 80023da:	213f      	movs	r1, #63	; 0x3f
 80023dc:	0018      	movs	r0, r3
 80023de:	f002 fe29 	bl	8005034 <memset>

	latlongstruct.gnssFixOk 	= gnssFixStatus;
 80023e2:	4b26      	ldr	r3, [pc, #152]	; (800247c <getLatLongInMeters+0x61c>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	b2da      	uxtb	r2, r3
 80023e8:	2114      	movs	r1, #20
 80023ea:	187b      	adds	r3, r7, r1
 80023ec:	729a      	strb	r2, [r3, #10]
	latlongstruct.uartStatusOk	= uart2Status;
 80023ee:	187b      	adds	r3, r7, r1
 80023f0:	2223      	movs	r2, #35	; 0x23
 80023f2:	18ba      	adds	r2, r7, r2
 80023f4:	7812      	ldrb	r2, [r2, #0]
 80023f6:	72da      	strb	r2, [r3, #11]
	latlongstruct.latNeg		= latNegDeg;
 80023f8:	4b21      	ldr	r3, [pc, #132]	; (8002480 <getLatLongInMeters+0x620>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	b2da      	uxtb	r2, r3
 80023fe:	187b      	adds	r3, r7, r1
 8002400:	721a      	strb	r2, [r3, #8]
	latlongstruct.longNeg		= longNegDeg;
 8002402:	4b0c      	ldr	r3, [pc, #48]	; (8002434 <getLatLongInMeters+0x5d4>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	b2da      	uxtb	r2, r3
 8002408:	187b      	adds	r3, r7, r1
 800240a:	725a      	strb	r2, [r3, #9]
	latlongstruct.latInMeters	= latInMeters;
 800240c:	4b17      	ldr	r3, [pc, #92]	; (800246c <getLatLongInMeters+0x60c>)
 800240e:	681a      	ldr	r2, [r3, #0]
 8002410:	187b      	adds	r3, r7, r1
 8002412:	601a      	str	r2, [r3, #0]
	latlongstruct.longInMeters	= longInMeters;
 8002414:	4b18      	ldr	r3, [pc, #96]	; (8002478 <getLatLongInMeters+0x618>)
 8002416:	681a      	ldr	r2, [r3, #0]
 8002418:	187b      	adds	r3, r7, r1
 800241a:	605a      	str	r2, [r3, #4]

	return latlongstruct;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	187a      	adds	r2, r7, r1
 8002420:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002422:	c313      	stmia	r3!, {r0, r1, r4}
}
 8002424:	6878      	ldr	r0, [r7, #4]
 8002426:	46bd      	mov	sp, r7
 8002428:	b014      	add	sp, #80	; 0x50
 800242a:	bdb0      	pop	{r4, r5, r7, pc}
 800242c:	200003a8 	.word	0x200003a8
 8002430:	20000294 	.word	0x20000294
 8002434:	200001c4 	.word	0x200001c4
 8002438:	200000ac 	.word	0x200000ac
 800243c:	200001b8 	.word	0x200001b8
 8002440:	20000290 	.word	0x20000290
 8002444:	2000028c 	.word	0x2000028c
 8002448:	20000158 	.word	0x20000158
 800244c:	40fb1980 	.word	0x40fb1980
 8002450:	20000258 	.word	0x20000258
 8002454:	409ce800 	.word	0x409ce800
 8002458:	200001b4 	.word	0x200001b4
 800245c:	403e0000 	.word	0x403e0000
 8002460:	2000027c 	.word	0x2000027c
 8002464:	33333333 	.word	0x33333333
 8002468:	3fd33333 	.word	0x3fd33333
 800246c:	20000390 	.word	0x20000390
 8002470:	20000154 	.word	0x20000154
 8002474:	200001cc 	.word	0x200001cc
 8002478:	20000394 	.word	0x20000394
 800247c:	20000270 	.word	0x20000270
 8002480:	200001c8 	.word	0x200001c8

08002484 <getOffsetFromHome>:

struct OffsetFromHome getOffsetFromHome(struct LatLongStruct latlongstruct, struct LatLongStruct prevlatlongstruct, char notInitialValue){
 8002484:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002486:	46c6      	mov	lr, r8
 8002488:	b500      	push	{lr}
 800248a:	b086      	sub	sp, #24
 800248c:	af00      	add	r7, sp, #0
 800248e:	60f8      	str	r0, [r7, #12]
 8002490:	0038      	movs	r0, r7
 8002492:	6001      	str	r1, [r0, #0]
 8002494:	6042      	str	r2, [r0, #4]
 8002496:	6083      	str	r3, [r0, #8]
	struct OffsetFromHome offsetfromhome;
	if(notInitialValue == 0){
 8002498:	232c      	movs	r3, #44	; 0x2c
 800249a:	2208      	movs	r2, #8
 800249c:	4694      	mov	ip, r2
 800249e:	2208      	movs	r2, #8
 80024a0:	4690      	mov	r8, r2
 80024a2:	44b8      	add	r8, r7
 80024a4:	44c4      	add	ip, r8
 80024a6:	4463      	add	r3, ip
 80024a8:	781b      	ldrb	r3, [r3, #0]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d106      	bne.n	80024bc <getOffsetFromHome+0x38>
		offsetfromhome.offsetLatInMeters = 0.0;
 80024ae:	2110      	movs	r1, #16
 80024b0:	187b      	adds	r3, r7, r1
 80024b2:	2200      	movs	r2, #0
 80024b4:	601a      	str	r2, [r3, #0]
		offsetfromhome.offsetLongInMeters = 0.0;
 80024b6:	187b      	adds	r3, r7, r1
 80024b8:	2200      	movs	r2, #0
 80024ba:	605a      	str	r2, [r3, #4]
	}
	if(notInitialValue == 1){
 80024bc:	232c      	movs	r3, #44	; 0x2c
 80024be:	2208      	movs	r2, #8
 80024c0:	4694      	mov	ip, r2
 80024c2:	2208      	movs	r2, #8
 80024c4:	4690      	mov	r8, r2
 80024c6:	44b8      	add	r8, r7
 80024c8:	44c4      	add	ip, r8
 80024ca:	4463      	add	r3, ip
 80024cc:	781b      	ldrb	r3, [r3, #0]
 80024ce:	2b01      	cmp	r3, #1
 80024d0:	d134      	bne.n	800253c <getOffsetFromHome+0xb8>
		offsetfromhome.offsetLatInMeters = abs(latlongstruct.latInMeters - prevlatlongstruct.latInMeters);
 80024d2:	003b      	movs	r3, r7
 80024d4:	681a      	ldr	r2, [r3, #0]
 80024d6:	2420      	movs	r4, #32
 80024d8:	2608      	movs	r6, #8
 80024da:	2308      	movs	r3, #8
 80024dc:	18fb      	adds	r3, r7, r3
 80024de:	199b      	adds	r3, r3, r6
 80024e0:	191b      	adds	r3, r3, r4
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	1c19      	adds	r1, r3, #0
 80024e6:	1c10      	adds	r0, r2, #0
 80024e8:	f7fd fe9a 	bl	8000220 <__aeabi_fsub>
 80024ec:	1c03      	adds	r3, r0, #0
 80024ee:	1c18      	adds	r0, r3, #0
 80024f0:	f7fe f85e 	bl	80005b0 <__aeabi_f2iz>
 80024f4:	0003      	movs	r3, r0
 80024f6:	17da      	asrs	r2, r3, #31
 80024f8:	189b      	adds	r3, r3, r2
 80024fa:	4053      	eors	r3, r2
 80024fc:	0018      	movs	r0, r3
 80024fe:	f7fe f877 	bl	80005f0 <__aeabi_i2f>
 8002502:	1c02      	adds	r2, r0, #0
 8002504:	2510      	movs	r5, #16
 8002506:	197b      	adds	r3, r7, r5
 8002508:	601a      	str	r2, [r3, #0]
		offsetfromhome.offsetLongInMeters = abs(latlongstruct.longInMeters - prevlatlongstruct.longInMeters);
 800250a:	003b      	movs	r3, r7
 800250c:	685a      	ldr	r2, [r3, #4]
 800250e:	2308      	movs	r3, #8
 8002510:	18fb      	adds	r3, r7, r3
 8002512:	199b      	adds	r3, r3, r6
 8002514:	191b      	adds	r3, r3, r4
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	1c19      	adds	r1, r3, #0
 800251a:	1c10      	adds	r0, r2, #0
 800251c:	f7fd fe80 	bl	8000220 <__aeabi_fsub>
 8002520:	1c03      	adds	r3, r0, #0
 8002522:	1c18      	adds	r0, r3, #0
 8002524:	f7fe f844 	bl	80005b0 <__aeabi_f2iz>
 8002528:	0003      	movs	r3, r0
 800252a:	17da      	asrs	r2, r3, #31
 800252c:	189b      	adds	r3, r3, r2
 800252e:	4053      	eors	r3, r2
 8002530:	0018      	movs	r0, r3
 8002532:	f7fe f85d 	bl	80005f0 <__aeabi_i2f>
 8002536:	1c02      	adds	r2, r0, #0
 8002538:	197b      	adds	r3, r7, r5
 800253a:	605a      	str	r2, [r3, #4]
	}
	return offsetfromhome;
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	2210      	movs	r2, #16
 8002540:	18ba      	adds	r2, r7, r2
 8002542:	ca03      	ldmia	r2!, {r0, r1}
 8002544:	c303      	stmia	r3!, {r0, r1}
}
 8002546:	68f8      	ldr	r0, [r7, #12]
 8002548:	46bd      	mov	sp, r7
 800254a:	b006      	add	sp, #24
 800254c:	bc80      	pop	{r7}
 800254e:	46b8      	mov	r8, r7
 8002550:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002552 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002552:	b580      	push	{r7, lr}
 8002554:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002556:	b672      	cpsid	i
}
 8002558:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800255a:	e7fe      	b.n	800255a <Error_Handler+0x8>

0800255c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b082      	sub	sp, #8
 8002560:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002562:	4b0f      	ldr	r3, [pc, #60]	; (80025a0 <HAL_MspInit+0x44>)
 8002564:	699a      	ldr	r2, [r3, #24]
 8002566:	4b0e      	ldr	r3, [pc, #56]	; (80025a0 <HAL_MspInit+0x44>)
 8002568:	2101      	movs	r1, #1
 800256a:	430a      	orrs	r2, r1
 800256c:	619a      	str	r2, [r3, #24]
 800256e:	4b0c      	ldr	r3, [pc, #48]	; (80025a0 <HAL_MspInit+0x44>)
 8002570:	699b      	ldr	r3, [r3, #24]
 8002572:	2201      	movs	r2, #1
 8002574:	4013      	ands	r3, r2
 8002576:	607b      	str	r3, [r7, #4]
 8002578:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800257a:	4b09      	ldr	r3, [pc, #36]	; (80025a0 <HAL_MspInit+0x44>)
 800257c:	69da      	ldr	r2, [r3, #28]
 800257e:	4b08      	ldr	r3, [pc, #32]	; (80025a0 <HAL_MspInit+0x44>)
 8002580:	2180      	movs	r1, #128	; 0x80
 8002582:	0549      	lsls	r1, r1, #21
 8002584:	430a      	orrs	r2, r1
 8002586:	61da      	str	r2, [r3, #28]
 8002588:	4b05      	ldr	r3, [pc, #20]	; (80025a0 <HAL_MspInit+0x44>)
 800258a:	69da      	ldr	r2, [r3, #28]
 800258c:	2380      	movs	r3, #128	; 0x80
 800258e:	055b      	lsls	r3, r3, #21
 8002590:	4013      	ands	r3, r2
 8002592:	603b      	str	r3, [r7, #0]
 8002594:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002596:	46c0      	nop			; (mov r8, r8)
 8002598:	46bd      	mov	sp, r7
 800259a:	b002      	add	sp, #8
 800259c:	bd80      	pop	{r7, pc}
 800259e:	46c0      	nop			; (mov r8, r8)
 80025a0:	40021000 	.word	0x40021000

080025a4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80025a4:	b590      	push	{r4, r7, lr}
 80025a6:	b08b      	sub	sp, #44	; 0x2c
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025ac:	2414      	movs	r4, #20
 80025ae:	193b      	adds	r3, r7, r4
 80025b0:	0018      	movs	r0, r3
 80025b2:	2314      	movs	r3, #20
 80025b4:	001a      	movs	r2, r3
 80025b6:	2100      	movs	r1, #0
 80025b8:	f002 fd3c 	bl	8005034 <memset>
  if(hi2c->Instance==I2C1)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a1c      	ldr	r2, [pc, #112]	; (8002634 <HAL_I2C_MspInit+0x90>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d131      	bne.n	800262a <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80025c6:	4b1c      	ldr	r3, [pc, #112]	; (8002638 <HAL_I2C_MspInit+0x94>)
 80025c8:	695a      	ldr	r2, [r3, #20]
 80025ca:	4b1b      	ldr	r3, [pc, #108]	; (8002638 <HAL_I2C_MspInit+0x94>)
 80025cc:	2180      	movs	r1, #128	; 0x80
 80025ce:	03c9      	lsls	r1, r1, #15
 80025d0:	430a      	orrs	r2, r1
 80025d2:	615a      	str	r2, [r3, #20]
 80025d4:	4b18      	ldr	r3, [pc, #96]	; (8002638 <HAL_I2C_MspInit+0x94>)
 80025d6:	695a      	ldr	r2, [r3, #20]
 80025d8:	2380      	movs	r3, #128	; 0x80
 80025da:	03db      	lsls	r3, r3, #15
 80025dc:	4013      	ands	r3, r2
 80025de:	613b      	str	r3, [r7, #16]
 80025e0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PF0-OSC_IN     ------> I2C1_SDA
    PF1-OSC_OUT     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80025e2:	0021      	movs	r1, r4
 80025e4:	187b      	adds	r3, r7, r1
 80025e6:	2203      	movs	r2, #3
 80025e8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80025ea:	187b      	adds	r3, r7, r1
 80025ec:	2212      	movs	r2, #18
 80025ee:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80025f0:	187b      	adds	r3, r7, r1
 80025f2:	2201      	movs	r2, #1
 80025f4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80025f6:	187b      	adds	r3, r7, r1
 80025f8:	2203      	movs	r2, #3
 80025fa:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 80025fc:	187b      	adds	r3, r7, r1
 80025fe:	2201      	movs	r2, #1
 8002600:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002602:	187b      	adds	r3, r7, r1
 8002604:	4a0d      	ldr	r2, [pc, #52]	; (800263c <HAL_I2C_MspInit+0x98>)
 8002606:	0019      	movs	r1, r3
 8002608:	0010      	movs	r0, r2
 800260a:	f000 fa87 	bl	8002b1c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800260e:	4b0a      	ldr	r3, [pc, #40]	; (8002638 <HAL_I2C_MspInit+0x94>)
 8002610:	69da      	ldr	r2, [r3, #28]
 8002612:	4b09      	ldr	r3, [pc, #36]	; (8002638 <HAL_I2C_MspInit+0x94>)
 8002614:	2180      	movs	r1, #128	; 0x80
 8002616:	0389      	lsls	r1, r1, #14
 8002618:	430a      	orrs	r2, r1
 800261a:	61da      	str	r2, [r3, #28]
 800261c:	4b06      	ldr	r3, [pc, #24]	; (8002638 <HAL_I2C_MspInit+0x94>)
 800261e:	69da      	ldr	r2, [r3, #28]
 8002620:	2380      	movs	r3, #128	; 0x80
 8002622:	039b      	lsls	r3, r3, #14
 8002624:	4013      	ands	r3, r2
 8002626:	60fb      	str	r3, [r7, #12]
 8002628:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800262a:	46c0      	nop			; (mov r8, r8)
 800262c:	46bd      	mov	sp, r7
 800262e:	b00b      	add	sp, #44	; 0x2c
 8002630:	bd90      	pop	{r4, r7, pc}
 8002632:	46c0      	nop			; (mov r8, r8)
 8002634:	40005400 	.word	0x40005400
 8002638:	40021000 	.word	0x40021000
 800263c:	48001400 	.word	0x48001400

08002640 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002640:	b590      	push	{r4, r7, lr}
 8002642:	b08b      	sub	sp, #44	; 0x2c
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002648:	2414      	movs	r4, #20
 800264a:	193b      	adds	r3, r7, r4
 800264c:	0018      	movs	r0, r3
 800264e:	2314      	movs	r3, #20
 8002650:	001a      	movs	r2, r3
 8002652:	2100      	movs	r1, #0
 8002654:	f002 fcee 	bl	8005034 <memset>
  if(hspi->Instance==SPI1)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4a1c      	ldr	r2, [pc, #112]	; (80026d0 <HAL_SPI_MspInit+0x90>)
 800265e:	4293      	cmp	r3, r2
 8002660:	d132      	bne.n	80026c8 <HAL_SPI_MspInit+0x88>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002662:	4b1c      	ldr	r3, [pc, #112]	; (80026d4 <HAL_SPI_MspInit+0x94>)
 8002664:	699a      	ldr	r2, [r3, #24]
 8002666:	4b1b      	ldr	r3, [pc, #108]	; (80026d4 <HAL_SPI_MspInit+0x94>)
 8002668:	2180      	movs	r1, #128	; 0x80
 800266a:	0149      	lsls	r1, r1, #5
 800266c:	430a      	orrs	r2, r1
 800266e:	619a      	str	r2, [r3, #24]
 8002670:	4b18      	ldr	r3, [pc, #96]	; (80026d4 <HAL_SPI_MspInit+0x94>)
 8002672:	699a      	ldr	r2, [r3, #24]
 8002674:	2380      	movs	r3, #128	; 0x80
 8002676:	015b      	lsls	r3, r3, #5
 8002678:	4013      	ands	r3, r2
 800267a:	613b      	str	r3, [r7, #16]
 800267c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800267e:	4b15      	ldr	r3, [pc, #84]	; (80026d4 <HAL_SPI_MspInit+0x94>)
 8002680:	695a      	ldr	r2, [r3, #20]
 8002682:	4b14      	ldr	r3, [pc, #80]	; (80026d4 <HAL_SPI_MspInit+0x94>)
 8002684:	2180      	movs	r1, #128	; 0x80
 8002686:	0289      	lsls	r1, r1, #10
 8002688:	430a      	orrs	r2, r1
 800268a:	615a      	str	r2, [r3, #20]
 800268c:	4b11      	ldr	r3, [pc, #68]	; (80026d4 <HAL_SPI_MspInit+0x94>)
 800268e:	695a      	ldr	r2, [r3, #20]
 8002690:	2380      	movs	r3, #128	; 0x80
 8002692:	029b      	lsls	r3, r3, #10
 8002694:	4013      	ands	r3, r2
 8002696:	60fb      	str	r3, [r7, #12]
 8002698:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800269a:	0021      	movs	r1, r4
 800269c:	187b      	adds	r3, r7, r1
 800269e:	22e0      	movs	r2, #224	; 0xe0
 80026a0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026a2:	187b      	adds	r3, r7, r1
 80026a4:	2202      	movs	r2, #2
 80026a6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026a8:	187b      	adds	r3, r7, r1
 80026aa:	2200      	movs	r2, #0
 80026ac:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80026ae:	187b      	adds	r3, r7, r1
 80026b0:	2203      	movs	r2, #3
 80026b2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80026b4:	187b      	adds	r3, r7, r1
 80026b6:	2200      	movs	r2, #0
 80026b8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026ba:	187a      	adds	r2, r7, r1
 80026bc:	2390      	movs	r3, #144	; 0x90
 80026be:	05db      	lsls	r3, r3, #23
 80026c0:	0011      	movs	r1, r2
 80026c2:	0018      	movs	r0, r3
 80026c4:	f000 fa2a 	bl	8002b1c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80026c8:	46c0      	nop			; (mov r8, r8)
 80026ca:	46bd      	mov	sp, r7
 80026cc:	b00b      	add	sp, #44	; 0x2c
 80026ce:	bd90      	pop	{r4, r7, pc}
 80026d0:	40013000 	.word	0x40013000
 80026d4:	40021000 	.word	0x40021000

080026d8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80026d8:	b590      	push	{r4, r7, lr}
 80026da:	b08d      	sub	sp, #52	; 0x34
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026e0:	241c      	movs	r4, #28
 80026e2:	193b      	adds	r3, r7, r4
 80026e4:	0018      	movs	r0, r3
 80026e6:	2314      	movs	r3, #20
 80026e8:	001a      	movs	r2, r3
 80026ea:	2100      	movs	r1, #0
 80026ec:	f002 fca2 	bl	8005034 <memset>
  if(huart->Instance==USART1)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a39      	ldr	r2, [pc, #228]	; (80027dc <HAL_UART_MspInit+0x104>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d134      	bne.n	8002764 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80026fa:	4b39      	ldr	r3, [pc, #228]	; (80027e0 <HAL_UART_MspInit+0x108>)
 80026fc:	699a      	ldr	r2, [r3, #24]
 80026fe:	4b38      	ldr	r3, [pc, #224]	; (80027e0 <HAL_UART_MspInit+0x108>)
 8002700:	2180      	movs	r1, #128	; 0x80
 8002702:	01c9      	lsls	r1, r1, #7
 8002704:	430a      	orrs	r2, r1
 8002706:	619a      	str	r2, [r3, #24]
 8002708:	4b35      	ldr	r3, [pc, #212]	; (80027e0 <HAL_UART_MspInit+0x108>)
 800270a:	699a      	ldr	r2, [r3, #24]
 800270c:	2380      	movs	r3, #128	; 0x80
 800270e:	01db      	lsls	r3, r3, #7
 8002710:	4013      	ands	r3, r2
 8002712:	61bb      	str	r3, [r7, #24]
 8002714:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002716:	4b32      	ldr	r3, [pc, #200]	; (80027e0 <HAL_UART_MspInit+0x108>)
 8002718:	695a      	ldr	r2, [r3, #20]
 800271a:	4b31      	ldr	r3, [pc, #196]	; (80027e0 <HAL_UART_MspInit+0x108>)
 800271c:	2180      	movs	r1, #128	; 0x80
 800271e:	0289      	lsls	r1, r1, #10
 8002720:	430a      	orrs	r2, r1
 8002722:	615a      	str	r2, [r3, #20]
 8002724:	4b2e      	ldr	r3, [pc, #184]	; (80027e0 <HAL_UART_MspInit+0x108>)
 8002726:	695a      	ldr	r2, [r3, #20]
 8002728:	2380      	movs	r3, #128	; 0x80
 800272a:	029b      	lsls	r3, r3, #10
 800272c:	4013      	ands	r3, r2
 800272e:	617b      	str	r3, [r7, #20]
 8002730:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002732:	193b      	adds	r3, r7, r4
 8002734:	22c0      	movs	r2, #192	; 0xc0
 8002736:	00d2      	lsls	r2, r2, #3
 8002738:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800273a:	0021      	movs	r1, r4
 800273c:	187b      	adds	r3, r7, r1
 800273e:	2202      	movs	r2, #2
 8002740:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002742:	187b      	adds	r3, r7, r1
 8002744:	2200      	movs	r2, #0
 8002746:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002748:	187b      	adds	r3, r7, r1
 800274a:	2203      	movs	r2, #3
 800274c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 800274e:	187b      	adds	r3, r7, r1
 8002750:	2201      	movs	r2, #1
 8002752:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002754:	187a      	adds	r2, r7, r1
 8002756:	2390      	movs	r3, #144	; 0x90
 8002758:	05db      	lsls	r3, r3, #23
 800275a:	0011      	movs	r1, r2
 800275c:	0018      	movs	r0, r3
 800275e:	f000 f9dd 	bl	8002b1c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002762:	e037      	b.n	80027d4 <HAL_UART_MspInit+0xfc>
  else if(huart->Instance==USART2)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a1e      	ldr	r2, [pc, #120]	; (80027e4 <HAL_UART_MspInit+0x10c>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d132      	bne.n	80027d4 <HAL_UART_MspInit+0xfc>
    __HAL_RCC_USART2_CLK_ENABLE();
 800276e:	4b1c      	ldr	r3, [pc, #112]	; (80027e0 <HAL_UART_MspInit+0x108>)
 8002770:	69da      	ldr	r2, [r3, #28]
 8002772:	4b1b      	ldr	r3, [pc, #108]	; (80027e0 <HAL_UART_MspInit+0x108>)
 8002774:	2180      	movs	r1, #128	; 0x80
 8002776:	0289      	lsls	r1, r1, #10
 8002778:	430a      	orrs	r2, r1
 800277a:	61da      	str	r2, [r3, #28]
 800277c:	4b18      	ldr	r3, [pc, #96]	; (80027e0 <HAL_UART_MspInit+0x108>)
 800277e:	69da      	ldr	r2, [r3, #28]
 8002780:	2380      	movs	r3, #128	; 0x80
 8002782:	029b      	lsls	r3, r3, #10
 8002784:	4013      	ands	r3, r2
 8002786:	613b      	str	r3, [r7, #16]
 8002788:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800278a:	4b15      	ldr	r3, [pc, #84]	; (80027e0 <HAL_UART_MspInit+0x108>)
 800278c:	695a      	ldr	r2, [r3, #20]
 800278e:	4b14      	ldr	r3, [pc, #80]	; (80027e0 <HAL_UART_MspInit+0x108>)
 8002790:	2180      	movs	r1, #128	; 0x80
 8002792:	0289      	lsls	r1, r1, #10
 8002794:	430a      	orrs	r2, r1
 8002796:	615a      	str	r2, [r3, #20]
 8002798:	4b11      	ldr	r3, [pc, #68]	; (80027e0 <HAL_UART_MspInit+0x108>)
 800279a:	695a      	ldr	r2, [r3, #20]
 800279c:	2380      	movs	r3, #128	; 0x80
 800279e:	029b      	lsls	r3, r3, #10
 80027a0:	4013      	ands	r3, r2
 80027a2:	60fb      	str	r3, [r7, #12]
 80027a4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80027a6:	211c      	movs	r1, #28
 80027a8:	187b      	adds	r3, r7, r1
 80027aa:	220c      	movs	r2, #12
 80027ac:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027ae:	187b      	adds	r3, r7, r1
 80027b0:	2202      	movs	r2, #2
 80027b2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027b4:	187b      	adds	r3, r7, r1
 80027b6:	2200      	movs	r2, #0
 80027b8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80027ba:	187b      	adds	r3, r7, r1
 80027bc:	2203      	movs	r2, #3
 80027be:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80027c0:	187b      	adds	r3, r7, r1
 80027c2:	2201      	movs	r2, #1
 80027c4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027c6:	187a      	adds	r2, r7, r1
 80027c8:	2390      	movs	r3, #144	; 0x90
 80027ca:	05db      	lsls	r3, r3, #23
 80027cc:	0011      	movs	r1, r2
 80027ce:	0018      	movs	r0, r3
 80027d0:	f000 f9a4 	bl	8002b1c <HAL_GPIO_Init>
}
 80027d4:	46c0      	nop			; (mov r8, r8)
 80027d6:	46bd      	mov	sp, r7
 80027d8:	b00d      	add	sp, #52	; 0x34
 80027da:	bd90      	pop	{r4, r7, pc}
 80027dc:	40013800 	.word	0x40013800
 80027e0:	40021000 	.word	0x40021000
 80027e4:	40004400 	.word	0x40004400

080027e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80027ec:	e7fe      	b.n	80027ec <NMI_Handler+0x4>

080027ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80027ee:	b580      	push	{r7, lr}
 80027f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80027f2:	e7fe      	b.n	80027f2 <HardFault_Handler+0x4>

080027f4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80027f8:	46c0      	nop			; (mov r8, r8)
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}

080027fe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80027fe:	b580      	push	{r7, lr}
 8002800:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002802:	46c0      	nop			; (mov r8, r8)
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}

08002808 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800280c:	f000 f892 	bl	8002934 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002810:	46c0      	nop			; (mov r8, r8)
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}

08002816 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002816:	b580      	push	{r7, lr}
 8002818:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 800281a:	46c0      	nop			; (mov r8, r8)
 800281c:	46bd      	mov	sp, r7
 800281e:	bd80      	pop	{r7, pc}

08002820 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002820:	4813      	ldr	r0, [pc, #76]	; (8002870 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002822:	4685      	mov	sp, r0

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 8002824:	4813      	ldr	r0, [pc, #76]	; (8002874 <LoopForever+0x6>)
    LDR R1, [R0]
 8002826:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8002828:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 800282a:	4a13      	ldr	r2, [pc, #76]	; (8002878 <LoopForever+0xa>)
    CMP R1, R2
 800282c:	4291      	cmp	r1, r2
    BNE ApplicationStart
 800282e:	d105      	bne.n	800283c <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 8002830:	4812      	ldr	r0, [pc, #72]	; (800287c <LoopForever+0xe>)
    LDR R1,=0x00000001
 8002832:	4913      	ldr	r1, [pc, #76]	; (8002880 <LoopForever+0x12>)
    STR R1, [R0]
 8002834:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8002836:	4813      	ldr	r0, [pc, #76]	; (8002884 <LoopForever+0x16>)
    LDR R1,=0x00000000
 8002838:	4913      	ldr	r1, [pc, #76]	; (8002888 <LoopForever+0x1a>)
    STR R1, [R0]
 800283a:	6001      	str	r1, [r0, #0]

0800283c <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800283c:	4813      	ldr	r0, [pc, #76]	; (800288c <LoopForever+0x1e>)
  ldr r1, =_edata
 800283e:	4914      	ldr	r1, [pc, #80]	; (8002890 <LoopForever+0x22>)
  ldr r2, =_sidata
 8002840:	4a14      	ldr	r2, [pc, #80]	; (8002894 <LoopForever+0x26>)
  movs r3, #0
 8002842:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002844:	e002      	b.n	800284c <LoopCopyDataInit>

08002846 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002846:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002848:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800284a:	3304      	adds	r3, #4

0800284c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800284c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800284e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002850:	d3f9      	bcc.n	8002846 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002852:	4a11      	ldr	r2, [pc, #68]	; (8002898 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8002854:	4c11      	ldr	r4, [pc, #68]	; (800289c <LoopForever+0x2e>)
  movs r3, #0
 8002856:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002858:	e001      	b.n	800285e <LoopFillZerobss>

0800285a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800285a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800285c:	3204      	adds	r2, #4

0800285e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800285e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002860:	d3fb      	bcc.n	800285a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8002862:	f7ff ffd8 	bl	8002816 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8002866:	f002 fbc1 	bl	8004fec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800286a:	f7fe fdb3 	bl	80013d4 <main>

0800286e <LoopForever>:

LoopForever:
    b LoopForever
 800286e:	e7fe      	b.n	800286e <LoopForever>
  ldr   r0, =_estack
 8002870:	20001800 	.word	0x20001800
    LDR R0,=0x00000004
 8002874:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8002878:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021018
 800287c:	40021018 	.word	0x40021018
    LDR R1,=0x00000001
 8002880:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8002884:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8002888:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 800288c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002890:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8002894:	08005400 	.word	0x08005400
  ldr r2, =_sbss
 8002898:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 800289c:	200003b0 	.word	0x200003b0

080028a0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80028a0:	e7fe      	b.n	80028a0 <ADC1_IRQHandler>
	...

080028a4 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028a8:	4b07      	ldr	r3, [pc, #28]	; (80028c8 <HAL_Init+0x24>)
 80028aa:	681a      	ldr	r2, [r3, #0]
 80028ac:	4b06      	ldr	r3, [pc, #24]	; (80028c8 <HAL_Init+0x24>)
 80028ae:	2110      	movs	r1, #16
 80028b0:	430a      	orrs	r2, r1
 80028b2:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80028b4:	2000      	movs	r0, #0
 80028b6:	f000 f809 	bl	80028cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80028ba:	f7ff fe4f 	bl	800255c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80028be:	2300      	movs	r3, #0
}
 80028c0:	0018      	movs	r0, r3
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bd80      	pop	{r7, pc}
 80028c6:	46c0      	nop			; (mov r8, r8)
 80028c8:	40022000 	.word	0x40022000

080028cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028cc:	b590      	push	{r4, r7, lr}
 80028ce:	b083      	sub	sp, #12
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80028d4:	4b14      	ldr	r3, [pc, #80]	; (8002928 <HAL_InitTick+0x5c>)
 80028d6:	681c      	ldr	r4, [r3, #0]
 80028d8:	4b14      	ldr	r3, [pc, #80]	; (800292c <HAL_InitTick+0x60>)
 80028da:	781b      	ldrb	r3, [r3, #0]
 80028dc:	0019      	movs	r1, r3
 80028de:	23fa      	movs	r3, #250	; 0xfa
 80028e0:	0098      	lsls	r0, r3, #2
 80028e2:	f7fd fc11 	bl	8000108 <__udivsi3>
 80028e6:	0003      	movs	r3, r0
 80028e8:	0019      	movs	r1, r3
 80028ea:	0020      	movs	r0, r4
 80028ec:	f7fd fc0c 	bl	8000108 <__udivsi3>
 80028f0:	0003      	movs	r3, r0
 80028f2:	0018      	movs	r0, r3
 80028f4:	f000 f905 	bl	8002b02 <HAL_SYSTICK_Config>
 80028f8:	1e03      	subs	r3, r0, #0
 80028fa:	d001      	beq.n	8002900 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80028fc:	2301      	movs	r3, #1
 80028fe:	e00f      	b.n	8002920 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2b03      	cmp	r3, #3
 8002904:	d80b      	bhi.n	800291e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002906:	6879      	ldr	r1, [r7, #4]
 8002908:	2301      	movs	r3, #1
 800290a:	425b      	negs	r3, r3
 800290c:	2200      	movs	r2, #0
 800290e:	0018      	movs	r0, r3
 8002910:	f000 f8e2 	bl	8002ad8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002914:	4b06      	ldr	r3, [pc, #24]	; (8002930 <HAL_InitTick+0x64>)
 8002916:	687a      	ldr	r2, [r7, #4]
 8002918:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800291a:	2300      	movs	r3, #0
 800291c:	e000      	b.n	8002920 <HAL_InitTick+0x54>
    return HAL_ERROR;
 800291e:	2301      	movs	r3, #1
}
 8002920:	0018      	movs	r0, r3
 8002922:	46bd      	mov	sp, r7
 8002924:	b003      	add	sp, #12
 8002926:	bd90      	pop	{r4, r7, pc}
 8002928:	20000000 	.word	0x20000000
 800292c:	20000008 	.word	0x20000008
 8002930:	20000004 	.word	0x20000004

08002934 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002938:	4b05      	ldr	r3, [pc, #20]	; (8002950 <HAL_IncTick+0x1c>)
 800293a:	781b      	ldrb	r3, [r3, #0]
 800293c:	001a      	movs	r2, r3
 800293e:	4b05      	ldr	r3, [pc, #20]	; (8002954 <HAL_IncTick+0x20>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	18d2      	adds	r2, r2, r3
 8002944:	4b03      	ldr	r3, [pc, #12]	; (8002954 <HAL_IncTick+0x20>)
 8002946:	601a      	str	r2, [r3, #0]
}
 8002948:	46c0      	nop			; (mov r8, r8)
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}
 800294e:	46c0      	nop			; (mov r8, r8)
 8002950:	20000008 	.word	0x20000008
 8002954:	200003ac 	.word	0x200003ac

08002958 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	af00      	add	r7, sp, #0
  return uwTick;
 800295c:	4b02      	ldr	r3, [pc, #8]	; (8002968 <HAL_GetTick+0x10>)
 800295e:	681b      	ldr	r3, [r3, #0]
}
 8002960:	0018      	movs	r0, r3
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}
 8002966:	46c0      	nop			; (mov r8, r8)
 8002968:	200003ac 	.word	0x200003ac

0800296c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b084      	sub	sp, #16
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002974:	f7ff fff0 	bl	8002958 <HAL_GetTick>
 8002978:	0003      	movs	r3, r0
 800297a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	3301      	adds	r3, #1
 8002984:	d005      	beq.n	8002992 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002986:	4b0a      	ldr	r3, [pc, #40]	; (80029b0 <HAL_Delay+0x44>)
 8002988:	781b      	ldrb	r3, [r3, #0]
 800298a:	001a      	movs	r2, r3
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	189b      	adds	r3, r3, r2
 8002990:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002992:	46c0      	nop			; (mov r8, r8)
 8002994:	f7ff ffe0 	bl	8002958 <HAL_GetTick>
 8002998:	0002      	movs	r2, r0
 800299a:	68bb      	ldr	r3, [r7, #8]
 800299c:	1ad3      	subs	r3, r2, r3
 800299e:	68fa      	ldr	r2, [r7, #12]
 80029a0:	429a      	cmp	r2, r3
 80029a2:	d8f7      	bhi.n	8002994 <HAL_Delay+0x28>
  {
  }
}
 80029a4:	46c0      	nop			; (mov r8, r8)
 80029a6:	46c0      	nop			; (mov r8, r8)
 80029a8:	46bd      	mov	sp, r7
 80029aa:	b004      	add	sp, #16
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	46c0      	nop			; (mov r8, r8)
 80029b0:	20000008 	.word	0x20000008

080029b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80029b4:	b590      	push	{r4, r7, lr}
 80029b6:	b083      	sub	sp, #12
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	0002      	movs	r2, r0
 80029bc:	6039      	str	r1, [r7, #0]
 80029be:	1dfb      	adds	r3, r7, #7
 80029c0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80029c2:	1dfb      	adds	r3, r7, #7
 80029c4:	781b      	ldrb	r3, [r3, #0]
 80029c6:	2b7f      	cmp	r3, #127	; 0x7f
 80029c8:	d828      	bhi.n	8002a1c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80029ca:	4a2f      	ldr	r2, [pc, #188]	; (8002a88 <__NVIC_SetPriority+0xd4>)
 80029cc:	1dfb      	adds	r3, r7, #7
 80029ce:	781b      	ldrb	r3, [r3, #0]
 80029d0:	b25b      	sxtb	r3, r3
 80029d2:	089b      	lsrs	r3, r3, #2
 80029d4:	33c0      	adds	r3, #192	; 0xc0
 80029d6:	009b      	lsls	r3, r3, #2
 80029d8:	589b      	ldr	r3, [r3, r2]
 80029da:	1dfa      	adds	r2, r7, #7
 80029dc:	7812      	ldrb	r2, [r2, #0]
 80029de:	0011      	movs	r1, r2
 80029e0:	2203      	movs	r2, #3
 80029e2:	400a      	ands	r2, r1
 80029e4:	00d2      	lsls	r2, r2, #3
 80029e6:	21ff      	movs	r1, #255	; 0xff
 80029e8:	4091      	lsls	r1, r2
 80029ea:	000a      	movs	r2, r1
 80029ec:	43d2      	mvns	r2, r2
 80029ee:	401a      	ands	r2, r3
 80029f0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	019b      	lsls	r3, r3, #6
 80029f6:	22ff      	movs	r2, #255	; 0xff
 80029f8:	401a      	ands	r2, r3
 80029fa:	1dfb      	adds	r3, r7, #7
 80029fc:	781b      	ldrb	r3, [r3, #0]
 80029fe:	0018      	movs	r0, r3
 8002a00:	2303      	movs	r3, #3
 8002a02:	4003      	ands	r3, r0
 8002a04:	00db      	lsls	r3, r3, #3
 8002a06:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002a08:	481f      	ldr	r0, [pc, #124]	; (8002a88 <__NVIC_SetPriority+0xd4>)
 8002a0a:	1dfb      	adds	r3, r7, #7
 8002a0c:	781b      	ldrb	r3, [r3, #0]
 8002a0e:	b25b      	sxtb	r3, r3
 8002a10:	089b      	lsrs	r3, r3, #2
 8002a12:	430a      	orrs	r2, r1
 8002a14:	33c0      	adds	r3, #192	; 0xc0
 8002a16:	009b      	lsls	r3, r3, #2
 8002a18:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002a1a:	e031      	b.n	8002a80 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002a1c:	4a1b      	ldr	r2, [pc, #108]	; (8002a8c <__NVIC_SetPriority+0xd8>)
 8002a1e:	1dfb      	adds	r3, r7, #7
 8002a20:	781b      	ldrb	r3, [r3, #0]
 8002a22:	0019      	movs	r1, r3
 8002a24:	230f      	movs	r3, #15
 8002a26:	400b      	ands	r3, r1
 8002a28:	3b08      	subs	r3, #8
 8002a2a:	089b      	lsrs	r3, r3, #2
 8002a2c:	3306      	adds	r3, #6
 8002a2e:	009b      	lsls	r3, r3, #2
 8002a30:	18d3      	adds	r3, r2, r3
 8002a32:	3304      	adds	r3, #4
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	1dfa      	adds	r2, r7, #7
 8002a38:	7812      	ldrb	r2, [r2, #0]
 8002a3a:	0011      	movs	r1, r2
 8002a3c:	2203      	movs	r2, #3
 8002a3e:	400a      	ands	r2, r1
 8002a40:	00d2      	lsls	r2, r2, #3
 8002a42:	21ff      	movs	r1, #255	; 0xff
 8002a44:	4091      	lsls	r1, r2
 8002a46:	000a      	movs	r2, r1
 8002a48:	43d2      	mvns	r2, r2
 8002a4a:	401a      	ands	r2, r3
 8002a4c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	019b      	lsls	r3, r3, #6
 8002a52:	22ff      	movs	r2, #255	; 0xff
 8002a54:	401a      	ands	r2, r3
 8002a56:	1dfb      	adds	r3, r7, #7
 8002a58:	781b      	ldrb	r3, [r3, #0]
 8002a5a:	0018      	movs	r0, r3
 8002a5c:	2303      	movs	r3, #3
 8002a5e:	4003      	ands	r3, r0
 8002a60:	00db      	lsls	r3, r3, #3
 8002a62:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002a64:	4809      	ldr	r0, [pc, #36]	; (8002a8c <__NVIC_SetPriority+0xd8>)
 8002a66:	1dfb      	adds	r3, r7, #7
 8002a68:	781b      	ldrb	r3, [r3, #0]
 8002a6a:	001c      	movs	r4, r3
 8002a6c:	230f      	movs	r3, #15
 8002a6e:	4023      	ands	r3, r4
 8002a70:	3b08      	subs	r3, #8
 8002a72:	089b      	lsrs	r3, r3, #2
 8002a74:	430a      	orrs	r2, r1
 8002a76:	3306      	adds	r3, #6
 8002a78:	009b      	lsls	r3, r3, #2
 8002a7a:	18c3      	adds	r3, r0, r3
 8002a7c:	3304      	adds	r3, #4
 8002a7e:	601a      	str	r2, [r3, #0]
}
 8002a80:	46c0      	nop			; (mov r8, r8)
 8002a82:	46bd      	mov	sp, r7
 8002a84:	b003      	add	sp, #12
 8002a86:	bd90      	pop	{r4, r7, pc}
 8002a88:	e000e100 	.word	0xe000e100
 8002a8c:	e000ed00 	.word	0xe000ed00

08002a90 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b082      	sub	sp, #8
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	1e5a      	subs	r2, r3, #1
 8002a9c:	2380      	movs	r3, #128	; 0x80
 8002a9e:	045b      	lsls	r3, r3, #17
 8002aa0:	429a      	cmp	r2, r3
 8002aa2:	d301      	bcc.n	8002aa8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	e010      	b.n	8002aca <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002aa8:	4b0a      	ldr	r3, [pc, #40]	; (8002ad4 <SysTick_Config+0x44>)
 8002aaa:	687a      	ldr	r2, [r7, #4]
 8002aac:	3a01      	subs	r2, #1
 8002aae:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	425b      	negs	r3, r3
 8002ab4:	2103      	movs	r1, #3
 8002ab6:	0018      	movs	r0, r3
 8002ab8:	f7ff ff7c 	bl	80029b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002abc:	4b05      	ldr	r3, [pc, #20]	; (8002ad4 <SysTick_Config+0x44>)
 8002abe:	2200      	movs	r2, #0
 8002ac0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ac2:	4b04      	ldr	r3, [pc, #16]	; (8002ad4 <SysTick_Config+0x44>)
 8002ac4:	2207      	movs	r2, #7
 8002ac6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ac8:	2300      	movs	r3, #0
}
 8002aca:	0018      	movs	r0, r3
 8002acc:	46bd      	mov	sp, r7
 8002ace:	b002      	add	sp, #8
 8002ad0:	bd80      	pop	{r7, pc}
 8002ad2:	46c0      	nop			; (mov r8, r8)
 8002ad4:	e000e010 	.word	0xe000e010

08002ad8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b084      	sub	sp, #16
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	60b9      	str	r1, [r7, #8]
 8002ae0:	607a      	str	r2, [r7, #4]
 8002ae2:	210f      	movs	r1, #15
 8002ae4:	187b      	adds	r3, r7, r1
 8002ae6:	1c02      	adds	r2, r0, #0
 8002ae8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002aea:	68ba      	ldr	r2, [r7, #8]
 8002aec:	187b      	adds	r3, r7, r1
 8002aee:	781b      	ldrb	r3, [r3, #0]
 8002af0:	b25b      	sxtb	r3, r3
 8002af2:	0011      	movs	r1, r2
 8002af4:	0018      	movs	r0, r3
 8002af6:	f7ff ff5d 	bl	80029b4 <__NVIC_SetPriority>
}
 8002afa:	46c0      	nop			; (mov r8, r8)
 8002afc:	46bd      	mov	sp, r7
 8002afe:	b004      	add	sp, #16
 8002b00:	bd80      	pop	{r7, pc}

08002b02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b02:	b580      	push	{r7, lr}
 8002b04:	b082      	sub	sp, #8
 8002b06:	af00      	add	r7, sp, #0
 8002b08:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	0018      	movs	r0, r3
 8002b0e:	f7ff ffbf 	bl	8002a90 <SysTick_Config>
 8002b12:	0003      	movs	r3, r0
}
 8002b14:	0018      	movs	r0, r3
 8002b16:	46bd      	mov	sp, r7
 8002b18:	b002      	add	sp, #8
 8002b1a:	bd80      	pop	{r7, pc}

08002b1c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b086      	sub	sp, #24
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
 8002b24:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002b26:	2300      	movs	r3, #0
 8002b28:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b2a:	e149      	b.n	8002dc0 <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	2101      	movs	r1, #1
 8002b32:	697a      	ldr	r2, [r7, #20]
 8002b34:	4091      	lsls	r1, r2
 8002b36:	000a      	movs	r2, r1
 8002b38:	4013      	ands	r3, r2
 8002b3a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d100      	bne.n	8002b44 <HAL_GPIO_Init+0x28>
 8002b42:	e13a      	b.n	8002dba <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	2203      	movs	r2, #3
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	2b01      	cmp	r3, #1
 8002b4e:	d005      	beq.n	8002b5c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	2203      	movs	r2, #3
 8002b56:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002b58:	2b02      	cmp	r3, #2
 8002b5a:	d130      	bne.n	8002bbe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	689b      	ldr	r3, [r3, #8]
 8002b60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002b62:	697b      	ldr	r3, [r7, #20]
 8002b64:	005b      	lsls	r3, r3, #1
 8002b66:	2203      	movs	r2, #3
 8002b68:	409a      	lsls	r2, r3
 8002b6a:	0013      	movs	r3, r2
 8002b6c:	43da      	mvns	r2, r3
 8002b6e:	693b      	ldr	r3, [r7, #16]
 8002b70:	4013      	ands	r3, r2
 8002b72:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	68da      	ldr	r2, [r3, #12]
 8002b78:	697b      	ldr	r3, [r7, #20]
 8002b7a:	005b      	lsls	r3, r3, #1
 8002b7c:	409a      	lsls	r2, r3
 8002b7e:	0013      	movs	r3, r2
 8002b80:	693a      	ldr	r2, [r7, #16]
 8002b82:	4313      	orrs	r3, r2
 8002b84:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	693a      	ldr	r2, [r7, #16]
 8002b8a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b92:	2201      	movs	r2, #1
 8002b94:	697b      	ldr	r3, [r7, #20]
 8002b96:	409a      	lsls	r2, r3
 8002b98:	0013      	movs	r3, r2
 8002b9a:	43da      	mvns	r2, r3
 8002b9c:	693b      	ldr	r3, [r7, #16]
 8002b9e:	4013      	ands	r3, r2
 8002ba0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	091b      	lsrs	r3, r3, #4
 8002ba8:	2201      	movs	r2, #1
 8002baa:	401a      	ands	r2, r3
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	409a      	lsls	r2, r3
 8002bb0:	0013      	movs	r3, r2
 8002bb2:	693a      	ldr	r2, [r7, #16]
 8002bb4:	4313      	orrs	r3, r2
 8002bb6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	693a      	ldr	r2, [r7, #16]
 8002bbc:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	2203      	movs	r2, #3
 8002bc4:	4013      	ands	r3, r2
 8002bc6:	2b03      	cmp	r3, #3
 8002bc8:	d017      	beq.n	8002bfa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	68db      	ldr	r3, [r3, #12]
 8002bce:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002bd0:	697b      	ldr	r3, [r7, #20]
 8002bd2:	005b      	lsls	r3, r3, #1
 8002bd4:	2203      	movs	r2, #3
 8002bd6:	409a      	lsls	r2, r3
 8002bd8:	0013      	movs	r3, r2
 8002bda:	43da      	mvns	r2, r3
 8002bdc:	693b      	ldr	r3, [r7, #16]
 8002bde:	4013      	ands	r3, r2
 8002be0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	689a      	ldr	r2, [r3, #8]
 8002be6:	697b      	ldr	r3, [r7, #20]
 8002be8:	005b      	lsls	r3, r3, #1
 8002bea:	409a      	lsls	r2, r3
 8002bec:	0013      	movs	r3, r2
 8002bee:	693a      	ldr	r2, [r7, #16]
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	693a      	ldr	r2, [r7, #16]
 8002bf8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	2203      	movs	r2, #3
 8002c00:	4013      	ands	r3, r2
 8002c02:	2b02      	cmp	r3, #2
 8002c04:	d123      	bne.n	8002c4e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002c06:	697b      	ldr	r3, [r7, #20]
 8002c08:	08da      	lsrs	r2, r3, #3
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	3208      	adds	r2, #8
 8002c0e:	0092      	lsls	r2, r2, #2
 8002c10:	58d3      	ldr	r3, [r2, r3]
 8002c12:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002c14:	697b      	ldr	r3, [r7, #20]
 8002c16:	2207      	movs	r2, #7
 8002c18:	4013      	ands	r3, r2
 8002c1a:	009b      	lsls	r3, r3, #2
 8002c1c:	220f      	movs	r2, #15
 8002c1e:	409a      	lsls	r2, r3
 8002c20:	0013      	movs	r3, r2
 8002c22:	43da      	mvns	r2, r3
 8002c24:	693b      	ldr	r3, [r7, #16]
 8002c26:	4013      	ands	r3, r2
 8002c28:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	691a      	ldr	r2, [r3, #16]
 8002c2e:	697b      	ldr	r3, [r7, #20]
 8002c30:	2107      	movs	r1, #7
 8002c32:	400b      	ands	r3, r1
 8002c34:	009b      	lsls	r3, r3, #2
 8002c36:	409a      	lsls	r2, r3
 8002c38:	0013      	movs	r3, r2
 8002c3a:	693a      	ldr	r2, [r7, #16]
 8002c3c:	4313      	orrs	r3, r2
 8002c3e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	08da      	lsrs	r2, r3, #3
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	3208      	adds	r2, #8
 8002c48:	0092      	lsls	r2, r2, #2
 8002c4a:	6939      	ldr	r1, [r7, #16]
 8002c4c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	005b      	lsls	r3, r3, #1
 8002c58:	2203      	movs	r2, #3
 8002c5a:	409a      	lsls	r2, r3
 8002c5c:	0013      	movs	r3, r2
 8002c5e:	43da      	mvns	r2, r3
 8002c60:	693b      	ldr	r3, [r7, #16]
 8002c62:	4013      	ands	r3, r2
 8002c64:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	2203      	movs	r2, #3
 8002c6c:	401a      	ands	r2, r3
 8002c6e:	697b      	ldr	r3, [r7, #20]
 8002c70:	005b      	lsls	r3, r3, #1
 8002c72:	409a      	lsls	r2, r3
 8002c74:	0013      	movs	r3, r2
 8002c76:	693a      	ldr	r2, [r7, #16]
 8002c78:	4313      	orrs	r3, r2
 8002c7a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	693a      	ldr	r2, [r7, #16]
 8002c80:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	685a      	ldr	r2, [r3, #4]
 8002c86:	23c0      	movs	r3, #192	; 0xc0
 8002c88:	029b      	lsls	r3, r3, #10
 8002c8a:	4013      	ands	r3, r2
 8002c8c:	d100      	bne.n	8002c90 <HAL_GPIO_Init+0x174>
 8002c8e:	e094      	b.n	8002dba <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c90:	4b51      	ldr	r3, [pc, #324]	; (8002dd8 <HAL_GPIO_Init+0x2bc>)
 8002c92:	699a      	ldr	r2, [r3, #24]
 8002c94:	4b50      	ldr	r3, [pc, #320]	; (8002dd8 <HAL_GPIO_Init+0x2bc>)
 8002c96:	2101      	movs	r1, #1
 8002c98:	430a      	orrs	r2, r1
 8002c9a:	619a      	str	r2, [r3, #24]
 8002c9c:	4b4e      	ldr	r3, [pc, #312]	; (8002dd8 <HAL_GPIO_Init+0x2bc>)
 8002c9e:	699b      	ldr	r3, [r3, #24]
 8002ca0:	2201      	movs	r2, #1
 8002ca2:	4013      	ands	r3, r2
 8002ca4:	60bb      	str	r3, [r7, #8]
 8002ca6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002ca8:	4a4c      	ldr	r2, [pc, #304]	; (8002ddc <HAL_GPIO_Init+0x2c0>)
 8002caa:	697b      	ldr	r3, [r7, #20]
 8002cac:	089b      	lsrs	r3, r3, #2
 8002cae:	3302      	adds	r3, #2
 8002cb0:	009b      	lsls	r3, r3, #2
 8002cb2:	589b      	ldr	r3, [r3, r2]
 8002cb4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002cb6:	697b      	ldr	r3, [r7, #20]
 8002cb8:	2203      	movs	r2, #3
 8002cba:	4013      	ands	r3, r2
 8002cbc:	009b      	lsls	r3, r3, #2
 8002cbe:	220f      	movs	r2, #15
 8002cc0:	409a      	lsls	r2, r3
 8002cc2:	0013      	movs	r3, r2
 8002cc4:	43da      	mvns	r2, r3
 8002cc6:	693b      	ldr	r3, [r7, #16]
 8002cc8:	4013      	ands	r3, r2
 8002cca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002ccc:	687a      	ldr	r2, [r7, #4]
 8002cce:	2390      	movs	r3, #144	; 0x90
 8002cd0:	05db      	lsls	r3, r3, #23
 8002cd2:	429a      	cmp	r2, r3
 8002cd4:	d00d      	beq.n	8002cf2 <HAL_GPIO_Init+0x1d6>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	4a41      	ldr	r2, [pc, #260]	; (8002de0 <HAL_GPIO_Init+0x2c4>)
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d007      	beq.n	8002cee <HAL_GPIO_Init+0x1d2>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	4a40      	ldr	r2, [pc, #256]	; (8002de4 <HAL_GPIO_Init+0x2c8>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d101      	bne.n	8002cea <HAL_GPIO_Init+0x1ce>
 8002ce6:	2302      	movs	r3, #2
 8002ce8:	e004      	b.n	8002cf4 <HAL_GPIO_Init+0x1d8>
 8002cea:	2305      	movs	r3, #5
 8002cec:	e002      	b.n	8002cf4 <HAL_GPIO_Init+0x1d8>
 8002cee:	2301      	movs	r3, #1
 8002cf0:	e000      	b.n	8002cf4 <HAL_GPIO_Init+0x1d8>
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	697a      	ldr	r2, [r7, #20]
 8002cf6:	2103      	movs	r1, #3
 8002cf8:	400a      	ands	r2, r1
 8002cfa:	0092      	lsls	r2, r2, #2
 8002cfc:	4093      	lsls	r3, r2
 8002cfe:	693a      	ldr	r2, [r7, #16]
 8002d00:	4313      	orrs	r3, r2
 8002d02:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002d04:	4935      	ldr	r1, [pc, #212]	; (8002ddc <HAL_GPIO_Init+0x2c0>)
 8002d06:	697b      	ldr	r3, [r7, #20]
 8002d08:	089b      	lsrs	r3, r3, #2
 8002d0a:	3302      	adds	r3, #2
 8002d0c:	009b      	lsls	r3, r3, #2
 8002d0e:	693a      	ldr	r2, [r7, #16]
 8002d10:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d12:	4b35      	ldr	r3, [pc, #212]	; (8002de8 <HAL_GPIO_Init+0x2cc>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	43da      	mvns	r2, r3
 8002d1c:	693b      	ldr	r3, [r7, #16]
 8002d1e:	4013      	ands	r3, r2
 8002d20:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	685a      	ldr	r2, [r3, #4]
 8002d26:	2380      	movs	r3, #128	; 0x80
 8002d28:	025b      	lsls	r3, r3, #9
 8002d2a:	4013      	ands	r3, r2
 8002d2c:	d003      	beq.n	8002d36 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8002d2e:	693a      	ldr	r2, [r7, #16]
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	4313      	orrs	r3, r2
 8002d34:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002d36:	4b2c      	ldr	r3, [pc, #176]	; (8002de8 <HAL_GPIO_Init+0x2cc>)
 8002d38:	693a      	ldr	r2, [r7, #16]
 8002d3a:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8002d3c:	4b2a      	ldr	r3, [pc, #168]	; (8002de8 <HAL_GPIO_Init+0x2cc>)
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	43da      	mvns	r2, r3
 8002d46:	693b      	ldr	r3, [r7, #16]
 8002d48:	4013      	ands	r3, r2
 8002d4a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	685a      	ldr	r2, [r3, #4]
 8002d50:	2380      	movs	r3, #128	; 0x80
 8002d52:	029b      	lsls	r3, r3, #10
 8002d54:	4013      	ands	r3, r2
 8002d56:	d003      	beq.n	8002d60 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8002d58:	693a      	ldr	r2, [r7, #16]
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	4313      	orrs	r3, r2
 8002d5e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002d60:	4b21      	ldr	r3, [pc, #132]	; (8002de8 <HAL_GPIO_Init+0x2cc>)
 8002d62:	693a      	ldr	r2, [r7, #16]
 8002d64:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d66:	4b20      	ldr	r3, [pc, #128]	; (8002de8 <HAL_GPIO_Init+0x2cc>)
 8002d68:	689b      	ldr	r3, [r3, #8]
 8002d6a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	43da      	mvns	r2, r3
 8002d70:	693b      	ldr	r3, [r7, #16]
 8002d72:	4013      	ands	r3, r2
 8002d74:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	685a      	ldr	r2, [r3, #4]
 8002d7a:	2380      	movs	r3, #128	; 0x80
 8002d7c:	035b      	lsls	r3, r3, #13
 8002d7e:	4013      	ands	r3, r2
 8002d80:	d003      	beq.n	8002d8a <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8002d82:	693a      	ldr	r2, [r7, #16]
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	4313      	orrs	r3, r2
 8002d88:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002d8a:	4b17      	ldr	r3, [pc, #92]	; (8002de8 <HAL_GPIO_Init+0x2cc>)
 8002d8c:	693a      	ldr	r2, [r7, #16]
 8002d8e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002d90:	4b15      	ldr	r3, [pc, #84]	; (8002de8 <HAL_GPIO_Init+0x2cc>)
 8002d92:	68db      	ldr	r3, [r3, #12]
 8002d94:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	43da      	mvns	r2, r3
 8002d9a:	693b      	ldr	r3, [r7, #16]
 8002d9c:	4013      	ands	r3, r2
 8002d9e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	685a      	ldr	r2, [r3, #4]
 8002da4:	2380      	movs	r3, #128	; 0x80
 8002da6:	039b      	lsls	r3, r3, #14
 8002da8:	4013      	ands	r3, r2
 8002daa:	d003      	beq.n	8002db4 <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 8002dac:	693a      	ldr	r2, [r7, #16]
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	4313      	orrs	r3, r2
 8002db2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002db4:	4b0c      	ldr	r3, [pc, #48]	; (8002de8 <HAL_GPIO_Init+0x2cc>)
 8002db6:	693a      	ldr	r2, [r7, #16]
 8002db8:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8002dba:	697b      	ldr	r3, [r7, #20]
 8002dbc:	3301      	adds	r3, #1
 8002dbe:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	681a      	ldr	r2, [r3, #0]
 8002dc4:	697b      	ldr	r3, [r7, #20]
 8002dc6:	40da      	lsrs	r2, r3
 8002dc8:	1e13      	subs	r3, r2, #0
 8002dca:	d000      	beq.n	8002dce <HAL_GPIO_Init+0x2b2>
 8002dcc:	e6ae      	b.n	8002b2c <HAL_GPIO_Init+0x10>
  } 
}
 8002dce:	46c0      	nop			; (mov r8, r8)
 8002dd0:	46c0      	nop			; (mov r8, r8)
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	b006      	add	sp, #24
 8002dd6:	bd80      	pop	{r7, pc}
 8002dd8:	40021000 	.word	0x40021000
 8002ddc:	40010000 	.word	0x40010000
 8002de0:	48000400 	.word	0x48000400
 8002de4:	48000800 	.word	0x48000800
 8002de8:	40010400 	.word	0x40010400

08002dec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b082      	sub	sp, #8
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
 8002df4:	0008      	movs	r0, r1
 8002df6:	0011      	movs	r1, r2
 8002df8:	1cbb      	adds	r3, r7, #2
 8002dfa:	1c02      	adds	r2, r0, #0
 8002dfc:	801a      	strh	r2, [r3, #0]
 8002dfe:	1c7b      	adds	r3, r7, #1
 8002e00:	1c0a      	adds	r2, r1, #0
 8002e02:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002e04:	1c7b      	adds	r3, r7, #1
 8002e06:	781b      	ldrb	r3, [r3, #0]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d004      	beq.n	8002e16 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002e0c:	1cbb      	adds	r3, r7, #2
 8002e0e:	881a      	ldrh	r2, [r3, #0]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002e14:	e003      	b.n	8002e1e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002e16:	1cbb      	adds	r3, r7, #2
 8002e18:	881a      	ldrh	r2, [r3, #0]
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002e1e:	46c0      	nop			; (mov r8, r8)
 8002e20:	46bd      	mov	sp, r7
 8002e22:	b002      	add	sp, #8
 8002e24:	bd80      	pop	{r7, pc}
	...

08002e28 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b082      	sub	sp, #8
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d101      	bne.n	8002e3a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002e36:	2301      	movs	r3, #1
 8002e38:	e082      	b.n	8002f40 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2241      	movs	r2, #65	; 0x41
 8002e3e:	5c9b      	ldrb	r3, [r3, r2]
 8002e40:	b2db      	uxtb	r3, r3
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d107      	bne.n	8002e56 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2240      	movs	r2, #64	; 0x40
 8002e4a:	2100      	movs	r1, #0
 8002e4c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	0018      	movs	r0, r3
 8002e52:	f7ff fba7 	bl	80025a4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2241      	movs	r2, #65	; 0x41
 8002e5a:	2124      	movs	r1, #36	; 0x24
 8002e5c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	681a      	ldr	r2, [r3, #0]
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	2101      	movs	r1, #1
 8002e6a:	438a      	bics	r2, r1
 8002e6c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	685a      	ldr	r2, [r3, #4]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4934      	ldr	r1, [pc, #208]	; (8002f48 <HAL_I2C_Init+0x120>)
 8002e78:	400a      	ands	r2, r1
 8002e7a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	689a      	ldr	r2, [r3, #8]
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4931      	ldr	r1, [pc, #196]	; (8002f4c <HAL_I2C_Init+0x124>)
 8002e88:	400a      	ands	r2, r1
 8002e8a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	68db      	ldr	r3, [r3, #12]
 8002e90:	2b01      	cmp	r3, #1
 8002e92:	d108      	bne.n	8002ea6 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	689a      	ldr	r2, [r3, #8]
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	2180      	movs	r1, #128	; 0x80
 8002e9e:	0209      	lsls	r1, r1, #8
 8002ea0:	430a      	orrs	r2, r1
 8002ea2:	609a      	str	r2, [r3, #8]
 8002ea4:	e007      	b.n	8002eb6 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	689a      	ldr	r2, [r3, #8]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	2184      	movs	r1, #132	; 0x84
 8002eb0:	0209      	lsls	r1, r1, #8
 8002eb2:	430a      	orrs	r2, r1
 8002eb4:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	68db      	ldr	r3, [r3, #12]
 8002eba:	2b02      	cmp	r3, #2
 8002ebc:	d104      	bne.n	8002ec8 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	2280      	movs	r2, #128	; 0x80
 8002ec4:	0112      	lsls	r2, r2, #4
 8002ec6:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	685a      	ldr	r2, [r3, #4]
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	491f      	ldr	r1, [pc, #124]	; (8002f50 <HAL_I2C_Init+0x128>)
 8002ed4:	430a      	orrs	r2, r1
 8002ed6:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	68da      	ldr	r2, [r3, #12]
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	491a      	ldr	r1, [pc, #104]	; (8002f4c <HAL_I2C_Init+0x124>)
 8002ee4:	400a      	ands	r2, r1
 8002ee6:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	691a      	ldr	r2, [r3, #16]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	695b      	ldr	r3, [r3, #20]
 8002ef0:	431a      	orrs	r2, r3
 8002ef2:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	699b      	ldr	r3, [r3, #24]
 8002ef8:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	430a      	orrs	r2, r1
 8002f00:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	69d9      	ldr	r1, [r3, #28]
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6a1a      	ldr	r2, [r3, #32]
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	430a      	orrs	r2, r1
 8002f10:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	681a      	ldr	r2, [r3, #0]
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	2101      	movs	r1, #1
 8002f1e:	430a      	orrs	r2, r1
 8002f20:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2200      	movs	r2, #0
 8002f26:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2241      	movs	r2, #65	; 0x41
 8002f2c:	2120      	movs	r1, #32
 8002f2e:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2200      	movs	r2, #0
 8002f34:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2242      	movs	r2, #66	; 0x42
 8002f3a:	2100      	movs	r1, #0
 8002f3c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002f3e:	2300      	movs	r3, #0
}
 8002f40:	0018      	movs	r0, r3
 8002f42:	46bd      	mov	sp, r7
 8002f44:	b002      	add	sp, #8
 8002f46:	bd80      	pop	{r7, pc}
 8002f48:	f0ffffff 	.word	0xf0ffffff
 8002f4c:	ffff7fff 	.word	0xffff7fff
 8002f50:	02008000 	.word	0x02008000

08002f54 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002f54:	b590      	push	{r4, r7, lr}
 8002f56:	b089      	sub	sp, #36	; 0x24
 8002f58:	af02      	add	r7, sp, #8
 8002f5a:	60f8      	str	r0, [r7, #12]
 8002f5c:	0008      	movs	r0, r1
 8002f5e:	607a      	str	r2, [r7, #4]
 8002f60:	0019      	movs	r1, r3
 8002f62:	230a      	movs	r3, #10
 8002f64:	18fb      	adds	r3, r7, r3
 8002f66:	1c02      	adds	r2, r0, #0
 8002f68:	801a      	strh	r2, [r3, #0]
 8002f6a:	2308      	movs	r3, #8
 8002f6c:	18fb      	adds	r3, r7, r3
 8002f6e:	1c0a      	adds	r2, r1, #0
 8002f70:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	2241      	movs	r2, #65	; 0x41
 8002f76:	5c9b      	ldrb	r3, [r3, r2]
 8002f78:	b2db      	uxtb	r3, r3
 8002f7a:	2b20      	cmp	r3, #32
 8002f7c:	d000      	beq.n	8002f80 <HAL_I2C_Master_Transmit+0x2c>
 8002f7e:	e0e7      	b.n	8003150 <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	2240      	movs	r2, #64	; 0x40
 8002f84:	5c9b      	ldrb	r3, [r3, r2]
 8002f86:	2b01      	cmp	r3, #1
 8002f88:	d101      	bne.n	8002f8e <HAL_I2C_Master_Transmit+0x3a>
 8002f8a:	2302      	movs	r3, #2
 8002f8c:	e0e1      	b.n	8003152 <HAL_I2C_Master_Transmit+0x1fe>
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	2240      	movs	r2, #64	; 0x40
 8002f92:	2101      	movs	r1, #1
 8002f94:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002f96:	f7ff fcdf 	bl	8002958 <HAL_GetTick>
 8002f9a:	0003      	movs	r3, r0
 8002f9c:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002f9e:	2380      	movs	r3, #128	; 0x80
 8002fa0:	0219      	lsls	r1, r3, #8
 8002fa2:	68f8      	ldr	r0, [r7, #12]
 8002fa4:	697b      	ldr	r3, [r7, #20]
 8002fa6:	9300      	str	r3, [sp, #0]
 8002fa8:	2319      	movs	r3, #25
 8002faa:	2201      	movs	r2, #1
 8002fac:	f000 fa10 	bl	80033d0 <I2C_WaitOnFlagUntilTimeout>
 8002fb0:	1e03      	subs	r3, r0, #0
 8002fb2:	d001      	beq.n	8002fb8 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	e0cc      	b.n	8003152 <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	2241      	movs	r2, #65	; 0x41
 8002fbc:	2121      	movs	r1, #33	; 0x21
 8002fbe:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	2242      	movs	r2, #66	; 0x42
 8002fc4:	2110      	movs	r1, #16
 8002fc6:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	687a      	ldr	r2, [r7, #4]
 8002fd2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	2208      	movs	r2, #8
 8002fd8:	18ba      	adds	r2, r7, r2
 8002fda:	8812      	ldrh	r2, [r2, #0]
 8002fdc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fe8:	b29b      	uxth	r3, r3
 8002fea:	2bff      	cmp	r3, #255	; 0xff
 8002fec:	d911      	bls.n	8003012 <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	22ff      	movs	r2, #255	; 0xff
 8002ff2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ff8:	b2da      	uxtb	r2, r3
 8002ffa:	2380      	movs	r3, #128	; 0x80
 8002ffc:	045c      	lsls	r4, r3, #17
 8002ffe:	230a      	movs	r3, #10
 8003000:	18fb      	adds	r3, r7, r3
 8003002:	8819      	ldrh	r1, [r3, #0]
 8003004:	68f8      	ldr	r0, [r7, #12]
 8003006:	4b55      	ldr	r3, [pc, #340]	; (800315c <HAL_I2C_Master_Transmit+0x208>)
 8003008:	9300      	str	r3, [sp, #0]
 800300a:	0023      	movs	r3, r4
 800300c:	f000 fb80 	bl	8003710 <I2C_TransferConfig>
 8003010:	e075      	b.n	80030fe <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003016:	b29a      	uxth	r2, r3
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003020:	b2da      	uxtb	r2, r3
 8003022:	2380      	movs	r3, #128	; 0x80
 8003024:	049c      	lsls	r4, r3, #18
 8003026:	230a      	movs	r3, #10
 8003028:	18fb      	adds	r3, r7, r3
 800302a:	8819      	ldrh	r1, [r3, #0]
 800302c:	68f8      	ldr	r0, [r7, #12]
 800302e:	4b4b      	ldr	r3, [pc, #300]	; (800315c <HAL_I2C_Master_Transmit+0x208>)
 8003030:	9300      	str	r3, [sp, #0]
 8003032:	0023      	movs	r3, r4
 8003034:	f000 fb6c 	bl	8003710 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8003038:	e061      	b.n	80030fe <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800303a:	697a      	ldr	r2, [r7, #20]
 800303c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	0018      	movs	r0, r3
 8003042:	f000 fa04 	bl	800344e <I2C_WaitOnTXISFlagUntilTimeout>
 8003046:	1e03      	subs	r3, r0, #0
 8003048:	d001      	beq.n	800304e <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 800304a:	2301      	movs	r3, #1
 800304c:	e081      	b.n	8003152 <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003052:	781a      	ldrb	r2, [r3, #0]
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800305e:	1c5a      	adds	r2, r3, #1
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003068:	b29b      	uxth	r3, r3
 800306a:	3b01      	subs	r3, #1
 800306c:	b29a      	uxth	r2, r3
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003076:	3b01      	subs	r3, #1
 8003078:	b29a      	uxth	r2, r3
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003082:	b29b      	uxth	r3, r3
 8003084:	2b00      	cmp	r3, #0
 8003086:	d03a      	beq.n	80030fe <HAL_I2C_Master_Transmit+0x1aa>
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800308c:	2b00      	cmp	r3, #0
 800308e:	d136      	bne.n	80030fe <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003090:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003092:	68f8      	ldr	r0, [r7, #12]
 8003094:	697b      	ldr	r3, [r7, #20]
 8003096:	9300      	str	r3, [sp, #0]
 8003098:	0013      	movs	r3, r2
 800309a:	2200      	movs	r2, #0
 800309c:	2180      	movs	r1, #128	; 0x80
 800309e:	f000 f997 	bl	80033d0 <I2C_WaitOnFlagUntilTimeout>
 80030a2:	1e03      	subs	r3, r0, #0
 80030a4:	d001      	beq.n	80030aa <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 80030a6:	2301      	movs	r3, #1
 80030a8:	e053      	b.n	8003152 <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030ae:	b29b      	uxth	r3, r3
 80030b0:	2bff      	cmp	r3, #255	; 0xff
 80030b2:	d911      	bls.n	80030d8 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	22ff      	movs	r2, #255	; 0xff
 80030b8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030be:	b2da      	uxtb	r2, r3
 80030c0:	2380      	movs	r3, #128	; 0x80
 80030c2:	045c      	lsls	r4, r3, #17
 80030c4:	230a      	movs	r3, #10
 80030c6:	18fb      	adds	r3, r7, r3
 80030c8:	8819      	ldrh	r1, [r3, #0]
 80030ca:	68f8      	ldr	r0, [r7, #12]
 80030cc:	2300      	movs	r3, #0
 80030ce:	9300      	str	r3, [sp, #0]
 80030d0:	0023      	movs	r3, r4
 80030d2:	f000 fb1d 	bl	8003710 <I2C_TransferConfig>
 80030d6:	e012      	b.n	80030fe <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030dc:	b29a      	uxth	r2, r3
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030e6:	b2da      	uxtb	r2, r3
 80030e8:	2380      	movs	r3, #128	; 0x80
 80030ea:	049c      	lsls	r4, r3, #18
 80030ec:	230a      	movs	r3, #10
 80030ee:	18fb      	adds	r3, r7, r3
 80030f0:	8819      	ldrh	r1, [r3, #0]
 80030f2:	68f8      	ldr	r0, [r7, #12]
 80030f4:	2300      	movs	r3, #0
 80030f6:	9300      	str	r3, [sp, #0]
 80030f8:	0023      	movs	r3, r4
 80030fa:	f000 fb09 	bl	8003710 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003102:	b29b      	uxth	r3, r3
 8003104:	2b00      	cmp	r3, #0
 8003106:	d198      	bne.n	800303a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003108:	697a      	ldr	r2, [r7, #20]
 800310a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	0018      	movs	r0, r3
 8003110:	f000 f9dc 	bl	80034cc <I2C_WaitOnSTOPFlagUntilTimeout>
 8003114:	1e03      	subs	r3, r0, #0
 8003116:	d001      	beq.n	800311c <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 8003118:	2301      	movs	r3, #1
 800311a:	e01a      	b.n	8003152 <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	2220      	movs	r2, #32
 8003122:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	685a      	ldr	r2, [r3, #4]
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	490c      	ldr	r1, [pc, #48]	; (8003160 <HAL_I2C_Master_Transmit+0x20c>)
 8003130:	400a      	ands	r2, r1
 8003132:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	2241      	movs	r2, #65	; 0x41
 8003138:	2120      	movs	r1, #32
 800313a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	2242      	movs	r2, #66	; 0x42
 8003140:	2100      	movs	r1, #0
 8003142:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	2240      	movs	r2, #64	; 0x40
 8003148:	2100      	movs	r1, #0
 800314a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800314c:	2300      	movs	r3, #0
 800314e:	e000      	b.n	8003152 <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 8003150:	2302      	movs	r3, #2
  }
}
 8003152:	0018      	movs	r0, r3
 8003154:	46bd      	mov	sp, r7
 8003156:	b007      	add	sp, #28
 8003158:	bd90      	pop	{r4, r7, pc}
 800315a:	46c0      	nop			; (mov r8, r8)
 800315c:	80002000 	.word	0x80002000
 8003160:	fe00e800 	.word	0xfe00e800

08003164 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8003164:	b590      	push	{r4, r7, lr}
 8003166:	b089      	sub	sp, #36	; 0x24
 8003168:	af02      	add	r7, sp, #8
 800316a:	60f8      	str	r0, [r7, #12]
 800316c:	0008      	movs	r0, r1
 800316e:	607a      	str	r2, [r7, #4]
 8003170:	0019      	movs	r1, r3
 8003172:	230a      	movs	r3, #10
 8003174:	18fb      	adds	r3, r7, r3
 8003176:	1c02      	adds	r2, r0, #0
 8003178:	801a      	strh	r2, [r3, #0]
 800317a:	2308      	movs	r3, #8
 800317c:	18fb      	adds	r3, r7, r3
 800317e:	1c0a      	adds	r2, r1, #0
 8003180:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	2241      	movs	r2, #65	; 0x41
 8003186:	5c9b      	ldrb	r3, [r3, r2]
 8003188:	b2db      	uxtb	r3, r3
 800318a:	2b20      	cmp	r3, #32
 800318c:	d000      	beq.n	8003190 <HAL_I2C_Master_Receive+0x2c>
 800318e:	e0e8      	b.n	8003362 <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	2240      	movs	r2, #64	; 0x40
 8003194:	5c9b      	ldrb	r3, [r3, r2]
 8003196:	2b01      	cmp	r3, #1
 8003198:	d101      	bne.n	800319e <HAL_I2C_Master_Receive+0x3a>
 800319a:	2302      	movs	r3, #2
 800319c:	e0e2      	b.n	8003364 <HAL_I2C_Master_Receive+0x200>
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	2240      	movs	r2, #64	; 0x40
 80031a2:	2101      	movs	r1, #1
 80031a4:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80031a6:	f7ff fbd7 	bl	8002958 <HAL_GetTick>
 80031aa:	0003      	movs	r3, r0
 80031ac:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80031ae:	2380      	movs	r3, #128	; 0x80
 80031b0:	0219      	lsls	r1, r3, #8
 80031b2:	68f8      	ldr	r0, [r7, #12]
 80031b4:	697b      	ldr	r3, [r7, #20]
 80031b6:	9300      	str	r3, [sp, #0]
 80031b8:	2319      	movs	r3, #25
 80031ba:	2201      	movs	r2, #1
 80031bc:	f000 f908 	bl	80033d0 <I2C_WaitOnFlagUntilTimeout>
 80031c0:	1e03      	subs	r3, r0, #0
 80031c2:	d001      	beq.n	80031c8 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 80031c4:	2301      	movs	r3, #1
 80031c6:	e0cd      	b.n	8003364 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	2241      	movs	r2, #65	; 0x41
 80031cc:	2122      	movs	r1, #34	; 0x22
 80031ce:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	2242      	movs	r2, #66	; 0x42
 80031d4:	2110      	movs	r1, #16
 80031d6:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	2200      	movs	r2, #0
 80031dc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	687a      	ldr	r2, [r7, #4]
 80031e2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	2208      	movs	r2, #8
 80031e8:	18ba      	adds	r2, r7, r2
 80031ea:	8812      	ldrh	r2, [r2, #0]
 80031ec:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	2200      	movs	r2, #0
 80031f2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031f8:	b29b      	uxth	r3, r3
 80031fa:	2bff      	cmp	r3, #255	; 0xff
 80031fc:	d911      	bls.n	8003222 <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	22ff      	movs	r2, #255	; 0xff
 8003202:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003208:	b2da      	uxtb	r2, r3
 800320a:	2380      	movs	r3, #128	; 0x80
 800320c:	045c      	lsls	r4, r3, #17
 800320e:	230a      	movs	r3, #10
 8003210:	18fb      	adds	r3, r7, r3
 8003212:	8819      	ldrh	r1, [r3, #0]
 8003214:	68f8      	ldr	r0, [r7, #12]
 8003216:	4b55      	ldr	r3, [pc, #340]	; (800336c <HAL_I2C_Master_Receive+0x208>)
 8003218:	9300      	str	r3, [sp, #0]
 800321a:	0023      	movs	r3, r4
 800321c:	f000 fa78 	bl	8003710 <I2C_TransferConfig>
 8003220:	e076      	b.n	8003310 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003226:	b29a      	uxth	r2, r3
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003230:	b2da      	uxtb	r2, r3
 8003232:	2380      	movs	r3, #128	; 0x80
 8003234:	049c      	lsls	r4, r3, #18
 8003236:	230a      	movs	r3, #10
 8003238:	18fb      	adds	r3, r7, r3
 800323a:	8819      	ldrh	r1, [r3, #0]
 800323c:	68f8      	ldr	r0, [r7, #12]
 800323e:	4b4b      	ldr	r3, [pc, #300]	; (800336c <HAL_I2C_Master_Receive+0x208>)
 8003240:	9300      	str	r3, [sp, #0]
 8003242:	0023      	movs	r3, r4
 8003244:	f000 fa64 	bl	8003710 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8003248:	e062      	b.n	8003310 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800324a:	697a      	ldr	r2, [r7, #20]
 800324c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	0018      	movs	r0, r3
 8003252:	f000 f977 	bl	8003544 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003256:	1e03      	subs	r3, r0, #0
 8003258:	d001      	beq.n	800325e <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 800325a:	2301      	movs	r3, #1
 800325c:	e082      	b.n	8003364 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003268:	b2d2      	uxtb	r2, r2
 800326a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003270:	1c5a      	adds	r2, r3, #1
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800327a:	3b01      	subs	r3, #1
 800327c:	b29a      	uxth	r2, r3
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003286:	b29b      	uxth	r3, r3
 8003288:	3b01      	subs	r3, #1
 800328a:	b29a      	uxth	r2, r3
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003294:	b29b      	uxth	r3, r3
 8003296:	2b00      	cmp	r3, #0
 8003298:	d03a      	beq.n	8003310 <HAL_I2C_Master_Receive+0x1ac>
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d136      	bne.n	8003310 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80032a2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80032a4:	68f8      	ldr	r0, [r7, #12]
 80032a6:	697b      	ldr	r3, [r7, #20]
 80032a8:	9300      	str	r3, [sp, #0]
 80032aa:	0013      	movs	r3, r2
 80032ac:	2200      	movs	r2, #0
 80032ae:	2180      	movs	r1, #128	; 0x80
 80032b0:	f000 f88e 	bl	80033d0 <I2C_WaitOnFlagUntilTimeout>
 80032b4:	1e03      	subs	r3, r0, #0
 80032b6:	d001      	beq.n	80032bc <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 80032b8:	2301      	movs	r3, #1
 80032ba:	e053      	b.n	8003364 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032c0:	b29b      	uxth	r3, r3
 80032c2:	2bff      	cmp	r3, #255	; 0xff
 80032c4:	d911      	bls.n	80032ea <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	22ff      	movs	r2, #255	; 0xff
 80032ca:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032d0:	b2da      	uxtb	r2, r3
 80032d2:	2380      	movs	r3, #128	; 0x80
 80032d4:	045c      	lsls	r4, r3, #17
 80032d6:	230a      	movs	r3, #10
 80032d8:	18fb      	adds	r3, r7, r3
 80032da:	8819      	ldrh	r1, [r3, #0]
 80032dc:	68f8      	ldr	r0, [r7, #12]
 80032de:	2300      	movs	r3, #0
 80032e0:	9300      	str	r3, [sp, #0]
 80032e2:	0023      	movs	r3, r4
 80032e4:	f000 fa14 	bl	8003710 <I2C_TransferConfig>
 80032e8:	e012      	b.n	8003310 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032ee:	b29a      	uxth	r2, r3
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032f8:	b2da      	uxtb	r2, r3
 80032fa:	2380      	movs	r3, #128	; 0x80
 80032fc:	049c      	lsls	r4, r3, #18
 80032fe:	230a      	movs	r3, #10
 8003300:	18fb      	adds	r3, r7, r3
 8003302:	8819      	ldrh	r1, [r3, #0]
 8003304:	68f8      	ldr	r0, [r7, #12]
 8003306:	2300      	movs	r3, #0
 8003308:	9300      	str	r3, [sp, #0]
 800330a:	0023      	movs	r3, r4
 800330c:	f000 fa00 	bl	8003710 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003314:	b29b      	uxth	r3, r3
 8003316:	2b00      	cmp	r3, #0
 8003318:	d197      	bne.n	800324a <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800331a:	697a      	ldr	r2, [r7, #20]
 800331c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	0018      	movs	r0, r3
 8003322:	f000 f8d3 	bl	80034cc <I2C_WaitOnSTOPFlagUntilTimeout>
 8003326:	1e03      	subs	r3, r0, #0
 8003328:	d001      	beq.n	800332e <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 800332a:	2301      	movs	r3, #1
 800332c:	e01a      	b.n	8003364 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	2220      	movs	r2, #32
 8003334:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	685a      	ldr	r2, [r3, #4]
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	490b      	ldr	r1, [pc, #44]	; (8003370 <HAL_I2C_Master_Receive+0x20c>)
 8003342:	400a      	ands	r2, r1
 8003344:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	2241      	movs	r2, #65	; 0x41
 800334a:	2120      	movs	r1, #32
 800334c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	2242      	movs	r2, #66	; 0x42
 8003352:	2100      	movs	r1, #0
 8003354:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	2240      	movs	r2, #64	; 0x40
 800335a:	2100      	movs	r1, #0
 800335c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800335e:	2300      	movs	r3, #0
 8003360:	e000      	b.n	8003364 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8003362:	2302      	movs	r3, #2
  }
}
 8003364:	0018      	movs	r0, r3
 8003366:	46bd      	mov	sp, r7
 8003368:	b007      	add	sp, #28
 800336a:	bd90      	pop	{r4, r7, pc}
 800336c:	80002400 	.word	0x80002400
 8003370:	fe00e800 	.word	0xfe00e800

08003374 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b082      	sub	sp, #8
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2241      	movs	r2, #65	; 0x41
 8003380:	5c9b      	ldrb	r3, [r3, r2]
 8003382:	b2db      	uxtb	r3, r3
}
 8003384:	0018      	movs	r0, r3
 8003386:	46bd      	mov	sp, r7
 8003388:	b002      	add	sp, #8
 800338a:	bd80      	pop	{r7, pc}

0800338c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b082      	sub	sp, #8
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	699b      	ldr	r3, [r3, #24]
 800339a:	2202      	movs	r2, #2
 800339c:	4013      	ands	r3, r2
 800339e:	2b02      	cmp	r3, #2
 80033a0:	d103      	bne.n	80033aa <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	2200      	movs	r2, #0
 80033a8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	699b      	ldr	r3, [r3, #24]
 80033b0:	2201      	movs	r2, #1
 80033b2:	4013      	ands	r3, r2
 80033b4:	2b01      	cmp	r3, #1
 80033b6:	d007      	beq.n	80033c8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	699a      	ldr	r2, [r3, #24]
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	2101      	movs	r1, #1
 80033c4:	430a      	orrs	r2, r1
 80033c6:	619a      	str	r2, [r3, #24]
  }
}
 80033c8:	46c0      	nop			; (mov r8, r8)
 80033ca:	46bd      	mov	sp, r7
 80033cc:	b002      	add	sp, #8
 80033ce:	bd80      	pop	{r7, pc}

080033d0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b084      	sub	sp, #16
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	60f8      	str	r0, [r7, #12]
 80033d8:	60b9      	str	r1, [r7, #8]
 80033da:	603b      	str	r3, [r7, #0]
 80033dc:	1dfb      	adds	r3, r7, #7
 80033de:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80033e0:	e021      	b.n	8003426 <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	3301      	adds	r3, #1
 80033e6:	d01e      	beq.n	8003426 <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033e8:	f7ff fab6 	bl	8002958 <HAL_GetTick>
 80033ec:	0002      	movs	r2, r0
 80033ee:	69bb      	ldr	r3, [r7, #24]
 80033f0:	1ad3      	subs	r3, r2, r3
 80033f2:	683a      	ldr	r2, [r7, #0]
 80033f4:	429a      	cmp	r2, r3
 80033f6:	d302      	bcc.n	80033fe <I2C_WaitOnFlagUntilTimeout+0x2e>
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d113      	bne.n	8003426 <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003402:	2220      	movs	r2, #32
 8003404:	431a      	orrs	r2, r3
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	2241      	movs	r2, #65	; 0x41
 800340e:	2120      	movs	r1, #32
 8003410:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	2242      	movs	r2, #66	; 0x42
 8003416:	2100      	movs	r1, #0
 8003418:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	2240      	movs	r2, #64	; 0x40
 800341e:	2100      	movs	r1, #0
 8003420:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	e00f      	b.n	8003446 <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	699b      	ldr	r3, [r3, #24]
 800342c:	68ba      	ldr	r2, [r7, #8]
 800342e:	4013      	ands	r3, r2
 8003430:	68ba      	ldr	r2, [r7, #8]
 8003432:	1ad3      	subs	r3, r2, r3
 8003434:	425a      	negs	r2, r3
 8003436:	4153      	adcs	r3, r2
 8003438:	b2db      	uxtb	r3, r3
 800343a:	001a      	movs	r2, r3
 800343c:	1dfb      	adds	r3, r7, #7
 800343e:	781b      	ldrb	r3, [r3, #0]
 8003440:	429a      	cmp	r2, r3
 8003442:	d0ce      	beq.n	80033e2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003444:	2300      	movs	r3, #0
}
 8003446:	0018      	movs	r0, r3
 8003448:	46bd      	mov	sp, r7
 800344a:	b004      	add	sp, #16
 800344c:	bd80      	pop	{r7, pc}

0800344e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800344e:	b580      	push	{r7, lr}
 8003450:	b084      	sub	sp, #16
 8003452:	af00      	add	r7, sp, #0
 8003454:	60f8      	str	r0, [r7, #12]
 8003456:	60b9      	str	r1, [r7, #8]
 8003458:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800345a:	e02b      	b.n	80034b4 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800345c:	687a      	ldr	r2, [r7, #4]
 800345e:	68b9      	ldr	r1, [r7, #8]
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	0018      	movs	r0, r3
 8003464:	f000 f8da 	bl	800361c <I2C_IsAcknowledgeFailed>
 8003468:	1e03      	subs	r3, r0, #0
 800346a:	d001      	beq.n	8003470 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800346c:	2301      	movs	r3, #1
 800346e:	e029      	b.n	80034c4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003470:	68bb      	ldr	r3, [r7, #8]
 8003472:	3301      	adds	r3, #1
 8003474:	d01e      	beq.n	80034b4 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003476:	f7ff fa6f 	bl	8002958 <HAL_GetTick>
 800347a:	0002      	movs	r2, r0
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	1ad3      	subs	r3, r2, r3
 8003480:	68ba      	ldr	r2, [r7, #8]
 8003482:	429a      	cmp	r2, r3
 8003484:	d302      	bcc.n	800348c <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8003486:	68bb      	ldr	r3, [r7, #8]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d113      	bne.n	80034b4 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003490:	2220      	movs	r2, #32
 8003492:	431a      	orrs	r2, r3
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	2241      	movs	r2, #65	; 0x41
 800349c:	2120      	movs	r1, #32
 800349e:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	2242      	movs	r2, #66	; 0x42
 80034a4:	2100      	movs	r1, #0
 80034a6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	2240      	movs	r2, #64	; 0x40
 80034ac:	2100      	movs	r1, #0
 80034ae:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80034b0:	2301      	movs	r3, #1
 80034b2:	e007      	b.n	80034c4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	699b      	ldr	r3, [r3, #24]
 80034ba:	2202      	movs	r2, #2
 80034bc:	4013      	ands	r3, r2
 80034be:	2b02      	cmp	r3, #2
 80034c0:	d1cc      	bne.n	800345c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80034c2:	2300      	movs	r3, #0
}
 80034c4:	0018      	movs	r0, r3
 80034c6:	46bd      	mov	sp, r7
 80034c8:	b004      	add	sp, #16
 80034ca:	bd80      	pop	{r7, pc}

080034cc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b084      	sub	sp, #16
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	60f8      	str	r0, [r7, #12]
 80034d4:	60b9      	str	r1, [r7, #8]
 80034d6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80034d8:	e028      	b.n	800352c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80034da:	687a      	ldr	r2, [r7, #4]
 80034dc:	68b9      	ldr	r1, [r7, #8]
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	0018      	movs	r0, r3
 80034e2:	f000 f89b 	bl	800361c <I2C_IsAcknowledgeFailed>
 80034e6:	1e03      	subs	r3, r0, #0
 80034e8:	d001      	beq.n	80034ee <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80034ea:	2301      	movs	r3, #1
 80034ec:	e026      	b.n	800353c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034ee:	f7ff fa33 	bl	8002958 <HAL_GetTick>
 80034f2:	0002      	movs	r2, r0
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	1ad3      	subs	r3, r2, r3
 80034f8:	68ba      	ldr	r2, [r7, #8]
 80034fa:	429a      	cmp	r2, r3
 80034fc:	d302      	bcc.n	8003504 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80034fe:	68bb      	ldr	r3, [r7, #8]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d113      	bne.n	800352c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003508:	2220      	movs	r2, #32
 800350a:	431a      	orrs	r2, r3
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	2241      	movs	r2, #65	; 0x41
 8003514:	2120      	movs	r1, #32
 8003516:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	2242      	movs	r2, #66	; 0x42
 800351c:	2100      	movs	r1, #0
 800351e:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	2240      	movs	r2, #64	; 0x40
 8003524:	2100      	movs	r1, #0
 8003526:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8003528:	2301      	movs	r3, #1
 800352a:	e007      	b.n	800353c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	699b      	ldr	r3, [r3, #24]
 8003532:	2220      	movs	r2, #32
 8003534:	4013      	ands	r3, r2
 8003536:	2b20      	cmp	r3, #32
 8003538:	d1cf      	bne.n	80034da <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800353a:	2300      	movs	r3, #0
}
 800353c:	0018      	movs	r0, r3
 800353e:	46bd      	mov	sp, r7
 8003540:	b004      	add	sp, #16
 8003542:	bd80      	pop	{r7, pc}

08003544 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b084      	sub	sp, #16
 8003548:	af00      	add	r7, sp, #0
 800354a:	60f8      	str	r0, [r7, #12]
 800354c:	60b9      	str	r1, [r7, #8]
 800354e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003550:	e055      	b.n	80035fe <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003552:	687a      	ldr	r2, [r7, #4]
 8003554:	68b9      	ldr	r1, [r7, #8]
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	0018      	movs	r0, r3
 800355a:	f000 f85f 	bl	800361c <I2C_IsAcknowledgeFailed>
 800355e:	1e03      	subs	r3, r0, #0
 8003560:	d001      	beq.n	8003566 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003562:	2301      	movs	r3, #1
 8003564:	e053      	b.n	800360e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	699b      	ldr	r3, [r3, #24]
 800356c:	2220      	movs	r2, #32
 800356e:	4013      	ands	r3, r2
 8003570:	2b20      	cmp	r3, #32
 8003572:	d129      	bne.n	80035c8 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	699b      	ldr	r3, [r3, #24]
 800357a:	2204      	movs	r2, #4
 800357c:	4013      	ands	r3, r2
 800357e:	2b04      	cmp	r3, #4
 8003580:	d105      	bne.n	800358e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003586:	2b00      	cmp	r3, #0
 8003588:	d001      	beq.n	800358e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 800358a:	2300      	movs	r3, #0
 800358c:	e03f      	b.n	800360e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	2220      	movs	r2, #32
 8003594:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	685a      	ldr	r2, [r3, #4]
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	491d      	ldr	r1, [pc, #116]	; (8003618 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 80035a2:	400a      	ands	r2, r1
 80035a4:	605a      	str	r2, [r3, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	2200      	movs	r2, #0
 80035aa:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	2241      	movs	r2, #65	; 0x41
 80035b0:	2120      	movs	r1, #32
 80035b2:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	2242      	movs	r2, #66	; 0x42
 80035b8:	2100      	movs	r1, #0
 80035ba:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	2240      	movs	r2, #64	; 0x40
 80035c0:	2100      	movs	r1, #0
 80035c2:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80035c4:	2301      	movs	r3, #1
 80035c6:	e022      	b.n	800360e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035c8:	f7ff f9c6 	bl	8002958 <HAL_GetTick>
 80035cc:	0002      	movs	r2, r0
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	1ad3      	subs	r3, r2, r3
 80035d2:	68ba      	ldr	r2, [r7, #8]
 80035d4:	429a      	cmp	r2, r3
 80035d6:	d302      	bcc.n	80035de <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 80035d8:	68bb      	ldr	r3, [r7, #8]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d10f      	bne.n	80035fe <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035e2:	2220      	movs	r2, #32
 80035e4:	431a      	orrs	r2, r3
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	2241      	movs	r2, #65	; 0x41
 80035ee:	2120      	movs	r1, #32
 80035f0:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	2240      	movs	r2, #64	; 0x40
 80035f6:	2100      	movs	r1, #0
 80035f8:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80035fa:	2301      	movs	r3, #1
 80035fc:	e007      	b.n	800360e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	699b      	ldr	r3, [r3, #24]
 8003604:	2204      	movs	r2, #4
 8003606:	4013      	ands	r3, r2
 8003608:	2b04      	cmp	r3, #4
 800360a:	d1a2      	bne.n	8003552 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800360c:	2300      	movs	r3, #0
}
 800360e:	0018      	movs	r0, r3
 8003610:	46bd      	mov	sp, r7
 8003612:	b004      	add	sp, #16
 8003614:	bd80      	pop	{r7, pc}
 8003616:	46c0      	nop			; (mov r8, r8)
 8003618:	fe00e800 	.word	0xfe00e800

0800361c <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b084      	sub	sp, #16
 8003620:	af00      	add	r7, sp, #0
 8003622:	60f8      	str	r0, [r7, #12]
 8003624:	60b9      	str	r1, [r7, #8]
 8003626:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	699b      	ldr	r3, [r3, #24]
 800362e:	2210      	movs	r2, #16
 8003630:	4013      	ands	r3, r2
 8003632:	2b10      	cmp	r3, #16
 8003634:	d164      	bne.n	8003700 <I2C_IsAcknowledgeFailed+0xe4>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	685a      	ldr	r2, [r3, #4]
 800363c:	2380      	movs	r3, #128	; 0x80
 800363e:	049b      	lsls	r3, r3, #18
 8003640:	401a      	ands	r2, r3
 8003642:	2380      	movs	r3, #128	; 0x80
 8003644:	049b      	lsls	r3, r3, #18
 8003646:	429a      	cmp	r2, r3
 8003648:	d02b      	beq.n	80036a2 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	685a      	ldr	r2, [r3, #4]
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	2180      	movs	r1, #128	; 0x80
 8003656:	01c9      	lsls	r1, r1, #7
 8003658:	430a      	orrs	r2, r1
 800365a:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800365c:	e021      	b.n	80036a2 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800365e:	68bb      	ldr	r3, [r7, #8]
 8003660:	3301      	adds	r3, #1
 8003662:	d01e      	beq.n	80036a2 <I2C_IsAcknowledgeFailed+0x86>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003664:	f7ff f978 	bl	8002958 <HAL_GetTick>
 8003668:	0002      	movs	r2, r0
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	1ad3      	subs	r3, r2, r3
 800366e:	68ba      	ldr	r2, [r7, #8]
 8003670:	429a      	cmp	r2, r3
 8003672:	d302      	bcc.n	800367a <I2C_IsAcknowledgeFailed+0x5e>
 8003674:	68bb      	ldr	r3, [r7, #8]
 8003676:	2b00      	cmp	r3, #0
 8003678:	d113      	bne.n	80036a2 <I2C_IsAcknowledgeFailed+0x86>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800367e:	2220      	movs	r2, #32
 8003680:	431a      	orrs	r2, r3
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	2241      	movs	r2, #65	; 0x41
 800368a:	2120      	movs	r1, #32
 800368c:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	2242      	movs	r2, #66	; 0x42
 8003692:	2100      	movs	r1, #0
 8003694:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	2240      	movs	r2, #64	; 0x40
 800369a:	2100      	movs	r1, #0
 800369c:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800369e:	2301      	movs	r3, #1
 80036a0:	e02f      	b.n	8003702 <I2C_IsAcknowledgeFailed+0xe6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	699b      	ldr	r3, [r3, #24]
 80036a8:	2220      	movs	r2, #32
 80036aa:	4013      	ands	r3, r2
 80036ac:	2b20      	cmp	r3, #32
 80036ae:	d1d6      	bne.n	800365e <I2C_IsAcknowledgeFailed+0x42>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	2210      	movs	r2, #16
 80036b6:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	2220      	movs	r2, #32
 80036be:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	0018      	movs	r0, r3
 80036c4:	f7ff fe62 	bl	800338c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	685a      	ldr	r2, [r3, #4]
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	490e      	ldr	r1, [pc, #56]	; (800370c <I2C_IsAcknowledgeFailed+0xf0>)
 80036d4:	400a      	ands	r2, r1
 80036d6:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036dc:	2204      	movs	r2, #4
 80036de:	431a      	orrs	r2, r3
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	2241      	movs	r2, #65	; 0x41
 80036e8:	2120      	movs	r1, #32
 80036ea:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	2242      	movs	r2, #66	; 0x42
 80036f0:	2100      	movs	r1, #0
 80036f2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	2240      	movs	r2, #64	; 0x40
 80036f8:	2100      	movs	r1, #0
 80036fa:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80036fc:	2301      	movs	r3, #1
 80036fe:	e000      	b.n	8003702 <I2C_IsAcknowledgeFailed+0xe6>
  }
  return HAL_OK;
 8003700:	2300      	movs	r3, #0
}
 8003702:	0018      	movs	r0, r3
 8003704:	46bd      	mov	sp, r7
 8003706:	b004      	add	sp, #16
 8003708:	bd80      	pop	{r7, pc}
 800370a:	46c0      	nop			; (mov r8, r8)
 800370c:	fe00e800 	.word	0xfe00e800

08003710 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003710:	b590      	push	{r4, r7, lr}
 8003712:	b085      	sub	sp, #20
 8003714:	af00      	add	r7, sp, #0
 8003716:	60f8      	str	r0, [r7, #12]
 8003718:	0008      	movs	r0, r1
 800371a:	0011      	movs	r1, r2
 800371c:	607b      	str	r3, [r7, #4]
 800371e:	240a      	movs	r4, #10
 8003720:	193b      	adds	r3, r7, r4
 8003722:	1c02      	adds	r2, r0, #0
 8003724:	801a      	strh	r2, [r3, #0]
 8003726:	2009      	movs	r0, #9
 8003728:	183b      	adds	r3, r7, r0
 800372a:	1c0a      	adds	r2, r1, #0
 800372c:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	685b      	ldr	r3, [r3, #4]
 8003734:	6a3a      	ldr	r2, [r7, #32]
 8003736:	0d51      	lsrs	r1, r2, #21
 8003738:	2280      	movs	r2, #128	; 0x80
 800373a:	00d2      	lsls	r2, r2, #3
 800373c:	400a      	ands	r2, r1
 800373e:	490e      	ldr	r1, [pc, #56]	; (8003778 <I2C_TransferConfig+0x68>)
 8003740:	430a      	orrs	r2, r1
 8003742:	43d2      	mvns	r2, r2
 8003744:	401a      	ands	r2, r3
 8003746:	0011      	movs	r1, r2
 8003748:	193b      	adds	r3, r7, r4
 800374a:	881b      	ldrh	r3, [r3, #0]
 800374c:	059b      	lsls	r3, r3, #22
 800374e:	0d9a      	lsrs	r2, r3, #22
 8003750:	183b      	adds	r3, r7, r0
 8003752:	781b      	ldrb	r3, [r3, #0]
 8003754:	0418      	lsls	r0, r3, #16
 8003756:	23ff      	movs	r3, #255	; 0xff
 8003758:	041b      	lsls	r3, r3, #16
 800375a:	4003      	ands	r3, r0
 800375c:	431a      	orrs	r2, r3
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	431a      	orrs	r2, r3
 8003762:	6a3b      	ldr	r3, [r7, #32]
 8003764:	431a      	orrs	r2, r3
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	430a      	orrs	r2, r1
 800376c:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 800376e:	46c0      	nop			; (mov r8, r8)
 8003770:	46bd      	mov	sp, r7
 8003772:	b005      	add	sp, #20
 8003774:	bd90      	pop	{r4, r7, pc}
 8003776:	46c0      	nop			; (mov r8, r8)
 8003778:	03ff63ff 	.word	0x03ff63ff

0800377c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b082      	sub	sp, #8
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
 8003784:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2241      	movs	r2, #65	; 0x41
 800378a:	5c9b      	ldrb	r3, [r3, r2]
 800378c:	b2db      	uxtb	r3, r3
 800378e:	2b20      	cmp	r3, #32
 8003790:	d138      	bne.n	8003804 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2240      	movs	r2, #64	; 0x40
 8003796:	5c9b      	ldrb	r3, [r3, r2]
 8003798:	2b01      	cmp	r3, #1
 800379a:	d101      	bne.n	80037a0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800379c:	2302      	movs	r3, #2
 800379e:	e032      	b.n	8003806 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2240      	movs	r2, #64	; 0x40
 80037a4:	2101      	movs	r1, #1
 80037a6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2241      	movs	r2, #65	; 0x41
 80037ac:	2124      	movs	r1, #36	; 0x24
 80037ae:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	681a      	ldr	r2, [r3, #0]
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	2101      	movs	r1, #1
 80037bc:	438a      	bics	r2, r1
 80037be:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	681a      	ldr	r2, [r3, #0]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4911      	ldr	r1, [pc, #68]	; (8003810 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80037cc:	400a      	ands	r2, r1
 80037ce:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	6819      	ldr	r1, [r3, #0]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	683a      	ldr	r2, [r7, #0]
 80037dc:	430a      	orrs	r2, r1
 80037de:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	681a      	ldr	r2, [r3, #0]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	2101      	movs	r1, #1
 80037ec:	430a      	orrs	r2, r1
 80037ee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2241      	movs	r2, #65	; 0x41
 80037f4:	2120      	movs	r1, #32
 80037f6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2240      	movs	r2, #64	; 0x40
 80037fc:	2100      	movs	r1, #0
 80037fe:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003800:	2300      	movs	r3, #0
 8003802:	e000      	b.n	8003806 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003804:	2302      	movs	r3, #2
  }
}
 8003806:	0018      	movs	r0, r3
 8003808:	46bd      	mov	sp, r7
 800380a:	b002      	add	sp, #8
 800380c:	bd80      	pop	{r7, pc}
 800380e:	46c0      	nop			; (mov r8, r8)
 8003810:	ffffefff 	.word	0xffffefff

08003814 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b084      	sub	sp, #16
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
 800381c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2241      	movs	r2, #65	; 0x41
 8003822:	5c9b      	ldrb	r3, [r3, r2]
 8003824:	b2db      	uxtb	r3, r3
 8003826:	2b20      	cmp	r3, #32
 8003828:	d139      	bne.n	800389e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2240      	movs	r2, #64	; 0x40
 800382e:	5c9b      	ldrb	r3, [r3, r2]
 8003830:	2b01      	cmp	r3, #1
 8003832:	d101      	bne.n	8003838 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003834:	2302      	movs	r3, #2
 8003836:	e033      	b.n	80038a0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2240      	movs	r2, #64	; 0x40
 800383c:	2101      	movs	r1, #1
 800383e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2241      	movs	r2, #65	; 0x41
 8003844:	2124      	movs	r1, #36	; 0x24
 8003846:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	681a      	ldr	r2, [r3, #0]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	2101      	movs	r1, #1
 8003854:	438a      	bics	r2, r1
 8003856:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	4a11      	ldr	r2, [pc, #68]	; (80038a8 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8003864:	4013      	ands	r3, r2
 8003866:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	021b      	lsls	r3, r3, #8
 800386c:	68fa      	ldr	r2, [r7, #12]
 800386e:	4313      	orrs	r3, r2
 8003870:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	68fa      	ldr	r2, [r7, #12]
 8003878:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	681a      	ldr	r2, [r3, #0]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	2101      	movs	r1, #1
 8003886:	430a      	orrs	r2, r1
 8003888:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2241      	movs	r2, #65	; 0x41
 800388e:	2120      	movs	r1, #32
 8003890:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2240      	movs	r2, #64	; 0x40
 8003896:	2100      	movs	r1, #0
 8003898:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800389a:	2300      	movs	r3, #0
 800389c:	e000      	b.n	80038a0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800389e:	2302      	movs	r3, #2
  }
}
 80038a0:	0018      	movs	r0, r3
 80038a2:	46bd      	mov	sp, r7
 80038a4:	b004      	add	sp, #16
 80038a6:	bd80      	pop	{r7, pc}
 80038a8:	fffff0ff 	.word	0xfffff0ff

080038ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b088      	sub	sp, #32
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d102      	bne.n	80038c0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80038ba:	2301      	movs	r3, #1
 80038bc:	f000 fb76 	bl	8003fac <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	2201      	movs	r2, #1
 80038c6:	4013      	ands	r3, r2
 80038c8:	d100      	bne.n	80038cc <HAL_RCC_OscConfig+0x20>
 80038ca:	e08e      	b.n	80039ea <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80038cc:	4bc5      	ldr	r3, [pc, #788]	; (8003be4 <HAL_RCC_OscConfig+0x338>)
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	220c      	movs	r2, #12
 80038d2:	4013      	ands	r3, r2
 80038d4:	2b04      	cmp	r3, #4
 80038d6:	d00e      	beq.n	80038f6 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80038d8:	4bc2      	ldr	r3, [pc, #776]	; (8003be4 <HAL_RCC_OscConfig+0x338>)
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	220c      	movs	r2, #12
 80038de:	4013      	ands	r3, r2
 80038e0:	2b08      	cmp	r3, #8
 80038e2:	d117      	bne.n	8003914 <HAL_RCC_OscConfig+0x68>
 80038e4:	4bbf      	ldr	r3, [pc, #764]	; (8003be4 <HAL_RCC_OscConfig+0x338>)
 80038e6:	685a      	ldr	r2, [r3, #4]
 80038e8:	23c0      	movs	r3, #192	; 0xc0
 80038ea:	025b      	lsls	r3, r3, #9
 80038ec:	401a      	ands	r2, r3
 80038ee:	2380      	movs	r3, #128	; 0x80
 80038f0:	025b      	lsls	r3, r3, #9
 80038f2:	429a      	cmp	r2, r3
 80038f4:	d10e      	bne.n	8003914 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038f6:	4bbb      	ldr	r3, [pc, #748]	; (8003be4 <HAL_RCC_OscConfig+0x338>)
 80038f8:	681a      	ldr	r2, [r3, #0]
 80038fa:	2380      	movs	r3, #128	; 0x80
 80038fc:	029b      	lsls	r3, r3, #10
 80038fe:	4013      	ands	r3, r2
 8003900:	d100      	bne.n	8003904 <HAL_RCC_OscConfig+0x58>
 8003902:	e071      	b.n	80039e8 <HAL_RCC_OscConfig+0x13c>
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d000      	beq.n	800390e <HAL_RCC_OscConfig+0x62>
 800390c:	e06c      	b.n	80039e8 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 800390e:	2301      	movs	r3, #1
 8003910:	f000 fb4c 	bl	8003fac <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	2b01      	cmp	r3, #1
 800391a:	d107      	bne.n	800392c <HAL_RCC_OscConfig+0x80>
 800391c:	4bb1      	ldr	r3, [pc, #708]	; (8003be4 <HAL_RCC_OscConfig+0x338>)
 800391e:	681a      	ldr	r2, [r3, #0]
 8003920:	4bb0      	ldr	r3, [pc, #704]	; (8003be4 <HAL_RCC_OscConfig+0x338>)
 8003922:	2180      	movs	r1, #128	; 0x80
 8003924:	0249      	lsls	r1, r1, #9
 8003926:	430a      	orrs	r2, r1
 8003928:	601a      	str	r2, [r3, #0]
 800392a:	e02f      	b.n	800398c <HAL_RCC_OscConfig+0xe0>
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d10c      	bne.n	800394e <HAL_RCC_OscConfig+0xa2>
 8003934:	4bab      	ldr	r3, [pc, #684]	; (8003be4 <HAL_RCC_OscConfig+0x338>)
 8003936:	681a      	ldr	r2, [r3, #0]
 8003938:	4baa      	ldr	r3, [pc, #680]	; (8003be4 <HAL_RCC_OscConfig+0x338>)
 800393a:	49ab      	ldr	r1, [pc, #684]	; (8003be8 <HAL_RCC_OscConfig+0x33c>)
 800393c:	400a      	ands	r2, r1
 800393e:	601a      	str	r2, [r3, #0]
 8003940:	4ba8      	ldr	r3, [pc, #672]	; (8003be4 <HAL_RCC_OscConfig+0x338>)
 8003942:	681a      	ldr	r2, [r3, #0]
 8003944:	4ba7      	ldr	r3, [pc, #668]	; (8003be4 <HAL_RCC_OscConfig+0x338>)
 8003946:	49a9      	ldr	r1, [pc, #676]	; (8003bec <HAL_RCC_OscConfig+0x340>)
 8003948:	400a      	ands	r2, r1
 800394a:	601a      	str	r2, [r3, #0]
 800394c:	e01e      	b.n	800398c <HAL_RCC_OscConfig+0xe0>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	685b      	ldr	r3, [r3, #4]
 8003952:	2b05      	cmp	r3, #5
 8003954:	d10e      	bne.n	8003974 <HAL_RCC_OscConfig+0xc8>
 8003956:	4ba3      	ldr	r3, [pc, #652]	; (8003be4 <HAL_RCC_OscConfig+0x338>)
 8003958:	681a      	ldr	r2, [r3, #0]
 800395a:	4ba2      	ldr	r3, [pc, #648]	; (8003be4 <HAL_RCC_OscConfig+0x338>)
 800395c:	2180      	movs	r1, #128	; 0x80
 800395e:	02c9      	lsls	r1, r1, #11
 8003960:	430a      	orrs	r2, r1
 8003962:	601a      	str	r2, [r3, #0]
 8003964:	4b9f      	ldr	r3, [pc, #636]	; (8003be4 <HAL_RCC_OscConfig+0x338>)
 8003966:	681a      	ldr	r2, [r3, #0]
 8003968:	4b9e      	ldr	r3, [pc, #632]	; (8003be4 <HAL_RCC_OscConfig+0x338>)
 800396a:	2180      	movs	r1, #128	; 0x80
 800396c:	0249      	lsls	r1, r1, #9
 800396e:	430a      	orrs	r2, r1
 8003970:	601a      	str	r2, [r3, #0]
 8003972:	e00b      	b.n	800398c <HAL_RCC_OscConfig+0xe0>
 8003974:	4b9b      	ldr	r3, [pc, #620]	; (8003be4 <HAL_RCC_OscConfig+0x338>)
 8003976:	681a      	ldr	r2, [r3, #0]
 8003978:	4b9a      	ldr	r3, [pc, #616]	; (8003be4 <HAL_RCC_OscConfig+0x338>)
 800397a:	499b      	ldr	r1, [pc, #620]	; (8003be8 <HAL_RCC_OscConfig+0x33c>)
 800397c:	400a      	ands	r2, r1
 800397e:	601a      	str	r2, [r3, #0]
 8003980:	4b98      	ldr	r3, [pc, #608]	; (8003be4 <HAL_RCC_OscConfig+0x338>)
 8003982:	681a      	ldr	r2, [r3, #0]
 8003984:	4b97      	ldr	r3, [pc, #604]	; (8003be4 <HAL_RCC_OscConfig+0x338>)
 8003986:	4999      	ldr	r1, [pc, #612]	; (8003bec <HAL_RCC_OscConfig+0x340>)
 8003988:	400a      	ands	r2, r1
 800398a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d014      	beq.n	80039be <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003994:	f7fe ffe0 	bl	8002958 <HAL_GetTick>
 8003998:	0003      	movs	r3, r0
 800399a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800399c:	e008      	b.n	80039b0 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800399e:	f7fe ffdb 	bl	8002958 <HAL_GetTick>
 80039a2:	0002      	movs	r2, r0
 80039a4:	69bb      	ldr	r3, [r7, #24]
 80039a6:	1ad3      	subs	r3, r2, r3
 80039a8:	2b64      	cmp	r3, #100	; 0x64
 80039aa:	d901      	bls.n	80039b0 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 80039ac:	2303      	movs	r3, #3
 80039ae:	e2fd      	b.n	8003fac <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039b0:	4b8c      	ldr	r3, [pc, #560]	; (8003be4 <HAL_RCC_OscConfig+0x338>)
 80039b2:	681a      	ldr	r2, [r3, #0]
 80039b4:	2380      	movs	r3, #128	; 0x80
 80039b6:	029b      	lsls	r3, r3, #10
 80039b8:	4013      	ands	r3, r2
 80039ba:	d0f0      	beq.n	800399e <HAL_RCC_OscConfig+0xf2>
 80039bc:	e015      	b.n	80039ea <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039be:	f7fe ffcb 	bl	8002958 <HAL_GetTick>
 80039c2:	0003      	movs	r3, r0
 80039c4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039c6:	e008      	b.n	80039da <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80039c8:	f7fe ffc6 	bl	8002958 <HAL_GetTick>
 80039cc:	0002      	movs	r2, r0
 80039ce:	69bb      	ldr	r3, [r7, #24]
 80039d0:	1ad3      	subs	r3, r2, r3
 80039d2:	2b64      	cmp	r3, #100	; 0x64
 80039d4:	d901      	bls.n	80039da <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 80039d6:	2303      	movs	r3, #3
 80039d8:	e2e8      	b.n	8003fac <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039da:	4b82      	ldr	r3, [pc, #520]	; (8003be4 <HAL_RCC_OscConfig+0x338>)
 80039dc:	681a      	ldr	r2, [r3, #0]
 80039de:	2380      	movs	r3, #128	; 0x80
 80039e0:	029b      	lsls	r3, r3, #10
 80039e2:	4013      	ands	r3, r2
 80039e4:	d1f0      	bne.n	80039c8 <HAL_RCC_OscConfig+0x11c>
 80039e6:	e000      	b.n	80039ea <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039e8:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	2202      	movs	r2, #2
 80039f0:	4013      	ands	r3, r2
 80039f2:	d100      	bne.n	80039f6 <HAL_RCC_OscConfig+0x14a>
 80039f4:	e06c      	b.n	8003ad0 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80039f6:	4b7b      	ldr	r3, [pc, #492]	; (8003be4 <HAL_RCC_OscConfig+0x338>)
 80039f8:	685b      	ldr	r3, [r3, #4]
 80039fa:	220c      	movs	r2, #12
 80039fc:	4013      	ands	r3, r2
 80039fe:	d00e      	beq.n	8003a1e <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003a00:	4b78      	ldr	r3, [pc, #480]	; (8003be4 <HAL_RCC_OscConfig+0x338>)
 8003a02:	685b      	ldr	r3, [r3, #4]
 8003a04:	220c      	movs	r2, #12
 8003a06:	4013      	ands	r3, r2
 8003a08:	2b08      	cmp	r3, #8
 8003a0a:	d11f      	bne.n	8003a4c <HAL_RCC_OscConfig+0x1a0>
 8003a0c:	4b75      	ldr	r3, [pc, #468]	; (8003be4 <HAL_RCC_OscConfig+0x338>)
 8003a0e:	685a      	ldr	r2, [r3, #4]
 8003a10:	23c0      	movs	r3, #192	; 0xc0
 8003a12:	025b      	lsls	r3, r3, #9
 8003a14:	401a      	ands	r2, r3
 8003a16:	2380      	movs	r3, #128	; 0x80
 8003a18:	021b      	lsls	r3, r3, #8
 8003a1a:	429a      	cmp	r2, r3
 8003a1c:	d116      	bne.n	8003a4c <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a1e:	4b71      	ldr	r3, [pc, #452]	; (8003be4 <HAL_RCC_OscConfig+0x338>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	2202      	movs	r2, #2
 8003a24:	4013      	ands	r3, r2
 8003a26:	d005      	beq.n	8003a34 <HAL_RCC_OscConfig+0x188>
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	68db      	ldr	r3, [r3, #12]
 8003a2c:	2b01      	cmp	r3, #1
 8003a2e:	d001      	beq.n	8003a34 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8003a30:	2301      	movs	r3, #1
 8003a32:	e2bb      	b.n	8003fac <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a34:	4b6b      	ldr	r3, [pc, #428]	; (8003be4 <HAL_RCC_OscConfig+0x338>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	22f8      	movs	r2, #248	; 0xf8
 8003a3a:	4393      	bics	r3, r2
 8003a3c:	0019      	movs	r1, r3
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	691b      	ldr	r3, [r3, #16]
 8003a42:	00da      	lsls	r2, r3, #3
 8003a44:	4b67      	ldr	r3, [pc, #412]	; (8003be4 <HAL_RCC_OscConfig+0x338>)
 8003a46:	430a      	orrs	r2, r1
 8003a48:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a4a:	e041      	b.n	8003ad0 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	68db      	ldr	r3, [r3, #12]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d024      	beq.n	8003a9e <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a54:	4b63      	ldr	r3, [pc, #396]	; (8003be4 <HAL_RCC_OscConfig+0x338>)
 8003a56:	681a      	ldr	r2, [r3, #0]
 8003a58:	4b62      	ldr	r3, [pc, #392]	; (8003be4 <HAL_RCC_OscConfig+0x338>)
 8003a5a:	2101      	movs	r1, #1
 8003a5c:	430a      	orrs	r2, r1
 8003a5e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a60:	f7fe ff7a 	bl	8002958 <HAL_GetTick>
 8003a64:	0003      	movs	r3, r0
 8003a66:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a68:	e008      	b.n	8003a7c <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003a6a:	f7fe ff75 	bl	8002958 <HAL_GetTick>
 8003a6e:	0002      	movs	r2, r0
 8003a70:	69bb      	ldr	r3, [r7, #24]
 8003a72:	1ad3      	subs	r3, r2, r3
 8003a74:	2b02      	cmp	r3, #2
 8003a76:	d901      	bls.n	8003a7c <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8003a78:	2303      	movs	r3, #3
 8003a7a:	e297      	b.n	8003fac <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a7c:	4b59      	ldr	r3, [pc, #356]	; (8003be4 <HAL_RCC_OscConfig+0x338>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	2202      	movs	r2, #2
 8003a82:	4013      	ands	r3, r2
 8003a84:	d0f1      	beq.n	8003a6a <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a86:	4b57      	ldr	r3, [pc, #348]	; (8003be4 <HAL_RCC_OscConfig+0x338>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	22f8      	movs	r2, #248	; 0xf8
 8003a8c:	4393      	bics	r3, r2
 8003a8e:	0019      	movs	r1, r3
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	691b      	ldr	r3, [r3, #16]
 8003a94:	00da      	lsls	r2, r3, #3
 8003a96:	4b53      	ldr	r3, [pc, #332]	; (8003be4 <HAL_RCC_OscConfig+0x338>)
 8003a98:	430a      	orrs	r2, r1
 8003a9a:	601a      	str	r2, [r3, #0]
 8003a9c:	e018      	b.n	8003ad0 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a9e:	4b51      	ldr	r3, [pc, #324]	; (8003be4 <HAL_RCC_OscConfig+0x338>)
 8003aa0:	681a      	ldr	r2, [r3, #0]
 8003aa2:	4b50      	ldr	r3, [pc, #320]	; (8003be4 <HAL_RCC_OscConfig+0x338>)
 8003aa4:	2101      	movs	r1, #1
 8003aa6:	438a      	bics	r2, r1
 8003aa8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003aaa:	f7fe ff55 	bl	8002958 <HAL_GetTick>
 8003aae:	0003      	movs	r3, r0
 8003ab0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ab2:	e008      	b.n	8003ac6 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ab4:	f7fe ff50 	bl	8002958 <HAL_GetTick>
 8003ab8:	0002      	movs	r2, r0
 8003aba:	69bb      	ldr	r3, [r7, #24]
 8003abc:	1ad3      	subs	r3, r2, r3
 8003abe:	2b02      	cmp	r3, #2
 8003ac0:	d901      	bls.n	8003ac6 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8003ac2:	2303      	movs	r3, #3
 8003ac4:	e272      	b.n	8003fac <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ac6:	4b47      	ldr	r3, [pc, #284]	; (8003be4 <HAL_RCC_OscConfig+0x338>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	2202      	movs	r2, #2
 8003acc:	4013      	ands	r3, r2
 8003ace:	d1f1      	bne.n	8003ab4 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	2208      	movs	r2, #8
 8003ad6:	4013      	ands	r3, r2
 8003ad8:	d036      	beq.n	8003b48 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	69db      	ldr	r3, [r3, #28]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d019      	beq.n	8003b16 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ae2:	4b40      	ldr	r3, [pc, #256]	; (8003be4 <HAL_RCC_OscConfig+0x338>)
 8003ae4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003ae6:	4b3f      	ldr	r3, [pc, #252]	; (8003be4 <HAL_RCC_OscConfig+0x338>)
 8003ae8:	2101      	movs	r1, #1
 8003aea:	430a      	orrs	r2, r1
 8003aec:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003aee:	f7fe ff33 	bl	8002958 <HAL_GetTick>
 8003af2:	0003      	movs	r3, r0
 8003af4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003af6:	e008      	b.n	8003b0a <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003af8:	f7fe ff2e 	bl	8002958 <HAL_GetTick>
 8003afc:	0002      	movs	r2, r0
 8003afe:	69bb      	ldr	r3, [r7, #24]
 8003b00:	1ad3      	subs	r3, r2, r3
 8003b02:	2b02      	cmp	r3, #2
 8003b04:	d901      	bls.n	8003b0a <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8003b06:	2303      	movs	r3, #3
 8003b08:	e250      	b.n	8003fac <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b0a:	4b36      	ldr	r3, [pc, #216]	; (8003be4 <HAL_RCC_OscConfig+0x338>)
 8003b0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b0e:	2202      	movs	r2, #2
 8003b10:	4013      	ands	r3, r2
 8003b12:	d0f1      	beq.n	8003af8 <HAL_RCC_OscConfig+0x24c>
 8003b14:	e018      	b.n	8003b48 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b16:	4b33      	ldr	r3, [pc, #204]	; (8003be4 <HAL_RCC_OscConfig+0x338>)
 8003b18:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003b1a:	4b32      	ldr	r3, [pc, #200]	; (8003be4 <HAL_RCC_OscConfig+0x338>)
 8003b1c:	2101      	movs	r1, #1
 8003b1e:	438a      	bics	r2, r1
 8003b20:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b22:	f7fe ff19 	bl	8002958 <HAL_GetTick>
 8003b26:	0003      	movs	r3, r0
 8003b28:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b2a:	e008      	b.n	8003b3e <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b2c:	f7fe ff14 	bl	8002958 <HAL_GetTick>
 8003b30:	0002      	movs	r2, r0
 8003b32:	69bb      	ldr	r3, [r7, #24]
 8003b34:	1ad3      	subs	r3, r2, r3
 8003b36:	2b02      	cmp	r3, #2
 8003b38:	d901      	bls.n	8003b3e <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8003b3a:	2303      	movs	r3, #3
 8003b3c:	e236      	b.n	8003fac <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b3e:	4b29      	ldr	r3, [pc, #164]	; (8003be4 <HAL_RCC_OscConfig+0x338>)
 8003b40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b42:	2202      	movs	r2, #2
 8003b44:	4013      	ands	r3, r2
 8003b46:	d1f1      	bne.n	8003b2c <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	2204      	movs	r2, #4
 8003b4e:	4013      	ands	r3, r2
 8003b50:	d100      	bne.n	8003b54 <HAL_RCC_OscConfig+0x2a8>
 8003b52:	e0b5      	b.n	8003cc0 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b54:	201f      	movs	r0, #31
 8003b56:	183b      	adds	r3, r7, r0
 8003b58:	2200      	movs	r2, #0
 8003b5a:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b5c:	4b21      	ldr	r3, [pc, #132]	; (8003be4 <HAL_RCC_OscConfig+0x338>)
 8003b5e:	69da      	ldr	r2, [r3, #28]
 8003b60:	2380      	movs	r3, #128	; 0x80
 8003b62:	055b      	lsls	r3, r3, #21
 8003b64:	4013      	ands	r3, r2
 8003b66:	d110      	bne.n	8003b8a <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b68:	4b1e      	ldr	r3, [pc, #120]	; (8003be4 <HAL_RCC_OscConfig+0x338>)
 8003b6a:	69da      	ldr	r2, [r3, #28]
 8003b6c:	4b1d      	ldr	r3, [pc, #116]	; (8003be4 <HAL_RCC_OscConfig+0x338>)
 8003b6e:	2180      	movs	r1, #128	; 0x80
 8003b70:	0549      	lsls	r1, r1, #21
 8003b72:	430a      	orrs	r2, r1
 8003b74:	61da      	str	r2, [r3, #28]
 8003b76:	4b1b      	ldr	r3, [pc, #108]	; (8003be4 <HAL_RCC_OscConfig+0x338>)
 8003b78:	69da      	ldr	r2, [r3, #28]
 8003b7a:	2380      	movs	r3, #128	; 0x80
 8003b7c:	055b      	lsls	r3, r3, #21
 8003b7e:	4013      	ands	r3, r2
 8003b80:	60fb      	str	r3, [r7, #12]
 8003b82:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003b84:	183b      	adds	r3, r7, r0
 8003b86:	2201      	movs	r2, #1
 8003b88:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b8a:	4b19      	ldr	r3, [pc, #100]	; (8003bf0 <HAL_RCC_OscConfig+0x344>)
 8003b8c:	681a      	ldr	r2, [r3, #0]
 8003b8e:	2380      	movs	r3, #128	; 0x80
 8003b90:	005b      	lsls	r3, r3, #1
 8003b92:	4013      	ands	r3, r2
 8003b94:	d11a      	bne.n	8003bcc <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b96:	4b16      	ldr	r3, [pc, #88]	; (8003bf0 <HAL_RCC_OscConfig+0x344>)
 8003b98:	681a      	ldr	r2, [r3, #0]
 8003b9a:	4b15      	ldr	r3, [pc, #84]	; (8003bf0 <HAL_RCC_OscConfig+0x344>)
 8003b9c:	2180      	movs	r1, #128	; 0x80
 8003b9e:	0049      	lsls	r1, r1, #1
 8003ba0:	430a      	orrs	r2, r1
 8003ba2:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ba4:	f7fe fed8 	bl	8002958 <HAL_GetTick>
 8003ba8:	0003      	movs	r3, r0
 8003baa:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bac:	e008      	b.n	8003bc0 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bae:	f7fe fed3 	bl	8002958 <HAL_GetTick>
 8003bb2:	0002      	movs	r2, r0
 8003bb4:	69bb      	ldr	r3, [r7, #24]
 8003bb6:	1ad3      	subs	r3, r2, r3
 8003bb8:	2b64      	cmp	r3, #100	; 0x64
 8003bba:	d901      	bls.n	8003bc0 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8003bbc:	2303      	movs	r3, #3
 8003bbe:	e1f5      	b.n	8003fac <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bc0:	4b0b      	ldr	r3, [pc, #44]	; (8003bf0 <HAL_RCC_OscConfig+0x344>)
 8003bc2:	681a      	ldr	r2, [r3, #0]
 8003bc4:	2380      	movs	r3, #128	; 0x80
 8003bc6:	005b      	lsls	r3, r3, #1
 8003bc8:	4013      	ands	r3, r2
 8003bca:	d0f0      	beq.n	8003bae <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	689b      	ldr	r3, [r3, #8]
 8003bd0:	2b01      	cmp	r3, #1
 8003bd2:	d10f      	bne.n	8003bf4 <HAL_RCC_OscConfig+0x348>
 8003bd4:	4b03      	ldr	r3, [pc, #12]	; (8003be4 <HAL_RCC_OscConfig+0x338>)
 8003bd6:	6a1a      	ldr	r2, [r3, #32]
 8003bd8:	4b02      	ldr	r3, [pc, #8]	; (8003be4 <HAL_RCC_OscConfig+0x338>)
 8003bda:	2101      	movs	r1, #1
 8003bdc:	430a      	orrs	r2, r1
 8003bde:	621a      	str	r2, [r3, #32]
 8003be0:	e036      	b.n	8003c50 <HAL_RCC_OscConfig+0x3a4>
 8003be2:	46c0      	nop			; (mov r8, r8)
 8003be4:	40021000 	.word	0x40021000
 8003be8:	fffeffff 	.word	0xfffeffff
 8003bec:	fffbffff 	.word	0xfffbffff
 8003bf0:	40007000 	.word	0x40007000
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	689b      	ldr	r3, [r3, #8]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d10c      	bne.n	8003c16 <HAL_RCC_OscConfig+0x36a>
 8003bfc:	4bca      	ldr	r3, [pc, #808]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003bfe:	6a1a      	ldr	r2, [r3, #32]
 8003c00:	4bc9      	ldr	r3, [pc, #804]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003c02:	2101      	movs	r1, #1
 8003c04:	438a      	bics	r2, r1
 8003c06:	621a      	str	r2, [r3, #32]
 8003c08:	4bc7      	ldr	r3, [pc, #796]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003c0a:	6a1a      	ldr	r2, [r3, #32]
 8003c0c:	4bc6      	ldr	r3, [pc, #792]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003c0e:	2104      	movs	r1, #4
 8003c10:	438a      	bics	r2, r1
 8003c12:	621a      	str	r2, [r3, #32]
 8003c14:	e01c      	b.n	8003c50 <HAL_RCC_OscConfig+0x3a4>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	689b      	ldr	r3, [r3, #8]
 8003c1a:	2b05      	cmp	r3, #5
 8003c1c:	d10c      	bne.n	8003c38 <HAL_RCC_OscConfig+0x38c>
 8003c1e:	4bc2      	ldr	r3, [pc, #776]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003c20:	6a1a      	ldr	r2, [r3, #32]
 8003c22:	4bc1      	ldr	r3, [pc, #772]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003c24:	2104      	movs	r1, #4
 8003c26:	430a      	orrs	r2, r1
 8003c28:	621a      	str	r2, [r3, #32]
 8003c2a:	4bbf      	ldr	r3, [pc, #764]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003c2c:	6a1a      	ldr	r2, [r3, #32]
 8003c2e:	4bbe      	ldr	r3, [pc, #760]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003c30:	2101      	movs	r1, #1
 8003c32:	430a      	orrs	r2, r1
 8003c34:	621a      	str	r2, [r3, #32]
 8003c36:	e00b      	b.n	8003c50 <HAL_RCC_OscConfig+0x3a4>
 8003c38:	4bbb      	ldr	r3, [pc, #748]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003c3a:	6a1a      	ldr	r2, [r3, #32]
 8003c3c:	4bba      	ldr	r3, [pc, #744]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003c3e:	2101      	movs	r1, #1
 8003c40:	438a      	bics	r2, r1
 8003c42:	621a      	str	r2, [r3, #32]
 8003c44:	4bb8      	ldr	r3, [pc, #736]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003c46:	6a1a      	ldr	r2, [r3, #32]
 8003c48:	4bb7      	ldr	r3, [pc, #732]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003c4a:	2104      	movs	r1, #4
 8003c4c:	438a      	bics	r2, r1
 8003c4e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	689b      	ldr	r3, [r3, #8]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d014      	beq.n	8003c82 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c58:	f7fe fe7e 	bl	8002958 <HAL_GetTick>
 8003c5c:	0003      	movs	r3, r0
 8003c5e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c60:	e009      	b.n	8003c76 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c62:	f7fe fe79 	bl	8002958 <HAL_GetTick>
 8003c66:	0002      	movs	r2, r0
 8003c68:	69bb      	ldr	r3, [r7, #24]
 8003c6a:	1ad3      	subs	r3, r2, r3
 8003c6c:	4aaf      	ldr	r2, [pc, #700]	; (8003f2c <HAL_RCC_OscConfig+0x680>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d901      	bls.n	8003c76 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8003c72:	2303      	movs	r3, #3
 8003c74:	e19a      	b.n	8003fac <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c76:	4bac      	ldr	r3, [pc, #688]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003c78:	6a1b      	ldr	r3, [r3, #32]
 8003c7a:	2202      	movs	r2, #2
 8003c7c:	4013      	ands	r3, r2
 8003c7e:	d0f0      	beq.n	8003c62 <HAL_RCC_OscConfig+0x3b6>
 8003c80:	e013      	b.n	8003caa <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c82:	f7fe fe69 	bl	8002958 <HAL_GetTick>
 8003c86:	0003      	movs	r3, r0
 8003c88:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c8a:	e009      	b.n	8003ca0 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c8c:	f7fe fe64 	bl	8002958 <HAL_GetTick>
 8003c90:	0002      	movs	r2, r0
 8003c92:	69bb      	ldr	r3, [r7, #24]
 8003c94:	1ad3      	subs	r3, r2, r3
 8003c96:	4aa5      	ldr	r2, [pc, #660]	; (8003f2c <HAL_RCC_OscConfig+0x680>)
 8003c98:	4293      	cmp	r3, r2
 8003c9a:	d901      	bls.n	8003ca0 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8003c9c:	2303      	movs	r3, #3
 8003c9e:	e185      	b.n	8003fac <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ca0:	4ba1      	ldr	r3, [pc, #644]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003ca2:	6a1b      	ldr	r3, [r3, #32]
 8003ca4:	2202      	movs	r2, #2
 8003ca6:	4013      	ands	r3, r2
 8003ca8:	d1f0      	bne.n	8003c8c <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003caa:	231f      	movs	r3, #31
 8003cac:	18fb      	adds	r3, r7, r3
 8003cae:	781b      	ldrb	r3, [r3, #0]
 8003cb0:	2b01      	cmp	r3, #1
 8003cb2:	d105      	bne.n	8003cc0 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003cb4:	4b9c      	ldr	r3, [pc, #624]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003cb6:	69da      	ldr	r2, [r3, #28]
 8003cb8:	4b9b      	ldr	r3, [pc, #620]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003cba:	499d      	ldr	r1, [pc, #628]	; (8003f30 <HAL_RCC_OscConfig+0x684>)
 8003cbc:	400a      	ands	r2, r1
 8003cbe:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	2210      	movs	r2, #16
 8003cc6:	4013      	ands	r3, r2
 8003cc8:	d063      	beq.n	8003d92 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	695b      	ldr	r3, [r3, #20]
 8003cce:	2b01      	cmp	r3, #1
 8003cd0:	d12a      	bne.n	8003d28 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003cd2:	4b95      	ldr	r3, [pc, #596]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003cd4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003cd6:	4b94      	ldr	r3, [pc, #592]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003cd8:	2104      	movs	r1, #4
 8003cda:	430a      	orrs	r2, r1
 8003cdc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8003cde:	4b92      	ldr	r3, [pc, #584]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003ce0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003ce2:	4b91      	ldr	r3, [pc, #580]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003ce4:	2101      	movs	r1, #1
 8003ce6:	430a      	orrs	r2, r1
 8003ce8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cea:	f7fe fe35 	bl	8002958 <HAL_GetTick>
 8003cee:	0003      	movs	r3, r0
 8003cf0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003cf2:	e008      	b.n	8003d06 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003cf4:	f7fe fe30 	bl	8002958 <HAL_GetTick>
 8003cf8:	0002      	movs	r2, r0
 8003cfa:	69bb      	ldr	r3, [r7, #24]
 8003cfc:	1ad3      	subs	r3, r2, r3
 8003cfe:	2b02      	cmp	r3, #2
 8003d00:	d901      	bls.n	8003d06 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8003d02:	2303      	movs	r3, #3
 8003d04:	e152      	b.n	8003fac <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003d06:	4b88      	ldr	r3, [pc, #544]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003d08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d0a:	2202      	movs	r2, #2
 8003d0c:	4013      	ands	r3, r2
 8003d0e:	d0f1      	beq.n	8003cf4 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003d10:	4b85      	ldr	r3, [pc, #532]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003d12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d14:	22f8      	movs	r2, #248	; 0xf8
 8003d16:	4393      	bics	r3, r2
 8003d18:	0019      	movs	r1, r3
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	699b      	ldr	r3, [r3, #24]
 8003d1e:	00da      	lsls	r2, r3, #3
 8003d20:	4b81      	ldr	r3, [pc, #516]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003d22:	430a      	orrs	r2, r1
 8003d24:	635a      	str	r2, [r3, #52]	; 0x34
 8003d26:	e034      	b.n	8003d92 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	695b      	ldr	r3, [r3, #20]
 8003d2c:	3305      	adds	r3, #5
 8003d2e:	d111      	bne.n	8003d54 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8003d30:	4b7d      	ldr	r3, [pc, #500]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003d32:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d34:	4b7c      	ldr	r3, [pc, #496]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003d36:	2104      	movs	r1, #4
 8003d38:	438a      	bics	r2, r1
 8003d3a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003d3c:	4b7a      	ldr	r3, [pc, #488]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003d3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d40:	22f8      	movs	r2, #248	; 0xf8
 8003d42:	4393      	bics	r3, r2
 8003d44:	0019      	movs	r1, r3
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	699b      	ldr	r3, [r3, #24]
 8003d4a:	00da      	lsls	r2, r3, #3
 8003d4c:	4b76      	ldr	r3, [pc, #472]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003d4e:	430a      	orrs	r2, r1
 8003d50:	635a      	str	r2, [r3, #52]	; 0x34
 8003d52:	e01e      	b.n	8003d92 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003d54:	4b74      	ldr	r3, [pc, #464]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003d56:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d58:	4b73      	ldr	r3, [pc, #460]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003d5a:	2104      	movs	r1, #4
 8003d5c:	430a      	orrs	r2, r1
 8003d5e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8003d60:	4b71      	ldr	r3, [pc, #452]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003d62:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d64:	4b70      	ldr	r3, [pc, #448]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003d66:	2101      	movs	r1, #1
 8003d68:	438a      	bics	r2, r1
 8003d6a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d6c:	f7fe fdf4 	bl	8002958 <HAL_GetTick>
 8003d70:	0003      	movs	r3, r0
 8003d72:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003d74:	e008      	b.n	8003d88 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003d76:	f7fe fdef 	bl	8002958 <HAL_GetTick>
 8003d7a:	0002      	movs	r2, r0
 8003d7c:	69bb      	ldr	r3, [r7, #24]
 8003d7e:	1ad3      	subs	r3, r2, r3
 8003d80:	2b02      	cmp	r3, #2
 8003d82:	d901      	bls.n	8003d88 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8003d84:	2303      	movs	r3, #3
 8003d86:	e111      	b.n	8003fac <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003d88:	4b67      	ldr	r3, [pc, #412]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003d8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d8c:	2202      	movs	r2, #2
 8003d8e:	4013      	ands	r3, r2
 8003d90:	d1f1      	bne.n	8003d76 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	2220      	movs	r2, #32
 8003d98:	4013      	ands	r3, r2
 8003d9a:	d05c      	beq.n	8003e56 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8003d9c:	4b62      	ldr	r3, [pc, #392]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	220c      	movs	r2, #12
 8003da2:	4013      	ands	r3, r2
 8003da4:	2b0c      	cmp	r3, #12
 8003da6:	d00e      	beq.n	8003dc6 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8003da8:	4b5f      	ldr	r3, [pc, #380]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	220c      	movs	r2, #12
 8003dae:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8003db0:	2b08      	cmp	r3, #8
 8003db2:	d114      	bne.n	8003dde <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8003db4:	4b5c      	ldr	r3, [pc, #368]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003db6:	685a      	ldr	r2, [r3, #4]
 8003db8:	23c0      	movs	r3, #192	; 0xc0
 8003dba:	025b      	lsls	r3, r3, #9
 8003dbc:	401a      	ands	r2, r3
 8003dbe:	23c0      	movs	r3, #192	; 0xc0
 8003dc0:	025b      	lsls	r3, r3, #9
 8003dc2:	429a      	cmp	r2, r3
 8003dc4:	d10b      	bne.n	8003dde <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8003dc6:	4b58      	ldr	r3, [pc, #352]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003dc8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003dca:	2380      	movs	r3, #128	; 0x80
 8003dcc:	025b      	lsls	r3, r3, #9
 8003dce:	4013      	ands	r3, r2
 8003dd0:	d040      	beq.n	8003e54 <HAL_RCC_OscConfig+0x5a8>
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6a1b      	ldr	r3, [r3, #32]
 8003dd6:	2b01      	cmp	r3, #1
 8003dd8:	d03c      	beq.n	8003e54 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	e0e6      	b.n	8003fac <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6a1b      	ldr	r3, [r3, #32]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d01b      	beq.n	8003e1e <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8003de6:	4b50      	ldr	r3, [pc, #320]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003de8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003dea:	4b4f      	ldr	r3, [pc, #316]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003dec:	2180      	movs	r1, #128	; 0x80
 8003dee:	0249      	lsls	r1, r1, #9
 8003df0:	430a      	orrs	r2, r1
 8003df2:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003df4:	f7fe fdb0 	bl	8002958 <HAL_GetTick>
 8003df8:	0003      	movs	r3, r0
 8003dfa:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8003dfc:	e008      	b.n	8003e10 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003dfe:	f7fe fdab 	bl	8002958 <HAL_GetTick>
 8003e02:	0002      	movs	r2, r0
 8003e04:	69bb      	ldr	r3, [r7, #24]
 8003e06:	1ad3      	subs	r3, r2, r3
 8003e08:	2b02      	cmp	r3, #2
 8003e0a:	d901      	bls.n	8003e10 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8003e0c:	2303      	movs	r3, #3
 8003e0e:	e0cd      	b.n	8003fac <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8003e10:	4b45      	ldr	r3, [pc, #276]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003e12:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e14:	2380      	movs	r3, #128	; 0x80
 8003e16:	025b      	lsls	r3, r3, #9
 8003e18:	4013      	ands	r3, r2
 8003e1a:	d0f0      	beq.n	8003dfe <HAL_RCC_OscConfig+0x552>
 8003e1c:	e01b      	b.n	8003e56 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8003e1e:	4b42      	ldr	r3, [pc, #264]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003e20:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e22:	4b41      	ldr	r3, [pc, #260]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003e24:	4943      	ldr	r1, [pc, #268]	; (8003f34 <HAL_RCC_OscConfig+0x688>)
 8003e26:	400a      	ands	r2, r1
 8003e28:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e2a:	f7fe fd95 	bl	8002958 <HAL_GetTick>
 8003e2e:	0003      	movs	r3, r0
 8003e30:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8003e32:	e008      	b.n	8003e46 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003e34:	f7fe fd90 	bl	8002958 <HAL_GetTick>
 8003e38:	0002      	movs	r2, r0
 8003e3a:	69bb      	ldr	r3, [r7, #24]
 8003e3c:	1ad3      	subs	r3, r2, r3
 8003e3e:	2b02      	cmp	r3, #2
 8003e40:	d901      	bls.n	8003e46 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8003e42:	2303      	movs	r3, #3
 8003e44:	e0b2      	b.n	8003fac <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8003e46:	4b38      	ldr	r3, [pc, #224]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003e48:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e4a:	2380      	movs	r3, #128	; 0x80
 8003e4c:	025b      	lsls	r3, r3, #9
 8003e4e:	4013      	ands	r3, r2
 8003e50:	d1f0      	bne.n	8003e34 <HAL_RCC_OscConfig+0x588>
 8003e52:	e000      	b.n	8003e56 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8003e54:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d100      	bne.n	8003e60 <HAL_RCC_OscConfig+0x5b4>
 8003e5e:	e0a4      	b.n	8003faa <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003e60:	4b31      	ldr	r3, [pc, #196]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003e62:	685b      	ldr	r3, [r3, #4]
 8003e64:	220c      	movs	r2, #12
 8003e66:	4013      	ands	r3, r2
 8003e68:	2b08      	cmp	r3, #8
 8003e6a:	d100      	bne.n	8003e6e <HAL_RCC_OscConfig+0x5c2>
 8003e6c:	e078      	b.n	8003f60 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e72:	2b02      	cmp	r3, #2
 8003e74:	d14c      	bne.n	8003f10 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e76:	4b2c      	ldr	r3, [pc, #176]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003e78:	681a      	ldr	r2, [r3, #0]
 8003e7a:	4b2b      	ldr	r3, [pc, #172]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003e7c:	492e      	ldr	r1, [pc, #184]	; (8003f38 <HAL_RCC_OscConfig+0x68c>)
 8003e7e:	400a      	ands	r2, r1
 8003e80:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e82:	f7fe fd69 	bl	8002958 <HAL_GetTick>
 8003e86:	0003      	movs	r3, r0
 8003e88:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e8a:	e008      	b.n	8003e9e <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e8c:	f7fe fd64 	bl	8002958 <HAL_GetTick>
 8003e90:	0002      	movs	r2, r0
 8003e92:	69bb      	ldr	r3, [r7, #24]
 8003e94:	1ad3      	subs	r3, r2, r3
 8003e96:	2b02      	cmp	r3, #2
 8003e98:	d901      	bls.n	8003e9e <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8003e9a:	2303      	movs	r3, #3
 8003e9c:	e086      	b.n	8003fac <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e9e:	4b22      	ldr	r3, [pc, #136]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003ea0:	681a      	ldr	r2, [r3, #0]
 8003ea2:	2380      	movs	r3, #128	; 0x80
 8003ea4:	049b      	lsls	r3, r3, #18
 8003ea6:	4013      	ands	r3, r2
 8003ea8:	d1f0      	bne.n	8003e8c <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003eaa:	4b1f      	ldr	r3, [pc, #124]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003eac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eae:	220f      	movs	r2, #15
 8003eb0:	4393      	bics	r3, r2
 8003eb2:	0019      	movs	r1, r3
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003eb8:	4b1b      	ldr	r3, [pc, #108]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003eba:	430a      	orrs	r2, r1
 8003ebc:	62da      	str	r2, [r3, #44]	; 0x2c
 8003ebe:	4b1a      	ldr	r3, [pc, #104]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003ec0:	685b      	ldr	r3, [r3, #4]
 8003ec2:	4a1e      	ldr	r2, [pc, #120]	; (8003f3c <HAL_RCC_OscConfig+0x690>)
 8003ec4:	4013      	ands	r3, r2
 8003ec6:	0019      	movs	r1, r3
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ed0:	431a      	orrs	r2, r3
 8003ed2:	4b15      	ldr	r3, [pc, #84]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003ed4:	430a      	orrs	r2, r1
 8003ed6:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ed8:	4b13      	ldr	r3, [pc, #76]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003eda:	681a      	ldr	r2, [r3, #0]
 8003edc:	4b12      	ldr	r3, [pc, #72]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003ede:	2180      	movs	r1, #128	; 0x80
 8003ee0:	0449      	lsls	r1, r1, #17
 8003ee2:	430a      	orrs	r2, r1
 8003ee4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ee6:	f7fe fd37 	bl	8002958 <HAL_GetTick>
 8003eea:	0003      	movs	r3, r0
 8003eec:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003eee:	e008      	b.n	8003f02 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ef0:	f7fe fd32 	bl	8002958 <HAL_GetTick>
 8003ef4:	0002      	movs	r2, r0
 8003ef6:	69bb      	ldr	r3, [r7, #24]
 8003ef8:	1ad3      	subs	r3, r2, r3
 8003efa:	2b02      	cmp	r3, #2
 8003efc:	d901      	bls.n	8003f02 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8003efe:	2303      	movs	r3, #3
 8003f00:	e054      	b.n	8003fac <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003f02:	4b09      	ldr	r3, [pc, #36]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003f04:	681a      	ldr	r2, [r3, #0]
 8003f06:	2380      	movs	r3, #128	; 0x80
 8003f08:	049b      	lsls	r3, r3, #18
 8003f0a:	4013      	ands	r3, r2
 8003f0c:	d0f0      	beq.n	8003ef0 <HAL_RCC_OscConfig+0x644>
 8003f0e:	e04c      	b.n	8003faa <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f10:	4b05      	ldr	r3, [pc, #20]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003f12:	681a      	ldr	r2, [r3, #0]
 8003f14:	4b04      	ldr	r3, [pc, #16]	; (8003f28 <HAL_RCC_OscConfig+0x67c>)
 8003f16:	4908      	ldr	r1, [pc, #32]	; (8003f38 <HAL_RCC_OscConfig+0x68c>)
 8003f18:	400a      	ands	r2, r1
 8003f1a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f1c:	f7fe fd1c 	bl	8002958 <HAL_GetTick>
 8003f20:	0003      	movs	r3, r0
 8003f22:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f24:	e015      	b.n	8003f52 <HAL_RCC_OscConfig+0x6a6>
 8003f26:	46c0      	nop			; (mov r8, r8)
 8003f28:	40021000 	.word	0x40021000
 8003f2c:	00001388 	.word	0x00001388
 8003f30:	efffffff 	.word	0xefffffff
 8003f34:	fffeffff 	.word	0xfffeffff
 8003f38:	feffffff 	.word	0xfeffffff
 8003f3c:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f40:	f7fe fd0a 	bl	8002958 <HAL_GetTick>
 8003f44:	0002      	movs	r2, r0
 8003f46:	69bb      	ldr	r3, [r7, #24]
 8003f48:	1ad3      	subs	r3, r2, r3
 8003f4a:	2b02      	cmp	r3, #2
 8003f4c:	d901      	bls.n	8003f52 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8003f4e:	2303      	movs	r3, #3
 8003f50:	e02c      	b.n	8003fac <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f52:	4b18      	ldr	r3, [pc, #96]	; (8003fb4 <HAL_RCC_OscConfig+0x708>)
 8003f54:	681a      	ldr	r2, [r3, #0]
 8003f56:	2380      	movs	r3, #128	; 0x80
 8003f58:	049b      	lsls	r3, r3, #18
 8003f5a:	4013      	ands	r3, r2
 8003f5c:	d1f0      	bne.n	8003f40 <HAL_RCC_OscConfig+0x694>
 8003f5e:	e024      	b.n	8003faa <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f64:	2b01      	cmp	r3, #1
 8003f66:	d101      	bne.n	8003f6c <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8003f68:	2301      	movs	r3, #1
 8003f6a:	e01f      	b.n	8003fac <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8003f6c:	4b11      	ldr	r3, [pc, #68]	; (8003fb4 <HAL_RCC_OscConfig+0x708>)
 8003f6e:	685b      	ldr	r3, [r3, #4]
 8003f70:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8003f72:	4b10      	ldr	r3, [pc, #64]	; (8003fb4 <HAL_RCC_OscConfig+0x708>)
 8003f74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f76:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f78:	697a      	ldr	r2, [r7, #20]
 8003f7a:	23c0      	movs	r3, #192	; 0xc0
 8003f7c:	025b      	lsls	r3, r3, #9
 8003f7e:	401a      	ands	r2, r3
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f84:	429a      	cmp	r2, r3
 8003f86:	d10e      	bne.n	8003fa6 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003f88:	693b      	ldr	r3, [r7, #16]
 8003f8a:	220f      	movs	r2, #15
 8003f8c:	401a      	ands	r2, r3
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f92:	429a      	cmp	r2, r3
 8003f94:	d107      	bne.n	8003fa6 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8003f96:	697a      	ldr	r2, [r7, #20]
 8003f98:	23f0      	movs	r3, #240	; 0xf0
 8003f9a:	039b      	lsls	r3, r3, #14
 8003f9c:	401a      	ands	r2, r3
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003fa2:	429a      	cmp	r2, r3
 8003fa4:	d001      	beq.n	8003faa <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e000      	b.n	8003fac <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8003faa:	2300      	movs	r3, #0
}
 8003fac:	0018      	movs	r0, r3
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	b008      	add	sp, #32
 8003fb2:	bd80      	pop	{r7, pc}
 8003fb4:	40021000 	.word	0x40021000

08003fb8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b084      	sub	sp, #16
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
 8003fc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d101      	bne.n	8003fcc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003fc8:	2301      	movs	r3, #1
 8003fca:	e0bf      	b.n	800414c <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003fcc:	4b61      	ldr	r3, [pc, #388]	; (8004154 <HAL_RCC_ClockConfig+0x19c>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	2201      	movs	r2, #1
 8003fd2:	4013      	ands	r3, r2
 8003fd4:	683a      	ldr	r2, [r7, #0]
 8003fd6:	429a      	cmp	r2, r3
 8003fd8:	d911      	bls.n	8003ffe <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fda:	4b5e      	ldr	r3, [pc, #376]	; (8004154 <HAL_RCC_ClockConfig+0x19c>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	2201      	movs	r2, #1
 8003fe0:	4393      	bics	r3, r2
 8003fe2:	0019      	movs	r1, r3
 8003fe4:	4b5b      	ldr	r3, [pc, #364]	; (8004154 <HAL_RCC_ClockConfig+0x19c>)
 8003fe6:	683a      	ldr	r2, [r7, #0]
 8003fe8:	430a      	orrs	r2, r1
 8003fea:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fec:	4b59      	ldr	r3, [pc, #356]	; (8004154 <HAL_RCC_ClockConfig+0x19c>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	2201      	movs	r2, #1
 8003ff2:	4013      	ands	r3, r2
 8003ff4:	683a      	ldr	r2, [r7, #0]
 8003ff6:	429a      	cmp	r2, r3
 8003ff8:	d001      	beq.n	8003ffe <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	e0a6      	b.n	800414c <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	2202      	movs	r2, #2
 8004004:	4013      	ands	r3, r2
 8004006:	d015      	beq.n	8004034 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	2204      	movs	r2, #4
 800400e:	4013      	ands	r3, r2
 8004010:	d006      	beq.n	8004020 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004012:	4b51      	ldr	r3, [pc, #324]	; (8004158 <HAL_RCC_ClockConfig+0x1a0>)
 8004014:	685a      	ldr	r2, [r3, #4]
 8004016:	4b50      	ldr	r3, [pc, #320]	; (8004158 <HAL_RCC_ClockConfig+0x1a0>)
 8004018:	21e0      	movs	r1, #224	; 0xe0
 800401a:	00c9      	lsls	r1, r1, #3
 800401c:	430a      	orrs	r2, r1
 800401e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004020:	4b4d      	ldr	r3, [pc, #308]	; (8004158 <HAL_RCC_ClockConfig+0x1a0>)
 8004022:	685b      	ldr	r3, [r3, #4]
 8004024:	22f0      	movs	r2, #240	; 0xf0
 8004026:	4393      	bics	r3, r2
 8004028:	0019      	movs	r1, r3
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	689a      	ldr	r2, [r3, #8]
 800402e:	4b4a      	ldr	r3, [pc, #296]	; (8004158 <HAL_RCC_ClockConfig+0x1a0>)
 8004030:	430a      	orrs	r2, r1
 8004032:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	2201      	movs	r2, #1
 800403a:	4013      	ands	r3, r2
 800403c:	d04c      	beq.n	80040d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	685b      	ldr	r3, [r3, #4]
 8004042:	2b01      	cmp	r3, #1
 8004044:	d107      	bne.n	8004056 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004046:	4b44      	ldr	r3, [pc, #272]	; (8004158 <HAL_RCC_ClockConfig+0x1a0>)
 8004048:	681a      	ldr	r2, [r3, #0]
 800404a:	2380      	movs	r3, #128	; 0x80
 800404c:	029b      	lsls	r3, r3, #10
 800404e:	4013      	ands	r3, r2
 8004050:	d120      	bne.n	8004094 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8004052:	2301      	movs	r3, #1
 8004054:	e07a      	b.n	800414c <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	685b      	ldr	r3, [r3, #4]
 800405a:	2b02      	cmp	r3, #2
 800405c:	d107      	bne.n	800406e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800405e:	4b3e      	ldr	r3, [pc, #248]	; (8004158 <HAL_RCC_ClockConfig+0x1a0>)
 8004060:	681a      	ldr	r2, [r3, #0]
 8004062:	2380      	movs	r3, #128	; 0x80
 8004064:	049b      	lsls	r3, r3, #18
 8004066:	4013      	ands	r3, r2
 8004068:	d114      	bne.n	8004094 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800406a:	2301      	movs	r3, #1
 800406c:	e06e      	b.n	800414c <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	2b03      	cmp	r3, #3
 8004074:	d107      	bne.n	8004086 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8004076:	4b38      	ldr	r3, [pc, #224]	; (8004158 <HAL_RCC_ClockConfig+0x1a0>)
 8004078:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800407a:	2380      	movs	r3, #128	; 0x80
 800407c:	025b      	lsls	r3, r3, #9
 800407e:	4013      	ands	r3, r2
 8004080:	d108      	bne.n	8004094 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8004082:	2301      	movs	r3, #1
 8004084:	e062      	b.n	800414c <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004086:	4b34      	ldr	r3, [pc, #208]	; (8004158 <HAL_RCC_ClockConfig+0x1a0>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	2202      	movs	r2, #2
 800408c:	4013      	ands	r3, r2
 800408e:	d101      	bne.n	8004094 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8004090:	2301      	movs	r3, #1
 8004092:	e05b      	b.n	800414c <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004094:	4b30      	ldr	r3, [pc, #192]	; (8004158 <HAL_RCC_ClockConfig+0x1a0>)
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	2203      	movs	r2, #3
 800409a:	4393      	bics	r3, r2
 800409c:	0019      	movs	r1, r3
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	685a      	ldr	r2, [r3, #4]
 80040a2:	4b2d      	ldr	r3, [pc, #180]	; (8004158 <HAL_RCC_ClockConfig+0x1a0>)
 80040a4:	430a      	orrs	r2, r1
 80040a6:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80040a8:	f7fe fc56 	bl	8002958 <HAL_GetTick>
 80040ac:	0003      	movs	r3, r0
 80040ae:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040b0:	e009      	b.n	80040c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040b2:	f7fe fc51 	bl	8002958 <HAL_GetTick>
 80040b6:	0002      	movs	r2, r0
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	1ad3      	subs	r3, r2, r3
 80040bc:	4a27      	ldr	r2, [pc, #156]	; (800415c <HAL_RCC_ClockConfig+0x1a4>)
 80040be:	4293      	cmp	r3, r2
 80040c0:	d901      	bls.n	80040c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80040c2:	2303      	movs	r3, #3
 80040c4:	e042      	b.n	800414c <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040c6:	4b24      	ldr	r3, [pc, #144]	; (8004158 <HAL_RCC_ClockConfig+0x1a0>)
 80040c8:	685b      	ldr	r3, [r3, #4]
 80040ca:	220c      	movs	r2, #12
 80040cc:	401a      	ands	r2, r3
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	685b      	ldr	r3, [r3, #4]
 80040d2:	009b      	lsls	r3, r3, #2
 80040d4:	429a      	cmp	r2, r3
 80040d6:	d1ec      	bne.n	80040b2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80040d8:	4b1e      	ldr	r3, [pc, #120]	; (8004154 <HAL_RCC_ClockConfig+0x19c>)
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	2201      	movs	r2, #1
 80040de:	4013      	ands	r3, r2
 80040e0:	683a      	ldr	r2, [r7, #0]
 80040e2:	429a      	cmp	r2, r3
 80040e4:	d211      	bcs.n	800410a <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040e6:	4b1b      	ldr	r3, [pc, #108]	; (8004154 <HAL_RCC_ClockConfig+0x19c>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	2201      	movs	r2, #1
 80040ec:	4393      	bics	r3, r2
 80040ee:	0019      	movs	r1, r3
 80040f0:	4b18      	ldr	r3, [pc, #96]	; (8004154 <HAL_RCC_ClockConfig+0x19c>)
 80040f2:	683a      	ldr	r2, [r7, #0]
 80040f4:	430a      	orrs	r2, r1
 80040f6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80040f8:	4b16      	ldr	r3, [pc, #88]	; (8004154 <HAL_RCC_ClockConfig+0x19c>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	2201      	movs	r2, #1
 80040fe:	4013      	ands	r3, r2
 8004100:	683a      	ldr	r2, [r7, #0]
 8004102:	429a      	cmp	r2, r3
 8004104:	d001      	beq.n	800410a <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8004106:	2301      	movs	r3, #1
 8004108:	e020      	b.n	800414c <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	2204      	movs	r2, #4
 8004110:	4013      	ands	r3, r2
 8004112:	d009      	beq.n	8004128 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004114:	4b10      	ldr	r3, [pc, #64]	; (8004158 <HAL_RCC_ClockConfig+0x1a0>)
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	4a11      	ldr	r2, [pc, #68]	; (8004160 <HAL_RCC_ClockConfig+0x1a8>)
 800411a:	4013      	ands	r3, r2
 800411c:	0019      	movs	r1, r3
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	68da      	ldr	r2, [r3, #12]
 8004122:	4b0d      	ldr	r3, [pc, #52]	; (8004158 <HAL_RCC_ClockConfig+0x1a0>)
 8004124:	430a      	orrs	r2, r1
 8004126:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004128:	f000 f820 	bl	800416c <HAL_RCC_GetSysClockFreq>
 800412c:	0001      	movs	r1, r0
 800412e:	4b0a      	ldr	r3, [pc, #40]	; (8004158 <HAL_RCC_ClockConfig+0x1a0>)
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	091b      	lsrs	r3, r3, #4
 8004134:	220f      	movs	r2, #15
 8004136:	4013      	ands	r3, r2
 8004138:	4a0a      	ldr	r2, [pc, #40]	; (8004164 <HAL_RCC_ClockConfig+0x1ac>)
 800413a:	5cd3      	ldrb	r3, [r2, r3]
 800413c:	000a      	movs	r2, r1
 800413e:	40da      	lsrs	r2, r3
 8004140:	4b09      	ldr	r3, [pc, #36]	; (8004168 <HAL_RCC_ClockConfig+0x1b0>)
 8004142:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8004144:	2000      	movs	r0, #0
 8004146:	f7fe fbc1 	bl	80028cc <HAL_InitTick>
  
  return HAL_OK;
 800414a:	2300      	movs	r3, #0
}
 800414c:	0018      	movs	r0, r3
 800414e:	46bd      	mov	sp, r7
 8004150:	b004      	add	sp, #16
 8004152:	bd80      	pop	{r7, pc}
 8004154:	40022000 	.word	0x40022000
 8004158:	40021000 	.word	0x40021000
 800415c:	00001388 	.word	0x00001388
 8004160:	fffff8ff 	.word	0xfffff8ff
 8004164:	080052dc 	.word	0x080052dc
 8004168:	20000000 	.word	0x20000000

0800416c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800416c:	b590      	push	{r4, r7, lr}
 800416e:	b08f      	sub	sp, #60	; 0x3c
 8004170:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8004172:	2314      	movs	r3, #20
 8004174:	18fb      	adds	r3, r7, r3
 8004176:	4a38      	ldr	r2, [pc, #224]	; (8004258 <HAL_RCC_GetSysClockFreq+0xec>)
 8004178:	ca13      	ldmia	r2!, {r0, r1, r4}
 800417a:	c313      	stmia	r3!, {r0, r1, r4}
 800417c:	6812      	ldr	r2, [r2, #0]
 800417e:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8004180:	1d3b      	adds	r3, r7, #4
 8004182:	4a36      	ldr	r2, [pc, #216]	; (800425c <HAL_RCC_GetSysClockFreq+0xf0>)
 8004184:	ca13      	ldmia	r2!, {r0, r1, r4}
 8004186:	c313      	stmia	r3!, {r0, r1, r4}
 8004188:	6812      	ldr	r2, [r2, #0]
 800418a:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800418c:	2300      	movs	r3, #0
 800418e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004190:	2300      	movs	r3, #0
 8004192:	62bb      	str	r3, [r7, #40]	; 0x28
 8004194:	2300      	movs	r3, #0
 8004196:	637b      	str	r3, [r7, #52]	; 0x34
 8004198:	2300      	movs	r3, #0
 800419a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 800419c:	2300      	movs	r3, #0
 800419e:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80041a0:	4b2f      	ldr	r3, [pc, #188]	; (8004260 <HAL_RCC_GetSysClockFreq+0xf4>)
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80041a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041a8:	220c      	movs	r2, #12
 80041aa:	4013      	ands	r3, r2
 80041ac:	2b0c      	cmp	r3, #12
 80041ae:	d047      	beq.n	8004240 <HAL_RCC_GetSysClockFreq+0xd4>
 80041b0:	d849      	bhi.n	8004246 <HAL_RCC_GetSysClockFreq+0xda>
 80041b2:	2b04      	cmp	r3, #4
 80041b4:	d002      	beq.n	80041bc <HAL_RCC_GetSysClockFreq+0x50>
 80041b6:	2b08      	cmp	r3, #8
 80041b8:	d003      	beq.n	80041c2 <HAL_RCC_GetSysClockFreq+0x56>
 80041ba:	e044      	b.n	8004246 <HAL_RCC_GetSysClockFreq+0xda>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80041bc:	4b29      	ldr	r3, [pc, #164]	; (8004264 <HAL_RCC_GetSysClockFreq+0xf8>)
 80041be:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80041c0:	e044      	b.n	800424c <HAL_RCC_GetSysClockFreq+0xe0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80041c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041c4:	0c9b      	lsrs	r3, r3, #18
 80041c6:	220f      	movs	r2, #15
 80041c8:	4013      	ands	r3, r2
 80041ca:	2214      	movs	r2, #20
 80041cc:	18ba      	adds	r2, r7, r2
 80041ce:	5cd3      	ldrb	r3, [r2, r3]
 80041d0:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80041d2:	4b23      	ldr	r3, [pc, #140]	; (8004260 <HAL_RCC_GetSysClockFreq+0xf4>)
 80041d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041d6:	220f      	movs	r2, #15
 80041d8:	4013      	ands	r3, r2
 80041da:	1d3a      	adds	r2, r7, #4
 80041dc:	5cd3      	ldrb	r3, [r2, r3]
 80041de:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80041e0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80041e2:	23c0      	movs	r3, #192	; 0xc0
 80041e4:	025b      	lsls	r3, r3, #9
 80041e6:	401a      	ands	r2, r3
 80041e8:	2380      	movs	r3, #128	; 0x80
 80041ea:	025b      	lsls	r3, r3, #9
 80041ec:	429a      	cmp	r2, r3
 80041ee:	d109      	bne.n	8004204 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80041f0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80041f2:	481c      	ldr	r0, [pc, #112]	; (8004264 <HAL_RCC_GetSysClockFreq+0xf8>)
 80041f4:	f7fb ff88 	bl	8000108 <__udivsi3>
 80041f8:	0003      	movs	r3, r0
 80041fa:	001a      	movs	r2, r3
 80041fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041fe:	4353      	muls	r3, r2
 8004200:	637b      	str	r3, [r7, #52]	; 0x34
 8004202:	e01a      	b.n	800423a <HAL_RCC_GetSysClockFreq+0xce>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8004204:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004206:	23c0      	movs	r3, #192	; 0xc0
 8004208:	025b      	lsls	r3, r3, #9
 800420a:	401a      	ands	r2, r3
 800420c:	23c0      	movs	r3, #192	; 0xc0
 800420e:	025b      	lsls	r3, r3, #9
 8004210:	429a      	cmp	r2, r3
 8004212:	d109      	bne.n	8004228 <HAL_RCC_GetSysClockFreq+0xbc>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004214:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004216:	4814      	ldr	r0, [pc, #80]	; (8004268 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004218:	f7fb ff76 	bl	8000108 <__udivsi3>
 800421c:	0003      	movs	r3, r0
 800421e:	001a      	movs	r2, r3
 8004220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004222:	4353      	muls	r3, r2
 8004224:	637b      	str	r3, [r7, #52]	; 0x34
 8004226:	e008      	b.n	800423a <HAL_RCC_GetSysClockFreq+0xce>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004228:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800422a:	480e      	ldr	r0, [pc, #56]	; (8004264 <HAL_RCC_GetSysClockFreq+0xf8>)
 800422c:	f7fb ff6c 	bl	8000108 <__udivsi3>
 8004230:	0003      	movs	r3, r0
 8004232:	001a      	movs	r2, r3
 8004234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004236:	4353      	muls	r3, r2
 8004238:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 800423a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800423c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800423e:	e005      	b.n	800424c <HAL_RCC_GetSysClockFreq+0xe0>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8004240:	4b09      	ldr	r3, [pc, #36]	; (8004268 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004242:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004244:	e002      	b.n	800424c <HAL_RCC_GetSysClockFreq+0xe0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004246:	4b07      	ldr	r3, [pc, #28]	; (8004264 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004248:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800424a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800424c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800424e:	0018      	movs	r0, r3
 8004250:	46bd      	mov	sp, r7
 8004252:	b00f      	add	sp, #60	; 0x3c
 8004254:	bd90      	pop	{r4, r7, pc}
 8004256:	46c0      	nop			; (mov r8, r8)
 8004258:	0800527c 	.word	0x0800527c
 800425c:	0800528c 	.word	0x0800528c
 8004260:	40021000 	.word	0x40021000
 8004264:	007a1200 	.word	0x007a1200
 8004268:	02dc6c00 	.word	0x02dc6c00

0800426c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004270:	4b02      	ldr	r3, [pc, #8]	; (800427c <HAL_RCC_GetHCLKFreq+0x10>)
 8004272:	681b      	ldr	r3, [r3, #0]
}
 8004274:	0018      	movs	r0, r3
 8004276:	46bd      	mov	sp, r7
 8004278:	bd80      	pop	{r7, pc}
 800427a:	46c0      	nop			; (mov r8, r8)
 800427c:	20000000 	.word	0x20000000

08004280 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8004284:	f7ff fff2 	bl	800426c <HAL_RCC_GetHCLKFreq>
 8004288:	0001      	movs	r1, r0
 800428a:	4b06      	ldr	r3, [pc, #24]	; (80042a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800428c:	685b      	ldr	r3, [r3, #4]
 800428e:	0a1b      	lsrs	r3, r3, #8
 8004290:	2207      	movs	r2, #7
 8004292:	4013      	ands	r3, r2
 8004294:	4a04      	ldr	r2, [pc, #16]	; (80042a8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004296:	5cd3      	ldrb	r3, [r2, r3]
 8004298:	40d9      	lsrs	r1, r3
 800429a:	000b      	movs	r3, r1
}    
 800429c:	0018      	movs	r0, r3
 800429e:	46bd      	mov	sp, r7
 80042a0:	bd80      	pop	{r7, pc}
 80042a2:	46c0      	nop			; (mov r8, r8)
 80042a4:	40021000 	.word	0x40021000
 80042a8:	080052ec 	.word	0x080052ec

080042ac <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b086      	sub	sp, #24
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80042b4:	2300      	movs	r3, #0
 80042b6:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80042b8:	2300      	movs	r3, #0
 80042ba:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681a      	ldr	r2, [r3, #0]
 80042c0:	2380      	movs	r3, #128	; 0x80
 80042c2:	025b      	lsls	r3, r3, #9
 80042c4:	4013      	ands	r3, r2
 80042c6:	d100      	bne.n	80042ca <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80042c8:	e08e      	b.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80042ca:	2017      	movs	r0, #23
 80042cc:	183b      	adds	r3, r7, r0
 80042ce:	2200      	movs	r2, #0
 80042d0:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042d2:	4b67      	ldr	r3, [pc, #412]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80042d4:	69da      	ldr	r2, [r3, #28]
 80042d6:	2380      	movs	r3, #128	; 0x80
 80042d8:	055b      	lsls	r3, r3, #21
 80042da:	4013      	ands	r3, r2
 80042dc:	d110      	bne.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80042de:	4b64      	ldr	r3, [pc, #400]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80042e0:	69da      	ldr	r2, [r3, #28]
 80042e2:	4b63      	ldr	r3, [pc, #396]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80042e4:	2180      	movs	r1, #128	; 0x80
 80042e6:	0549      	lsls	r1, r1, #21
 80042e8:	430a      	orrs	r2, r1
 80042ea:	61da      	str	r2, [r3, #28]
 80042ec:	4b60      	ldr	r3, [pc, #384]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80042ee:	69da      	ldr	r2, [r3, #28]
 80042f0:	2380      	movs	r3, #128	; 0x80
 80042f2:	055b      	lsls	r3, r3, #21
 80042f4:	4013      	ands	r3, r2
 80042f6:	60bb      	str	r3, [r7, #8]
 80042f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042fa:	183b      	adds	r3, r7, r0
 80042fc:	2201      	movs	r2, #1
 80042fe:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004300:	4b5c      	ldr	r3, [pc, #368]	; (8004474 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8004302:	681a      	ldr	r2, [r3, #0]
 8004304:	2380      	movs	r3, #128	; 0x80
 8004306:	005b      	lsls	r3, r3, #1
 8004308:	4013      	ands	r3, r2
 800430a:	d11a      	bne.n	8004342 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800430c:	4b59      	ldr	r3, [pc, #356]	; (8004474 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800430e:	681a      	ldr	r2, [r3, #0]
 8004310:	4b58      	ldr	r3, [pc, #352]	; (8004474 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8004312:	2180      	movs	r1, #128	; 0x80
 8004314:	0049      	lsls	r1, r1, #1
 8004316:	430a      	orrs	r2, r1
 8004318:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800431a:	f7fe fb1d 	bl	8002958 <HAL_GetTick>
 800431e:	0003      	movs	r3, r0
 8004320:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004322:	e008      	b.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004324:	f7fe fb18 	bl	8002958 <HAL_GetTick>
 8004328:	0002      	movs	r2, r0
 800432a:	693b      	ldr	r3, [r7, #16]
 800432c:	1ad3      	subs	r3, r2, r3
 800432e:	2b64      	cmp	r3, #100	; 0x64
 8004330:	d901      	bls.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8004332:	2303      	movs	r3, #3
 8004334:	e097      	b.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004336:	4b4f      	ldr	r3, [pc, #316]	; (8004474 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8004338:	681a      	ldr	r2, [r3, #0]
 800433a:	2380      	movs	r3, #128	; 0x80
 800433c:	005b      	lsls	r3, r3, #1
 800433e:	4013      	ands	r3, r2
 8004340:	d0f0      	beq.n	8004324 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004342:	4b4b      	ldr	r3, [pc, #300]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004344:	6a1a      	ldr	r2, [r3, #32]
 8004346:	23c0      	movs	r3, #192	; 0xc0
 8004348:	009b      	lsls	r3, r3, #2
 800434a:	4013      	ands	r3, r2
 800434c:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d034      	beq.n	80043be <HAL_RCCEx_PeriphCLKConfig+0x112>
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	685a      	ldr	r2, [r3, #4]
 8004358:	23c0      	movs	r3, #192	; 0xc0
 800435a:	009b      	lsls	r3, r3, #2
 800435c:	4013      	ands	r3, r2
 800435e:	68fa      	ldr	r2, [r7, #12]
 8004360:	429a      	cmp	r2, r3
 8004362:	d02c      	beq.n	80043be <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004364:	4b42      	ldr	r3, [pc, #264]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004366:	6a1b      	ldr	r3, [r3, #32]
 8004368:	4a43      	ldr	r2, [pc, #268]	; (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800436a:	4013      	ands	r3, r2
 800436c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800436e:	4b40      	ldr	r3, [pc, #256]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004370:	6a1a      	ldr	r2, [r3, #32]
 8004372:	4b3f      	ldr	r3, [pc, #252]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004374:	2180      	movs	r1, #128	; 0x80
 8004376:	0249      	lsls	r1, r1, #9
 8004378:	430a      	orrs	r2, r1
 800437a:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800437c:	4b3c      	ldr	r3, [pc, #240]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800437e:	6a1a      	ldr	r2, [r3, #32]
 8004380:	4b3b      	ldr	r3, [pc, #236]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004382:	493e      	ldr	r1, [pc, #248]	; (800447c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004384:	400a      	ands	r2, r1
 8004386:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004388:	4b39      	ldr	r3, [pc, #228]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800438a:	68fa      	ldr	r2, [r7, #12]
 800438c:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	2201      	movs	r2, #1
 8004392:	4013      	ands	r3, r2
 8004394:	d013      	beq.n	80043be <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004396:	f7fe fadf 	bl	8002958 <HAL_GetTick>
 800439a:	0003      	movs	r3, r0
 800439c:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800439e:	e009      	b.n	80043b4 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043a0:	f7fe fada 	bl	8002958 <HAL_GetTick>
 80043a4:	0002      	movs	r2, r0
 80043a6:	693b      	ldr	r3, [r7, #16]
 80043a8:	1ad3      	subs	r3, r2, r3
 80043aa:	4a35      	ldr	r2, [pc, #212]	; (8004480 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80043ac:	4293      	cmp	r3, r2
 80043ae:	d901      	bls.n	80043b4 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80043b0:	2303      	movs	r3, #3
 80043b2:	e058      	b.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043b4:	4b2e      	ldr	r3, [pc, #184]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80043b6:	6a1b      	ldr	r3, [r3, #32]
 80043b8:	2202      	movs	r2, #2
 80043ba:	4013      	ands	r3, r2
 80043bc:	d0f0      	beq.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80043be:	4b2c      	ldr	r3, [pc, #176]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80043c0:	6a1b      	ldr	r3, [r3, #32]
 80043c2:	4a2d      	ldr	r2, [pc, #180]	; (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80043c4:	4013      	ands	r3, r2
 80043c6:	0019      	movs	r1, r3
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	685a      	ldr	r2, [r3, #4]
 80043cc:	4b28      	ldr	r3, [pc, #160]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80043ce:	430a      	orrs	r2, r1
 80043d0:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80043d2:	2317      	movs	r3, #23
 80043d4:	18fb      	adds	r3, r7, r3
 80043d6:	781b      	ldrb	r3, [r3, #0]
 80043d8:	2b01      	cmp	r3, #1
 80043da:	d105      	bne.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043dc:	4b24      	ldr	r3, [pc, #144]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80043de:	69da      	ldr	r2, [r3, #28]
 80043e0:	4b23      	ldr	r3, [pc, #140]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80043e2:	4928      	ldr	r1, [pc, #160]	; (8004484 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80043e4:	400a      	ands	r2, r1
 80043e6:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	2201      	movs	r2, #1
 80043ee:	4013      	ands	r3, r2
 80043f0:	d009      	beq.n	8004406 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80043f2:	4b1f      	ldr	r3, [pc, #124]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80043f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043f6:	2203      	movs	r2, #3
 80043f8:	4393      	bics	r3, r2
 80043fa:	0019      	movs	r1, r3
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	689a      	ldr	r2, [r3, #8]
 8004400:	4b1b      	ldr	r3, [pc, #108]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004402:	430a      	orrs	r2, r1
 8004404:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	2220      	movs	r2, #32
 800440c:	4013      	ands	r3, r2
 800440e:	d009      	beq.n	8004424 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004410:	4b17      	ldr	r3, [pc, #92]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004412:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004414:	2210      	movs	r2, #16
 8004416:	4393      	bics	r3, r2
 8004418:	0019      	movs	r1, r3
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	68da      	ldr	r2, [r3, #12]
 800441e:	4b14      	ldr	r3, [pc, #80]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004420:	430a      	orrs	r2, r1
 8004422:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681a      	ldr	r2, [r3, #0]
 8004428:	2380      	movs	r3, #128	; 0x80
 800442a:	029b      	lsls	r3, r3, #10
 800442c:	4013      	ands	r3, r2
 800442e:	d009      	beq.n	8004444 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004430:	4b0f      	ldr	r3, [pc, #60]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004432:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004434:	2280      	movs	r2, #128	; 0x80
 8004436:	4393      	bics	r3, r2
 8004438:	0019      	movs	r1, r3
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	695a      	ldr	r2, [r3, #20]
 800443e:	4b0c      	ldr	r3, [pc, #48]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004440:	430a      	orrs	r2, r1
 8004442:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681a      	ldr	r2, [r3, #0]
 8004448:	2380      	movs	r3, #128	; 0x80
 800444a:	00db      	lsls	r3, r3, #3
 800444c:	4013      	ands	r3, r2
 800444e:	d009      	beq.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004450:	4b07      	ldr	r3, [pc, #28]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004452:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004454:	2240      	movs	r2, #64	; 0x40
 8004456:	4393      	bics	r3, r2
 8004458:	0019      	movs	r1, r3
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	691a      	ldr	r2, [r3, #16]
 800445e:	4b04      	ldr	r3, [pc, #16]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004460:	430a      	orrs	r2, r1
 8004462:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8004464:	2300      	movs	r3, #0
}
 8004466:	0018      	movs	r0, r3
 8004468:	46bd      	mov	sp, r7
 800446a:	b006      	add	sp, #24
 800446c:	bd80      	pop	{r7, pc}
 800446e:	46c0      	nop			; (mov r8, r8)
 8004470:	40021000 	.word	0x40021000
 8004474:	40007000 	.word	0x40007000
 8004478:	fffffcff 	.word	0xfffffcff
 800447c:	fffeffff 	.word	0xfffeffff
 8004480:	00001388 	.word	0x00001388
 8004484:	efffffff 	.word	0xefffffff

08004488 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b084      	sub	sp, #16
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d101      	bne.n	800449a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004496:	2301      	movs	r3, #1
 8004498:	e0a8      	b.n	80045ec <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d109      	bne.n	80044b6 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	685a      	ldr	r2, [r3, #4]
 80044a6:	2382      	movs	r3, #130	; 0x82
 80044a8:	005b      	lsls	r3, r3, #1
 80044aa:	429a      	cmp	r2, r3
 80044ac:	d009      	beq.n	80044c2 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2200      	movs	r2, #0
 80044b2:	61da      	str	r2, [r3, #28]
 80044b4:	e005      	b.n	80044c2 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2200      	movs	r2, #0
 80044ba:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2200      	movs	r2, #0
 80044c0:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2200      	movs	r2, #0
 80044c6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	225d      	movs	r2, #93	; 0x5d
 80044cc:	5c9b      	ldrb	r3, [r3, r2]
 80044ce:	b2db      	uxtb	r3, r3
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d107      	bne.n	80044e4 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	225c      	movs	r2, #92	; 0x5c
 80044d8:	2100      	movs	r1, #0
 80044da:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	0018      	movs	r0, r3
 80044e0:	f7fe f8ae 	bl	8002640 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	225d      	movs	r2, #93	; 0x5d
 80044e8:	2102      	movs	r1, #2
 80044ea:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	681a      	ldr	r2, [r3, #0]
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	2140      	movs	r1, #64	; 0x40
 80044f8:	438a      	bics	r2, r1
 80044fa:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	68da      	ldr	r2, [r3, #12]
 8004500:	23e0      	movs	r3, #224	; 0xe0
 8004502:	00db      	lsls	r3, r3, #3
 8004504:	429a      	cmp	r2, r3
 8004506:	d902      	bls.n	800450e <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004508:	2300      	movs	r3, #0
 800450a:	60fb      	str	r3, [r7, #12]
 800450c:	e002      	b.n	8004514 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800450e:	2380      	movs	r3, #128	; 0x80
 8004510:	015b      	lsls	r3, r3, #5
 8004512:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	68da      	ldr	r2, [r3, #12]
 8004518:	23f0      	movs	r3, #240	; 0xf0
 800451a:	011b      	lsls	r3, r3, #4
 800451c:	429a      	cmp	r2, r3
 800451e:	d008      	beq.n	8004532 <HAL_SPI_Init+0xaa>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	68da      	ldr	r2, [r3, #12]
 8004524:	23e0      	movs	r3, #224	; 0xe0
 8004526:	00db      	lsls	r3, r3, #3
 8004528:	429a      	cmp	r2, r3
 800452a:	d002      	beq.n	8004532 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2200      	movs	r2, #0
 8004530:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	685a      	ldr	r2, [r3, #4]
 8004536:	2382      	movs	r3, #130	; 0x82
 8004538:	005b      	lsls	r3, r3, #1
 800453a:	401a      	ands	r2, r3
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6899      	ldr	r1, [r3, #8]
 8004540:	2384      	movs	r3, #132	; 0x84
 8004542:	021b      	lsls	r3, r3, #8
 8004544:	400b      	ands	r3, r1
 8004546:	431a      	orrs	r2, r3
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	691b      	ldr	r3, [r3, #16]
 800454c:	2102      	movs	r1, #2
 800454e:	400b      	ands	r3, r1
 8004550:	431a      	orrs	r2, r3
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	695b      	ldr	r3, [r3, #20]
 8004556:	2101      	movs	r1, #1
 8004558:	400b      	ands	r3, r1
 800455a:	431a      	orrs	r2, r3
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6999      	ldr	r1, [r3, #24]
 8004560:	2380      	movs	r3, #128	; 0x80
 8004562:	009b      	lsls	r3, r3, #2
 8004564:	400b      	ands	r3, r1
 8004566:	431a      	orrs	r2, r3
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	69db      	ldr	r3, [r3, #28]
 800456c:	2138      	movs	r1, #56	; 0x38
 800456e:	400b      	ands	r3, r1
 8004570:	431a      	orrs	r2, r3
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6a1b      	ldr	r3, [r3, #32]
 8004576:	2180      	movs	r1, #128	; 0x80
 8004578:	400b      	ands	r3, r1
 800457a:	431a      	orrs	r2, r3
 800457c:	0011      	movs	r1, r2
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004582:	2380      	movs	r3, #128	; 0x80
 8004584:	019b      	lsls	r3, r3, #6
 8004586:	401a      	ands	r2, r3
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	430a      	orrs	r2, r1
 800458e:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	699b      	ldr	r3, [r3, #24]
 8004594:	0c1b      	lsrs	r3, r3, #16
 8004596:	2204      	movs	r2, #4
 8004598:	401a      	ands	r2, r3
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800459e:	2110      	movs	r1, #16
 80045a0:	400b      	ands	r3, r1
 80045a2:	431a      	orrs	r2, r3
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045a8:	2108      	movs	r1, #8
 80045aa:	400b      	ands	r3, r1
 80045ac:	431a      	orrs	r2, r3
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	68d9      	ldr	r1, [r3, #12]
 80045b2:	23f0      	movs	r3, #240	; 0xf0
 80045b4:	011b      	lsls	r3, r3, #4
 80045b6:	400b      	ands	r3, r1
 80045b8:	431a      	orrs	r2, r3
 80045ba:	0011      	movs	r1, r2
 80045bc:	68fa      	ldr	r2, [r7, #12]
 80045be:	2380      	movs	r3, #128	; 0x80
 80045c0:	015b      	lsls	r3, r3, #5
 80045c2:	401a      	ands	r2, r3
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	430a      	orrs	r2, r1
 80045ca:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	69da      	ldr	r2, [r3, #28]
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	4907      	ldr	r1, [pc, #28]	; (80045f4 <HAL_SPI_Init+0x16c>)
 80045d8:	400a      	ands	r2, r1
 80045da:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2200      	movs	r2, #0
 80045e0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	225d      	movs	r2, #93	; 0x5d
 80045e6:	2101      	movs	r1, #1
 80045e8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80045ea:	2300      	movs	r3, #0
}
 80045ec:	0018      	movs	r0, r3
 80045ee:	46bd      	mov	sp, r7
 80045f0:	b004      	add	sp, #16
 80045f2:	bd80      	pop	{r7, pc}
 80045f4:	fffff7ff 	.word	0xfffff7ff

080045f8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b082      	sub	sp, #8
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d101      	bne.n	800460a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004606:	2301      	movs	r3, #1
 8004608:	e044      	b.n	8004694 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800460e:	2b00      	cmp	r3, #0
 8004610:	d107      	bne.n	8004622 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2274      	movs	r2, #116	; 0x74
 8004616:	2100      	movs	r1, #0
 8004618:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	0018      	movs	r0, r3
 800461e:	f7fe f85b 	bl	80026d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2224      	movs	r2, #36	; 0x24
 8004626:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	681a      	ldr	r2, [r3, #0]
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	2101      	movs	r1, #1
 8004634:	438a      	bics	r2, r1
 8004636:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	0018      	movs	r0, r3
 800463c:	f000 f9ca 	bl	80049d4 <UART_SetConfig>
 8004640:	0003      	movs	r3, r0
 8004642:	2b01      	cmp	r3, #1
 8004644:	d101      	bne.n	800464a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8004646:	2301      	movs	r3, #1
 8004648:	e024      	b.n	8004694 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800464e:	2b00      	cmp	r3, #0
 8004650:	d003      	beq.n	800465a <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	0018      	movs	r0, r3
 8004656:	f000 fafd 	bl	8004c54 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	685a      	ldr	r2, [r3, #4]
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	490d      	ldr	r1, [pc, #52]	; (800469c <HAL_UART_Init+0xa4>)
 8004666:	400a      	ands	r2, r1
 8004668:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	689a      	ldr	r2, [r3, #8]
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	212a      	movs	r1, #42	; 0x2a
 8004676:	438a      	bics	r2, r1
 8004678:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	681a      	ldr	r2, [r3, #0]
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	2101      	movs	r1, #1
 8004686:	430a      	orrs	r2, r1
 8004688:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	0018      	movs	r0, r3
 800468e:	f000 fb95 	bl	8004dbc <UART_CheckIdleState>
 8004692:	0003      	movs	r3, r0
}
 8004694:	0018      	movs	r0, r3
 8004696:	46bd      	mov	sp, r7
 8004698:	b002      	add	sp, #8
 800469a:	bd80      	pop	{r7, pc}
 800469c:	ffffb7ff 	.word	0xffffb7ff

080046a0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b08a      	sub	sp, #40	; 0x28
 80046a4:	af02      	add	r7, sp, #8
 80046a6:	60f8      	str	r0, [r7, #12]
 80046a8:	60b9      	str	r1, [r7, #8]
 80046aa:	603b      	str	r3, [r7, #0]
 80046ac:	1dbb      	adds	r3, r7, #6
 80046ae:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80046b4:	2b20      	cmp	r3, #32
 80046b6:	d000      	beq.n	80046ba <HAL_UART_Transmit+0x1a>
 80046b8:	e096      	b.n	80047e8 <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 80046ba:	68bb      	ldr	r3, [r7, #8]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d003      	beq.n	80046c8 <HAL_UART_Transmit+0x28>
 80046c0:	1dbb      	adds	r3, r7, #6
 80046c2:	881b      	ldrh	r3, [r3, #0]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d101      	bne.n	80046cc <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80046c8:	2301      	movs	r3, #1
 80046ca:	e08e      	b.n	80047ea <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	689a      	ldr	r2, [r3, #8]
 80046d0:	2380      	movs	r3, #128	; 0x80
 80046d2:	015b      	lsls	r3, r3, #5
 80046d4:	429a      	cmp	r2, r3
 80046d6:	d109      	bne.n	80046ec <HAL_UART_Transmit+0x4c>
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	691b      	ldr	r3, [r3, #16]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d105      	bne.n	80046ec <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	2201      	movs	r2, #1
 80046e4:	4013      	ands	r3, r2
 80046e6:	d001      	beq.n	80046ec <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80046e8:	2301      	movs	r3, #1
 80046ea:	e07e      	b.n	80047ea <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	2274      	movs	r2, #116	; 0x74
 80046f0:	5c9b      	ldrb	r3, [r3, r2]
 80046f2:	2b01      	cmp	r3, #1
 80046f4:	d101      	bne.n	80046fa <HAL_UART_Transmit+0x5a>
 80046f6:	2302      	movs	r3, #2
 80046f8:	e077      	b.n	80047ea <HAL_UART_Transmit+0x14a>
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	2274      	movs	r2, #116	; 0x74
 80046fe:	2101      	movs	r1, #1
 8004700:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	2280      	movs	r2, #128	; 0x80
 8004706:	2100      	movs	r1, #0
 8004708:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	2221      	movs	r2, #33	; 0x21
 800470e:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004710:	f7fe f922 	bl	8002958 <HAL_GetTick>
 8004714:	0003      	movs	r3, r0
 8004716:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	1dba      	adds	r2, r7, #6
 800471c:	2150      	movs	r1, #80	; 0x50
 800471e:	8812      	ldrh	r2, [r2, #0]
 8004720:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	1dba      	adds	r2, r7, #6
 8004726:	2152      	movs	r1, #82	; 0x52
 8004728:	8812      	ldrh	r2, [r2, #0]
 800472a:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	689a      	ldr	r2, [r3, #8]
 8004730:	2380      	movs	r3, #128	; 0x80
 8004732:	015b      	lsls	r3, r3, #5
 8004734:	429a      	cmp	r2, r3
 8004736:	d108      	bne.n	800474a <HAL_UART_Transmit+0xaa>
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	691b      	ldr	r3, [r3, #16]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d104      	bne.n	800474a <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8004740:	2300      	movs	r3, #0
 8004742:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004744:	68bb      	ldr	r3, [r7, #8]
 8004746:	61bb      	str	r3, [r7, #24]
 8004748:	e003      	b.n	8004752 <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 800474a:	68bb      	ldr	r3, [r7, #8]
 800474c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800474e:	2300      	movs	r3, #0
 8004750:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	2274      	movs	r2, #116	; 0x74
 8004756:	2100      	movs	r1, #0
 8004758:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 800475a:	e02d      	b.n	80047b8 <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800475c:	697a      	ldr	r2, [r7, #20]
 800475e:	68f8      	ldr	r0, [r7, #12]
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	9300      	str	r3, [sp, #0]
 8004764:	0013      	movs	r3, r2
 8004766:	2200      	movs	r2, #0
 8004768:	2180      	movs	r1, #128	; 0x80
 800476a:	f000 fb6f 	bl	8004e4c <UART_WaitOnFlagUntilTimeout>
 800476e:	1e03      	subs	r3, r0, #0
 8004770:	d001      	beq.n	8004776 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8004772:	2303      	movs	r3, #3
 8004774:	e039      	b.n	80047ea <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 8004776:	69fb      	ldr	r3, [r7, #28]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d10b      	bne.n	8004794 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800477c:	69bb      	ldr	r3, [r7, #24]
 800477e:	881a      	ldrh	r2, [r3, #0]
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	05d2      	lsls	r2, r2, #23
 8004786:	0dd2      	lsrs	r2, r2, #23
 8004788:	b292      	uxth	r2, r2
 800478a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800478c:	69bb      	ldr	r3, [r7, #24]
 800478e:	3302      	adds	r3, #2
 8004790:	61bb      	str	r3, [r7, #24]
 8004792:	e008      	b.n	80047a6 <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004794:	69fb      	ldr	r3, [r7, #28]
 8004796:	781a      	ldrb	r2, [r3, #0]
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	b292      	uxth	r2, r2
 800479e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80047a0:	69fb      	ldr	r3, [r7, #28]
 80047a2:	3301      	adds	r3, #1
 80047a4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	2252      	movs	r2, #82	; 0x52
 80047aa:	5a9b      	ldrh	r3, [r3, r2]
 80047ac:	b29b      	uxth	r3, r3
 80047ae:	3b01      	subs	r3, #1
 80047b0:	b299      	uxth	r1, r3
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	2252      	movs	r2, #82	; 0x52
 80047b6:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	2252      	movs	r2, #82	; 0x52
 80047bc:	5a9b      	ldrh	r3, [r3, r2]
 80047be:	b29b      	uxth	r3, r3
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d1cb      	bne.n	800475c <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80047c4:	697a      	ldr	r2, [r7, #20]
 80047c6:	68f8      	ldr	r0, [r7, #12]
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	9300      	str	r3, [sp, #0]
 80047cc:	0013      	movs	r3, r2
 80047ce:	2200      	movs	r2, #0
 80047d0:	2140      	movs	r1, #64	; 0x40
 80047d2:	f000 fb3b 	bl	8004e4c <UART_WaitOnFlagUntilTimeout>
 80047d6:	1e03      	subs	r3, r0, #0
 80047d8:	d001      	beq.n	80047de <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 80047da:	2303      	movs	r3, #3
 80047dc:	e005      	b.n	80047ea <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	2220      	movs	r2, #32
 80047e2:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80047e4:	2300      	movs	r3, #0
 80047e6:	e000      	b.n	80047ea <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80047e8:	2302      	movs	r3, #2
  }
}
 80047ea:	0018      	movs	r0, r3
 80047ec:	46bd      	mov	sp, r7
 80047ee:	b008      	add	sp, #32
 80047f0:	bd80      	pop	{r7, pc}
	...

080047f4 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b08a      	sub	sp, #40	; 0x28
 80047f8:	af02      	add	r7, sp, #8
 80047fa:	60f8      	str	r0, [r7, #12]
 80047fc:	60b9      	str	r1, [r7, #8]
 80047fe:	603b      	str	r3, [r7, #0]
 8004800:	1dbb      	adds	r3, r7, #6
 8004802:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004808:	2b20      	cmp	r3, #32
 800480a:	d000      	beq.n	800480e <HAL_UART_Receive+0x1a>
 800480c:	e0da      	b.n	80049c4 <HAL_UART_Receive+0x1d0>
  {
    if ((pData == NULL) || (Size == 0U))
 800480e:	68bb      	ldr	r3, [r7, #8]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d003      	beq.n	800481c <HAL_UART_Receive+0x28>
 8004814:	1dbb      	adds	r3, r7, #6
 8004816:	881b      	ldrh	r3, [r3, #0]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d101      	bne.n	8004820 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800481c:	2301      	movs	r3, #1
 800481e:	e0d2      	b.n	80049c6 <HAL_UART_Receive+0x1d2>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	689a      	ldr	r2, [r3, #8]
 8004824:	2380      	movs	r3, #128	; 0x80
 8004826:	015b      	lsls	r3, r3, #5
 8004828:	429a      	cmp	r2, r3
 800482a:	d109      	bne.n	8004840 <HAL_UART_Receive+0x4c>
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	691b      	ldr	r3, [r3, #16]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d105      	bne.n	8004840 <HAL_UART_Receive+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004834:	68bb      	ldr	r3, [r7, #8]
 8004836:	2201      	movs	r2, #1
 8004838:	4013      	ands	r3, r2
 800483a:	d001      	beq.n	8004840 <HAL_UART_Receive+0x4c>
      {
        return  HAL_ERROR;
 800483c:	2301      	movs	r3, #1
 800483e:	e0c2      	b.n	80049c6 <HAL_UART_Receive+0x1d2>
      }
    }

    __HAL_LOCK(huart);
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	2274      	movs	r2, #116	; 0x74
 8004844:	5c9b      	ldrb	r3, [r3, r2]
 8004846:	2b01      	cmp	r3, #1
 8004848:	d101      	bne.n	800484e <HAL_UART_Receive+0x5a>
 800484a:	2302      	movs	r3, #2
 800484c:	e0bb      	b.n	80049c6 <HAL_UART_Receive+0x1d2>
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	2274      	movs	r2, #116	; 0x74
 8004852:	2101      	movs	r1, #1
 8004854:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	2280      	movs	r2, #128	; 0x80
 800485a:	2100      	movs	r1, #0
 800485c:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	2222      	movs	r2, #34	; 0x22
 8004862:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	2200      	movs	r2, #0
 8004868:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800486a:	f7fe f875 	bl	8002958 <HAL_GetTick>
 800486e:	0003      	movs	r3, r0
 8004870:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	1dba      	adds	r2, r7, #6
 8004876:	2158      	movs	r1, #88	; 0x58
 8004878:	8812      	ldrh	r2, [r2, #0]
 800487a:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	1dba      	adds	r2, r7, #6
 8004880:	215a      	movs	r1, #90	; 0x5a
 8004882:	8812      	ldrh	r2, [r2, #0]
 8004884:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	689a      	ldr	r2, [r3, #8]
 800488a:	2380      	movs	r3, #128	; 0x80
 800488c:	015b      	lsls	r3, r3, #5
 800488e:	429a      	cmp	r2, r3
 8004890:	d10d      	bne.n	80048ae <HAL_UART_Receive+0xba>
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	691b      	ldr	r3, [r3, #16]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d104      	bne.n	80048a4 <HAL_UART_Receive+0xb0>
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	225c      	movs	r2, #92	; 0x5c
 800489e:	494c      	ldr	r1, [pc, #304]	; (80049d0 <HAL_UART_Receive+0x1dc>)
 80048a0:	5299      	strh	r1, [r3, r2]
 80048a2:	e02e      	b.n	8004902 <HAL_UART_Receive+0x10e>
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	225c      	movs	r2, #92	; 0x5c
 80048a8:	21ff      	movs	r1, #255	; 0xff
 80048aa:	5299      	strh	r1, [r3, r2]
 80048ac:	e029      	b.n	8004902 <HAL_UART_Receive+0x10e>
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	689b      	ldr	r3, [r3, #8]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d10d      	bne.n	80048d2 <HAL_UART_Receive+0xde>
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	691b      	ldr	r3, [r3, #16]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d104      	bne.n	80048c8 <HAL_UART_Receive+0xd4>
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	225c      	movs	r2, #92	; 0x5c
 80048c2:	21ff      	movs	r1, #255	; 0xff
 80048c4:	5299      	strh	r1, [r3, r2]
 80048c6:	e01c      	b.n	8004902 <HAL_UART_Receive+0x10e>
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	225c      	movs	r2, #92	; 0x5c
 80048cc:	217f      	movs	r1, #127	; 0x7f
 80048ce:	5299      	strh	r1, [r3, r2]
 80048d0:	e017      	b.n	8004902 <HAL_UART_Receive+0x10e>
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	689a      	ldr	r2, [r3, #8]
 80048d6:	2380      	movs	r3, #128	; 0x80
 80048d8:	055b      	lsls	r3, r3, #21
 80048da:	429a      	cmp	r2, r3
 80048dc:	d10d      	bne.n	80048fa <HAL_UART_Receive+0x106>
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	691b      	ldr	r3, [r3, #16]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d104      	bne.n	80048f0 <HAL_UART_Receive+0xfc>
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	225c      	movs	r2, #92	; 0x5c
 80048ea:	217f      	movs	r1, #127	; 0x7f
 80048ec:	5299      	strh	r1, [r3, r2]
 80048ee:	e008      	b.n	8004902 <HAL_UART_Receive+0x10e>
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	225c      	movs	r2, #92	; 0x5c
 80048f4:	213f      	movs	r1, #63	; 0x3f
 80048f6:	5299      	strh	r1, [r3, r2]
 80048f8:	e003      	b.n	8004902 <HAL_UART_Receive+0x10e>
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	225c      	movs	r2, #92	; 0x5c
 80048fe:	2100      	movs	r1, #0
 8004900:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8004902:	2312      	movs	r3, #18
 8004904:	18fb      	adds	r3, r7, r3
 8004906:	68fa      	ldr	r2, [r7, #12]
 8004908:	215c      	movs	r1, #92	; 0x5c
 800490a:	5a52      	ldrh	r2, [r2, r1]
 800490c:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	689a      	ldr	r2, [r3, #8]
 8004912:	2380      	movs	r3, #128	; 0x80
 8004914:	015b      	lsls	r3, r3, #5
 8004916:	429a      	cmp	r2, r3
 8004918:	d108      	bne.n	800492c <HAL_UART_Receive+0x138>
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	691b      	ldr	r3, [r3, #16]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d104      	bne.n	800492c <HAL_UART_Receive+0x138>
    {
      pdata8bits  = NULL;
 8004922:	2300      	movs	r3, #0
 8004924:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004926:	68bb      	ldr	r3, [r7, #8]
 8004928:	61bb      	str	r3, [r7, #24]
 800492a:	e003      	b.n	8004934 <HAL_UART_Receive+0x140>
    }
    else
    {
      pdata8bits  = pData;
 800492c:	68bb      	ldr	r3, [r7, #8]
 800492e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004930:	2300      	movs	r3, #0
 8004932:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	2274      	movs	r2, #116	; 0x74
 8004938:	2100      	movs	r1, #0
 800493a:	5499      	strb	r1, [r3, r2]

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800493c:	e037      	b.n	80049ae <HAL_UART_Receive+0x1ba>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800493e:	697a      	ldr	r2, [r7, #20]
 8004940:	68f8      	ldr	r0, [r7, #12]
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	9300      	str	r3, [sp, #0]
 8004946:	0013      	movs	r3, r2
 8004948:	2200      	movs	r2, #0
 800494a:	2120      	movs	r1, #32
 800494c:	f000 fa7e 	bl	8004e4c <UART_WaitOnFlagUntilTimeout>
 8004950:	1e03      	subs	r3, r0, #0
 8004952:	d001      	beq.n	8004958 <HAL_UART_Receive+0x164>
      {
        return HAL_TIMEOUT;
 8004954:	2303      	movs	r3, #3
 8004956:	e036      	b.n	80049c6 <HAL_UART_Receive+0x1d2>
      }
      if (pdata8bits == NULL)
 8004958:	69fb      	ldr	r3, [r7, #28]
 800495a:	2b00      	cmp	r3, #0
 800495c:	d10e      	bne.n	800497c <HAL_UART_Receive+0x188>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004964:	b29b      	uxth	r3, r3
 8004966:	2212      	movs	r2, #18
 8004968:	18ba      	adds	r2, r7, r2
 800496a:	8812      	ldrh	r2, [r2, #0]
 800496c:	4013      	ands	r3, r2
 800496e:	b29a      	uxth	r2, r3
 8004970:	69bb      	ldr	r3, [r7, #24]
 8004972:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004974:	69bb      	ldr	r3, [r7, #24]
 8004976:	3302      	adds	r3, #2
 8004978:	61bb      	str	r3, [r7, #24]
 800497a:	e00f      	b.n	800499c <HAL_UART_Receive+0x1a8>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004982:	b29b      	uxth	r3, r3
 8004984:	b2db      	uxtb	r3, r3
 8004986:	2212      	movs	r2, #18
 8004988:	18ba      	adds	r2, r7, r2
 800498a:	8812      	ldrh	r2, [r2, #0]
 800498c:	b2d2      	uxtb	r2, r2
 800498e:	4013      	ands	r3, r2
 8004990:	b2da      	uxtb	r2, r3
 8004992:	69fb      	ldr	r3, [r7, #28]
 8004994:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8004996:	69fb      	ldr	r3, [r7, #28]
 8004998:	3301      	adds	r3, #1
 800499a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	225a      	movs	r2, #90	; 0x5a
 80049a0:	5a9b      	ldrh	r3, [r3, r2]
 80049a2:	b29b      	uxth	r3, r3
 80049a4:	3b01      	subs	r3, #1
 80049a6:	b299      	uxth	r1, r3
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	225a      	movs	r2, #90	; 0x5a
 80049ac:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	225a      	movs	r2, #90	; 0x5a
 80049b2:	5a9b      	ldrh	r3, [r3, r2]
 80049b4:	b29b      	uxth	r3, r3
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d1c1      	bne.n	800493e <HAL_UART_Receive+0x14a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	2220      	movs	r2, #32
 80049be:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80049c0:	2300      	movs	r3, #0
 80049c2:	e000      	b.n	80049c6 <HAL_UART_Receive+0x1d2>
  }
  else
  {
    return HAL_BUSY;
 80049c4:	2302      	movs	r3, #2
  }
}
 80049c6:	0018      	movs	r0, r3
 80049c8:	46bd      	mov	sp, r7
 80049ca:	b008      	add	sp, #32
 80049cc:	bd80      	pop	{r7, pc}
 80049ce:	46c0      	nop			; (mov r8, r8)
 80049d0:	000001ff 	.word	0x000001ff

080049d4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b088      	sub	sp, #32
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80049dc:	231e      	movs	r3, #30
 80049de:	18fb      	adds	r3, r7, r3
 80049e0:	2200      	movs	r2, #0
 80049e2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	689a      	ldr	r2, [r3, #8]
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	691b      	ldr	r3, [r3, #16]
 80049ec:	431a      	orrs	r2, r3
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	695b      	ldr	r3, [r3, #20]
 80049f2:	431a      	orrs	r2, r3
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	69db      	ldr	r3, [r3, #28]
 80049f8:	4313      	orrs	r3, r2
 80049fa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4a8d      	ldr	r2, [pc, #564]	; (8004c38 <UART_SetConfig+0x264>)
 8004a04:	4013      	ands	r3, r2
 8004a06:	0019      	movs	r1, r3
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	697a      	ldr	r2, [r7, #20]
 8004a0e:	430a      	orrs	r2, r1
 8004a10:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	685b      	ldr	r3, [r3, #4]
 8004a18:	4a88      	ldr	r2, [pc, #544]	; (8004c3c <UART_SetConfig+0x268>)
 8004a1a:	4013      	ands	r3, r2
 8004a1c:	0019      	movs	r1, r3
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	68da      	ldr	r2, [r3, #12]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	430a      	orrs	r2, r1
 8004a28:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	699b      	ldr	r3, [r3, #24]
 8004a2e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6a1b      	ldr	r3, [r3, #32]
 8004a34:	697a      	ldr	r2, [r7, #20]
 8004a36:	4313      	orrs	r3, r2
 8004a38:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	689b      	ldr	r3, [r3, #8]
 8004a40:	4a7f      	ldr	r2, [pc, #508]	; (8004c40 <UART_SetConfig+0x26c>)
 8004a42:	4013      	ands	r3, r2
 8004a44:	0019      	movs	r1, r3
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	697a      	ldr	r2, [r7, #20]
 8004a4c:	430a      	orrs	r2, r1
 8004a4e:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	4a7b      	ldr	r2, [pc, #492]	; (8004c44 <UART_SetConfig+0x270>)
 8004a56:	4293      	cmp	r3, r2
 8004a58:	d127      	bne.n	8004aaa <UART_SetConfig+0xd6>
 8004a5a:	4b7b      	ldr	r3, [pc, #492]	; (8004c48 <UART_SetConfig+0x274>)
 8004a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a5e:	2203      	movs	r2, #3
 8004a60:	4013      	ands	r3, r2
 8004a62:	2b03      	cmp	r3, #3
 8004a64:	d00d      	beq.n	8004a82 <UART_SetConfig+0xae>
 8004a66:	d81b      	bhi.n	8004aa0 <UART_SetConfig+0xcc>
 8004a68:	2b02      	cmp	r3, #2
 8004a6a:	d014      	beq.n	8004a96 <UART_SetConfig+0xc2>
 8004a6c:	d818      	bhi.n	8004aa0 <UART_SetConfig+0xcc>
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d002      	beq.n	8004a78 <UART_SetConfig+0xa4>
 8004a72:	2b01      	cmp	r3, #1
 8004a74:	d00a      	beq.n	8004a8c <UART_SetConfig+0xb8>
 8004a76:	e013      	b.n	8004aa0 <UART_SetConfig+0xcc>
 8004a78:	231f      	movs	r3, #31
 8004a7a:	18fb      	adds	r3, r7, r3
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	701a      	strb	r2, [r3, #0]
 8004a80:	e021      	b.n	8004ac6 <UART_SetConfig+0xf2>
 8004a82:	231f      	movs	r3, #31
 8004a84:	18fb      	adds	r3, r7, r3
 8004a86:	2202      	movs	r2, #2
 8004a88:	701a      	strb	r2, [r3, #0]
 8004a8a:	e01c      	b.n	8004ac6 <UART_SetConfig+0xf2>
 8004a8c:	231f      	movs	r3, #31
 8004a8e:	18fb      	adds	r3, r7, r3
 8004a90:	2204      	movs	r2, #4
 8004a92:	701a      	strb	r2, [r3, #0]
 8004a94:	e017      	b.n	8004ac6 <UART_SetConfig+0xf2>
 8004a96:	231f      	movs	r3, #31
 8004a98:	18fb      	adds	r3, r7, r3
 8004a9a:	2208      	movs	r2, #8
 8004a9c:	701a      	strb	r2, [r3, #0]
 8004a9e:	e012      	b.n	8004ac6 <UART_SetConfig+0xf2>
 8004aa0:	231f      	movs	r3, #31
 8004aa2:	18fb      	adds	r3, r7, r3
 8004aa4:	2210      	movs	r2, #16
 8004aa6:	701a      	strb	r2, [r3, #0]
 8004aa8:	e00d      	b.n	8004ac6 <UART_SetConfig+0xf2>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	4a67      	ldr	r2, [pc, #412]	; (8004c4c <UART_SetConfig+0x278>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d104      	bne.n	8004abe <UART_SetConfig+0xea>
 8004ab4:	231f      	movs	r3, #31
 8004ab6:	18fb      	adds	r3, r7, r3
 8004ab8:	2200      	movs	r2, #0
 8004aba:	701a      	strb	r2, [r3, #0]
 8004abc:	e003      	b.n	8004ac6 <UART_SetConfig+0xf2>
 8004abe:	231f      	movs	r3, #31
 8004ac0:	18fb      	adds	r3, r7, r3
 8004ac2:	2210      	movs	r2, #16
 8004ac4:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	69da      	ldr	r2, [r3, #28]
 8004aca:	2380      	movs	r3, #128	; 0x80
 8004acc:	021b      	lsls	r3, r3, #8
 8004ace:	429a      	cmp	r2, r3
 8004ad0:	d15d      	bne.n	8004b8e <UART_SetConfig+0x1ba>
  {
    switch (clocksource)
 8004ad2:	231f      	movs	r3, #31
 8004ad4:	18fb      	adds	r3, r7, r3
 8004ad6:	781b      	ldrb	r3, [r3, #0]
 8004ad8:	2b08      	cmp	r3, #8
 8004ada:	d015      	beq.n	8004b08 <UART_SetConfig+0x134>
 8004adc:	dc18      	bgt.n	8004b10 <UART_SetConfig+0x13c>
 8004ade:	2b04      	cmp	r3, #4
 8004ae0:	d00d      	beq.n	8004afe <UART_SetConfig+0x12a>
 8004ae2:	dc15      	bgt.n	8004b10 <UART_SetConfig+0x13c>
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d002      	beq.n	8004aee <UART_SetConfig+0x11a>
 8004ae8:	2b02      	cmp	r3, #2
 8004aea:	d005      	beq.n	8004af8 <UART_SetConfig+0x124>
 8004aec:	e010      	b.n	8004b10 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004aee:	f7ff fbc7 	bl	8004280 <HAL_RCC_GetPCLK1Freq>
 8004af2:	0003      	movs	r3, r0
 8004af4:	61bb      	str	r3, [r7, #24]
        break;
 8004af6:	e012      	b.n	8004b1e <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004af8:	4b55      	ldr	r3, [pc, #340]	; (8004c50 <UART_SetConfig+0x27c>)
 8004afa:	61bb      	str	r3, [r7, #24]
        break;
 8004afc:	e00f      	b.n	8004b1e <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004afe:	f7ff fb35 	bl	800416c <HAL_RCC_GetSysClockFreq>
 8004b02:	0003      	movs	r3, r0
 8004b04:	61bb      	str	r3, [r7, #24]
        break;
 8004b06:	e00a      	b.n	8004b1e <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b08:	2380      	movs	r3, #128	; 0x80
 8004b0a:	021b      	lsls	r3, r3, #8
 8004b0c:	61bb      	str	r3, [r7, #24]
        break;
 8004b0e:	e006      	b.n	8004b1e <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8004b10:	2300      	movs	r3, #0
 8004b12:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004b14:	231e      	movs	r3, #30
 8004b16:	18fb      	adds	r3, r7, r3
 8004b18:	2201      	movs	r2, #1
 8004b1a:	701a      	strb	r2, [r3, #0]
        break;
 8004b1c:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004b1e:	69bb      	ldr	r3, [r7, #24]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d100      	bne.n	8004b26 <UART_SetConfig+0x152>
 8004b24:	e07b      	b.n	8004c1e <UART_SetConfig+0x24a>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004b26:	69bb      	ldr	r3, [r7, #24]
 8004b28:	005a      	lsls	r2, r3, #1
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	685b      	ldr	r3, [r3, #4]
 8004b2e:	085b      	lsrs	r3, r3, #1
 8004b30:	18d2      	adds	r2, r2, r3
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	685b      	ldr	r3, [r3, #4]
 8004b36:	0019      	movs	r1, r3
 8004b38:	0010      	movs	r0, r2
 8004b3a:	f7fb fae5 	bl	8000108 <__udivsi3>
 8004b3e:	0003      	movs	r3, r0
 8004b40:	b29b      	uxth	r3, r3
 8004b42:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004b44:	693b      	ldr	r3, [r7, #16]
 8004b46:	2b0f      	cmp	r3, #15
 8004b48:	d91c      	bls.n	8004b84 <UART_SetConfig+0x1b0>
 8004b4a:	693a      	ldr	r2, [r7, #16]
 8004b4c:	2380      	movs	r3, #128	; 0x80
 8004b4e:	025b      	lsls	r3, r3, #9
 8004b50:	429a      	cmp	r2, r3
 8004b52:	d217      	bcs.n	8004b84 <UART_SetConfig+0x1b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004b54:	693b      	ldr	r3, [r7, #16]
 8004b56:	b29a      	uxth	r2, r3
 8004b58:	200e      	movs	r0, #14
 8004b5a:	183b      	adds	r3, r7, r0
 8004b5c:	210f      	movs	r1, #15
 8004b5e:	438a      	bics	r2, r1
 8004b60:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004b62:	693b      	ldr	r3, [r7, #16]
 8004b64:	085b      	lsrs	r3, r3, #1
 8004b66:	b29b      	uxth	r3, r3
 8004b68:	2207      	movs	r2, #7
 8004b6a:	4013      	ands	r3, r2
 8004b6c:	b299      	uxth	r1, r3
 8004b6e:	183b      	adds	r3, r7, r0
 8004b70:	183a      	adds	r2, r7, r0
 8004b72:	8812      	ldrh	r2, [r2, #0]
 8004b74:	430a      	orrs	r2, r1
 8004b76:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	183a      	adds	r2, r7, r0
 8004b7e:	8812      	ldrh	r2, [r2, #0]
 8004b80:	60da      	str	r2, [r3, #12]
 8004b82:	e04c      	b.n	8004c1e <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8004b84:	231e      	movs	r3, #30
 8004b86:	18fb      	adds	r3, r7, r3
 8004b88:	2201      	movs	r2, #1
 8004b8a:	701a      	strb	r2, [r3, #0]
 8004b8c:	e047      	b.n	8004c1e <UART_SetConfig+0x24a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004b8e:	231f      	movs	r3, #31
 8004b90:	18fb      	adds	r3, r7, r3
 8004b92:	781b      	ldrb	r3, [r3, #0]
 8004b94:	2b08      	cmp	r3, #8
 8004b96:	d015      	beq.n	8004bc4 <UART_SetConfig+0x1f0>
 8004b98:	dc18      	bgt.n	8004bcc <UART_SetConfig+0x1f8>
 8004b9a:	2b04      	cmp	r3, #4
 8004b9c:	d00d      	beq.n	8004bba <UART_SetConfig+0x1e6>
 8004b9e:	dc15      	bgt.n	8004bcc <UART_SetConfig+0x1f8>
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d002      	beq.n	8004baa <UART_SetConfig+0x1d6>
 8004ba4:	2b02      	cmp	r3, #2
 8004ba6:	d005      	beq.n	8004bb4 <UART_SetConfig+0x1e0>
 8004ba8:	e010      	b.n	8004bcc <UART_SetConfig+0x1f8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004baa:	f7ff fb69 	bl	8004280 <HAL_RCC_GetPCLK1Freq>
 8004bae:	0003      	movs	r3, r0
 8004bb0:	61bb      	str	r3, [r7, #24]
        break;
 8004bb2:	e012      	b.n	8004bda <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004bb4:	4b26      	ldr	r3, [pc, #152]	; (8004c50 <UART_SetConfig+0x27c>)
 8004bb6:	61bb      	str	r3, [r7, #24]
        break;
 8004bb8:	e00f      	b.n	8004bda <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004bba:	f7ff fad7 	bl	800416c <HAL_RCC_GetSysClockFreq>
 8004bbe:	0003      	movs	r3, r0
 8004bc0:	61bb      	str	r3, [r7, #24]
        break;
 8004bc2:	e00a      	b.n	8004bda <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004bc4:	2380      	movs	r3, #128	; 0x80
 8004bc6:	021b      	lsls	r3, r3, #8
 8004bc8:	61bb      	str	r3, [r7, #24]
        break;
 8004bca:	e006      	b.n	8004bda <UART_SetConfig+0x206>
      default:
        pclk = 0U;
 8004bcc:	2300      	movs	r3, #0
 8004bce:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004bd0:	231e      	movs	r3, #30
 8004bd2:	18fb      	adds	r3, r7, r3
 8004bd4:	2201      	movs	r2, #1
 8004bd6:	701a      	strb	r2, [r3, #0]
        break;
 8004bd8:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8004bda:	69bb      	ldr	r3, [r7, #24]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d01e      	beq.n	8004c1e <UART_SetConfig+0x24a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	685b      	ldr	r3, [r3, #4]
 8004be4:	085a      	lsrs	r2, r3, #1
 8004be6:	69bb      	ldr	r3, [r7, #24]
 8004be8:	18d2      	adds	r2, r2, r3
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	0019      	movs	r1, r3
 8004bf0:	0010      	movs	r0, r2
 8004bf2:	f7fb fa89 	bl	8000108 <__udivsi3>
 8004bf6:	0003      	movs	r3, r0
 8004bf8:	b29b      	uxth	r3, r3
 8004bfa:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004bfc:	693b      	ldr	r3, [r7, #16]
 8004bfe:	2b0f      	cmp	r3, #15
 8004c00:	d909      	bls.n	8004c16 <UART_SetConfig+0x242>
 8004c02:	693a      	ldr	r2, [r7, #16]
 8004c04:	2380      	movs	r3, #128	; 0x80
 8004c06:	025b      	lsls	r3, r3, #9
 8004c08:	429a      	cmp	r2, r3
 8004c0a:	d204      	bcs.n	8004c16 <UART_SetConfig+0x242>
      {
        huart->Instance->BRR = usartdiv;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	693a      	ldr	r2, [r7, #16]
 8004c12:	60da      	str	r2, [r3, #12]
 8004c14:	e003      	b.n	8004c1e <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8004c16:	231e      	movs	r3, #30
 8004c18:	18fb      	adds	r3, r7, r3
 8004c1a:	2201      	movs	r2, #1
 8004c1c:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2200      	movs	r2, #0
 8004c22:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2200      	movs	r2, #0
 8004c28:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004c2a:	231e      	movs	r3, #30
 8004c2c:	18fb      	adds	r3, r7, r3
 8004c2e:	781b      	ldrb	r3, [r3, #0]
}
 8004c30:	0018      	movs	r0, r3
 8004c32:	46bd      	mov	sp, r7
 8004c34:	b008      	add	sp, #32
 8004c36:	bd80      	pop	{r7, pc}
 8004c38:	efff69f3 	.word	0xefff69f3
 8004c3c:	ffffcfff 	.word	0xffffcfff
 8004c40:	fffff4ff 	.word	0xfffff4ff
 8004c44:	40013800 	.word	0x40013800
 8004c48:	40021000 	.word	0x40021000
 8004c4c:	40004400 	.word	0x40004400
 8004c50:	007a1200 	.word	0x007a1200

08004c54 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b082      	sub	sp, #8
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c60:	2201      	movs	r2, #1
 8004c62:	4013      	ands	r3, r2
 8004c64:	d00b      	beq.n	8004c7e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	4a4a      	ldr	r2, [pc, #296]	; (8004d98 <UART_AdvFeatureConfig+0x144>)
 8004c6e:	4013      	ands	r3, r2
 8004c70:	0019      	movs	r1, r3
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	430a      	orrs	r2, r1
 8004c7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c82:	2202      	movs	r2, #2
 8004c84:	4013      	ands	r3, r2
 8004c86:	d00b      	beq.n	8004ca0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	685b      	ldr	r3, [r3, #4]
 8004c8e:	4a43      	ldr	r2, [pc, #268]	; (8004d9c <UART_AdvFeatureConfig+0x148>)
 8004c90:	4013      	ands	r3, r2
 8004c92:	0019      	movs	r1, r3
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	430a      	orrs	r2, r1
 8004c9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ca4:	2204      	movs	r2, #4
 8004ca6:	4013      	ands	r3, r2
 8004ca8:	d00b      	beq.n	8004cc2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	685b      	ldr	r3, [r3, #4]
 8004cb0:	4a3b      	ldr	r2, [pc, #236]	; (8004da0 <UART_AdvFeatureConfig+0x14c>)
 8004cb2:	4013      	ands	r3, r2
 8004cb4:	0019      	movs	r1, r3
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	430a      	orrs	r2, r1
 8004cc0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cc6:	2208      	movs	r2, #8
 8004cc8:	4013      	ands	r3, r2
 8004cca:	d00b      	beq.n	8004ce4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	685b      	ldr	r3, [r3, #4]
 8004cd2:	4a34      	ldr	r2, [pc, #208]	; (8004da4 <UART_AdvFeatureConfig+0x150>)
 8004cd4:	4013      	ands	r3, r2
 8004cd6:	0019      	movs	r1, r3
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	430a      	orrs	r2, r1
 8004ce2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ce8:	2210      	movs	r2, #16
 8004cea:	4013      	ands	r3, r2
 8004cec:	d00b      	beq.n	8004d06 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	689b      	ldr	r3, [r3, #8]
 8004cf4:	4a2c      	ldr	r2, [pc, #176]	; (8004da8 <UART_AdvFeatureConfig+0x154>)
 8004cf6:	4013      	ands	r3, r2
 8004cf8:	0019      	movs	r1, r3
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	430a      	orrs	r2, r1
 8004d04:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d0a:	2220      	movs	r2, #32
 8004d0c:	4013      	ands	r3, r2
 8004d0e:	d00b      	beq.n	8004d28 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	689b      	ldr	r3, [r3, #8]
 8004d16:	4a25      	ldr	r2, [pc, #148]	; (8004dac <UART_AdvFeatureConfig+0x158>)
 8004d18:	4013      	ands	r3, r2
 8004d1a:	0019      	movs	r1, r3
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	430a      	orrs	r2, r1
 8004d26:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d2c:	2240      	movs	r2, #64	; 0x40
 8004d2e:	4013      	ands	r3, r2
 8004d30:	d01d      	beq.n	8004d6e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	685b      	ldr	r3, [r3, #4]
 8004d38:	4a1d      	ldr	r2, [pc, #116]	; (8004db0 <UART_AdvFeatureConfig+0x15c>)
 8004d3a:	4013      	ands	r3, r2
 8004d3c:	0019      	movs	r1, r3
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	430a      	orrs	r2, r1
 8004d48:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d4e:	2380      	movs	r3, #128	; 0x80
 8004d50:	035b      	lsls	r3, r3, #13
 8004d52:	429a      	cmp	r2, r3
 8004d54:	d10b      	bne.n	8004d6e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	4a15      	ldr	r2, [pc, #84]	; (8004db4 <UART_AdvFeatureConfig+0x160>)
 8004d5e:	4013      	ands	r3, r2
 8004d60:	0019      	movs	r1, r3
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	430a      	orrs	r2, r1
 8004d6c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d72:	2280      	movs	r2, #128	; 0x80
 8004d74:	4013      	ands	r3, r2
 8004d76:	d00b      	beq.n	8004d90 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	4a0e      	ldr	r2, [pc, #56]	; (8004db8 <UART_AdvFeatureConfig+0x164>)
 8004d80:	4013      	ands	r3, r2
 8004d82:	0019      	movs	r1, r3
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	430a      	orrs	r2, r1
 8004d8e:	605a      	str	r2, [r3, #4]
  }
}
 8004d90:	46c0      	nop			; (mov r8, r8)
 8004d92:	46bd      	mov	sp, r7
 8004d94:	b002      	add	sp, #8
 8004d96:	bd80      	pop	{r7, pc}
 8004d98:	fffdffff 	.word	0xfffdffff
 8004d9c:	fffeffff 	.word	0xfffeffff
 8004da0:	fffbffff 	.word	0xfffbffff
 8004da4:	ffff7fff 	.word	0xffff7fff
 8004da8:	ffffefff 	.word	0xffffefff
 8004dac:	ffffdfff 	.word	0xffffdfff
 8004db0:	ffefffff 	.word	0xffefffff
 8004db4:	ff9fffff 	.word	0xff9fffff
 8004db8:	fff7ffff 	.word	0xfff7ffff

08004dbc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b086      	sub	sp, #24
 8004dc0:	af02      	add	r7, sp, #8
 8004dc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2280      	movs	r2, #128	; 0x80
 8004dc8:	2100      	movs	r1, #0
 8004dca:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004dcc:	f7fd fdc4 	bl	8002958 <HAL_GetTick>
 8004dd0:	0003      	movs	r3, r0
 8004dd2:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	2208      	movs	r2, #8
 8004ddc:	4013      	ands	r3, r2
 8004dde:	2b08      	cmp	r3, #8
 8004de0:	d10c      	bne.n	8004dfc <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	2280      	movs	r2, #128	; 0x80
 8004de6:	0391      	lsls	r1, r2, #14
 8004de8:	6878      	ldr	r0, [r7, #4]
 8004dea:	4a17      	ldr	r2, [pc, #92]	; (8004e48 <UART_CheckIdleState+0x8c>)
 8004dec:	9200      	str	r2, [sp, #0]
 8004dee:	2200      	movs	r2, #0
 8004df0:	f000 f82c 	bl	8004e4c <UART_WaitOnFlagUntilTimeout>
 8004df4:	1e03      	subs	r3, r0, #0
 8004df6:	d001      	beq.n	8004dfc <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004df8:	2303      	movs	r3, #3
 8004dfa:	e021      	b.n	8004e40 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	2204      	movs	r2, #4
 8004e04:	4013      	ands	r3, r2
 8004e06:	2b04      	cmp	r3, #4
 8004e08:	d10c      	bne.n	8004e24 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	2280      	movs	r2, #128	; 0x80
 8004e0e:	03d1      	lsls	r1, r2, #15
 8004e10:	6878      	ldr	r0, [r7, #4]
 8004e12:	4a0d      	ldr	r2, [pc, #52]	; (8004e48 <UART_CheckIdleState+0x8c>)
 8004e14:	9200      	str	r2, [sp, #0]
 8004e16:	2200      	movs	r2, #0
 8004e18:	f000 f818 	bl	8004e4c <UART_WaitOnFlagUntilTimeout>
 8004e1c:	1e03      	subs	r3, r0, #0
 8004e1e:	d001      	beq.n	8004e24 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004e20:	2303      	movs	r3, #3
 8004e22:	e00d      	b.n	8004e40 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2220      	movs	r2, #32
 8004e28:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	2220      	movs	r2, #32
 8004e2e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2200      	movs	r2, #0
 8004e34:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	2274      	movs	r2, #116	; 0x74
 8004e3a:	2100      	movs	r1, #0
 8004e3c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004e3e:	2300      	movs	r3, #0
}
 8004e40:	0018      	movs	r0, r3
 8004e42:	46bd      	mov	sp, r7
 8004e44:	b004      	add	sp, #16
 8004e46:	bd80      	pop	{r7, pc}
 8004e48:	01ffffff 	.word	0x01ffffff

08004e4c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b094      	sub	sp, #80	; 0x50
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	60f8      	str	r0, [r7, #12]
 8004e54:	60b9      	str	r1, [r7, #8]
 8004e56:	603b      	str	r3, [r7, #0]
 8004e58:	1dfb      	adds	r3, r7, #7
 8004e5a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e5c:	e0a3      	b.n	8004fa6 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e5e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004e60:	3301      	adds	r3, #1
 8004e62:	d100      	bne.n	8004e66 <UART_WaitOnFlagUntilTimeout+0x1a>
 8004e64:	e09f      	b.n	8004fa6 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e66:	f7fd fd77 	bl	8002958 <HAL_GetTick>
 8004e6a:	0002      	movs	r2, r0
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	1ad3      	subs	r3, r2, r3
 8004e70:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004e72:	429a      	cmp	r2, r3
 8004e74:	d302      	bcc.n	8004e7c <UART_WaitOnFlagUntilTimeout+0x30>
 8004e76:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d13d      	bne.n	8004ef8 <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e7c:	f3ef 8310 	mrs	r3, PRIMASK
 8004e80:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8004e82:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004e84:	647b      	str	r3, [r7, #68]	; 0x44
 8004e86:	2301      	movs	r3, #1
 8004e88:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e8c:	f383 8810 	msr	PRIMASK, r3
}
 8004e90:	46c0      	nop			; (mov r8, r8)
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	681a      	ldr	r2, [r3, #0]
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	494c      	ldr	r1, [pc, #304]	; (8004fd0 <UART_WaitOnFlagUntilTimeout+0x184>)
 8004e9e:	400a      	ands	r2, r1
 8004ea0:	601a      	str	r2, [r3, #0]
 8004ea2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004ea4:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ea6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ea8:	f383 8810 	msr	PRIMASK, r3
}
 8004eac:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004eae:	f3ef 8310 	mrs	r3, PRIMASK
 8004eb2:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8004eb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004eb6:	643b      	str	r3, [r7, #64]	; 0x40
 8004eb8:	2301      	movs	r3, #1
 8004eba:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ebc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ebe:	f383 8810 	msr	PRIMASK, r3
}
 8004ec2:	46c0      	nop			; (mov r8, r8)
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	689a      	ldr	r2, [r3, #8]
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	2101      	movs	r1, #1
 8004ed0:	438a      	bics	r2, r1
 8004ed2:	609a      	str	r2, [r3, #8]
 8004ed4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004ed6:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ed8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004eda:	f383 8810 	msr	PRIMASK, r3
}
 8004ede:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	2220      	movs	r2, #32
 8004ee4:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	2220      	movs	r2, #32
 8004eea:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	2274      	movs	r2, #116	; 0x74
 8004ef0:	2100      	movs	r1, #0
 8004ef2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004ef4:	2303      	movs	r3, #3
 8004ef6:	e067      	b.n	8004fc8 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	2204      	movs	r2, #4
 8004f00:	4013      	ands	r3, r2
 8004f02:	d050      	beq.n	8004fa6 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	69da      	ldr	r2, [r3, #28]
 8004f0a:	2380      	movs	r3, #128	; 0x80
 8004f0c:	011b      	lsls	r3, r3, #4
 8004f0e:	401a      	ands	r2, r3
 8004f10:	2380      	movs	r3, #128	; 0x80
 8004f12:	011b      	lsls	r3, r3, #4
 8004f14:	429a      	cmp	r2, r3
 8004f16:	d146      	bne.n	8004fa6 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	2280      	movs	r2, #128	; 0x80
 8004f1e:	0112      	lsls	r2, r2, #4
 8004f20:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f22:	f3ef 8310 	mrs	r3, PRIMASK
 8004f26:	613b      	str	r3, [r7, #16]
  return(result);
 8004f28:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004f2a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004f2c:	2301      	movs	r3, #1
 8004f2e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f30:	697b      	ldr	r3, [r7, #20]
 8004f32:	f383 8810 	msr	PRIMASK, r3
}
 8004f36:	46c0      	nop			; (mov r8, r8)
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	681a      	ldr	r2, [r3, #0]
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	4923      	ldr	r1, [pc, #140]	; (8004fd0 <UART_WaitOnFlagUntilTimeout+0x184>)
 8004f44:	400a      	ands	r2, r1
 8004f46:	601a      	str	r2, [r3, #0]
 8004f48:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f4a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f4c:	69bb      	ldr	r3, [r7, #24]
 8004f4e:	f383 8810 	msr	PRIMASK, r3
}
 8004f52:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f54:	f3ef 8310 	mrs	r3, PRIMASK
 8004f58:	61fb      	str	r3, [r7, #28]
  return(result);
 8004f5a:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f5c:	64bb      	str	r3, [r7, #72]	; 0x48
 8004f5e:	2301      	movs	r3, #1
 8004f60:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f62:	6a3b      	ldr	r3, [r7, #32]
 8004f64:	f383 8810 	msr	PRIMASK, r3
}
 8004f68:	46c0      	nop			; (mov r8, r8)
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	689a      	ldr	r2, [r3, #8]
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	2101      	movs	r1, #1
 8004f76:	438a      	bics	r2, r1
 8004f78:	609a      	str	r2, [r3, #8]
 8004f7a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004f7c:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f80:	f383 8810 	msr	PRIMASK, r3
}
 8004f84:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	2220      	movs	r2, #32
 8004f8a:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	2220      	movs	r2, #32
 8004f90:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	2280      	movs	r2, #128	; 0x80
 8004f96:	2120      	movs	r1, #32
 8004f98:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	2274      	movs	r2, #116	; 0x74
 8004f9e:	2100      	movs	r1, #0
 8004fa0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004fa2:	2303      	movs	r3, #3
 8004fa4:	e010      	b.n	8004fc8 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	69db      	ldr	r3, [r3, #28]
 8004fac:	68ba      	ldr	r2, [r7, #8]
 8004fae:	4013      	ands	r3, r2
 8004fb0:	68ba      	ldr	r2, [r7, #8]
 8004fb2:	1ad3      	subs	r3, r2, r3
 8004fb4:	425a      	negs	r2, r3
 8004fb6:	4153      	adcs	r3, r2
 8004fb8:	b2db      	uxtb	r3, r3
 8004fba:	001a      	movs	r2, r3
 8004fbc:	1dfb      	adds	r3, r7, #7
 8004fbe:	781b      	ldrb	r3, [r3, #0]
 8004fc0:	429a      	cmp	r2, r3
 8004fc2:	d100      	bne.n	8004fc6 <UART_WaitOnFlagUntilTimeout+0x17a>
 8004fc4:	e74b      	b.n	8004e5e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004fc6:	2300      	movs	r3, #0
}
 8004fc8:	0018      	movs	r0, r3
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	b014      	add	sp, #80	; 0x50
 8004fce:	bd80      	pop	{r7, pc}
 8004fd0:	fffffe5f 	.word	0xfffffe5f

08004fd4 <atoi>:
 8004fd4:	b510      	push	{r4, lr}
 8004fd6:	220a      	movs	r2, #10
 8004fd8:	2100      	movs	r1, #0
 8004fda:	f000 f8c1 	bl	8005160 <strtol>
 8004fde:	bd10      	pop	{r4, pc}

08004fe0 <__errno>:
 8004fe0:	4b01      	ldr	r3, [pc, #4]	; (8004fe8 <__errno+0x8>)
 8004fe2:	6818      	ldr	r0, [r3, #0]
 8004fe4:	4770      	bx	lr
 8004fe6:	46c0      	nop			; (mov r8, r8)
 8004fe8:	2000000c 	.word	0x2000000c

08004fec <__libc_init_array>:
 8004fec:	b570      	push	{r4, r5, r6, lr}
 8004fee:	2600      	movs	r6, #0
 8004ff0:	4d0c      	ldr	r5, [pc, #48]	; (8005024 <__libc_init_array+0x38>)
 8004ff2:	4c0d      	ldr	r4, [pc, #52]	; (8005028 <__libc_init_array+0x3c>)
 8004ff4:	1b64      	subs	r4, r4, r5
 8004ff6:	10a4      	asrs	r4, r4, #2
 8004ff8:	42a6      	cmp	r6, r4
 8004ffa:	d109      	bne.n	8005010 <__libc_init_array+0x24>
 8004ffc:	2600      	movs	r6, #0
 8004ffe:	f000 f8bb 	bl	8005178 <_init>
 8005002:	4d0a      	ldr	r5, [pc, #40]	; (800502c <__libc_init_array+0x40>)
 8005004:	4c0a      	ldr	r4, [pc, #40]	; (8005030 <__libc_init_array+0x44>)
 8005006:	1b64      	subs	r4, r4, r5
 8005008:	10a4      	asrs	r4, r4, #2
 800500a:	42a6      	cmp	r6, r4
 800500c:	d105      	bne.n	800501a <__libc_init_array+0x2e>
 800500e:	bd70      	pop	{r4, r5, r6, pc}
 8005010:	00b3      	lsls	r3, r6, #2
 8005012:	58eb      	ldr	r3, [r5, r3]
 8005014:	4798      	blx	r3
 8005016:	3601      	adds	r6, #1
 8005018:	e7ee      	b.n	8004ff8 <__libc_init_array+0xc>
 800501a:	00b3      	lsls	r3, r6, #2
 800501c:	58eb      	ldr	r3, [r5, r3]
 800501e:	4798      	blx	r3
 8005020:	3601      	adds	r6, #1
 8005022:	e7f2      	b.n	800500a <__libc_init_array+0x1e>
 8005024:	080053f8 	.word	0x080053f8
 8005028:	080053f8 	.word	0x080053f8
 800502c:	080053f8 	.word	0x080053f8
 8005030:	080053fc 	.word	0x080053fc

08005034 <memset>:
 8005034:	0003      	movs	r3, r0
 8005036:	1882      	adds	r2, r0, r2
 8005038:	4293      	cmp	r3, r2
 800503a:	d100      	bne.n	800503e <memset+0xa>
 800503c:	4770      	bx	lr
 800503e:	7019      	strb	r1, [r3, #0]
 8005040:	3301      	adds	r3, #1
 8005042:	e7f9      	b.n	8005038 <memset+0x4>

08005044 <_strtol_l.isra.0>:
 8005044:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005046:	b087      	sub	sp, #28
 8005048:	001e      	movs	r6, r3
 800504a:	9005      	str	r0, [sp, #20]
 800504c:	9101      	str	r1, [sp, #4]
 800504e:	9202      	str	r2, [sp, #8]
 8005050:	2b01      	cmp	r3, #1
 8005052:	d045      	beq.n	80050e0 <_strtol_l.isra.0+0x9c>
 8005054:	0008      	movs	r0, r1
 8005056:	2b24      	cmp	r3, #36	; 0x24
 8005058:	d842      	bhi.n	80050e0 <_strtol_l.isra.0+0x9c>
 800505a:	4b3f      	ldr	r3, [pc, #252]	; (8005158 <_strtol_l.isra.0+0x114>)
 800505c:	2208      	movs	r2, #8
 800505e:	469c      	mov	ip, r3
 8005060:	0003      	movs	r3, r0
 8005062:	4661      	mov	r1, ip
 8005064:	781c      	ldrb	r4, [r3, #0]
 8005066:	1c45      	adds	r5, r0, #1
 8005068:	5d09      	ldrb	r1, [r1, r4]
 800506a:	0028      	movs	r0, r5
 800506c:	000f      	movs	r7, r1
 800506e:	4017      	ands	r7, r2
 8005070:	4211      	tst	r1, r2
 8005072:	d1f5      	bne.n	8005060 <_strtol_l.isra.0+0x1c>
 8005074:	2c2d      	cmp	r4, #45	; 0x2d
 8005076:	d13a      	bne.n	80050ee <_strtol_l.isra.0+0xaa>
 8005078:	2701      	movs	r7, #1
 800507a:	782c      	ldrb	r4, [r5, #0]
 800507c:	1c9d      	adds	r5, r3, #2
 800507e:	2e00      	cmp	r6, #0
 8005080:	d065      	beq.n	800514e <_strtol_l.isra.0+0x10a>
 8005082:	2e10      	cmp	r6, #16
 8005084:	d109      	bne.n	800509a <_strtol_l.isra.0+0x56>
 8005086:	2c30      	cmp	r4, #48	; 0x30
 8005088:	d107      	bne.n	800509a <_strtol_l.isra.0+0x56>
 800508a:	2220      	movs	r2, #32
 800508c:	782b      	ldrb	r3, [r5, #0]
 800508e:	4393      	bics	r3, r2
 8005090:	2b58      	cmp	r3, #88	; 0x58
 8005092:	d157      	bne.n	8005144 <_strtol_l.isra.0+0x100>
 8005094:	2610      	movs	r6, #16
 8005096:	786c      	ldrb	r4, [r5, #1]
 8005098:	3502      	adds	r5, #2
 800509a:	4b30      	ldr	r3, [pc, #192]	; (800515c <_strtol_l.isra.0+0x118>)
 800509c:	0031      	movs	r1, r6
 800509e:	18fb      	adds	r3, r7, r3
 80050a0:	0018      	movs	r0, r3
 80050a2:	9303      	str	r3, [sp, #12]
 80050a4:	f7fb f8b6 	bl	8000214 <__aeabi_uidivmod>
 80050a8:	2300      	movs	r3, #0
 80050aa:	2201      	movs	r2, #1
 80050ac:	4684      	mov	ip, r0
 80050ae:	0018      	movs	r0, r3
 80050b0:	9104      	str	r1, [sp, #16]
 80050b2:	4252      	negs	r2, r2
 80050b4:	0021      	movs	r1, r4
 80050b6:	3930      	subs	r1, #48	; 0x30
 80050b8:	2909      	cmp	r1, #9
 80050ba:	d81d      	bhi.n	80050f8 <_strtol_l.isra.0+0xb4>
 80050bc:	000c      	movs	r4, r1
 80050be:	42a6      	cmp	r6, r4
 80050c0:	dd28      	ble.n	8005114 <_strtol_l.isra.0+0xd0>
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	db24      	blt.n	8005110 <_strtol_l.isra.0+0xcc>
 80050c6:	0013      	movs	r3, r2
 80050c8:	4584      	cmp	ip, r0
 80050ca:	d306      	bcc.n	80050da <_strtol_l.isra.0+0x96>
 80050cc:	d102      	bne.n	80050d4 <_strtol_l.isra.0+0x90>
 80050ce:	9904      	ldr	r1, [sp, #16]
 80050d0:	42a1      	cmp	r1, r4
 80050d2:	db02      	blt.n	80050da <_strtol_l.isra.0+0x96>
 80050d4:	2301      	movs	r3, #1
 80050d6:	4370      	muls	r0, r6
 80050d8:	1820      	adds	r0, r4, r0
 80050da:	782c      	ldrb	r4, [r5, #0]
 80050dc:	3501      	adds	r5, #1
 80050de:	e7e9      	b.n	80050b4 <_strtol_l.isra.0+0x70>
 80050e0:	f7ff ff7e 	bl	8004fe0 <__errno>
 80050e4:	2316      	movs	r3, #22
 80050e6:	6003      	str	r3, [r0, #0]
 80050e8:	2000      	movs	r0, #0
 80050ea:	b007      	add	sp, #28
 80050ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80050ee:	2c2b      	cmp	r4, #43	; 0x2b
 80050f0:	d1c5      	bne.n	800507e <_strtol_l.isra.0+0x3a>
 80050f2:	782c      	ldrb	r4, [r5, #0]
 80050f4:	1c9d      	adds	r5, r3, #2
 80050f6:	e7c2      	b.n	800507e <_strtol_l.isra.0+0x3a>
 80050f8:	0021      	movs	r1, r4
 80050fa:	3941      	subs	r1, #65	; 0x41
 80050fc:	2919      	cmp	r1, #25
 80050fe:	d801      	bhi.n	8005104 <_strtol_l.isra.0+0xc0>
 8005100:	3c37      	subs	r4, #55	; 0x37
 8005102:	e7dc      	b.n	80050be <_strtol_l.isra.0+0x7a>
 8005104:	0021      	movs	r1, r4
 8005106:	3961      	subs	r1, #97	; 0x61
 8005108:	2919      	cmp	r1, #25
 800510a:	d803      	bhi.n	8005114 <_strtol_l.isra.0+0xd0>
 800510c:	3c57      	subs	r4, #87	; 0x57
 800510e:	e7d6      	b.n	80050be <_strtol_l.isra.0+0x7a>
 8005110:	0013      	movs	r3, r2
 8005112:	e7e2      	b.n	80050da <_strtol_l.isra.0+0x96>
 8005114:	2b00      	cmp	r3, #0
 8005116:	da09      	bge.n	800512c <_strtol_l.isra.0+0xe8>
 8005118:	2322      	movs	r3, #34	; 0x22
 800511a:	9a05      	ldr	r2, [sp, #20]
 800511c:	9803      	ldr	r0, [sp, #12]
 800511e:	6013      	str	r3, [r2, #0]
 8005120:	9b02      	ldr	r3, [sp, #8]
 8005122:	2b00      	cmp	r3, #0
 8005124:	d0e1      	beq.n	80050ea <_strtol_l.isra.0+0xa6>
 8005126:	1e6b      	subs	r3, r5, #1
 8005128:	9301      	str	r3, [sp, #4]
 800512a:	e007      	b.n	800513c <_strtol_l.isra.0+0xf8>
 800512c:	2f00      	cmp	r7, #0
 800512e:	d000      	beq.n	8005132 <_strtol_l.isra.0+0xee>
 8005130:	4240      	negs	r0, r0
 8005132:	9a02      	ldr	r2, [sp, #8]
 8005134:	2a00      	cmp	r2, #0
 8005136:	d0d8      	beq.n	80050ea <_strtol_l.isra.0+0xa6>
 8005138:	2b00      	cmp	r3, #0
 800513a:	d1f4      	bne.n	8005126 <_strtol_l.isra.0+0xe2>
 800513c:	9b02      	ldr	r3, [sp, #8]
 800513e:	9a01      	ldr	r2, [sp, #4]
 8005140:	601a      	str	r2, [r3, #0]
 8005142:	e7d2      	b.n	80050ea <_strtol_l.isra.0+0xa6>
 8005144:	2430      	movs	r4, #48	; 0x30
 8005146:	2e00      	cmp	r6, #0
 8005148:	d1a7      	bne.n	800509a <_strtol_l.isra.0+0x56>
 800514a:	3608      	adds	r6, #8
 800514c:	e7a5      	b.n	800509a <_strtol_l.isra.0+0x56>
 800514e:	2c30      	cmp	r4, #48	; 0x30
 8005150:	d09b      	beq.n	800508a <_strtol_l.isra.0+0x46>
 8005152:	260a      	movs	r6, #10
 8005154:	e7a1      	b.n	800509a <_strtol_l.isra.0+0x56>
 8005156:	46c0      	nop			; (mov r8, r8)
 8005158:	080052f5 	.word	0x080052f5
 800515c:	7fffffff 	.word	0x7fffffff

08005160 <strtol>:
 8005160:	b510      	push	{r4, lr}
 8005162:	0013      	movs	r3, r2
 8005164:	000a      	movs	r2, r1
 8005166:	0001      	movs	r1, r0
 8005168:	4802      	ldr	r0, [pc, #8]	; (8005174 <strtol+0x14>)
 800516a:	6800      	ldr	r0, [r0, #0]
 800516c:	f7ff ff6a 	bl	8005044 <_strtol_l.isra.0>
 8005170:	bd10      	pop	{r4, pc}
 8005172:	46c0      	nop			; (mov r8, r8)
 8005174:	2000000c 	.word	0x2000000c

08005178 <_init>:
 8005178:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800517a:	46c0      	nop			; (mov r8, r8)
 800517c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800517e:	bc08      	pop	{r3}
 8005180:	469e      	mov	lr, r3
 8005182:	4770      	bx	lr

08005184 <_fini>:
 8005184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005186:	46c0      	nop			; (mov r8, r8)
 8005188:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800518a:	bc08      	pop	{r3}
 800518c:	469e      	mov	lr, r3
 800518e:	4770      	bx	lr
