// GENERATED FILE
// DO NOT EDIT!

#ifndef TORQ_CSS_REGS_H_
#define TORQ_CSS_REGS_H_

#define  REG_SIZE__TORQ_CSS_REGS    0x00000034
#define  REG_ADDR__TORQ_CSS_REGS_VER    0x00000000
#define  REG_ADDR__TORQ_CSS_REGS_IEN_HST    0x00000004
#define    REG_FIELD_POS__TORQ_CSS_REGS_IEN_HST_NSS     0
#define    REG_FIELD_BITS__TORQ_CSS_REGS_IEN_HST_NSS    1
#define    REG_FIELD_POS__TORQ_CSS_REGS_IEN_HST_RSVD0     1
#define    REG_FIELD_BITS__TORQ_CSS_REGS_IEN_HST_RSVD0    1
#define    REG_FIELD_POS__TORQ_CSS_REGS_IEN_HST_NDMA_R     2
#define    REG_FIELD_BITS__TORQ_CSS_REGS_IEN_HST_NDMA_R    1
#define    REG_FIELD_POS__TORQ_CSS_REGS_IEN_HST_NDMA_W     3
#define    REG_FIELD_BITS__TORQ_CSS_REGS_IEN_HST_NDMA_W    1
#define    REG_FIELD_POS__TORQ_CSS_REGS_IEN_HST_SLC0     4
#define    REG_FIELD_BITS__TORQ_CSS_REGS_IEN_HST_SLC0    1
#define    REG_FIELD_POS__TORQ_CSS_REGS_IEN_HST_SLC1     5
#define    REG_FIELD_BITS__TORQ_CSS_REGS_IEN_HST_SLC1    1
#define    REG_FIELD_POS__TORQ_CSS_REGS_IEN_HST_RSVD1     6
#define    REG_FIELD_BITS__TORQ_CSS_REGS_IEN_HST_RSVD1    2
#define    REG_FIELD_POS__TORQ_CSS_REGS_IEN_HST_MBX0     8
#define    REG_FIELD_BITS__TORQ_CSS_REGS_IEN_HST_MBX0    1
#define    REG_FIELD_POS__TORQ_CSS_REGS_IEN_HST_MBX1     9
#define    REG_FIELD_BITS__TORQ_CSS_REGS_IEN_HST_MBX1    1
#define    REG_FIELD_POS__TORQ_CSS_REGS_IEN_HST_MBX2     10
#define    REG_FIELD_BITS__TORQ_CSS_REGS_IEN_HST_MBX2    1
#define    REG_FIELD_POS__TORQ_CSS_REGS_IEN_HST_MBX3     11
#define    REG_FIELD_BITS__TORQ_CSS_REGS_IEN_HST_MBX3    1
#define    REG_FIELD_POS__TORQ_CSS_REGS_IEN_HST_CDMA     12
#define    REG_FIELD_BITS__TORQ_CSS_REGS_IEN_HST_CDMA    1
#define    REG_FIELD_POS__TORQ_CSS_REGS_IEN_HST_RSVD2     13
#define    REG_FIELD_BITS__TORQ_CSS_REGS_IEN_HST_RSVD2    3
#define  REG_ADDR__TORQ_CSS_REGS_IEN_CSS    0x00000008
#define    REG_FIELD_POS__TORQ_CSS_REGS_IEN_CSS_NSS     0
#define    REG_FIELD_BITS__TORQ_CSS_REGS_IEN_CSS_NSS    1
#define    REG_FIELD_POS__TORQ_CSS_REGS_IEN_CSS_RSVD0     1
#define    REG_FIELD_BITS__TORQ_CSS_REGS_IEN_CSS_RSVD0    1
#define    REG_FIELD_POS__TORQ_CSS_REGS_IEN_CSS_NDMA_R     2
#define    REG_FIELD_BITS__TORQ_CSS_REGS_IEN_CSS_NDMA_R    1
#define    REG_FIELD_POS__TORQ_CSS_REGS_IEN_CSS_NDMA_W     3
#define    REG_FIELD_BITS__TORQ_CSS_REGS_IEN_CSS_NDMA_W    1
#define    REG_FIELD_POS__TORQ_CSS_REGS_IEN_CSS_SLC0     4
#define    REG_FIELD_BITS__TORQ_CSS_REGS_IEN_CSS_SLC0    1
#define    REG_FIELD_POS__TORQ_CSS_REGS_IEN_CSS_SLC1     5
#define    REG_FIELD_BITS__TORQ_CSS_REGS_IEN_CSS_SLC1    1
#define    REG_FIELD_POS__TORQ_CSS_REGS_IEN_CSS_RSVD1     6
#define    REG_FIELD_BITS__TORQ_CSS_REGS_IEN_CSS_RSVD1    2
#define    REG_FIELD_POS__TORQ_CSS_REGS_IEN_CSS_MBX0     8
#define    REG_FIELD_BITS__TORQ_CSS_REGS_IEN_CSS_MBX0    1
#define    REG_FIELD_POS__TORQ_CSS_REGS_IEN_CSS_MBX1     9
#define    REG_FIELD_BITS__TORQ_CSS_REGS_IEN_CSS_MBX1    1
#define    REG_FIELD_POS__TORQ_CSS_REGS_IEN_CSS_MBX2     10
#define    REG_FIELD_BITS__TORQ_CSS_REGS_IEN_CSS_MBX2    1
#define    REG_FIELD_POS__TORQ_CSS_REGS_IEN_CSS_MBX3     11
#define    REG_FIELD_BITS__TORQ_CSS_REGS_IEN_CSS_MBX3    1
#define    REG_FIELD_POS__TORQ_CSS_REGS_IEN_CSS_CDMA     12
#define    REG_FIELD_BITS__TORQ_CSS_REGS_IEN_CSS_CDMA    1
#define    REG_FIELD_POS__TORQ_CSS_REGS_IEN_CSS_RSVD2     13
#define    REG_FIELD_BITS__TORQ_CSS_REGS_IEN_CSS_RSVD2    3
#define  REG_ADDR__TORQ_CSS_REGS_IEN_NSS    0x0000000c
#define    REG_FIELD_POS__TORQ_CSS_REGS_IEN_NSS_RSVD0     0
#define    REG_FIELD_BITS__TORQ_CSS_REGS_IEN_NSS_RSVD0    8
#define    REG_FIELD_POS__TORQ_CSS_REGS_IEN_NSS_MBX0     8
#define    REG_FIELD_BITS__TORQ_CSS_REGS_IEN_NSS_MBX0    1
#define    REG_FIELD_POS__TORQ_CSS_REGS_IEN_NSS_MBX1     9
#define    REG_FIELD_BITS__TORQ_CSS_REGS_IEN_NSS_MBX1    1
#define    REG_FIELD_POS__TORQ_CSS_REGS_IEN_NSS_MBX2     10
#define    REG_FIELD_BITS__TORQ_CSS_REGS_IEN_NSS_MBX2    1
#define    REG_FIELD_POS__TORQ_CSS_REGS_IEN_NSS_MBX3     11
#define    REG_FIELD_BITS__TORQ_CSS_REGS_IEN_NSS_MBX3    1
#define    REG_FIELD_POS__TORQ_CSS_REGS_IEN_NSS_CDMA     12
#define    REG_FIELD_BITS__TORQ_CSS_REGS_IEN_NSS_CDMA    1
#define    REG_FIELD_POS__TORQ_CSS_REGS_IEN_NSS_RSVD1     13
#define    REG_FIELD_BITS__TORQ_CSS_REGS_IEN_NSS_RSVD1    3
#define  REG_ADDR__TORQ_CSS_REGS_MBX_IRQ_0    0x00000010
#define    REG_FIELD_POS__TORQ_CSS_REGS_MBX_IRQ_0_IRQ     0
#define    REG_FIELD_BITS__TORQ_CSS_REGS_MBX_IRQ_0_IRQ    1
#define  REG_ADDR__TORQ_CSS_REGS_MBX_IRQ_1    0x00000014
#define    REG_FIELD_POS__TORQ_CSS_REGS_MBX_IRQ_1_IRQ     0
#define    REG_FIELD_BITS__TORQ_CSS_REGS_MBX_IRQ_1_IRQ    1
#define  REG_ADDR__TORQ_CSS_REGS_MBX_IRQ_2    0x00000018
#define    REG_FIELD_POS__TORQ_CSS_REGS_MBX_IRQ_2_IRQ     0
#define    REG_FIELD_BITS__TORQ_CSS_REGS_MBX_IRQ_2_IRQ    1
#define  REG_ADDR__TORQ_CSS_REGS_MBX_IRQ_3    0x0000001c
#define    REG_FIELD_POS__TORQ_CSS_REGS_MBX_IRQ_3_IRQ     0
#define    REG_FIELD_BITS__TORQ_CSS_REGS_MBX_IRQ_3_IRQ    1
#define  REG_ADDR__TORQ_CSS_REGS_MBX_DAT_0    0x00000020
#define  REG_ADDR__TORQ_CSS_REGS_MBX_DAT_1    0x00000024
#define  REG_ADDR__TORQ_CSS_REGS_MBX_DAT_2    0x00000028
#define  REG_ADDR__TORQ_CSS_REGS_MBX_DAT_3    0x0000002c
#define    REG_ADDR__TORQ_CSS_REGS_CDMA_CLK_CTRL    0x00000030
#define      REG_FIELD_POS__TORQ_CSS_REGS_CDMA_CLK_CTRL_ENTRY_DELAY     0
#define      REG_FIELD_BITS__TORQ_CSS_REGS_CDMA_CLK_CTRL_ENTRY_DELAY    8
#define      REG_FIELD_POS__TORQ_CSS_REGS_CDMA_CLK_CTRL_CLK_FORCE     8
#define      REG_FIELD_BITS__TORQ_CSS_REGS_CDMA_CLK_CTRL_CLK_FORCE    1

#endif
