<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.18"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>PCIeMini_CAN_FD: TCAN4x5x_Device_Interrupts Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PCIeMini_CAN_FD
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.18 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_t_c_a_n4x5x___device___interrupts-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">TCAN4x5x_Device_Interrupts Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Struct containing the device interrupt bit field.  
 <a href="struct_t_c_a_n4x5x___device___interrupts.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html">TCAN4x5x_Data_Structs.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a9394f6b0ace324aae5c9ac057fda1ece"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:afd61946db54be97ad6f867426d054f82"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_t_c_a_n4x5x___device___interrupts.html#a2b75e768d3a3a83cf836a1dc8fc0911a">word</a></td></tr>
<tr class="memdesc:afd61946db54be97ad6f867426d054f82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Full register as single 32-bit word.  <a href="union_t_c_a_n4x5x___device___interrupts_1_1_0d16.html#afd61946db54be97ad6f867426d054f82">More...</a><br /></td></tr>
<tr class="separator:afd61946db54be97ad6f867426d054f82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94f593d4341f2476e4386cd3cf837e07"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ad0074952251d2a5762e0793b294a9845"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="struct_t_c_a_n4x5x___device___interrupts.html#a7d0fea6cbe4e236d600d10feeb90dc7c">VTWD</a>: 1</td></tr>
<tr class="memdesc:ad0074952251d2a5762e0793b294a9845"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEV_IR[0] VTWD: Global Voltage, Temp, or Watchdog (if equipped) Interrupt.  <a href="struct_t_c_a_n4x5x___device___interrupts_1_1_0d16_1_1_0d18.html#ad0074952251d2a5762e0793b294a9845">More...</a><br /></td></tr>
<tr class="separator:ad0074952251d2a5762e0793b294a9845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9ee1ef1990548e5a53f13f3dc167c56"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="struct_t_c_a_n4x5x___device___interrupts.html#a33ecbd0962b8fffb8944d2a282729d0d">M_CAN_INT</a>: 1</td></tr>
<tr class="memdesc:aa9ee1ef1990548e5a53f13f3dc167c56"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEV_IR[1] M_CAN_INT: There are MCAN interrupts pending.  <a href="struct_t_c_a_n4x5x___device___interrupts_1_1_0d16_1_1_0d18.html#aa9ee1ef1990548e5a53f13f3dc167c56">More...</a><br /></td></tr>
<tr class="separator:aa9ee1ef1990548e5a53f13f3dc167c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac66eb22533835876128973e902e26ad9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="struct_t_c_a_n4x5x___device___interrupts.html#a451801a99dfa9ce16e37839c0ccec48e">SWERR</a>: 1</td></tr>
<tr class="memdesc:ac66eb22533835876128973e902e26ad9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEV_IR[2] : Selective Wake Error (If equipped)  <a href="struct_t_c_a_n4x5x___device___interrupts_1_1_0d16_1_1_0d18.html#ac66eb22533835876128973e902e26ad9">More...</a><br /></td></tr>
<tr class="separator:ac66eb22533835876128973e902e26ad9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05104ff9202e00cd5cf1c5830a9667d8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="struct_t_c_a_n4x5x___device___interrupts.html#a572b9c7de48fbabf245b295cb83210b1">SPIERR</a>: 1</td></tr>
<tr class="memdesc:a05104ff9202e00cd5cf1c5830a9667d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEV_IR[3] : SPI Error.  <a href="struct_t_c_a_n4x5x___device___interrupts_1_1_0d16_1_1_0d18.html#a05104ff9202e00cd5cf1c5830a9667d8">More...</a><br /></td></tr>
<tr class="separator:a05104ff9202e00cd5cf1c5830a9667d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f9b6cf5d0546afab814c05f4982cd7f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="struct_t_c_a_n4x5x___device___interrupts.html#a851f2117ae6212d0f872aba5fb8d34cb">CBF</a>: 1</td></tr>
<tr class="memdesc:a6f9b6cf5d0546afab814c05f4982cd7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEV_IR[4] : CBF, CAN Bus Fault.  <a href="struct_t_c_a_n4x5x___device___interrupts_1_1_0d16_1_1_0d18.html#a6f9b6cf5d0546afab814c05f4982cd7f">More...</a><br /></td></tr>
<tr class="separator:a6f9b6cf5d0546afab814c05f4982cd7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a4907e21fb75fd18b3402f468bffc53"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="struct_t_c_a_n4x5x___device___interrupts.html#a76d84b6e113b9cbab8400d45ca99b39e">CANERR</a>: 1</td></tr>
<tr class="memdesc:a9a4907e21fb75fd18b3402f468bffc53"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEV_IR[5] : CANERR, CAN Error.  <a href="struct_t_c_a_n4x5x___device___interrupts_1_1_0d16_1_1_0d18.html#a9a4907e21fb75fd18b3402f468bffc53">More...</a><br /></td></tr>
<tr class="separator:a9a4907e21fb75fd18b3402f468bffc53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b5e14f44d732dca8ad2582de6e11367"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="struct_t_c_a_n4x5x___device___interrupts.html#a8f0264b2c74169ea11a923923a194fbb">WKRQ</a>: 1</td></tr>
<tr class="memdesc:a3b5e14f44d732dca8ad2582de6e11367"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEV_IR[6] : WKRQ, Wake Request.  <a href="struct_t_c_a_n4x5x___device___interrupts_1_1_0d16_1_1_0d18.html#a3b5e14f44d732dca8ad2582de6e11367">More...</a><br /></td></tr>
<tr class="separator:a3b5e14f44d732dca8ad2582de6e11367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8a9620cef82e33b27fddd272f8ab4a2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="struct_t_c_a_n4x5x___device___interrupts.html#a1ca39d8c20b6ffad89b839670f8e4fdc">GLOBALERR</a>: 1</td></tr>
<tr class="memdesc:ad8a9620cef82e33b27fddd272f8ab4a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEV_IR[7] : GLOBALERR, Global Error. Is the OR output of all interrupts.  <a href="struct_t_c_a_n4x5x___device___interrupts_1_1_0d16_1_1_0d18.html#ad8a9620cef82e33b27fddd272f8ab4a2">More...</a><br /></td></tr>
<tr class="separator:ad8a9620cef82e33b27fddd272f8ab4a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbb7e295c4eb4066c012231ce74bb151"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="struct_t_c_a_n4x5x___device___interrupts.html#a7e7c7454e59e6f96161f41c8e889ac4f">CANDOM</a>: 1</td></tr>
<tr class="memdesc:afbb7e295c4eb4066c012231ce74bb151"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEV_IR[8] : CANDOM, Can bus stuck dominant.  <a href="struct_t_c_a_n4x5x___device___interrupts_1_1_0d16_1_1_0d18.html#afbb7e295c4eb4066c012231ce74bb151">More...</a><br /></td></tr>
<tr class="separator:afbb7e295c4eb4066c012231ce74bb151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99bf1bea0bf042e3774f89ef0dbb4b51"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="struct_t_c_a_n4x5x___device___interrupts.html#a804504a918af580fb0484bd151a4bbe5">RESERVED</a>: 1</td></tr>
<tr class="memdesc:a99bf1bea0bf042e3774f89ef0dbb4b51"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEV_IR[9] : RESERVED.  <a href="struct_t_c_a_n4x5x___device___interrupts_1_1_0d16_1_1_0d18.html#a99bf1bea0bf042e3774f89ef0dbb4b51">More...</a><br /></td></tr>
<tr class="separator:a99bf1bea0bf042e3774f89ef0dbb4b51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab61e41dc9d34fb8613768aef00a620d8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="struct_t_c_a_n4x5x___device___interrupts.html#ac82a7f16da329a5829405d59d2785972">CANTO</a>: 1</td></tr>
<tr class="memdesc:ab61e41dc9d34fb8613768aef00a620d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEV_IR[10] : CANTO, CAN Timeout.  <a href="struct_t_c_a_n4x5x___device___interrupts_1_1_0d16_1_1_0d18.html#ab61e41dc9d34fb8613768aef00a620d8">More...</a><br /></td></tr>
<tr class="separator:ab61e41dc9d34fb8613768aef00a620d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdb3fc6a50418b97341101f3bc2332c2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="struct_t_c_a_n4x5x___device___interrupts.html#a5fb30f4e0fcc68b5222125221b52af12">RESERVED2</a>: 1</td></tr>
<tr class="memdesc:abdb3fc6a50418b97341101f3bc2332c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEV_IR[11] : RESERVED.  <a href="struct_t_c_a_n4x5x___device___interrupts_1_1_0d16_1_1_0d18.html#abdb3fc6a50418b97341101f3bc2332c2">More...</a><br /></td></tr>
<tr class="separator:abdb3fc6a50418b97341101f3bc2332c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add242c4fe43ee7ad69dc10bcac2bbd6f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="struct_t_c_a_n4x5x___device___interrupts.html#a159bc12c803287f8109da285255126b2">FRAME_OVF</a>: 1</td></tr>
<tr class="memdesc:add242c4fe43ee7ad69dc10bcac2bbd6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEV_IR[12] : FRAME_OVF, Frame Error Overflow (If Selective Wake is equipped)  <a href="struct_t_c_a_n4x5x___device___interrupts_1_1_0d16_1_1_0d18.html#add242c4fe43ee7ad69dc10bcac2bbd6f">More...</a><br /></td></tr>
<tr class="separator:add242c4fe43ee7ad69dc10bcac2bbd6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b62f9bb38d9017dd319bab0bd28f14b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="struct_t_c_a_n4x5x___device___interrupts.html#a7ffc9e34aa05bf26716cd0d6432b81fe">WKERR</a>: 1</td></tr>
<tr class="memdesc:a2b62f9bb38d9017dd319bab0bd28f14b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEV_IR[13] : WKERR, Wake Error.  <a href="struct_t_c_a_n4x5x___device___interrupts_1_1_0d16_1_1_0d18.html#a2b62f9bb38d9017dd319bab0bd28f14b">More...</a><br /></td></tr>
<tr class="separator:a2b62f9bb38d9017dd319bab0bd28f14b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0e263315bb2be648657a5cdd921c42d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="struct_t_c_a_n4x5x___device___interrupts.html#a89bef4234cb8536a5242b6bf8d3e50ec">LWU</a>: 1</td></tr>
<tr class="memdesc:ae0e263315bb2be648657a5cdd921c42d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEV_IR[14] : LWU, Local Wake Up.  <a href="struct_t_c_a_n4x5x___device___interrupts_1_1_0d16_1_1_0d18.html#ae0e263315bb2be648657a5cdd921c42d">More...</a><br /></td></tr>
<tr class="separator:ae0e263315bb2be648657a5cdd921c42d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0618b03688223f1b8f78c4cccdc015ee"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="struct_t_c_a_n4x5x___device___interrupts.html#a97d3e058e7b997c6f12c1d6fbfdce932">CANINT</a>: 1</td></tr>
<tr class="memdesc:a0618b03688223f1b8f78c4cccdc015ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEV_IR[15] : CANINT, CAN Bus Wake Up Interrupt.  <a href="struct_t_c_a_n4x5x___device___interrupts_1_1_0d16_1_1_0d18.html#a0618b03688223f1b8f78c4cccdc015ee">More...</a><br /></td></tr>
<tr class="separator:a0618b03688223f1b8f78c4cccdc015ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48546bfa1c2633b28f148d39dbc17164"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="struct_t_c_a_n4x5x___device___interrupts.html#ae25a4fd58afaaf89ac8bf542ac53f1d5">ECCERR</a>: 1</td></tr>
<tr class="memdesc:a48546bfa1c2633b28f148d39dbc17164"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEV_IR[16] : ECCERR, MRAM ECC Error.  <a href="struct_t_c_a_n4x5x___device___interrupts_1_1_0d16_1_1_0d18.html#a48546bfa1c2633b28f148d39dbc17164">More...</a><br /></td></tr>
<tr class="separator:a48546bfa1c2633b28f148d39dbc17164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad08e9d3163fce6a2ef37ca71809d25ac"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="struct_t_c_a_n4x5x___device___interrupts.html#a1a1cdb347782b259896de3c7347c1101">RESERVED3</a>: 1</td></tr>
<tr class="memdesc:ad08e9d3163fce6a2ef37ca71809d25ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEV_IR[17] : Reserved.  <a href="struct_t_c_a_n4x5x___device___interrupts_1_1_0d16_1_1_0d18.html#ad08e9d3163fce6a2ef37ca71809d25ac">More...</a><br /></td></tr>
<tr class="separator:ad08e9d3163fce6a2ef37ca71809d25ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad61d7baa0bc03cbc2f05436ec25b29cf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="struct_t_c_a_n4x5x___device___interrupts.html#a5a62372aba415d42ea40d8a5fc145dcc">WDTO</a>: 1</td></tr>
<tr class="memdesc:ad61d7baa0bc03cbc2f05436ec25b29cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEV_IR[18] : WDTO, Watchdog Time Out.  <a href="struct_t_c_a_n4x5x___device___interrupts_1_1_0d16_1_1_0d18.html#ad61d7baa0bc03cbc2f05436ec25b29cf">More...</a><br /></td></tr>
<tr class="separator:ad61d7baa0bc03cbc2f05436ec25b29cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6c391d87abb717188888cb71b9f78d6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="struct_t_c_a_n4x5x___device___interrupts.html#aa62355e4301ccd384556e683256b01e3">TSD</a>: 1</td></tr>
<tr class="memdesc:ac6c391d87abb717188888cb71b9f78d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEV_IR[19] : TSD, Thermal Shut Down.  <a href="struct_t_c_a_n4x5x___device___interrupts_1_1_0d16_1_1_0d18.html#ac6c391d87abb717188888cb71b9f78d6">More...</a><br /></td></tr>
<tr class="separator:ac6c391d87abb717188888cb71b9f78d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb1d6dbc7918b9503c16197eb56739bd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="struct_t_c_a_n4x5x___device___interrupts.html#a40404ca27d408e5e47c9747f8c8823e9">PWRON</a>: 1</td></tr>
<tr class="memdesc:afb1d6dbc7918b9503c16197eb56739bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEV_IR[20] : PWRON, Power On Interrupt.  <a href="struct_t_c_a_n4x5x___device___interrupts_1_1_0d16_1_1_0d18.html#afb1d6dbc7918b9503c16197eb56739bd">More...</a><br /></td></tr>
<tr class="separator:afb1d6dbc7918b9503c16197eb56739bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8a41c7a73ffe745dd2a1864e105c2ce"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="struct_t_c_a_n4x5x___device___interrupts.html#a3d40f6fbbe9e735040417e42bf238778">UVIO</a>: 1</td></tr>
<tr class="memdesc:aa8a41c7a73ffe745dd2a1864e105c2ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEV_IR[21] : UVIO, Undervoltage on UVIO.  <a href="struct_t_c_a_n4x5x___device___interrupts_1_1_0d16_1_1_0d18.html#aa8a41c7a73ffe745dd2a1864e105c2ce">More...</a><br /></td></tr>
<tr class="separator:aa8a41c7a73ffe745dd2a1864e105c2ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81adaa6b494d8d1b051d2a8686556b29"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="struct_t_c_a_n4x5x___device___interrupts.html#aa412d29abfafc164f94bd0b39bdd667c">UVSUP</a>: 1</td></tr>
<tr class="memdesc:a81adaa6b494d8d1b051d2a8686556b29"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEV_IR[22] : UVSUP, Undervoltage on VSUP and VCCOUT.  <a href="struct_t_c_a_n4x5x___device___interrupts_1_1_0d16_1_1_0d18.html#a81adaa6b494d8d1b051d2a8686556b29">More...</a><br /></td></tr>
<tr class="separator:a81adaa6b494d8d1b051d2a8686556b29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf22d5d0b55b1282439fc855e339e079"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="struct_t_c_a_n4x5x___device___interrupts.html#ab04392ad15e19b122f9816e2e287e2f1">SMS</a>: 1</td></tr>
<tr class="memdesc:aaf22d5d0b55b1282439fc855e339e079"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEV_IR[23] : SMS, Sleep Mode Status Flag. Set when sleep mode is entered due to WKERR, UVIO, or TSD faults.  <a href="struct_t_c_a_n4x5x___device___interrupts_1_1_0d16_1_1_0d18.html#aaf22d5d0b55b1282439fc855e339e079">More...</a><br /></td></tr>
<tr class="separator:aaf22d5d0b55b1282439fc855e339e079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd62273b23e8dcd2af4ab7468cff0441"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="struct_t_c_a_n4x5x___device___interrupts.html#a71cd44b65841a98cf330cf21dc56185b">CANBUSBAT</a>: 1</td></tr>
<tr class="memdesc:afd62273b23e8dcd2af4ab7468cff0441"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEV_IR[24] : CANBUSBAT, CAN Shorted to VBAT.  <a href="struct_t_c_a_n4x5x___device___interrupts_1_1_0d16_1_1_0d18.html#afd62273b23e8dcd2af4ab7468cff0441">More...</a><br /></td></tr>
<tr class="separator:afd62273b23e8dcd2af4ab7468cff0441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7865d292acd136c1142a41f492326155"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="struct_t_c_a_n4x5x___device___interrupts.html#a2d490985e75bd94cc74b6021f7608501">CANBUSGND</a>: 1</td></tr>
<tr class="memdesc:a7865d292acd136c1142a41f492326155"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEV_IR[25] : CANBUSGND, CAN Shorted to GND.  <a href="struct_t_c_a_n4x5x___device___interrupts_1_1_0d16_1_1_0d18.html#a7865d292acd136c1142a41f492326155">More...</a><br /></td></tr>
<tr class="separator:a7865d292acd136c1142a41f492326155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a332131bb42fddc7039cb9aa786789f0a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="struct_t_c_a_n4x5x___device___interrupts.html#ae3e7fce152f662fee632daa51dffef4e">CANBUSOPEN</a>: 1</td></tr>
<tr class="memdesc:a332131bb42fddc7039cb9aa786789f0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEV_IR[26] : CANBUSOPEN, CAN Open fault.  <a href="struct_t_c_a_n4x5x___device___interrupts_1_1_0d16_1_1_0d18.html#a332131bb42fddc7039cb9aa786789f0a">More...</a><br /></td></tr>
<tr class="separator:a332131bb42fddc7039cb9aa786789f0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1b76d00c583c3f8cc3d91ce7a944363"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="struct_t_c_a_n4x5x___device___interrupts.html#a4d07cd6a7fe12a4eccf786c10944962c">CANLGND</a>: 1</td></tr>
<tr class="memdesc:ae1b76d00c583c3f8cc3d91ce7a944363"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEV_IR[27] : CANLGND, CANL GND.  <a href="struct_t_c_a_n4x5x___device___interrupts_1_1_0d16_1_1_0d18.html#ae1b76d00c583c3f8cc3d91ce7a944363">More...</a><br /></td></tr>
<tr class="separator:ae1b76d00c583c3f8cc3d91ce7a944363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4867bcc9dbe8ab41b61aefaeea96a6d7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="struct_t_c_a_n4x5x___device___interrupts.html#a14da55424ef94a0c17e3491f35f0f5f8">CANHBAT</a>: 1</td></tr>
<tr class="memdesc:a4867bcc9dbe8ab41b61aefaeea96a6d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEV_IR[28] : CANHBAT, CANH to VBAT.  <a href="struct_t_c_a_n4x5x___device___interrupts_1_1_0d16_1_1_0d18.html#a4867bcc9dbe8ab41b61aefaeea96a6d7">More...</a><br /></td></tr>
<tr class="separator:a4867bcc9dbe8ab41b61aefaeea96a6d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a924050ab43518ddb980459b0567b4c37"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="struct_t_c_a_n4x5x___device___interrupts.html#a1d100de0d17d62b4f0f5f294c71c1d9c">CANHCANL</a>: 1</td></tr>
<tr class="memdesc:a924050ab43518ddb980459b0567b4c37"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEV_IR[29] : CANHCANL, CANH and CANL shorted.  <a href="struct_t_c_a_n4x5x___device___interrupts_1_1_0d16_1_1_0d18.html#a924050ab43518ddb980459b0567b4c37">More...</a><br /></td></tr>
<tr class="separator:a924050ab43518ddb980459b0567b4c37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ec5a1edb505d4903752f8fb69f632a9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="struct_t_c_a_n4x5x___device___interrupts.html#ac530acf6c8556dcf1c10910d241d74ca">CANBUSTERMOPEN</a>: 1</td></tr>
<tr class="memdesc:a8ec5a1edb505d4903752f8fb69f632a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEV_IR[30] : CANBUSTERMOPEN, CAN Bus has termination point open.  <a href="struct_t_c_a_n4x5x___device___interrupts_1_1_0d16_1_1_0d18.html#a8ec5a1edb505d4903752f8fb69f632a9">More...</a><br /></td></tr>
<tr class="separator:a8ec5a1edb505d4903752f8fb69f632a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29f93c8f4dde1fa15b81b86647c3a85c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="struct_t_c_a_n4x5x___device___interrupts.html#a031c3f0e177e366b8f6bc1226b5a2b68">CANBUSNORM</a>: 1</td></tr>
<tr class="memdesc:a29f93c8f4dde1fa15b81b86647c3a85c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEV_IR[31] : CANBUSNOM, CAN Bus is normal flag.  <a href="struct_t_c_a_n4x5x___device___interrupts_1_1_0d16_1_1_0d18.html#a29f93c8f4dde1fa15b81b86647c3a85c">More...</a><br /></td></tr>
<tr class="separator:a29f93c8f4dde1fa15b81b86647c3a85c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94f593d4341f2476e4386cd3cf837e07"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a94f593d4341f2476e4386cd3cf837e07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9394f6b0ace324aae5c9ac057fda1ece"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a9394f6b0ace324aae5c9ac057fda1ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Struct containing the device interrupt bit field. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a9394f6b0ace324aae5c9ac057fda1ece"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9394f6b0ace324aae5c9ac057fda1ece">&#9670;&nbsp;</a></span>@17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71cd44b65841a98cf330cf21dc56185b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71cd44b65841a98cf330cf21dc56185b">&#9670;&nbsp;</a></span>CANBUSBAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t TCAN4x5x_Device_Interrupts::CANBUSBAT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEV_IR[24] : CANBUSBAT, CAN Shorted to VBAT. </p>

</div>
</div>
<a id="a2d490985e75bd94cc74b6021f7608501"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d490985e75bd94cc74b6021f7608501">&#9670;&nbsp;</a></span>CANBUSGND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t TCAN4x5x_Device_Interrupts::CANBUSGND</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEV_IR[25] : CANBUSGND, CAN Shorted to GND. </p>

</div>
</div>
<a id="a031c3f0e177e366b8f6bc1226b5a2b68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a031c3f0e177e366b8f6bc1226b5a2b68">&#9670;&nbsp;</a></span>CANBUSNORM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t TCAN4x5x_Device_Interrupts::CANBUSNORM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEV_IR[31] : CANBUSNOM, CAN Bus is normal flag. </p>

</div>
</div>
<a id="ae3e7fce152f662fee632daa51dffef4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3e7fce152f662fee632daa51dffef4e">&#9670;&nbsp;</a></span>CANBUSOPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t TCAN4x5x_Device_Interrupts::CANBUSOPEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEV_IR[26] : CANBUSOPEN, CAN Open fault. </p>

</div>
</div>
<a id="ac530acf6c8556dcf1c10910d241d74ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac530acf6c8556dcf1c10910d241d74ca">&#9670;&nbsp;</a></span>CANBUSTERMOPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t TCAN4x5x_Device_Interrupts::CANBUSTERMOPEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEV_IR[30] : CANBUSTERMOPEN, CAN Bus has termination point open. </p>

</div>
</div>
<a id="a7e7c7454e59e6f96161f41c8e889ac4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e7c7454e59e6f96161f41c8e889ac4f">&#9670;&nbsp;</a></span>CANDOM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t TCAN4x5x_Device_Interrupts::CANDOM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEV_IR[8] : CANDOM, Can bus stuck dominant. </p>

</div>
</div>
<a id="a76d84b6e113b9cbab8400d45ca99b39e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76d84b6e113b9cbab8400d45ca99b39e">&#9670;&nbsp;</a></span>CANERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t TCAN4x5x_Device_Interrupts::CANERR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEV_IR[5] : CANERR, CAN Error. </p>

</div>
</div>
<a id="a14da55424ef94a0c17e3491f35f0f5f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14da55424ef94a0c17e3491f35f0f5f8">&#9670;&nbsp;</a></span>CANHBAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t TCAN4x5x_Device_Interrupts::CANHBAT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEV_IR[28] : CANHBAT, CANH to VBAT. </p>

</div>
</div>
<a id="a1d100de0d17d62b4f0f5f294c71c1d9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d100de0d17d62b4f0f5f294c71c1d9c">&#9670;&nbsp;</a></span>CANHCANL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t TCAN4x5x_Device_Interrupts::CANHCANL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEV_IR[29] : CANHCANL, CANH and CANL shorted. </p>

</div>
</div>
<a id="a97d3e058e7b997c6f12c1d6fbfdce932"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97d3e058e7b997c6f12c1d6fbfdce932">&#9670;&nbsp;</a></span>CANINT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t TCAN4x5x_Device_Interrupts::CANINT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEV_IR[15] : CANINT, CAN Bus Wake Up Interrupt. </p>

</div>
</div>
<a id="a4d07cd6a7fe12a4eccf786c10944962c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d07cd6a7fe12a4eccf786c10944962c">&#9670;&nbsp;</a></span>CANLGND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t TCAN4x5x_Device_Interrupts::CANLGND</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEV_IR[27] : CANLGND, CANL GND. </p>

</div>
</div>
<a id="ac82a7f16da329a5829405d59d2785972"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac82a7f16da329a5829405d59d2785972">&#9670;&nbsp;</a></span>CANTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t TCAN4x5x_Device_Interrupts::CANTO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEV_IR[10] : CANTO, CAN Timeout. </p>

</div>
</div>
<a id="a851f2117ae6212d0f872aba5fb8d34cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a851f2117ae6212d0f872aba5fb8d34cb">&#9670;&nbsp;</a></span>CBF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t TCAN4x5x_Device_Interrupts::CBF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEV_IR[4] : CBF, CAN Bus Fault. </p>

</div>
</div>
<a id="ae25a4fd58afaaf89ac8bf542ac53f1d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae25a4fd58afaaf89ac8bf542ac53f1d5">&#9670;&nbsp;</a></span>ECCERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t TCAN4x5x_Device_Interrupts::ECCERR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEV_IR[16] : ECCERR, MRAM ECC Error. </p>

</div>
</div>
<a id="a159bc12c803287f8109da285255126b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a159bc12c803287f8109da285255126b2">&#9670;&nbsp;</a></span>FRAME_OVF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t TCAN4x5x_Device_Interrupts::FRAME_OVF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEV_IR[12] : FRAME_OVF, Frame Error Overflow (If Selective Wake is equipped) </p>

</div>
</div>
<a id="a1ca39d8c20b6ffad89b839670f8e4fdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ca39d8c20b6ffad89b839670f8e4fdc">&#9670;&nbsp;</a></span>GLOBALERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t TCAN4x5x_Device_Interrupts::GLOBALERR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEV_IR[7] : GLOBALERR, Global Error. Is the OR output of all interrupts. </p>

</div>
</div>
<a id="a89bef4234cb8536a5242b6bf8d3e50ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89bef4234cb8536a5242b6bf8d3e50ec">&#9670;&nbsp;</a></span>LWU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t TCAN4x5x_Device_Interrupts::LWU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEV_IR[14] : LWU, Local Wake Up. </p>

</div>
</div>
<a id="a33ecbd0962b8fffb8944d2a282729d0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33ecbd0962b8fffb8944d2a282729d0d">&#9670;&nbsp;</a></span>M_CAN_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t TCAN4x5x_Device_Interrupts::M_CAN_INT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEV_IR[1] M_CAN_INT: There are MCAN interrupts pending. </p>

</div>
</div>
<a id="a40404ca27d408e5e47c9747f8c8823e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40404ca27d408e5e47c9747f8c8823e9">&#9670;&nbsp;</a></span>PWRON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t TCAN4x5x_Device_Interrupts::PWRON</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEV_IR[20] : PWRON, Power On Interrupt. </p>

</div>
</div>
<a id="a804504a918af580fb0484bd151a4bbe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a804504a918af580fb0484bd151a4bbe5">&#9670;&nbsp;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t TCAN4x5x_Device_Interrupts::RESERVED</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEV_IR[9] : RESERVED. </p>

</div>
</div>
<a id="a5fb30f4e0fcc68b5222125221b52af12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fb30f4e0fcc68b5222125221b52af12">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t TCAN4x5x_Device_Interrupts::RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEV_IR[11] : RESERVED. </p>

</div>
</div>
<a id="a1a1cdb347782b259896de3c7347c1101"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a1cdb347782b259896de3c7347c1101">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t TCAN4x5x_Device_Interrupts::RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEV_IR[17] : Reserved. </p>

</div>
</div>
<a id="ab04392ad15e19b122f9816e2e287e2f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab04392ad15e19b122f9816e2e287e2f1">&#9670;&nbsp;</a></span>SMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t TCAN4x5x_Device_Interrupts::SMS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEV_IR[23] : SMS, Sleep Mode Status Flag. Set when sleep mode is entered due to WKERR, UVIO, or TSD faults. </p>

</div>
</div>
<a id="a572b9c7de48fbabf245b295cb83210b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a572b9c7de48fbabf245b295cb83210b1">&#9670;&nbsp;</a></span>SPIERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t TCAN4x5x_Device_Interrupts::SPIERR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEV_IR[3] : SPI Error. </p>

</div>
</div>
<a id="a451801a99dfa9ce16e37839c0ccec48e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a451801a99dfa9ce16e37839c0ccec48e">&#9670;&nbsp;</a></span>SWERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t TCAN4x5x_Device_Interrupts::SWERR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEV_IR[2] : Selective Wake Error (If equipped) </p>

</div>
</div>
<a id="aa62355e4301ccd384556e683256b01e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa62355e4301ccd384556e683256b01e3">&#9670;&nbsp;</a></span>TSD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t TCAN4x5x_Device_Interrupts::TSD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEV_IR[19] : TSD, Thermal Shut Down. </p>

</div>
</div>
<a id="a3d40f6fbbe9e735040417e42bf238778"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d40f6fbbe9e735040417e42bf238778">&#9670;&nbsp;</a></span>UVIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t TCAN4x5x_Device_Interrupts::UVIO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEV_IR[21] : UVIO, Undervoltage on UVIO. </p>

</div>
</div>
<a id="aa412d29abfafc164f94bd0b39bdd667c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa412d29abfafc164f94bd0b39bdd667c">&#9670;&nbsp;</a></span>UVSUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t TCAN4x5x_Device_Interrupts::UVSUP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEV_IR[22] : UVSUP, Undervoltage on VSUP and VCCOUT. </p>

</div>
</div>
<a id="a7d0fea6cbe4e236d600d10feeb90dc7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d0fea6cbe4e236d600d10feeb90dc7c">&#9670;&nbsp;</a></span>VTWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t TCAN4x5x_Device_Interrupts::VTWD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEV_IR[0] VTWD: Global Voltage, Temp, or Watchdog (if equipped) Interrupt. </p>

</div>
</div>
<a id="a5a62372aba415d42ea40d8a5fc145dcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a62372aba415d42ea40d8a5fc145dcc">&#9670;&nbsp;</a></span>WDTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t TCAN4x5x_Device_Interrupts::WDTO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEV_IR[18] : WDTO, Watchdog Time Out. </p>

</div>
</div>
<a id="a7ffc9e34aa05bf26716cd0d6432b81fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ffc9e34aa05bf26716cd0d6432b81fe">&#9670;&nbsp;</a></span>WKERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t TCAN4x5x_Device_Interrupts::WKERR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEV_IR[13] : WKERR, Wake Error. </p>

</div>
</div>
<a id="a8f0264b2c74169ea11a923923a194fbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f0264b2c74169ea11a923923a194fbb">&#9670;&nbsp;</a></span>WKRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t TCAN4x5x_Device_Interrupts::WKRQ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEV_IR[6] : WKRQ, Wake Request. </p>

</div>
</div>
<a id="a2b75e768d3a3a83cf836a1dc8fc0911a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b75e768d3a3a83cf836a1dc8fc0911a">&#9670;&nbsp;</a></span>word</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t TCAN4x5x_Device_Interrupts::word</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Full register as single 32-bit word. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>C:/Alphi/PCIeMiniSoftware/include/<a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html">TCAN4x5x_Data_Structs.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.18
</small></address>
</body>
</html>
