AArch64 WW+RF+WF+cachesync+ctrlisb+po
"CacheSyncdWW Rfe DpCtrlIsbdR Fife PodWR Fife"
Cycle=Rfe DpCtrlIsbdR Fife PodWR Fife CacheSyncdWW
Relax=Fife
Safe=Rfe PodWR CacheSyncdWW DpCtrlIsbdR
Generator=diy7 (version 7.52+10(dev))
Com=Rf Fif Fif
Orig=CacheSyncdWW Rfe DpCtrlIsbdR Fife PodWR Fife
{
0:X0=0x14000001; 0:X1=P2:Lself05; 0:X2=0x1; 0:X3=x;
1:X1=x;
2:X0=0x14000001; 2:X1=P1:Lself06;
}
 P0          | P1           | P2          ;
 STR W0,[X1] | LDR W0,[X1]  | STR W0,[X1] ;
 DC CVAU,X1  | CBNZ W0,LC00 | Lself05:    ;
 DSB ISH     | LC00:        | B L03       ;
 IC IVAU,X1  | ISB          | MOV W2,#2   ;
 DSB ISH     | Lself06:     | B L04       ;
 STR W2,[X3] | B L01        | L03:        ;
             | MOV W2,#2    | MOV W2,#1   ;
             | B L02        | L04:        ;
             | L01:         |             ;
             | MOV W2,#1    |             ;
             | L02:         |             ;
exists
(1:X0=0x1 /\ 1:X2=0x1 /\ 2:X2=0x1)
