Checking out license 'RTL_Compiler_Ultra'... (0 seconds elapsed)
License 'RTL_Compiler_Ultra' (main version: 14.2, alternate version: 14.2) checkout failed.
Checking out license 'Genus_Synthesis'... (0 seconds elapsed)
  Setting attribute of root '/': 'gui_sv_threshold' = 50000
Reading GUI preferences file '/home/saha/.cadence/rc.gui'.
Finished loading tool scripts (10 seconds elapsed)

                                                 Cadence Encounter(R) RTL Compiler
                                    Version RC14.28 - v14.20-s067_1 (64-bit), built Jun 22 2016


Copyright notice: Copyright 1997-2015 Cadence Design Systems, Inc. All rights reserved worldwide. 

WARNING: This version of RC is 539 days old.
         Visit downloads.cadence.com for the latest release of RC.


===================================================================================================================================
                                           Welcome to Cadence Encounter(R) RTL Compiler

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.
  To learn more, type 'get_attribute -help <attribute> <object>'.

            object  attribute
            ------  ---------
       cpf_command  synthesize_complex_expressions
    cpf_command_id  current_set_instance_macro
    cpf_command_id  current_set_instance_module
    cpf_command_id  done_in_apply_cpf
    cpf_command_id  done_in_write_cpf
    cpf_command_id  macro_definition_command
    cpf_command_id  rc_command
            design  base_mode
            design  disable_power_mode_factorization
            design  dp_perform_rewriting_operations
            design  lp_clock_gating_hierarchical
            design  lp_map_to_srpg_cells
            design  lp_optimize_dynamic_power_first
            design  lp_srpg_pg_driver
          instance  black_box
          instance  dft_inherited_dont_scan
          instance  gint_has_connected_pg_pin
          instance  lp_map_to_srpg_cells
          instance  lp_map_to_srpg_type
          instance  lp_srpg_pg_driver
           libcell  black_box
           libcell  location
            libpin  q_pin_of_d_pin
               net  hier_net
               net  logic0_driven
               net  logic1_driven
      power_domain  library_domain_by_mode
      power_domain  shutoff_signal
      power_domain  shutoff_signal_polarity
              root  auto_ungroup_min_effort
              root  constant_prop_through_iso_cell
              root  degenerate_complex_seqs
              root  disable_power_mode
              root  dp_perform_csa_operations
              root  dp_perform_rewriting_operations
              root  dp_perform_sharing_operations
              root  dp_perform_speculation_operations
              root  driver_for_unloaded_ports
              root  enable_parallel_iopt
              root  enc_in_place_opt
              root  enc_opt_drv
              root  hdl_flatten_array
              root  hdl_old_reg_naming
              root  hdl_reg_naming_style_scalar
              root  hdl_reg_naming_style_vector
              root  hdl_trim_target_index
              root  hdl_use_params_in_cell_search
              root  ignore_unknown_embedded_commands
              root  lbr_async_clr_pre_seqs_interchangable
              root  lp_clock_gating_hierarchical
              root  lp_insert_clock_gating_incremental
              root  lp_iopt_mvt_multipass_flow
              root  lp_multi_vt_optimization_effort
              root  ovf_mode
              root  ovf_verification_directory
              root  ple_parameter_source_priority
              root  power_optimization_effort
              root  pqos_virtual_buffer
              root  retime_preserve_state_points
              root  wlec_env_var
              root  wlec_flat_r2n
              root  wlec_no_exit
              root  wlec_old_lp_ec_flow
              root  wlec_save_ssion
              root  wlec_sim_lib
              root  wlec_sim_plus_lib
              root  wlec_skip_iso_check_hier_compare
              root  wlec_skip_lvl_check_hier_compare
              root  wlec_verbose
         subdesign  allow_csa_subdesign
         subdesign  allow_sharing_subdesign
         subdesign  allow_speculation_subdesign
         subdesign  auto_ungroup_ok
         subdesign  dp_perform_rewriting_operations
         subdesign  lp_clock_gating_hierarchical

Send us feedback at rc_feedback@cadence.com.
===================================================================================================================================

rc:/> source run   scripts/run_synth.tcl
Sourcing './scripts/run_synth.tcl' (Wed Dec 13 09:13:26 -0600 2017)...
  Setting attribute of root '/': 'lib_search_path' = ../libdir

  Message Summary for Library tcbn65gpluswc.lib:
  **********************************************
  Could not find an attribute in the library. [LBR-436]: 989
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  An unsupported construct was detected in this library. [LBR-40]: 1
  **********************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'tcbn65gpluswc.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20'
        : To use the cell in clock gating, Set cell attribute 'dont_use' false in the library.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24'
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP3' must have an output pin.
  Setting attribute of root '/': 'library' = tcbn65gpluswc.lib
Sourcing './scripts/read_rtl.tcl' (Wed Dec 13 09:13:28 -0600 2017)...
	else if(N1!==N)begin
	          |
Warning : Using synthesizable equivalent of non-synthesizable operator. [VLOGPT-107]
        : Converting '!==' to '!=' in file '../rtl/lrm.v' on line 64, column 12.
        : Verilog operators === and !== are not synthesizable.
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
  Library has 432 usable logic and 280 usable sequential lib-cells.
Info    : Found unusable library cells. [LBR-415]
        : Library: 'tcbn65gpluswc.lib', Total cells: 811, Unusable cells: 81.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD20 CKLHQD24 ... and others.'
        : For more information, refer to 'Cells Identified as Unusable' in the RC User Guide. The number of unusable cells that is listed depends on the setting of the 'information_level' root attribute. If set to a value less than 6, the list is limited to 10 unusable cells. If set to a value equal to or higher than 6, all unusable cells are listed.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'lrm' from file '../rtl/lrm.v'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'lrm'.
Checking out license 'Genus_Physical_Opt'... (0 seconds elapsed)
  Setting attribute of design 'lrm': 'retime' = true
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
Statistics for commands executed by read_sdc:
 "create_clock"            - successful      1 , failed      0 (runtime  0.00)
 "get_ports"               - successful      4 , failed      0 (runtime  0.00)
 "set_input_delay"         - successful      3 , failed      0 (runtime  0.00)
Total runtime 0
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'lrm' to generic gates using 'high' effort.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 16 hierarchical instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted instances,        set the 'information_level' attribute to 2 or above.
Info    : Optimizing RTL. [RTLOPT-1]
        : Optimizing RTL in 'lrm' using 'high' effort.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'UpCounter_csa_cluster' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'UpCounter_csa_cluster'.
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'UpCounter_csa_cluster'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'Multiplier_csa_cluster_273' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'Multiplier_csa_cluster_273'.
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'Multiplier_csa_cluster_273'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'lrm_csa_cluster_280' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'lrm_csa_cluster_280'.
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'lrm_csa_cluster_280'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'lrm_csa_cluster_275' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'lrm_csa_cluster_275'.
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'lrm_csa_cluster_275'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'lrm_csa_cluster_274' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 2 in module 'lrm_csa_cluster_274'.
Info    : Rejected carry-save configuration. [RTLOPT-21]
        : Rejected configuration 2 of 2 in module 'lrm_csa_cluster_274'.
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 3 carry-save groups in module 'lrm_csa_cluster_274'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'lrm_csa_cluster' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 2 in module 'lrm_csa_cluster'.
Info    : Rejected carry-save configuration. [RTLOPT-21]
        : Rejected configuration 2 of 2 in module 'lrm_csa_cluster'.
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 4 carry-save groups in module 'lrm_csa_cluster'.
Info    : Downsized instance. [RTLOPT-16]
        : Changed instance 'inc_ADD_UNS_OP_4' in 'lrm' to 'slow' speed architecture.
Info    : Done optimizing RTL. [RTLOPT-2]
        : Done optimizing RTL in 'lrm'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 14 sequential instances.
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'lrm' to generic gates.
Info    : Mapping. [SYNTH-4]
        : Mapping 'lrm' using 'high' effort.
Warning : The design contains latches. [RETIME-301]
        : The following latches will be excluded from retiming.
        : Latches cannot be handled by retiming.
        /designs/lrm/instances_seq/num2_reg[9]
        /designs/lrm/instances_seq/num2_reg[8]
        /designs/lrm/instances_seq/num2_reg[7]
        /designs/lrm/instances_seq/num2_reg[6]
        /designs/lrm/instances_seq/num2_reg[5]
        /designs/lrm/instances_seq/num2_reg[4]
        /designs/lrm/instances_seq/num2_reg[3]
        /designs/lrm/instances_seq/num2_reg[31]
        /designs/lrm/instances_seq/num2_reg[30]
        /designs/lrm/instances_seq/num2_reg[2]
        /designs/lrm/instances_seq/num2_reg[29]
        /designs/lrm/instances_seq/num2_reg[28]
        /designs/lrm/instances_seq/num2_reg[27]
        /designs/lrm/instances_seq/num2_reg[26]
        /designs/lrm/instances_seq/num2_reg[25]
        /designs/lrm/instances_seq/num2_reg[24]
        /designs/lrm/instances_seq/num2_reg[23]
        /designs/lrm/instances_seq/num2_reg[22]
        /designs/lrm/instances_seq/num2_reg[21]
        /designs/lrm/instances_seq/num2_reg[20]
        /designs/lrm/instances_seq/num2_reg[1]
        /designs/lrm/instances_seq/num2_reg[19]
        /designs/lrm/instances_seq/num2_reg[18]
        /designs/lrm/instances_seq/num2_reg[17]
        /designs/lrm/instances_seq/num2_reg[16]
        /designs/lrm/instances_seq/num2_reg[15]
        /designs/lrm/instances_seq/num2_reg[14]
        /designs/lrm/instances_seq/num2_reg[13]
        /designs/lrm/instances_seq/num2_reg[12]
        /designs/lrm/instances_seq/num2_reg[11]
        /designs/lrm/instances_seq/num2_reg[10]
        /designs/lrm/instances_seq/num2_reg[0]
        /designs/lrm/instances_seq/den2_reg[9]
        /designs/lrm/instances_seq/den2_reg[8]
        /designs/lrm/instances_seq/den2_reg[7]
        /designs/lrm/instances_seq/den2_reg[6]
        /designs/lrm/instances_seq/den2_reg[5]
        /designs/lrm/instances_seq/den2_reg[4]
        /designs/lrm/instances_seq/den2_reg[3]
        /designs/lrm/instances_seq/den2_reg[31]
        /designs/lrm/instances_seq/den2_reg[30]
        /designs/lrm/instances_seq/den2_reg[2]
        /designs/lrm/instances_seq/den2_reg[29]
        /designs/lrm/instances_seq/den2_reg[28]
        /designs/lrm/instances_seq/den2_reg[27]
        /designs/lrm/instances_seq/den2_reg[26]
        /designs/lrm/instances_seq/den2_reg[25]
        /designs/lrm/instances_seq/den2_reg[24]
        /designs/lrm/instances_seq/den2_reg[23]
        /designs/lrm/instances_seq/den2_reg[22]
        /designs/lrm/instances_seq/den2_reg[21]
        /designs/lrm/instances_seq/den2_reg[20]
        /designs/lrm/instances_seq/den2_reg[1]
        /designs/lrm/instances_seq/den2_reg[19]
        /designs/lrm/instances_seq/den2_reg[18]
        /designs/lrm/instances_seq/den2_reg[17]
        /designs/lrm/instances_seq/den2_reg[16]
        /designs/lrm/instances_seq/den2_reg[15]
        /designs/lrm/instances_seq/den2_reg[14]
        /designs/lrm/instances_seq/den2_reg[13]
        /designs/lrm/instances_seq/den2_reg[12]
        /designs/lrm/instances_seq/den2_reg[11]
        /designs/lrm/instances_seq/den2_reg[10]
        /designs/lrm/instances_seq/den2_reg[0]
        /designs/lrm/instances_seq/Y_reg[7]
        /designs/lrm/instances_seq/Y_reg[6]
        /designs/lrm/instances_seq/Y_reg[5]
        /designs/lrm/instances_seq/Y_reg[4]
        /designs/lrm/instances_seq/Y_reg[3]
        /designs/lrm/instances_seq/Y_reg[2]
        /designs/lrm/instances_seq/Y_reg[1]
        /designs/lrm/instances_seq/Y_reg[0]
        /designs/lrm/instances_seq/X_reg[7]
        /designs/lrm/instances_seq/X_reg[6]
        /designs/lrm/instances_seq/X_reg[5]
        /designs/lrm/instances_seq/X_reg[4]
        /designs/lrm/instances_seq/X_reg[3]
        /designs/lrm/instances_seq/X_reg[2]
        /designs/lrm/instances_seq/X_reg[1]
        /designs/lrm/instances_seq/X_reg[0]
        /designs/lrm/instances_hier/M1/instances_seq/out_reg[9]
        /designs/lrm/instances_hier/M1/instances_seq/out_reg[8]
        /designs/lrm/instances_hier/M1/instances_seq/out_reg[7]
        /designs/lrm/instances_hier/M1/instances_seq/out_reg[6]
        /designs/lrm/instances_hier/M1/instances_seq/out_reg[5]
        /designs/lrm/instances_hier/M1/instances_seq/out_reg[4]
        /designs/lrm/instances_hier/M1/instances_seq/out_reg[3]
        /designs/lrm/instances_hier/M1/instances_seq/out_reg[2]
        /designs/lrm/instances_hier/M1/instances_seq/out_reg[1]
        /designs/lrm/instances_hier/M1/instances_seq/out_reg[15]
        /designs/lrm/instances_hier/M1/instances_seq/out_reg[14]
        /designs/lrm/instances_hier/M1/instances_seq/out_reg[13]
        /designs/lrm/instances_hier/M1/instances_seq/out_reg[12]
        /designs/lrm/instances_hier/M1/instances_seq/out_reg[11]
        /designs/lrm/instances_hier/M1/instances_seq/out_reg[10]
        /designs/lrm/instances_hier/M1/instances_seq/out_reg[0]
Warning : Synthesis not performed. [SYNTH-22]
        : Design 'lrm' is already mapped to generic gates.
        : The '-to_generic' switch has no effect because the design is already mapped to generic gates. Try using '-to_mapped' or '-to_placed' instead.
  Constraining lrm for retiming
Warning : The design contains latches. [RETIME-301]
        : The following latches will be excluded from retiming.
        /designs/lrm/instances_seq/num2_reg[9]
        /designs/lrm/instances_seq/num2_reg[8]
        /designs/lrm/instances_seq/num2_reg[7]
        /designs/lrm/instances_seq/num2_reg[6]
        /designs/lrm/instances_seq/num2_reg[5]
        /designs/lrm/instances_seq/num2_reg[4]
        /designs/lrm/instances_seq/num2_reg[3]
        /designs/lrm/instances_seq/num2_reg[31]
        /designs/lrm/instances_seq/num2_reg[30]
        /designs/lrm/instances_seq/num2_reg[2]
        /designs/lrm/instances_seq/num2_reg[29]
        /designs/lrm/instances_seq/num2_reg[28]
        /designs/lrm/instances_seq/num2_reg[27]
        /designs/lrm/instances_seq/num2_reg[26]
        /designs/lrm/instances_seq/num2_reg[25]
        /designs/lrm/instances_seq/num2_reg[24]
        /designs/lrm/instances_seq/num2_reg[23]
        /designs/lrm/instances_seq/num2_reg[22]
        /designs/lrm/instances_seq/num2_reg[21]
        /designs/lrm/instances_seq/num2_reg[20]
        /designs/lrm/instances_seq/num2_reg[1]
        /designs/lrm/instances_seq/num2_reg[19]
        /designs/lrm/instances_seq/num2_reg[18]
        /designs/lrm/instances_seq/num2_reg[17]
        /designs/lrm/instances_seq/num2_reg[16]
        /designs/lrm/instances_seq/num2_reg[15]
        /designs/lrm/instances_seq/num2_reg[14]
        /designs/lrm/instances_seq/num2_reg[13]
        /designs/lrm/instances_seq/num2_reg[12]
        /designs/lrm/instances_seq/num2_reg[11]
        /designs/lrm/instances_seq/num2_reg[10]
        /designs/lrm/instances_seq/num2_reg[0]
        /designs/lrm/instances_seq/den2_reg[9]
        /designs/lrm/instances_seq/den2_reg[8]
        /designs/lrm/instances_seq/den2_reg[7]
        /designs/lrm/instances_seq/den2_reg[6]
        /designs/lrm/instances_seq/den2_reg[5]
        /designs/lrm/instances_seq/den2_reg[4]
        /designs/lrm/instances_seq/den2_reg[3]
        /designs/lrm/instances_seq/den2_reg[31]
        /designs/lrm/instances_seq/den2_reg[30]
        /designs/lrm/instances_seq/den2_reg[2]
        /designs/lrm/instances_seq/den2_reg[29]
        /designs/lrm/instances_seq/den2_reg[28]
        /designs/lrm/instances_seq/den2_reg[27]
        /designs/lrm/instances_seq/den2_reg[26]
        /designs/lrm/instances_seq/den2_reg[25]
        /designs/lrm/instances_seq/den2_reg[24]
        /designs/lrm/instances_seq/den2_reg[23]
        /designs/lrm/instances_seq/den2_reg[22]
        /designs/lrm/instances_seq/den2_reg[21]
        /designs/lrm/instances_seq/den2_reg[20]
        /designs/lrm/instances_seq/den2_reg[1]
        /designs/lrm/instances_seq/den2_reg[19]
        /designs/lrm/instances_seq/den2_reg[18]
        /designs/lrm/instances_seq/den2_reg[17]
        /designs/lrm/instances_seq/den2_reg[16]
        /designs/lrm/instances_seq/den2_reg[15]
        /designs/lrm/instances_seq/den2_reg[14]
        /designs/lrm/instances_seq/den2_reg[13]
        /designs/lrm/instances_seq/den2_reg[12]
        /designs/lrm/instances_seq/den2_reg[11]
        /designs/lrm/instances_seq/den2_reg[10]
        /designs/lrm/instances_seq/den2_reg[0]
        /designs/lrm/instances_seq/Y_reg[7]
        /designs/lrm/instances_seq/Y_reg[6]
        /designs/lrm/instances_seq/Y_reg[5]
        /designs/lrm/instances_seq/Y_reg[4]
        /designs/lrm/instances_seq/Y_reg[3]
        /designs/lrm/instances_seq/Y_reg[2]
        /designs/lrm/instances_seq/Y_reg[1]
        /designs/lrm/instances_seq/Y_reg[0]
        /designs/lrm/instances_seq/X_reg[7]
        /designs/lrm/instances_seq/X_reg[6]
        /designs/lrm/instances_seq/X_reg[5]
        /designs/lrm/instances_seq/X_reg[4]
        /designs/lrm/instances_seq/X_reg[3]
        /designs/lrm/instances_seq/X_reg[2]
        /designs/lrm/instances_seq/X_reg[1]
        /designs/lrm/instances_seq/X_reg[0]
        /designs/lrm/instances_hier/M1/instances_seq/out_reg[9]
        /designs/lrm/instances_hier/M1/instances_seq/out_reg[8]
        /designs/lrm/instances_hier/M1/instances_seq/out_reg[7]
        /designs/lrm/instances_hier/M1/instances_seq/out_reg[6]
        /designs/lrm/instances_hier/M1/instances_seq/out_reg[5]
        /designs/lrm/instances_hier/M1/instances_seq/out_reg[4]
        /designs/lrm/instances_hier/M1/instances_seq/out_reg[3]
        /designs/lrm/instances_hier/M1/instances_seq/out_reg[2]
        /designs/lrm/instances_hier/M1/instances_seq/out_reg[1]
        /designs/lrm/instances_hier/M1/instances_seq/out_reg[15]
        /designs/lrm/instances_hier/M1/instances_seq/out_reg[14]
        /designs/lrm/instances_hier/M1/instances_seq/out_reg[13]
        /designs/lrm/instances_hier/M1/instances_seq/out_reg[12]
        /designs/lrm/instances_hier/M1/instances_seq/out_reg[11]
        /designs/lrm/instances_hier/M1/instances_seq/out_reg[10]
        /designs/lrm/instances_hier/M1/instances_seq/out_reg[0]
  Done constraining lrm for retiming
Info    : Mapping. [SYNTH-4]
        : Mapping 'lrm' using 'high' effort.
Multi-threaded constant propagation [1|0] ...
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        0		  0%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            238		100%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         0		  0%
Total flip-flops                        238		100%
Total CG Modules                        0
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 24 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'CLK' target slack:   -69 ps
Target path end-point (Pin: Yp_reg[7]/Yp_reg[7]/d)

Multi-threaded Technology Mapping (4 threads per ST process, 4 of 24 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                86691     -274 
            Worst cost_group: CLK, WNS: -274.6
            Path: N_reg[0]/N_reg[0]/CP --> Yp_reg[7]/Yp_reg[7]/D

    Cost Group            Target    Slack    Clock
--------------------------------------------------
           CLK               -69     -275     2750 

 
Global incremental target info
==============================
Cost Group 'CLK' target slack:  -275 ps
Target path end-point (Pin: Yp_reg[7]/Yp_reg[7]/D (DFQD1/D))

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr               69533     -292 
            Worst cost_group: CLK, WNS: -292.0
            Path: EY_reg[1]/EY_reg[1]/CP --> Yp_reg[7]/Yp_reg[7]/D

    Cost Group            Target    Slack    Clock
--------------------------------------------------
           CLK              -275     -292     2750 

Info    : Done mapping. [SYNTH-5]
        : Done mapping 'lrm'.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'lrm' using 'medium' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                 69533     -292     -1377         0        0
            Worst cost_group: CLK, WNS: -292.0
            Path: EY_reg[1]/EY_reg[1]/CP --> Yp_reg[7]/Yp_reg[7]/D
 const_prop                69533     -292     -1377         0        0
            Worst cost_group: CLK, WNS: -292.0
            Path: EY_reg[1]/EY_reg[1]/CP --> Yp_reg[7]/Yp_reg[7]/D
 simp_cc_inputs            68706     -285     -1401         0        0
            Worst cost_group: CLK, WNS: -285.8
            Path: EX_reg[2]/EX_reg[2]/CP --> Yp_reg[7]/Yp_reg[7]/D
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                68706     -285     -1401         0        0
            Worst cost_group: CLK, WNS: -285.8
            Path: EX_reg[2]/EX_reg[2]/CP --> Yp_reg[7]/Yp_reg[7]/D
 incr_delay                69720     -232     -1108         0        0
            Worst cost_group: CLK, WNS: -232.6
            Path: EXsq_reg[9]/EXsq_reg[9]/CP --> Yp_reg[7]/Yp_reg[7]/D
 incr_delay                70030     -220     -1035         0        0
            Worst cost_group: CLK, WNS: -220.2
            Path: EXY_reg[14]/EXY_reg[14]/CP --> Yp_reg[7]/Yp_reg[7]/D
 incr_delay                70455     -209      -972         0        0
            Worst cost_group: CLK, WNS: -209.6
            Path: EY_reg[6]/EY_reg[6]/CP --> Yp_reg[7]/Yp_reg[7]/D
 incr_delay                70864     -202      -928         0        0
            Worst cost_group: CLK, WNS: -202.4
            Path: EX_reg[1]/EX_reg[1]/CP --> Yp_reg[7]/Yp_reg[7]/D
 incr_delay                71017     -198      -902         0        0
            Worst cost_group: CLK, WNS: -198.0
            Path: EXsq_reg[5]/EXsq_reg[5]/CP --> Yp_reg[7]/Yp_reg[7]/D
 incr_delay                71164     -195      -887         0        0
            Worst cost_group: CLK, WNS: -195.4
            Path: EXY_reg[17]/EXY_reg[17]/CP --> Yp_reg[7]/Yp_reg[7]/D
 incr_delay                71214     -192      -881         0        0
            Worst cost_group: CLK, WNS: -192.4
            Path: EXY_reg[7]/EXY_reg[7]/CP --> Yp_reg[7]/Yp_reg[7]/D
 incr_delay                71316     -190      -873         0        0
            Worst cost_group: CLK, WNS: -190.0
            Path: EX_reg[0]/EX_reg[0]/CP --> Yp_reg[5]/Yp_reg[5]/D
 incr_delay                71349     -186      -849         0        0
            Worst cost_group: CLK, WNS: -186.2
            Path: EXsq_reg[13]/EXsq_reg[13]/CP --> Yp_reg[7]/Yp_reg[7]/D
 incr_delay                71384     -184      -836         0        0
            Worst cost_group: CLK, WNS: -184.6
            Path: EXsq_reg[9]/EXsq_reg[9]/CP --> Yp_reg[7]/Yp_reg[7]/D
 incr_delay                71401     -182      -824         0        0
            Worst cost_group: CLK, WNS: -182.5
            Path: EY_reg[5]/EY_reg[5]/CP --> Yp_reg[7]/Yp_reg[7]/D
 incr_delay                71432     -181      -815         0        0
            Worst cost_group: CLK, WNS: -181.1
            Path: EX_reg[0]/EX_reg[0]/CP --> Yp_reg[7]/Yp_reg[7]/D
 incr_delay                71448     -179      -807         0        0
            Worst cost_group: CLK, WNS: -179.7
            Path: EXsq_reg[7]/EXsq_reg[7]/CP --> Yp_reg[7]/Yp_reg[7]/D
 incr_delay                71464     -179      -805         0        0
            Worst cost_group: CLK, WNS: -179.3
            Path: EY_reg[4]/EY_reg[4]/CP --> Yp_reg[7]/Yp_reg[7]/D
 incr_delay                71546     -177      -796         0        0
            Worst cost_group: CLK, WNS: -177.9
            Path: N_reg[9]/N_reg[9]/CP --> Yp_reg[7]/Yp_reg[7]/D
 incr_delay                71608     -177      -791         0        0
            Worst cost_group: CLK, WNS: -177.0
            Path: EXsq_reg[2]/EXsq_reg[2]/CP --> Yp_reg[7]/Yp_reg[7]/D
 incr_delay                71636     -176      -789         0        0
            Worst cost_group: CLK, WNS: -176.7
            Path: EX_reg[5]/EX_reg[5]/CP --> Yp_reg[7]/Yp_reg[7]/D
 incr_delay                71641     -176      -789         0        0
            Worst cost_group: CLK, WNS: -176.7
            Path: EXsq_reg[9]/EXsq_reg[9]/CP --> Yp_reg[7]/Yp_reg[7]/D
 incr_delay                71648     -176      -789         0        0
            Worst cost_group: CLK, WNS: -176.6
            Path: EX_reg[0]/EX_reg[0]/CP --> Yp_reg[7]/Yp_reg[7]/D
 incr_delay                71675     -176      -786         0        0
            Worst cost_group: CLK, WNS: -176.5
            Path: EXY_reg[5]/EXY_reg[5]/CP --> Yp_reg[7]/Yp_reg[7]/D
 incr_delay                71773     -174      -771         0        0
            Worst cost_group: CLK, WNS: -174.2
            Path: EXsq_reg[12]/EXsq_reg[12]/CP --> Yp_reg[7]/Yp_reg[7]/D
 incr_delay                71783     -173      -768         0        0
            Worst cost_group: CLK, WNS: -173.2
            Path: EXsq_reg[5]/EXsq_reg[5]/CP --> Yp_reg[7]/Yp_reg[7]/D
 incr_delay                71788     -173      -768         0        0
            Worst cost_group: CLK, WNS: -173.1
            Path: EXsq_reg[7]/EXsq_reg[7]/CP --> Yp_reg[7]/Yp_reg[7]/D
 incr_delay                71802     -172      -767         0        0
            Worst cost_group: CLK, WNS: -172.9
            Path: EXsq_reg[7]/EXsq_reg[7]/CP --> Yp_reg[7]/Yp_reg[7]/D
 incr_delay                71873     -172      -762         0        0
            Worst cost_group: CLK, WNS: -172.1
            Path: EX_reg[0]/EX_reg[0]/CP --> Yp_reg[7]/Yp_reg[7]/D
 incr_delay                71951     -170      -753         0        0
            Worst cost_group: CLK, WNS: -170.6
            Path: EY_reg[10]/EY_reg[10]/CP --> Yp_reg[7]/Yp_reg[7]/D
 incr_delay                71988     -169      -749         0        0
            Worst cost_group: CLK, WNS: -169.9
            Path: EY_reg[17]/EY_reg[17]/CP --> Yp_reg[7]/Yp_reg[7]/D
 incr_delay                72064     -168      -742         0        0
            Worst cost_group: CLK, WNS: -168.8
            Path: EX_reg[1]/EX_reg[1]/CP --> Yp_reg[7]/Yp_reg[7]/D
 incr_delay                72131     -167      -736         0        0
            Worst cost_group: CLK, WNS: -167.8
            Path: EXsq_reg[2]/EXsq_reg[2]/CP --> Yp_reg[7]/Yp_reg[7]/D
 incr_delay                72149     -167      -735         0        0
            Worst cost_group: CLK, WNS: -167.7
            Path: EXY_reg[3]/EXY_reg[3]/CP --> Yp_reg[7]/Yp_reg[7]/D
 incr_delay                72195     -167      -731         0        0
            Worst cost_group: CLK, WNS: -167.0
            Path: EY_reg[7]/EY_reg[7]/CP --> Yp_reg[7]/Yp_reg[7]/D
 incr_delay                72268     -166      -729         0        0
            Worst cost_group: CLK, WNS: -166.7
            Path: EX_reg[0]/EX_reg[0]/CP --> Yp_reg[7]/Yp_reg[7]/D
 incr_delay                72309     -166      -729         0        0
            Worst cost_group: CLK, WNS: -166.6
            Path: EY_reg[3]/EY_reg[3]/CP --> Yp_reg[7]/Yp_reg[7]/D
 incr_delay                72310     -166      -729         0        0
            Worst cost_group: CLK, WNS: -166.6
            Path: EY_reg[3]/EY_reg[3]/CP --> Yp_reg[7]/Yp_reg[7]/D
 incr_delay                72320     -166      -728         0        0
            Worst cost_group: CLK, WNS: -166.4
            Path: EXsq_reg[3]/EXsq_reg[3]/CP --> Yp_reg[7]/Yp_reg[7]/D
 incr_delay                72322     -166      -728         0        0
            Worst cost_group: CLK, WNS: -166.4
            Path: EXsq_reg[3]/EXsq_reg[3]/CP --> Yp_reg[7]/Yp_reg[7]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz     13942  (     2611 /     2749 )  36.13
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st      3022  (        0 /        0 )  0.00
          plc_st      3022  (        0 /        0 )  0.00
        plc_star      3022  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st      3022  (        0 /        0 )  0.00
            fopt      3022  (        0 /        2 )  0.29
       crit_dnsz     11873  (      423 /      452 )  13.92
             dup      3135  (        6 /       15 )  0.71
            fopt      6203  (      435 /      892 )  24.36
        setup_dn      3004  (        0 /        0 )  0.00
         buf2inv      3004  (        0 /        0 )  0.00
             exp       258  (       31 /      203 )  4.17
       gate_deco       586  (        2 /        2 )  12.43
       gcomp_tim      7887  (      122 /      148 )  28.97
  inv_pair_2_buf      7561  (        1 /        1 )  0.08

 init_drc                  72322     -166      -728         0        0
            Worst cost_group: CLK, WNS: -166.4
            Path: EXsq_reg[3]/EXsq_reg[3]/CP --> Yp_reg[7]/Yp_reg[7]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  72322     -166      -728         0        0
            Worst cost_group: CLK, WNS: -166.4
            Path: EXsq_reg[3]/EXsq_reg[3]/CP --> Yp_reg[7]/Yp_reg[7]/D
 incr_tns                  72324     -162      -653         0        0
            Worst cost_group: CLK, WNS: -162.5
            Path: EXsq_reg[3]/EXsq_reg[3]/CP --> Yp_reg[7]/Yp_reg[7]/D
 incr_tns                  72324     -162      -653         0        0
            Worst cost_group: CLK, WNS: -162.5
            Path: EXsq_reg[3]/EXsq_reg[3]/CP --> Yp_reg[7]/Yp_reg[7]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz       289  (       11 /       36 )  0.44
       plc_lo_st       278  (        0 /        0 )  0.00
            fopt       278  (        0 /        0 )  0.02
       crit_dnsz       490  (       36 /       86 )  0.66
             dup       242  (        0 /        0 )  0.03
        setup_dn       242  (        0 /        0 )  0.00
         buf2inv       242  (        0 /        0 )  0.00

 init_area                 72324     -162      -653         0        0
            Worst cost_group: CLK, WNS: -162.5
            Path: EXsq_reg[3]/EXsq_reg[3]/CP --> Yp_reg[7]/Yp_reg[7]/D
 undup                     72322     -162      -653         0        0
            Worst cost_group: CLK, WNS: -162.5
            Path: EXsq_reg[3]/EXsq_reg[3]/CP --> Yp_reg[7]/Yp_reg[7]/D
 rem_buf                   72026     -162      -653         0        0
            Worst cost_group: CLK, WNS: -162.5
            Path: EX_reg[5]/EX_reg[5]/CP --> Yp_reg[7]/Yp_reg[7]/D
 rem_inv                   71272     -162      -653         0        0
            Worst cost_group: CLK, WNS: -162.5
            Path: EXsq_reg[5]/EXsq_reg[5]/CP --> Yp_reg[7]/Yp_reg[7]/D
 merge_bi                  70870     -162      -653         0        0
            Worst cost_group: CLK, WNS: -162.5
            Path: N_reg[4]/N_reg[4]/CP --> Yp_reg[7]/Yp_reg[7]/D
 io_phase                  70753     -162      -653         0        0
            Worst cost_group: CLK, WNS: -162.5
            Path: N_reg[4]/N_reg[4]/CP --> Yp_reg[7]/Yp_reg[7]/D
 gate_comp                 70022     -162      -651         0        0
            Worst cost_group: CLK, WNS: -162.4
            Path: EX_reg[7]/EX_reg[7]/CP --> Yp_reg[7]/Yp_reg[7]/D
 gcomp_mog                 70005     -162      -651         0        0
            Worst cost_group: CLK, WNS: -162.4
            Path: EX_reg[7]/EX_reg[7]/CP --> Yp_reg[7]/Yp_reg[7]/D
 glob_area                 69869     -162      -646         0        0
            Worst cost_group: CLK, WNS: -162.1
            Path: EX_reg[7]/EX_reg[7]/CP --> Yp_reg[7]/Yp_reg[7]/D
 area_down                 68950     -161      -645         0        0
            Worst cost_group: CLK, WNS: -161.9
            Path: EX_reg[0]/EX_reg[0]/CP --> Yp_reg[7]/Yp_reg[7]/D
 rem_buf                   68916     -161      -645         0        0
            Worst cost_group: CLK, WNS: -161.9
            Path: EX_reg[0]/EX_reg[0]/CP --> Yp_reg[7]/Yp_reg[7]/D
 rem_inv                   68803     -161      -645         0        0
            Worst cost_group: CLK, WNS: -161.9
            Path: EX_reg[0]/EX_reg[0]/CP --> Yp_reg[7]/Yp_reg[7]/D
 merge_bi                  68732     -161      -645         0        0
            Worst cost_group: CLK, WNS: -161.9
            Path: EX_reg[0]/EX_reg[0]/CP --> Yp_reg[7]/Yp_reg[7]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        11  (        1 /        2 )  0.09
         rem_buf       358  (      174 /      195 )  1.16
         rem_inv      1814  (      604 /      679 )  3.82
        merge_bi       713  (      485 /      523 )  2.17
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase      1064  (      144 /      163 )  2.24
       gate_comp     11225  (      513 /      829 )  28.86
       gcomp_mog        64  (       12 /       15 )  4.44
       glob_area       165  (       45 /      165 )  6.10
       area_down      2238  (      722 /      786 )  9.17
  gate_deco_area         0  (        0 /        0 )  0.04
         rem_buf       184  (       21 /       27 )  0.43
         rem_inv       896  (      101 /      138 )  1.92
        merge_bi       287  (      107 /      136 )  1.01
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                68732     -161      -645         0        0
            Worst cost_group: CLK, WNS: -161.9
            Path: EX_reg[0]/EX_reg[0]/CP --> Yp_reg[7]/Yp_reg[7]/D
 incr_delay                68764     -160      -639         0        0
            Worst cost_group: CLK, WNS: -160.7
            Path: EXsq_reg[8]/EXsq_reg[8]/CP --> Yp_reg[7]/Yp_reg[7]/D
 incr_delay                68866     -159      -634         0        0
            Worst cost_group: CLK, WNS: -159.7
            Path: N_reg[10]/N_reg[10]/CP --> Yp_reg[7]/Yp_reg[7]/D
 incr_delay                68939     -158      -629         0        0
            Worst cost_group: CLK, WNS: -158.7
            Path: EXY_reg[7]/EXY_reg[7]/CP --> Yp_reg[7]/Yp_reg[7]/D
 incr_delay                69016     -157      -623         0        0
            Worst cost_group: CLK, WNS: -157.6
            Path: EXsq_reg[2]/EXsq_reg[2]/CP --> Yp_reg[7]/Yp_reg[7]/D
 incr_delay                69106     -157      -622         0        0
            Worst cost_group: CLK, WNS: -157.4
            Path: EX_reg[0]/EX_reg[0]/CP --> Yp_reg[7]/Yp_reg[7]/D
 incr_delay                69129     -156      -620         0        0
            Worst cost_group: CLK, WNS: -156.9
            Path: EXY_reg[9]/EXY_reg[9]/CP --> Yp_reg[7]/Yp_reg[7]/D
 incr_delay                69169     -156      -616         0        0
            Worst cost_group: CLK, WNS: -156.2
            Path: EXY_reg[13]/EXY_reg[13]/CP --> Yp_reg[7]/Yp_reg[7]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz      2992  (      401 /      449 )  8.14
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       670  (        0 /        0 )  0.00
          plc_st       670  (        0 /        0 )  0.00
        plc_star       670  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st       670  (        0 /        0 )  0.00
            fopt       670  (        0 /        0 )  0.02
       crit_dnsz      1911  (       22 /       22 )  1.78
             dup       693  (        0 /        0 )  0.04
            fopt       889  (       16 /       85 )  2.88
        setup_dn       672  (        0 /        0 )  0.00
         buf2inv       672  (        0 /        0 )  0.00
             exp        74  (        3 /       60 )  1.20
       gate_deco        92  (        0 /        0 )  1.96
       gcomp_tim      1333  (        9 /       12 )  4.87
  inv_pair_2_buf      1888  (        1 /        1 )  0.09

 init_drc                  69169     -156      -616         0        0
            Worst cost_group: CLK, WNS: -156.2
            Path: EXY_reg[13]/EXY_reg[13]/CP --> Yp_reg[7]/Yp_reg[7]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                 69169     -156      -616         0        0
            Worst cost_group: CLK, WNS: -156.2
            Path: EXY_reg[13]/EXY_reg[13]/CP --> Yp_reg[7]/Yp_reg[7]/D
 rem_buf                   69142     -156      -616         0        0
            Worst cost_group: CLK, WNS: -156.2
            Path: EXY_reg[13]/EXY_reg[13]/CP --> Yp_reg[7]/Yp_reg[7]/D
 rem_inv                   69021     -156      -616         0        0
            Worst cost_group: CLK, WNS: -156.2
            Path: EXsq_reg[1]/EXsq_reg[1]/CP --> Yp_reg[7]/Yp_reg[7]/D
 merge_bi                  68965     -156      -616         0        0
            Worst cost_group: CLK, WNS: -156.2
            Path: N_reg[0]/N_reg[0]/CP --> Yp_reg[7]/Yp_reg[7]/D
 io_phase                  68930     -156      -616         0        0
            Worst cost_group: CLK, WNS: -156.2
            Path: N_reg[0]/N_reg[0]/CP --> Yp_reg[7]/Yp_reg[7]/D
 gate_comp                 68629     -156      -614         0        0
            Worst cost_group: CLK, WNS: -156.2
            Path: N_reg[0]/N_reg[0]/CP --> Yp_reg[7]/Yp_reg[7]/D
 gcomp_mog                 68627     -156      -614         0        0
            Worst cost_group: CLK, WNS: -156.2
            Path: N_reg[0]/N_reg[0]/CP --> Yp_reg[7]/Yp_reg[7]/D
 glob_area                 68567     -156      -614         0        0
            Worst cost_group: CLK, WNS: -156.2
            Path: EXY_reg[1]/EXY_reg[1]/CP --> Yp_reg[7]/Yp_reg[7]/D
 area_down                 68214     -156      -614         0        0
            Worst cost_group: CLK, WNS: -156.2
            Path: EXY_reg[1]/EXY_reg[1]/CP --> Yp_reg[7]/Yp_reg[7]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        11  (        0 /        0 )  0.07
         rem_buf       169  (       15 /       20 )  0.37
         rem_inv       805  (       98 /      119 )  1.65
        merge_bi       229  (       73 /       90 )  0.79
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase       844  (       46 /       62 )  1.76
       gate_comp     10083  (      236 /      475 )  25.19
       gcomp_mog        55  (        1 /        4 )  4.25
       glob_area       103  (       24 /      103 )  5.31
       area_down      2106  (      327 /      367 )  8.32
  gate_deco_area         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'lrm'.
   
  Pre-retime summary
  ===========================
  Slack               : -338 ps
  Number of registers : 238
   
  Retiming lrm
Warning : The design contains latches. [RETIME-301]
        : The following latches will be excluded from retiming.
        /designs/lrm/instances_seq/num2_reg[9]
        /designs/lrm/instances_seq/num2_reg[8]
        /designs/lrm/instances_seq/num2_reg[7]
        /designs/lrm/instances_seq/num2_reg[6]
        /designs/lrm/instances_seq/num2_reg[5]
        /designs/lrm/instances_seq/num2_reg[4]
        /designs/lrm/instances_seq/num2_reg[3]
        /designs/lrm/instances_seq/num2_reg[31]
        /designs/lrm/instances_seq/num2_reg[30]
        /designs/lrm/instances_seq/num2_reg[2]
        /designs/lrm/instances_seq/num2_reg[29]
        /designs/lrm/instances_seq/num2_reg[28]
        /designs/lrm/instances_seq/num2_reg[27]
        /designs/lrm/instances_seq/num2_reg[26]
        /designs/lrm/instances_seq/num2_reg[25]
        /designs/lrm/instances_seq/num2_reg[24]
        /designs/lrm/instances_seq/num2_reg[23]
        /designs/lrm/instances_seq/num2_reg[22]
        /designs/lrm/instances_seq/num2_reg[21]
        /designs/lrm/instances_seq/num2_reg[20]
        /designs/lrm/instances_seq/num2_reg[1]
        /designs/lrm/instances_seq/num2_reg[19]
        /designs/lrm/instances_seq/num2_reg[18]
        /designs/lrm/instances_seq/num2_reg[17]
        /designs/lrm/instances_seq/num2_reg[16]
        /designs/lrm/instances_seq/num2_reg[15]
        /designs/lrm/instances_seq/num2_reg[14]
        /designs/lrm/instances_seq/num2_reg[13]
        /designs/lrm/instances_seq/num2_reg[12]
        /designs/lrm/instances_seq/num2_reg[11]
        /designs/lrm/instances_seq/num2_reg[10]
        /designs/lrm/instances_seq/num2_reg[0]
        /designs/lrm/instances_seq/den2_reg[9]
        /designs/lrm/instances_seq/den2_reg[8]
        /designs/lrm/instances_seq/den2_reg[7]
        /designs/lrm/instances_seq/den2_reg[6]
        /designs/lrm/instances_seq/den2_reg[5]
        /designs/lrm/instances_seq/den2_reg[4]
        /designs/lrm/instances_seq/den2_reg[3]
        /designs/lrm/instances_seq/den2_reg[31]
        /designs/lrm/instances_seq/den2_reg[30]
        /designs/lrm/instances_seq/den2_reg[2]
        /designs/lrm/instances_seq/den2_reg[29]
        /designs/lrm/instances_seq/den2_reg[28]
        /designs/lrm/instances_seq/den2_reg[27]
        /designs/lrm/instances_seq/den2_reg[26]
        /designs/lrm/instances_seq/den2_reg[25]
        /designs/lrm/instances_seq/den2_reg[24]
        /designs/lrm/instances_seq/den2_reg[23]
        /designs/lrm/instances_seq/den2_reg[22]
        /designs/lrm/instances_seq/den2_reg[21]
        /designs/lrm/instances_seq/den2_reg[20]
        /designs/lrm/instances_seq/den2_reg[1]
        /designs/lrm/instances_seq/den2_reg[19]
        /designs/lrm/instances_seq/den2_reg[18]
        /designs/lrm/instances_seq/den2_reg[17]
        /designs/lrm/instances_seq/den2_reg[16]
        /designs/lrm/instances_seq/den2_reg[15]
        /designs/lrm/instances_seq/den2_reg[14]
        /designs/lrm/instances_seq/den2_reg[13]
        /designs/lrm/instances_seq/den2_reg[12]
        /designs/lrm/instances_seq/den2_reg[11]
        /designs/lrm/instances_seq/den2_reg[10]
        /designs/lrm/instances_seq/den2_reg[0]
        /designs/lrm/instances_seq/Y_reg[7]
        /designs/lrm/instances_seq/Y_reg[6]
        /designs/lrm/instances_seq/Y_reg[5]
        /designs/lrm/instances_seq/Y_reg[4]
        /designs/lrm/instances_seq/Y_reg[3]
        /designs/lrm/instances_seq/Y_reg[2]
        /designs/lrm/instances_seq/Y_reg[1]
        /designs/lrm/instances_seq/Y_reg[0]
        /designs/lrm/instances_seq/X_reg[7]
        /designs/lrm/instances_seq/X_reg[6]
        /designs/lrm/instances_seq/X_reg[5]
        /designs/lrm/instances_seq/X_reg[4]
        /designs/lrm/instances_seq/X_reg[3]
        /designs/lrm/instances_seq/X_reg[2]
        /designs/lrm/instances_seq/X_reg[1]
        /designs/lrm/instances_seq/X_reg[0]
        /designs/lrm/instances_seq/M1_out_reg[9]
        /designs/lrm/instances_seq/M1_out_reg[8]
        /designs/lrm/instances_seq/M1_out_reg[7]
        /designs/lrm/instances_seq/M1_out_reg[6]
        /designs/lrm/instances_seq/M1_out_reg[5]
        /designs/lrm/instances_seq/M1_out_reg[4]
        /designs/lrm/instances_seq/M1_out_reg[3]
        /designs/lrm/instances_seq/M1_out_reg[2]
        /designs/lrm/instances_seq/M1_out_reg[1]
        /designs/lrm/instances_seq/M1_out_reg[15]
        /designs/lrm/instances_seq/M1_out_reg[14]
        /designs/lrm/instances_seq/M1_out_reg[13]
        /designs/lrm/instances_seq/M1_out_reg[12]
        /designs/lrm/instances_seq/M1_out_reg[11]
        /designs/lrm/instances_seq/M1_out_reg[10]
        /designs/lrm/instances_seq/M1_out_reg[0]
   
  Post-retime summary
  ===========================
  Slack               : 56 ps
  Number of registers : 271
   
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/M1_out_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/X_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/X_reg[1]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/X_reg[2]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/X_reg[3]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/X_reg[4]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/X_reg[5]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/X_reg[6]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/X_reg[7]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/Y_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/Y_reg[1]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/Y_reg[2]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/Y_reg[3]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/Y_reg[4]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/Y_reg[5]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/Y_reg[6]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/Y_reg[7]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[10]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[11]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[12]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[13]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[14]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[15]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[16]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[17]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[18]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[19]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[1]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[20]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[21]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[22]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[23]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[24]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[25]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[26]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[27]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[28]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[29]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[2]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[30]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[31]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[3]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[4]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[5]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[6]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[7]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[8]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[9]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[10]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[11]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[12]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[13]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[14]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[15]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[16]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[17]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[18]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[19]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[1]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[20]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[21]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[22]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[23]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[24]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[25]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[26]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[27]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[28]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[29]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[2]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[30]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[31]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[3]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[4]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[5]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[6]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[7]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[8]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[9]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/M1_out_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/X_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/X_reg[1]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/X_reg[2]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/X_reg[3]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/X_reg[4]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/X_reg[5]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/X_reg[6]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/X_reg[7]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/Y_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/Y_reg[1]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/Y_reg[2]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/Y_reg[3]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/Y_reg[4]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/Y_reg[5]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/Y_reg[6]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/Y_reg[7]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[10]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[11]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[12]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[13]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[14]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[15]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[16]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[17]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[18]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[19]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[1]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[20]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[21]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[22]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[23]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[24]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[25]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[26]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[27]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[28]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[29]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[2]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[30]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[31]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[3]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[4]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[5]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[6]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[7]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[8]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den2_reg[9]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[10]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[11]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[12]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[13]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[14]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[15]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[16]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[17]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[18]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[19]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[1]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[20]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[21]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[22]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[23]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[24]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[25]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[26]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[27]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[28]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[29]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[2]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[30]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[31]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[3]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[4]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[5]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[6]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[7]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[8]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num2_reg[9]/pins_in/EN'.
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        249		 92%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Enable not found                      22		  8%
  Timing exception in enable logic      0		  0%
  Register bank width too small         0		  0%
Total flip-flops                        271		100%
Total CG Modules                        6
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 24 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'CLK' target slack:    82 ps
Target path end-point (Pin: csa_tree_add_210_13_groupi/retime_s1_28_reg/d)

Cost Group 'cg_enable_group_CLK' target slack:    81 ps
Target path end-point (Pin: RC_CG_HIER_INST1/RC_CGIC_INST/E (CKLNQD1/E))

Multi-threaded Technology Mapping (4 threads per ST process, 4 of 24 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                68645        0 

             Cost Group            Target    Slack    Clock
-----------------------------------------------------------
                    CLK                82       99     2750 
    cg_enable_group_CLK                81     1765     2750 

 
Global incremental target info
==============================
Cost Group 'CLK' target slack:    54 ps
Target path end-point (Pin: csa_tree_add_210_13_groupi/retime_s1_5_reg/D (DFD1/D))

Cost Group 'cg_enable_group_CLK' target slack:    54 ps
Target path end-point (Pin: RC_CG_HIER_INST4/RC_CGIC_INST/E (CKLNQD1/E))

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr               59023        0 

             Cost Group            Target    Slack    Clock
-----------------------------------------------------------
                    CLK                54       34     2750 
    cg_enable_group_CLK                54     1746     2750 

Info    : 'Conformal LEC14.2-p100' or later builds is recommended for verification. [WDO-600]
        : The use of 'Conformal LEC14.2-p100' or later builds is recommended to get better verification results.
Generating a dofile for design 'lrm' in file 'fv/lrm/rtl_to_g1.do' ...
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'lrm'.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'lrm' using 'high' effort.
Warning : The Parallel Incremental Optimization failed. [MAP-136]
        : Cannot run parallel IOPT, design size less than 130000
        : Switching to Normal Incremental Optimization flow.
  Decloning clock-gating logic from /designs/lrm
Clock-gating declone status
===========================
Total number of clock-gating instances before: 6
Total number of clock-gating instances after : 6
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                 59023        0         0         0        0
 const_prop                59023        0         0         0        0
 simp_cc_inputs            57632        0         0         0        0
 hi_fo_buf                 57632        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                57632        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  57632        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  57632        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 57632        0         0         0        0
 undup                     57623        0         0         0        0
 rem_buf                   57381        0         0         0        0
 rem_inv                   57045        0         0         0        0
 merge_bi                  56861        0         0         0        0
 rem_inv_qb                56860        0         0         0        0
 io_phase                  56642        0         0         0        0
 gate_comp                 55183        0         0         0        0
 gcomp_mog                 55138        0         0         0        0
 glob_area                 54497        0         0         0        0
 area_down                 54140        0         0         0        0
 rem_buf                   54138        0         0         0        0
 rem_inv                   54123        0         0         0        0
 merge_bi                  54101        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         7  (        4 /        4 )  0.05
         rem_buf       232  (      187 /      191 )  0.91
         rem_inv       557  (      259 /      272 )  1.58
        merge_bi       254  (      189 /      203 )  0.98
      rem_inv_qb        20  (        1 /        1 )  0.05
    seq_res_area        10  (        0 /        0 )  3.12
        io_phase       584  (      250 /      257 )  1.35
       gate_comp      7194  (     1213 /     1301 )  19.55
       gcomp_mog       154  (       34 /       34 )  2.99
       glob_area       245  (       48 /      245 )  3.17
       area_down       792  (      308 /      325 )  4.34
  gate_deco_area         0  (        0 /        0 )  0.03
         rem_buf        45  (        3 /        3 )  0.09
         rem_inv       251  (       16 /       16 )  0.43
        merge_bi        90  (       36 /       41 )  0.36
      rem_inv_qb        20  (        0 /        0 )  0.03

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                54101        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  54101        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  54101        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 54101        0         0         0        0
 rem_inv                   54098        0         0         0        0
 merge_bi                  54096        0         0         0        0
 rem_inv_qb                54096        0         0         0        0
 io_phase                  54085        0         0         0        0
 gate_comp                 53942        0         0         0        0
 gcomp_mog                 53942        0         0         0        0
 glob_area                 53890        0         0         0        0
 area_down                 53864        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         3  (        0 /        0 )  0.04
         rem_buf        42  (        0 /        0 )  0.07
         rem_inv       210  (        2 /        3 )  0.32
        merge_bi        58  (        3 /        7 )  0.21
      rem_inv_qb        20  (        1 /        1 )  0.05
        io_phase       305  (       13 /       13 )  0.63
       gate_comp      5088  (      135 /      160 )  13.74
       gcomp_mog       119  (        1 /        1 )  2.95
       glob_area        94  (       18 /       94 )  2.85
       area_down       728  (       28 /       36 )  3.42
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                53864        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                  53864        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'lrm'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lrm'.
        : Use 'report timing -lint' for more information.
Finished SDC export (command execution time mm:ss (real) = 00:01).
Info    : Design has no library or power domains. [ENC_MSV-301]
        : No power domains will be created for Encounter.
rc:/> REPOR T       report timing
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lrm'.
============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Dec 13 2017  12:25:24 pm
  Module:                 lrm
  Technology library:     tcbn65gpluswc 121
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================

        Pin                 Type     Fanout Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(clock CLK)                launch                                 0 R 
retime_s2_74_reg/CP                                 0             0 R 
retime_s2_74_reg/Q         DFQD2          4 10.1   52  +127     127 R 
csa_tree_sub_172_16_groupi/in_1[13] 
  g78095/I                                               +0     127   
  g78095/ZN                INVD4          5 12.2   26   +27     155 F 
  g76820/A1                                              +0     155   
  g76820/ZN                ND2D2          1  3.5   27   +22     176 R 
  g76191/A1                                              +0     176   
  g76191/ZN                ND2D3          3  6.9   34   +30     206 F 
  g75943/I                                               +0     206   
  g75943/ZN                INVD2          5  8.3   42   +34     240 R 
  g75940/I                                               +0     240   
  g75940/ZN                INVD3         13 14.8   32   +31     271 F 
  g74772/B2                                              +0     271   
  g74772/ZN                AOI22D1        3  3.4  102   +82     352 R 
  g74459/A2                                              +0     352   
  g74459/ZN                NR2D1          1  1.2   32   +32     385 F 
  g79362/B                                               +0     385   
  g79362/ZN                AOI21D1        1  1.7   63   +56     440 R 
  g79295/A1                                              +0     440   
  g79295/ZN                XNR2D1         2  2.9   44  +100     540 R 
  g79051/A1                                              +0     540   
  g79051/ZN                XNR2D1         4  4.6   57  +104     644 R 
  g79170/B2                                              +0     644   
  g79170/ZN                MAOI22D1       3  3.2   86   +91     735 R 
  g71986/A1                                              +0     735   
  g71986/ZN                CKND2D1        1  1.2   36   +36     771 F 
  g79161/B                                               +0     771   
  g79161/ZN                OAI21D1        1  1.9   59   +33     804 R 
  g79152/S                                               +0     804   
  g79152/Z                 MUX2D2         3  4.9   44   +99     903 R 
  g78340/A1                                              +0     903   
  g78340/ZN                IND2D2         1  2.1   22   +42     946 R 
  g71768/A1                                              +0     946   
  g71768/ZN                ND2D2          2  5.5   37   +30     976 F 
  g71715/A1                                              +0     976   
  g71715/ZN                ND2D2          4  4.7   39   +28    1004 R 
  g71680/B                                               +0    1004   
  g71680/ZN                OAI21D1        1  2.1   40   +42    1046 F 
  g71624/B                                               +0    1046   
  g71624/ZN                AOI21D2        1  1.7   49   +51    1097 R 
  g78659/A1                                              +0    1097   
  g78659/ZN                XNR2D1         2  2.9   44   +96    1193 R 
csa_tree_sub_172_16_groupi/out_0[17] 
g17733/A1                                                +0    1193   
g17733/Z                   AN2D4         31 30.6   77   +83    1276 R 
csa_tree_R1_sub_12_18_groupi/in_0[17] 
  g25028/I                                               +0    1276   
  g25028/ZN                INVD1          3  3.6   34   +36    1312 F 
  g24906/A2                                              +0    1312   
  g24906/ZN                AOI22D1        2  2.3   96   +59    1371 R 
  g24661/B1                                              +0    1371   
  g24661/ZN                INR2D1         1  1.0   29   +27    1398 F 
  g25085/A1                                              +0    1398   
  g25085/Z                 OR2D1          1  2.2   27   +56    1454 F 
  cdnfadd_022_0/B                                        +0    1454   
  cdnfadd_022_0/S     (p)  FA1D1          1  2.2   33  +143    1597 F 
  cdnfadd_022_2/B                                        +0    1597   
  cdnfadd_022_2/CO    (p)  FA1D1          1  2.2   34  +126    1724 F 
  cdnfadd_023_3/B                                        +0    1724   
  cdnfadd_023_3/S     (p)  FA1D0          2  2.4   50  +165    1889 F 
  g24389/A1                                              +0    1889   
  g24389/ZN                NR2D1          3  3.5   81   +60    1948 R 
  g24344/A2                                              +0    1948   
  g24344/ZN                NR2D1          1  1.1   27   +29    1978 F 
  g24243/A3                                              +0    1978   
  g24243/ZN                AOI31D1        1  2.5   89   +61    2039 R 
  g25096/B1                                              +0    2039   
  g25096/ZN                IND2D2         3  3.6   36   +42    2081 F 
  g24232/A1                                              +0    2081   
  g24232/ZN                ND2D1          1  1.9   30   +27    2108 R 
  g24227/A1                                              +0    2108   
  g24227/ZN                CKND2D2        2  3.9   29   +26    2134 F 
  g25162/A1                                              +0    2134   
  g25162/Z                 CKXOR2D1       2  2.4   41   +87    2222 F 
csa_tree_R1_sub_12_18_groupi/out_0[27] 
g18939/A1                                                +0    2222   
g18939/ZN                  ND2D1          2  2.4   34   +30    2252 R 
g18915/A1                                                +0    2252   
g18915/ZN                  ND2D1          1  4.3   56   +44    2296 F 
g18859/A2                                                +0    2296   
g18859/ZN                  OAI21D4        1  3.5   42   +45    2341 R 
g18858/A1                                                +0    2341   
g18858/ZN                  ND3D3          1  4.8   46   +40    2381 F 
g18857/A2                                                +0    2381   
g18857/ZN                  ND2D4          2  7.5   30   +30    2411 R 
g18855/A1                                                +0    2411   
g18855/Z                   AN2D4          8 11.3   42   +58    2469 R 
g18845/A1                                                +0    2469   
g18845/ZN                  CKND2D1        1  2.2   40   +33    2502 F 
g20499/B                                                 +0    2502   
g20499/ZN                  IOA21D2        5  5.7   43   +32    2534 R 
csa_tree_add_210_13_groupi/in_0[2] 
  g6735/I                                                +0    2534   
  g6735/ZN                 INVD1          3  4.0   28   +29    2562 F 
  g6697/A1                                               +0    2562   
  g6697/ZN                 NR2XD1         3  3.6   44   +33    2595 R 
  g6658/B1                                               +0    2595   
  g6658/ZN                 MOAI22D1       2  2.3   68   +65    2661 R 
  g6740/A2                                               +0    2661   
  g6740/Z                  OR2D1          1  1.1   23   +59    2720 R 
  retime_s1_42_reg/D       DFQD1                         +0    2720   
  retime_s1_42_reg/CP      setup                    0   +30    2750 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)                capture                             2750 R 
----------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :       0ps 
Start-point  : retime_s2_74_reg/CP
End-point    : csa_tree_add_210_13_groupi/retime_s1_42_reg/D

(p) : Instance is preserved but may be resized

rc:/> report clok_gatingcok_gatingok_gating ck_gating
============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Dec 13 2017  12:33:13 pm
  Module:                 lrm
  Technology library:     tcbn65gpluswc 121
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================


Summary
-------
-----------------------------------------------------------------------
            Category            Number   %   Average Toggle Saving %   
-----------------------------------------------------------------------
 RC Clock Gating Instances           6  100            36.86           
 Non-RC Clock Gating Instances       0    0            0.00            
-----------------------------------------------------------------------
 RC Gated Flip-flops               249   92            40.36           
 Non-RC Gated Flip-flops             0    0            0.00            
-----------------------------------------------------------------------
 Total Ungated Flip-flops           22    8              -             
 Enable not found                   22  100              -             
-----------------------------------------------------------------------
 Total Flip-flops                  271  100              -             
-----------------------------------------------------------------------

6
rc:/> 
