INFO:sim:172 - Generating IP...
WARNING:sim:100 - The Simulation File Type <Behavioral> is not valid for this
   core. Overriding with File Type <structural>.
Customizing IP...
Qt: Untested Windows version 6.2 detected!
Release 14.7 - Xilinx CORE Generator IP GUI Launcher P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Finished Customizing.
Generating IP...
Configuring files for wb_to_ram_ila root...
Gathering HDL files for wb_to_ram_ila root...
Creating XST project for wb_to_ram_ila...
Creating XST script file for wb_to_ram_ila...
Creating XST instantiation file for wb_to_ram_ila...
Running XST for wb_to_ram_ila...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Generating VHDL wrapper
Not generating Verilog wrapper
Creating ISE instantiation template for wb_to_ram_ila...
Skipping Verilog instantiation template for wb_to_ram_ila...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'wb_to_ram_ila'...
Generating metadata file...
Generating ISE project...
XCO file found: wb_to_ram_ila.xco
XMDF file found: wb_to_ram_ila_xmdf.tcl
Adding C:/Users/fragb/OneDrive - Istituto Nazionale di Fisica
Nucleare/Xil_14.7/GandArw/par/ipcore_dir/tmp/_cg/wb_to_ram_ila.asy -view all
-origin_type imported
Adding C:/Users/fragb/OneDrive - Istituto Nazionale di Fisica
Nucleare/Xil_14.7/GandArw/par/ipcore_dir/tmp/_cg/wb_to_ram_ila.ngc -view all
-origin_type created
Checking file "C:/Users/fragb/OneDrive - Istituto Nazionale di Fisica
Nucleare/Xil_14.7/GandArw/par/ipcore_dir/tmp/_cg/wb_to_ram_ila.ngc" for project
device match ...
File "C:/Users/fragb/OneDrive - Istituto Nazionale di Fisica
Nucleare/Xil_14.7/GandArw/par/ipcore_dir/tmp/_cg/wb_to_ram_ila.ngc" device
information matches project device.
Adding C:/Users/fragb/OneDrive - Istituto Nazionale di Fisica
Nucleare/Xil_14.7/GandArw/par/ipcore_dir/tmp/_cg/wb_to_ram_ila.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file "C:/Users/fragb/OneDrive - Istituto
   Nazionale di Fisica
   Nucleare/Xil_14.7/GandArw/par/ipcore_dir/tmp/_cg/wb_to_ram_ila.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/Users/fragb/OneDrive - Istituto Nazionale di Fisica
Nucleare/Xil_14.7/GandArw/par/ipcore_dir/tmp/_cg/wb_to_ram_ila.vho -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/wb_to_ram_ila"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'wb_to_ram_ila'.
