# Zynq7000-Petalinux_sha256DMiner
Hello
Using the HLS files is possible to synthesize an hardware module that if mapped on the FPGA and feeded with an header and a target, starts looking for solutions.
The python files allow to interact with the module([s] if more in parallel) from a cpu through memory communication.
