--- |
  ; ModuleID = 'before/g72x.ll'
...
---
name:            reconstruct
alignment:       4
exposesReturnsTwice: false
hasInlineAsm:    false
isSSA:           true
tracksRegLiveness: true
tracksSubRegLiveness: false
registers:       
  - { id: 0, class: intregs }
  - { id: 1, class: intregs }
  - { id: 2, class: intregs }
  - { id: 3, class: intregs }
  - { id: 4, class: intregs }
  - { id: 5, class: intregs }
  - { id: 6, class: intregs }
  - { id: 7, class: intregs }
  - { id: 8, class: intregs }
  - { id: 9, class: predregs }
  - { id: 10, class: intregs }
  - { id: 11, class: intregs }
  - { id: 12, class: intregs }
  - { id: 13, class: intregs }
  - { id: 14, class: intregs }
  - { id: 15, class: predregs }
  - { id: 16, class: predregs }
  - { id: 17, class: intregs }
  - { id: 18, class: intregs }
  - { id: 19, class: predregs }
  - { id: 20, class: predregs }
liveins:         
  - { reg: '%r0', virtual-reg: '%4' }
  - { reg: '%r1', virtual-reg: '%5' }
  - { reg: '%r2', virtual-reg: '%6' }
frameInfo:       
  isFrameAddressTaken: false
  isReturnAddressTaken: false
  hasStackMap:     false
  hasPatchPoint:   false
  stackSize:       0
  offsetAdjustment: 0
  maxAlignment:    0
  adjustsStack:    false
  hasCalls:        false
  maxCallFrameSize: 0
  hasOpaqueSPAdjustment: false
  hasVAStart:      false
  hasMustTailInVarArgFunc: false
body:             |
  bb.0 (%ir-block.0, freq 21):
    successors: %bb.1(37), %bb.2(62)
    liveins: %r0, %r1, %r2
  
    %6 = COPY %r2
    %5 = COPY %r1
    %4 = COPY %r0
    %7 = S2_lsr_i_r %6, 2
    %8 = A2_addh_l16_ll killed %7, %5
    %9 = C2_cmpgti killed %8, -1
    J2_jumpt killed %9, %bb.2, implicit-def dead %pc
    J2_jump %bb.1, implicit-def dead %pc
  
  bb.1 (%ir-block.5, freq 8):
    successors: %bb.3(100)
  
    %19 = C2_cmpeqi %4, 0
    %1 = C2_muxii killed %19, 0, -32768
    J2_jump %bb.3, implicit-def dead %pc
  
  bb.2 (%ir-block.8, freq 13):
    successors: %bb.3(100)
  
    %0 = S2_lsr_i_r_acc %5, %6, 2
    %10 = S2_extractu %0, 4, 7
    %11 = S4_andi_asl_ri 16256, %0, 7, <0x291bac0> = !{!"unison-property", !"constant-extended"}
    %12 = S2_setbit_i killed %11, 14
    %13 = A2_subri 14, killed %10
    %14 = S2_lsr_r_r killed %12, killed %13
    %15 = C2_cmpeqi %4, 0
    %17 = A2_sxth killed %14
    %18 = A2_addi %17, -32768
    %2 = C2_mux killed %15, killed %17, %18
  
  bb.3 (%ir-block.21, freq 21):
    liveouts: %r0
  
    %3 = PHI %2, %bb.2, %1, %bb.1
    %r0 = COPY %3
    JMPret %r31, implicit-def dead %pc, implicit %r0

...
---
unison-test-target: Hexagon
unison-test-goal:
- speed
unison-test-expected-cost:
- 162
unison-test-expected-proven: true
unison-test-expected-has-solution: true
...
