// Seed: 4104689780
module module_0 (
    input supply0 id_0
    , id_2
);
  for (id_3 = id_0; ~{"", 1, 1}; id_2 = 1) begin : id_4
    assign id_4 = 1'h0;
  end
  assign id_3 = 1;
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri   id_1,
    input  wand  id_2,
    input  wand  id_3,
    input  logic id_4,
    input  uwire id_5,
    output wire  id_6,
    input  wor   id_7,
    input  wor   id_8,
    input  tri1  id_9,
    output tri0  id_10
    , id_12
);
  supply1 id_13;
  assign id_13 = 1;
  assign id_10 = id_8;
  assign id_6  = $display(1);
  logic id_14, id_15;
  always begin
    id_14 = id_12;
    id_14 = 1'h0;
    $display(1);
    if (id_8) id_14 <= "";
  end
  wire id_16;
  module_0(
      id_9
  );
  assign id_15 = id_4;
endmodule
