# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../ful_adder.srcs/sources_1/new/ful_adder.v"
verilog xil_defaultlib  "../../../ful_adder.srcs/sim_1/new/ful_adder_test.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
