INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hangtenz/Desktop/Verilog-Project/Project.srcs/sources_1/new/Keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hangtenz/Desktop/Verilog-Project/Project.srcs/sources_1/new/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hangtenz/Desktop/Verilog-Project/Project.srcs/sources_1/new/Scor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scor
INFO: [VRFC 10-311] analyzing module Afisaj
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hangtenz/Desktop/Verilog-Project/Project.srcs/sources_1/new/VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_sync
INFO: [VRFC 10-311] analyzing module vga_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hangtenz/Desktop/Verilog-Project/Project.srcs/sim_1/new/tester.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tester
