/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [2:0] _01_;
  wire [7:0] _02_;
  reg [7:0] _03_;
  wire [6:0] _04_;
  reg [6:0] _05_;
  reg [2:0] _06_;
  reg [20:0] _07_;
  wire [11:0] _08_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [13:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [13:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire [2:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [7:0] celloutsig_0_45z;
  wire [6:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire [2:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire [6:0] celloutsig_0_52z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_60z;
  wire celloutsig_0_64z;
  wire celloutsig_0_68z;
  wire [10:0] celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [17:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[59] | in_data[78];
  assign celloutsig_0_38z = celloutsig_0_33z | celloutsig_0_12z;
  assign celloutsig_0_47z = celloutsig_0_29z | celloutsig_0_27z;
  assign celloutsig_0_60z = celloutsig_0_0z | celloutsig_0_35z;
  assign celloutsig_1_0z = in_data[115] | in_data[191];
  assign celloutsig_1_13z = celloutsig_1_2z | celloutsig_1_4z;
  assign celloutsig_1_8z = celloutsig_1_4z | in_data[182];
  assign celloutsig_1_19z = celloutsig_1_4z | celloutsig_1_11z[1];
  assign celloutsig_0_10z = celloutsig_0_7z[3] | celloutsig_0_6z;
  assign celloutsig_0_13z = celloutsig_0_11z[1] | celloutsig_0_3z;
  assign celloutsig_0_17z = celloutsig_0_13z | in_data[66];
  assign celloutsig_0_24z = celloutsig_0_12z | celloutsig_0_20z;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _05_ <= 7'h00;
    else _05_ <= { _04_[6], celloutsig_0_23z, celloutsig_0_16z, _01_, celloutsig_0_16z };
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _06_ <= 3'h0;
    else _06_ <= { _02_[3:2], celloutsig_0_10z };
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _07_ <= 21'h000000;
    else _07_ <= { in_data[151:132], celloutsig_1_2z };
  reg [11:0] _24_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _24_ <= 12'h000;
    else _24_ <= { _01_[2], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_27z, celloutsig_0_6z };
  assign { _08_[11:8], _04_[6], _08_[6], _00_, _08_[4:0] } = _24_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _01_ <= 3'h0;
    else _01_ <= { in_data[72:71], celloutsig_0_12z };
  reg [2:0] _26_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _26_ <= 3'h0;
    else _26_ <= { celloutsig_0_15z[7], celloutsig_0_10z, celloutsig_0_4z };
  assign _02_[4:2] = _26_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 8'h00;
    else _03_ <= { celloutsig_0_15z[2], celloutsig_0_18z, celloutsig_0_4z, _02_[4:2], celloutsig_0_4z, celloutsig_0_14z };
  assign celloutsig_0_48z = celloutsig_0_15z[7:5] === { celloutsig_0_46z[0], celloutsig_0_33z, celloutsig_0_40z };
  assign celloutsig_0_54z = { _08_[11:8], _04_[6], celloutsig_0_31z, celloutsig_0_10z } === { celloutsig_0_29z, celloutsig_0_27z, celloutsig_0_17z, celloutsig_0_35z, celloutsig_0_51z, celloutsig_0_38z, celloutsig_0_40z };
  assign celloutsig_0_58z = { _03_[1], celloutsig_0_39z, _06_, celloutsig_0_29z, celloutsig_0_4z, celloutsig_0_39z, celloutsig_0_43z, celloutsig_0_12z, celloutsig_0_35z, celloutsig_0_42z } === { _01_[2:1], celloutsig_0_12z, celloutsig_0_52z, celloutsig_0_31z, celloutsig_0_14z, celloutsig_0_27z, celloutsig_0_17z };
  assign celloutsig_0_68z = { celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_27z, celloutsig_0_15z, celloutsig_0_48z, _01_, celloutsig_0_34z, celloutsig_0_47z, celloutsig_0_16z, celloutsig_0_64z, celloutsig_0_54z, celloutsig_0_12z } === { celloutsig_0_12z, celloutsig_0_58z, celloutsig_0_16z, celloutsig_0_29z, celloutsig_0_27z, celloutsig_0_35z, celloutsig_0_17z, celloutsig_0_28z };
  assign celloutsig_1_4z = { in_data[163:154], celloutsig_1_1z, celloutsig_1_1z } === in_data[184:173];
  assign celloutsig_0_26z = { _08_[11:8], _04_[6], _08_[6], _00_, _08_[4:1], celloutsig_0_12z } === { in_data[64:55], celloutsig_0_17z, celloutsig_0_16z };
  assign celloutsig_0_33z = _08_[2] & ~(celloutsig_0_12z);
  assign celloutsig_0_34z = celloutsig_0_3z & ~(celloutsig_0_19z);
  assign celloutsig_0_35z = _01_[0] & ~(celloutsig_0_16z);
  assign celloutsig_0_4z = celloutsig_0_3z & ~(in_data[38]);
  assign celloutsig_0_42z = celloutsig_0_28z[10] & ~(celloutsig_0_4z);
  assign celloutsig_0_44z = celloutsig_0_17z & ~(celloutsig_0_24z);
  assign celloutsig_0_50z = celloutsig_0_28z[2] & ~(celloutsig_0_35z);
  assign celloutsig_0_51z = celloutsig_0_14z & ~(celloutsig_0_24z);
  assign celloutsig_0_27z = celloutsig_0_0z & ~(celloutsig_0_4z);
  assign celloutsig_0_55z = celloutsig_0_10z & ~(celloutsig_0_4z);
  assign celloutsig_0_59z = celloutsig_0_45z[1] & ~(celloutsig_0_38z);
  assign celloutsig_1_2z = in_data[179] & ~(celloutsig_1_1z);
  assign celloutsig_0_14z = celloutsig_0_11z[0] & ~(celloutsig_0_27z);
  assign celloutsig_0_16z = celloutsig_0_3z & ~(celloutsig_0_3z);
  assign celloutsig_0_20z = celloutsig_0_16z & ~(celloutsig_0_6z);
  assign celloutsig_0_23z = celloutsig_0_20z & ~(celloutsig_0_21z);
  assign celloutsig_0_29z = celloutsig_0_11z[1] & ~(celloutsig_0_19z);
  assign celloutsig_0_31z = _02_[2] & ~(celloutsig_0_27z);
  assign celloutsig_0_46z = { celloutsig_0_7z[4:0], celloutsig_0_21z, celloutsig_0_12z } * { celloutsig_0_28z[12:7], celloutsig_0_31z };
  assign celloutsig_0_49z = { celloutsig_0_22z[1:0], celloutsig_0_18z } * { celloutsig_0_18z, celloutsig_0_42z, celloutsig_0_39z };
  assign celloutsig_0_52z = { celloutsig_0_46z[5:0], celloutsig_0_16z } * { celloutsig_0_34z, celloutsig_0_38z, _06_, celloutsig_0_19z, celloutsig_0_13z };
  assign celloutsig_0_69z = { celloutsig_0_50z, celloutsig_0_55z, celloutsig_0_20z, celloutsig_0_33z, _06_, celloutsig_0_40z, celloutsig_0_10z, celloutsig_0_27z, celloutsig_0_16z } * { celloutsig_0_42z, celloutsig_0_31z, celloutsig_0_45z, celloutsig_0_68z };
  assign celloutsig_1_7z = { in_data[145:129], celloutsig_1_1z } * { in_data[167:153], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_11z = celloutsig_0_7z[4:2] * { celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_15z = { celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_12z } * { celloutsig_0_27z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_0_28z = { celloutsig_0_22z[13:5], celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_9z } * { _02_[4:3], celloutsig_0_9z, celloutsig_0_24z, celloutsig_0_7z, celloutsig_0_27z, celloutsig_0_12z };
  assign celloutsig_0_3z = ~^ { in_data[84:77], _01_, celloutsig_0_12z, _01_ };
  assign celloutsig_0_39z = ~^ { celloutsig_0_22z[12:7], _05_ };
  assign celloutsig_0_64z = ~^ { celloutsig_0_59z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_42z, celloutsig_0_20z, celloutsig_0_33z, celloutsig_0_47z, celloutsig_0_49z, celloutsig_0_54z, celloutsig_0_60z, celloutsig_0_3z };
  assign celloutsig_1_5z = ~^ { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_18z = ~^ { celloutsig_1_7z[14:3], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_0_12z = ~^ in_data[81:36];
  assign celloutsig_0_40z = ^ { in_data[91:85], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_16z };
  assign celloutsig_0_6z = ^ { in_data[42:32], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_1z = ^ in_data[166:163];
  assign celloutsig_1_9z = ^ celloutsig_1_3z[7:5];
  assign celloutsig_0_18z = ^ in_data[58:36];
  assign celloutsig_0_19z = ^ celloutsig_0_9z;
  assign celloutsig_0_21z = ^ { celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_27z, celloutsig_0_16z };
  assign celloutsig_0_43z = { celloutsig_0_9z[2:1], celloutsig_0_19z } - { celloutsig_0_12z, celloutsig_0_33z, celloutsig_0_13z };
  assign celloutsig_0_45z = { _08_[4:0], celloutsig_0_44z, celloutsig_0_12z, celloutsig_0_26z } - { _03_[6], celloutsig_0_33z, celloutsig_0_43z, celloutsig_0_12z, celloutsig_0_44z, celloutsig_0_38z };
  assign celloutsig_0_7z = { celloutsig_0_0z, _01_, celloutsig_0_6z, celloutsig_0_6z } - { in_data[47], celloutsig_0_4z, celloutsig_0_12z, _01_ };
  assign celloutsig_1_3z = in_data[169:158] - in_data[121:110];
  assign celloutsig_1_11z = { celloutsig_1_7z[7:0], celloutsig_1_9z } - _07_[16:8];
  assign celloutsig_0_9z = { celloutsig_0_7z[1:0], celloutsig_0_4z } - in_data[60:58];
  assign celloutsig_0_22z = { in_data[46:34], celloutsig_0_27z } - { in_data[43:41], celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_12z };
  assign { _02_[7:5], _02_[1:0] } = { celloutsig_0_15z[2], celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_14z };
  assign _04_[5:0] = { celloutsig_0_23z, celloutsig_0_16z, _01_, celloutsig_0_16z };
  assign { _08_[7], _08_[5] } = { _04_[6], _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z, celloutsig_0_69z };
endmodule
