$date
	Thu May 14 13:43:23 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$scope module c $end
$var wire 4 ! x [3:0] $end
$var wire 4 " z [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 "
b1 !
$end
#10
b11 "
b10 !
#20
b100 "
b11 !
