vendor_name = ModelSim
source_file = 1, D:/altera/projects/from_q_to_m/and_2.vhd
source_file = 1, D:/altera/projects/from_q_to_m/db/test.cbx.xml
source_file = 1, d:/altera/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/altera/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/altera/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/altera/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/altera/projects/from_q_to_m/test.sdc
design_name = and_2
instance = comp, \in_1~I\, in_1, and_2, 1
instance = comp, \in_2~I\, in_2, and_2, 1
instance = comp, \out_1~0\, out_1~0, and_2, 1
instance = comp, \out_1~I\, out_1, and_2, 1
