<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <title>NoC DNN Accelerator using Processing-in-Memory(PIM) ‚Äî Shreshta Prabhu</title>
  <link rel="preconnect" href="https://fonts.googleapis.com">
  <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
  <link href="https://fonts.googleapis.com/css2?family=Inter:wght@300;400;600;800&display=swap" rel="stylesheet">
  <style>
    body{margin:0;background:#0b0d12;color:#e9edf1;font-family:Inter,system-ui;line-height:1.65}
    a{color:#7bb3ff;text-decoration:none} a:hover{text-decoration:underline}
    .wrap{max-width:900px;margin:0 auto;padding:28px 20px 64px}
    header{display:flex;gap:12px;align-items:center;margin-bottom:18px}
    .crumb{font-size:14px;color:#aab3bf}
    h1{font-size:40px;line-height:1.1;margin:8px 0 14px}
    .meta{color:#aab3bf;font-size:15px;margin-bottom:24px}
    .card{background:#111318;border:1px solid #1f232b;border-radius:16px;padding:18px 18px 2px;margin:20px 0}
    img{max-width:100%;border-radius:14px}
    footer{margin-top:48px;color:#aab3bf;font-size:14px}
  </style>
</head>
<body>
  <div class="wrap">
    <header>
      <a class="crumb" href="../index.html">‚Üê Back to projects</a>
    </header>

    <h1>NoC Accelerator using Processing-in-Memory</h1>
    <div class="meta">SEEDER Group, National University of Singapore ‚Äî May 2025‚ÄìJuly 2025</div>

    <p>Lorem Ipsum</p>

    <div class="card">
      <h3>Design & Simulation</h3>
      <ul>
        <li>Lorem Ipsum</li>
        <li>Lorem Ipsum</li>
        <li>Lorem Ipsum</li>
      </ul>
    </div>

     <div class="Observations">
      <h3>High-Level System Design</h3>
      <p>Memory Choices: Compared DRAM, SRAM, HBM, and emerging ReRAM/PCM technologies.</p>
     </p>NoC Architecture: Explored 3D-stacked DRAM + logic meshes vs. router-based interconnects.
</p>Goal: Balance cost, latency, and fabrication yield while maintaining scalability.</p>
    </div>

    <div class="card">
      <h3>Dataflow & Routing Strategies</h3>
      <p>Layer Mapping: Implemented weight-stationary, output-stationary, and row-stationary approaches.<p>
<p>Routing: Evaluated deterministic (X-Y) vs. dynamic (adaptive) routing.
<p>Quantization: Demonstrated 8-bit fixed-point inference with negligible accuracy loss.<p>
    </div>

    <div class="Observations">
      <h3>Low-Level RTL Simulation</h3>
<p>Prototype: Built a 6-node PIM-NoC model with DRAM (32√ó32 bits).</p>
<p>Dataflow: Weight-stationary, with X-Y routing and fixed-point quantization.<p>
<p>Results:
3,170 cycles per self-attention vs 25,000 cycles on CPU
35 ŒºJ energy vs 75 ŒºJ on CPU <p>
</div>

    <div class="card">
      <h3>Benchmarking & Insights</h3>
      <p>Cycle Breakdown: 31% broadcast input, 26% matrix multiplication, 23% data movement, 20% matrix addition<p>
<p>Key Bottlenecks & Fixes:

üî¥ Node 1 memory bottleneck ‚Üí ‚ûï Added external connections & adaptive routing, Excessive data repositioning ‚Üí ‚ûï Quantization + larger memory per node

üî¥ SoftMax reshuffling ‚Üí ‚ûï Integrated FlashAttention </p>
    </div>

    <div class="card">
      <h3>My Role & Responsibilities</h3>

<p>Led end-to-end system design, from memory selection to NoC architecture.<p>

<p>Developed RTL simulations to validate functionality and performance.<p>

<p>Conducted benchmarking and comparison against CPU/GPU baselines.<p>

<p>Identified bottlenecks and proposed practical architectural solutions.<p>

<p>Documented findings in a technical report with academic-style references.<p>
     </div>

    
    <footer>¬© 2025 Shreshta Prabhu</footer>
  </div>
</body>
</html>
