[{"commit":{"message":"Replaced li with mv"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"}],"sha":"392671c1e17a3587a94f6dafe2c10bf3e646cb72"},{"commit":{"message":"Used jint_cast\/julong_cast; moved mv between feq and beqz"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"df70bcbabfeccf40ab313c92d63801adab438473"},{"commit":{"message":"Optimization against regression on SiFive"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"}],"sha":"d60488fa2196b6247781b83f5712b6e7c2a2db34"},{"commit":{"message":"Replaced tmp with t0"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"}],"sha":"fed920ea30de4271460ca0c491226e23db3c7735"},{"commit":{"message":"Used fclass_mask"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"}],"sha":"630a26b80a0f93ad00f708bb0148ec8b72334421"},{"commit":{"message":"Merge branch 'master' into jdk-8318158"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"3e40b550735d4bf4a4d20e74cd1b6e54b4893896"},{"commit":{"message":"Set RoundingMode::rdn for fadd_s\/fadd_d"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"}],"sha":"ee6fd67127de4030c897276606a38a4fc61a078e"},{"commit":{"message":"Fixed intrinsics implementation. Reverted changes of FCVT_SAFE."},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"13a65e48777e39a67a6c665ae02f20a1dc4f4144"},{"commit":{"message":"8318158: RISC-V: implement roundD\/roundF intrinsics"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"d8524ff9b9d0884ea46badfb28dce056c9e581be"}]