/*
 * Copyright 2007-2008 Analog Devices Inc.
 *
 * Licensed under the GPL-2 or later.
 */

#ifndef _CDEF_BF54X_H
#define _CDEF_BF54X_H

#include <asm/blackfin.h>

#include "defBF54x_base.h"

/* ************************************************************** */
/* SYSTEM & MMR ADDRESS DEFINITIONS COMMON TO ALL ADSP-BF54x    */
/* ************************************************************** */

/* PLL Registers */

#define bfin_read_PLL_CTL()		bfin_read16(PLL_CTL)
#define bfin_read_PLL_DIV()		bfin_read16(PLL_DIV)
#define bfin_write_PLL_DIV(val)		bfin_write16(PLL_DIV, val)
#define bfin_read_VR_CTL()		bfin_read16(VR_CTL)
#define bfin_read_PLL_STAT()		bfin_read16(PLL_STAT)
#define bfin_write_PLL_STAT(val)	bfin_write16(PLL_STAT, val)
#define bfin_read_PLL_LOCKCNT()		bfin_read16(PLL_LOCKCNT)
#define bfin_write_PLL_LOCKCNT(val)	bfin_write16(PLL_LOCKCNT, val)

/* Debug/MP/Emulation Registers (0xFFC00014 - 0xFFC00014) */

#define bfin_read_CHIPID()		bfin_read32(CHIPID)
#define bfin_write_CHIPID(val)		bfin_write32(CHIPID, val)

/* System Reset and Interrubfin_read_()t Controller (0xFFC00100 - 0xFFC00104) */

#define bfin_read_SWRST()		bfin_read16(SWRST)
#define bfin_write_SWRST(val)		bfin_write16(SWRST, val)
#define bfin_read_SYSCR()		bfin_read16(SYSCR)
#define bfin_write_SYSCR(val)		bfin_write16(SYSCR, val)

/* SIC Registers */

#define bfin_read_SIC_IMASK0()		bfin_read32(SIC_IMASK0)
#define bfin_write_SIC_IMASK0(val)	bfin_write32(SIC_IMASK0, val)
#define bfin_read_SIC_IMASK1()		bfin_read32(SIC_IMASK1)
#define bfin_write_SIC_IMASK1(val)	bfin_write32(SIC_IMASK1, val)
#define bfin_read_SIC_IMASK2()		bfin_read32(SIC_IMASK2)
#define bfin_write_SIC_IMASK2(val)	bfin_write32(SIC_IMASK2, val)
#define bfin_read_SIC_IMASK(x)		bfin_read32(SIC_IMASK0 + (x << 2))
#define bfin_write_SIC_IMASK(x, val)	bfin_write32((SIC_IMASK0 + (x << 2)), val)

#define bfin_read_SIC_ISR0()		bfin_read32(SIC_ISR0)
#define bfin_write_SIC_ISR0(val)	bfin_write32(SIC_ISR0, val)
#define bfin_read_SIC_ISR1()		bfin_read32(SIC_ISR1)
#define bfin_write_SIC_ISR1(val)	bfin_write32(SIC_ISR1, val)
#define bfin_read_SIC_ISR2()		bfin_read32(SIC_ISR2)
#define bfin_write_SIC_ISR2(val)	bfin_write32(SIC_ISR2, val)
#define bfin_read_SIC_ISR(x)		bfin_read32(SIC_ISR0 + (x << 2))
#define bfin_write_SIC_ISR(x, val)	bfin_write32((SIC_ISR0 + (x << 2)), val)

#define bfin_read_SIC_IWR0()		bfin_read32(SIC_IWR0)
#define bfin_write_SIC_IWR0(val)	bfin_write32(SIC_IWR0, val)
#define bfin_read_SIC_IWR1()		bfin_read32(SIC_IWR1)
#define bfin_write_SIC_IWR1(val)	bfin_write32(SIC_IWR1, val)
#define bfin_read_SIC_IWR2()		bfin_read32(SIC_IWR2)
#define bfin_write_SIC_IWR2(val)	bfin_write32(SIC_IWR2, val)
#define bfin_read_SIC_IAR0()		bfin_read32(SIC_IAR0)
#define bfin_write_SIC_IAR0(val)	bfin_write32(SIC_IAR0, val)
#define bfin_read_SIC_IAR1()		bfin_read32(SIC_IAR1)
#define bfin_write_SIC_IAR1(val)	bfin_write32(SIC_IAR1, val)
#define bfin_read_SIC_IAR2()		bfin_read32(SIC_IAR2)
#define bfin_write_SIC_IAR2(val)	bfin_write32(SIC_IAR2, val)
#define bfin_read_SIC_IAR3()		bfin_read32(SIC_IAR3)
#define bfin_write_SIC_IAR3(val)	bfin_write32(SIC_IAR3, val)
#define bfin_read_SIC_IAR4()		bfin_read32(SIC_IAR4)
#define bfin_write_SIC_IAR4(val)	bfin_write32(SIC_IAR4, val)
#define bfin_read_SIC_IAR5()		bfin_read32(SIC_IAR5)
#define bfin_write_SIC_IAR5(val)	bfin_write32(SIC_IAR5, val)
#define bfin_read_SIC_IAR6()		bfin_read32(SIC_IAR6)
#define bfin_write_SIC_IAR6(val)	bfin_write32(SIC_IAR6, val)
#define bfin_read_SIC_IAR7()		bfin_read32(SIC_IAR7)
#define bfin_write_SIC_IAR7(val)	bfin_write32(SIC_IAR7, val)
#define bfin_read_SIC_IAR8()		bfin_read32(SIC_IAR8)
#define bfin_write_SIC_IAR8(val)	bfin_write32(SIC_IAR8, val)
#define bfin_read_SIC_IAR9()		bfin_read32(SIC_IAR9)
#define bfin_write_SIC_IAR9(val)	bfin_write32(SIC_IAR9, val)
#define bfin_read_SIC_IAR10()		bfin_read32(SIC_IAR10)
#define bfin_write_SIC_IAR10(val)	bfin_write32(SIC_IAR10, val)
#define bfin_read_SIC_IAR11()		bfin_read32(SIC_IAR11)
#define bfin_write_SIC_IAR11(val)	bfin_write32(SIC_IAR11, val)

/* Watchdog Timer Registers */

#define bfin_read_WDOG_CTL()		bfin_read16(WDOG_CTL)
#define bfin_write_WDOG_CTL(val)	bfin_write16(WDOG_CTL, val)
#define bfin_read_WDOG_CNT()		bfin_read32(WDOG_CNT)
#define bfin_write_WDOG_CNT(val)	bfin_write32(WDOG_CNT, val)
#define bfin_read_WDOG_STAT()		bfin_read32(WDOG_STAT)
#define bfin_write_WDOG_STAT(val)	bfin_write32(WDOG_STAT, val)

/* RTC Registers */

#define bfin_read_RTC_STAT()		bfin_read32(RTC_STAT)
#define bfin_write_RTC_STAT(val)	bfin_write32(RTC_STAT, val)
#define bfin_read_RTC_ICTL()		bfin_read16(RTC_ICTL)
#define bfin_write_RTC_ICTL(val)	bfin_write16(RTC_ICTL, val)
#define bfin_read_RTC_ISTAT()		bfin_read16(RTC_ISTAT)
#define bfin_write_RTC_ISTAT(val)	bfin_write16(RTC_ISTAT, val)
#define bfin_read_RTC_SWCNT()		bfin_read16(RTC_SWCNT)
#define bfin_write_RTC_SWCNT(val)	bfin_write16(RTC_SWCNT, val)
#define bfin_read_RTC_ALARM()		bfin_read32(RTC_ALARM)
#define bfin_write_RTC_ALARM(val)	bfin_write32(RTC_ALARM, val)
#define bfin_read_RTC_PREN()		bfin_read16(RTC_PREN)
#define bfin_write_RTC_PREN(val)	bfin_write16(RTC_PREN, val)

/* UART0 Registers */

#define bfin_read_UART0_DLL()		bfin_read16(UART0_DLL)
#define bfin_write_UART0_DLL(val)	bfin_write16(UART0_DLL, val)
#define bfin_read_UART0_DLH()		bfin_read16(UART0_DLH)
#define bfin_write_UART0_DLH(val)	bfin_write16(UART0_DLH, val)
#define bfin_read_UART0_GCTL()		bfin_read16(UART0_GCTL)
#define bfin_write_UART0_GCTL(val)	bfin_write16(UART0_GCTL, val)
#define bfin_read_UART0_LCR()		bfin_read16(UART0_LCR)
#define bfin_write_UART0_LCR(val)	bfin_write16(UART0_LCR, val)
#define bfin_read_UART0_MCR()		bfin_read16(UART0_MCR)
#define bfin_write_UART0_MCR(val)	bfin_write16(UART0_MCR, val)
#define bfin_read_UART0_LSR()		bfin_read16(UART0_LSR)
#define bfin_write_UART0_LSR(val)	bfin_write16(UART0_LSR, val)
#define bfin_read_UART0_MSR()		bfin_read16(UART0_MSR)
#define bfin_write_UART0_MSR(val)	bfin_write16(UART0_MSR, val)
#define bfin_read_UART0_SCR()		bfin_read16(UART0_SCR)
#define bfin_write_UART0_SCR(val)	bfin_write16(UART0_SCR, val)
#define bfin_read_UART0_IER_SET()	bfin_read16(UART0_IER_SET)
#define bfin_write_UART0_IER_SET(val)	bfin_write16(UART0_IER_SET, val)
#define bfin_read_UART0_IER_CLEAR()	bfin_read16(UART0_IER_CLEAR)
#define bfin_write_UART0_IER_CLEAR(val)	bfin_write16(UART0_IER_CLEAR, val)
#define bfin_read_UART0_THR()		bfin_read16(UART0_THR)
#define bfin_write_UART0_THR(val)	bfin_write16(UART0_THR, val)
#define bfin_read_UART0_RBR()		bfin_read16(UART0_RBR)
#define bfin_write_UART0_RBR(val)	bfin_write16(UART0_RBR, val)

/* SPI0 Registers */

#define bfin_read_SPI0_CTL()		bfin_read16(SPI0_CTL)
#define bfin_write_SPI0_CTL(val)	bfin_write16(SPI0_CTL, val)
#define bfin_read_SPI0_FLG()		bfin_read16(SPI0_FLG)
#define bfin_write_SPI0_FLG(val)	bfin_write16(SPI0_FLG, val)
#define bfin_read_SPI0_STAT()		bfin_read16(SPI0_STAT)
#define bfin_write_SPI0_STAT(val)	bfin_write16(SPI0_STAT, val)
#define bfin_read_SPI0_TDBR()		bfin_read16(SPI0_TDBR)
#define bfin_write_SPI0_TDBR(val)	bfin_write16(SPI0_TDBR, val)
#define bfin_read_SPI0_RDBR()		bfin_read16(SPI0_RDBR)
#define bfin_write_SPI0_RDBR(val)	bfin_write16(SPI0_RDBR, val)
#define bfin_read_SPI0_BAUD()		bfin_read16(SPI0_BAUD)
#define bfin_write_SPI0_BAUD(val)	bfin_write16(SPI0_BAUD, val)
#define bfin_read_SPI0_SHADOW()		bfin_read16(SPI0_SHADOW)
#define bfin_write_SPI0_SHADOW(val)	bfin_write16(SPI0_SHADOW, val)

/* Timer Groubfin_read_() of 3 registers are not defined in the shared file because they are not available on the ADSP-BF542 processor */

/* Two Wire Interface Registers (TWI0) */

/* SPORT0 is not defined in the shared file because it is not available on the ADSP-BF542 and ADSP-BF544 bfin_read_()rocessors */

/* SPORT1 Registers */

#define bfin_read_SPORT1_TCR1()		bfin_read16(SPORT1_TCR1)
#define bfin_write_SPORT1_TCR1(val)	bfin_write16(SPORT1_TCR1, val)
#define bfin_read_SPORT1_TCR2()		bfin_read16(SPORT1_TCR2)
#define bfin_write_SPORT1_TCR2(val)	bfin_write16(SPORT1_TCR2, val)
#define bfin_read_SPORT1_TCLKDIV()	bfin_read16(SPORT1_TCLKDIV)
#define bfin_write_SPORT1_TCLKDIV(val)	bfin_write16(SPORT1_TCLKDIV, val)
#define bfin_read_SPORT1_TFSDIV()	bfin_read16(SPORT1_TFSDIV)
#define bfin_write_SPORT1_TFSDIV(val)	bfin_write16(SPORT1_TFSDIV, val)
#define bfin_read_SPORT1_TX()		bfin_read32(SPORT1_TX)
#define bfin_write_SPORT1_TX(val)	bfin_write32(SPORT1_TX, val)
#define bfin_read_SPORT1_RX()		bfin_read32(SPORT1_RX)
#define bfin_write_SPORT1_RX(val)	bfin_write32(SPORT1_RX, val)
#define bfin_read_SPORT1_RCR1()		bfin_read16(SPORT1_RCR1)
#define bfin_write_SPORT1_RCR1(val)	bfin_write16(SPORT1_RCR1, val)
#define bfin_read_SPORT1_RCR2()		bfin_read16(SPORT1_RCR2)
#define bfin_write_SPORT1_RCR2(val)	bfin_write16(SPORT1_RCR2, val)
#define bfin_read_SPORT1_RCLKDIV()	bfin_read16(SPORT1_RCLKDIV)
#define bfin_write_SPORT1_RCLKDIV(val)	bfin_write16(SPORT1_RCLKDIV, val)
#define bfin_read_SPORT1_RFSDIV()	bfin_read16(SPORT1_RFSDIV)
#define bfin_write_SPORT1_RFSDIV(val)	bfin_write16(SPORT1_RFSDIV, val)
#define bfin_read_SPORT1_STAT()		bfin_read16(SPORT1_STAT)
#define bfin_write_SPORT1_STAT(val)	bfin_write16(SPORT1_STAT, val)
#define bfin_read_SPORT1_CHNL()		bfin_read16(SPORT1_CHNL)
#define bfin_write_SPORT1_CHNL(val)	bfin_write16(SPORT1_CHNL, val)
#define bfin_read_SPORT1_MCMC1()	bfin_read16(SPORT1_MCMC1)
#define bfin_write_SPORT1_MCMC1(val)	bfin_write16(SPORT1_MCMC1, val)
#define bfin_read_SPORT1_MCMC2()	bfin_read16(SPORT1_MCMC2)
#define bfin_write_SPORT1_MCMC2(val)	bfin_write16(SPORT1_MCMC2, val)
#define bfin_read_SPORT1_MTCS0()	bfin_read32(SPORT1_MTCS0)
#define bfin_write_SPORT1_MTCS0(val)	bfin_write32(SPORT1_MTCS0, val)
#define bfin_read_SPORT1_MTCS1()	bfin_read32(SPORT1_MTCS1)
#define bfin_write_SPORT1_MTCS1(val)	bfin_write32(SPORT1_MTCS1, val)
#define bfin_read_SPORT1_MTCS2()	bfin_read32(SPORT1_MTCS2)
#define bfin_write_SPORT1_MTCS2(val)	bfin_write32(SPORT1_MTCS2, val)
#define bfin_read_SPORT1_MTCS3()	bfin_read32(SPORT1_MTCS3)
#define bfin_write_SPORT1_MTCS3(val)	bfin_write32(SPORT1_MTCS3, val)
#define bfin_read_SPORT1_MRCS0()	bfin_read32(SPORT1_MRCS0)
#define bfin_write_SPORT1_MRCS0(val)	bfin_write32(SPORT1_MRCS0, val)
#define bfin_read_SPORT1_MRCS1()	bfin_read32(SPORT1_MRCS1)
#define bfin_write_SPORT1_MRCS1(val)	bfin_write32(SPORT1_MRCS1, val)
#define bfin_read_SPORT1_MRCS2()	bfin_read32(SPORT1_MRCS2)
#define bfin_write_SPORT1_MRCS2(val)	bfin_write32(SPORT1_MRCS2, val)
#define bfin_read_SPORT1_MRCS3()	bfin_read32(SPORT1_MRCS3)
#define bfin_write_SPORT1_MRCS3(val)	bfin_write32(SPORT1_MRCS3, val)

/* Asynchronous Memory Control Registers */

#define bfin_read_EBIU_AMGCTL()		bfin_read16(EBIU_AMGCTL)
#define bfin_write_EBIU_AMGCTL(val)	bfin_write16(EBIU_AMGCTL, val)
#define bfin_read_EBIU_AMBCTL0()	bfin_read32(EBIU_AMBCTL0)
#define bfin_write_EBIU_AMBCTL0(val)	bfin_write32(EBIU_AMBCTL0, val)
#define bfin_read_EBIU_AMBCTL1()	bfin_read32(EBIU_AMBCTL1)
#define bfin_write_EBIU_AMBCTL1(val)	bfin_write32(EBIU_AMBCTL1, val)
#define bfin_read_EBIU_MBSCTL()		bfin_read16(EBIU_MBSCTL)
#define bfin_write_EBIU_MBSCTL(val)	bfin_write16(EBIU_MBSCTL, val)
#define bfin_read_EBIU_ARBSTAT()	bfin_read32(EBIU_ARBSTAT)
#define bfin_write_EBIU_ARBSTAT(val)	bfin_write32(EBIU_ARBSTAT, val)
#define bfin_read_EBIU_MODE()		bfin_read32(EBIU_MODE)
#define bfin_write_EBIU_MODE(val)	bfin_write32(EBIU_MODE, val)
#define bfin_read_EBIU_FCTL()		bfin_read16(EBIU_FCTL)
#define bfin_write_EBIU_FCTL(val)	bfin_write16(EBIU_FCTL, val)

/* DDR Memory Control Registers */

#define bfin_read_EBIU_DDRCTL0()	bfin_read32(EBIU_DDRCTL0)
#define bfin_write_EBIU_DDRCTL0(val)	bfin_write32(EBIU_DDRCTL0, val)
#define bfin_read_EBIU_DDRCTL1()	bfin_read32(EBIU_DDRCTL1)
#define bfin_write_EBIU_DDRCTL1(val)	bfin_write32(EBIU_DDRCTL1, val)
#define bfin_read_EBIU_DDRCTL2()	bfin_read32(EBIU_DDRCTL2)
#define bfin_write_EBIU_DDRCTL2(val)	bfin_write32(EBIU_DDRCTL2, val)
#define bfin_read_EBIU_DDRCTL3()	bfin_read32(EBIU_DDRCTL3)
#define bfin_write_EBIU_DDRCTL3(val)	bfin_write32(EBIU_DDRCTL3, val)
#define bfin_read_EBIU_DDRQUE()		bfin_read32(EBIU_DDRQUE)
#define bfin_write_EBIU_DDRQUE(val)	bfin_write32(EBIU_DDRQUE, val)
#define bfin_read_EBIU_ERRADD() 	bfin_read32(EBIU_ERRADD)
#define bfin_write_EBIU_ERRADD(val) 	bfin_write32(EBIU_ERRADD, val)
#define bfin_read_EBIU_ERRMST()		bfin_read16(EBIU_ERRMST)
#define bfin_write_EBIU_ERRMST(val)	bfin_write16(EBIU_ERRMST, val)
#define bfin_read_EBIU_RSTCTL()		bfin_read16(EBIU_RSTCTL)
#define bfin_write_EBIU_RSTCTL(val)	bfin_write16(EBIU_RSTCTL, val)

/* DDR BankRead and Write Count Registers */

#define bfin_read_EBIU_DDRBRC0()	bfin_read32(EBIU_DDRBRC0)
#define bfin_write_EBIU_DDRBRC0(val)	bfin_write32(EBIU_DDRBRC0, val)
#define bfin_read_EBIU_DDRBRC1()	bfin_read32(EBIU_DDRBRC1)
#define bfin_write_EBIU_DDRBRC1(val)	bfin_write32(EBIU_DDRBRC1, val)
#define bfin_read_EBIU_DDRBRC2()	bfin_read32(EBIU_DDRBRC2)
#define bfin_write_EBIU_DDRBRC2(val)	bfin_write32(EBIU_DDRBRC2, val)
#define bfin_read_EBIU_DDRBRC3()	bfin_read32(EBIU_DDRBRC3)
#define bfin_write_EBIU_DDRBRC3(val)	bfin_write32(EBIU_DDRBRC3, val)
#define bfin_read_EBIU_DDRBRC4()	bfin_read32(EBIU_DDRBRC4)
#define bfin_write_EBIU_DDRBRC4(val)	bfin_write32(EBIU_DDRBRC4, val)
#define bfin_read_EBIU_DDRBRC5()	bfin_read32(EBIU_DDRBRC5)
#define bfin_write_EBIU_DDRBRC5(val)	bfin_write32(EBIU_DDRBRC5, val)
#define bfin_read_EBIU_DDRBRC6()	bfin_read32(EBIU_DDRBRC6)
#define bfin_write_EBIU_DDRBRC6(val)	bfin_write32(EBIU_DDRBRC6, val)
#define bfin_read_EBIU_DDRBRC7()	bfin_read32(EBIU_DDRBRC7)
#define bfin_write_EBIU_DDRBRC7(val)	bfin_write32(EBIU_DDRBRC7, val)
#define bfin_read_EBIU_DDRBWC0()	bfin_read32(EBIU_DDRBWC0)
#define bfin_write_EBIU_DDRBWC0(val)	bfin_write32(EBIU_DDRBWC0, val)
#define bfin_read_EBIU_DDRBWC1()	bfin_read32(EBIU_DDRBWC1)
#define bfin_write_EBIU_DDRBWC1(val)	bfin_write32(EBIU_DDRBWC1, val)
#define bfin_read_EBIU_DDRBWC2()	bfin_read32(EBIU_DDRBWC2)
#define bfin_write_EBIU_DDRBWC2(val)	bfin_write32(EBIU_DDRBWC2, val)
#define bfin_read_EBIU_DDRBWC3()	bfin_read32(EBIU_DDRBWC3)
#define bfin_write_EBIU_DDRBWC3(val)	bfin_write32(EBIU_DDRBWC3, val)
#define bfin_read_EBIU_DDRBWC4()	bfin_read32(EBIU_DDRBWC4)
#define bfin_write_EBIU_DDRBWC4(val)	bfin_write32(EBIU_DDRBWC4, val)
#define bfin_read_EBIU_DDRBWC5()	bfin_read32(EBIU_DDRBWC5)
#define bfin_write_EBIU_DDRBWC5(val)	bfin_write32(EBIU_DDRBWC5, val)
#define bfin_read_EBIU_DDRBWC6()	bfin_read32(EBIU_DDRBWC6)
#define bfin_write_EBIU_DDRBWC6(val)	bfin_write32(EBIU_DDRBWC6, val)
#define bfin_read_EBIU_DDRBWC7()	bfin_read32(EBIU_DDRBWC7)
#define bfin_write_EBIU_DDRBWC7(val)	bfin_write32(EBIU_DDRBWC7, val)
#define bfin_read_EBIU_DDRACCT()	bfin_read32(EBIU_DDRACCT)
#define bfin_write_EBIU_DDRACCT(val)	bfin_write32(EBIU_DDRACCT, val)
#define bfin_read_EBIU_DDRTACT()	bfin_read32(EBIU_DDRTACT)
#define bfin_write_EBIU_DDRTACT(val)	bfin_write32(EBIU_DDRTACT, val)
#define bfin_read_EBIU_DDRARCT()	bfin_read32(EBIU_DDRARCT)
#define bfin_write_EBIU_DDRARCT(val)	bfin_write32(EBIU_DDRARCT, val)
#define bfin_read_EBIU_DDRGC0()		bfin_read32(EBIU_DDRGC0)
#define bfin_write_EBIU_DDRGC0(val)	bfin_write32(EBIU_DDRGC0, val)
#define bfin_read_EBIU_DDRGC1()		bfin_read32(EBIU_DDRGC1)
#define bfin_write_EBIU_DDRGC1(val)	bfin_write32(EBIU_DDRGC1, val)
#define bfin_read_EBIU_DDRGC2()		bfin_read32(EBIU_DDRGC2)
#define bfin_write_EBIU_DDRGC2(val)	bfin_write32(EBIU_DDRGC2, val)
#define bfin_read_EBIU_DDRGC3()		bfin_read32(EBIU_DDRGC3)
#define bfin_write_EBIU_DDRGC3(val)	bfin_write32(EBIU_DDRGC3, val)
#define bfin_read_EBIU_DDRMCEN()	bfin_read32(EBIU_DDRMCEN)
#define bfin_write_EBIU_DDRMCEN(val)	bfin_write32(EBIU_DDRMCEN, val)
#define bfin_read_EBIU_DDRMCCL()	bfin_read32(EBIU_DDRMCCL)
#define bfin_write_EBIU_DDRMCCL(val)	bfin_write32(EBIU_DDRMCCL, val)

/* DMAC0 Registers */

#define bfin_read_DMAC0_TCPER()		bfin_read16(DMAC0_TCPER)
#define bfin_write_DMAC0_TCPER(val)	bfin_write16(DMAC0_TCPER, val)
#define bfin_read_DMAC0_TCCNT()		bfin_read16(DMAC0_TCCNT)
#define bfin_write_DMAC0_TCCNT(val)	bfin_write16(DMAC0_TCCNT, val)

/* DMA Channel 0 Registers */

#define bfin_read_DMA0_NEXT_DESC_PTR() 		bfin_read32(DMA0_NEXT_DESC_PTR)
#define bfin_write_DMA0_NEXT_DESC_PTR(val) 	bfin_write32(DMA0_NEXT_DESC_PTR, val)
#define bfin_read_DMA0_START_ADDR() 		bfin_read32(DMA0_START_ADDR)
#define bfin_write_DMA0_START_ADDR(val) 	bfin_write32(DMA0_START_ADDR, val)
#define bfin_read_DMA0_CONFIG()			bfin_read16(DMA0_CONFIG)
#define bfin_write_DMA0_CONFIG(val)		bfin_write16(DMA0_CONFIG, val)
#define bfin_read_DMA0_X_COUNT()		bfin_read16(DMA0_X_COUNT)
#define bfin_write_DMA0_X_COUNT(val)		bfin_write16(DMA0_X_COUNT, val)
#define bfin_read_DMA0_X_MODIFY()		bfin_read16(DMA0_X_MODIFY)
#define bfin_write_DMA0_X_MODIFY(val) 		bfin_write16(DMA0_X_MODIFY, val)
#define bfin_read_DMA0_Y_COUNT()		bfin_read16(DMA0_Y_COUNT)
#define bfin_write_DMA0_Y_COUNT(val)		bfin_write16(DMA0_Y_COUNT, val)
#define bfin_read_DMA0_Y_MODIFY()		bfin_read16(DMA0_Y_MODIFY)
#define bfin_write_DMA0_Y_MODIFY(val) 		bfin_write16(DMA0_Y_MODIFY, val)
#define bfin_read_DMA0_CURR_DESC_PTR() 		bfin_read32(DMA0_CURR_DESC_PTR)
#define bfin_write_DMA0_CURR_DESC_PTR(val) 	bfin_write32(DMA0_CURR_DESC_PTR, val)
#define bfin_read_DMA0_CURR_ADDR() 		bfin_read32(DMA0_CURR_ADDR)
#define bfin_write_DMA0_CURR_ADDR(val) 		bfin_write32(DMA0_CURR_ADDR, val)
#define bfin_read_DMA0_IRQ_STATUS()		bfin_read16(DMA0_IRQ_STATUS)
#define bfin_write_DMA0_IRQ_STATUS(val)		bfin_write16(DMA0_IRQ_STATUS, val)
#define bfin_read_DMA0_PERIPHERAL_MAP()		bfin_read16(DMA0_PERIPHERAL_MAP)
#define bfin_write_DMA0_PERIPHERAL_MAP(val)	bfin_write16(DMA0_PERIPHERAL_MAP, val)
#define bfin_read_DMA0_CURR_X_COUNT()		bfin_read16(DMA0_CURR_X_COUNT)
#define bfin_write_DMA0_CURR_X_COUNT(val)	bfin_write16(DMA0_CURR_X_COUNT, val)
#define bfin_read_DMA0_CURR_Y_COUNT()		bfin_read16(DMA0_CURR_Y_COUNT)
#define bfin_write_DMA0_CURR_Y_COUNT(val)	bfin_write16(DMA0_CURR_Y_COUNT, val)

/* DMA Channel 1 Registers */

#define bfin_read_DMA1_NEXT_DESC_PTR() 		bfin_read32(DMA1_NEXT_DESC_PTR)
#define bfin_write_DMA1_NEXT_DESC_PTR(val) 	bfin_write32(DMA1_NEXT_DESC_PTR, val)
#define bfin_read_DMA1_START_ADDR() 		bfin_read32(DMA1_START_ADDR)
#define bfin_write_DMA1_START_ADDR(val) 	bfin_write32(DMA1_START_ADDR, val)
#define bfin_read_DMA1_CONFIG()			bfin_read16(DMA1_CONFIG)
#define bfin_write_DMA1_CONFIG(val)		bfin_write16(DMA1_CONFIG, val)
#define bfin_read_DMA1_X_COUNT()		bfin_read16(DMA1_X_COUNT)
#define bfin_write_DMA1_X_COUNT(val)		bfin_write16(DMA1_X_COUNT, val)
#define bfin_read_DMA1_X_MODIFY()		bfin_read16(DMA1_X_MODIFY)
#define bfin_write_DMA1_X_MODIFY(val) 		bfin_write16(DMA1_X_MODIFY, val)
#define bfin_read_DMA1_Y_COUNT()		bfin_read16(DMA1_Y_COUNT)
#define bfin_write_DMA1_Y_COUNT(val)		bfin_write16(DMA1_Y_COUNT, val)
#define bfin_read_DMA1_Y_MODIFY()		bfin_read16(DMA1_Y_MODIFY)
#define bfin_write_DMA1_Y_MODIFY(val) 		bfin_write16(DMA1_Y_MODIFY, val)
#define bfin_read_DMA1_CURR_DESC_PTR() 		bfin_read32(DMA1_CURR_DESC_PTR)
#define bfin_write_DMA1_CURR_DESC_PTR(val) 	bfin_write32(DMA1_CURR_DESC_PTR, val)
#define bfin_read_DMA1_CURR_ADDR() 		bfin_read32(DMA1_CURR_ADDR)
#define bfin_write_DMA1_CURR_ADDR(val) 		bfin_write32(DMA1_CURR_ADDR, val)
#define bfin_read_DMA1_IRQ_STATUS()		bfin_read16(DMA1_IRQ_STATUS)
#define bfin_write_DMA1_IRQ_STATUS(val)		bfin_write16(DMA1_IRQ_STATUS, val)
#define bfin_read_DMA1_PERIPHERAL_MAP()		bfin_read16(DMA1_PERIPHERAL_MAP)
#define bfin_write_DMA1_PERIPHERAL_MAP(val)	bfin_write16(DMA1_PERIPHERAL_MAP, val)
#define bfin_read_DMA1_CURR_X_COUNT()		bfin_read16(DMA1_CURR_X_COUNT)
#define bfin_write_DMA1_CURR_X_COUNT(val)	bfin_write16(DMA1_CURR_X_COUNT, val)
#define bfin_read_DMA1_CURR_Y_COUNT()		bfin_read16(DMA1_CURR_Y_COUNT)
#define bfin_write_DMA1_CURR_Y_COUNT(val)	bfin_write16(DMA1_CURR_Y_COUNT, val)

/* DMA Channel 2 Registers */

#define bfin_read_DMA2_NEXT_DESC_PTR() 		bfin_read32(DMA2_NEXT_DESC_PTR)
#define bfin_write_DMA2_NEXT_DESC_PTR(val) 	bfin_write32(DMA2_NEXT_DESC_PTR, val)
#define bfin_read_DMA2_START_ADDR() 		bfin_read32(DMA2_START_ADDR)
#define bfin_write_DMA2_START_ADDR(val) 	bfin_write32(DMA2_START_ADDR, val)
#define bfin_read_DMA2_CONFIG()			bfin_read16(DMA2_CONFIG)
#define bfin_write_DMA2_CONFIG(val)		bfin_write16(DMA2_CONFIG, val)
#define bfin_read_DMA2_X_COUNT()		bfin_read16(DMA2_X_COUNT)
#define bfin_write_DMA2_X_COUNT(val)		bfin_write16(DMA2_X_COUNT, val)
#define bfin_read_DMA2_X_MODIFY()		bfin_read16(DMA2_X_MODIFY)
#define bfin_write_DMA2_X_MODIFY(val) 		bfin_write16(DMA2_X_MODIFY, val)
#define bfin_read_DMA2_Y_COUNT()		bfin_read16(DMA2_Y_COUNT)
#define bfin_write_DMA2_Y_COUNT(val)		bfin_write16(DMA2_Y_COUNT, val)
#define bfin_read_DMA2_Y_MODIFY()		bfin_read16(DMA2_Y_MODIFY)
#define bfin_write_DMA2_Y_MODIFY(val) 		bfin_write16(DMA2_Y_MODIFY, val)
#define bfin_read_DMA2_CURR_DESC_PTR() 		bfin_read32(DMA2_CURR_DESC_PTR)
#define bfin_write_DMA2_CURR_DESC_PTR(val) 	bfin_write32(DMA2_CURR_DESC_PTR, val)
#define bfin_read_DMA2_CURR_ADDR() 		bfin_read32(DMA2_CURR_ADDR)
#define bfin_write_DMA2_CURR_ADDR(val) 		bfin_write32(DMA2_CURR_ADDR, val)
#define bfin_read_DMA2_IRQ_STATUS()		bfin_read16(DMA2_IRQ_STATUS)
#define bfin_write_DMA2_IRQ_STATUS(val)		bfin_write16(DMA2_IRQ_STATUS, val)
#define bfin_read_DMA2_PERIPHERAL_MAP()		bfin_read16(DMA2_PERIPHERAL_MAP)
#define bfin_write_DMA2_PERIPHERAL_MAP(val)	bfin_write16(DMA2_PERIPHERAL_MAP, val)
#define bfin_read_DMA2_CURR_X_COUNT()		bfin_read16(DMA2_CURR_X_COUNT)
#define bfin_write_DMA2_CURR_X_COUNT(val)	bfin_write16(DMA2_CURR_X_COUNT, val)
#define bfin_read_DMA2_CURR_Y_COUNT()		bfin_read16(DMA2_CURR_Y_COUNT)
#define bfin_write_DMA2_CURR_Y_COUNT(val)	bfin_write16(DMA2_CURR_Y_COUNT, val)

/* DMA Channel 3 Registers */

#define bfin_read_DMA3_NEXT_DESC_PTR() 		bfin_read32(DMA3_NEXT_DESC_PTR)
#define bfin_write_DMA3_NEXT_DESC_PTR(val) 	bfin_write32(DMA3_NEXT_DESC_PTR, val)
#define bfin_read_DMA3_START_ADDR() 		bfin_read32(DMA3_START_ADDR)
#define bfin_write_DMA3_START_ADDR(val) 	bfin_write32(DMA3_START_ADDR, val)
#define bfin_read_DMA3_CONFIG()			bfin_read16(DMA3_CONFIG)
#define bfin_write_DMA3_CONFIG(val)		bfin_write16(DMA3_CONFIG, val)
#define bfin_read_DMA3_X_COUNT()		bfin_read16(DMA3_X_COUNT)
#define bfin_write_DMA3_X_COUNT(val)		bfin_write16(DMA3_X_COUNT, val)
#define bfin_read_DMA3_X_MODIFY()		bfin_read16(DMA3_X_MODIFY)
#define bfin_write_DMA3_X_MODIFY(val) 		bfin_write16(DMA3_X_MODIFY, val)
#define bfin_read_DMA3_Y_COUNT()		bfin_read16(DMA3_Y_COUNT)
#define bfin_write_DMA3_Y_COUNT(val)		bfin_write16(DMA3_Y_COUNT, val)
#define bfin_read_DMA3_Y_MODIFY()		bfin_read16(DMA3_Y_MODIFY)
#define bfin_write_DMA3_Y_MODIFY(val) 		bfin_write16(DMA3_Y_MODIFY, val)
#define bfin_read_DMA3_CURR_DESC_PTR() 		bfin_read32(DMA3_CURR_DESC_PTR)
#define bfin_write_DMA3_CURR_DESC_PTR(val) 	bfin_write32(DMA3_CURR_DESC_PTR, val)
#define bfin_read_DMA3_CURR_ADDR() 		bfin_read32(DMA3_CURR_ADDR)
#define bfin_write_DMA3_CURR_ADDR(val) 		bfin_write32(DMA3_CURR_ADDR, val)
#define bfin_read_DMA3_IRQ_STATUS()		bfin_read16(DMA3_IRQ_STATUS)
#define bfin_write_DMA3_IRQ_STATUS(val)		bfin_write16(DMA3_IRQ_STATUS, val)
#define bfin_read_DMA3_PERIPHERAL_MAP()		bfin_read16(DMA3_PERIPHERAL_MAP)
#define bfin_write_DMA3_PERIPHERAL_MAP(val)	bfin_write16(DMA3_PERIPHERAL_MAP, val)
#define bfin_read_DMA3_CURR_X_COUNT()		bfin_read16(DMA3_CURR_X_COUNT)
#define bfin_write_DMA3_CURR_X_COUNT(val)	bfin_write16(DMA3_CURR_X_COUNT, val)
#define bfin_read_DMA3_CURR_Y_COUNT()		bfin_read16(DMA3_CURR_Y_COUNT)
#define bfin_write_DMA3_CURR_Y_COUNT(val)	bfin_write16(DMA3_CURR_Y_COUNT, val)

/* DMA Channel 4 Registers */

#define bfin_read_DMA4_NEXT_DESC_PTR() 		bfin_read32(DMA4_NEXT_DESC_PTR)
#define bfin_write_DMA4_NEXT_DESC_PTR(val) 	bfin_write32(DMA4_NEXT_DESC_PTR, val)
#define bfin_read_DMA4_START_ADDR() 		bfin_read32(DMA4_START_ADDR)
#define bfin_write_DMA4_START_ADDR(val) 	bfin_write32(DMA4_START_ADDR, val)
#define bfin_read_DMA4_CONFIG()			bfin_read16(DMA4_CONFIG)
#define bfin_write_DMA4_CONFIG(val)		bfin_write16(DMA4_CONFIG, val)
#define bfin_read_DMA4_X_COUNT()		bfin_read16(DMA4_X_COUNT)
#define bfin_write_DMA4_X_COUNT(val)		bfin_write16(DMA4_X_COUNT, val)
#define bfin_read_DMA4_X_MODIFY()		bfin_read16(DMA4_X_MODIFY)
#define bfin_write_DMA4_X_MODIFY(val) 		bfin_write16(DMA4_X_MODIFY, val)
#define bfin_read_DMA4_Y_COUNT()		bfin_read16(DMA4_Y_COUNT)
#define bfin_write_DMA4_Y_COUNT(val)		bfin_write16(DMA4_Y_COUNT, val)
#define bfin_read_DMA4_Y_MODIFY()		bfin_read16(DMA4_Y_MODIFY)
#define bfin_write_DMA4_Y_MODIFY(val) 		bfin_write16(DMA4_Y_MODIFY, val)
#define bfin_read_DMA4_CURR_DESC_PTR() 		bfin_read32(DMA4_CURR_DESC_PTR)
#define bfin_write_DMA4_CURR_DESC_PTR(val) 	bfin_write32(DMA4_CURR_DESC_PTR, val)
#define bfin_read_DMA4_CURR_ADDR() 		bfin_read32(DMA4_CURR_ADDR)
#define bfin_write_DMA4_CURR_ADDR(val) 		bfin_write32(DMA4_CURR_ADDR, val)
#define bfin_read_DMA4_IRQ_STATUS()		bfin_read16(DMA4_IRQ_STATUS)
#define bfin_write_DMA4_IRQ_STATUS(val)		bfin_write16(DMA4_IRQ_STATUS, val)
#define bfin_read_DMA4_PERIPHERAL_MAP()		bfin_read16(DMA4_PERIPHERAL_MAP)
#define bfin_write_DMA4_PERIPHERAL_MAP(val)	bfin_write16(DMA4_PERIPHERAL_MAP, val)
#define bfin_read_DMA4_CURR_X_COUNT()		bfin_read16(DMA4_CURR_X_COUNT)
#define bfin_write_DMA4_CURR_X_COUNT(val)	bfin_write16(DMA4_CURR_X_COUNT, val)
#define bfin_read_DMA4_CURR_Y_COUNT()		bfin_read16(DMA4_CURR_Y_COUNT)
#define bfin_write_DMA4_CURR_Y_COUNT(val)	bfin_write16(DMA4_CURR_Y_COUNT, val)

/* DMA Channel 5 Registers */

#define bfin_read_DMA5_NEXT_DESC_PTR() 		bfin_read32(DMA5_NEXT_DESC_PTR)
#define bfin_write_DMA5_NEXT_DESC_PTR(val) 	bfin_write32(DMA5_NEXT_DESC_PTR, val)
#define bfin_read_DMA5_START_ADDR() 		bfin_read32(DMA5_START_ADDR)
#define bfin_write_DMA5_START_ADDR(val) 	bfin_write32(DMA5_START_ADDR, val)
#define bfin_read_DMA5_CONFIG()			bfin_read16(DMA5_CONFIG)
#define bfin_write_DMA5_CONFIG(val)		bfin_write16(DMA5_CONFIG, val)
#define bfin_read_DMA5_X_COUNT()		bfin_read16(DMA5_X_COUNT)
#define bfin_write_DMA5_X_COUNT(val)		bfin_write16(DMA5_X_COUNT, val)
#define bfin_read_DMA5_X_MODIFY()		bfin_read16(DMA5_X_MODIFY)
#define bfin_write_DMA5_X_MODIFY(val) 		bfin_write16(DMA5_X_MODIFY, val)
#define bfin_read_DMA5_Y_COUNT()		bfin_read16(DMA5_Y_COUNT)
#define bfin_write_DMA5_Y_COUNT(val)		bfin_write16(DMA5_Y_COUNT, val)
#define bfin_read_DMA5_Y_MODIFY()		bfin_read16(DMA5_Y_MODIFY)
#define bfin_write_DMA5_Y_MODIFY(val) 		bfin_write16(DMA5_Y_MODIFY, val)
#define bfin_read_DMA5_CURR_DESC_PTR() 		bfin_read32(DMA5_CURR_DESC_PTR)
#define bfin_write_DMA5_CURR_DESC_PTR(val) 	bfin_write32(DMA5_CURR_DESC_PTR, val)
#define bfin_read_DMA5_CURR_ADDR() 		bfin_read32(DMA5_CURR_ADDR)
#define bfin_write_DMA5_CURR_ADDR(val) 		bfin_write32(DMA5_CURR_ADDR, val)
#define bfin_read_DMA5_IRQ_STATUS()		bfin_read16(DMA5_IRQ_STATUS)
#define bfin_write_DMA5_IRQ_STATUS(val)		bfin_write16(DMA5_IRQ_STATUS, val)
#define bfin_read_DMA5_PERIPHERAL_MAP()		bfin_read16(DMA5_PERIPHERAL_MAP)
#define bfin_write_DMA5_PERIPHERAL_MAP(val)	bfin_write16(DMA5_PERIPHERAL_MAP, val)
#define bfin_read_DMA5_CURR_X_COUNT()		bfin_read16(DMA5_CURR_X_COUNT)
#define bfin_write_DMA5_CURR_X_COUNT(val)	bfin_write16(DMA5_CURR_X_COUNT, val)
#define bfin_read_DMA5_CURR_Y_COUNT()		bfin_read16(DMA5_CURR_Y_COUNT)
#define bfin_write_DMA5_CURR_Y_COUNT(val)	bfin_write16(DMA5_CURR_Y_COUNT, val)

/* DMA Channel 6 Registers */

#define bfin_read_DMA6_NEXT_DESC_PTR() 		bfin_read32(DMA6_NEXT_DESC_PTR)
#define bfin_write_DMA6_NEXT_DESC_PTR(val) 	bfin_write32(DMA6_NEXT_DESC_PTR, val)
#define bfin_read_DMA6_START_ADDR() 		bfin_read32(DMA6_START_ADDR)
#define bfin_write_DMA6_START_ADDR(val) 	bfin_write32(DMA6_START_ADDR, val)
#define bfin_read_DMA6_CONFIG()			bfin_read16(DMA6_CONFIG)
#define bfin_write_DMA6_CONFIG(val)		bfin_write16(DMA6_CONFIG, val)
#define bfin_read_DMA6_X_COUNT()		bfin_read16(DMA6_X_COUNT)
#define bfin_write_DMA6_X_COUNT(val)		bfin_write16(DMA6_X_COUNT, val)
#define bfin_read_DMA6_X_MODIFY()		bfin_read16(DMA6_X_MODIFY)
#define bfin_write_DMA6_X_MODIFY(val) 		bfin_write16(DMA6_X_MODIFY, val)
#define bfin_read_DMA6_Y_COUNT()		bfin_read16(DMA6_Y_COUNT)
#define bfin_write_DMA6_Y_COUNT(val)		bfin_write16(DMA6_Y_COUNT, val)
#define bfin_read_DMA6_Y_MODIFY()		bfin_read16(DMA6_Y_MODIFY)
#define bfin_write_DMA6_Y_MODIFY(val) 		bfin_write16(DMA6_Y_MODIFY, val)
#define bfin_read_DMA6_CURR_DESC_PTR() 		bfin_read32(DMA6_CURR_DESC_PTR)
#define bfin_write_DMA6_CURR_DESC_PTR(val) 	bfin_write32(DMA6_CURR_DESC_PTR, val)
#define bfin_read_DMA6_CURR_ADDR() 		bfin_read32(DMA6_CURR_ADDR)
#define bfin_write_DMA6_CURR_ADDR(val) 		bfin_write32(DMA6_CURR_ADDR, val)
#define bfin_read_DMA6_IRQ_STATUS()		bfin_read16(DMA6_IRQ_STATUS)
#define bfin_write_DMA6_IRQ_STATUS(val)		bfin_write16(DMA6_IRQ_STATUS, val)
#define bfin_read_DMA6_PERIPHERAL_MAP()		bfin_read16(DMA6_PERIPHERAL_MAP)
#define bfin_write_DMA6_PERIPHERAL_MAP(val)	bfin_write16(DMA6_PERIPHERAL_MAP, val)
#define bfin_read_DMA6_CURR_X_COUNT()		bfin_read16(DMA6_CURR_X_COUNT)
#define bfin_write_DMA6_CURR_X_COUNT(val)	bfin_write16(DMA6_CURR_X_COUNT, val)
#define bfin_read_DMA6_CURR_Y_COUNT()		bfin_read16(DMA6_CURR_Y_COUNT)
#define bfin_write_DMA6_CURR_Y_COUNT(val)	bfin_write16(DMA6_CURR_Y_COUNT, val)

/* DMA Channel 7 Registers */

#define bfin_read_DMA7_NEXT_DESC_PTR() 		bfin_read32(DMA7_NEXT_DESC_PTR)
#define bfin_write_DMA7_NEXT_DESC_PTR(val) 	bfin_write32(DMA7_NEXT_DESC_PTR, val)
#define bfin_read_DMA7_START_ADDR() 		bfin_read32(DMA7_START_ADDR)
#define bfin_write_DMA7_START_ADDR(val) 	bfin_write32(DMA7_START_ADDR, val)
#define bfin_read_DMA7_CONFIG()			bfin_read16(DMA7_CONFIG)
#define bfin_write_DMA7_CONFIG(val)		bfin_write16(DMA7_CONFIG, val)
#define bfin_read_DMA7_X_COUNT()		bfin_read16(DMA7_X_COUNT)
#define bfin_write_DMA7_X_COUNT(val)		bfin_write16(DMA7_X_COUNT, val)
#define bfin_read_DMA7_X_MODIFY()		bfin_read16(DMA7_X_MODIFY)
#define bfin_write_DMA7_X_MODIFY(val) 		bfin_write16(DMA7_X_MODIFY, val)
#define bfin_read_DMA7_Y_COUNT()		bfin_read16(DMA7_Y_COUNT)
#define bfin_write_DMA7_Y_COUNT(val)		bfin_write16(DMA7_Y_COUNT, val)
#define bfin_read_DMA7_Y_MODIFY()		bfin_read16(DMA7_Y_MODIFY)
#define bfin_write_DMA7_Y_MODIFY(val) 		bfin_write16(DMA7_Y_MODIFY, val)
#define bfin_read_DMA7_CURR_DESC_PTR() 		bfin_read32(DMA7_CURR_DESC_PTR)
#define bfin_write_DMA7_CURR_DESC_PTR(val) 	bfin_write32(DMA7_CURR_DESC_PTR, val)
#define bfin_read_DMA7_CURR_ADDR() 		bfin_read32(DMA7_CURR_ADDR)
#define bfin_write_DMA7_CURR_ADDR(val) 		bfin_write32(DMA7_CURR_ADDR, val)
#define bfin_read_DMA7_IRQ_STATUS()		bfin_read16(DMA7_IRQ_STATUS)
#define bfin_write_DMA7_IRQ_STATUS(val)		bfin_write16(DMA7_IRQ_STATUS, val)
#define bfin_read_DMA7_PERIPHERAL_MAP()		bfin_read16(DMA7_PERIPHERAL_MAP)
#define bfin_write_DMA7_PERIPHERAL_MAP(val)	bfin_write16(DMA7_PERIPHERAL_MAP, val)
#define bfin_read_DMA7_CURR_X_COUNT()		bfin_read16(DMA7_CURR_X_COUNT)
#define bfin_write_DMA7_CURR_X_COUNT(val)	bfin_write16(DMA7_CURR_X_COUNT, val)
#define bfin_read_DMA7_CURR_Y_COUNT()		bfin_read16(DMA7_CURR_Y_COUNT)
#define bfin_write_DMA7_CURR_Y_COUNT(val)	bfin_write16(DMA7_CURR_Y_COUNT, val)

/* DMA Channel 8 Registers */

#define bfin_read_DMA8_NEXT_DESC_PTR() 		bfin_read32(DMA8_NEXT_DESC_PTR)
#define bfin_write_DMA8_NEXT_DESC_PTR(val) 	bfin_write32(DMA8_NEXT_DESC_PTR, val)
#define bfin_read_DMA8_START_ADDR() 		bfin_read32(DMA8_START_ADDR)
#define bfin_write_DMA8_START_ADDR(val) 	bfin_write32(DMA8_START_ADDR, val)
#define bfin_read_DMA8_CONFIG()			bfin_read16(DMA8_CONFIG)
#define bfin_write_DMA8_CONFIG(val)		bfin_write16(DMA8_CONFIG, val)
#define bfin_read_DMA8_X_COUNT()		bfin_read16(DMA8_X_COUNT)
#define bfin_write_DMA8_X_COUNT(val)		bfin_write16(DMA8_X_COUNT, val)
#define bfin_read_DMA8_X_MODIFY()		bfin_read16(DMA8_X_MODIFY)
#define bfin_write_DMA8_X_MODIFY(val) 		bfin_write16(DMA8_X_MODIFY, val)
#define bfin_read_DMA8_Y_COUNT()		bfin_read16(DMA8_Y_COUNT)
#define bfin_write_DMA8_Y_COUNT(val)		bfin_write16(DMA8_Y_COUNT, val)
#define bfin_read_DMA8_Y_MODIFY()		bfin_read16(DMA8_Y_MODIFY)
#define bfin_write_DMA8_Y_MODIFY(val) 		bfin_write16(DMA8_Y_MODIFY, val)
#define bfin_read_DMA8_CURR_DESC_PTR() 		bfin_read32(DMA8_CURR_DESC_PTR)
#define bfin_write_DMA8_CURR_DESC_PTR(val) 	bfin_write32(DMA8_CURR_DESC_PTR, val)
#define bfin_read_DMA8_CURR_ADDR() 		bfin_read32(DMA8_CURR_ADDR)
#define bfin_write_DMA8_CURR_ADDR(val) 		bfin_write32(DMA8_CURR_ADDR, val)
#define bfin_read_DMA8_IRQ_STATUS()		bfin_read16(DMA8_IRQ_STATUS)
#define bfin_write_DMA8_IRQ_STATUS(val)		bfin_write16(DMA8_IRQ_STATUS, val)
#define bfin_read_DMA8_PERIPHERAL_MAP()		bfin_read16(DMA8_PERIPHERAL_MAP)
#define bfin_write_DMA8_PERIPHERAL_MAP(val)	bfin_write16(DMA8_PERIPHERAL_MAP, val)
#define bfin_read_DMA8_CURR_X_COUNT()		bfin_read16(DMA8_CURR_X_COUNT)
#define bfin_write_DMA8_CURR_X_COUNT(val)	bfin_write16(DMA8_CURR_X_COUNT, val)
#define bfin_read_DMA8_CURR_Y_COUNT()		bfin_read16(DMA8_CURR_Y_COUNT)
#define bfin_write_DMA8_CURR_Y_COUNT(val)	bfin_write16(DMA8_CURR_Y_COUNT, val)

/* DMA Channel 9 Registers */

#define bfin_read_DMA9_NEXT_DESC_PTR() 		bfin_read32(DMA9_NEXT_DESC_PTR)
#define bfin_write_DMA9_NEXT_DESC_PTR(val) 	bfin_write32(DMA9_NEXT_DESC_PTR, val)
#define bfin_read_DMA9_START_ADDR() 		bfin_read32(DMA9_START_ADDR)
#define bfin_write_DMA9_START_ADDR(val) 	bfin_write32(DMA9_START_ADDR, val)
#define bfin_read_DMA9_CONFIG()			bfin_read16(DMA9_CONFIG)
#define bfin_write_DMA9_CONFIG(val)		bfin_write16(DMA9_CONFIG, val)
#define bfin_read_DMA9_X_COUNT()		bfin_read16(DMA9_X_COUNT)
#define bfin_write_DMA9_X_COUNT(val)		bfin_write16(DMA9_X_COUNT, val)
#define bfin_read_DMA9_X_MODIFY()		bfin_read16(DMA9_X_MODIFY)
#define bfin_write_DMA9_X_MODIFY(val) 		bfin_write16(DMA9_X_MODIFY, val)
#define bfin_read_DMA9_Y_COUNT()		bfin_read16(DMA9_Y_COUNT)
#define bfin_write_DMA9_Y_COUNT(val)		bfin_write16(DMA9_Y_COUNT, val)
#define bfin_read_DMA9_Y_MODIFY()		bfin_read16(DMA9_Y_MODIFY)
#define bfin_write_DMA9_Y_MODIFY(val) 		bfin_write16(DMA9_Y_MODIFY, val)
#define bfin_read_DMA9_CURR_DESC_PTR() 		bfin_read32(DMA9_CURR_DESC_PTR)
#define bfin_write_DMA9_CURR_DESC_PTR(val) 	bfin_write32(DMA9_CURR_DESC_PTR, val)
#define bfin_read_DMA9_CURR_ADDR() 		bfin_read32(DMA9_CURR_ADDR)
#define bfin_write_DMA9_CURR_ADDR(val) 		bfin_write32(DMA9_CURR_ADDR, val)
#define bfin_read_DMA9_IRQ_STATUS()		bfin_read16(DMA9_IRQ_STATUS)
#define bfin_write_DMA9_IRQ_STATUS(val)		bfin_write16(DMA9_IRQ_STATUS, val)
#define bfin_read_DMA9_PERIPHERAL_MAP()		bfin_read16(DMA9_PERIPHERAL_MAP)
#define bfin_write_DMA9_PERIPHERAL_MAP(val)	bfin_write16(DMA9_PERIPHERAL_MAP, val)
#define bfin_read_DMA9_CURR_X_COUNT()		bfin_read16(DMA9_CURR_X_COUNT)
#define bfin_write_DMA9_CURR_X_COUNT(val)	bfin_write16(DMA9_CURR_X_COUNT, val)
#define bfin_read_DMA9_CURR_Y_COUNT()		bfin_read16(DMA9_CURR_Y_COUNT)
#define bfin_write_DMA9_CURR_Y_COUNT(val)	bfin_write16(DMA9_CURR_Y_COUNT, val)

/* DMA Channel 10 Registers */

#define bfin_read_DMA10_NEXT_DESC_PTR() 	bfin_read32(DMA10_NEXT_DESC_PTR)
#define bfin_write_DMA10_NEXT_DESC_PTR(val) 	bfin_write32(DMA10_NEXT_DESC_PTR, val)
#define bfin_read_DMA10_START_ADDR() 		bfin_read32(DMA10_START_ADDR)
#define bfin_write_DMA10_START_ADDR(val) 	bfin_write32(DMA10_START_ADDR, val)
#define bfin_read_DMA10_CONFIG()		bfin_read16(DMA10_CONFIG)
#define bfin_write_DMA10_CONFIG(val)		bfin_write16(DMA10_CONFIG, val)
#define bfin_read_DMA10_X_COUNT()		bfin_read16(DMA10_X_COUNT)
#define bfin_write_DMA10_X_COUNT(val)		bfin_write16(DMA10_X_COUNT, val)
#define bfin_read_DMA10_X_MODIFY()		bfin_read16(DMA10_X_MODIFY)
#define bfin_write_DMA10_X_MODIFY(val) 		bfin_write16(DMA10_X_MODIFY, val)
#define bfin_read_DMA10_Y_COUNT()		bfin_read16(DMA10_Y_COUNT)
#define bfin_write_DMA10_Y_COUNT(val)		bfin_write16(DMA10_Y_COUNT, val)
#define bfin_read_DMA10_Y_MODIFY()		bfin_read16(DMA10_Y_MODIFY)
#define bfin_write_DMA10_Y_MODIFY(val) 		bfin_write16(DMA10_Y_MODIFY, val)
#define bfin_read_DMA10_CURR_DESC_PTR() 	bfin_read32(DMA10_CURR_DESC_PTR)
#define bfin_write_DMA10_CURR_DESC_PTR(val) 	bfin_write32(DMA10_CURR_DESC_PTR, val)
#define bfin_read_DMA10_CURR_ADDR() 		bfin_read32(DMA10_CURR_ADDR)
#define bfin_write_DMA10_CURR_ADDR(val) 	bfin_write32(DMA10_CURR_ADDR, val)
#define bfin_read_DMA10_IRQ_STATUS()		bfin_read16(DMA10_IRQ_STATUS)
#define bfin_write_DMA10_IRQ_STATUS(val)	bfin_write16(DMA10_IRQ_STATUS, val)
#define bfin_read_DMA10_PERIPHERAL_MAP()	bfin_read16(DMA10_PERIPHERAL_MAP)
#define bfin_write_DMA10_PERIPHERAL_MAP(val)	bfin_write16(DMA10_PERIPHERAL_MAP, val)
#define bfin_read_DMA10_CURR_X_COUNT()		bfin_read16(DMA10_CURR_X_COUNT)
#define bfin_write_DMA10_CURR_X_COUNT(val)	bfin_write16(DMA10_CURR_X_COUNT, val)
#define bfin_read_DMA10_CURR_Y_COUNT()		bfin_read16(DMA10_CURR_Y_COUNT)
#define bfin_write_DMA10_CURR_Y_COUNT(val)	bfin_write16(DMA10_CURR_Y_COUNT, val)

/* DMA Channel 11 Registers */

#define bfin_read_DMA11_NEXT_DESC_PTR() 	bfin_read32(DMA11_NEXT_DESC_PTR)
#define bfin_write_DMA11_NEXT_DESC_PTR(val) 	bfin_write32(DMA11_NEXT_DESC_PTR, val)
#define bfin_read_DMA11_START_ADDR() 		bfin_read32(DMA11_START_ADDR)
#define bfin_write_DMA11_START_ADDR(val) 	bfin_write32(DMA11_START_ADDR, val)
#define bfin_read_DMA11_CONFIG()		bfin_read16(DMA11_CONFIG)
#define bfin_write_DMA11_CONFIG(val)		bfin_write16(DMA11_CONFIG, val)
#define bfin_read_DMA11_X_COUNT()		bfin_read16(DMA11_X_COUNT)
#define bfin_write_DMA11_X_COUNT(val)		bfin_write16(DMA11_X_COUNT, val)
#define bfin_read_DMA11_X_MODIFY()		bfin_read16(DMA11_X_MODIFY)
#define bfin_write_DMA11_X_MODIFY(val) 		bfin_write16(DMA11_X_MODIFY, val)
#define bfin_read_DMA11_Y_COUNT()		bfin_read16(DMA11_Y_COUNT)
#define bfin_write_DMA11_Y_COUNT(val)		bfin_write16(DMA11_Y_COUNT, val)
#define bfin_read_DMA11_Y_MODIFY()		bfin_read16(DMA11_Y_MODIFY)
#define bfin_write_DMA11_Y_MODIFY(val) 		bfin_write16(DMA11_Y_MODIFY, val)
#define bfin_read_DMA11_CURR_DESC_PTR() 	bfin_read32(DMA11_CURR_DESC_PTR)
#define bfin_write_DMA11_CURR_DESC_PTR(val) 	bfin_write32(DMA11_CURR_DESC_PTR, val)
#define bfin_read_DMA11_CURR_ADDR() 		bfin_read32(DMA11_CURR_ADDR)
#define bfin_write_DMA11_CURR_ADDR(val) 	bfin_write32(DMA11_CURR_ADDR, val)
#define bfin_read_DMA11_IRQ_STATUS()		bfin_read16(DMA11_IRQ_STATUS)
#define bfin_write_DMA11_IRQ_STATUS(val)	bfin_write16(DMA11_IRQ_STATUS, val)
#define bfin_read_DMA11_PERIPHERAL_MAP()	bfin_read16(DMA11_PERIPHERAL_MAP)
#define bfin_write_DMA11_PERIPHERAL_MAP(val)	bfin_write16(DMA11_PERIPHERAL_MAP, val)
#define bfin_read_DMA11_CURR_X_COUNT()		bfin_read16(DMA11_CURR_X_COUNT)
#define bfin_write_DMA11_CURR_X_COUNT(val)	bfin_write16(DMA11_CURR_X_COUNT, val)
#define bfin_read_DMA11_CURR_Y_COUNT()		bfin_read16(DMA11_CURR_Y_COUNT)
#define bfin_write_DMA11_CURR_Y_COUNT(val)	bfin_write16(DMA11_CURR_Y_COUNT, val)

/* MDMA Stream 0 Registers */

#define bfin_read_MDMA_D0_NEXT_DESC_PTR() 	bfin_read32(MDMA_D0_NEXT_DESC_PTR)
#define bfin_write_MDMA_D0_NEXT_DESC_PTR(val) 	bfin_write32(MDMA_D0_NEXT_DESC_PTR, val)
#define bfin_read_MDMA_D0_START_ADDR() 		bfin_read32(MDMA_D0_START_ADDR)
#define bfin_write_MDMA_D0_START_ADDR(val) 	bfin_write32(MDMA_D0_START_ADDR, val)
#define bfin_read_MDMA_D0_CONFIG()		bfin_read16(MDMA_D0_CONFIG)
#define bfin_write_MDMA_D0_CONFIG(val)		bfin_write16(MDMA_D0_CONFIG, val)
#define bfin_read_MDMA_D0_X_COUNT()		bfin_read16(MDMA_D0_X_COUNT)
#define bfin_write_MDMA_D0_X_COUNT(val)		bfin_write16(MDMA_D0_X_COUNT, val)
#define bfin_read_MDMA_D0_X_MODIFY()		bfin_read16(MDMA_D0_X_MODIFY)
#define bfin_write_MDMA_D0_X_MODIFY(val) 	bfin_write16(MDMA_D0_X_MODIFY, val)
#define bfin_read_MDMA_D0_Y_COUNT()		bfin_read16(MDMA_D0_Y_COUNT)
#define bfin_write_MDMA_D0_Y_COUNT(val)		bfin_write16(MDMA_D0_Y_COUNT, val)
#define bfin_read_MDMA_D0_Y_MODIFY()		bfin_read16(MDMA_D0_Y_MODIFY)
#define bfin_write_MDMA_D0_Y_MODIFY(val) 	bfin_write16(MDMA_D0_Y_MODIFY, val)
#define bfin_read_MDMA_D0_CURR_DESC_PTR() 	bfin_read32(MDMA_D0_CURR_DESC_PTR)
#define bfin_write_MDMA_D0_CURR_DESC_PTR(val) 	bfin_write32(MDMA_D0_CURR_DESC_PTR, val)
#define bfin_read_MDMA_D0_CURR_ADDR() 		bfin_read32(MDMA_D0_CURR_ADDR)
#define bfin_write_MDMA_D0_CURR_ADDR(val) 	bfin_write32(MDMA_D0_CURR_ADDR, val)
#define bfin_read_MDMA_D0_IRQ_STATUS()		bfin_read16(MDMA_D0_IRQ_STATUS)
#define bfin_write_MDMA_D0_IRQ_STATUS(val)	bfin_write16(MDMA_D0_IRQ_STATUS, val)
#define bfin_read_MDMA_D0_PERIPHERAL_MAP()	bfin_read16(MDMA_D0_PERIPHERAL_MAP)
#define bfin_write_MDMA_D0_PERIPHERAL_MAP(val)	bfin_write16(MDMA_D0_PERIPHERAL_MAP, val)
#define bfin_read_MDMA_D0_CURR_X_COUNT()	bfin_read16(MDMA_D0_CURR_X_COUNT)
#define bfin_write_MDMA_D0_CURR_X_COUNT(val)	bfin_write16(MDMA_D0_CURR_X_COUNT, val)
#define bfin_read_MDMA_D0_CURR_Y_COUNT()	bfin_read16(MDMA_D0_CURR_Y_COUNT)
#define bfin_write_MDMA_D0_CURR_Y_COUNT(val)	bfin_write16(MDMA_D0_CURR_Y_COUNT, val)
#define bfin_read_MDMA_S0_NEXT_DESC_PTR() 	bfin_read32(MDMA_S0_NEXT_DESC_PTR)
#define bfin_write_MDMA_S0_NEXT_DESC_PTR(val) 	bfin_write32(MDMA_S0_NEXT_DESC_PTR, val)
#define bfin_read_MDMA_S0_START_ADDR() 		bfin_read32(MDMA_S0_START_ADDR)
#define bfin_write_MDMA_S0_START_ADDR(val) 	bfin_write32(MDMA_S0_START_ADDR, val)
#define bfin_read_MDMA_S0_CONFIG()		bfin_read16(MDMA_S0_CONFIG)
#define bfin_write_MDMA_S0_CONFIG(val)		bfin_write16(MDMA_S0_CONFIG, val)
#define bfin_read_MDMA_S0_X_COUNT()		bfin_read16(MDMA_S0_X_COUNT)
#define bfin_write_MDMA_S0_X_COUNT(val)		bfin_write16(MDMA_S0_X_COUNT, val)
#define bfin_read_MDMA_S0_X_MODIFY()		bfin_read16(MDMA_S0_X_MODIFY)
#define bfin_write_MDMA_S0_X_MODIFY(val) 	bfin_write16(MDMA_S0_X_MODIFY, val)
#define bfin_read_MDMA_S0_Y_COUNT()		bfin_read16(MDMA_S0_Y_COUNT)
#define bfin_write_MDMA_S0_Y_COUNT(val)		bfin_write16(MDMA_S0_Y_COUNT, val)
#define bfin_read_MDMA_S0_Y_MODIFY()		bfin_read16(MDMA_S0_Y_MODIFY)
#define bfin_write_MDMA_S0_Y_MODIFY(val) 	bfin_write16(MDMA_S0_Y_MODIFY, val)
#define bfin_read_MDMA_S0_CURR_DESC_PTR() 	bfin_read32(MDMA_S0_CURR_DESC_PTR)
#define bfin_write_MDMA_S0_CURR_DESC_PTR(val) 	bfin_write32(MDMA_S0_CURR_DESC_PTR, val)
#define bfin_read_MDMA_S0_CURR_ADDR() 		bfin_read32(MDMA_S0_CURR_ADDR)
#define bfin_write_MDMA_S0_CURR_ADDR(val) 	bfin_write32(MDMA_S0_CURR_ADDR, val)
#define bfin_read_MDMA_S0_IRQ_STATUS()		bfin_read16(MDMA_S0_IRQ_STATUS)
#define bfin_write_MDMA_S0_IRQ_STATUS(val)	bfin_write16(MDMA_S0_IRQ_STATUS, val)
#define bfin_read_MDMA_S0_PERIPHERAL_MAP()	bfin_read16(MDMA_S0_PERIPHERAL_MAP)
#define bfin_write_MDMA_S0_PERIPHERAL_MAP(val)	bfin_write16(MDMA_S0_PERIPHERAL_MAP, val)
#define bfin_read_MDMA_S0_CURR_X_COUNT()	bfin_read16(MDMA_S0_CURR_X_COUNT)
#define bfin_write_MDMA_S0_CURR_X_COUNT(val)	bfin_write16(MDMA_S0_CURR_X_COUNT, val)
#define bfin_read_MDMA_S0_CURR_Y_COUNT()	bfin_read16(MDMA_S0_CURR_Y_COUNT)
#define bfin_write_MDMA_S0_CURR_Y_COUNT(val)	bfin_write16(MDMA_S0_CURR_Y_COUNT, val)

/* MDMA Stream 1 Registers */

#define bfin_read_MDMA_D1_NEXT_DESC_PTR() 	bfin_read32(MDMA_D1_NEXT_DESC_PTR)
#define bfin_write_MDMA_D1_NEXT_DESC_PTR(val) 	bfin_write32(MDMA_D1_NEXT_DESC_PTR, val)
#define bfin_read_MDMA_D1_START_ADDR() 		bfin_read32(MDMA_D1_START_ADDR)
#define bfin_write_MDMA_D1_START_ADDR(val) 	bfin_write32(MDMA_D1_START_ADDR, val)
#define bfin_read_MDMA_D1_CONFIG()		bfin_read16(MDMA_D1_CONFIG)
#define bfin_write_MDMA_D1_CONFIG(val)		bfin_write16(MDMA_D1_CONFIG, val)
#define bfin_read_MDMA_D1_X_COUNT()		bfin_read16(MDMA_D1_X_COUNT)
#define bfin_write_MDMA_D1_X_COUNT(val)		bfin_write16(MDMA_D1_X_COUNT, val)
#define bfin_read_MDMA_D1_X_MODIFY()		bfin_read16(MDMA_D1_X_MODIFY)
#define bfin_write_MDMA_D1_X_MODIFY(val) 	bfin_write16(MDMA_D1_X_MODIFY, val)
#define bfin_read_MDMA_D1_Y_COUNT()		bfin_read16(MDMA_D1_Y_COUNT)
#define bfin_write_MDMA_D1_Y_COUNT(val)		bfin_write16(MDMA_D1_Y_COUNT, val)
#define bfin_read_MDMA_D1_Y_MODIFY()		bfin_read16(MDMA_D1_Y_MODIFY)
#define bfin_write_MDMA_D1_Y_MODIFY(val) 	bfin_write16(MDMA_D1_Y_MODIFY, val)
#define bfin_read_MDMA_D1_CURR_DESC_PTR() 	bfin_read32(MDMA_D1_CURR_DESC_PTR)
#define bfin_write_MDMA_D1_CURR_DESC_PTR(val) 	bfin_write32(MDMA_D1_CURR_DESC_PTR, val)
#define bfin_read_MDMA_D1_CURR_ADDR() 		bfin_read32(MDMA_D1_CURR_ADDR)
#define bfin_write_MDMA_D1_CURR_ADDR(val) 	bfin_write32(MDMA_D1_CURR_ADDR, val)
#define bfin_read_MDMA_D1_IRQ_STATUS()		bfin_read16(MDMA_D1_IRQ_STATUS)
#define bfin_write_MDMA_D1_IRQ_STATUS(val)	bfin_write16(MDMA_D1_IRQ_STATUS, val)
#define bfin_read_MDMA_D1_PERIPHERAL_MAP()	bfin_read16(MDMA_D1_PERIPHERAL_MAP)
#define bfin_write_MDMA_D1_PERIPHERAL_MAP(val)	bfin_write16(MDMA_D1_PERIPHERAL_MAP, val)
#define bfin_read_MDMA_D1_CURR_X_COUNT()	bfin_read16(MDMA_D1_CURR_X_COUNT)
#define bfin_write_MDMA_D1_CURR_X_COUNT(val)	bfin_write16(MDMA_D1_CURR_X_COUNT, val)
#define bfin_read_MDMA_D1_CURR_Y_COUNT()	bfin_read16(MDMA_D1_CURR_Y_COUNT)
#define bfin_write_MDMA_D1_CURR_Y_COUNT(val)	bfin_write16(MDMA_D1_CURR_Y_COUNT, val)
#define bfin_read_MDMA_S1_NEXT_DESC_PTR() 	bfin_read32(MDMA_S1_NEXT_DESC_PTR)
#define bfin_write_MDMA_S1_NEXT_DESC_PTR(val) 	bfin_write32(MDMA_S1_NEXT_DESC_PTR, val)
#define bfin_read_MDMA_S1_START_ADDR() 		bfin_read32(MDMA_S1_START_ADDR)
#define bfin_write_MDMA_S1_START_ADDR(val) 	bfin_write32(MDMA_S1_START_ADDR, val)
#define bfin_read_MDMA_S1_CONFIG()		bfin_read16(MDMA_S1_CONFIG)
#define bfin_write_MDMA_S1_CONFIG(val)		bfin_write16(MDMA_S1_CONFIG, val)
#define bfin_read_MDMA_S1_X_COUNT()		bfin_read16(MDMA_S1_X_COUNT)
#define bfin_write_MDMA_S1_X_COUNT(val)		bfin_write16(MDMA_S1_X_COUNT, val)
#define bfin_read_MDMA_S1_X_MODIFY()		bfin_read16(MDMA_S1_X_MODIFY)
#define bfin_write_MDMA_S1_X_MODIFY(val) 	bfin_write16(MDMA_S1_X_MODIFY, val)
#define bfin_read_MDMA_S1_Y_COUNT()		bfin_read16(MDMA_S1_Y_COUNT)
#define bfin_write_MDMA_S1_Y_COUNT(val)		bfin_write16(MDMA_S1_Y_COUNT, val)
#define bfin_read_MDMA_S1_Y_MODIFY()		bfin_read16(MDMA_S1_Y_MODIFY)
#define bfin_write_MDMA_S1_Y_MODIFY(val) 	bfin_write16(MDMA_S1_Y_MODIFY, val)
#define bfin_read_MDMA_S1_CURR_DESC_PTR() 	bfin_read32(MDMA_S1_CURR_DESC_PTR)
#define bfin_write_MDMA_S1_CURR_DESC_PTR(val) 	bfin_write32(MDMA_S1_CURR_DESC_PTR, val)
#define bfin_read_MDMA_S1_CURR_ADDR() 		bfin_read32(MDMA_S1_CURR_ADDR)
#define bfin_write_MDMA_S1_CURR_ADDR(val) 	bfin_write32(MDMA_S1_CURR_ADDR, val)
#define bfin_read_MDMA_S1_IRQ_STATUS()		bfin_read16(MDMA_S1_IRQ_STATUS)
#define bfin_write_MDMA_S1_IRQ_STATUS(val)	bfin_write16(MDMA_S1_IRQ_STATUS, val)
#define bfin_read_MDMA_S1_PERIPHERAL_MAP()	bfin_read16(MDMA_S1_PERIPHERAL_MAP)
#define bfin_write_MDMA_S1_PERIPHERAL_MAP(val)	bfin_write16(MDMA_S1_PERIPHERAL_MAP, val)
#define bfin_read_MDMA_S1_CURR_X_COUNT()	bfin_read16(MDMA_S1_CURR_X_COUNT)
#define bfin_write_MDMA_S1_CURR_X_COUNT(val)	bfin_write16(MDMA_S1_CURR_X_COUNT, val)
#define bfin_read_MDMA_S1_CURR_Y_COUNT()	bfin_read16(MDMA_S1_CURR_Y_COUNT)
#define bfin_write_MDMA_S1_CURR_Y_COUNT(val)	bfin_write16(MDMA_S1_CURR_Y_COUNT, val)

/* EPPI1 Registers */

#define bfin_read_EPPI1_STATUS()		bfin_read16(EPPI1_STATUS)
#define bfin_write_EPPI1_STATUS(val)		bfin_write16(EPPI1_STATUS, val)
#define bfin_read_EPPI1_HCOUNT()		bfin_read16(EPPI1_HCOUNT)
#define bfin_write_EPPI1_HCOUNT(val)		bfin_write16(EPPI1_HCOUNT, val)
#define bfin_read_EPPI1_HDELAY()		bfin_read16(EPPI1_HDELAY)
#define bfin_write_EPPI1_HDELAY(val)		bfin_write16(EPPI1_HDELAY, val)
#define bfin_read_EPPI1_VCOUNT()		bfin_read16(EPPI1_VCOUNT)
#define bfin_write_EPPI1_VCOUNT(val)		bfin_write16(EPPI1_VCOUNT, val)
#define bfin_read_EPPI1_VDELAY()		bfin_read16(EPPI1_VDELAY)
#define bfin_write_EPPI1_VDELAY(val)		bfin_write16(EPPI1_VDELAY, val)
#define bfin_read_EPPI1_FRAME()			bfin_read16(EPPI1_FRAME)
#define bfin_write_EPPI1_FRAME(val)		bfin_write16(EPPI1_FRAME, val)
#define bfin_read_EPPI1_LINE()			bfin_read16(EPPI1_LINE)
#define bfin_write_EPPI1_LINE(val)		bfin_write16(EPPI1_LINE, val)
#define bfin_read_EPPI1_CLKDIV()		bfin_read16(EPPI1_CLKDIV)
#define bfin_write_EPPI1_CLKDIV(val)		bfin_write16(EPPI1_CLKDIV, val)
#define bfin_read_EPPI1_CONTROL()		bfin_read32(EPPI1_CONTROL)
#define bfin_write_EPPI1_CONTROL(val)		bfin_write32(EPPI1_CONTROL, val)
#define bfin_read_EPPI1_FS1W_HBL()		bfin_read32(EPPI1_FS1W_HBL)
#define bfin_write_EPPI1_FS1W_HBL(val)		bfin_write32(EPPI1_FS1W_HBL, val)
#define bfin_read_EPPI1_FS1P_AVPL()		bfin_read32(EPPI1_FS1P_AVPL)
#define bfin_write_EPPI1_FS1P_AVPL(val)		bfin_write32(EPPI1_FS1P_AVPL, val)
#define bfin_read_EPPI1_FS2W_LVB()		bfin_read32(EPPI1_FS2W_LVB)
#define bfin_write_EPPI1_FS2W_LVB(val)		bfin_write32(EPPI1_FS2W_LVB, val)
#define bfin_read_EPPI1_FS2P_LAVF()		bfin_read32(EPPI1_FS2P_LAVF)
#define bfin_write_EPPI1_FS2P_LAVF(val)		bfin_write32(EPPI1_FS2P_LAVF, val)
#define bfin_read_EPPI1_CLIP()			bfin_read32(EPPI1_CLIP)
#define bfin_write_EPPI1_CLIP(val)		bfin_write32(EPPI1_CLIP, val)

/* Port Interrubfin_read_()t 0 Registers (32-bit) */

#define bfin_read_PINT0_MASK_SET()		bfin_read32(PINT0_MASK_SET)
#define bfin_write_PINT0_MASK_SET(val)		bfin_write32(PINT0_MASK_SET, val)
#define bfin_read_PINT0_MASK_CLEAR()		bfin_read32(PINT0_MASK_CLEAR)
#define bfin_write_PINT0_MASK_CLEAR(val)	bfin_write32(PINT0_MASK_CLEAR, val)
#define bfin_read_PINT0_REQUEST()		bfin_read32(PINT0_REQUEST)
#define bfin_write_PINT0_REQUEST(val)		bfin_write32(PINT0_REQUEST, val)
#define bfin_read_PINT0_ASSIGN()		bfin_read32(PINT0_ASSIGN)
#define bfin_write_PINT0_ASSIGN(val)		bfin_write32(PINT0_ASSIGN, val)
#define bfin_read_PINT0_EDGE_SET()		bfin_read32(PINT0_EDGE_SET)
#define bfin_write_PINT0_EDGE_SET(val)		bfin_write32(PINT0_EDGE_SET, val)
#define bfin_read_PINT0_EDGE_CLEAR()		bfin_read32(PINT0_EDGE_CLEAR)
#define bfin_write_PINT0_EDGE_CLEAR(val)	bfin_write32(PINT0_EDGE_CLEAR, val)
#define bfin_read_PINT0_INVERT_SET()		bfin_read32(PINT0_INVERT_SET)
#define bfin_write_PINT0_INVERT_SET(val)	bfin_write32(PINT0_INVERT_SET, val)
#define bfin_read_PINT0_INVERT_CLEAR()		bfin_read32(PINT0_INVERT_CLEAR)
#define bfin_write_PINT0_INVERT_CLEAR(val)	bfin_write32(PINT0_INVERT_CLEAR, val)
#define bfin_read_PINT0_PINSTATE()		bfin_read32(PINT0_PINSTATE)
#define bfin_write_PINT0_PINSTATE(val)		bfin_write32(PINT0_PINSTATE, val)
#define bfin_read_PINT0_LATCH()			bfin_read32(PINT0_LATCH)
#define bfin_write_PINT0_LATCH(val)		bfin_write32(PINT0_LATCH, val)

/* Port Interrubfin_read_()t 1 Registers (32-bit) */

#define bfin_read_PINT1_MASK_SET()		bfin_read32(PINT1_MASK_SET)
#define bfin_write_PINT1_MASK_SET(val)		bfin_write32(PINT1_MASK_SET, val)
#define bfin_read_PINT1_MASK_CLEAR()		bfin_read32(PINT1_MASK_CLEAR)
#define bfin_write_PINT1_MASK_CLEAR(val)	bfin_write32(PINT1_MASK_CLEAR, val)
#define bfin_read_PINT1_REQUEST()		bfin_read32(PINT1_REQUEST)
#define bfin_write_PINT1_REQUEST(val)		bfin_write32(PINT1_REQUEST, val)
#define bfin_read_PINT1_ASSIGN()		bfin_read32(PINT1_ASSIGN)
#define bfin_write_PINT1_ASSIGN(val)		bfin_write32(PINT1_ASSIGN, val)
#define bfin_read_PINT1_EDGE_SET()		bfin_read32(PINT1_EDGE_SET)
#define bfin_write_PINT1_EDGE_SET(val)		bfin_write32(PINT1_EDGE_SET, val)
#define bfin_read_PINT1_EDGE_CLEAR()		bfin_read32(PINT1_EDGE_CLEAR)
#define bfin_write_PINT1_EDGE_CLEAR(val)	bfin_write32(PINT1_EDGE_CLEAR, val)
#define bfin_read_PINT1_INVERT_SET()		bfin_read32(PINT1_INVERT_SET)
#define bfin_write_PINT1_INVERT_SET(val)	bfin_write32(PINT1_INVERT_SET, val)
#define bfin_read_PINT1_INVERT_CLEAR()		bfin_read32(PINT1_INVERT_CLEAR)
#define bfin_write_PINT1_INVERT_CLEAR(val)	bfin_write32(PINT1_INVERT_CLEAR, val)
#define bfin_read_PINT1_PINSTATE()		bfin_read32(PINT1_PINSTATE)
#define bfin_write_PINT1_PINSTATE(val)		bfin_write32(PINT1_PINSTATE, val)
#define bfin_read_PINT1_LATCH()			bfin_read32(PINT1_LATCH)
#define bfin_write_PINT1_LATCH(val)		bfin_write32(PINT1_LATCH, val)

/* Port Interrubfin_read_()t 2 Registers (32-bit) */

#define bfin_read_PINT2_MASK_SET()		bfin_read32(PINT2_MASK_SET)
#define bfin_write_PINT2_MASK_SET(val)		bfin_write32(PINT2_MASK_SET, val)
#define bfin_read_PINT2_MASK_CLEAR()		bfin_read32(PINT2_MASK_CLEAR)
#define bfin_write_PINT2_MASK_CLEAR(val)	bfin_write32(PINT2_MASK_CLEAR, val)
#define bfin_read_PINT2_REQUEST()		bfin_read32(PINT2_REQUEST)
#define bfin_write_PINT2_REQUEST(val)		bfin_write32(PINT2_REQUEST, val)
#define bfin_read_PINT2_ASSIGN()		bfin_read32(PINT2_ASSIGN)
#define bfin_write_PINT2_ASSIGN(val)		bfin_write32(PINT2_ASSIGN, val)
#define bfin_read_PINT2_EDGE_SET()		bfin_read32(PINT2_EDGE_SET)
#define bfin_write_PINT2_EDGE_SET(val)		bfin_write32(PINT2_EDGE_SET, val)
#define bfin_read_PINT2_EDGE_CLEAR()		bfin_read32(PINT2_EDGE_CLEAR)
#define bfin_write_PINT2_EDGE_CLEAR(val)	bfin_write32(PINT2_EDGE_CLEAR, val)
#define bfin_read_PINT2_INVERT_SET()		bfin_read32(PINT2_INVERT_SET)
#define bfin_write_PINT2_INVERT_SET(val)	bfin_write32(PINT2_INVERT_SET, val)
#define bfin_read_PINT2_INVERT_CLEAR()		bfin_read32(PINT2_INVERT_CLEAR)
#define bfin_write_PINT2_INVERT_CLEAR(val)	bfin_write32(PINT2_INVERT_CLEAR, val)
#define bfin_read_PINT2_PINSTATE()		bfin_read32(PINT2_PINSTATE)
#define bfin_write_PINT2_PINSTATE(val)		bfin_write32(PINT2_PINSTATE, val)
#define bfin_read_PINT2_LATCH()			bfin_read32(PINT2_LATCH)
#define bfin_write_PINT2_LATCH(val)		bfin_write32(PINT2_LATCH, val)

/* Port Interrubfin_read_()t 3 Registers (32-bit) */

#define bfin_read_PINT3_MASK_SET()		bfin_read32(PINT3_MASK_SET)
#define bfin_write_PINT3_MASK_SET(val)		bfin_write32(PINT3_MASK_SET, val)
#define bfin_read_PINT3_MASK_CLEAR()		bfin_read32(PINT3_MASK_CLEAR)
#define bfin_write_PINT3_MASK_CLEAR(val)	bfin_write32(PINT3_MASK_CLEAR, val)
#define bfin_read_PINT3_REQUEST()		bfin_read32(PINT3_REQUEST)
#define bfin_write_PINT3_REQUEST(val)		bfin_write32(PINT3_REQUEST, val)
#define bfin_read_PINT3_ASSIGN()		bfin_read32(PINT3_ASSIGN)
#define bfin_write_PINT3_ASSIGN(val)		bfin_write32(PINT3_ASSIGN, val)
#define bfin_read_PINT3_EDGE_SET()		bfin_read32(PINT3_EDGE_SET)
#define bfin_write_PINT3_EDGE_SET(val)		bfin_write32(PINT3_EDGE_SET, val)
#define bfin_read_PINT3_EDGE_CLEAR()		bfin_read32(PINT3_EDGE_CLEAR)
#define bfin_write_PINT3_EDGE_CLEAR(val)	bfin_write32(PINT3_EDGE_CLEAR, val)
#define bfin_read_PINT3_INVERT_SET()		bfin_read32(PINT3_INVERT_SET)
#define bfin_write_PINT3_INVERT_SET(val)	bfin_write32(PINT3_INVERT_SET, val)
#define bfin_read_PINT3_INVERT_CLEAR()		bfin_read32(PINT3_INVERT_CLEAR)
#define bfin_write_PINT3_INVERT_CLEAR(val)	bfin_write32(PINT3_INVERT_CLEAR, val)
#define bfin_read_PINT3_PINSTATE()		bfin_read32(PINT3_PINSTATE)
#define bfin_write_PINT3_PINSTATE(val)		bfin_write32(PINT3_PINSTATE, val)
#define bfin_read_PINT3_LATCH()			bfin_read32(PINT3_LATCH)
#define bfin_write_PINT3_LATCH(val)		bfin_write32(PINT3_LATCH, val)

/* Port A Registers */

#define bfin_read_PORTA_FER()		bfin_read16(PORTA_FER)
#define bfin_write_PORTA_FER(val)	bfin_write16(PORTA_FER, val)
#define bfin_read_PORTA()		bfin_read16(PORTA)
#define bfin_write_PORTA(val)		bfin_write16(PORTA, val)
#define bfin_read_PORTA_SET()		bfin_read16(PORTA_SET)
#define bfin_write_PORTA_SET(val)	bfin_write16(PORTA_SET, val)
#define bfin_read_PORTA_CLEAR()		bfin_read16(PORTA_CLEAR)
#define bfin_write_PORTA_CLEAR(val)	bfin_write16(PORTA_CLEAR, val)
#define bfin_read_PORTA_DIR_SET()	bfin_read16(PORTA_DIR_SET)
#define bfin_write_PORTA_DIR_SET(val)	bfin_write16(PORTA_DIR_SET, val)
#define bfin_read_PORTA_DIR_CLEAR()	bfin_read16(PORTA_DIR_CLEAR)
#define bfin_write_PORTA_DIR_CLEAR(val)	bfin_write16(PORTA_DIR_CLEAR, val)
#define bfin_read_PORTA_INEN()		bfin_read16(PORTA_INEN)
#define bfin_write_PORTA_INEN(val)	bfin_write16(PORTA_INEN, val)
#define bfin_read_PORTA_MUX()		bfin_read32(PORTA_MUX)
#define bfin_write_PORTA_MUX(val)	bfin_write32(PORTA_MUX, val)

/* Port B Registers */

#define bfin_read_PORTB_FER()		bfin_read16(PORTB_FER)
#define bfin_write_PORTB_FER(val)	bfin_write16(PORTB_FER, val)
#define bfin_read_PORTB()		bfin_read16(PORTB)
#define bfin_write_PORTB(val)		bfin_write16(PORTB, val)
#define bfin_read_PORTB_SET()		bfin_read16(PORTB_SET)
#define bfin_write_PORTB_SET(val)	bfin_write16(PORTB_SET, val)
#define bfin_read_PORTB_CLEAR()		bfin_read16(PORTB_CLEAR)
#define bfin_write_PORTB_CLEAR(val)	bfin_write16(PORTB_CLEAR, val)
#define bfin_read_PORTB_DIR_SET()	bfin_read16(PORTB_DIR_SET)
#define bfin_write_PORTB_DIR_SET(val)	bfin_write16(PORTB_DIR_SET, val)
#define bfin_read_PORTB_DIR_CLEAR()	bfin_read16(PORTB_DIR_CLEAR)
#define bfin_write_PORTB_DIR_CLEAR(val)	bfin_write16(PORTB_DIR_CLEAR, val)
#define bfin_read_PORTB_INEN()		bfin_read16(PORTB_INEN)
#define bfin_write_PORTB_INEN(val)	bfin_write16(PORTB_INEN, val)
#define bfin_read_PORTB_MUX()		bfin_read32(PORTB_MUX)
#define bfin_write_PORTB_MUX(val)	bfin_write32(PORTB_MUX, val)

/* Port C Registers */

#define bfin_read_PORTC_FER()		bfin_read16(PORTC_FER)
#define bfin_write_PORTC_FER(val)	bfin_write16(PORTC_FER, val)
#define bfin_read_PORTC()		bfin_read16(PORTC)
#define bfin_write_PORTC(val)		bfin_write16(PORTC, val)
#define bfin_read_PORTC_SET()		bfin_read16(PORTC_SET)
#define bfin_write_PORTC_SET(val)	bfin_write16(PORTC_SET, val)
#define bfin_read_PORTC_CLEAR()		bfin_read16(PORTC_CLEAR)
#define bfin_write_PORTC_CLEAR(val)	bfin_write16(PORTC_CLEAR, val)
#define bfin_read_PORTC_DIR_SET()	bfin_read16(PORTC_DIR_SET)
#define bfin_write_PORTC_DIR_SET(val)	bfin_write16(PORTC_DIR_SET, val)
#define bfin_read_PORTC_DIR_CLEAR()	bfin_read16(PORTC_DIR_CLEAR)
#define bfin_write_PORTC_DIR_CLEAR(val)	bfin_write16(PORTC_DIR_CLEAR, val)
#define bfin_read_PORTC_INEN()		bfin_read16(PORTC_INEN)
#define bfin_write_PORTC_INEN(val)	bfin_write16(PORTC_INEN, val)
#define bfin_read_PORTC_MUX()		bfin_read32(PORTC_MUX)
#define bfin_write_PORTC_MUX(val)	bfin_write32(PORTC_MUX, val)

/* Port D Registers */

#define bfin_read_PORTD_FER()		bfin_read16(PORTD_FER)
#define bfin_write_PORTD_FER(val)	bfin_write16(PORTD_FER, val)
#define bfin_read_PORTD()		bfin_read16(PORTD)
#define bfin_write_PORTD(val)		bfin_write16(PORTD, val)
#define bfin_read_PORTD_SET()		bfin_read16(PORTD_SET)
#define bfin_write_PORTD_SET(val)	bfin_write16(PORTD_SET, val)
#define bfin_read_PORTD_CLEAR()		bfin_read16(PORTD_CLEAR)
#define bfin_write_PORTD_CLEAR(val)	bfin_write16(PORTD_CLEAR, val)
#define bfin_read_PORTD_DIR_SET()	bfin_read16(PORTD_DIR_SET)
#define bfin_write_PORTD_DIR_SET(val)	bfin_write16(PORTD_DIR_SET, val)
#define bfin_read_PORTD_DIR_CLEAR()	bfin_read16(PORTD_DIR_CLEAR)
#define bfin_write_PORTD_DIR_CLEAR(val)	bfin_write16(PORTD_DIR_CLEAR, val)
#define bfin_read_PORTD_INEN()		bfin_read16(PORTD_INEN)
#define bfin_write_PORTD_INEN(val)	bfin_write16(PORTD_INEN, val)
#define bfin_read_PORTD_MUX()		bfin_read32(PORTD_MUX)
#define bfin_write_PORTD_MUX(val)	bfin_write32(PORTD_MUX, val)

/* Port E Registers */

#define bfin_read_PORTE_FER()		bfin_read16(PORTE_FER)
#define bfin_write_PORTE_FER(val)	bfin_write16(PORTE_FER, val)
#define bfin_read_PORTE()		bfin_read16(PORTE)
#define bfin_write_PORTE(val)		bfin_write16(PORTE, val)
#define bfin_read_PORTE_SET()		bfin_read16(PORTE_SET)
#define bfin_write_PORTE_SET(val)	bfin_write16(PORTE_SET, val)
#define bfin_read_PORTE_CLEAR()		bfin_read16(PORTE_CLEAR)
#define bfin_write_PORTE_CLEAR(val)	bfin_write16(PORTE_CLEAR, val)
#define bfin_read_PORTE_DIR_SET()	bfin_read16(PORTE_DIR_SET)
#define bfin_write_PORTE_DIR_SET(val)	bfin_write16(PORTE_DIR_SET, val)
#define bfin_read_PORTE_DIR_CLEAR()	bfin_read16(PORTE_DIR_CLEAR)
#define bfin_write_PORTE_DIR_CLEAR(val)	bfin_write16(PORTE_DIR_CLEAR, val)
#define bfin_read_PORTE_INEN()		bfin_read16(PORTE_INEN)
#define bfin_write_PORTE_INEN(val)	bfin_write16(PORTE_INEN, val)
#define bfin_read_PORTE_MUX()		bfin_read32(PORTE_MUX)
#define bfin_write_PORTE_MUX(val)	bfin_write32(PORTE_MUX, val)

/* Port F Registers */

#define bfin_read_PORTF_FER()		bfin_read16(PORTF_FER)
#define bfin_write_PORTF_FER(val)	bfin_write16(PORTF_FER, val)
#define bfin_read_PORTF()		bfin_read16(PORTF)
#define bfin_write_PORTF(val)		bfin_write16(PORTF, val)
#define bfin_read_PORTF_SET()		bfin_read16(PORTF_SET)
#define bfin_write_PORTF_SET(val)	bfin_write16(PORTF_SET, val)
#define bfin_read_PORTF_CLEAR()		bfin_read16(PORTF_CLEAR)
#define bfin_write_PORTF_CLEAR(val)	bfin_write16(PORTF_CLEAR, val)
#define bfin_read_PORTF_DIR_SET()	bfin_read16(PORTF_DIR_SET)
#define bfin_write_PORTF_DIR_SET(val)	bfin_write16(PORTF_DIR_SET, val)
#define bfin_read_PORTF_DIR_CLEAR()	bfin_read16(PORTF_DIR_CLEAR)
#define bfin_write_PORTF_DIR_CLEAR(val)	bfin_write16(PORTF_DIR_CLEAR, val)
#define bfin_read_PORTF_INEN()		bfin_read16(PORTF_INEN)
#define bfin_write_PORTF_INEN(val)	bfin_write16(PORTF_INEN, val)
#define bfin_read_PORTF_MUX()		bfin_read32(PORTF_MUX)
#define bfin_write_PORTF_MUX(val)	bfin_write32(PORTF_MUX, val)

/* Port G Registers */

#define bfin_read_PORTG_FER()		bfin_read16(PORTG_FER)
#define bfin_write_PORTG_FER(val)	bfin_write16(PORTG_FER, val)
#define bfin_read_PORTG()		bfin_read16(PORTG)
#define bfin_write_PORTG(val)		bfin_write16(PORTG, val)
#define bfin_read_PORTG_SET()		bfin_read16(PORTG_SET)
#define bfin_write_PORTG_SET(val)	bfin_write16(PORTG_SET, val)
#define bfin_read_PORTG_CLEAR()		bfin_read16(PORTG_CLEAR)
#define bfin_write_PORTG_CLEAR(val)	bfin_write16(PORTG_CLEAR, val)
#define bfin_read_PORTG_DIR_SET()	bfin_read16(PORTG_DIR_SET)
#define bfin_write_PORTG_DIR_SET(val)	bfin_write16(PORTG_DIR_SET, val)
#define bfin_read_PORTG_DIR_CLEAR()	bfin_read16(PORTG_DIR_CLEAR)
#define bfin_write_PORTG_DIR_CLEAR(val)	bfin_write16(PORTG_DIR_CLEAR, val)
#define bfin_read_PORTG_INEN()		bfin_read16(PORTG_INEN)
#define bfin_write_PORTG_INEN(val)	bfin_write16(PORTG_INEN, val)
#define bfin_read_PORTG_MUX()		bfin_read32(PORTG_MUX)
#define bfin_write_PORTG_MUX(val)	bfin_write32(PORTG_MUX, val)

/* Port H Registers */

#define bfin_read_PORTH_FER()		bfin_read16(PORTH_FER)
#define bfin_write_PORTH_FER(val)	bfin_write16(PORTH_FER, val)
#define bfin_read_PORTH()		bfin_read16(PORTH)
#define bfin_write_PORTH(val)		bfin_write16(PORTH, val)
#define bfin_read_PORTH_SET()		bfin_read16(PORTH_SET)
#define bfin_write_PORTH_SET(val)	bfin_write16(PORTH_SET, val)
#define bfin_read_PORTH_CLEAR()		bfin_read16(PORTH_CLEAR)
#define bfin_write_PORTH_CLEAR(val)	bfin_write16(PORTH_CLEAR, val)
#define bfin_read_PORTH_DIR_SET()	bfin_read16(PORTH_DIR_SET)
#define bfin_write_PORTH_DIR_SET(val)	bfin_write16(PORTH_DIR_SET, val)
#define bfin_read_PORTH_DIR_CLEAR()	bfin_read16(PORTH_DIR_CLEAR)
#define bfin_write_PORTH_DIR_CLEAR(val)	bfin_write16(PORTH_DIR_CLEAR, val)
#define bfin_read_PORTH_INEN()		bfin_read16(PORTH_INEN)
#define bfin_write_PORTH_INEN(val)	bfin_write16(PORTH_INEN, val)
#define bfin_read_PORTH_MUX()		bfin_read32(PORTH_MUX)
#define bfin_write_PORTH_MUX(val)	bfin_write32(PORTH_MUX, val)

/* Port I Registers */

#define bfin_read_PORTI_FER()		bfin_read16(PORTI_FER)
#define bfin_write_PORTI_FER(val)	bfin_write16(PORTI_FER, val)
#define bfin_read_PORTI()		bfin_read16(PORTI)
#define bfin_write_PORTI(val)		bfin_write16(PORTI, val)
#define bfin_read_PORTI_SET()		bfin_read16(PORTI_SET)
#define bfin_write_PORTI_SET(val)	bfin_write16(PORTI_SET, val)
#define bfin_read_PORTI_CLEAR()		bfin_read16(PORTI_CLEAR)
#define bfin_write_PORTI_CLEAR(val)	bfin_write16(PORTI_CLEAR, val)
#define bfin_read_PORTI_DIR_SET()	bfin_read16(PORTI_DIR_SET)
#define bfin_write_PORTI_DIR_SET(val)	bfin_write16(PORTI_DIR_SET, val)
#define bfin_read_PORTI_DIR_CLEAR()	bfin_read16(PORTI_DIR_CLEAR)
#define bfin_write_PORTI_DIR_CLEAR(val)	bfin_write16(PORTI_DIR_CLEAR, val)
#define bfin_read_PORTI_INEN()		bfin_read16(PORTI_INEN)
#define bfin_write_PORTI_INEN(val)	bfin_write16(PORTI_INEN, val)
#define bfin_read_PORTI_MUX()		bfin_read32(PORTI_MUX)
#define bfin_write_PORTI_MUX(val)	bfin_write32(PORTI_MUX, val)

/* Port J Registers */

#define bfin_read_PORTJ_FER()		bfin_read16(PORTJ_FER)
#define bfin_write_PORTJ_FER(val)	bfin_write16(PORTJ_FER, val)
#define bfin_read_PORTJ()		bfin_read16(PORTJ)
#define bfin_write_PORTJ(val)		bfin_write16(PORTJ, val)
#define bfin_read_PORTJ_SET()		bfin_read16(PORTJ_SET)
#define bfin_write_PORTJ_SET(val)	bfin_write16(PORTJ_SET, val)
#define bfin_read_PORTJ_CLEAR()		bfin_read16(PORTJ_CLEAR)
#define bfin_write_PORTJ_CLEAR(val)	bfin_write16(PORTJ_CLEAR, val)
#define bfin_read_PORTJ_DIR_SET()	bfin_read16(PORTJ_DIR_SET)
#define bfin_write_PORTJ_DIR_SET(val)	bfin_write16(PORTJ_DIR_SET, val)
#define bfin_read_PORTJ_DIR_CLEAR()	bfin_read16(PORTJ_DIR_CLEAR)
#define bfin_write_PORTJ_DIR_CLEAR(val)	bfin_write16(PORTJ_DIR_CLEAR, val)
#define bfin_read_PORTJ_INEN()		bfin_read16(PORTJ_INEN)
#define bfin_write_PORTJ_INEN(val)	bfin_write16(PORTJ_INEN, val)
#define bfin_read_PORTJ_MUX()		bfin_read32(PORTJ_MUX)
#define bfin_write_PORTJ_MUX(val)	bfin_write32(PORTJ_MUX, val)

/* PWM Timer Registers */

#define bfin_read_TIMER0_CONFIG()		bfin_read16(TIMER0_CONFIG)
#define bfin_write_TIMER0_CONFIG(val)		bfin_write16(TIMER0_CONFIG, val)
#define bfin_read_TIMER0_COUNTER()		bfin_read32(TIMER0_COUNTER)
#define bfin_write_TIMER0_COUNTER(val)		bfin_write32(TIMER0_COUNTER, val)
#define bfin_read_TIMER0_PERIOD()		bfin_read32(TIMER0_PERIOD)
#define bfin_write_TIMER0_PERIOD(val)		bfin_write32(TIMER0_PERIOD, val)
#define bfin_read_TIMER0_WIDTH()		bfin_read32(TIMER0_WIDTH)
#define bfin_write_TIMER0_WIDTH(val)		bfin_write32(TIMER0_WIDTH, val)
#define bfin_read_TIMER1_CONFIG()		bfin_read16(TIMER1_CONFIG)
#define bfin_write_TIMER1_CONFIG(val)		bfin_write16(TIMER1_CONFIG, val)
#define bfin_read_TIMER1_COUNTER()		bfin_read32(TIMER1_COUNTER)
#define bfin_write_TIMER1_COUNTER(val)		bfin_write32(TIMER1_COUNTER, val)
#define bfin_read_TIMER1_PERIOD()		bfin_read32(TIMER1_PERIOD)
#define bfin_write_TIMER1_PERIOD(val)		bfin_write32(TIMER1_PERIOD, val)
#define bfin_read_TIMER1_WIDTH()		bfin_read32(TIMER1_WIDTH)
#define bfin_write_TIMER1_WIDTH(val)		bfin_write32(TIMER1_WIDTH, val)
#define bfin_read_TIMER2_CONFIG()		bfin_read16(TIMER2_CONFIG)
#define bfin_write_TIMER2_CONFIG(val)		bfin_write16(TIMER2_CONFIG, val)
#define bfin_read_TIMER2_COUNTER()		bfin_read32(TIMER2_COUNTER)
#define bfin_write_TIMER2_COUNTER(val)		bfin_write32(TIMER2_COUNTER, val)
#define bfin_read_TIMER2_PERIOD()		bfin_read32(TIMER2_PERIOD)
#define bfin_write_TIMER2_PERIOD(val)		bfin_write32(TIMER2_PERIOD, val)
#define bfin_read_TIMER2_WIDTH()		bfin_read32(TIMER2_WIDTH)
#define bfin_write_TIMER2_WIDTH(val)		bfin_write32(TIMER2_WIDTH, val)
#define bfin_read_TIMER3_CONFIG()		bfin_read16(TIMER3_CONFIG)
#define bfin_write_TIMER3_CONFIG(val)		bfin_write16(TIMER3_CONFIG, val)
#define bfin_read_TIMER3_COUNTER()		bfin_read32(TIMER3_COUNTER)
#define bfin_write_TIMER3_COUNTER(val)		bfin_write32(TIMER3_COUNTER, val)
#define bfin_read_TIMER3_PERIOD()		bfin_read32(TIMER3_PERIOD)
#define bfin_write_TIMER3_PERIOD(val)		bfin_write32(TIMER3_PERIOD, val)
#define bfin_read_TIMER3_WIDTH()		bfin_read32(TIMER3_WIDTH)
#define bfin_write_TIMER3_WIDTH(val)		bfin_write32(TIMER3_WIDTH, val)
#define bfin_read_TIMER4_CONFIG()		bfin_read16(TIMER4_CONFIG)
#define bfin_write_TIMER4_CONFIG(val)		bfin_write16(TIMER4_CONFIG, val)
#define bfin_read_TIMER4_COUNTER()		bfin_read32(TIMER4_COUNTER)
#define bfin_write_TIMER4_COUNTER(val)		bfin_write32(TIMER4_COUNTER, val)
#define bfin_read_TIMER4_PERIOD()		bfin_read32(TIMER4_PERIOD)
#define bfin_write_TIMER4_PERIOD(val)		bfin_write32(TIMER4_PERIOD, val)
#define bfin_read_TIMER4_WIDTH()		bfin_read32(TIMER4_WIDTH)
#define bfin_write_TIMER4_WIDTH(val)		bfin_write32(TIMER4_WIDTH, val)
#define bfin_read_TIMER5_CONFIG()		bfin_read16(TIMER5_CONFIG)
#define bfin_write_TIMER5_CONFIG(val)		bfin_write16(TIMER5_CONFIG, val)
#define bfin_read_TIMER5_COUNTER()		bfin_read32(TIMER5_COUNTER)
#define bfin_write_TIMER5_COUNTER(val)		bfin_write32(TIMER5_COUNTER, val)
#define bfin_read_TIMER5_PERIOD()		bfin_read32(TIMER5_PERIOD)
#define bfin_write_TIMER5_PERIOD(val)		bfin_write32(TIMER5_PERIOD, val)
#define bfin_read_TIMER5_WIDTH()		bfin_read32(TIMER5_WIDTH)
#define bfin_write_TIMER5_WIDTH(val)		bfin_write32(TIMER5_WIDTH, val)
#define bfin_read_TIMER6_CONFIG()		bfin_read16(TIMER6_CONFIG)
#define bfin_write_TIMER6_CONFIG(val)		bfin_write16(TIMER6_CONFIG, val)
#define bfin_read_TIMER6_COUNTER()		bfin_read32(TIMER6_COUNTER)
#define bfin_write_TIMER6_COUNTER(val)		bfin_write32(TIMER6_COUNTER, val)
#define bfin_read_TIMER6_PERIOD()		bfin_read32(TIMER6_PERIOD)
#define bfin_write_TIMER6_PERIOD(val)		bfin_write32(TIMER6_PERIOD, val)
#define bfin_read_TIMER6_WIDTH()		bfin_read32(TIMER6_WIDTH)
#define bfin_write_TIMER6_WIDTH(val)		bfin_write32(TIMER6_WIDTH, val)
#define bfin_read_TIMER7_CONFIG()		bfin_read16(TIMER7_CONFIG)
#define bfin_write_TIMER7_CONFIG(val)		bfin_write16(TIMER7_CONFIG, val)
#define bfin_read_TIMER7_COUNTER()		bfin_read32(TIMER7_COUNTER)
#define bfin_write_TIMER7_COUNTER(val)		bfin_write32(TIMER7_COUNTER, val)
#define bfin_read_TIMER7_PERIOD()		bfin_read32(TIMER7_PERIOD)
#define bfin_write_TIMER7_PERIOD(val)		bfin_write32(TIMER7_PERIOD, val)
#define bfin_read_TIMER7_WIDTH()		bfin_read32(TIMER7_WIDTH)
#define bfin_write_TIMER7_WIDTH(val)		bfin_write32(TIMER7_WIDTH, val)

/* Timer Groubfin_read_() of 8 */

#define bfin_read_TIMER_ENABLE0()		bfin_read16(TIMER_ENABLE0)
#define bfin_write_TIMER_ENABLE0(val)		bfin_write16(TIMER_ENABLE0, val)
#define bfin_read_TIMER_DISABLE0()		bfin_read16(TIMER_DISABLE0)
#define bfin_write_TIMER_DISABLE0(val)		bfin_write16(TIMER_DISABLE0, val)
#define bfin_read_TIMER_STATUS0()		bfin_read32(TIMER_STATUS0)
#define bfin_write_TIMER_STATUS0(val)		bfin_write32(TIMER_STATUS0, val)

/* DMAC1 Registers */

#define bfin_read_DMAC1_TCPER()			bfin_read16(DMAC1_TCPER)
#define bfin_write_DMAC1_TCPER(val)		bfin_write16(DMAC1_TCPER, val)
#define bfin_read_DMAC1_TCCNT()			bfin_read16(DMAC1_TCCNT)
#define bfin_write_DMAC1_TCCNT(val)		bfin_write16(DMAC1_TCCNT, val)

/* DMA Channel 12 Registers */

#define bfin_read_DMA12_NEXT_DESC_PTR() 	bfin_read32(DMA12_NEXT_DESC_PTR)
#define bfin_write_DMA12_NEXT_DESC_PTR(val) 	bfin_write32(DMA12_NEXT_DESC_PTR, val)
#define bfin_read_DMA12_START_ADDR() 		bfin_read32(DMA12_START_ADDR)
#define bfin_write_DMA12_START_ADDR(val) 	bfin_write32(DMA12_START_ADDR, val)
#define bfin_read_DMA12_CONFIG()		bfin_read16(DMA12_CONFIG)
#define bfin_write_DMA12_CONFIG(val)		bfin_write16(DMA12_CONFIG, val)
#define bfin_read_DMA12_X_COUNT()		bfin_read16(DMA12_X_COUNT)
#define bfin_write_DMA12_X_COUNT(val)		bfin_write16(DMA12_X_COUNT, val)
#define bfin_read_DMA12_X_MODIFY()		bfin_read16(DMA12_X_MODIFY)
#define bfin_write_DMA12_X_MODIFY(val) 		bfin_write16(DMA12_X_MODIFY, val)
#define bfin_read_DMA12_Y_COUNT()		bfin_read16(DMA12_Y_COUNT)
#define bfin_write_DMA12_Y_COUNT(val)		bfin_write16(DMA12_Y_COUNT, val)
#define bfin_read_DMA12_Y_MODIFY()		bfin_read16(DMA12_Y_MODIFY)
#define bfin_write_DMA12_Y_MODIFY(val) 		bfin_write16(DMA12_Y_MODIFY, val)
#define bfin_read_DMA12_CURR_DESC_PTR() 	bfin_read32(DMA12_CURR_DESC_PTR)
#define bfin_write_DMA12_CURR_DESC_PTR(val) 	bfin_write32(DMA12_CURR_DESC_PTR, val)
#define bfin_read_DMA12_CURR_ADDR() 		bfin_read32(DMA12_CURR_ADDR)
#define bfin_write_DMA12_CURR_ADDR(val) 	bfin_write32(DMA12_CURR_ADDR, val)
#define bfin_read_DMA12_IRQ_STATUS()		bfin_read16(DMA12_IRQ_STATUS)
#define bfin_write_DMA12_IRQ_STATUS(val)	bfin_write16(DMA12_IRQ_STATUS, val)
#define bfin_read_DMA12_PERIPHERAL_MAP()	bfin_read16(DMA12_PERIPHERAL_MAP)
#define bfin_write_DMA12_PERIPHERAL_MAP(val)	bfin_write16(DMA12_PERIPHERAL_MAP, val)
#define bfin_read_DMA12_CURR_X_COUNT()		bfin_read16(DMA12_CURR_X_COUNT)
#define bfin_write_DMA12_CURR_X_COUNT(val)	bfin_write16(DMA12_CURR_X_COUNT, val)
#define bfin_read_DMA12_CURR_Y_COUNT()		bfin_read16(DMA12_CURR_Y_COUNT)
#define bfin_write_DMA12_CURR_Y_COUNT(val)	bfin_write16(DMA12_CURR_Y_COUNT, val)

/* DMA Channel 13 Registers */

#define bfin_read_DMA13_NEXT_DESC_PTR() 	bfin_read32(DMA13_NEXT_DESC_PTR)
#define bfin_write_DMA13_NEXT_DESC_PTR(val) 	bfin_write32(DMA13_NEXT_DESC_PTR, val)
#define bfin_read_DMA13_START_ADDR() 		bfin_read32(DMA13_START_ADDR)
#define bfin_write_DMA13_START_ADDR(val) 	bfin_write32(DMA13_START_ADDR, val)
#define bfin_read_DMA13_CONFIG()		bfin_read16(DMA13_CONFIG)
#define bfin_write_DMA13_CONFIG(val)		bfin_write16(DMA13_CONFIG, val)
#define bfin_read_DMA13_X_COUNT()		bfin_read16(DMA13_X_COUNT)
#define bfin_write_DMA13_X_COUNT(val)		bfin_write16(DMA13_X_COUNT, val)
#define bfin_read_DMA13_X_MODIFY()		bfin_read16(DMA13_X_MODIFY)
#define bfin_write_DMA13_X_MODIFY(val) 		bfin_write16(DMA13_X_MODIFY, val)
#define bfin_read_DMA13_Y_COUNT()		bfin_read16(DMA13_Y_COUNT)
#define bfin_write_DMA13_Y_COUNT(val)		bfin_write16(DMA13_Y_COUNT, val)
#define bfin_read_DMA13_Y_MODIFY()		bfin_read16(DMA13_Y_MODIFY)
#define bfin_write_DMA13_Y_MODIFY(val) 		bfin_write16(DMA13_Y_MODIFY, val)
#define bfin_read_DMA13_CURR_DESC_PTR() 	bfin_read32(DMA13_CURR_DESC_PTR)
#define bfin_write_DMA13_CURR_DESC_PTR(val) 	bfin_write32(DMA13_CURR_DESC_PTR, val)
#define bfin_read_DMA13_CURR_ADDR() 		bfin_read32(DMA13_CURR_ADDR)
#define bfin_write_DMA13_CURR_ADDR(val) 	bfin_write32(DMA13_CURR_ADDR, val)
#define bfin_read_DMA13_IRQ_STATUS()		bfin_read16(DMA13_IRQ_STATUS)
#define bfin_write_DMA13_IRQ_STATUS(val)	bfin_write16(DMA13_IRQ_STATUS, val)
#define bfin_read_DMA13_PERIPHERAL_MAP()	bfin_read16(DMA13_PERIPHERAL_MAP)
#define bfin_write_DMA13_PERIPHERAL_MAP(val)	bfin_write16(DMA13_PERIPHERAL_MAP, val)
#define bfin_read_DMA13_CURR_X_COUNT()		bfin_read16(DMA13_CURR_X_COUNT)
#define bfin_write_DMA13_CURR_X_COUNT(val)	bfin_write16(DMA13_CURR_X_COUNT, val)
#define bfin_read_DMA13_CURR_Y_COUNT()		bfin_read16(DMA13_CURR_Y_COUNT)
#define bfin_write_DMA13_CURR_Y_COUNT(val)	bfin_write16(DMA13_CURR_Y_COUNT, val)

/* DMA Channel 14 Registers */

#define bfin_read_DMA14_NEXT_DESC_PTR() 	bfin_read32(DMA14_NEXT_DESC_PTR)
#define bfin_write_DMA14_NEXT_DESC_PTR(val) 	bfin_write32(DMA14_NEXT_DESC_PTR, val)
#define bfin_read_DMA14_START_ADDR() 		bfin_read32(DMA14_START_ADDR)
#define bfin_write_DMA14_START_ADDR(val) 	bfin_write32(DMA14_START_ADDR, val)
#define bfin_read_DMA14_CONFIG()		bfin_read16(DMA14_CONFIG)
#define bfin_write_DMA14_CONFIG(val)		bfin_write16(DMA14_CONFIG, val)
#define bfin_read_DMA14_X_COUNT()		bfin_read16(DMA14_X_COUNT)
#define bfin_write_DMA14_X_COUNT(val)		bfin_write16(DMA14_X_COUNT, val)
#define bfin_read_DMA14_X_MODIFY()		bfin_read16(DMA14_X_MODIFY)
#define bfin_write_DMA14_X_MODIFY(val) 		bfin_write16(DMA14_X_MODIFY, val)
#define bfin_read_DMA14_Y_COUNT()		bfin_read16(DMA14_Y_COUNT)
#define bfin_write_DMA14_Y_COUNT(val)		bfin_write16(DMA14_Y_COUNT, val)
#define bfin_read_DMA14_Y_MODIFY()		bfin_read16(DMA14_Y_MODIFY)
#define bfin_write_DMA14_Y_MODIFY(val) 		bfin_write16(DMA14_Y_MODIFY, val)
#define bfin_read_DMA14_CURR_DESC_PTR() 	bfin_read32(DMA14_CURR_DESC_PTR)
#define bfin_write_DMA14_CURR_DESC_PTR(val) 	bfin_write32(DMA14_CURR_DESC_PTR, val)
#define bfin_read_DMA14_CURR_ADDR() 		bfin_read32(DMA14_CURR_ADDR)
#define bfin_write_DMA14_CURR_ADDR(val) 	bfin_write32(DMA14_CURR_ADDR, val)
#define bfin_read_DMA14_IRQ_STATUS()		bfin_read16(DMA14_IRQ_STATUS)
#define bfin_write_DMA14_IRQ_STATUS(val)	bfin_write16(DMA14_IRQ_STATUS, val)
#define bfin_read_DMA14_PERIPHERAL_MAP()	bfin_read16(DMA14_PERIPHERAL_MAP)
#define bfin_write_DMA14_PERIPHERAL_MAP(val)	bfin_write16(DMA14_PERIPHERAL_MAP, val)
#define bfin_read_DMA14_CURR_X_COUNT()		bfin_read16(DMA14_CURR_X_COUNT)
#define bfin_write_DMA14_CURR_X_COUNT(val)	bfin_write16(DMA14_CURR_X_COUNT, val)
#define bfin_read_DMA14_CURR_Y_COUNT()		bfin_read16(DMA14_CURR_Y_COUNT)
#define bfin_write_DMA14_CURR_Y_COUNT(val)	bfin_write16(DMA14_CURR_Y_COUNT, val)

/* DMA Channel 15 Registers */

#define bfin_read_DMA15_NEXT_DESC_PTR() 	bfin_read32(DMA15_NEXT_DESC_PTR)
#define bfin_write_DMA15_NEXT_DESC_PTR(val) 	bfin_write32(DMA15_NEXT_DESC_PTR, val)
#define bfin_read_DMA15_START_ADDR() 		bfin_read32(DMA15_START_ADDR)
#define bfin_write_DMA15_START_ADDR(val) 	bfin_write32(DMA15_START_ADDR, val)
#define bfin_read_DMA15_CONFIG()		bfin_read16(DMA15_CONFIG)
#define bfin_write_DMA15_CONFIG(val)		bfin_write16(DMA15_CONFIG, val)
#define bfin_read_DMA15_X_COUNT()		bfin_read16(DMA15_X_COUNT)
#define bfin_write_DMA15_X_COUNT(val)		bfin_write16(DMA15_X_COUNT, val)
#define bfin_read_DMA15_X_MODIFY()		bfin_read16(DMA15_X_MODIFY)
#define bfin_write_DMA15_X_MODIFY(val) 		bfin_write16(DMA15_X_MODIFY, val)
#define bfin_read_DMA15_Y_COUNT()		bfin_read16(DMA15_Y_COUNT)
#define bfin_write_DMA15_Y_COUNT(val)		bfin_write16(DMA15_Y_COUNT, val)
#define bfin_read_DMA15_Y_MODIFY()		bfin_read16(DMA15_Y_MODIFY)
#define bfin_write_DMA15_Y_MODIFY(val) 		bfin_write16(DMA15_Y_MODIFY, val)
#define bfin_read_DMA15_CURR_DESC_PTR() 	bfin_read32(DMA15_CURR_DESC_PTR)
#define bfin_write_DMA15_CURR_DESC_PTR(val) 	bfin_write32(DMA15_CURR_DESC_PTR, val)
#define bfin_read_DMA15_CURR_ADDR() 		bfin_read32(DMA15_CURR_ADDR)
#define bfin_write_DMA15_CURR_ADDR(val) 	bfin_write32(DMA15_CURR_ADDR, val)
#define bfin_read_DMA15_IRQ_STATUS()		bfin_read16(DMA15_IRQ_STATUS)
#define bfin_write_DMA15_IRQ_STATUS(val)	bfin_write16(DMA15_IRQ_STATUS, val)
#define bfin_read_DMA15_PERIPHERAL_MAP()	bfin_read16(DMA15_PERIPHERAL_MAP)
#define bfin_write_DMA15_PERIPHERAL_MAP(val)	bfin_write16(DMA15_PERIPHERAL_MAP, val)
#define bfin_read_DMA15_CURR_X_COUNT()		bfin_read16(DMA15_CURR_X_COUNT)
#define bfin_write_DMA15_CURR_X_COUNT(val)	bfin_write16(DMA15_CURR_X_COUNT, val)
#define bfin_read_DMA15_CURR_Y_COUNT()		bfin_read16(DMA15_CURR_Y_COUNT)
#define bfin_write_DMA15_CURR_Y_COUNT(val)	bfin_write16(DMA15_CURR_Y_COUNT, val)

/* DMA Channel 16 Registers */

#define bfin_read_DMA16_NEXT_DESC_PTR() 	bfin_read32(DMA16_NEXT_DESC_PTR)
#define bfin_write_DMA16_NEXT_DESC_PTR(val) 	bfin_write32(DMA16_NEXT_DESC_PTR, val)
#define bfin_read_DMA16_START_ADDR() 		bfin_read32(DMA16_START_ADDR)
#define bfin_write_DMA16_START_ADDR(val) 	bfin_write32(DMA16_START_ADDR, val)
#define bfin_read_DMA16_CONFIG()		bfin_read16(DMA16_CONFIG)
#define bfin_write_DMA16_CONFIG(val)		bfin_write16(DMA16_CONFIG, val)
#define bfin_read_DMA16_X_COUNT()		bfin_read16(DMA16_X_COUNT)
#define bfin_write_DMA16_X_COUNT(val)		bfin_write16(DMA16_X_COUNT, val)
#define bfin_read_DMA16_X_MODIFY()		bfin_read16(DMA16_X_MODIFY)
#define bfin_write_DMA16_X_MODIFY(val) 		bfin_write16(DMA16_X_MODIFY, val)
#define bfin_read_DMA16_Y_COUNT()		bfin_read16(DMA16_Y_COUNT)
#define bfin_write_DMA16_Y_COUNT(val)		bfin_write16(DMA16_Y_COUNT, val)
#define bfin_read_DMA16_Y_MODIFY()		bfin_read16(DMA16_Y_MODIFY)
#define bfin_write_DMA16_Y_MODIFY(val) 		bfin_write16(DMA16_Y_MODIFY, val)
#define bfin_read_DMA16_CURR_DESC_PTR() 	bfin_read32(DMA16_CURR_DESC_PTR)
#define bfin_write_DMA16_CURR_DESC_PTR(val) 	bfin_write32(DMA16_CURR_DESC_PTR, val)
#define bfin_read_DMA16_CURR_ADDR() 		bfin_read32(DMA16_CURR_ADDR)
#define bfin_write_DMA16_CURR_ADDR(val) 	bfin_write32(DMA16_CURR_ADDR, val)
#define bfin_read_DMA16_IRQ_STATUS()		bfin_read16(DMA16_IRQ_STATUS)
#define bfin_write_DMA16_IRQ_STATUS(val)	bfin_write16(DMA16_IRQ_STATUS, val)
#define bfin_read_DMA16_PERIPHERAL_MAP()	bfin_read16(DMA16_PERIPHERAL_MAP)
#define bfin_write_DMA16_PERIPHERAL_MAP(val)	bfin_write16(DMA16_PERIPHERAL_MAP, val)
#define bfin_read_DMA16_CURR_X_COUNT()		bfin_read16(DMA16_CURR_X_COUNT)
#define bfin_write_DMA16_CURR_X_COUNT(val)	bfin_write16(DMA16_CURR_X_COUNT, val)
#define bfin_read_DMA16_CURR_Y_COUNT()		bfin_read16(DMA16_CURR_Y_COUNT)
#define bfin_write_DMA16_CURR_Y_COUNT(val)	bfin_write16(DMA16_CURR_Y_COUNT, val)

/* DMA Channel 17 Registers */

#define bfin_read_DMA17_NEXT_DESC_PTR() 	bfin_read32(DMA17_NEXT_DESC_PTR)
#define bfin_write_DMA17_NEXT_DESC_PTR(val) 	bfin_write32(DMA17_NEXT_DESC_PTR, val)
#define bfin_read_DMA17_START_ADDR() 		bfin_read32(DMA17_START_ADDR)
#define bfin_write_DMA17_START_ADDR(val) 	bfin_write32(DMA17_START_ADDR, val)
#define bfin_read_DMA17_CONFIG()		bfin_read16(DMA17_CONFIG)
#define bfin_write_DMA17_CONFIG(val)		bfin_write16(DMA17_CONFIG, val)
#define bfin_read_DMA17_X_COUNT()		bfin_read16(DMA17_X_COUNT)
#define bfin_write_DMA17_X_COUNT(val)		bfin_write16(DMA17_X_COUNT, val)
#define bfin_read_DMA17_X_MODIFY()		bfin_read16(DMA17_X_MODIFY)
#define bfin_write_DMA17_X_MODIFY(val) 		bfin_write16(DMA17_X_MODIFY, val)
#define bfin_read_DMA17_Y_COUNT()		bfin_read16(DMA17_Y_COUNT)
#define bfin_write_DMA17_Y_COUNT(val)		bfin_write16(DMA17_Y_COUNT, val)
#define bfin_read_DMA17_Y_MODIFY()		bfin_read16(DMA17_Y_MODIFY)
#define bfin_write_DMA17_Y_MODIFY(val) 		bfin_write16(DMA17_Y_MODIFY, val)
#define bfin_read_DMA17_CURR_DESC_PTR() 	bfin_read32(DMA17_CURR_DESC_PTR)
#define bfin_write_DMA17_CURR_DESC_PTR(val) 	bfin_write32(DMA17_CURR_DESC_PTR, val)
#define bfin_read_DMA17_CURR_ADDR() 		bfin_read32(DMA17_CURR_ADDR)
#define bfin_write_DMA17_CURR_ADDR(val) 	bfin_write32(DMA17_CURR_ADDR, val)
#define bfin_read_DMA17_IRQ_STATUS()		bfin_read16(DMA17_IRQ_STATUS)
#define bfin_write_DMA17_IRQ_STATUS(val)	bfin_write16(DMA17_IRQ_STATUS, val)
#define bfin_read_DMA17_PERIPHERAL_MAP()	bfin_read16(DMA17_PERIPHERAL_MAP)
#define bfin_write_DMA17_PERIPHERAL_MAP(val)	bfin_write16(DMA17_PERIPHERAL_MAP, val)
#define bfin_read_DMA17_CURR_X_COUNT()		bfin_read16(DMA17_CURR_X_COUNT)
#define bfin_write_DMA17_CURR_X_COUNT(val)	bfin_write16(DMA17_CURR_X_COUNT, val)
#define bfin_read_DMA17_CURR_Y_COUNT()		bfin_read16(DMA17_CURR_Y_COUNT)
#define bfin_write_DMA17_CURR_Y_COUNT(val)	bfin_write16(DMA17_CURR_Y_COUNT, val)

/* DMA Channel 18 Registers */

#define bfin_read_DMA18_NEXT_DESC_PTR() 	bfin_read32(DMA18_NEXT_DESC_PTR)
#define bfin_write_DMA18_NEXT_DESC_PTR(val) 	bfin_write32(DMA18_NEXT_DESC_PTR, val)
#define bfin_read_DMA18_START_ADDR() 		bfin_read32(DMA18_START_ADDR)
#define bfin_write_DMA18_START_ADDR(val) 	bfin_write32(DMA18_START_ADDR, val)
#define bfin_read_DMA18_CONFIG()		bfin_read16(DMA18_CONFIG)
#define bfin_write_DMA18_CONFIG(val)		bfin_write16(DMA18_CONFIG, val)
#define bfin_read_DMA18_X_COUNT()		bfin_read16(DMA18_X_COUNT)
#define bfin_write_DMA18_X_COUNT(val)		bfin_write16(DMA18_X_COUNT, val)
#define bfin_read_DMA18_X_MODIFY()		bfin_read16(DMA18_X_MODIFY)
#define bfin_write_DMA18_X_MODIFY(val) 		bfin_write16(DMA18_X_MODIFY, val)
#define bfin_read_DMA18_Y_COUNT()		bfin_read16(DMA18_Y_COUNT)
#define bfin_write_DMA18_Y_COUNT(val)		bfin_write16(DMA18_Y_COUNT, val)
#define bfin_read_DMA18_Y_MODIFY()		bfin_read16(DMA18_Y_MODIFY)
#define bfin_write_DMA18_Y_MODIFY(val) 		bfin_write16(DMA18_Y_MODIFY, val)
#define bfin_read_DMA18_CURR_DESC_PTR() 	bfin_read32(DMA18_CURR_DESC_PTR)
#define bfin_write_DMA18_CURR_DESC_PTR(val) 	bfin_write32(DMA18_CURR_DESC_PTR, val)
#define bfin_read_DMA18_CURR_ADDR() 		bfin_read32(DMA18_CURR_ADDR)
#define bfin_write_DMA18_CURR_ADDR(val) 	bfin_write32(DMA18_CURR_ADDR, val)
#define bfin_read_DMA18_IRQ_STATUS()		bfin_read16(DMA18_IRQ_STATUS)
#define bfin_write_DMA18_IRQ_STATUS(val)	bfin_write16(DMA18_IRQ_STATUS, val)
#define bfin_read_DMA18_PERIPHERAL_MAP()	bfin_read16(DMA18_PERIPHERAL_MAP)
#define bfin_write_DMA18_PERIPHERAL_MAP(val)	bfin_write16(DMA18_PERIPHERAL_MAP, val)
#define bfin_read_DMA18_CURR_X_COUNT()		bfin_read16(DMA18_CURR_X_COUNT)
#define bfin_write_DMA18_CURR_X_COUNT(val)	bfin_write16(DMA18_CURR_X_COUNT, val)
#define bfin_read_DMA18_CURR_Y_COUNT()		bfin_read16(DMA18_CURR_Y_COUNT)
#define bfin_write_DMA18_CURR_Y_COUNT(val)	bfin_write16(DMA18_CURR_Y_COUNT, val)

/* DMA Channel 19 Registers */

#define bfin_read_DMA19_NEXT_DESC_PTR() 	bfin_read32(DMA19_NEXT_DESC_PTR)
#define bfin_write_DMA19_NEXT_DESC_PTR(val) 	bfin_write32(DMA19_NEXT_DESC_PTR, val)
#define bfin_read_DMA19_START_ADDR() 		bfin_read32(DMA19_START_ADDR)
#define bfin_write_DMA19_START_ADDR(val) 	bfin_write32(DMA19_START_ADDR, val)
#define bfin_read_DMA19_CONFIG()		bfin_read16(DMA19_CONFIG)
#define bfin_write_DMA19_CONFIG(val)		bfin_write16(DMA19_CONFIG, val)
#define bfin_read_DMA19_X_COUNT()		bfin_read16(DMA19_X_COUNT)
#define bfin_write_DMA19_X_COUNT(val)		bfin_write16(DMA19_X_COUNT, val)
#define bfin_read_DMA19_X_MODIFY()		bfin_read16(DMA19_X_MODIFY)
#define bfin_write_DMA19_X_MODIFY(val) 		bfin_write16(DMA19_X_MODIFY, val)
#define bfin_read_DMA19_Y_COUNT()		bfin_read16(DMA19_Y_COUNT)
#define bfin_write_DMA19_Y_COUNT(val)		bfin_write16(DMA19_Y_COUNT, val)
#define bfin_read_DMA19_Y_MODIFY()		bfin_read16(DMA19_Y_MODIFY)
#define bfin_write_DMA19_Y_MODIFY(val) 		bfin_write16(DMA19_Y_MODIFY, val)
#define bfin_read_DMA19_CURR_DESC_PTR() 	bfin_read32(DMA19_CURR_DESC_PTR)
#define bfin_write_DMA19_CURR_DESC_PTR(val) 	bfin_write32(DMA19_CURR_DESC_PTR, val)
#define bfin_read_DMA19_CURR_ADDR() 		bfin_read32(DMA19_CURR_ADDR)
#define bfin_write_DMA19_CURR_ADDR(val) 	bfin_write32(DMA19_CURR_ADDR, val)
#define bfin_read_DMA19_IRQ_STATUS()		bfin_read16(DMA19_IRQ_STATUS)
#define bfin_write_DMA19_IRQ_STATUS(val)	bfin_write16(DMA19_IRQ_STATUS, val)
#define bfin_read_DMA19_PERIPHERAL_MAP()	bfin_read16(DMA19_PERIPHERAL_MAP)
#define bfin_write_DMA19_PERIPHERAL_MAP(val)	bfin_write16(DMA19_PERIPHERAL_MAP, val)
#define bfin_read_DMA19_CURR_X_COUNT()		bfin_read16(DMA19_CURR_X_COUNT)
#define bfin_write_DMA19_CURR_X_COUNT(val)	bfin_write16(DMA19_CURR_X_COUNT, val)
#define bfin_read_DMA19_CURR_Y_COUNT()		bfin_read16(DMA19_CURR_Y_COUNT)
#define bfin_write_DMA19_CURR_Y_COUNT(val)	bfin_write16(DMA19_CURR_Y_COUNT, val)

/* DMA Channel 20 Registers */

#define bfin_read_DMA20_NEXT_DESC_PTR() 	bfin_read32(DMA20_NEXT_DESC_PTR)
#define bfin_write_DMA20_NEXT_DESC_PTR(val) 	bfin_write32(DMA20_NEXT_DESC_PTR, val)
#define bfin_read_DMA20_START_ADDR() 		bfin_read32(DMA20_START_ADDR)
#define bfin_write_DMA20_START_ADDR(val) 	bfin_write32(DMA20_START_ADDR, val)
#define bfin_read_DMA20_CONFIG()		bfin_read16(DMA20_CONFIG)
#define bfin_write_DMA20_CONFIG(val)		bfin_write16(DMA20_CONFIG, val)
#define bfin_read_DMA20_X_COUNT()		bfin_read16(DMA20_X_COUNT)
#define bfin_write_DMA20_X_COUNT(val)		bfin_write16(DMA20_X_COUNT, val)
#define bfin_read_DMA20_X_MODIFY()		bfin_read16(DMA20_X_MODIFY)
#define bfin_write_DMA20_X_MODIFY(val) 		bfin_write16(DMA20_X_MODIFY, val)
#define bfin_read_DMA20_Y_COUNT()		bfin_read16(DMA20_Y_COUNT)
#define bfin_write_DMA20_Y_COUNT(val)		bfin_write16(DMA20_Y_COUNT, val)
#define bfin_read_DMA20_Y_MODIFY()		bfin_read16(DMA20_Y_MODIFY)
#define bfin_write_DMA20_Y_MODIFY(val) 		bfin_write16(DMA20_Y_MODIFY, val)
#define bfin_read_DMA20_CURR_DESC_PTR() 	bfin_read32(DMA20_CURR_DESC_PTR)
#define bfin_write_DMA20_CURR_DESC_PTR(val) 	bfin_write32(DMA20_CURR_DESC_PTR, val)
#define bfin_read_DMA20_CURR_ADDR() 		bfin_read32(DMA20_CURR_ADDR)
#define bfin_write_DMA20_CURR_ADDR(val) 	bfin_write32(DMA20_CURR_ADDR, val)
#define bfin_read_DMA20_IRQ_STATUS()		bfin_read16(DMA20_IRQ_STATUS)
#define bfin_write_DMA20_IRQ_STATUS(val)	bfin_write16(DMA20_IRQ_STATUS, val)
#define bfin_read_DMA20_PERIPHERAL_MAP()	bfin_read16(DMA20_PERIPHERAL_MAP)
#define bfin_write_DMA20_PERIPHERAL_MAP(val)	bfin_write16(DMA20_PERIPHERAL_MAP, val)
#define bfin_read_DMA20_CURR_X_COUNT()		bfin_read16(DMA20_CURR_X_COUNT)
#define bfin_write_DMA20_CURR_X_COUNT(val)	bfin_write16(DMA20_CURR_X_COUNT, val)
#define bfin_read_DMA20_CURR_Y_COUNT()		bfin_read16(DMA20_CURR_Y_COUNT)
#define bfin_write_DMA20_CURR_Y_COUNT(val)	bfin_write16(DMA20_CURR_Y_COUNT, val)

/* DMA Channel 21 Registers */

#define bfin_read_DMA21_NEXT_DESC_PTR() 	bfin_read32(DMA21_NEXT_DESC_PTR)
#define bfin_write_DMA21_NEXT_DESC_PTR(val) 	bfin_write32(DMA21_NEXT_DESC_PTR, val)
#define bfin_read_DMA21_START_ADDR() 		bfin_read32(DMA21_START_ADDR)
#define bfin_write_DMA21_START_ADDR(val) 	bfin_write32(DMA21_START_ADDR, val)
#define bfin_read_DMA21_CONFIG()		bfin_read16(DMA21_CONFIG)
#define bfin_write_DMA21_CONFIG(val)		bfin_write16(DMA21_CONFIG, val)
#define bfin_read_DMA21_X_COUNT()		bfin_read16(DMA21_X_COUNT)
#define bfin_write_DMA21_X_COUNT(val)		bfin_write16(DMA21_X_COUNT, val)
#define bfin_read_DMA21_X_MODIFY()		bfin_read16(DMA21_X_MODIFY)
#define bfin_write_DMA21_X_MODIFY(val) 		bfin_write16(DMA21_X_MODIFY, val)
#define bfin_read_DMA21_Y_COUNT()		bfin_read16(DMA21_Y_COUNT)
#define bfin_write_DMA21_Y_COUNT(val)		bfin_write16(DMA21_Y_COUNT, val)
#define bfin_read_DMA21_Y_MODIFY()		bfin_read16(DMA21_Y_MODIFY)
#define bfin_write_DMA21_Y_MODIFY(val) 		bfin_write16(DMA21_Y_MODIFY, val)
#define bfin_read_DMA21_CURR_DESC_PTR() 	bfin_read32(DMA21_CURR_DESC_PTR)
#define bfin_write_DMA21_CURR_DESC_PTR(val) 	bfin_write32(DMA21_CURR_DESC_PTR, val)
#define bfin_read_DMA21_CURR_ADDR() 		bfin_read32(DMA21_CURR_ADDR)
#define bfin_write_DMA21_CURR_ADDR(val) 	bfin_write32(DMA21_CURR_ADDR, val)
#define bfin_read_DMA21_IRQ_STATUS()		bfin_read16(DMA21_IRQ_STATUS)
#define bfin_write_DMA21_IRQ_STATUS(val)	bfin_write16(DMA21_IRQ_STATUS, val)
#define bfin_read_DMA21_PERIPHERAL_MAP()	bfin_read16(DMA21_PERIPHERAL_MAP)
#define bfin_write_DMA21_PERIPHERAL_MAP(val)	bfin_write16(DMA21_PERIPHERAL_MAP, val)
#define bfin_read_DMA21_CURR_X_COUNT()		bfin_read16(DMA21_CURR_X_COUNT)
#define bfin_write_DMA21_CURR_X_COUNT(val)	bfin_write16(DMA21_CURR_X_COUNT, val)
#define bfin_read_DMA21_CURR_Y_COUNT()		bfin_read16(DMA21_CURR_Y_COUNT)
#define bfin_write_DMA21_CURR_Y_COUNT(val)	bfin_write16(DMA21_CURR_Y_COUNT, val)

/* DMA Channel 22 Registers */

#define bfin_read_DMA22_NEXT_DESC_PTR() 	bfin_read32(DMA22_NEXT_DESC_PTR)
#define bfin_write_DMA22_NEXT_DESC_PTR(val) 	bfin_write32(DMA22_NEXT_DESC_PTR, val)
#define bfin_read_DMA22_START_ADDR() 		bfin_read32(DMA22_START_ADDR)
#define bfin_write_DMA22_START_ADDR(val) 	bfin_write32(DMA22_START_ADDR, val)
#define bfin_read_DMA22_CONFIG()		bfin_read16(DMA22_CONFIG)
#define bfin_write_DMA22_CONFIG(val)		bfin_write16(DMA22_CONFIG, val)
#define bfin_read_DMA22_X_COUNT()		bfin_read16(DMA22_X_COUNT)
#define bfin_write_DMA22_X_COUNT(val)		bfin_write16(DMA22_X_COUNT, val)
#define bfin_read_DMA22_X_MODIFY()		bfin_read16(DMA22_X_MODIFY)
#define bfin_write_DMA22_X_MODIFY(val) 		bfin_write16(DMA22_X_MODIFY, val)
#define bfin_read_DMA22_Y_COUNT()		bfin_read16(DMA22_Y_COUNT)
#define bfin_write_DMA22_Y_COUNT(val)		bfin_write16(DMA22_Y_COUNT, val)
#define bfin_read_DMA22_Y_MODIFY()		bfin_read16(DMA22_Y_MODIFY)
#define bfin_write_DMA22_Y_MODIFY(val) 		bfin_write16(DMA22_Y_MODIFY, val)
#define bfin_read_DMA22_CURR_DESC_PTR() 	bfin_read32(DMA22_CURR_DESC_PTR)
#define bfin_write_DMA22_CURR_DESC_PTR(val) 	bfin_write32(DMA22_CURR_DESC_PTR, val)
#define bfin_read_DMA22_CURR_ADDR() 		bfin_read32(DMA22_CURR_ADDR)
#define bfin_write_DMA22_CURR_ADDR(val) 	bfin_write32(DMA22_CURR_ADDR, val)
#define bfin_read_DMA22_IRQ_STATUS()		bfin_read16(DMA22_IRQ_STATUS)
#define bfin_write_DMA22_IRQ_STATUS(val)	bfin_write16(DMA22_IRQ_STATUS, val)
#define bfin_read_DMA22_PERIPHERAL_MAP()	bfin_read16(DMA22_PERIPHERAL_MAP)
#define bfin_write_DMA22_PERIPHERAL_MAP(val)	bfin_write16(DMA22_PERIPHERAL_MAP, val)
#define bfin_read_DMA22_CURR_X_COUNT()		bfin_read16(DMA22_CURR_X_COUNT)
#define bfin_write_DMA22_CURR_X_COUNT(val)	bfin_write16(DMA22_CURR_X_COUNT, val)
#define bfin_read_DMA22_CURR_Y_COUNT()		bfin_read16(DMA22_CURR_Y_COUNT)
#define bfin_write_DMA22_CURR_Y_COUNT(val)	bfin_write16(DMA22_CURR_Y_COUNT, val)

/* DMA Channel 23 Registers */

#define bfin_read_DMA23_NEXT_DESC_PTR() 		bfin_read32(DMA23_NEXT_DESC_PTR)
#define bfin_write_DMA23_NEXT_DESC_PTR(val) 		bfin_write32(DMA23_NEXT_DESC_PTR, val)
#define bfin_read_DMA23_START_ADDR() 			bfin_read32(DMA23_START_ADDR)
#define bfin_write_DMA23_START_ADDR(val) 		bfin_write32(DMA23_START_ADDR, val)
#define bfin_read_DMA23_CONFIG()			bfin_read16(DMA23_CONFIG)
#define bfin_write_DMA23_CONFIG(val)			bfin_write16(DMA23_CONFIG, val)
#define bfin_read_DMA23_X_COUNT()			bfin_read16(DMA23_X_COUNT)
#define bfin_write_DMA23_X_COUNT(val)			bfin_write16(DMA23_X_COUNT, val)
#define bfin_read_DMA23_X_MODIFY()			bfin_read16(DMA23_X_MODIFY)
#define bfin_write_DMA23_X_MODIFY(val) 			bfin_write16(DMA23_X_MODIFY, val)
#define bfin_read_DMA23_Y_COUNT()			bfin_read16(DMA23_Y_COUNT)
#define bfin_write_DMA23_Y_COUNT(val)			bfin_write16(DMA23_Y_COUNT, val)
#define bfin_read_DMA23_Y_MODIFY()			bfin_read16(DMA23_Y_MODIFY)
#define bfin_write_DMA23_Y_MODIFY(val) 			bfin_write16(DMA23_Y_MODIFY, val)
#define bfin_read_DMA23_CURR_DESC_PTR() 		bfin_read32(DMA23_CURR_DESC_PTR)
#define bfin_write_DMA23_CURR_DESC_PTR(val) 		bfin_write32(DMA23_CURR_DESC_PTR, val)
#define bfin_read_DMA23_CURR_ADDR() 			bfin_read32(DMA23_CURR_ADDR)
#define bfin_write_DMA23_CURR_ADDR(val) 		bfin_write32(DMA23_CURR_ADDR, val)
#define bfin_read_DMA23_IRQ_STATUS()			bfin_read16(DMA23_IRQ_STATUS)
#define bfin_write_DMA23_IRQ_STATUS(val)		bfin_write16(DMA23_IRQ_STATUS, val)
#define bfin_read_DMA23_PERIPHERAL_MAP()		bfin_read16(DMA23_PERIPHERAL_MAP)
#define bfin_write_DMA23_PERIPHERAL_MAP(val)		bfin_write16(DMA23_PERIPHERAL_MAP, val)
#define bfin_read_DMA23_CURR_X_COUNT()			bfin_read16(DMA23_CURR_X_COUNT)
#define bfin_write_DMA23_CURR_X_COUNT(val)		bfin_write16(DMA23_CURR_X_COUNT, val)
#define bfin_read_DMA23_CURR_Y_COUNT()			bfin_read16(DMA23_CURR_Y_COUNT)
#define bfin_write_DMA23_CURR_Y_COUNT(val)		bfin_write16(DMA23_CURR_Y_COUNT, val)

/* MDMA Stream 2 Registers */

#define bfin_read_MDMA_D2_NEXT_DESC_PTR() 		bfin_read32(MDMA_D2_NEXT_DESC_PTR)
#define bfin_write_MDMA_D2_NEXT_DESC_PTR(val) 		bfin_write32(MDMA_D2_NEXT_DESC_PTR, val)
#define bfin_read_MDMA_D2_START_ADDR() 			bfin_read32(MDMA_D2_START_ADDR)
#define bfin_write_MDMA_D2_START_ADDR(val) 		bfin_write32(MDMA_D2_START_ADDR, val)
#define bfin_read_MDMA_D2_CONFIG()			bfin_read16(MDMA_D2_CONFIG)
#define bfin_write_MDMA_D2_CONFIG(val)			bfin_write16(MDMA_D2_CONFIG, val)
#define bfin_read_MDMA_D2_X_COUNT()			bfin_read16(MDMA_D2_X_COUNT)
#define bfin_write_MDMA_D2_X_COUNT(val)			bfin_write16(MDMA_D2_X_COUNT, val)
#define bfin_read_MDMA_D2_X_MODIFY()			bfin_read16(MDMA_D2_X_MODIFY)
#define bfin_write_MDMA_D2_X_MODIFY(val) 		bfin_write16(MDMA_D2_X_MODIFY, val)
#define bfin_read_MDMA_D2_Y_COUNT()			bfin_read16(MDMA_D2_Y_COUNT)
#define bfin_write_MDMA_D2_Y_COUNT(val)			bfin_write16(MDMA_D2_Y_COUNT, val)
#define bfin_read_MDMA_D2_Y_MODIFY()			bfin_read16(MDMA_D2_Y_MODIFY)
#define bfin_write_MDMA_D2_Y_MODIFY(val) 		bfin_write16(MDMA_D2_Y_MODIFY, val)
#define bfin_read_MDMA_D2_CURR_DESC_PTR() 		bfin_read32(MDMA_D2_CURR_DESC_PTR)
#define bfin_write_MDMA_D2_CURR_DESC_PTR(val) 		bfin_write32(MDMA_D2_CURR_DESC_PTR, val)
#define bfin_read_MDMA_D2_CURR_ADDR() 			bfin_read32(MDMA_D2_CURR_ADDR)
#define bfin_write_MDMA_D2_CURR_ADDR(val) 		bfin_write32(MDMA_D2_CURR_ADDR, val)
#define bfin_read_MDMA_D2_IRQ_STATUS()			bfin_read16(MDMA_D2_IRQ_STATUS)
#define bfin_write_MDMA_D2_IRQ_STATUS(val)		bfin_write16(MDMA_D2_IRQ_STATUS, val)
#define bfin_read_MDMA_D2_PERIPHERAL_MAP()		bfin_read16(MDMA_D2_PERIPHERAL_MAP)
#define bfin_write_MDMA_D2_PERIPHERAL_MAP(val)		bfin_write16(MDMA_D2_PERIPHERAL_MAP, val)
#define bfin_read_MDMA_D2_CURR_X_COUNT()		bfin_read16(MDMA_D2_CURR_X_COUNT)
#define bfin_write_MDMA_D2_CURR_X_COUNT(val)		bfin_write16(MDMA_D2_CURR_X_COUNT, val)
#define bfin_read_MDMA_D2_CURR_Y_COUNT()		bfin_read16(MDMA_D2_CURR_Y_COUNT)
#define bfin_write_MDMA_D2_CURR_Y_COUNT(val)		bfin_write16(MDMA_D2_CURR_Y_COUNT, val)
#define bfin_read_MDMA_S2_NEXT_DESC_PTR() 		bfin_read32(MDMA_S2_NEXT_DESC_PTR)
#define bfin_write_MDMA_S2_NEXT_DESC_PTR(val) 		bfin_write32(MDMA_S2_NEXT_DESC_PTR, val)
#define bfin_read_MDMA_S2_START_ADDR() 			bfin_read32(MDMA_S2_START_ADDR)
#define bfin_write_MDMA_S2_START_ADDR(val) 		bfin_write32(MDMA_S2_START_ADDR, val)
#define bfin_read_MDMA_S2_CONFIG()			bfin_read16(MDMA_S2_CONFIG)
#define bfin_write_MDMA_S2_CONFIG(val)			bfin_write16(MDMA_S2_CONFIG, val)
#define bfin_read_MDMA_S2_X_COUNT()			bfin_read16(MDMA_S2_X_COUNT)
#define bfin_write_MDMA_S2_X_COUNT(val)			bfin_write16(MDMA_S2_X_COUNT, val)
#define bfin_read_MDMA_S2_X_MODIFY()			bfin_read16(MDMA_S2_X_MODIFY)
#define bfin_write_MDMA_S2_X_MODIFY(val) 		bfin_write16(MDMA_S2_X_MODIFY, val)
#define bfin_read_MDMA_S2_Y_COUNT()			bfin_read16(MDMA_S2_Y_COUNT)
#define bfin_write_MDMA_S2_Y_COUNT(val)			bfin_write16(MDMA_S2_Y_COUNT, val)
#define bfin_read_MDMA_S2_Y_MODIFY()			bfin_read16(MDMA_S2_Y_MODIFY)
#define bfin_write_MDMA_S2_Y_MODIFY(val) 		bfin_write16(MDMA_S2_Y_MODIFY, val)
#define bfin_read_MDMA_S2_CURR_DESC_PTR() 		bfin_read32(MDMA_S2_CURR_DESC_PTR)
#define bfin_write_MDMA_S2_CURR_DESC_PTR(val) 		bfin_write32(MDMA_S2_CURR_DESC_PTR, val)
#define bfin_read_MDMA_S2_CURR_ADDR() 			bfin_read32(MDMA_S2_CURR_ADDR)
#define bfin_write_MDMA_S2_CURR_ADDR(val) 		bfin_write32(MDMA_S2_CURR_ADDR, val)
#define bfin_read_MDMA_S2_IRQ_STATUS()			bfin_read16(MDMA_S2_IRQ_STATUS)
#define bfin_write_MDMA_S2_IRQ_STATUS(val)		bfin_write16(MDMA_S2_IRQ_STATUS, val)
#define bfin_read_MDMA_S2_PERIPHERAL_MAP()		bfin_read16(MDMA_S2_PERIPHERAL_MAP)
#define bfin_write_MDMA_S2_PERIPHERAL_MAP(val)		bfin_write16(MDMA_S2_PERIPHERAL_MAP, val)
#define bfin_read_MDMA_S2_CURR_X_COUNT()		bfin_read16(MDMA_S2_CURR_X_COUNT)
#define bfin_write_MDMA_S2_CURR_X_COUNT(val)		bfin_write16(MDMA_S2_CURR_X_COUNT, val)
#define bfin_read_MDMA_S2_CURR_Y_COUNT()		bfin_read16(MDMA_S2_CURR_Y_COUNT)
#define bfin_write_MDMA_S2_CURR_Y_COUNT(val)		bfin_write16(MDMA_S2_CURR_Y_COUNT, val)

/* MDMA Stream 3 Registers */

#define bfin_read_MDMA_D3_NEXT_DESC_PTR() 		bfin_read32(MDMA_D3_NEXT_DESC_PTR)
#define bfin_write_MDMA_D3_NEXT_DESC_PTR(val) 		bfin_write32(MDMA_D3_NEXT_DESC_PTR, val)
#define bfin_read_MDMA_D3_START_ADDR() 			bfin_read32(MDMA_D3_START_ADDR)
#define bfin_write_MDMA_D3_START_ADDR(val) 		bfin_write32(MDMA_D3_START_ADDR, val)
#define bfin_read_MDMA_D3_CONFIG()			bfin_read16(MDMA_D3_CONFIG)
#define bfin_write_MDMA_D3_CONFIG(val)			bfin_write16(MDMA_D3_CONFIG, val)
#define bfin_read_MDMA_D3_X_COUNT()			bfin_read16(MDMA_D3_X_COUNT)
#define bfin_write_MDMA_D3_X_COUNT(val)			bfin_write16(MDMA_D3_X_COUNT, val)
#define bfin_read_MDMA_D3_X_MODIFY()			bfin_read16(MDMA_D3_X_MODIFY)
#define bfin_write_MDMA_D3_X_MODIFY(val) 		bfin_write16(MDMA_D3_X_MODIFY, val)
#define bfin_read_MDMA_D3_Y_COUNT()			bfin_read16(MDMA_D3_Y_COUNT)
#define bfin_write_MDMA_D3_Y_COUNT(val)			bfin_write16(MDMA_D3_Y_COUNT, val)
#define bfin_read_MDMA_D3_Y_MODIFY()			bfin_read16(MDMA_D3_Y_MODIFY)
#define bfin_write_MDMA_D3_Y_MODIFY(val) 		bfin_write16(MDMA_D3_Y_MODIFY, val)
#define bfin_read_MDMA_D3_CURR_DESC_PTR() 		bfin_read32(MDMA_D3_CURR_DESC_PTR)
#define bfin_write_MDMA_D3_CURR_DESC_PTR(val) 		bfin_write32(MDMA_D3_CURR_DESC_PTR, val)
#define bfin_read_MDMA_D3_CURR_ADDR() 			bfin_read32(MDMA_D3_CURR_ADDR)
#define bfin_write_MDMA_D3_CURR_ADDR(val) 		bfin_write32(MDMA_D3_CURR_ADDR, val)
#define bfin_read_MDMA_D3_IRQ_STATUS()			bfin_read16(MDMA_D3_IRQ_STATUS)
#define bfin_write_MDMA_D3_IRQ_STATUS(val)		bfin_write16(MDMA_D3_IRQ_STATUS, val)
#define bfin_read_MDMA_D3_PERIPHERAL_MAP()		bfin_read16(MDMA_D3_PERIPHERAL_MAP)
#define bfin_write_MDMA_D3_PERIPHERAL_MAP(val)		bfin_write16(MDMA_D3_PERIPHERAL_MAP, val)
#define bfin_read_MDMA_D3_CURR_X_COUNT()		bfin_read16(MDMA_D3_CURR_X_COUNT)
#define bfin_write_MDMA_D3_CURR_X_COUNT(val)		bfin_write16(MDMA_D3_CURR_X_COUNT, val)
#define bfin_read_MDMA_D3_CURR_Y_COUNT()		bfin_read16(MDMA_D3_CURR_Y_COUNT)
#define bfin_write_MDMA_D3_CURR_Y_COUNT(val)		bfin_write16(MDMA_D3_CURR_Y_COUNT, val)
#define bfin_read_MDMA_S3_NEXT_DESC_PTR() 		bfin_read32(MDMA_S3_NEXT_DESC_PTR)
#define bfin_write_MDMA_S3_NEXT_DESC_PTR(val) 		bfin_write32(MDMA_S3_NEXT_DESC_PTR, val)
#define bfin_read_MDMA_S3_START_ADDR() 			bfin_read32(MDMA_S3_START_ADDR)
#define bfin_write_MDMA_S3_START_ADDR(val) 		bfin_write32(MDMA_S3_START_ADDR, val)
#define bfin_read_MDMA_S3_CONFIG()			bfin_read16(MDMA_S3_CONFIG)
#define bfin_write_MDMA_S3_CONFIG(val)			bfin_write16(MDMA_S3_CONFIG, val)
#define bfin_read_MDMA_S3_X_COUNT()			bfin_read16(MDMA_S3_X_COUNT)
#define bfin_write_MDMA_S3_X_COUNT(val)			bfin_write16(MDMA_S3_X_COUNT, val)
#define bfin_read_MDMA_S3_X_MODIFY()			bfin_read16(MDMA_S3_X_MODIFY)
#define bfin_write_MDMA_S3_X_MODIFY(val) 		bfin_write16(MDMA_S3_X_MODIFY, val)
#define bfin_read_MDMA_S3_Y_COUNT()			bfin_read16(MDMA_S3_Y_COUNT)
#define bfin_write_MDMA_S3_Y_COUNT(val)			bfin_write16(MDMA_S3_Y_COUNT, val)
#define bfin_read_MDMA_S3_Y_MODIFY()			bfin_read16(MDMA_S3_Y_MODIFY)
#define bfin_write_MDMA_S3_Y_MODIFY(val) 		bfin_write16(MDMA_S3_Y_MODIFY, val)
#define bfin_read_MDMA_S3_CURR_DESC_PTR() 		bfin_read32(MDMA_S3_CURR_DESC_PTR)
#define bfin_write_MDMA_S3_CURR_DESC_PTR(val) 		bfin_write32(MDMA_S3_CURR_DESC_PTR, val)
#define bfin_read_MDMA_S3_CURR_ADDR() 			bfin_read32(MDMA_S3_CURR_ADDR)
#define bfin_write_MDMA_S3_CURR_ADDR(val) 		bfin_write32(MDMA_S3_CURR_ADDR, val)
#define bfin_read_MDMA_S3_IRQ_STATUS()			bfin_read16(MDMA_S3_IRQ_STATUS)
#define bfin_write_MDMA_S3_IRQ_STATUS(val)		bfin_write16(MDMA_S3_IRQ_STATUS, val)
#define bfin_read_MDMA_S3_PERIPHERAL_MAP()		bfin_read16(MDMA_S3_PERIPHERAL_MAP)
#define bfin_write_MDMA_S3_PERIPHERAL_MAP(val)		bfin_write16(MDMA_S3_PERIPHERAL_MAP, val)
#define bfin_read_MDMA_S3_CURR_X_COUNT()		bfin_read16(MDMA_S3_CURR_X_COUNT)
#define bfin_write_MDMA_S3_CURR_X_COUNT(val)		bfin_write16(MDMA_S3_CURR_X_COUNT, val)
#define bfin_read_MDMA_S3_CURR_Y_COUNT()		bfin_read16(MDMA_S3_CURR_Y_COUNT)
#define bfin_write_MDMA_S3_CURR_Y_COUNT(val)		bfin_write16(MDMA_S3_CURR_Y_COUNT, val)

/* UART1 Registers */

#define bfin_read_UART1_DLL()			bfin_read16(UART1_DLL)
#define bfin_write_UART1_DLL(val)		bfin_write16(UART1_DLL, val)
#define bfin_read_UART1_DLH()			bfin_read16(UART1_DLH)
#define bfin_write_UART1_DLH(val)		bfin_write16(UART1_DLH, val)
#define bfin_read_UART1_GCTL()			bfin_read16(UART1_GCTL)
#define bfin_write_UART1_GCTL(val)		bfin_write16(UART1_GCTL, val)
#define bfin_read_UART1_LCR()			bfin_read16(UART1_LCR)
#define bfin_write_UART1_LCR(val)		bfin_write16(UART1_LCR, val)
#define bfin_read_UART1_MCR()			bfin_read16(UART1_MCR)
#define bfin_write_UART1_MCR(val)		bfin_write16(UART1_MCR, val)
#define bfin_read_UART1_LSR()			bfin_read16(UART1_LSR)
#define bfin_write_UART1_LSR(val)		bfin_write16(UART1_LSR, val)
#define bfin_read_UART1_MSR()			bfin_read16(UART1_MSR)
#define bfin_write_UART1_MSR(val)		bfin_write16(UART1_MSR, val)
#define bfin_read_UART1_SCR()			bfin_read16(UART1_SCR)
#define bfin_write_UART1_SCR(val)		bfin_write16(UART1_SCR, val)
#define bfin_read_UART1_IER_SET()		bfin_read16(UART1_IER_SET)
#define bfin_write_UART1_IER_SET(val)		bfin_write16(UART1_IER_SET, val)
#define bfin_read_UART1_IER_CLEAR()		bfin_read16(UART1_IER_CLEAR)
#define bfin_write_UART1_IER_CLEAR(val)		bfin_write16(UART1_IER_CLEAR, val)
#define bfin_read_UART1_THR()			bfin_read16(UART1_THR)
#define bfin_write_UART1_THR(val)		bfin_write16(UART1_THR, val)
#define bfin_read_UART1_RBR()			bfin_read16(UART1_RBR)
#define bfin_write_UART1_RBR(val)		bfin_write16(UART1_RBR, val)

/* UART2 is not defined in the shared file because it is not available on the ADSP-BF542 and ADSP-BF544 bfin_read_()rocessors */

/* SPI1 Registers */

#define bfin_read_SPI1_CTL()			bfin_read16(SPI1_CTL)
#define bfin_write_SPI1_CTL(val)		bfin_write16(SPI1_CTL, val)
#define bfin_read_yrighFLG()			 Devices CopyrighFLG008 Analog Devi*
 * Inc.
 *
 *7-20icensed*
 * CopyrighFLG007-2008 Analog Devices Inc.
 STAT* Licensed under the G

#i2 or later.
 */

#ifndef _

#in_BF54X_H
#define _CDEF_B

#i007-2008 Analog Devices Inc.
 TDBR* Licensed under the GESS 2 or later.
 */

#ifndef _ESS D_BF54X_H
#define _CDEF_BESS 007-2008 Analog Devices Inc.
 RSS DEFINITIONS COMMON TO  PLL2 or later.
 */

#ifndef _ PLL _BF54X_H
#define _CDEF_B PLL007-2008 Analog Devices Inc.
 BAUD* Licensed under the G#def2 or later.
 */

#ifndef _#defi_BF54X_H
#define _CDEF_B#defX_H

#include <asm/blackfin.h>
HADOWnclude "defBF54x_base.h_read/* ************************_read_*************************_read007-200
/* SPORT2 Registers */
08 Analog Devices Incbfin_TCR1* Licensed under thL_LOCKCNT2 or later.
 */

#ifndeL_LOCKCNT)_BF54X_H
#define _CDEL_LOCKCNT007-2008 Analog Devices IncL_LOCKCN2)
#define bfin_write_PLL_LO2KCNT(val)	bfin_write16(PLL_LOCK2NT, val)

/* Debug/MP/Emulatio2 Registers (0xFFC00014 - 0xFFC0001LKDIV* Lifine bfin_write_PLL_Let anKCNT(val)	bfin_write16(PLL_LOCet andT, val)

/* Debug/MP/Emulatiet an Registers (0xFFC00014 - 0xFFC000FS and Interrubfin_read_()t CST(vaKCNT(val)	bfin_write16(PLL_LOST(valT, val)

/* Debug/MP/EmulatST(va Registers (0xFFC00014 - 0xFFC000X* Licensed und32MP/EmulatXKCNT(val)	bfin_write16(PLL_LOXad16(SYSCR)
#defiters */

#de Registers (0xFFC00014 - 0xFFC00R)

/* SIC Registers */

#Refine bfin_read_SIC_IMASK0()	Rbfin_read32(SIC_IMASK0)
#defRne bfin_write_SIC_IMASK0(val)	bfinCNT)
#define bfin_write_PLLfin_define bfin_read_SIC_IMASK1()CKCNT, val)

/* Debug/MP/Emula	bfiine bfin_write_SIC_IMASK1(val)	bfin) */

#define bfin_read_Cite3fine bfin_read_SIC_IMASK2()		bfe bfin_write_CHIPID(val)		bfreadine bfin_write_SIC_IMASK1(val)	bfiet and Interrubfin_read_()t bfin_wrfine bfin_read_SIC_IMASK2()		b*/

#define bfin_read_SWRST()		b_ISR0()e bfin_write_SIC_IMASK0(val)	bfinST(val)		bfin_write16(SWRST,e32(SIdefine bfin_read_SIC_IMASK1()in_read16(SYSCR)
#define bfin_wrC_ISR1 Registers (0xFFC00014 - 0xFFC00

#include "defBF54x_bal)
#definKCNT(val)	bfin_write16(PLL_L**************************ne bfin_w Registers (0xFFC00014 - 0xFFC00CHNLe bfin_read_SIC_ISR2()		d_SIKCNT(val)	bfin_write16(PLL_Ld_SICite_SIC_ISR2(val)	bfin_wrid_SI Registers (0xFFC00014 - 0xFFC00MCMCT)
#dn_read_SIC_ISR2()		fine KCNT(val)	bfin_write16(PLL_Lfine bite_SIC_ISR2(val)	bfin_wrifine (SIC_ISR0 + (x << 2)), val)

#define) */
_read_SIC_IWR0()		bfin_bfin_read_SIC_IMASK(x)		bfin_C_IWR1_SIC_IWR0(val)	bfin_write32(SIine bfin_write_SIC_IMASK(x, val)	MTCS01()		bfin_reaters */

#ad32(define bfin_write_SIC_IWR1(vad32(Sin_read32(SIC_IMASK0)
#defSIC_Ine bfin_read_SIC_IWR2()		bfin_read32 bfin_read_SIC bfin_read_SICread32(SIC_IWR0)
#define bfin_fine R2, val)
#define bfin_read_SICC_IWR0, val)
#define bfin_read_SICTCSR1()		bfin_rea bfin_read_SIC#define bfin_write_SIC_IWR1(vaIC_IAR2, val)
#define bfin_read_SICine bfin_read_SIC_IWR2()		bfin_read323AR1(val)	bfin_write32(SIC_I3R1, val)
#define bfin_read_SIC_I3R2()		bfin_read32(SIC_IAR2)
#de3ne bfin_read_SIC_IWR2()		bfin_reaR32(SIC_IWR2)
#define bfin_w, vadefine bfin_write_SIC_IWR1(va, valR2, val)
#define bfin_read_, vaC_IAR3(val)	bfin_write32(SIC_IAR3, ve bfin_write_SIC_IAR0(valin_r4()		bfin_read32(SIC_IAR4)
#defie bfin_read_SIC_IAR1()		bfin_SIC_C_IAR3(val)	bfin_write32(SIC_IAR3, vIAR1(val)	bfin_write32(SI)		b4()		bfin_read32(SIC_IAR4)
#defiAR2()		bfin_read32(SIC_IAR2)
n_wrC_IAR3(val)	bfin_write32(SIC_IAR3, vite32(SIC_IAR2, val)
#defC_IA4()		bfin_read32(SIC_IAR4)
#defi2(SIC_IAR3)
#define bfin_writ7, vval)
#define bfi3_read_PLL_LOCKCNT()		bfin_read16(PLL_L3CKCNT)
#define bfin_write_P)	bfinKCNT(val)	bfin_write16(PLL)	bfin_ite_SIC_ISR2(val)	bfin_w)	bfin Registers (0xFFC00014 - 0xFFC)	bfi) */

#define bfin_read(SIC_Iine bfin_read_SIC_IAR9()		bfin_bfin_write32(SIC_IWR1, valIC_IARite_SIC_IAR9(val)	bfin_write32(SICet and Interrubfin_read_() val)
#deine bfin_read_SIC_IAR9()		bfin*/

#define bfin_read_SWRST()	ne bfin_wite_SIC_IAR9(val)	bfin_write32(SIST(val)		bfin_write16(SWRSmer Regiine bfin_read_SIC_IAR9()		bfiin_read16(SYSCR)
#define bfin_G_CTL)
#ite_SIC_IAR9(val)	bfin_write32(SI)

/* SIC Registers */
fineine bfin_read_SIC_IAR9()		bfibfin_read32(SIC_IMASK0)
#d bfiite_SIC_IAR9(val)	bfin_write32(Sn_write32(SIC_IMASK0, vafin_ine bfin_read_SIC_IAR9()		bf)		bfin_read32(SIC_IMASK1)
n_write32(WDOG_CNT, val)
#define bfinfin_write32(SIC_IAR8, val)

#define bfin_read_SIC_IMASK2(isters efine bfin_write_WDOG_CTL(e bfin_write_SIC_IMASK2(val)	bfin_val)	IAR9, val)
#define bfin_rne bfin_read_SIC_IMASK(x)		bfifine bfine bfin_write_RTC_STAT(val)	10(val)	bfin_write32(SIC_IAR10, vbfin_write32((SIC_IMASK0 + (_RTC_ISTAad16(RTC_ICTL)
#define bfin_wrfin_write_SIC_IAR11(val)	bfin_wrfine bfin_write_SIC_ISR0(val)	bfin_wr3te32(SIC_ISR0, val)
#define ad16(RTCad16(RTC_ICTL)
#define bfin_wTL)
#define bfin_write_WDOG_CTL(R1(val)	bfin_write32(SIC_ISR1, val)
3define bfin_read_SIC_ISR2()definead16(RTC_ICTL)
#define bfin_in_write_SIC_ISR2(val)	bfin_w)
#defRM()		bfin_read32(RTC_ALARM)
#ded_SIC_ISR(x)		bfin_read32(write_ad16(RTC_ICTL)
#define bfin_write_SIC_ISR(x, val)	bfin_wrgisterRM()		bfin_read32(RTC_ALARM)
#define bfin_read_SIC_IWR0()	define ad16(RTC_ICTL)
#define bfin__write_SIC_IWR0(val)	bfin_writ
#definLL()		bfin_read16(UART0_DLL)
#defineR1()		bfin_read32(SIC_rite_UAin_write16(UART0_DLL, val)
#defite_RTC_ICTL(val)	bfin_write1#define bfin_read_SIC_IWR2()		bfin_3ead32(SIC_IWR2)
#define bfiGCTL(vain_write16(UART0_DLL, val)
#dIC_IWR2, val)
#define bfin_reT0_LCR(CTL)
#define bfin_write_UART0_GCTL(ve bfin_write_SIC_IAR0(in_writval)
#define bfin_read_UART0_LCRe bfin_read_SIC_IAR1()		bfn_read1CTL)
#define bfin_write_UART0_GCTL(vIAR1(val)	bfin_write32RT0_MCRval)
#define bfin_read_UART0_LCRAR2()		bfin_read32(SIC_IAR0_LSR)
CTL)
#define bfin_write_UART0_GCTL(vite32(SIC_IAR2, val)
#
#definval)
#define bfin_read_UART0_LCR2(SIC_IAR3)
#define bfin_we bfin_CTL)
#define bfin_write_UART0_GCT, val)
#define bfin_read__read_Uin_write16(UART0_DLL, val)
#define bfin_write_SIC_IAR4(valUART0_S6(UART0_MSR, val)
#define bfin_read_te16(UART0_LCR, val)
#defd32(SIC_IAR5)
#define bfin_wriER_SET()R(val)	bfin_write16(UART0_SCR,_UART0_MCR(val)	bfin_write16(UART0)		bfin_read32(SIC_IAR6)
_IER_CL
#define bfin_write_UART0_IER_SE
#define bfin_write_UART0_LSR bfin_read_SIC_IAR7()		bfin_read326(UARTne bfin_read_UART0_MSR()	IC_IAR7(val)	bfin_write32(SIC_read_UARR(val)	bfin_write16(UART0_SCR,)		bfin_readEPPIn_read_PLL_LOCKCNT()		bfin_read16( bfin
#defUS1()		bfin_read32RT0_RBR)
#de2 or later.
 */

#ifnRT0_RBR)
#def_BF54X_H
#define _CRT0_RBR)
#de007-2008 Analog Devices IRT0_RBHCOUNinclu bfin_write_UART0_(SPI0_l)	bfin_write16(UART0_RBR, (SPI0_C* SPI0 Registers */

#def(SPI0_in_read_SPI0_CTL()		bfin_read16(DELAYCTL)
#define bfin_write bfin_CTL(val)	bfin_write16(SPI0_ bfin_al)
#define bfin_read_SPI0 bfinin_read_SPI0_CTL()		bfin_read16VSPI0_CTL)
#define bfin_writI0_STAl)	bfin_write16(UART0_RBR, I0_STAT* SPI0 Registers */

#defI0_STAPI0_STAT)
#define bfin_write_SPI bfin_write_SPI0_FLG(val)	bbfin_wT, val)
#define bfin_read_SP bfin_read_SPI0_STAT()		bfin_refin_rein_read_SPI0_CTL()		bfin_read16FRAME* Licensed under ite16(SPI0_l)	bfin_write16(UART0_RBR, SPI0_R* SPI0 Registers */

#defSPI0_in_read_SPI0_CTL()		bfin_read16LIN_RDBR, val)
#define bfin vall)	bfin_write16(UART0_RBR,  val)* SPI0 Registers */

#def valin_read_SPI0_CTL()		bfin_read16l)
#define bfin_read_S_SHADOW, vall)	bfin_write16(UART0_RBR, l)	bfin_write16(RTC_ISTAT,ot defined iOW(val)	bfin_write16(SPI0_SHADOWONTROIC_ISval)	bfin_wrDSP-BF542 pro of 3 registers are not defi42 procin_read32(SIC_IMASK*/

/* SPORT0te_SPI0_RDBR(val)	bfin_write16(SS1W_HBocessor */

/* Two Wiren the AD_SPI0_BAUD()		bfin_read16(SP the ADSis not defined in the shaT1 Regise because it is not available on tP_AVPDSP-BF542 and ADSP-BF544 bdefineead_()rocessors */

/* SPORT1 define ers */

#define bfin_read_SPdefinee because it is not available on 2W_LVBSP-BF542 and ADSP-BF544 e_SPORead_()rocessors */

/* SPORT1e_SPORTers */

#define bfin_read_Se_SPOR16(SPORT1_TCR2)
#define bfin_writeP_LAVFT1_TCR2(val)	bfin_write16TCLKDIT1_TCR2, val)
#define bfin_reaTCLKDIVT1_TCLKDIV()	bfin_read16(SPOTCLKDIOW(val)	bfin_write16(SPI0_SHADOW,IP

/* SIC Register_TFSDIV(va of 3 registers are not definIP is not defined in the sharLIPval)
#definCAN Controller 0_wrifig 1_read_PLL_LOCKCNT()		bfin_read16(CAN0_ne bfin_read_SIC_IWine bfin2 or later.
 */

#ifnine bfin__BF54_H
#define _Cine bfin007-2008 Analog Devices Iine bfDn_read_SPORT1_RX()		bfiD_read32(SPORT1_RX)
#define bDin_write_SPORT1_RX(val)	bfDn_write32(SPORT1_RX, val)
#defiTRT()	bfin_read16X(val)	b, varead32(SPORT1_RX)
#define , val_write_SPORT1_RX(val)	b, va(val)	bfin_write16(SPORT1_RCR1, NT)
#ddefine bfin_read_SPefine bfin_read_SIC_IAR6(SPORT1_RCR2)
#define bfin_write_Swrite_SIC_IAR9(val)	bfin_wrwrite_A_RCR2, val)
#define bfiART1_RCR2()		bfin_read16(SPORAd16(SPORT1_RCLKDIV)
#definAORT1_RCR2(val)	bfin_write16(SPOAfin_write16(SPORT1_RCLKAIV, val)
#define bfin_read_S_SPO_write_SPORT1_RX(val)	bAPORT1_RFSDIV)
#define bfin_writeRMP_RCR2, val)
#define bfefinead_SPORT1_RCLKDIV()	bfin_efine_write_SPORT1_RX(val)	befin)		bfin_read16(SPORT1_STAT)
#defLne bfin_write_SPORT1_STAL(val)	bfin_write16(SPORT1_STAL, val)
#define bfin_read_SPLn_write32(SPORT1_RX, val)
#definBTIF_RCR2, val)
#define bf(SPORTread32(SPORT1_RX)
#define bSPORT1_write_SPORT1_RX(val)	bfSPORTead_SPORT1_MCMC1()	bfin_read16(SRORT1_MCMC1)
#define bfin_w6(SP_SPORT1_MCMC1(val)	bfin_writ6(SPOPORT1_MCMC1, val)
#define6(SPead_SPORT1_MCMC1()	bfin_read16(SIMT1_MCMC1)
#define bfin_wIMrite_SPORT1_MCMC2(val)	bfin_wad32PORT1_MCMC1, val)
#defineIMRT1_CHNL()		bfin_read16(SPORT1_CFHne bfin_write_SPORT1_STFH(val)	bfin_write16(SPORT1_ST	bfival)
#define bfin_read_SFH bfin_read_SPORT1_MTCS0()	bfin_OPSval)
#define bfin_read_ORT1_ead_SPORT1_RCLKDIV()	bfin_ORT1_M_write_SPORT1_RX(val)	bORT1_)
#define bfin_write_SPORT1_TX(val)n_read_PLL_LOCKCNT()		bfin_read16(ine bfiR1()		bfin_read32MTCS3)
#read32(SPORT1_RX)
#define bfte_RTC_e_SPORT1_RX(val)	bfil)	bfin_write16(UART0_LSR,RT1_RCR#define bfin_write_SPORD1_MTCS3(val)	bfin_write32(SPDRT1_MTCS3, val)
#define bfDn_read_SPORT1_MRCS0()	bfin_readTRCR, val)
#definin_write_SP1_MTCS3(val)	bfin_write32(SCS1()CR2)
#define bfin_write_SPal)
#define bfin_read_SPORT1_MRCS bfin_, val)
#define bfin_S1)
#define bfin_write_SPORT1ite_RTC_RT1_RCLKDIV)
#define al)
#define bfin_read_SPORT1_MRCAPORT1_MRCS2()	bfin_readAS1)
#define bfin_write_SPORTAMRCS1(val)	bfin_write32(SPAn_read_SPORT1_MRCS0()	bfin_readAe bfin_read_SPORT1_MRCSA()	bfin_read32(SPORT1_MRCS3)CS3,ine bfin_read_SPORT1_STATn_read_SPORT1_MRCS0()	bfin_readRMPPORT1_MRCS2()	bfin_rea
#deval)	bfin_write16(SPORT1_STAT
#define bfin_read_EBIU_AAMGCT1_CHNL()		bfin_read16(SPORT1_CHNefine bfin_write_EBIU_AMLCTL(val)	bfin_write16(EBIU_AMLCTL, val)
#define bfin_readLEBIU_AMBCTL0()	bfin_read32(EBIUne bfPORT1_MRCS2()	bfin_rearead32_SPORT1_MCMC1(val)	bfin_write16
#define bfin_read_EBIU_Afin_wrn_read_SPORT1_MCMC2()	bfin_read16(S2(EBIU_AMBCTL1)
#define _reaite_SPORT1_MCMC2(val)	bfin_writrite32(EBIU_AMBCTL1, val)
#in_wbfin_read_SPORT1_MTCS0()	bfin_read2(EBIU_AMBCTL1)
#define IMfin_write_EBIU_MBSCTL(val)	bf_reawrite32(SPORT1_MTCS0, val)
EBIU_AMBCTL0()	bfin_read32(EBIU_FHefine bfin_write_EBIU_AFHCTL(val)	bfin_write16(EBIU_A		bfval)	bfin_write32(SPORT1_Mine bfin_read_EBIU_ARBSTAT()	bfORT1PORT1_MRCS2()	bfin_rea)		bf_MTCS2)
#define bfin_write_SPO)	bfin_write32(EBIU_MODE,l)	bf)
#define bfin_write_SPORT1_Tlock/Interru Devices I()t/Cou#defPORT1_MTCS3()	bfin_read32(SPORT1_MTCS3CLOCKORT1_MRCS2()	bfin_reae bfiead_SPORT1_RCLKDIV()	bfin_e bfine_SPORT1_MRCS2(val)	bfie bfifin_write_SPORT1_RCLKDIV(val)	bIMIN * Liin_read32(SPORT1_M#defiead_SPORT1_RCLKDIV()	bfin_r#define_SPORT1_MRCS2(val)	bfin#defi_read_SPORT1_MRCS0()	bfin_readDEBUine bfin_write_EBIU_DDL2)
#ead_SPORT1_RCLKDIV()	bfin_L2)
#de_SPORT1_MRCS2(val)	bfiL2)
#_read_SPORT1_MRCS0()	bfin_readR)
#define bfin_write_2(EBIU_DDRCead_SPORT1_RCLKDIV()	bfin_val)

/* SPIe_SPORT1_RX(val)	bine bfin_read_SPI0_CTL()		bfin_EBIU_DECn_write_EBIU_DDRCTL0(vECbfin_write32(EBIU_DDRCTL0, EC
#define bfin_read_EBIU_DECad_EBIU_DDRQUE()		bfin_read32(GICTL3)
#define bfin_wriGIIU_DDRCTL3(val)	bfin_write3bfinDDRCTL3, val)
#define bGIead_EBIU_DDRQUE()		bfin_read32(GIMn_read32(EBIU_ERRADD)
#Mefine bfin_write_EBIU_ERRADDMval) 	bfin_write32(EBIU_ERMADD, val)
#define bfin_read_EBIUIV(val)	bfin_w32(EBIU_ERKDIV, val)
#define bfifine bfinal) 	bfin_write32(EBIU_ER
#define bfin_write_SPORT1EBIU_D42 procesite_EBIU_DDRCTL0(vInterface Registers (TWI0) TL, val)

/* #define bfin_read_EBIU_Ded file because it is not availine bINT DEFIad_EBIU_RSTCTL()	_EBInt Registers */

#define b_EBIUDDRCTL3, val)
#define b_EBIbfin_read_EBIU_AMBCTL1()	bfin_reafine U_AMBCTL1)
#define bl)		bfin_write16(PLL_Define bfinte32(EBIU_AMBCTL1, val)
#dbfin_read16(VR_CTL)
#definine bEWIU_DDRBRC0(val)	bfin_wEWe32(EBIU_DDRBRC0, val)
#defC2)
DDRCTL3, val)
#define bEWin_read32(EBIU_DDRBRC1)
#defineES)
#define bfin_write_EBSU_DDRBRC2(val)	bfin_write32(SBIU_DDRBRC2, val)
#define Sin_read32(EBIU_DDRBRC1)
#defineUCC0_CTL)
#define bfiIU_DDRBRC4	bfin_write32(EBIU_DDRBRC1RBRC4(DDRCTL3, val)
#define bRBRC4val)
#define bfin_read_EBIU_DDRBRIU_DDRQUE)
#define bfiEBIU4)
#define bfin_write_EBIU_DRrite32(EBIU_DDRQUE, val)
riteval)
#define bfin_read_EBIU_DDRBRCin_read_EBIU_RSTCTL()	 bfin4)
#define bfin_write_EBIU_DDRne bfin_write_EBIU_RSTCTLne bf)
#define bfin_write_SPORT1_Accee bfin_read_EancePORT1_MTCS3()	bfin_read32(SPORT1_MTCS3AM00ocessor */

/*ynchronou
#deMemory Control Registers */
#define bfin_read_SPORT1_STA
#deS3(val)	bfin_write32(SPORT1_MRCM00Hfine bfin_write_EBIU_DDRBHC7(val)	bfin_write32(EBIU_DDRBHC7, val)
#define bfin_read_EHIU_DDRBWC0()	bfin_read32(EBIU_DDR1efine bfin_write_EBIU_DDR1RC7(val)	bfin_write32(EBIU_DDR1RC7, val)
#define bfin_read_1BIU_DDRBWC0()	bfin_read32(EBIU_DDR1WC0)
#define bfin_write_E1IU_DDRBWC0(val)	bfin_write32(E1IU_DDRBWC0, val)
#define bfi1_read_EBIU_DDRBWC1()	bfin_read32(E2efine bfin_write_EBIU_DDR2RC7(val)	bfin_write32(EBIU_DDR2RC7, val)
#define bfin_read_2BIU_DDRBWC0()	bfin_read32(EBIU_DDR2WC0)
#define bfin_write_E2IU_DDRBWC0(val)	bfin_write32(E2IU_DDRBWC0, val)
#define bfi2_read_EBIU_DDRBWC1()	bfin_read32(E3efine bfin_write_EBIU_DDR3RC7(val)	bfin_write32(EBIU_DDR3RC7, val)
#define bfin_read_3BIU_DDRBWC0()	bfin_read32(EBIU_DDR3WC0)
#define bfin_write_E3IU_DDRBWC0(val)	bfin_write32(E3IU_DDRBWC0, val)
#define bfi3_read_EBIU_DDRBWC1()	bfin_read32(E4efine bfin_write_EBIU_DDR4RC7(val)	bfin_write32(EBIU_DDR4RC7, val)
#define bfin_read_4BIU_DDRBWC0()	bfin_read32(EBIU_DDR4WC0)
#define bfin_write_E4IU_DDRBWC0(val)	bfin_write32(E4IU_DDRBWC0, val)
#define bfi4_read_EBIU_DDRBWC1()	bfin_read32(E5efine bfin_write_EBIU_DDR5RC7(val)	bfin_write32(EBIU_DDR5RC7, val)
#define bfin_read_5BIU_DDRBWC0()	bfin_read32(EBIU_DDR5WC0)
#define bfin_write_E5IU_DDRBWC0(val)	bfin_write32(E5IU_DDRBWC0, val)
#define bfi5_read_EBIU_DDRBWC1()	bfin_read32(E6efine bfin_write_EBIU_DDR6RC7(val)	bfin_write32(EBIU_DDR6RC7, val)
#define bfin_read_6BIU_DDRBWC0()	bfin_read32(EBIU_DDR6WC0)
#define bfin_write_E6IU_DDRBWC0(val)	bfin_write32(E6IU_DDRBWC0, val)
#define bfi6_read_EBIU_DDRBWC1()	bfin_read32(E7efine bfin_write_EBIU_DDR7RC7(val)	bfin_write32(EBIU_DDR7RC7, val)
#define bfin_read_7BIU_DDRBWC0()	bfin_read32(EBIU_DDR7WC0)
#define bfin_write_E7IU_DDRBWC0(val)	bfin_write32(E7IU_DDRBWC0, val)
#define bfi7_read_EBIU_DDRBWC1()	bfin_read32(E8efine bfin_write_EBIU_DDR8RC7(val)	bfin_write32(EBIU_DDR8RC7, val)
#define bfin_read_8BIU_DDRBWC0()	bfin_read32(EBIU_DDR8WC0)
#define bfin_write_E8IU_DDRBWC0(val)	bfin_write32(E8IU_DDRBWC0, val)
#define bfi8_read_EBIU_DDRBWC1()	bfin_read32(E9efine bfin_write_EBIU_DDR9RC7(val)	bfin_write32(EBIU_DDR9RC7, val)
#define bfin_read_9BIU_DDRBWC0()	bfin_read32(EBIU_DDR9WC0)
#define bfin_write_E9IU_DDRBWC0(val)	bfin_write32(E9IU_DDRBWC0, val)
#define bfi9_read_EBIU_DDRBWC1()	bfin_read32(1define bfin_write_EBIU_DD1BRC7(val)	bfin_write32(EBIU_DDread7, val)
#define bfin_read1EBIU_DDRBWC0()	bfin_read32(EBIU_DD1BWC0)
#define bfin_write_1BIU_DDRBWC0(val)	bfin_write32(efinwrite16(DMAC0_TCCNT, val)

ne bfin_read_DMAC0_TCCNT()		bfin_rBIU_DDRBWC1)
#define bfin1write_EBIU_DDRBWC1(val)	bfin_writewrite16(DMAC0_TCCNT, val)
ine bfin_read_EBIU_DDRBWC2()	bfin_1ead32(EBIU_DDRBWC2)
#defi1e bfin_write_EBIU_DDRBWC2(val)0_STADDR() 		bfin_read32(DMA0_Sne bfin_read_DMAC0_TCCNT()		bfin_r	bfin_read32(EBIU_DDRBWC31
#define bfin_write_EBIU_DDRBWbfinwrite16(DMAC0_TCCNT, val)
WC3, val)
#define bfin_read_EBIU_D1RBWC4()	bfin_read32(EBIU_1DRBWC4)
#define bfin_write_EBIdefidefine bfin_read_DMA0_X_COUne bfin_read_DMAC0_TCCNT()		bfin_rEBIU_DDRBWC5()	bfin_read31(EBIU_DDRBWC5)
#define bfin_wrX_MOwrite16(DMAC0_TCCNT, val)
te32(EBIU_DDRBWC5, val)
#define bf1n_read_EBIU_DDRBWC6()	bfi1_read32(EBIU_DDRBWC6)
#define _rea6(DMA0_X_MODIFY, val)
#define bfin_read_DMAC0_TCCNT()		bfin_rine bfin_read_EBIU_DDRBWC1()	bfin_read32(EBIU_DDRBWC7)
#FY()write16(DMAC0_TCCNT, val)
(val)	bfin_write32(EBIU_DDRBWC7, v1l)
#define bfin_read_EBIU1DDRACCT()	bfin_read32(EBIU_DDRad_DDIFY(val) 		bfin_write16(DMne bfin_read_DMAC0_TCCNT()		bfin_rCCT, val)
#define bfin_re1d_EBIU_DDRTACT()	bfin_read32(EURR_write16(DMAC0_TCCNT, val)
e_EBIU_DDRTACT(val)	bfin_write32(E1IU_DDRTACT, val)
#define 1fin_read_EBIU_DDRARCT()	bfin_r) 		read32(DMA0_CURR_ADDR)
#def_read_EBe32(EBIU_DDRBRC6, val)
#define bfin_read_EBIU_DDRBRC7()	bfin_read32(EBIU_DDRBRC7)
1te32(EBIU_DDRARCT, val)
#1efine bfin_read_EBIU_DDRGC0()	)
#dwrite16(DMAC0_TCCNT, val)
ine bfin_write_EBIU_DDRGC0(val)	bf1n_write32(EBIU_DDRGC0, va1)
#define bfin_read_EBIU_DDRGCfin_ERIPHERAL_MAP)
#define bfinne bfin_read_DMAC0_TCCNT()		bfin_r	bfin_write32(EBIU_DDRGC11 val)
#define bfin_read_EBIU_Dwritwrite16(DMAC0_TCCNT, val)
C2)
#define bfin_write_EBIU_DDRGC21val)	bfin_write32(EBIU_DD1GC2, val)
#define bfin_read_EB_CURval)
#define bfin_read_DMA0ne bfin_read_DMAC0_TCCNT()		bfin_rGC3(val)	bfin_write32(EBI1_DDRGC3, val)
#define bfin_rea */
write16(DMAC0_TCCNT, val)
BIU_DDRMCEN)
#define bfin_write_EB1U_DDRMCEN(val)	bfin_write12(EBIU_DDRMCEN, val)
#define b	bfi1_NEXT_DESC_PTR)
#define bfne bfin_read_DMAC0_TCCNT()		bfin_rite_EBIU_DDRMCCL(val)	bfi1_write32(EBIU_DDRMCCL, val)

/ite_write16(DMAC0_TCCNT, val)
bfin_read_DMAC0_TCPER()		bfin_read16(DMAC0_TCPER)
#define bf1n_write_DMAC0_TCPER(val)	bfin_defi#define bfin_read_DMA1_CONF_read_EBIU_DDRBWC1()	bfin_read32(2define bfin_write_EBIU_DD2BRC7(val)	bfin_write32(EBIU_DDOUNT7, val)
#define bfin_read2EBIU_DDRBWC0()	bfin_read32(EBIU_DD2BWC0)
#define bfin_write_2BIU_DDRBWC0(val)	bfin_write32(6(DM_X_COUNT, val)
#define bfin1_X_COUNT()		bfin_read16(DMA1_X_COBIU_DDRBWC1)
#define bfin2write_EBIU_DDRBWC1(val)	bfin_w)		b_X_COUNT, val)
#define bfiine bfin_read_EBIU_DDRBWC2()	bfin_2ead32(EBIU_DDRBWC2)
#defi2e bfin_write_EBIU_DDRBWC2(val)_Y_Mval)		bfin_write16(DMA1_Y_C1_X_COUNT()		bfin_read16(DMA1_X_CO	bfin_read32(EBIU_DDRBWC32
#define bfin_write_EBIU_DDRBWbfin_X_COUNT, val)
#define bfiWC3, val)
#define bfin_read_EBIU_D2RBWC4()	bfin_read32(EBIU_2DRBWC4)
#define bfin_write_EBI(DMATR)
#define bfin_write_DMA11_X_COUNT()		bfin_read16(DMA1_X_COEBIU_DDRBWC5()	bfin_read32(EBIU_DDRBWC5)
#define bfin_wrDDR(_X_COUNT, val)
#define bfite32(EBIU_DDRBWC5, val)
#define bf2n_read_EBIU_DDRBWC6()	bfi2_read32(EBIU_DDRBWC6)
#define in_wd_DMA1_IRQ_STATUS()		bfin_r1_X_COUNT()		bfin_read16(DMA1_X_COine bfin_read_EBIU_DDRBWC2()	bfin_read32(EBIU_DDRBWC7)
#A1_P_X_COUNT, val)
#define bfi(val)	bfin_write32(EBIU_DDRBWC7, v2l)
#define bfin_read_EBIU2DDRACCT()	bfin_read32(EBIU_DDRMA1_)	bfin_write16(DMA1_PERIPHE1_X_COUNT()		bfin_read16(DMA1_X_COCCT, val)
#define bfin_re2d_EBIU_DDRTACT()	bfin_read32(ENT, _X_COUNT, val)
#define bfie_EBIU_DDRTACT(val)	bfin_write32(E2IU_DDRTACT, val)
#define 2fin_read_EBIU_DDRARCT()	bfin_rbfinMA1_CURR_Y_COUNT)
#define b1_X_COUNT()		bfin_read16(DMA1_X_COte32(EBIU_DDRARCT, val)
#2efine bfin_read_EBIU_DDRGC0()	(DMA_X_COUNT, val)
#define bfiine bfin_write_EBIU_DDRGC0(val)	bf2n_write32(EBIU_DDRGC0, va2)
#define bfin_read_EBIU_DDRGCDMA2l) 	bfin_write32(DMA2_NEXT_1_X_COUNT()		bfin_read16(DMA1_X_CO	bfin_write32(EBIU_DDRGC12 val)
#define bfin_read_EBIU_Dal)
_X_COUNT, val)
#define bfiC2)
#define bfin_write_EBIU_DDRGC22val)	bfin_write32(EBIU_DD2GC2, val)
#define bfin_read_EBFIG,)
#define bfin_write_DMA2_C1_X_COUNT()		bfin_read16(DMA1_X_COGC3(val)	bfin_write32(EBI2_DDRGC3, val)
#define bfin_reaDMA2_X_COUNT, val)
#define bfiBIU_DDRMCEN)
#define bfin_write_EB2U_DDRMCEN(val)	bfin_write22(EBIU_DDRMCEN, val)
#define bbfinad16(DMA2_X_MODIFY)
#define1_X_COUNT()		bfin_read16(DMA1_X_COite_EBIU_DDRMCCL(val)	bfi2_write32(EBIU_DDRMCCL, val)

/UNT(_X_COUNT, val)
#define bfibfin_read_DMAC0_TCPER()		bfin_read26(DMAC0_TCPER)
#define bf2n_write_DMAC0_TCPER(val)	bfin_e_DMMA2_Y_MODIFY()		bfin_read16_read_EBIU_DDRBWC1()	bfin_read32(3define bfin_write_EBIU_DD3BRC7(val)	bfin_write32(EBIU_DDSC_P7, val)
#define bfin_read3EBIU_DDRBWC0()	bfin_read32(EBIU_DD3BWC0)
#define bfin_write_3BIU_DDRBWC0(val)	bfin_write32(R() e32(DMA2_CURR_DESC_PTR, val_PTR() 		bfin_read32(DMA2_CURR_DESBIU_DDRBWC1)
#define bfin3write_EBIU_DDRBWC1(val)	bfin_w_reae32(DMA2_CURR_DESC_PTR, vaine bfin_read_EBIU_DDRBWC2()	bfin_3ead32(EBIU_DDRBWC2)
#defi3e bfin_write_EBIU_DDRBWC2(val)US,  bfin_write_DMA2_IRQ_STATUSMA0_IRQ_STATUS)
#define bfin_Mailbox DataPORT1_MTCS3()	bfin_read32(SPORT1_MTCS3)B00_DATA(SIC_IWR2)
#deL1, val)
#fine bfi	bfin_write32(EBIU_DDRBRC1, fine bfin_BF54X_H
#define _Cal)
#define bfibfin_read_EBIU_AMBCTL1()	bfin_refine bfT1_MCMC1)
#define bfin_wal)
#defn_read16(DMA2_CURR_X_COUNT)
#defineefine bfin_write_RTC_CURR_Y_COUNT)
#fin_write16(DMA2_CURR_X_COUNT, val)
#de2(EBIU_AMBCTL1)
#define OUNT, van_read16(DMA2_CURR_X_COUNT)
#definete_RTC_ICTL(val)	bfin_DMA3_NEXT_DESCfin_write16(DMA2_CURR_X_COUNT, val)
#deite32(SIC_IAR2d32(DMA3_NEXT_DESin_read16(UART0_MSR)
#DMA3_NEXT_DESC_PPTR() 		bfin_read32(DMA3_NEXT_DES16(UART0_MSR, val)
#defineal)
#definLENGTWC0)
#define bfin_write_DMA3_START_DESC_PTR, val)
#define bfin_r3_STARTte32(EBIU_AMBCTL1, val)
#_read_DMA_START_ADDR)
#define bfin_write_DMATIMESTAMal)	bval) 	bfin_write32(DMAal)		bfinT_DESC_PTR, val)
#define bfin_ral)		bfin__CONFIG()			bfin_read16(DMA3al)		bfin_START_ADDR)
#define bfin_write_DMAIDin_read_DMA2_CURR_X_COUNT()IDin_read16(DMA2_CURR_X_COUNT)
#deNT, PTR() 		bfin_read32(DMA3_NEXTIDbfin_write16(DMA2_CURR_X_COUNT, val)Ie bfin_read_SPORT1_RCR1(_MODIFYX_MODIFY()		bfin_read16(DMA3_X_MO#define bfin_write_DMA2_CURR_Y_IR1(val)	bfin_write16(SPORT1_RCR1MB01ne bfin_read_DMA2_CURR_X_COUNTT, val)T_DESC_PTR, val)
#define bfinT, val)
PTR() 		bfin_read32(DMA3_NET, val)NT(val)		bfin_write16(DMA3_Y_COUNT, valY, val)
#define bfin_read
#definY()		bfin_read16(DMA3_Y_MODIFY)
#de#define bfin_write_DMA2_CURR_C_PTR)
NT(val)		bfin_write16(DMA3_Y_COUNT, valal)

/* DMA Channel 3 RegESC_PTRY()		bfin_read16(DMA3_Y_MODIFY)
#deC_PTR() 		bfin_read32(DMA3_NE_CURR_ANT(val)		bfin_write16(DMA3_Y_COUNT, val_PTR(val) 	bfin_write32(D_ADDR, Y()		bfin_read16(DMA3_Y_MODIFY)
#deDMA3_START_ADDR() 		bfin_readRQ_STATNT(val)		bfin_write16(DMA3_Y_COUNT,3_START_ADDR(val) 	bfin_write3TATUS, vY()		bfin_read16(DMA3_Y_MODIFY)ad_DMA3_CONFIG()			bfin_read16(DM_PERIPHENT(val)		bfin_write16(DMA3_Y_COUNT,al)		bfin_write16(DMA3_CONFIG, vaA3_PERIPHERY()		bfin_read16(DMA3_Y_MODIFY)read16(DMA3_X_COUNT)
#define bfin_wrDMA3_CURR_XNT(val)		bfin_write16(DMA3_Y_COUNT,NT, val)
#define bfin_read_R_X_CY()		bfin_read16(DMA3_Y_MODIFY)MODIFY)
#define bfin_write_DMA3d16(D_COUNT(val)	bfin_write16(DMA3_CURR_X_ne bfin_read_DMA3_CURR_DESCMA3_Y_COUNT()		bfin_read16(DMA3_rite16A3_CURR_Y_COUNT)
#define bfin_wPTR(val) 	bfin_write32(DMA3_CURR_D2ne bfin_read_DMA2_CURR_X_COUNT)
#defiT_DESC_PTR, val)
#define bfin)
#definPTR() 		bfin_read32(DMA3_NE)
#defi 		bfin_read32(DMA4_NEXT_DESC_PTR)
#defY, val)
#define bfin_readRT_ADDRR(val) 	bfin_write32(DMA4_NEXT_DESCine bfin_read_DMA4_NEXT_DESC__START_ 		bfin_read32(DMA4_NEXT_DESC_PTR)
#defal)

/* DMA Channel 3 Reg)
#defiR(val) 	bfin_write32(DMA4_NEXT_DESCC_PTR() 		bfin_read32(DMA3_NEl)
#def 		bfin_read32(DMA4_NEXT_DESC_PTR)
#def_PTR(val) 	bfin_write32(D_write_R(val) 	bfin_write32(DMA4_NEXT_DESCDMA3_START_ADDR() 		bfin_readfin_rea 		bfin_read32(DMA4_NEXT_DESC_PTR)
3_START_ADDR(val) 	bfin_write34_X_MODIR(val) 	bfin_write32(DMA4_NEXT_ad_DMA3_CONFIG()			bfin_read16(DMDMA4_Y_C 		bfin_read32(DMA4_NEXT_DESC_PTR)
al)		bfin_write16(DMA3_CONFIG, val)		bfin_wrR(val) 	bfin_write32(DMA4_NEXT_read16(DMA3_X_COUNT)
#define bfin_wr_read16(DMA 		bfin_read32(DMA4_NEXT_DESC_PTR)
NT, val)
#define bfin_read__MODIR(val) 	bfin_write32(DMA4_NEXT_MODIFY)
#define bfin_write_DMA3d32(DMODIFY(val) 		bfin_write16(DMA4_Y_MODR)
#define bfin_write_DMA4_MA3_Y_COUNT()		bfin_read16(DMA3_n_writA4_CURR_DESC_PTR)
#define bfin_CONFIG()			bfin_read16(DMA4_CONFIG3ne bfin_read_DMA2_CURR_X_COUNTval) 		T_DESC_PTR, val)
#define bfinval) 		bPTR() 		bfin_read32(DMA3_NEval) 		define bfin_write_DMA4_CURR_ADDR(val) 	Y, val)
#define bfin_readval)		bl)
#define bfin_read_DMA4_IRQ_STATU() 		bfin_read32(DMA4_CURR_ADIPHERALdefine bfin_write_DMA4_CURR_ADDR(val) 	al)

/* DMA Channel 3 RegIPHERALl)
#define bfin_read_DMA4_IRQ_STATUC_PTR() 		bfin_read32(DMA3_NEn_read_define bfin_write_DMA4_CURR_ADDR(val) 	_PTR(val) 	bfin_write32(Dte_DMA4l)
#define bfin_read_DMA4_IRQ_STATUDMA3_START_ADDR() 		bfin_readine bfidefine bfin_write_DMA4_CURR_ADDR(va3_START_ADDR(val) 	bfin_write3fin_writl)
#define bfin_read_DMA4_IRQ_Sad_DMA3_CONFIG()			bfin_read16(DM

/* DMAdefine bfin_write_DMA4_CURR_ADDR(vaal)		bfin_write16(DMA3_CONFIG, vain_read32(Dl)
#define bfin_read_DMA4_IRQ_Sread16(DMA3_X_COUNT)
#define bfin_wrfin_write32define bfin_write_DMA4_CURR_ADDR(vaNT, val)
#define bfin_read_ad32(l)
#define bfin_read_DMA4_IRQ_SMODIFY)
#define bfin_write_DMA3bfin__read_DMA5_START_ADDR() 		bfin_read32bfin_write16(DMA4_IRQ_STATUMA3_Y_COUNT()		bfin_read16(DMA3_in_rearite32(DMA5_START_ADDR, val)
#dL_MAP)
#define bfin_write_DMA4_PER4ne bfin_read_DMA2_CURR_X_COUNT16(DMA5T_DESC_PTR, val)
#define bfin16(DMA5_PTR() 		bfin_read32(DMA3_NE16(DMA5in_read_DMA5_X_COUNT()		bfin_read16(DMAY, val)
#define bfin_readODIFY)
A5_X_COUNT(val)		bfin_write16(DMA5_ite16(DMA5_CONFIG, val)
#defiMODIFY,in_read_DMA5_X_COUNT()		bfin_read16(DMAal)

/* DMA Channel 3 Regefine bA5_X_COUNT(val)		bfin_write16(DMA5_C_PTR() 		bfin_read32(DMA3_NE
#definin_read_DMA5_X_COUNT()		bfin_read16(DMA_PTR(val) 	bfin_write32(D_write_A5_X_COUNT(val)		bfin_write16(DMA5_DMA3_START_ADDR() 		bfin_reade bfin_in_read_DMA5_X_COUNT()		bfin_read163_START_ADDR(val) 	bfin_write3bfin_wriA5_X_COUNT(val)		bfin_write16(Dad_DMA3_CONFIG()			bfin_read16(DMval)
#dein_read_DMA5_X_COUNT()		bfin_read16al)		bfin_write16(DMA3_CONFIG, vae bfin_writA5_X_COUNT(val)		bfin_write16(Dread16(DMA3_X_COUNT)
#define bfin_wre bfin_readin_read_DMA5_X_COUNT()		bfin_read16NT, val)
#define bfin_read_5_IRQA5_X_COUNT(val)		bfin_write16(DMODIFY)
#define bfin_write_DMA3fin_rRQ_STATUS)
#define bfin_write_DMA5_IR
#define bfin_write_DMA5_X_MA3_Y_COUNT()		bfin_read16(DMA3_e bfinad_DMA5_PERIPHERAL_MAP()		bfin_NT()		bfin_read16(DMA5_Y_COUNT)
#d5ne bfin_read_DMA2_CURR_X_COUNTURR_X_CT_DESC_PTR, val)
#define bfinURR_X_COPTR() 		bfin_read32(DMA3_NEURR_X_CURR_X_COUNT()		bfin_read16(DMA5_CURR_X_Y, val)
#define bfin_read(DMA5_CURR_X_COUNT(val)	bfin_write16(DMA5_MAP, val)
#define bfin_read_Dwrite16URR_X_COUNT()		bfin_read16(DMA5_CURR_X_al)

/* DMA Channel 3 Regn_read_URR_X_COUNT(val)	bfin_write16(DMA5_C_PTR() 		bfin_read32(DMA3_NEne bfinURR_X_COUNT()		bfin_read16(DMA5_CURR_X__PTR(val) 	bfin_write32(D)
#defiURR_X_COUNT(val)	bfin_write16(DMA5_DMA3_START_ADDR() 		bfin_read)
#defiURR_X_COUNT()		bfin_read16(DMA5_CUR3_START_ADDR(val) 	bfin_write3l)
#defiURR_X_COUNT(val)	bfin_write16(Dad_DMA3_CONFIG()			bfin_read16(DM bfin_wrURR_X_COUNT()		bfin_read16(DMA5_CURal)		bfin_write16(DMA3_CONFIG, vaad_DMA6_X_CURR_X_COUNT(val)	bfin_write16(Dread16(DMA3_X_COUNT)
#define bfin_wrT(val)		bfiURR_X_COUNT()		bfin_read16(DMA5_CURNT, val)
#define bfin_read_ad16(URR_X_COUNT(val)	bfin_write16(DMODIFY)
#define bfin_write_DMA3n_wrifin_read_DMA6_X_MODIFY()		bfin_read16CURR_Y_COUNT)
#define bfin_MA3_Y_COUNT()		bfin_read16(DMA3_ad16(De16(DMA6_X_MODIFY, val)
#definehannel 6 Registers */

#define bfi6ne bfin_read_DMA2_CURR_X_COUNT6(DMA6_T_DESC_PTR, val)
#define bfin6(DMA6_YPTR() 		bfin_read32(DMA3_NE6(DMA6__read_DMA6_Y_MODIFY()		bfin_read16(DMA6Y, val)
#define bfin_read(DMA6_CA6_Y_MODIFY(val) 		bfin_write16(DMA16(DMA6_Y_COUNT, val)
#definein_writ_read_DMA6_Y_MODIFY()		bfin_read16(DMA6al)

/* DMA Channel 3 Regin_readA6_Y_MODIFY(val) 		bfin_write16(DMAC_PTR() 		bfin_read32(DMA3_NEbfin_wr_read_DMA6_Y_MODIFY()		bfin_read16(DMA6_PTR(val) 	bfin_write32(D_read16A6_Y_MODIFY(val) 		bfin_write16(DMADMA3_START_ADDR() 		bfin_readfin_wri_read_DMA6_Y_MODIFY()		bfin_read16(3_START_ADDR(val) 	bfin_write3bfin_reaA6_Y_MODIFY(val) 		bfin_write16ad_DMA3_CONFIG()			bfin_read16(DMAP(val)	_read_DMA6_Y_MODIFY()		bfin_read16(al)		bfin_write16(DMA3_CONFIG, va_COUNT()		bA6_Y_MODIFY(val) 		bfin_write16read16(DMA3_X_COUNT)
#define bfin_wrNT(val)	bfi_read_DMA6_Y_MODIFY()		bfin_read16(NT, val)
#define bfin_read_		bfiA6_Y_MODIFY(val) 		bfin_write16MODIFY)
#define bfin_write_DMA3_COUNine bfin_read_DMA6_CURR_Y_COUNT()		bfCURR_DESC_PTR)
#define bfinMA3_Y_COUNT()		bfin_read16(DMA3_sters (val)	bfin_write16(DMA6_CURR_Y_ne bfin_read_DMA6_CURR_ADDR() 		bf7ne bfin_read_DMA2_CURR_X_COUNTite32(DT_DESC_PTR, val)
#define bfinite32(DMPTR() 		bfin_read32(DMA3_NEite32(D_DMA7_NEXT_DESC_PTR(val) 	bfin_write32(Y, val)
#define bfin_readn_write bfin_read_DMA7_START_ADDR() 		bfin_NEXT_DESC_PTR)
#define bfin_fin_rea_DMA7_NEXT_DESC_PTR(val) 	bfin_write32(al)

/* DMA Channel 3 RegMA7_CON bfin_read_DMA7_START_ADDR() 		bfinC_PTR() 		bfin_read32(DMA3_NE_X_COUN_DMA7_NEXT_DESC_PTR(val) 	bfin_write32(_PTR(val) 	bfin_write32(Dval)
#d bfin_read_DMA7_START_ADDR() 		bfinDMA3_START_ADDR() 		bfin_read#define_DMA7_NEXT_DESC_PTR(val) 	bfin_writ3_START_ADDR(val) 	bfin_write3efine bf bfin_read_DMA7_START_ADDR() 		ad_DMA3_CONFIG()			bfin_read16(DMn_write__DMA7_NEXT_DESC_PTR(val) 	bfin_writal)		bfin_write16(DMA3_CONFIG, va_DMA7_Y_MOD bfin_read_DMA7_START_ADDR() 		read16(DMA3_X_COUNT)
#define bfin_wrFY(val) 		b_DMA7_NEXT_DESC_PTR(val) 	bfin_writNT, val)
#define bfin_read_		bfi bfin_read_DMA7_START_ADDR() 		MODIFY)
#define bfin_write_DMA3DESC_e bfin_read_DMA7_CURR_DESC_PTR() 		bfe32(DMA7_START_ADDR, val)
#MA3_Y_COUNT()		bfin_read16(DMA3_DMA7_CTR(val) 	bfin_write32(DMA7_CURRe_DMA7_CONFIG(val)		bfin_write16(D8ne bfin_read_DMA2_CURR_X_COUNT_read_DT_DESC_PTR, val)
#define bfin_read_DMPTR() 		bfin_read32(DMA3_NE_read_DDMA7_CURR_ADDR, val)
#define bfin_read_Y, val)
#define bfin_read_read_DMA7_IRQ_STATUS)
#define bfin_write_MA7_CURR_ADDR(val) 		bfin_wrine bfinDMA7_CURR_ADDR, val)
#define bfin_read_al)

/* DMA Channel 3 Regl)
#defMA7_IRQ_STATUS)
#define bfin_write_C_PTR() 		bfin_read32(DMA3_NEOUNT)
#DMA7_CURR_ADDR, val)
#define bfin_read__PTR(val) 	bfin_write32(DUNT, vaMA7_IRQ_STATUS)
#define bfin_write_DMA3_START_ADDR() 		bfin_readURR_Y_CDMA7_CURR_ADDR, val)
#define bfin_r3_START_ADDR(val) 	bfin_write3RR_Y_COUMA7_IRQ_STATUS)
#define bfin_wrad_DMA3_CONFIG()			bfin_read16(DMA8_NEXT_DMA7_CURR_ADDR, val)
#define bfin_ral)		bfin_write16(DMA3_CONFIG, va_NEXT_DESC_MA7_IRQ_STATUS)
#define bfin_wrread16(DMA3_X_COUNT)
#define bfin_wrd_DMA8_STARDMA7_CURR_ADDR, val)
#define bfin_rNT, val)
#define bfin_read_DDR(vMA7_IRQ_STATUS)
#define bfin_wrMODIFY)
#define bfin_write_DMA3DMA8_)
#define bfin_write_DMA8_START_ADDR(DMA7_PERIPHERAL_MAP()		bfinMA3_Y_COUNT()		bfin_read16(DMA3_(val)	ONFIG()			bfin_read16(DMA8_CONFin_write16(DMA7_PERIPHERAL_MAP, va9ne bfin_read_DMA2_CURR_X_COUNT		bfin_T_DESC_PTR, val)
#define bfin		bfin_wPTR() 		bfin_read32(DMA3_NE		bfin_fine bfin_write_DMA8_X_COUNT(val)		bfinY, val)
#define bfin_readrite16(ine bfin_read_DMA8_X_MODIFY()		bfinT()		bfin_read16(DMA8_X_COUNTead16(Dfine bfin_write_DMA8_X_COUNT(val)		bfinal)

/* DMA Channel 3 Reg_Y_COUNine bfin_read_DMA8_X_MODIFY()		bfinC_PTR() 		bfin_read32(DMA3_NEY_MODIFfine bfin_write_DMA8_X_COUNT(val)		bfin_PTR(val) 	bfin_write32(DY, val)ine bfin_read_DMA8_X_MODIFY()		bfinDMA3_START_ADDR() 		bfin_readURR_DESfine bfin_write_DMA8_X_COUNT(val)		3_START_ADDR(val) 	bfin_write3_CURR_DEine bfin_read_DMA8_X_MODIFY()		ad_DMA3_CONFIG()			bfin_read16(DM(DMA8_CUfine bfin_write_DMA8_X_COUNT(val)		al)		bfin_write16(DMA3_CONFIG, vaCURR_ADDR, ine bfin_read_DMA8_X_MODIFY()		read16(DMA3_X_COUNT)
#define bfin_wrTATUS)
#deffine bfin_write_DMA8_X_COUNT(val)		NT, val)
#define bfin_read_
#define bfin_read_DMA8_X_MODIFY()		MODIFY)
#define bfin_write_DMA3PHERAfin_write16(DMA8_IRQ_STATUS, val)
#de(DMA8_X_MODIFY, val)
#definMA3_Y_COUNT()		bfin_read16(DMA3_A8_PER_MAP)
#define bfin_write_DMA8_PA8_Y_COUNT(val)		bfin_write16(DMA1ine bfin_read_DMA2_CURR_X_COUNl)	bfin_T_DESC_PTR, val)
#define bfil)	bfin_wPTR() 		bfin_read32(DMA3_Nl)	bfin_ bfin_write_DMA8_CURR_X_COUNT(val)	bfinT1_MCMC1)
#define bfin_wOUNT(val
#define bfin_read_DMA8_CURR_Y_COUN_read16(DMA8_CURR_X_COUNT)
#gisters  bfin_write_DMA8_CURR_X_COUNT(val)	bfin2(EBIU_AMBCTL1)
#define DESC_PTR
#define bfin_read_DMA8_CURR_Y_COUNC_PTR() 		bfin_read32(DMA3_NDMA9_NEX bfin_write_DMA8_CURR_X_COUNT(val)	bfin_PTR(val) 	bfin_write32(DMA9_STA
#define bfin_read_DMA8_CURR_Y_COUNDMA3_START_ADDR() 		bfin_reae32(DMA9 bfin_write_DMA8_CURR_X_COUNT(val)	3_START_ADDR(val) 	bfin_write9_CONFIG)
#define bfin_read_DMA8_CURR_Y_ad_DMA3_CONFIG()			bfin_read16(DIG, val)
 bfin_write_DMA8_CURR_X_COUNT(val)	al)		bfin_write16(DMA3_CONFIG, v bfin_write_
#define bfin_read_DMA8_CURR_Y_read16(DMA3_X_COUNT)
#define bfin_w_read_DMA9_X bfin_write_DMA8_CURR_X_COUNT(val)	NT, val)
#define bfin_read(val) 
#define bfin_read_DMA8_CURR_Y_MODIFY)
#define bfin_write_DMA_Y_COU#define bfin_write_DMA9_X_MODIFY(val)l)	bfin_write16(DMA8_CURR_YMA3_Y_COUNT()		bfin_read16(DMA3al)		bfT()		bfin_read16(DMA9_Y_COUNT)
SC_PTR() 		bfin_read32(DMA9_NEXT_DT, val)
#define bfin_read_DMA3l) 		bfi)
#define bfin_read_DMA9_Y_MOY)
#define bfin_write_DMA3_Y_MODIFESC_PTR(fine bfin_write_DMA9_Y_MODIFY(val) 		bfl)	bfin_write16(DMA8_CURRSC_PTR() 		bfin_read32(DMA3_CURR_DESC_PTR(va 		bfin_read32(DMA9_CURR_DESC_PTRefine bfin_write_DMA9_Y_MODIFY(val) 		bfR)
#define bfin_write_DMA_DMA3_CURR_ADDR() 		bfin_read32(DMARR_ADDR(v 		bfin_read32(DMA9_CURR_DESC_PTR_DMA9_START_ADDR() 		bfin_read32(D_ADDR, val)
#define bfin_read__STATUS(DDR, val)
#define bfin_read_DMA9_IR9_START_ADDR, val)
#define bfIRQ_STATUS(val)		bfin_write16(DMA3_IRQ_1TATUS, val)
#define bfin_read_DDMA9_PERIDDR, val)
#define bfin_read_DMA val)
#define bfin_read_DMA9_X_CO_DMA3_PERIPHERAL_MAP(val)	bfin_write16(D1A3_PERIPHERAL_MAP, val)
#define bfn_write_DMA9DDR, val)
#define bfin_read_DMAad_DMA9_X_MODIFY()		bfin_read16(DMA9DMA3_CURR_X_COUNT(val)	bfin_write16(DMA3_CU1R_X_COUNT, val)
#define bfinDMA9_CDDR, val)
#define bfin_read_DMACOUNT()		bfin_read16(DMA9_Y_COUin_write_DMA3_CURR_Y_COUNT(val)	bfin_fine val) 	bfin_write32(DMA9_CURval)
#define bfin_read_DMA9_Y_MO#define bfin_read_DMA4_NEXT_DESCDESC_Pfin_read_DMA10_NEXT_DESC_PTR() 	b)
#define bfin_write_DMA4_NEXT_DMA10_SDDR, val)
#define bfin_read_DT_DESC_PTR, val)
#define bfin_readite_DMA1DESC_PTR, val)
#define bfin_read_DMA10_l)	bfin_write16(DMA8_CURR4_START_ADDR(val) 	bfin_write32(DMA_read_DMA_START_ADDR(val) 	bfin_write32(DM_DESC_PTR, val)
#define bfin_read_DMA10_R)
#define bfin_write_DMAG(val)		bfin_write16(DMA4_CONFIG, vX_COUNT()_START_ADDR(val) 	bfin_write32(DM_DMA9_START_ADDR() 		bfin_read32(D_write_DMA4_X_COUNT(val)		bfin()		bfindefine bfin_write_DMA10_X_COUNT(val9_START_ADDR, val)
#define bf16(DMA4_X_MODIFY)
#define bfin_write_DM14_X_MODIFY(val) 		bfin_write16(bfin_readdefine bfin_write_DMA10_X_COUNT val)
#define bfin_read_DMA9_X_COCOUNT)
#define bfin_write_DMA4_Y_COUNT(v1l)		bfin_write16(DMA4_Y_COUNT, val6(DMA10_Y_MOdefine bfin_write_DMA10_X_COUNTad_DMA9_X_MODIFY()		bfin_read16(DMA9ite_DMA4_Y_MODIFY(val) 		bfin_write16(DMA4_1_MODIFY, val)
#define bfin_rDESC_Pdefine bfin_write_DMA10_X_COUNTCOUNT()		bfin_read16(DMA9_Y_COUfin_write_DMA4_CURR_DESC_PTR(val) 	bfefineMA10_CONFIG()		bfin_read16(val)
#define bfin_read_DMA9_Y_MOADDR() 		bfin_read32(DMA4_CURR_Aal) 	bbfin_read_DMA10_CURR_ADDR() 		bfival) 		bfin_write32(DMA4_CURR_TUS()		bdefine bfin_write_DMA10_X_COU_STATUS()		bfin_read16(DMA4_IRQ_STTATUS(va
#define bfin_read_DMA10_IRQ_STATUS()		l)	bfin_write16(DMA8_CURRTUS, val)
#define bfin_read_DMA4_PEPHERAL_MA)	bfin_write16(DMA10_IRQ_STATUS, )
#define bfin_read_DMA10_IRQ_STATUS()		R)
#define bfin_write_DMAMA4_PERIPHERAL_MAP, val)
#define bfin_read_D)	bfin_write16(DMA10_IRQ_STATUS, _DMA9_START_ADDR() 		bfin_read32(Dte_DMA4_CURR_X_COUNT(val)	bfin
#define16(DMA10_CURR_X_COUNT)
#define bfin9_START_ADDR, val)
#define bfbfin_read16(DMA4_CURR_Y_COUNT)
#define 1fin_write_DMA4_CURR_Y_COUNT(valCOUNT, va16(DMA10_CURR_X_COUNT)
#define  val)
#define bfin_read_DMA9_X_COefine bfin_read_DMA5_NEXT_DESC_PTR() 		b1in_read32(DMA5_NEXT_DESC_PTR)
#defEXT_DESC_PTR16(DMA10_CURR_X_COUNT)
#define ad_DMA9_X_MODIFY()		bfin_read16(DMA9define bfin_read_DMA5_START_ADDR() 		bfin_r1ad32(DMA5_START_ADDR)
#defin_ADDR(16(DMA10_CURR_X_COUNT)
#define COUNT()		bfin_read16(DMA9_Y_COU)
#define bfin_read_DMA5_CONFIG()			bA11_CMAP()	bfin_read16(DMA10_PERval)
#define bfin_read_DMA9_Y_MOn_write16(DMA5_CONFIG, val)
#defMA11_XNFIG)
#define bfin_write_DMA11_CO16(DMA5_X_COUNT)
#define bfin_OUNT(val16(DMA10_CURR_X_COUNT)
#defin(DMA5_X_COUNT, val)
#define bfin_r_X_MODIFNT)
#define bfin_write_DMA11_X_COUNT(val)	bfin_write16(DMA8_CURRX_MODIFY(val) 		bfin_write16(DMA5_Xval) 		bf()		bfin_read16(DMA11_X_MODIFY)
#UNT)
#define bfin_write_DMA11_X_COUNT(vaR)
#define bfin_write_DMAal)		bfin_write16(DMA5_Y_COUNT, valbfin_writ()		bfin_read16(DMA11_X_MODIFY)
#_DMA9_START_ADDR() 		bfin_read32(D_write_DMA5_Y_MODIFY(val) 		bf_write16e bfin_read_DMA11_Y_MODIFY()		bfin_9_START_ADDR, val)
#define bfbfin_read32(DMA5_CURR_DESC_PTR)
#define1bfin_write_DMA5_CURR_DESC_PTR(v(val) 	bfe bfin_read_DMA11_Y_MODIFY()		b val)
#define bfin_read_DMA9_X_CODR() 		bfin_read32(DMA5_CURR_ADDR)
#defi1e bfin_write_DMA5_CURR_ADDR(val) 	DR(val) 	bfie bfin_read_DMA11_Y_MODIFY()		bad_DMA9_X_MODIFY()		bfin_read16(DMA9ad16(DMA5_IRQ_STATUS)
#define bfin_write_DM15_IRQ_STATUS(val)		bfin_writ_writee bfin_read_DMA11_Y_MODIFY()		bCOUNT()		bfin_read16(DMA9_Y_COUfin_read16(DMA5_PERIPHERAL_MAP)
#defiHERALbfin_write16(DMA11_X_MODIFYval)
#define bfin_read_DMA9_Y_MORAL_MAP, val)
#define bfin_read_ne bfiMAP)
#define bfin_write_DMA11_PERURR_X_COUNT)
#define bfin_writine bfine bfin_read_DMA11_Y_MODIFY()	(DMA5_CURR_X_COUNT, val)
#define bUNT, val_read16(DMA11_CURR_X_COUNT)
#define bfil)	bfin_write16(DMA8_CURRn_write_DMA5_CURR_Y_COUNT(val)	bfinCOUNT)
#d
#define bfin_read_DMA11_CURR_Y_Cn_read16(DMA11_CURR_X_COUNT)
#define bfiR)
#define bfin_write_DMAfin_read32(DMA6_NEXT_DESC_PTR)
#def_D0_NEXT_
#define bfin_read_DMA11_CURR_Y_C_DMA9_START_ADDR() 		bfin_read32(D)
#define bfin_read_DMA6_START)
#defin0_NEXT_DESC_PTR)
#define bfin_write9_START_ADDR, val)
#define bfR(val) 	bfin_write32(DMA6_START_ADDR, v1l)
#define bfin_read_DMA6_CONFIART_ADDR,0_NEXT_DESC_PTR)
#define bfin_w val)
#define bfin_read_DMA9_X_COwrite16(DMA6_CONFIG, val)
#define bfin_r1ad_DMA6_X_COUNT()		bfin_read16(DMAG, val)
#def0_NEXT_DESC_PTR)
#define bfin_wad_DMA9_X_MODIFY()		bfin_read16(DMA9)
#define bfin_read_DMA6_X_MODIFY()		bfin_r1ad16(DMA6_X_MODIFY)
#define  bfin_0_NEXT_DESC_PTR)
#define bfin_wCOUNT()		bfin_read16(DMA9_Y_COUfine bfin_read_DMA6_Y_COUNT()		bfin_r(val)#define bfin_write_DMA11_CUval)
#define bfin_read_DMA9_Y_MOrite16(DMA6_Y_COUNT, val)
#defin_COUNTe bfin_write_DMA2_PERIPHERAL_MAP(val)	bfin_write16(DMA2_PERIPHERAL_MAP, val)
#de16(DMA6_Y_MODIFY)
#define bfin_)		bfin_0_NEXT_DESC_PTR)
#define bfin16(DMA6_Y_MODIFY, val)
#define bfiY(val) 		bfin_write16(MDMA_D0_X_MODIFY, v(DMA6_CURR_DESC_PTR)
#define bDESC_PTRe bfin_write_MDMA_D0_Y_MODIFY(val) Y_COUNT, val)

/* MDMA Stream
#define bfin_read_DMA6_CURR_ADDR() 		bte32(MDR)
#define bfin_write_DMAne bfin_write_DMA6_CURR_ADDR(val) 	 bfin_reafin_write16(MDMA_D0_Y_MODIFY, val_DMA9_START_ADDR() 		bfin_read32(D_read16(DMA6_IRQ_STATUS)
#defi)
#definead32(MDMA_D0_CURR_ADDR)
#define bf9_START_ADDR, val)
#define bfdefine bfin_read_DMA6_PERIPHERAL_MAP()	1bfin_read16(DMA6_PERIPHERAL_MAPSTATUS, vead32(MDMA_D0_CURR_ADDR)
#defin val)
#define bfin_read_DMA9_X_COL_MAP, val)
#define bfin_read_DMA6_CURR_1_COUNT()		bfin_read16(DMA6_CURR_X_rite16(MDMA_ead32(MDMA_D0_CURR_ADDR)
#definad_DMA9_X_MODIFY()		bfin_read16(DMA9, val)
#define bfin_read_DMA6_CURR_Y_COUNT(1		bfin_read16(DMA6_CURR_Y_COfin_wread32(MDMA_D0_CURR_ADDR)
#definCOUNT()		bfin_read16(DMA9_Y_COUR_Y_COUNT, val)

/* DMA Channel 7 Reg_D0_CR() 	bfin_read32(MDMA_D0_CUval)
#define bfin_read_DMA9_Y_MODMA7_NEXT_DESC_PTR)
#define bfin)
#defRR_Y_COUNT)
#define bfin_write_MDite32(DMA7_NEXT_DESC_PTR, val)ESC_PTR)ead32(MDMA_D0_CURR_ADDR)
#def		bfin_read32(DMA7_START_ADDR)
#de2(MDMA_STR() 	bfin_read32(MDMA_S0_NEXT_DESC_PTRR() 	bfin_read32(MDMA_D0_
#define bfin_read_DMA7_CONFIG()			_read32(M_NEXT_DESC_PTR, val)
#define bfinPTR() 	bfin_read32(MDMA_S0_NEXT_DESC_PTRR)
#define bfin_write_DMAead_DMA7_X_COUNT()		bfin_read16(DMA()		bfin__NEXT_DESC_PTR, val)
#define bfin_DMA9_START_ADDR() 		bfin_read32(Dval)
#define bfin_read_DMA7_X_	bfin_re bfin_write_MDMA_S0_CONFIG(val)		bf9_START_ADDR, val)
#define bfl) 		bfin_write16(DMA7_X_MODIFY, val)
#1efine bfin_read_DMA7_Y_COUNT()			bfin_re bfin_write_MDMA_S0_CONFIG(val) val)
#define bfin_read_DMA9_X_COte16(DMA7_Y_COUNT, val)
#define bfin_rea1_DMA7_Y_MODIFY()		bfin_read16(DMA7		bfin_read1 bfin_write_MDMA_S0_CONFIG(val)ad_DMA9_X_MODIFY()		bfin_read16(DMA9val)
#define bfin_read_DMA7_CURR_DESC_PTR()1		bfin_read32(DMA7_CURR_DESCMDMA_S bfin_write_MDMA_S0_CONFIG(val)COUNT()		bfin_read16(DMA9_Y_COUCURR_DESC_PTR, val)
#define bfin_read#defi(MDMA_S0_START_ADDR)
#definval)
#define bfin_read_DMA9_Y_MOte_DMA7_CURR_ADDR(val) 		bfin_wr_S0_CUe bfin_read_MDMA_S0_CURR_DESC_PTR_read_DMA7_IRQ_STATUS()		bfin_e bfin_r bfin_write_MDMA_S0_CONFIG(vawrite_DMA7_IRQ_STATUS(val)		bfin_wefine bfMA_S0_CURR_DESC_PTR, val)
#define bfin_R() 	bfin_read32(MDMA_D0_in_read16(DMA7_PERIPHERAL_MAP)
#defl)
#definn_write_MDMA_S0_CURR_ADDR(val) 	bDMA_S0_CURR_DESC_PTR, val)
#define bfin_R)
#define bfin_write_DMAX_COUNT()		bfin_read16(DMA7_CURR_X__STATUS, n_write_MDMA_S0_CURR_ADDR(val) 	b_DMA9_START_ADDR() 		bfin_read32(DUNT, val)
#define bfin_read_DMin_write_PERIPHERAL_MAP()	bfin_read16(MDMA_9_START_ADDR, val)
#define bf7_CURR_Y_COUNT(val)	bfin_write16(DMA7_C1RR_Y_COUNT, val)

/* DMA ChanneCURR_X_CO_PERIPHERAL_MAP()	bfin_read16(M val)
#define bfin_read_DMA9_X_COA8_NEXT_DESC_PTR)
#define bfin_write_DMA1_NEXT_DESC_PTR(val) 	bfin_write32(_write_MDMA__PERIPHERAL_MAP()	bfin_read16(Mad_DMA9_X_MODIFY()		bfin_read16(DMA9_START_ADDR)
#define bfin_write_DMA8_START_1DDR(val) 	bfin_write32(DMA8_32(MDM_PERIPHERAL_MAP()	bfin_read16(MCOUNT()		bfin_read16(DMA9_Y_COUCONFIG)
#define bfin_write_DMA8_CONFIXT_DEine bfin_read_MDMA_S0_IRQ_Sval)
#define bfin_read_DMA9_Y_MOCOUNT()		bfin_read16(DMA8_X_COUNin_wriC_PTR, val)
#define bfin_read_MDM		bfin_write16(DMA8_X_COUNT, v
#define_PERIPHERAL_MAP()	bfin_read16		bfin_read16(DMA8_X_MODIFY)
#defiefine bfwrite32(MDMA_D1_START_ADDR, val)
#definR() 	bfin_read32(MDMA_D0_ine bfin_read_DMA8_Y_COUNT()		bfin_fine bfinn_write_MDMA_D1_CONFIG(val)		bfin_write32(MDMA_D1_START_ADDR, val)
#definR)
#define bfin_write_DMAd_DMA8_Y_MODIFY()		bfin_read16(DMA8fine bfinn_write_MDMA_D1_CONFIG(val)		bfin_DMA9_START_ADDR() 		bfin_read32(DY, val)
#define bfin_read_DMA8
#define_read16(MDMA_D1_X_MODIFY)
#define b9_START_ADDR, val)
#define bfA8_CURR_DESC_PTR(val) 	bfin_write32(DMA1_CURR_DESC_PTR, val)
#define bf
#define _read16(MDMA_D1_X_MODIFY)
#defi val)
#define bfin_read_DMA9_X_CO_DMA8_CURR_ADDR(val) 		bfin_write32(DMA81CURR_ADDR, val)
#define bfin_read_)
#define bf_read16(MDMA_D1_X_MODIFY)
#defiad_DMA9_X_MODIFY()		bfin_read16(DMA9TUS(val)		bfin_write16(DMA8_IRQ_STATUS, val1
#define bfin_read_DMA8_PERI_PTR, _read16(MDMA_D1_X_MODIFY)
#defiCOUNT()		bfin_read16(DMA9_Y_COUA8_PERIPHERAL_MAP(val)	bfin_write16(Drite_in_read_MDMA_D1_X_COUNT()		val)
#define bfin_read_DMA9_Y_MObfin_read16(DMA8_CURR_X_COUNT)
#S()		b_START_ADDR)
#define bfin_write_2ine bfin_read_DMA2_CURR_X_COUNTUS(val)T_DESC_PTR, val)
#define bfiTUS(val)	PTR() 		bfin_read32(DMA3_NTUS(val)efine bfin_write_MDMA_D1_IRQ_STATUS(valT1_MCMC1)
#define bfin_wte_MDMA_S, val)
#define bfin_read_MDMA_D1_Pn_write_MDMA_D1_X_COUNT(val) val)
#define bfin_write_MDMA_D1_IRQ_STATUS(val2(EBIU_AMBCTL1)
#define OUNT)
#dS, val)
#define bfin_read_MDMA_D1_Pfin_write_MDMA_D1_X_MODIFY(vA_D1_CURefine bfin_write_MDMA_D1_IRQ_STATUS(val_PTR(val) 	bfin_write32(6(MDMA_DS, val)
#define bfin_read_MDMA_D1_PDMA3_START_ADDR() 		bfin_rea)	bfin_wefine bfin_write_MDMA_D1_IRQ_STATUS3_START_ADDR(val) 	bfin_writeSC_PTR() S, val)
#define bfin_read_MDMA_ad_DMA3_CONFIG()			bfin_read16(DS1_NEXT_Define bfin_write_MDMA_D1_IRQ_STATUSal)		bfin_write16(DMA3_CONFIG, v_read_MDMA_SS, val)
#define bfin_read_MDMA_read16(DMA3_X_COUNT)
#define bfin_write_MDMA_S1efine bfin_write_MDMA_D1_IRQ_STATUSNT, val)
#define bfin_readead_MDS, val)
#define bfin_read_MDMA_MODIFY)
#define bfin_write_DMAwrite__START_ADDR, val)
#define bfin_read_M_D1_PERIPHERAL_MAP(val)	bfiMA3_Y_COUNT()		bfin_read16(DMA3in_readDMA_S1_CONFIG(val)		bfin_write1NT()	bfin_read16(MDMA_D1_CURR_X_COT, val)
#define bfin_read_DMA3efine bfd16(MDMA_S1_X_COUNT)
#define Y)
#define bfin_write_DMA3_Y_MODIFdefine bwrite16(MDMA_S1_X_COUNT, val)
#define b_D1_PERIPHERAL_MAP(val)	bSC_PTR() 		bfin_read32(DMA3_CURR_DE)
#definein_write_MDMA_S1_X_MODIFY(val) 	b_write16(MDMA_S1_X_COUNT, val)
#define bdefine bfin_write_MDMA_D1_DMA3_CURR_ADDR() 		bfin_read32(DMA)
#definein_write_MDMA_S1_X_MODIFY(val) 	bMDMA_D1_CURR_Y_COUNT()	bfin_read16_ADDR, val)
#define bfin_read_ val)
#d	bfin_read16(MDMA_S1_Y_MODIFY)
#defwrite16(MDMA_D1_CURR_Y_COUNT,IRQ_STATUS(val)		bfin_write16(DMA3_IRQ_2TATUS, val)
#define bfin_read_D2(MDMA_S1	bfin_read16(MDMA_S1_Y_MODIFY)
NEXT_DESC_PTR(val) 	bfin_write32(_DMA3_PERIPHERAL_MAP(val)	bfin_write16(D2A3_PERIPHERAL_MAP, val)
#define bffin_write32(	bfin_read16(MDMA_S1_Y_MODIFY)
e_MDMA_S1_START_ADDR(val) 	bfin_writDMA3_CURR_X_COUNT(val)	bfin_write16(DMA3_CU2R_X_COUNT, val)
#define bfinrite16	bfin_read16(MDMA_S1_Y_MODIFY)
te_MDMA_S1_CONFIG(val)		bfin_wrin_write_DMA3_CURR_Y_COUNT(val)	bfin_ERIPHne bfin_read_MDMA_S1_Y_COUNread16(MDMA_S1_X_COUNT)
#define #define bfin_read_DMA4_NEXT_DESCl)
#deRAL_MAP)
#define bfin_write_MDMA_)
#define bfin_write_DMA4_NEXTCOUNT)
#	bfin_read16(MDMA_S1_Y_MODIFYT_DESC_PTR, val)
#define bfin_readMA_S1_CUNT()	bfin_read16(MDMA_S1_CURR_X_COUNT)
_D1_PERIPHERAL_MAP(val)	b4_START_ADDR(val) 	bfin_write32(DMA16(MDMA_SR_X_COUNT, val)
#define bfin_readUNT()	bfin_read16(MDMA_S1_CURR_X_COUNT)
define bfin_write_MDMA_D1G(val)		bfin_write16(DMA4_CONFIG, vbfin_readR_X_COUNT, val)
#define bfin_readMDMA_D1_CURR_Y_COUNT()	bfin_read16_write_DMA4_X_COUNT(val)		bfinPI1_HCOUPPI1_STATUS)
#define bfin_write_EPPwrite16(MDMA_D1_CURR_Y_COUNT,16(DMA4_X_MODIFY)
#define bfin_write_DM24_X_MODIFY(val) 		bfin_write16(		bfin_rePPI1_STATUS)
#define bfin_writeNEXT_DESC_PTR(val) 	bfin_write32(COUNT)
#define bfin_write_DMA4_Y_COUNT(v2l)		bfin_write16(DMA4_Y_COUNT, valPPI1_VCOUNT)PPI1_STATUS)
#define bfin_writee_MDMA_S1_START_ADDR(val) 	bfin_writite_DMA4_Y_MODIFY(val) 		bfin_write16(DMA4_2_MODIFY, val)
#define bfin_rrite_EPPI1_STATUS)
#define bfin_writete_MDMA_S1_CONFIG(val)		bfin_wrfin_write_DMA4_CURR_DESC_PTR(val) 	bfead16_S1_CURR_Y_COUNT)
#define bread16(MDMA_S1_X_COUNT)
#define ADDR() 		bfin_read32(DMA4_CURR_Aead_EPEPPI1_FRAME)
#define bfin_write_Eval) 		bfin_write32(DMA4_CURR_E(val)		PPI1_STATUS)
#define bfin_wri_STATUS()		bfin_read16(DMA4_IRQ_STV()		bfiNE)
#define bfin_write_EPPI1_LINE(val)	_D1_PERIPHERAL_MAP(val)	bTUS, val)
#define bfin_read_DMA4_PErite16(EP_read16(EPPI1_CLKDIV)
#define bfiINE)
#define bfin_write_EPPI1_LINE(val)	define bfin_write_MDMA_D1MA4_PERIPHERAL_MAP, val)
#define bfPI1_CONTR_read16(EPPI1_CLKDIV)
#define bfiMDMA_D1_CURR_Y_COUNT()	bfin_read16te_DMA4_CURR_X_COUNT(val)	bfinS1W_HBL,I1_FS1W_HBL()		bfin_read32(EPPI1_FSwrite16(MDMA_D1_CURR_Y_COUNT,bfin_read16(DMA4_CURR_Y_COUNT)
#define 2fin_write_DMA4_CURR_Y_COUNT(val1P_AVPL, I1_FS1W_HBL()		bfin_read32(EPPINEXT_DESC_PTR(val) 	bfin_write32(efine bfin_read_DMA5_NEXT_DESC_PTR() 		b2in_read32(DMA5_NEXT_DESC_PTR)
#def, val)
#defiI1_FS1W_HBL()		bfin_read32(EPPIe_MDMA_S1_START_ADDR(val) 	bfin_writdefine bfin_read_DMA5_START_ADDR() 		bfin_r2ad32(DMA5_START_ADDR)
#definbfin_rI1_FS1W_HBL()		bfin_read32(EPPIte_MDMA_S1_CONFIG(val)		bfin_wr)
#define bfin_read_DMA5_CONFIG()			b2(EPPEPPI1_CLKDIV, val)
#define read16(MDMA_S1_X_COUNT)
#define n_write16(DMA5_CONFIG, val)
#defK_SET(1_CLIP, val)

/* Port Interrubfin16(DMA5_X_COUNT)
#define bfin_val)		bfI1_FS1W_HBL()		bfin_read32(EP(DMA5_X_COUNT, val)
#define bfin_rK_CLEAR(efine bfin_write_PINT0_MASK_SET(val)		b_D1_PERIPHERAL_MAP(val)	bX_MODIFY(val) 		bfin_write16(DMA5_XR(val)	bf		bfin_read32(PINT0_MASK_CLEAR)
#define bfin_write_PINT0_MASK_SET(val)		bdefine bfin_write_MDMA_D1al)		bfin_write16(DMA5_Y_COUNT, val		bfin_wr		bfin_read32(PINT0_MASK_CLEAR)
#MDMA_D1_CURR_Y_COUNT()	bfin_read16_write_DMA5_Y_MODIFY(val) 		bfe32(PINTine bfin_read_PINT0_ASSIGN()		bfin_write16(MDMA_D1_CURR_Y_COUNT,bfin_read32(DMA5_CURR_DESC_PTR)
#define2bfin_write_DMA5_CURR_DESC_PTR(vNT0_EDGE_ine bfin_read_PINT0_ASSIGN()		bNEXT_DESC_PTR(val) 	bfin_write32(DR() 		bfin_read32(DMA5_CURR_ADDR)
#defi2e bfin_write_DMA5_CURR_ADDR(val) 	0_EDGE_CLEARine bfin_read_PINT0_ASSIGN()		be_MDMA_S1_START_ADDR(val) 	bfin_writad16(DMA5_IRQ_STATUS)
#define bfin_write_DM25_IRQ_STATUS(val)		bfin_writ, val)ine bfin_read_PINT0_ASSIGN()		bte_MDMA_S1_CONFIG(val)		bfin_wrfin_read16(DMA5_PERIPHERAL_MAP)
#defie_PINbfin_write32(PINT0_MASK_CLEread16(MDMA_S1_X_COUNT)
#define RAL_MAP, val)
#define bfin_read_fin_re0_INVERT_CLEAR(val)	bfin_write32(URR_X_COUNT)
#define bfin_writ_write32ine bfin_read_PINT0_ASSIGN()	(DMA5_CURR_X_COUNT, val)
#define bn_read32_write_PINT0_PINSTATE(val)		bfin_write3_D1_PERIPHERAL_MAP(val)	bn_write_DMA5_CURR_Y_COUNT(val)	bfinT0_LATCH,PINT0_LATCH)
#define bfin_write_Pn_write_PINT0_PINSTATE(val)		bfin_write3define bfin_write_MDMA_D1fin_read32(DMA6_NEXT_DESC_PTR)
#defbfin_writPINT0_LATCH)
#define bfin_write_PMDMA_D1_CURR_Y_COUNT()	bfin_read16)
#define bfin_read_DMA6_STARTbfin_wriite32(PINT1_MASK_SET, val)
#define write16(MDMA_D1_CURR_Y_COUNT,R(val) 	bfin_write32(DMA6_START_ADDR, v2l)
#define bfin_read_DMA6_CONFIn_write_Pite32(PINT1_MASK_SET, val)
#defNEXT_DESC_PTR(val) 	bfin_write32(write16(DMA6_CONFIG, val)
#define bfin_r2ad_DMA6_X_COUNT()		bfin_read16(DMA_ASSIGN(val)ite32(PINT1_MASK_SET, val)
#defe_MDMA_S1_START_ADDR(val) 	bfin_writ)
#define bfin_read_DMA6_X_MODIFY()		bfin_r2ad16(DMA6_X_MODIFY)
#define ite32(ite32(PINT1_MASK_SET, val)
#defte_MDMA_S1_CONFIG(val)		bfin_wrfine bfin_read_DMA6_Y_COUNT()		bfin_rdefinH, val)

/* Port Interrubfiread16(MDMA_S1_X_COUNT)
#define rite16(DMA6_Y_COUNT, val)
#definNVERT_ bfin_write_PINT1_EDGE_CLEAR(val)6(DMA6_Y_MODIFY)
#define bfin_ERT_SET(ite32(PINT1_MASK_SET, val)
#d16(DMA6_Y_MODIFY, val)
#define bfiPINT1_INET)
#define bfin_write_PINT1_INVERT_SET_D1_PERIPHERAL_MAP(val)	bCURR_DESC_PTR)
#define bfin_write_MNT1_INVERERT_CLEAR()		bfin_read32(PINT1_INSET)
#define bfin_write_PINT1_INVERT_SETdefine bfin_write_MDMA_D1ne bfin_write_DMA6_CURR_ADDR(val) 	_PINT1_PIERT_CLEAR()		bfin_read32(PINT1_INMDMA_D1_CURR_Y_COUNT()	bfin_read16_read16(DMA6_IRQ_STATUS)
#defiTCH(val)1_PINSTATE, val)
#define bfin_read_write16(MDMA_D1_CURR_Y_COUNT,define bfin_read_DMA6_PERIPHERAL_MAP()	2bfin_read16(DMA6_PERIPHERAL_MAP2(PINT2_M1_PINSTATE, val)
#define bfin_rNEXT_DESC_PTR(val) 	bfin_write32(L_MAP, val)
#define bfin_read_DMA6_CURR_2_COUNT()		bfin_read16(DMA6_CURR_X_T2_MASK_CLEA1_PINSTATE, val)
#define bfin_re_MDMA_S1_START_ADDR(val) 	bfin_writ, val)
#define bfin_read_DMA6_CURR_Y_COUNT(2		bfin_read16(DMA6_CURR_Y_COfine b1_PINSTATE, val)
#define bfin_rte_MDMA_S1_CONFIG(val)		bfin_wrR_Y_COUNT, val)

/* DMA Channel 7 RegIGN()ERT_CLEAR(val)	bfin_write32read16(MDMA_S1_X_COUNT)
#define DMA7_NEXT_DESC_PTR)
#define bfin)
#def	bfin_read32(PINT2_ASSIGN)
#definite32(DMA7_NEXT_DESC_PTR, val)ne bfin_1_PINSTATE, val)
#define bfin		bfin_read32(DMA7_START_ADDR)
#de)
#definfin_read32(PINT2_EDGE_SET)
#define bfin_D1_PERIPHERAL_MAP(val)	b
#define bfin_read_DMA7_CONFIG()			ne bfin_w bfin_read_PINT2_EDGE_CLEAR()		bfbfin_read32(PINT2_EDGE_SET)
#define bfindefine bfin_write_MDMA_D1ead_DMA7_X_COUNT()		bfin_read16(DMAefine bfi bfin_read_PINT2_EDGE_CLEAR()		bfMDMA_D1_CURR_Y_COUNT()	bfin_read16val)
#define bfin_read_DMA7_X_EAR)
#debfin_write32(PINT2_INVERT_SET, val)write16(MDMA_D1_CURR_Y_COUNT,l) 		bfin_write16(DMA7_X_MODIFY, val)
#2efine bfin_read_DMA7_Y_COUNT()	NSTATE)
#bfin_write32(PINT2_INVERT_SET, NEXT_DESC_PTR(val) 	bfin_write32(te16(DMA7_Y_COUNT, val)
#define bfin_rea2_DMA7_Y_MODIFY()		bfin_read16(DMA7ine bfin_wribfin_write32(PINT2_INVERT_SET, e_MDMA_S1_START_ADDR(val) 	bfin_writval)
#define bfin_read_DMA7_CURR_DESC_PTR()2		bfin_read32(DMA7_CURR_DESCin_reabfin_write32(PINT2_INVERT_SET, te_MDMA_S1_CONFIG(val)		bfin_wrCURR_DESC_PTR, val)
#define bfin_readal)
#_write_PINT2_EDGE_CLEAR(valread16(MDMA_S1_X_COUNT)
#define te_DMA7_CURR_ADDR(val) 		bfin_wr_CLEARefine bfin_read_PINT3_MASK_CLEAR(_read_DMA7_IRQ_STATUS()		bfin__REQUESTbfin_write32(PINT2_INVERT_SETwrite_DMA7_IRQ_STATUS(val)		bfin_wUEST(valAR, val)
#define bfin_read_PINT3_REQUES_D1_PERIPHERAL_MAP(val)	bin_read16(DMA7_PERIPHERAL_MAP)
#def)		bfin_r		bfin_write32(PINT3_REQUEST, valEAR, val)
#define bfin_read_PINT3_REQUESdefine bfin_write_MDMA_D1X_COUNT()		bfin_read16(DMA7_CURR_X_ad32(PINT		bfin_write32(PINT3_REQUEST, valMDMA_D1_CURR_Y_COUNT()	bfin_read16UNT, val)
#define bfin_read_DM32(PINT3_PINT3_EDGE_SET(val)		bfin_write32(write16(MDMA_D1_CURR_Y_COUNT,7_CURR_Y_COUNT(val)	bfin_write16(DMA7_C2RR_Y_COUNT, val)

/* DMA Channeead32(PIN_PINT3_EDGE_SET(val)		bfin_writNEXT_DESC_PTR(val) 	bfin_write32(A8_NEXT_DESC_PTR)
#define bfin_write_DMA2_NEXT_DESC_PTR(val) 	bfin_write32(_read32(PINT_PINT3_EDGE_SET(val)		bfin_write_MDMA_S1_START_ADDR(val) 	bfin_writ_START_ADDR)
#define bfin_write_DMA8_START_2DDR(val) 	bfin_write32(DMA8_PINT3__PINT3_EDGE_SET(val)		bfin_writte_MDMA_S1_CONFIG(val)		bfin_wrCONFIG)
#define bfin_write_DMA8_CONFIe bfi_read32(PINT3_ASSIGN)
#defiread16(MDMA_S1_X_COUNT)
#define COUNT()		bfin_read16(DMA8_X_COUN2(PINT_read_PINT3_LATCH()			bfin_read32		bfin_write16(DMA8_X_COUNT, vR()		bfi_PINT3_EDGE_SET(val)		bfin_wr		bfin_read16(DMA8_X_MODIFY)
#defiwrite16(s */

#define bfin_read_PORTA_FER()		bf_D1_PERIPHERAL_MAP(val)	bine bfin_read_DMA8_Y_COUNT()		bfin_ne bfin_wORTA_FER, val)
#define bfin_read_rs */

#define bfin_read_PORTA_FER()		bfdefine bfin_write_MDMA_D1d_DMA8_Y_MODIFY()		bfin_read16(DMA8n_write16ORTA_FER, val)
#define bfin_read_MDMA_D1_CURR_Y_COUNT()	bfin_read16Y, val)
#define bfin_read_DMA8AR, val)read_PORTA_CLEAR()		bfin_read16(PORwrite16(MDMA_D1_CURR_Y_COUNT,A8_CURR_DESC_PTR(val) 	bfin_write32(DMA2_CURR_DESC_PTR, val)
#define bfdefine bfread_PORTA_CLEAR()		bfin_read16NEXT_DESC_PTR(val) 	bfin_write32(_DMA8_CURR_ADDR(val) 		bfin_write32(DMA82CURR_ADDR, val)
#define bfin_read_e bfin_read_read_PORTA_CLEAR()		bfin_read16e_MDMA_S1_START_ADDR(val) 	bfin_writTUS(val)		bfin_write16(DMA8_IRQ_STATUS, val2
#define bfin_read_DMA8_PERI(PORTAread_PORTA_CLEAR()		bfin_read16te_MDMA_S1_CONFIG(val)		bfin_wrA8_PERIPHERAL_MAP(val)	bfin_write16(D*/

#_write_PORTA(val)		bfin_wriread16(MDMA_S1_X_COUNT)
#define bfin_read16(DMA8_CURR_X_COUNT)
#e16(PO_START_ADDR)
#define bfin_write_3ine bfin_read_DMA2_CURR_X_COUNne bfin_T_DESC_PTR, val)
#define bfine bfin_wPTR() 		bfin_read32(DMA3_Nne bfin_ORTB()		bfin_read16(PORTB)
#define bfinT1_MCMC1)
#define bfin_wn_write1PORTB, val)
#define bfin_read_PORTB_SET()		bfin_read16(PORTA_SEd16(PORTORTB()		bfin_read16(PORTB)
#define bfin2(EBIU_AMBCTL1)
#define AR, val)PORTB, val)
#define bfin_read_PORTBTA_CLEAR)
#define bfin_writeT)
#defiORTB()		bfin_read16(PORTB)
#define bfin_PTR(val) 	bfin_write32(define bPORTB, val)
#define bfin_read_PORTBDMA3_START_ADDR() 		bfin_reafine bfiORTB()		bfin_read16(PORTB)
#define 3_START_ADDR(val) 	bfin_writefine bfinPORTB, val)
#define bfin_read_Pad_DMA3_CONFIG()			bfin_read16(Dte_PORTB_ORTB()		bfin_read16(PORTB)
#define al)		bfin_write16(DMA3_CONFIG, v()		bfin_reaPORTB, val)
#define bfin_read_Pread16(DMA3_X_COUNT)
#define bfin_wORTB_MUX, vaORTB()		bfin_read16(PORTB)
#define NT, val)
#define bfin_read(PORTCPORTB, val)
#define bfin_read_PMODIFY)
#define bfin_write_DMAC_FER,in_read_PORTC_FER()		bfin_read16(PORT16(PORTB_SET, val)
#define MA3_Y_COUNT()		bfin_read16(DMA3write_Pval)
#define bfin_read_PORTC()	CLEAR(val)	bfin_write16(PORTB_CLEAT, val)
#define bfin_read_DMA3n_write1C, val)
#define bfin_read_PORY)
#define bfin_write_DMA3_Y_MODIFd16(PORTne bfin_write_PORTC_SET(val)	bfin_write16(PORTB_SET, val)
#definSC_PTR() 		bfin_read32(DMA3_CURR_DEAR, val)
_CLEAR)
#define bfin_write_PORTC_ine bfin_write_PORTC_SET(val)	bfin_write)
#define bfin_read_PORTB_DMA3_CURR_ADDR() 		bfin_read32(DMAdefine bf_CLEAR)
#define bfin_write_PORTC_fin_write16(PORTB_DIR_SET, val)
#d_ADDR, val)
#define bfin_read_fine bfi_read16(PORTC_DIR_CLEAR)
#define bfin_write_PORTB_DIR_CLEAR(val)IRQ_STATUS(val)		bfin_write16(DMA3_IRQ_3TATUS, val)
#define bfin_read_DMUX()		bf_read16(PORTC_DIR_CLEAR)
#definPORTB_INEN(val)	bfin_write16(PORT_DMA3_PERIPHERAL_MAP(val)	bfin_write16(D3A3_PERIPHERAL_MAP, val)
#define bf()		bfin_rea_read16(PORTC_DIR_CLEAR)
#definB_MUX, val)

/* Port C Registers */
DMA3_CURR_X_COUNT(val)	bfin_write16(DMA3_CU3R_X_COUNT, val)
#define bfinRTD(va_read16(PORTC_DIR_CLEAR)
#definER, val)
#define bfin_read_PORTin_write_DMA3_CURR_Y_COUNT(val)	bfin_ bfin)
#define bfin_read_PORTC_DORTC, val)
#define bfin_read_POR#define bfin_read_DMA4_NEXT_DESCPORTD_A0_IRQ_STATUASIC_IAR8)
#define bfin_write_SIC_IARfin_w_DLefine bfin_write_bfin_read2 or later.
 */

#ifnbfin_read_DDRCTL3, val)
#defbfin_read007-2008 Analog Devices Ibfin_reaWC0)
#define bfin, val)
#dd16(PORTD_DIR_SET)
#define bfA3_CONFIG()			bfin_rPORTD_DIRfin_write16(PORTD_DIR_SET, val)GCTd_PORTD_DIR_SET()	bfin_6(POd16(PORTD_DIR_SET)
#define 6(PORCLEAR)
#define bfin_writ6(POfin_write16(PORTD_DIR_SET, val)LCIU_DDRBRC0(val)	bbfin_writd16(PORTD_DIR_SET)
#define riteCLEAR)
#define bfin_writLCin_read32(EBIU_DDRBRC1)
#dbfin_rMite16(PORTD_INEN, val)
#Mefine bfin_read_PORTD_MUX()		writCLEAR)
#define bfin_writMe bfin_write_PORTD_MUX(val)	bfin_Ld32(EBIU_DDRBRC3)
bfin_writine bfin_read_PORTD_MUX()		b)	bfin_write32(EBIU_Dbfin_writbfin_write_PORTD_MUX(val)	bfin_wite_PORTE_FER(val)	bfin_Mrite16(PORTE_FER, val)
#definTE(vin_read_PORTE_FER()		bfind16(PORTE)
#define bfin_write_PORSite16(PORTD_INEN, val)
#Sefine bfin_read_PORTD_MUX()		val)in_read_PORTE()		bfin_reSe bfin_write_PORTD_MUX(val)	bfin_IER_SEinclRTE_FER(val)	bfin_CLEAR(vd16(PORTD_DIR_SET)
#define CLEAR(vain_read_PORTE()		bfin_reCLEAR(vLEAR)
#define bfin_write_PORTE_CLEACLEA DEF	bfin_write16(PORTE_CLval)	, val)
#define bfin_read_PORTE_val)	bSET()	bfin_read16(PORTE_DIR_val)	bfin_write_PORTD_MUX(val)	bfin_THte_PORTE_FER(val)	bfin_THal)
#define bfin_read_PORTE_R(vain_read_PORTE()		bfin_reTHdefine bfin_write_PORTE_DIR_CLEARS DEFIRTE_FER(val)	bfin_Rfin_read_PLL_CTL()		bfiwrite_PORTin_read_PORTE()		bfin_reRPLL_DIV()efinNFC_read_PLL_LOCKCNT()		bfin_read16(NFCht 2TE_INEN(val)	bfi	bfin_w2 or later.
 */

#ifn	bfin_wr_BF54X_H
#define _C	bfin_w007-2008 Analog Devices I	bfi

#inclu32(PORTE_MUX, val)	bfin_write32(RTC_ALARMdefine bfDDRCTL3, val)
#defFER(val)	bfin_read16(PORTF_FER)
#defiIRQne bfin_write_PORTF_FER(fin_wri	bfin_write16(PORTF_FER, fin_writ#define bfin_read_PORTfin_wri	bfin_read16(PORTF)
#define bfinMASin_write_EBIU_DDRORTF_SET(va(PORTF, val)
#define bfin_reT(valRTF_SET()		bfin_read16(POT(va	bfin_read16(PORTF_FER)
#defiECCin_read_DMA2_CURR_CLEAR(v	bfin_write16(PORTF_FER, AR(va#define bfin_read_PORTAR(v
#define bfin_write_PORTF_CLEAR(_RCR2, val)
#defifin_writLEAR, val)
#define bfin_readRT1_MTCS2(val)	bfin_ET, val)
#define bfin_write_PORTF_CLEAR(PORT1_MRCS2()	bfiTF_DIR_CLEAR, val)
#define bfin_read)	bfin_write32(EBIU_	bfin_wr
#define bfin_write_PORTF_CLEAR(_PTR(val) 	bfin_wINEN()		LEAR, val)
#define bfin_readDMA3_STPORTF_DIR_CLEAR, valwrite16(PORTB_DIR_CLEAR, v	bfinPI0_CTL)
#define bfid_PORTF_M
/* Port F Registers */

#0_TDBR()		in_read_PORTF_FER(
#define bfin_write_SPI0_TDBR	bfiRSbfin_write_PORTF_FER(RSMUX)
#define bfin_write_PO */
ine bfin_read_PORTF_FERRS_SET)
#define bfin_write_PORTFP6(PORTD_DIR_CLEAR, vPORTG_FER	bfin_write16(PORTF_FER, G_FER,X(val)	bfin_write32(POG_FERUX, val)

/* Port G Registers EAin_write_EBIU_DDR
#defineTG_FER()		bfin_read16(PORTine X(val)	bfin_write32(POefinUX, val)

/* Port G RegistersADDRTE_INEN(val)	bfival)
#de	bfin_write16(PORTF_FER, 
#defX(val)	bfin_write32(PO
#deEN, val)
#define bfin_read_PORMe bfin_read_PORTG_SETCM	bfin_read16(PORTG_SET)
#d_CLEine bfin_read_PORTF_FER(M)	bfin_write16(PORTG_SET, val)e bf_2)
#define bfin_wr(val)	bfin_	bfin_write16(PORTF_FER, )	bfin_wX(val)	bfin_write32(PO)	bfin_ bfin_write_PORTG_DIR_SET(val)	bfiRe bfin_read_PORTG_SETDIR_CLE
#define bfin_read_PORTG_DIR_CRne bfin_write_PORTG_SET(fin_reaA0_IRQ_STATUU_DDRCTL0()	bfin_read32(EBIU_DDRCTL0)
#dNTead3FIine bfin_write_EBIite16(PORT_DESC_PTR, val)
#defiite16(PORTDDRCTL3, val)
#defiite16(POR_START_ADDR)
#define bfin_NT_IT(val)	bfin_write16(e32(PORTG_read_PORTG_MUX()		bfin_rPORTG_ORTG_MUX)
#define bfinPORTG_PORTG_MUX(val)	bfin_write32(U_DDRCTL3)
#define bfinPORTH_FER_read_PORTG_MUX()		bfin_r2(EBIU_DDRCTL3, val)
#defiread_PORT_PORTG_MUX(val)	bfin_write32(COMMANin_write_EBIU_DDRBbfin_write_read_PORTG_MUX()		bfin_reawrite1ORTG_MUX)
#define bfin_wwrite_PORTG_MUX(val)	bfin_write32(DEBOUNC_RDBORTH, val)
#defiRTH_SET,_read_PORTG_MUX()		bfin_rRTH_SET, ()		bfin_read16(PORTH)RTH_SET,ne bfin_write_PORTH(val)		bfin_UNTERTE_INEN(val)	32#defineAR, v_read_PORTG_MUX()		bfin_reaAR, vaX(val)	bfin_wrifin_read_PORTH_PORTG_MUX(val)	bfin_write32(MA)

/*#define bfin_reaMAad32(WDOG_STAT)
#defin6(PORTH_in_read32(SIC_IMASKdefine _DIR_SET(val)	bfin_write16(PORIN_DIR_SET, val)
#definINbfin_read_PORTH_DIR_CLEAR(INbfin_read16(PORTH_DIR_CLEIN32(PORTE_MUOTP/FUSE_read_PLL_LOCKCNT()		bfin_read16(OTPF542 processor */

/*16((val)	bfin_2 or later.
 */

#ifn(val)	bfin_wX(val)	bfin_write3(val)	bfin_007-2008 Analog Devices I(valBECLEAR(val)	bfiUX)
#deBE(PORTH_DIR_CLEAR, val)fin_writ_BF54X_H
#define _Cval)

/in_write_PORTH_MUX(val)	bfin_R)
#define bfin_write_fine bfin_* Port I Registers */

#d2(EBIU_DDRCTL3, val)
#defl)
#definein_write_PORTH_MUX(val)	bfin_
#define bfin_write32		bfiRCTL1(val)	bfin_write32(EBIite_PORTI(vSET)
#define bfin_16(PORTI, val)
#defineecurity_read_PLL_LOCKCNT()		bfin_read16(PECURE_SYSSWval)	bfin_writersET, val)
#de2 or later.
 */

#ifndET, val)
#defSET)
#define bfin_LEAR)
#define007-2008 Analog Devices InET, vaal)

/* DDR BankRead al)
#define bfi		bfin_read16(PORTI_CLEAR)
# SPORT0 is no_H
#define _CDdefine bfin_wn_write16(PORTI_CLEAR, val)
#defR)
#definead_PORTI_DIR_SET()	bfin_write16(PORTI_FER, vadefine bfin_reite_PORTI_DIR_SET(val)	bfn_read16(PORTefinDMA Perie bfin_read_heral Mux_read_PLLLOCKCNT()		bfin_read16(DMAC1_PERIMU)

/(PORTH_MUX, d16(PORTI_INE2 or later.
 */

#ifnd16(PORTI_INENite_PORTI_DIR_SET(d16(PORTI_INEfin_read16(POR Read/W
 * l)	bfiBuffRCTL0()	bfin_read32(EBIU_DDRCTL0)
#(vale bfin_read_DMA2_C(PORTI_bfin_read_PORTC_CLEAR()		bte32(PORTI()		bfin_read16(PORTI_RTC_CLEAR(val)	bfin_write16(POead16(POe bfin_write_SIC_e_PORTJ_Fgisters */

#define bfin_readRT1_MTCS2(val)	bfwrite16(PORTTJ_FER)
#define bfin_write_PORTJ_IAR1(val)	bfin_wrval)		bfigisters */

#define bfin_read)	bfin_write32(EBTJ, val)
#deTJ_FER)
#define bfin_write_PORTJ_ite32(SIC_IAR2, v)	bfin_wrgisters */

#define bfin_readN(val)	bfin_writeET, val)
#den_write16(PHandshake MORTIis not  Analod in the shared file because itAR(val)	available oe16(POADSP-BF542g Devices I()rocessod_PORT/* legacy	bfin_ition_LOCK_SPI0_CTL()		bfin_rBIU_AMCBCTL0IR_SET, val16(PORTJDIR_S)	bfin_write16(UART0_(PORTJ_DIR_SEDIR_CLEAR()	bfin_rin_read_PORTJ_DIR_Crite16(PORTJ_DIR_1ET, val)
#define bfin_r1ad_PORTJ_DIR_CLEAR()	bfin_read161PORTJ_DIR_CLEAR)
#defin_CLEAR, val)
#dces IPINT06(POET, val)
#debfin_wREQUEST or later.
 */

#ifnbfin_write_PORTJEN, val)
#debfin_write16(PORTJ_IN_INEN(val1write_PORTJ_INEN(val1	bfin_write16(PORTJ_INEN, val)
#define bfin_2(PORTJ_MUX,UX()		bfin_read32(PORTJ_MUX)
#2write_PORTJ_INEN(val2	bfin_write16(PORTJ_INEN, val)
#TIMER0_CONFI#define bfinUX()		bfin_read32(PORTJ_MUX)
#3write_PORTJ_INEN(val3	bfin_write16(PORTJ_INEN, val)
#G, val)
#defbfin_read32(bfin_wrine bThese need to be last dueUNTE6(POcdef/linux i#def-dependencieIR_SETinclude <asm/irq.h>writeTI_MingUNTEPLLht 2 PORTJates a2(TI res */ sequence.LOCKstatic __inline__ voidRTJ_INEN, valTIMER0(unsig_writet07-200{
	)
#definelong flags, iwr0_read1_read2;

	if PORT ==N)
#define bOD, val))
		returnTH)
local_irq_save_hw(	bfin);
	ine nORTJ_6(POine Wakeup bine n SIC IWRLOCK	ead3 fin_write_TI_CLIC_IWR0l)
#TIMEMER1_CONFIG)
#define b1in_writ2MER1_CONFIG)
#define b2l)
#defOnly allow PP_TIMER1_)read1d32(SIC_IMASK0fine bf,fin__ENABLE(0)l)
#		bfin_read32(TIMER11, fin_w		bfin_read32(TIMER12ER(vall)		bfin_wri16(MER0_WI007-20;
	SSYNC(TIMEasm("IDLE;"UNTER, val)
#ded32(TIMER1_COead3e bfin_write_TIMER1_COUNTERTIMEval)		bfin_write32(TIMER1_CriteTIMErite32(TIMrestor_WIDTH, val)
}D()		bfin_read32VRMER0_PERIOD)
#define bfin_write_TIMER0_PERIOD(val)		bfin_write32(TIMER0_PERWIDTH)l)
#define bfin_read_TIMER0_WIDTH()		bfin_read32(TIMER0_WIDTH)
#define bfin_write_TI#defineTH(val)		bfin_write32(TIMER0_WIDTH, val)
#define bfin_read_TIMER1_CONFIG()		bfin_read16(TIMER1_CONFIG)
#define bfin_write_TIMER1_CONFIG(val)		bfin_write16(TIMER1_CONFIG, val)
#define bfin_read_TIMER1_COUNTER()		bfin_read32(TIMER1_COUNTER)
#define bfin_write_TIMER1_COUNTER(val)		bfin_write32(TIMER1_COUNTER, val)
#definWIDTH)read_TIMER1_PERIOD()		bfin_read32(TIMER1_PERIOD)
#define bfin_write_TIMER1_PERIOD(val)		bfin_write32(TIMER1_PERIOD, val)
#define bfin_read_TIMER1_WIDTH()		bfin_#endif /* _CDEF_in_rX_HLOCKC