{"top":"global.FullAdderExample",
"namespaces":{
  "global":{
    "modules":{
      "FullAdderExample":{
        "type":["Record",[
          ["a","BitIn"],
          ["b","BitIn"],
          ["cin","BitIn"],
          ["out","Bit"],
          ["cout","Bit"]
        ]],
        "instances":{
          "inst0":{
            "modref":"corebit.xor",
            "metadata":{"filename":"../mantle/mantle/coreir/logic.py","lineno":"245"}
          },
          "inst1":{
            "modref":"corebit.xor",
            "metadata":{"filename":"../mantle/mantle/coreir/logic.py","lineno":"245"}
          },
          "inst2":{
            "modref":"corebit.and",
            "metadata":{"filename":"../mantle/mantle/coreir/logic.py","lineno":"136"}
          },
          "inst3":{
            "modref":"corebit.and",
            "metadata":{"filename":"../mantle/mantle/coreir/logic.py","lineno":"136"}
          },
          "inst4":{
            "modref":"corebit.or",
            "metadata":{"filename":"../mantle/mantle/coreir/logic.py","lineno":"197"}
          },
          "inst5":{
            "modref":"corebit.and",
            "metadata":{"filename":"../mantle/mantle/coreir/logic.py","lineno":"136"}
          },
          "inst6":{
            "modref":"corebit.or",
            "metadata":{"filename":"../mantle/mantle/coreir/logic.py","lineno":"197"}
          }
        },
        "connections":[
          ["self.a","inst0.in0"],
          ["self.b","inst0.in1"],
          ["inst1.in0","inst0.out"],
          ["self.cin","inst1.in1"],
          ["self.out","inst1.out"],
          ["self.a","inst2.in0"],
          ["self.b","inst2.in1"],
          ["inst4.in0","inst2.out"],
          ["self.b","inst3.in0"],
          ["self.cin","inst3.in1"],
          ["inst4.in1","inst3.out"],
          ["inst6.in0","inst4.out"],
          ["self.a","inst5.in0"],
          ["self.cin","inst5.in1"],
          ["inst6.in1","inst5.out"],
          ["self.cout","inst6.out"]
        ]
      }
    }
  }
}
}