/* SPDX-License-Identifier: BSD-2-Clause */
//[File]            : cb_infra_slp_ctrl.h
//[Revision time]   : Fri Jul  1 18:50:22 2022
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2022 Mediatek Incorportion. All rights reserved.

#ifndef __CB_INFRA_SLP_CTRL_REGS_H__
#define __CB_INFRA_SLP_CTRL_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif


//****************************************************************************
//
//                     CB_INFRA_SLP_CTRL CR Definitions                     
//
//****************************************************************************

#define CB_INFRA_SLP_CTRL_BASE                                 0x70025000

#define CB_INFRA_SLP_CTRL_CB_INFRA_CKGEN_BUS_PLL_ADDR          (CB_INFRA_SLP_CTRL_BASE + 0x000) // 5000
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG0_ADDR               (CB_INFRA_SLP_CTRL_BASE + 0x004) // 5004
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_ADDR               (CB_INFRA_SLP_CTRL_BASE + 0x008) // 5008
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_STATUS_ADDR             (CB_INFRA_SLP_CTRL_BASE + 0x00C) // 500C
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_SRC_EN_ADDR             (CB_INFRA_SLP_CTRL_BASE + 0x010) // 5010
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_ADDR          (CB_INFRA_SLP_CTRL_BASE + 0x014) // 5014
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG1_ADDR          (CB_INFRA_SLP_CTRL_BASE + 0x018) // 5018
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_RTFF_CFG_ADDR          (CB_INFRA_SLP_CTRL_BASE + 0x01C) // 501C
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_0_ADDR (CB_INFRA_SLP_CTRL_BASE + 0x020) // 5020
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_1_ADDR (CB_INFRA_SLP_CTRL_BASE + 0x024) // 5024
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_0_ADDR  (CB_INFRA_SLP_CTRL_BASE + 0x028) // 5028
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_1_ADDR  (CB_INFRA_SLP_CTRL_BASE + 0x02C) // 502C
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MCU_OWN_ADDR     (CB_INFRA_SLP_CTRL_BASE + 0x030) // 5030
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MCU_OWN_SET_ADDR (CB_INFRA_SLP_CTRL_BASE + 0x034) // 5034
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MCU_OWN_CLR_ADDR (CB_INFRA_SLP_CTRL_BASE + 0x038) // 5038
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_0_ADDR (CB_INFRA_SLP_CTRL_BASE + 0x040) // 5040
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_1_ADDR (CB_INFRA_SLP_CTRL_BASE + 0x044) // 5044
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_ADDR            (CB_INFRA_SLP_CTRL_BASE + 0x050) // 5050
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CTRL_STATUS_ADDR    (CB_INFRA_SLP_CTRL_BASE + 0x054) // 5054
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_0_ADDR  (CB_INFRA_SLP_CTRL_BASE + 0x060) // 5060
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_1_ADDR  (CB_INFRA_SLP_CTRL_BASE + 0x064) // 5064
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_0_ADDR  (CB_INFRA_SLP_CTRL_BASE + 0x070) // 5070
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_1_ADDR  (CB_INFRA_SLP_CTRL_BASE + 0x074) // 5074
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_0_ADDR  (CB_INFRA_SLP_CTRL_BASE + 0x080) // 5080
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_1_ADDR  (CB_INFRA_SLP_CTRL_BASE + 0x084) // 5084
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_0_ADDR              (CB_INFRA_SLP_CTRL_BASE + 0x100) // 5100
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_1_ADDR              (CB_INFRA_SLP_CTRL_BASE + 0x104) // 5104
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_2_ADDR              (CB_INFRA_SLP_CTRL_BASE + 0x108) // 5108
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_3_ADDR              (CB_INFRA_SLP_CTRL_BASE + 0x10C) // 510C
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_4_ADDR              (CB_INFRA_SLP_CTRL_BASE + 0x110) // 5110
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_5_ADDR              (CB_INFRA_SLP_CTRL_BASE + 0x114) // 5114
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_6_ADDR              (CB_INFRA_SLP_CTRL_BASE + 0x118) // 5118
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_CFG_ADDR          (CB_INFRA_SLP_CTRL_BASE + 0x120) // 5120
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_ADDR     (CB_INFRA_SLP_CTRL_BASE + 0x130) // 5130
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_ADDR     (CB_INFRA_SLP_CTRL_BASE + 0x140) // 5140
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_ADDR                    (CB_INFRA_SLP_CTRL_BASE + 0x200) // 5200
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_SET_ADDR                (CB_INFRA_SLP_CTRL_BASE + 0x204) // 5204
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_RESET_ADDR              (CB_INFRA_SLP_CTRL_BASE + 0x208) // 5208
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_PROT_HW_CTRL_ADDR       (CB_INFRA_SLP_CTRL_BASE + 0x210) // 5210
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_PROT_SW_CTRL_ADDR       (CB_INFRA_SLP_CTRL_BASE + 0x214) // 5214
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_DBG_SEL_ADDR            (CB_INFRA_SLP_CTRL_BASE + 0x300) // 5300
#define CB_INFRA_SLP_CTRL_CB_INFRA_CB_INFRA_OFF_SLP_CNT_ADDR   (CB_INFRA_SLP_CTRL_BASE + 0x400) // 5400
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CNT_ADDR           (CB_INFRA_SLP_CTRL_BASE + 0x404) // 5404
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CNT_ADDR            (CB_INFRA_SLP_CTRL_BASE + 0x408) // 5408
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_SLP_CNT_ADDR     (CB_INFRA_SLP_CTRL_BASE + 0x40C) // 540C
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_SLP_CNT_WF_ADDR   (CB_INFRA_SLP_CTRL_BASE + 0x410) // 5410
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_SLP_CNT_BT_ADDR   (CB_INFRA_SLP_CTRL_BASE + 0x414) // 5414
#define CB_INFRA_SLP_CTRL_CB_INFRA_DEBOUNCE_COUNT_VALUE_PERST_N_ADDR (CB_INFRA_SLP_CTRL_BASE + 0x424) // 5424




/* =====================================================================================

  ---CB_INFRA_CKGEN_BUS_PLL (0x70025000 + 0x000)---

    CR_CB_INFRA_BUS_PLL_DIV_SEL[5..0] - (RW)  xxx 
    RESERVED6[7..6]              - (RO) Reserved bits
    CR_CB_INFRA_BUS_PLL_DIV_EN[8] - (RW)  xxx 
    RESERVED9[15..9]             - (RO) Reserved bits
    CR_CB_INFRA_BUS_SRC_SEL[17..16] - (RW)  xxx 
    RESERVED18[23..18]           - (RO) Reserved bits
    CR_CB_INFRA_BUS_PLL_EN[24]   - (RW)  xxx 
    CR_CB_INFRA_BUS_PLL_REQ_EN[25] - (RW)  xxx 
    RESERVED26[30..26]           - (RO) Reserved bits
    CR_PLL_HWCTRL[31]            - (RW) CR_PLL_HWCTRL

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_CB_INFRA_CKGEN_BUS_PLL_CR_PLL_HWCTRL_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_CKGEN_BUS_PLL_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_CKGEN_BUS_PLL_CR_PLL_HWCTRL_MASK 0x80000000                // CR_PLL_HWCTRL[31]
#define CB_INFRA_SLP_CTRL_CB_INFRA_CKGEN_BUS_PLL_CR_PLL_HWCTRL_SHFT 31
#define CB_INFRA_SLP_CTRL_CB_INFRA_CKGEN_BUS_PLL_CR_CB_INFRA_BUS_PLL_REQ_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_CKGEN_BUS_PLL_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_CKGEN_BUS_PLL_CR_CB_INFRA_BUS_PLL_REQ_EN_MASK 0x02000000                // CR_CB_INFRA_BUS_PLL_REQ_EN[25]
#define CB_INFRA_SLP_CTRL_CB_INFRA_CKGEN_BUS_PLL_CR_CB_INFRA_BUS_PLL_REQ_EN_SHFT 25
#define CB_INFRA_SLP_CTRL_CB_INFRA_CKGEN_BUS_PLL_CR_CB_INFRA_BUS_PLL_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_CKGEN_BUS_PLL_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_CKGEN_BUS_PLL_CR_CB_INFRA_BUS_PLL_EN_MASK 0x01000000                // CR_CB_INFRA_BUS_PLL_EN[24]
#define CB_INFRA_SLP_CTRL_CB_INFRA_CKGEN_BUS_PLL_CR_CB_INFRA_BUS_PLL_EN_SHFT 24
#define CB_INFRA_SLP_CTRL_CB_INFRA_CKGEN_BUS_PLL_CR_CB_INFRA_BUS_SRC_SEL_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_CKGEN_BUS_PLL_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_CKGEN_BUS_PLL_CR_CB_INFRA_BUS_SRC_SEL_MASK 0x00030000                // CR_CB_INFRA_BUS_SRC_SEL[17..16]
#define CB_INFRA_SLP_CTRL_CB_INFRA_CKGEN_BUS_PLL_CR_CB_INFRA_BUS_SRC_SEL_SHFT 16
#define CB_INFRA_SLP_CTRL_CB_INFRA_CKGEN_BUS_PLL_CR_CB_INFRA_BUS_PLL_DIV_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_CKGEN_BUS_PLL_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_CKGEN_BUS_PLL_CR_CB_INFRA_BUS_PLL_DIV_EN_MASK 0x00000100                // CR_CB_INFRA_BUS_PLL_DIV_EN[8]
#define CB_INFRA_SLP_CTRL_CB_INFRA_CKGEN_BUS_PLL_CR_CB_INFRA_BUS_PLL_DIV_EN_SHFT 8
#define CB_INFRA_SLP_CTRL_CB_INFRA_CKGEN_BUS_PLL_CR_CB_INFRA_BUS_PLL_DIV_SEL_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_CKGEN_BUS_PLL_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_CKGEN_BUS_PLL_CR_CB_INFRA_BUS_PLL_DIV_SEL_MASK 0x0000003F                // CR_CB_INFRA_BUS_PLL_DIV_SEL[5..0]
#define CB_INFRA_SLP_CTRL_CB_INFRA_CKGEN_BUS_PLL_CR_CB_INFRA_BUS_PLL_DIV_SEL_SHFT 0

/* =====================================================================================

  ---CB_INFRA_SLP_CFG0 (0x70025000 + 0x004)---

    CR_ULPOSC_PLL_SEL[0]         - (RW) ulposc  or pllgp clk  selection 
                                     1 : PLLGP clk
                                     0 : ULPOSC CLK
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG0_CR_ULPOSC_PLL_SEL_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG0_CR_ULPOSC_PLL_SEL_MASK 0x00000001                // CR_ULPOSC_PLL_SEL[0]
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG0_CR_ULPOSC_PLL_SEL_SHFT 0

/* =====================================================================================

  ---CB_INFRA_SLP_CFG1 (0x70025000 + 0x008)---

    CR_ULPOSC_OSC_SEL[0]         - (RW) ulposc  or osc clk  selection 
                                     0 : XTAL clk
                                     1 : ULPOSC CLK
    CR_DELAY_VCORE_RDY_TIME[3..1] - (RW) CR_DELAY_VCORE_RDY_TIME
    CB_INFRA_OFF_VCORE_REQ_FORCE_OFF[4] - (RW) CB_INFRA_OFF_VCORE_REQ_FORCE_OFF
    CRYPTO_TOP_VCORE_REQ_FORCE_OFF[5] - (RW) CRYPTO_TOP_VCORE_REQ_FORCE_OFF
    RO_WF_VCORE_REQ_FORCE_OFF[6] - (RW) RO_WF_VCORE_REQ_FORCE_OFF
    RO_BT_VCORE_REQ_FORCE_OFF[7] - (RW) RO_BT_VCORE_REQ_FORCE_OFF
    DUMMY_REG_0[12..8]           - (RW) DUMMY_REG
    FORCE_PHYA_RESET_VALUE[13]   - (RW) SW force phya reset manual mode value
    FORCE_PHYA_RESET_MODE_EN[14] - (RW) SW force phya reset manual mode enable
    DUMMY_REG_1[19..15]          - (RW) DUMMY_REG
    RESERVED20[20]               - (RO) Reserved bits
    EFUSE_AUTOLOAD_BYPASS_EN[21] - (RW) bypass s2p pair fo pcie_mac/pcie_phy/bisr after first power on
    CB_INFRA_BUS_SRC_REQ_EN[24..22] - (RW) cb_infra_off bus sleep source enable
                                     [24]: dcm_2 (apb clock)
                                     [23]: dcm_1 (bus clock)
                                     [22]: slpprot_tmout (sleep protection timeout)
    CR_BYPASS_WAIT_30US[25]      - (RW) cb_infra 30us bypass before 2nd mtcmos chain
    RESERVED26[31..26]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_CR_BYPASS_WAIT_30US_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_CR_BYPASS_WAIT_30US_MASK 0x02000000                // CR_BYPASS_WAIT_30US[25]
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_CR_BYPASS_WAIT_30US_SHFT 25
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_CB_INFRA_BUS_SRC_REQ_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_CB_INFRA_BUS_SRC_REQ_EN_MASK 0x01C00000                // CB_INFRA_BUS_SRC_REQ_EN[24..22]
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_CB_INFRA_BUS_SRC_REQ_EN_SHFT 22
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_EFUSE_AUTOLOAD_BYPASS_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_EFUSE_AUTOLOAD_BYPASS_EN_MASK 0x00200000                // EFUSE_AUTOLOAD_BYPASS_EN[21]
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_EFUSE_AUTOLOAD_BYPASS_EN_SHFT 21
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_DUMMY_REG_1_ADDR   CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_DUMMY_REG_1_MASK   0x000F8000                // DUMMY_REG_1[19..15]
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_DUMMY_REG_1_SHFT   15
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_FORCE_PHYA_RESET_MODE_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_FORCE_PHYA_RESET_MODE_EN_MASK 0x00004000                // FORCE_PHYA_RESET_MODE_EN[14]
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_FORCE_PHYA_RESET_MODE_EN_SHFT 14
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_FORCE_PHYA_RESET_VALUE_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_FORCE_PHYA_RESET_VALUE_MASK 0x00002000                // FORCE_PHYA_RESET_VALUE[13]
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_FORCE_PHYA_RESET_VALUE_SHFT 13
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_DUMMY_REG_0_ADDR   CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_DUMMY_REG_0_MASK   0x00001F00                // DUMMY_REG_0[12..8]
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_DUMMY_REG_0_SHFT   8
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_RO_BT_VCORE_REQ_FORCE_OFF_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_RO_BT_VCORE_REQ_FORCE_OFF_MASK 0x00000080                // RO_BT_VCORE_REQ_FORCE_OFF[7]
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_RO_BT_VCORE_REQ_FORCE_OFF_SHFT 7
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_RO_WF_VCORE_REQ_FORCE_OFF_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_RO_WF_VCORE_REQ_FORCE_OFF_MASK 0x00000040                // RO_WF_VCORE_REQ_FORCE_OFF[6]
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_RO_WF_VCORE_REQ_FORCE_OFF_SHFT 6
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_CRYPTO_TOP_VCORE_REQ_FORCE_OFF_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_CRYPTO_TOP_VCORE_REQ_FORCE_OFF_MASK 0x00000020                // CRYPTO_TOP_VCORE_REQ_FORCE_OFF[5]
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_CRYPTO_TOP_VCORE_REQ_FORCE_OFF_SHFT 5
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_CB_INFRA_OFF_VCORE_REQ_FORCE_OFF_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_CB_INFRA_OFF_VCORE_REQ_FORCE_OFF_MASK 0x00000010                // CB_INFRA_OFF_VCORE_REQ_FORCE_OFF[4]
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_CB_INFRA_OFF_VCORE_REQ_FORCE_OFF_SHFT 4
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_CR_DELAY_VCORE_RDY_TIME_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_CR_DELAY_VCORE_RDY_TIME_MASK 0x0000000E                // CR_DELAY_VCORE_RDY_TIME[3..1]
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_CR_DELAY_VCORE_RDY_TIME_SHFT 1
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_CR_ULPOSC_OSC_SEL_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_CR_ULPOSC_OSC_SEL_MASK 0x00000001                // CR_ULPOSC_OSC_SEL[0]
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_CFG1_CR_ULPOSC_OSC_SEL_SHFT 0

/* =====================================================================================

  ---CB_INFRA_SLP_STATUS (0x70025000 + 0x00C)---

    CONN_WAKE_CB_INFRA[0]        - (RO) CONN_WAKE_CB_INFRA
    CB_INFRA_OSC_RDY[1]          - (RO) CB_INFRA_OSC_RDY
    CB_INFRA_ULPOSC_52M_RDY[2]   - (RO) CB_INFRA_ULPOSC_52M_RDY
    CB_INFRA_VCORE_RDY[3]        - (RO) CB_INFRA_VCORE_RDY
    CB_INFRA_ULPOSC_26M_RDY[4]   - (RO) CB_INFRA_ULPOSC_26M_RDY
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_STATUS_CB_INFRA_ULPOSC_26M_RDY_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_SLP_STATUS_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_STATUS_CB_INFRA_ULPOSC_26M_RDY_MASK 0x00000010                // CB_INFRA_ULPOSC_26M_RDY[4]
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_STATUS_CB_INFRA_ULPOSC_26M_RDY_SHFT 4
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_STATUS_CB_INFRA_VCORE_RDY_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_SLP_STATUS_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_STATUS_CB_INFRA_VCORE_RDY_MASK 0x00000008                // CB_INFRA_VCORE_RDY[3]
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_STATUS_CB_INFRA_VCORE_RDY_SHFT 3
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_STATUS_CB_INFRA_ULPOSC_52M_RDY_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_SLP_STATUS_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_STATUS_CB_INFRA_ULPOSC_52M_RDY_MASK 0x00000004                // CB_INFRA_ULPOSC_52M_RDY[2]
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_STATUS_CB_INFRA_ULPOSC_52M_RDY_SHFT 2
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_STATUS_CB_INFRA_OSC_RDY_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_SLP_STATUS_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_STATUS_CB_INFRA_OSC_RDY_MASK 0x00000002                // CB_INFRA_OSC_RDY[1]
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_STATUS_CB_INFRA_OSC_RDY_SHFT 1
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_STATUS_CONN_WAKE_CB_INFRA_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_SLP_STATUS_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_STATUS_CONN_WAKE_CB_INFRA_MASK 0x00000001                // CONN_WAKE_CB_INFRA[0]
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_STATUS_CONN_WAKE_CB_INFRA_SHFT 0

/* =====================================================================================

  ---CB_INFRA_SLP_SRC_EN (0x70025000 + 0x010)---

    CR_PWR_OFF_SRC_EN[7..0]      - (RW) CR_PWR_OFF_SRC_EN
                                     [3]: cb_infra_bus
                                     [2]: usb
                                     [1]: pcie
                                     [0]: conn_ap_bus_req
    RESERVED8[15..8]             - (RO) Reserved bits
    CR_WAKE_UP_SRC_EN[23..16]    - (RW) CR_WAKE_UP_SRC_EN
                                     [18]: usb
                                     [17]: pcie
                                     [16]: conn_ap_bus_req
    CR_CB_INFRA_FORCE_AWAKE[24]  - (RW) CR_CB_INFRA_FORCE_AWAKE
    RESERVED25[31..25]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_SRC_EN_CR_CB_INFRA_FORCE_AWAKE_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_SLP_SRC_EN_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_SRC_EN_CR_CB_INFRA_FORCE_AWAKE_MASK 0x01000000                // CR_CB_INFRA_FORCE_AWAKE[24]
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_SRC_EN_CR_CB_INFRA_FORCE_AWAKE_SHFT 24
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_SRC_EN_CR_WAKE_UP_SRC_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_SLP_SRC_EN_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_SRC_EN_CR_WAKE_UP_SRC_EN_MASK 0x00FF0000                // CR_WAKE_UP_SRC_EN[23..16]
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_SRC_EN_CR_WAKE_UP_SRC_EN_SHFT 16
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_SRC_EN_CR_PWR_OFF_SRC_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_SLP_SRC_EN_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_SRC_EN_CR_PWR_OFF_SRC_EN_MASK 0x000000FF                // CR_PWR_OFF_SRC_EN[7..0]
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_SRC_EN_CR_PWR_OFF_SRC_EN_SHFT 0

/* =====================================================================================

  ---CB_INFRA_PCIE_SLP_CFG0 (0x70025000 + 0x014)---

    CR_CNT_FOR_CG_SYNC[5..0]     - (RW) CR_CNT_FOR_CG_SYNC
    CR_L1_EINT_MASK_DIS[6]       - (RW) CR_L1_EINT_MASK_DIS
    PCIE_L1_HW_EN[7]             - (RW) PCIE_L1_HW_EN
    CR_DELAY_FOR_PWR[11..8]      - (RW) CR_DELAY_FOR_PWR
    RG_PCIE_SLP_HW_MODE_EN[13..12] - (RW) RG_PCIE_SLP_HW_MODE_EN
    PCIE_L3_WAKE_EN[14]          - (RW) PCIE_L3_WAKE_EN
    PCIE_L3_SLP_EN[15]           - (RW) PCIE_L3_SLP_EN
    PCIE_L1P2_WAKE_EN[16]        - (RW) PCIE_L1P2_WAKE_EN
    PCIE_L1P2_SLP_EN[17]         - (RW) PCIE_L1P2_SLP_EN
    PCIE_SWPD_WKAE_EN[18]        - (RW) PCIE_SWPD_WKAE_EN
    PCIE_SWPD_SLP_EN[19]         - (RW) PCIE_SWPD_SLP_EN
    PCIE_HWPD_WKAE_EN[20]        - (RW) PCIE_HWPD_WKAE_EN
    PCIE_HWPD_SLP_EN[21]         - (RW) PCIE_HWPD_SLP_EN
    PCIE_MSI_EVT_WAKE_EN[22]     - (RW) PCIE_MSI_EVT_WAKE_EN
    PCIE_MSI_EVT_SLP_EN[23]      - (RW) PCIE_MSI_EVT_SLP_EN
    CR_PCIE_SRC_REQ_SW_MODE_VAL[24] - (RW) CR_PCIE_SRC_REQ_SW_MODE_VAL
    CR_PCIE_SRC_REQ_SW_MODE_EN[25] - (RW) CR_PCIE_SRC_REQ_SW_MODE_EN
    PCIE_SWPD[26]                - (RW) PCIE_SWPD
    RESERVED27[28..27]           - (RO) Reserved bits
    PCIE_ST_SLEEP[29]            - (RO) PCIE_ST_SLEEP
    PCIE_ST_ACTIVE[30]           - (RO) PCIE_ST_ACTIVE
    PCIE_PERST_LOCK_EN[31]       - (RW) PCIE_PERST_LOCK_EN

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_PCIE_PERST_LOCK_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_PCIE_PERST_LOCK_EN_MASK 0x80000000                // PCIE_PERST_LOCK_EN[31]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_PCIE_PERST_LOCK_EN_SHFT 31
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_PCIE_ST_ACTIVE_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_PCIE_ST_ACTIVE_MASK 0x40000000                // PCIE_ST_ACTIVE[30]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_PCIE_ST_ACTIVE_SHFT 30
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_PCIE_ST_SLEEP_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_PCIE_ST_SLEEP_MASK 0x20000000                // PCIE_ST_SLEEP[29]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_PCIE_ST_SLEEP_SHFT 29
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_PCIE_SWPD_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_PCIE_SWPD_MASK 0x04000000                // PCIE_SWPD[26]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_PCIE_SWPD_SHFT 26
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_CR_PCIE_SRC_REQ_SW_MODE_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_CR_PCIE_SRC_REQ_SW_MODE_EN_MASK 0x02000000                // CR_PCIE_SRC_REQ_SW_MODE_EN[25]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_CR_PCIE_SRC_REQ_SW_MODE_EN_SHFT 25
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_CR_PCIE_SRC_REQ_SW_MODE_VAL_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_CR_PCIE_SRC_REQ_SW_MODE_VAL_MASK 0x01000000                // CR_PCIE_SRC_REQ_SW_MODE_VAL[24]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_CR_PCIE_SRC_REQ_SW_MODE_VAL_SHFT 24
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_PCIE_MSI_EVT_SLP_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_PCIE_MSI_EVT_SLP_EN_MASK 0x00800000                // PCIE_MSI_EVT_SLP_EN[23]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_PCIE_MSI_EVT_SLP_EN_SHFT 23
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_PCIE_MSI_EVT_WAKE_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_PCIE_MSI_EVT_WAKE_EN_MASK 0x00400000                // PCIE_MSI_EVT_WAKE_EN[22]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_PCIE_MSI_EVT_WAKE_EN_SHFT 22
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_PCIE_HWPD_SLP_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_PCIE_HWPD_SLP_EN_MASK 0x00200000                // PCIE_HWPD_SLP_EN[21]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_PCIE_HWPD_SLP_EN_SHFT 21
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_PCIE_HWPD_WKAE_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_PCIE_HWPD_WKAE_EN_MASK 0x00100000                // PCIE_HWPD_WKAE_EN[20]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_PCIE_HWPD_WKAE_EN_SHFT 20
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_PCIE_SWPD_SLP_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_PCIE_SWPD_SLP_EN_MASK 0x00080000                // PCIE_SWPD_SLP_EN[19]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_PCIE_SWPD_SLP_EN_SHFT 19
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_PCIE_SWPD_WKAE_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_PCIE_SWPD_WKAE_EN_MASK 0x00040000                // PCIE_SWPD_WKAE_EN[18]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_PCIE_SWPD_WKAE_EN_SHFT 18
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_PCIE_L1P2_SLP_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_PCIE_L1P2_SLP_EN_MASK 0x00020000                // PCIE_L1P2_SLP_EN[17]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_PCIE_L1P2_SLP_EN_SHFT 17
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_PCIE_L1P2_WAKE_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_PCIE_L1P2_WAKE_EN_MASK 0x00010000                // PCIE_L1P2_WAKE_EN[16]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_PCIE_L1P2_WAKE_EN_SHFT 16
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_PCIE_L3_SLP_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_PCIE_L3_SLP_EN_MASK 0x00008000                // PCIE_L3_SLP_EN[15]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_PCIE_L3_SLP_EN_SHFT 15
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_PCIE_L3_WAKE_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_PCIE_L3_WAKE_EN_MASK 0x00004000                // PCIE_L3_WAKE_EN[14]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_PCIE_L3_WAKE_EN_SHFT 14
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_RG_PCIE_SLP_HW_MODE_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_RG_PCIE_SLP_HW_MODE_EN_MASK 0x00003000                // RG_PCIE_SLP_HW_MODE_EN[13..12]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_RG_PCIE_SLP_HW_MODE_EN_SHFT 12
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_CR_DELAY_FOR_PWR_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_CR_DELAY_FOR_PWR_MASK 0x00000F00                // CR_DELAY_FOR_PWR[11..8]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_CR_DELAY_FOR_PWR_SHFT 8
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_PCIE_L1_HW_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_PCIE_L1_HW_EN_MASK 0x00000080                // PCIE_L1_HW_EN[7]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_PCIE_L1_HW_EN_SHFT 7
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_CR_L1_EINT_MASK_DIS_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_CR_L1_EINT_MASK_DIS_MASK 0x00000040                // CR_L1_EINT_MASK_DIS[6]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_CR_L1_EINT_MASK_DIS_SHFT 6
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_CR_CNT_FOR_CG_SYNC_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_CR_CNT_FOR_CG_SYNC_MASK 0x0000003F                // CR_CNT_FOR_CG_SYNC[5..0]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG0_CR_CNT_FOR_CG_SYNC_SHFT 0

/* =====================================================================================

  ---CB_INFRA_PCIE_SLP_CFG1 (0x70025000 + 0x018)---

    PCIE_MIS_INT_WF_EN[31..0]    - (RW) PCIE_MIS_INT_WF_EN

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG1_PCIE_MIS_INT_WF_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG1_PCIE_MIS_INT_WF_EN_MASK 0xFFFFFFFF                // PCIE_MIS_INT_WF_EN[31..0]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CFG1_PCIE_MIS_INT_WF_EN_SHFT 0

/* =====================================================================================

  ---CB_INFRA_PCIE_RTFF_CFG (0x70025000 + 0x01C)---

    CR_RTFF_SW_MODE[0]           - (RW) CR_RTFF_SW_MODE
    CR_SW_PCIE_PHYD_RTFF_RESTORE_N[1] - (RW) CR_SW_PCIE_PHYD_RTFF_RESTORE_N
    CR_SW_PCIE_PHYD_RTFF_SAVE[2] - (RW) CR_SW_PCIE_PHYD_RTFF_SAVE
    CR_SW_PCIE_PHYD_REF_DIS_CK[3] - (RW) CR_SW_PCIE_PHYD_REF_DIS_CK
    CR_SW_PEXTP_MAC_RTFF_RESTORE_N[4] - (RW) CR_SW_PEXTP_MAC_RTFF_RESTORE_N
    CR_SW_PEXTP_MAC_RTFF_SAVE[5] - (RW) CR_SW_PEXTP_MAC_RTFF_SAVE
    CR_SW_PCIE_CORE_RTFF_CK_DIS[6] - (RW) CR_SW_PCIE_CORE_RTFF_CK_DIS
    RESERVED7[31..7]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_RTFF_CFG_CR_SW_PCIE_CORE_RTFF_CK_DIS_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_RTFF_CFG_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_RTFF_CFG_CR_SW_PCIE_CORE_RTFF_CK_DIS_MASK 0x00000040                // CR_SW_PCIE_CORE_RTFF_CK_DIS[6]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_RTFF_CFG_CR_SW_PCIE_CORE_RTFF_CK_DIS_SHFT 6
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_RTFF_CFG_CR_SW_PEXTP_MAC_RTFF_SAVE_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_RTFF_CFG_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_RTFF_CFG_CR_SW_PEXTP_MAC_RTFF_SAVE_MASK 0x00000020                // CR_SW_PEXTP_MAC_RTFF_SAVE[5]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_RTFF_CFG_CR_SW_PEXTP_MAC_RTFF_SAVE_SHFT 5
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_RTFF_CFG_CR_SW_PEXTP_MAC_RTFF_RESTORE_N_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_RTFF_CFG_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_RTFF_CFG_CR_SW_PEXTP_MAC_RTFF_RESTORE_N_MASK 0x00000010                // CR_SW_PEXTP_MAC_RTFF_RESTORE_N[4]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_RTFF_CFG_CR_SW_PEXTP_MAC_RTFF_RESTORE_N_SHFT 4
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_RTFF_CFG_CR_SW_PCIE_PHYD_REF_DIS_CK_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_RTFF_CFG_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_RTFF_CFG_CR_SW_PCIE_PHYD_REF_DIS_CK_MASK 0x00000008                // CR_SW_PCIE_PHYD_REF_DIS_CK[3]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_RTFF_CFG_CR_SW_PCIE_PHYD_REF_DIS_CK_SHFT 3
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_RTFF_CFG_CR_SW_PCIE_PHYD_RTFF_SAVE_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_RTFF_CFG_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_RTFF_CFG_CR_SW_PCIE_PHYD_RTFF_SAVE_MASK 0x00000004                // CR_SW_PCIE_PHYD_RTFF_SAVE[2]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_RTFF_CFG_CR_SW_PCIE_PHYD_RTFF_SAVE_SHFT 2
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_RTFF_CFG_CR_SW_PCIE_PHYD_RTFF_RESTORE_N_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_RTFF_CFG_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_RTFF_CFG_CR_SW_PCIE_PHYD_RTFF_RESTORE_N_MASK 0x00000002                // CR_SW_PCIE_PHYD_RTFF_RESTORE_N[1]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_RTFF_CFG_CR_SW_PCIE_PHYD_RTFF_RESTORE_N_SHFT 1
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_RTFF_CFG_CR_RTFF_SW_MODE_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_RTFF_CFG_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_RTFF_CFG_CR_RTFF_SW_MODE_MASK 0x00000001                // CR_RTFF_SW_MODE[0]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_RTFF_CFG_CR_RTFF_SW_MODE_SHFT 0

/* =====================================================================================

  ---CB_INFRA_PCIE_CORE_MTCMOS_CFG_0 (0x70025000 + 0x020)---

    CR_VLP_PCIE_HW_PWR_CTRL[0]   - (RW) CR_VLP_PCIE_HW_PWR_CTRL
    CR_VLP_PCIE_SOFT_ISO_EN[1]   - (RW) CR_VLP_PCIE_SOFT_ISO_EN
    CR_VLP_PCIE_SOFT_PWR_ON_S[2] - (RW) CR_VLP_PCIE_SOFT_PWR_ON_S
    CR_VLP_PCIE_SOFT_PWR_ON[3]   - (RW) CR_VLP_PCIE_SOFT_PWR_ON
    CR_VLP_PCIE_SOFT_RSTB[4]     - (RW) CR_VLP_PCIE_SOFT_RSTB
    CR_VLP_PCIE_PWR_ON_S_EN[5]   - (RW) CR_VLP_PCIE_PWR_ON_S_EN
    RESERVED6[31..6]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_0_CR_VLP_PCIE_PWR_ON_S_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_0_CR_VLP_PCIE_PWR_ON_S_EN_MASK 0x00000020                // CR_VLP_PCIE_PWR_ON_S_EN[5]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_0_CR_VLP_PCIE_PWR_ON_S_EN_SHFT 5
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_0_CR_VLP_PCIE_SOFT_RSTB_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_0_CR_VLP_PCIE_SOFT_RSTB_MASK 0x00000010                // CR_VLP_PCIE_SOFT_RSTB[4]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_0_CR_VLP_PCIE_SOFT_RSTB_SHFT 4
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_0_CR_VLP_PCIE_SOFT_PWR_ON_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_0_CR_VLP_PCIE_SOFT_PWR_ON_MASK 0x00000008                // CR_VLP_PCIE_SOFT_PWR_ON[3]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_0_CR_VLP_PCIE_SOFT_PWR_ON_SHFT 3
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_0_CR_VLP_PCIE_SOFT_PWR_ON_S_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_0_CR_VLP_PCIE_SOFT_PWR_ON_S_MASK 0x00000004                // CR_VLP_PCIE_SOFT_PWR_ON_S[2]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_0_CR_VLP_PCIE_SOFT_PWR_ON_S_SHFT 2
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_0_CR_VLP_PCIE_SOFT_ISO_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_0_CR_VLP_PCIE_SOFT_ISO_EN_MASK 0x00000002                // CR_VLP_PCIE_SOFT_ISO_EN[1]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_0_CR_VLP_PCIE_SOFT_ISO_EN_SHFT 1
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_0_CR_VLP_PCIE_HW_PWR_CTRL_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_0_CR_VLP_PCIE_HW_PWR_CTRL_MASK 0x00000001                // CR_VLP_PCIE_HW_PWR_CTRL[0]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_0_CR_VLP_PCIE_HW_PWR_CTRL_SHFT 0

/* =====================================================================================

  ---CB_INFRA_PCIE_CORE_MTCMOS_CFG_1 (0x70025000 + 0x024)---

    PCIE_CORE_PWR_ACK_S[0]       - (RO) PCIE_CORE_PWR_ACK_S
    PCIE_CORE_PWR_ACK[1]         - (RO) PCIE_CORE_PWR_ACK
    AN_PCIE_CORE_PWR_ACK_S[2]    - (RO) AN_PCIE_CORE_PWR_ACK_S
    MX_PCIE_CORE_PWR_ACK[3]      - (RO) MX_PCIE_CORE_PWR_ACK
    VLP_PCIE_PWR_ON_S[4]         - (RO) VLP_PCIE_PWR_ON_S
    VLP_PCIE_ISO_EN[5]           - (RO) VLP_PCIE_ISO_EN
    VLP_PCIE_PWR_ON[6]           - (RO) VLP_PCIE_PWR_ON
    VLP_PCIE_RST_B[7]            - (RO) VLP_PCIE_RST_B
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_1_VLP_PCIE_RST_B_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_1_VLP_PCIE_RST_B_MASK 0x00000080                // VLP_PCIE_RST_B[7]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_1_VLP_PCIE_RST_B_SHFT 7
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_1_VLP_PCIE_PWR_ON_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_1_VLP_PCIE_PWR_ON_MASK 0x00000040                // VLP_PCIE_PWR_ON[6]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_1_VLP_PCIE_PWR_ON_SHFT 6
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_1_VLP_PCIE_ISO_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_1_VLP_PCIE_ISO_EN_MASK 0x00000020                // VLP_PCIE_ISO_EN[5]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_1_VLP_PCIE_ISO_EN_SHFT 5
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_1_VLP_PCIE_PWR_ON_S_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_1_VLP_PCIE_PWR_ON_S_MASK 0x00000010                // VLP_PCIE_PWR_ON_S[4]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_1_VLP_PCIE_PWR_ON_S_SHFT 4
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_1_MX_PCIE_CORE_PWR_ACK_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_1_MX_PCIE_CORE_PWR_ACK_MASK 0x00000008                // MX_PCIE_CORE_PWR_ACK[3]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_1_MX_PCIE_CORE_PWR_ACK_SHFT 3
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_1_AN_PCIE_CORE_PWR_ACK_S_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_1_AN_PCIE_CORE_PWR_ACK_S_MASK 0x00000004                // AN_PCIE_CORE_PWR_ACK_S[2]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_1_AN_PCIE_CORE_PWR_ACK_S_SHFT 2
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_1_PCIE_CORE_PWR_ACK_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_1_PCIE_CORE_PWR_ACK_MASK 0x00000002                // PCIE_CORE_PWR_ACK[1]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_1_PCIE_CORE_PWR_ACK_SHFT 1
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_1_PCIE_CORE_PWR_ACK_S_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_1_PCIE_CORE_PWR_ACK_S_MASK 0x00000001                // PCIE_CORE_PWR_ACK_S[0]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_CORE_MTCMOS_CFG_1_PCIE_CORE_PWR_ACK_S_SHFT 0

/* =====================================================================================

  ---CB_INFRA_PCIE_PHY_MTCMOS_CFG_0 (0x70025000 + 0x028)---

    CR_VLP_PCIE_PHY_HW_PWR_CTRL[0] - (RW) CR_VLP_PCIE_PHY_HW_PWR_CTRL
    CR_VLP_PCIE_PHY_SOFT_ISO_EN[1] - (RW) CR_VLP_PCIE_PHY_SOFT_ISO_EN
    CR_VLP_PCIE_PHY_SOFT_PWR_ON_S[2] - (RW) CR_VLP_PCIE_PHY_SOFT_PWR_ON_S
    CR_VLP_PCIE_PHY_SOFT_PWR_ON[3] - (RW) CR_VLP_PCIE_PHY_SOFT_PWR_ON
    CR_VLP_PCIE_PHY_SOFT_RSTB[4] - (RW) CR_VLP_PCIE_PHY_SOFT_RSTB
    CR_VLP_PCIE_PHY_PWR_ON_S_EN[5] - (RW) CR_VLP_PCIE_PHY_PWR_ON_S_EN
    RESERVED6[31..6]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_0_CR_VLP_PCIE_PHY_PWR_ON_S_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_0_CR_VLP_PCIE_PHY_PWR_ON_S_EN_MASK 0x00000020                // CR_VLP_PCIE_PHY_PWR_ON_S_EN[5]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_0_CR_VLP_PCIE_PHY_PWR_ON_S_EN_SHFT 5
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_0_CR_VLP_PCIE_PHY_SOFT_RSTB_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_0_CR_VLP_PCIE_PHY_SOFT_RSTB_MASK 0x00000010                // CR_VLP_PCIE_PHY_SOFT_RSTB[4]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_0_CR_VLP_PCIE_PHY_SOFT_RSTB_SHFT 4
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_0_CR_VLP_PCIE_PHY_SOFT_PWR_ON_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_0_CR_VLP_PCIE_PHY_SOFT_PWR_ON_MASK 0x00000008                // CR_VLP_PCIE_PHY_SOFT_PWR_ON[3]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_0_CR_VLP_PCIE_PHY_SOFT_PWR_ON_SHFT 3
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_0_CR_VLP_PCIE_PHY_SOFT_PWR_ON_S_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_0_CR_VLP_PCIE_PHY_SOFT_PWR_ON_S_MASK 0x00000004                // CR_VLP_PCIE_PHY_SOFT_PWR_ON_S[2]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_0_CR_VLP_PCIE_PHY_SOFT_PWR_ON_S_SHFT 2
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_0_CR_VLP_PCIE_PHY_SOFT_ISO_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_0_CR_VLP_PCIE_PHY_SOFT_ISO_EN_MASK 0x00000002                // CR_VLP_PCIE_PHY_SOFT_ISO_EN[1]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_0_CR_VLP_PCIE_PHY_SOFT_ISO_EN_SHFT 1
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_0_CR_VLP_PCIE_PHY_HW_PWR_CTRL_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_0_CR_VLP_PCIE_PHY_HW_PWR_CTRL_MASK 0x00000001                // CR_VLP_PCIE_PHY_HW_PWR_CTRL[0]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_0_CR_VLP_PCIE_PHY_HW_PWR_CTRL_SHFT 0

/* =====================================================================================

  ---CB_INFRA_PCIE_PHY_MTCMOS_CFG_1 (0x70025000 + 0x02C)---

    PCIE_PHY_PWR_ACK_S[0]        - (RO) PCIE_PHY_PWR_ACK_S
    PCIE_PHY_PWR_ACK[1]          - (RO) PCIE_PHY_PWR_ACK
    AN_PCIE_PHY_PWR_ACK_S[2]     - (RO) AN_PCIE_PHY_PWR_ACK_S
    MX_PCIE_PHY_PWR_ACK[3]       - (RO) MX_PCIE_PHY_PWR_ACK
    VLP_PCIE_PHY_PWR_ON_S[4]     - (RO) VLP_PCIE_PHY_PWR_ON_S
    VLP_PCIE_PHY_ISO_EN[5]       - (RO) VLP_PCIE_PHY_ISO_EN
    VLP_PCIE_PHY_PWR_ON[6]       - (RO) VLP_PCIE_PHY_PWR_ON
    VLP_PCIE_PHY_RST_B[7]        - (RO) VLP_PCIE_PHY_RST_B
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_1_VLP_PCIE_PHY_RST_B_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_1_VLP_PCIE_PHY_RST_B_MASK 0x00000080                // VLP_PCIE_PHY_RST_B[7]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_1_VLP_PCIE_PHY_RST_B_SHFT 7
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_1_VLP_PCIE_PHY_PWR_ON_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_1_VLP_PCIE_PHY_PWR_ON_MASK 0x00000040                // VLP_PCIE_PHY_PWR_ON[6]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_1_VLP_PCIE_PHY_PWR_ON_SHFT 6
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_1_VLP_PCIE_PHY_ISO_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_1_VLP_PCIE_PHY_ISO_EN_MASK 0x00000020                // VLP_PCIE_PHY_ISO_EN[5]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_1_VLP_PCIE_PHY_ISO_EN_SHFT 5
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_1_VLP_PCIE_PHY_PWR_ON_S_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_1_VLP_PCIE_PHY_PWR_ON_S_MASK 0x00000010                // VLP_PCIE_PHY_PWR_ON_S[4]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_1_VLP_PCIE_PHY_PWR_ON_S_SHFT 4
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_1_MX_PCIE_PHY_PWR_ACK_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_1_MX_PCIE_PHY_PWR_ACK_MASK 0x00000008                // MX_PCIE_PHY_PWR_ACK[3]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_1_MX_PCIE_PHY_PWR_ACK_SHFT 3
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_1_AN_PCIE_PHY_PWR_ACK_S_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_1_AN_PCIE_PHY_PWR_ACK_S_MASK 0x00000004                // AN_PCIE_PHY_PWR_ACK_S[2]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_1_AN_PCIE_PHY_PWR_ACK_S_SHFT 2
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_1_PCIE_PHY_PWR_ACK_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_1_PCIE_PHY_PWR_ACK_MASK 0x00000002                // PCIE_PHY_PWR_ACK[1]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_1_PCIE_PHY_PWR_ACK_SHFT 1
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_1_PCIE_PHY_PWR_ACK_S_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_1_PCIE_PHY_PWR_ACK_S_MASK 0x00000001                // PCIE_PHY_PWR_ACK_S[0]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_PHY_MTCMOS_CFG_1_PCIE_PHY_PWR_ACK_S_SHFT 0

/* =====================================================================================

  ---CB_INFRA_CRYPTO_TOP_MCU_OWN (0x70025000 + 0x030)---

    CR_VLP_CRYPTO_TOP_MCU_OWN[1..0] - (RO) CR_VLP_CRYPTO_TOP_MCU_OWN
    CRYPTO_TOP_MCU_OWN_RDY[2]    - (RO) CRYPTO_TOP_MCU_OWN_RDY
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MCU_OWN_CRYPTO_TOP_MCU_OWN_RDY_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MCU_OWN_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MCU_OWN_CRYPTO_TOP_MCU_OWN_RDY_MASK 0x00000004                // CRYPTO_TOP_MCU_OWN_RDY[2]
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MCU_OWN_CRYPTO_TOP_MCU_OWN_RDY_SHFT 2
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MCU_OWN_CR_VLP_CRYPTO_TOP_MCU_OWN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MCU_OWN_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MCU_OWN_CR_VLP_CRYPTO_TOP_MCU_OWN_MASK 0x00000003                // CR_VLP_CRYPTO_TOP_MCU_OWN[1..0]
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MCU_OWN_CR_VLP_CRYPTO_TOP_MCU_OWN_SHFT 0

/* =====================================================================================

  ---CB_INFRA_CRYPTO_TOP_MCU_OWN_SET (0x70025000 + 0x034)---

    CR_VLP_CRYPTO_TOP_MCU_OWN_SET[1..0] - (WO) CR_VLP_CRYPTO_TOP_MCU_OWN_SET
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MCU_OWN_SET_CR_VLP_CRYPTO_TOP_MCU_OWN_SET_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MCU_OWN_SET_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MCU_OWN_SET_CR_VLP_CRYPTO_TOP_MCU_OWN_SET_MASK 0x00000003                // CR_VLP_CRYPTO_TOP_MCU_OWN_SET[1..0]
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MCU_OWN_SET_CR_VLP_CRYPTO_TOP_MCU_OWN_SET_SHFT 0

/* =====================================================================================

  ---CB_INFRA_CRYPTO_TOP_MCU_OWN_CLR (0x70025000 + 0x038)---

    CR_VLP_CRYPTO_TOP_MCU_OWN_CLR[1..0] - (WO) CR_VLP_CRYPTO_TOP_MCU_OWN_CLR
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MCU_OWN_CLR_CR_VLP_CRYPTO_TOP_MCU_OWN_CLR_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MCU_OWN_CLR_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MCU_OWN_CLR_CR_VLP_CRYPTO_TOP_MCU_OWN_CLR_MASK 0x00000003                // CR_VLP_CRYPTO_TOP_MCU_OWN_CLR[1..0]
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MCU_OWN_CLR_CR_VLP_CRYPTO_TOP_MCU_OWN_CLR_SHFT 0

/* =====================================================================================

  ---CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_0 (0x70025000 + 0x040)---

    CR_VLP_CRYPTO_TOP_HW_PWR_CTRL[0] - (RW) CR_VLP_CRYPTO_TOP_HW_PWR_CTRL
    CR_VLP_CRYPTO_TOP_SOFT_ISO_EN[1] - (RW) CR_VLP_CRYPTO_TOP_SOFT_ISO_EN
    CR_VLP_CRYPTO_TOP_SOFT_PWR_ON_S[2] - (RW) CR_VLP_CRYPTO_TOP_SOFT_PWR_ON_S
    CR_VLP_CRYPTO_TOP_SOFT_PWR_ON[3] - (RW) CR_VLP_CRYPTO_TOP_SOFT_PWR_ON
    CR_VLP_CRYPTO_TOP_SOFT_RSTB[4] - (RW) CR_VLP_CRYPTO_TOP_SOFT_RSTB
    CR_VLP_CRYPTO_TOP_PWR_ON_S_EN[5] - (RW) CR_VLP_CRYPTO_TOP_PWR_ON_S_EN
    RESERVED6[31..6]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_0_CR_VLP_CRYPTO_TOP_PWR_ON_S_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_0_CR_VLP_CRYPTO_TOP_PWR_ON_S_EN_MASK 0x00000020                // CR_VLP_CRYPTO_TOP_PWR_ON_S_EN[5]
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_0_CR_VLP_CRYPTO_TOP_PWR_ON_S_EN_SHFT 5
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_0_CR_VLP_CRYPTO_TOP_SOFT_RSTB_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_0_CR_VLP_CRYPTO_TOP_SOFT_RSTB_MASK 0x00000010                // CR_VLP_CRYPTO_TOP_SOFT_RSTB[4]
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_0_CR_VLP_CRYPTO_TOP_SOFT_RSTB_SHFT 4
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_0_CR_VLP_CRYPTO_TOP_SOFT_PWR_ON_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_0_CR_VLP_CRYPTO_TOP_SOFT_PWR_ON_MASK 0x00000008                // CR_VLP_CRYPTO_TOP_SOFT_PWR_ON[3]
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_0_CR_VLP_CRYPTO_TOP_SOFT_PWR_ON_SHFT 3
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_0_CR_VLP_CRYPTO_TOP_SOFT_PWR_ON_S_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_0_CR_VLP_CRYPTO_TOP_SOFT_PWR_ON_S_MASK 0x00000004                // CR_VLP_CRYPTO_TOP_SOFT_PWR_ON_S[2]
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_0_CR_VLP_CRYPTO_TOP_SOFT_PWR_ON_S_SHFT 2
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_0_CR_VLP_CRYPTO_TOP_SOFT_ISO_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_0_CR_VLP_CRYPTO_TOP_SOFT_ISO_EN_MASK 0x00000002                // CR_VLP_CRYPTO_TOP_SOFT_ISO_EN[1]
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_0_CR_VLP_CRYPTO_TOP_SOFT_ISO_EN_SHFT 1
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_0_CR_VLP_CRYPTO_TOP_HW_PWR_CTRL_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_0_CR_VLP_CRYPTO_TOP_HW_PWR_CTRL_MASK 0x00000001                // CR_VLP_CRYPTO_TOP_HW_PWR_CTRL[0]
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_0_CR_VLP_CRYPTO_TOP_HW_PWR_CTRL_SHFT 0

/* =====================================================================================

  ---CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_1 (0x70025000 + 0x044)---

    CRYPTO_TOP_PWR_ACK_S[0]      - (RO) CRYPTO_TOP_CORE_PWR_ACK_S
    CRYPTO_TOP_PWR_ACK[1]        - (RO) CRYPTO_TOP_CORE_PWR_ACK
    AN_CRYPTO_TOP_PWR_ACK_S[2]   - (RO) AN_CRYPTO_TOP_PWR_ACK_S
    MX_CRYPTO_TOP_PWR_ACK[3]     - (RO) MX_CRYPTO_TOP_PWR_ACK
    VLP_CRYPTO_TOP_PWR_ON_S[4]   - (RO) VLP_CRYPTO_TOP_PWR_ON_S
    VLP_CRYPTO_TOP_ISO_EN[5]     - (RO) VLP_CRYPTO_TOP_ISO_EN
    VLP_CRYPTO_TOP_PWR_ON[6]     - (RO) VLP_CRYPTO_TOP_PWR_ON
    VLP_CRYPTO_TOP_RST_B[7]      - (RO) VLP_CRYPTO_TOP_RST_B
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_1_VLP_CRYPTO_TOP_RST_B_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_1_VLP_CRYPTO_TOP_RST_B_MASK 0x00000080                // VLP_CRYPTO_TOP_RST_B[7]
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_1_VLP_CRYPTO_TOP_RST_B_SHFT 7
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_1_VLP_CRYPTO_TOP_PWR_ON_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_1_VLP_CRYPTO_TOP_PWR_ON_MASK 0x00000040                // VLP_CRYPTO_TOP_PWR_ON[6]
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_1_VLP_CRYPTO_TOP_PWR_ON_SHFT 6
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_1_VLP_CRYPTO_TOP_ISO_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_1_VLP_CRYPTO_TOP_ISO_EN_MASK 0x00000020                // VLP_CRYPTO_TOP_ISO_EN[5]
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_1_VLP_CRYPTO_TOP_ISO_EN_SHFT 5
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_1_VLP_CRYPTO_TOP_PWR_ON_S_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_1_VLP_CRYPTO_TOP_PWR_ON_S_MASK 0x00000010                // VLP_CRYPTO_TOP_PWR_ON_S[4]
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_1_VLP_CRYPTO_TOP_PWR_ON_S_SHFT 4
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_1_MX_CRYPTO_TOP_PWR_ACK_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_1_MX_CRYPTO_TOP_PWR_ACK_MASK 0x00000008                // MX_CRYPTO_TOP_PWR_ACK[3]
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_1_MX_CRYPTO_TOP_PWR_ACK_SHFT 3
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_1_AN_CRYPTO_TOP_PWR_ACK_S_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_1_AN_CRYPTO_TOP_PWR_ACK_S_MASK 0x00000004                // AN_CRYPTO_TOP_PWR_ACK_S[2]
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_1_AN_CRYPTO_TOP_PWR_ACK_S_SHFT 2
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_1_CRYPTO_TOP_PWR_ACK_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_1_CRYPTO_TOP_PWR_ACK_MASK 0x00000002                // CRYPTO_TOP_PWR_ACK[1]
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_1_CRYPTO_TOP_PWR_ACK_SHFT 1
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_1_CRYPTO_TOP_PWR_ACK_S_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_1_CRYPTO_TOP_PWR_ACK_S_MASK 0x00000001                // CRYPTO_TOP_PWR_ACK_S[0]
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_MTCMOS_CFG_1_CRYPTO_TOP_PWR_ACK_S_SHFT 0

/* =====================================================================================

  ---CB_INFRA_USB_SLP_CFG (0x70025000 + 0x050)---

    USB_PWR_HW_MODE_EN[0]        - (RW) usb_pwr_hw_mode_en
    CR_USB_SRC_REQ_SW_MODE_EN[1] - (RW) cr_usb_src_req_sw_mode_en
    CR_USB_SRC_REQ_SW_MODE_VAL[2] - (RW) cr_usb_src_req_sw_mode_val
    USB_SWPD[3]                  - (RW) usb_swpd
    USB_SUSP[4]                  - (RW) usb_susp
    CR_USB_SUSP_WAKE_EN[5]       - (RW) cr_usb_susp_wake_en
    CR_USB_SWPD_WAKE_EN[6]       - (RW) cr_usb_swpd_wake_en
    CR_USB_HWPD_WAKE_EN[7]       - (RW) cr_usb_hwpd_wake_en
    CR_USB_SUSP_SLP_EN[8]        - (RW) cr_usb_susp_slp_en
    CR_USB_SWPD_SLP_EN[9]        - (RW) cr_usb_swpd_slp_en
    CR_USB_HWPD_SLP_EN[10]       - (RW) cr_usb_hwpd_slp_en
    CR_USB_SLP_UDS[11]           - (RW) cr_usb_slp_uds
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_CR_USB_SLP_UDS_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_CR_USB_SLP_UDS_MASK 0x00000800                // CR_USB_SLP_UDS[11]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_CR_USB_SLP_UDS_SHFT 11
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_CR_USB_HWPD_SLP_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_CR_USB_HWPD_SLP_EN_MASK 0x00000400                // CR_USB_HWPD_SLP_EN[10]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_CR_USB_HWPD_SLP_EN_SHFT 10
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_CR_USB_SWPD_SLP_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_CR_USB_SWPD_SLP_EN_MASK 0x00000200                // CR_USB_SWPD_SLP_EN[9]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_CR_USB_SWPD_SLP_EN_SHFT 9
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_CR_USB_SUSP_SLP_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_CR_USB_SUSP_SLP_EN_MASK 0x00000100                // CR_USB_SUSP_SLP_EN[8]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_CR_USB_SUSP_SLP_EN_SHFT 8
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_CR_USB_HWPD_WAKE_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_CR_USB_HWPD_WAKE_EN_MASK 0x00000080                // CR_USB_HWPD_WAKE_EN[7]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_CR_USB_HWPD_WAKE_EN_SHFT 7
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_CR_USB_SWPD_WAKE_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_CR_USB_SWPD_WAKE_EN_MASK 0x00000040                // CR_USB_SWPD_WAKE_EN[6]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_CR_USB_SWPD_WAKE_EN_SHFT 6
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_CR_USB_SUSP_WAKE_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_CR_USB_SUSP_WAKE_EN_MASK 0x00000020                // CR_USB_SUSP_WAKE_EN[5]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_CR_USB_SUSP_WAKE_EN_SHFT 5
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_USB_SUSP_ADDR   CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_USB_SUSP_MASK   0x00000010                // USB_SUSP[4]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_USB_SUSP_SHFT   4
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_USB_SWPD_ADDR   CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_USB_SWPD_MASK   0x00000008                // USB_SWPD[3]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_USB_SWPD_SHFT   3
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_CR_USB_SRC_REQ_SW_MODE_VAL_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_CR_USB_SRC_REQ_SW_MODE_VAL_MASK 0x00000004                // CR_USB_SRC_REQ_SW_MODE_VAL[2]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_CR_USB_SRC_REQ_SW_MODE_VAL_SHFT 2
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_CR_USB_SRC_REQ_SW_MODE_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_CR_USB_SRC_REQ_SW_MODE_EN_MASK 0x00000002                // CR_USB_SRC_REQ_SW_MODE_EN[1]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_CR_USB_SRC_REQ_SW_MODE_EN_SHFT 1
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_USB_PWR_HW_MODE_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_USB_PWR_HW_MODE_EN_MASK 0x00000001                // USB_PWR_HW_MODE_EN[0]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CFG_USB_PWR_HW_MODE_EN_SHFT 0

/* =====================================================================================

  ---CB_INFRA_USB_SLP_CTRL_STATUS (0x70025000 + 0x054)---

    USB_ST_SLEEP[0]              - (RO) USB_ST_SLEEP
    USB_ST_ACTIVE[1]             - (RO) USB_ST_ACTIVE
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CTRL_STATUS_USB_ST_ACTIVE_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CTRL_STATUS_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CTRL_STATUS_USB_ST_ACTIVE_MASK 0x00000002                // USB_ST_ACTIVE[1]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CTRL_STATUS_USB_ST_ACTIVE_SHFT 1
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CTRL_STATUS_USB_ST_SLEEP_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CTRL_STATUS_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CTRL_STATUS_USB_ST_SLEEP_MASK 0x00000001                // USB_ST_SLEEP[0]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CTRL_STATUS_USB_ST_SLEEP_SHFT 0

/* =====================================================================================

  ---CB_INFRA_USB_CORE_MTCMOS_CFG_0 (0x70025000 + 0x060)---

    CR_VLP_USB_CORE_HW_PWR_CTRL[0] - (RW) CR_VLP_USB_CORE_HW_PWR_CTRL
    CR_VLP_USB_CORE_SOFT_ISO_EN[1] - (RW) CR_VLP_USB_CORE_SOFT_ISO_EN
    CR_VLP_USB_CORE_SOFT_PWR_ON_S[2] - (RW) CR_VLP_USB_CORE_SOFT_PWR_ON_S
    CR_VLP_USB_CORE_SOFT_PWR_ON[3] - (RW) CR_VLP_USB_CORE_SOFT_PWR_ON
    CR_VLP_USB_CORE_SOFT_RSTB[4] - (RW) CR_VLP_USB_CORE_SOFT_RSTB
    CR_VLP_USB_CORE_PWR_ON_S_EN[5] - (RW) CR_VLP_USB_CORE_PWR_ON_S_EN
    RESERVED6[31..6]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_0_CR_VLP_USB_CORE_PWR_ON_S_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_0_CR_VLP_USB_CORE_PWR_ON_S_EN_MASK 0x00000020                // CR_VLP_USB_CORE_PWR_ON_S_EN[5]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_0_CR_VLP_USB_CORE_PWR_ON_S_EN_SHFT 5
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_0_CR_VLP_USB_CORE_SOFT_RSTB_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_0_CR_VLP_USB_CORE_SOFT_RSTB_MASK 0x00000010                // CR_VLP_USB_CORE_SOFT_RSTB[4]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_0_CR_VLP_USB_CORE_SOFT_RSTB_SHFT 4
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_0_CR_VLP_USB_CORE_SOFT_PWR_ON_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_0_CR_VLP_USB_CORE_SOFT_PWR_ON_MASK 0x00000008                // CR_VLP_USB_CORE_SOFT_PWR_ON[3]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_0_CR_VLP_USB_CORE_SOFT_PWR_ON_SHFT 3
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_0_CR_VLP_USB_CORE_SOFT_PWR_ON_S_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_0_CR_VLP_USB_CORE_SOFT_PWR_ON_S_MASK 0x00000004                // CR_VLP_USB_CORE_SOFT_PWR_ON_S[2]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_0_CR_VLP_USB_CORE_SOFT_PWR_ON_S_SHFT 2
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_0_CR_VLP_USB_CORE_SOFT_ISO_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_0_CR_VLP_USB_CORE_SOFT_ISO_EN_MASK 0x00000002                // CR_VLP_USB_CORE_SOFT_ISO_EN[1]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_0_CR_VLP_USB_CORE_SOFT_ISO_EN_SHFT 1
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_0_CR_VLP_USB_CORE_HW_PWR_CTRL_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_0_CR_VLP_USB_CORE_HW_PWR_CTRL_MASK 0x00000001                // CR_VLP_USB_CORE_HW_PWR_CTRL[0]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_0_CR_VLP_USB_CORE_HW_PWR_CTRL_SHFT 0

/* =====================================================================================

  ---CB_INFRA_USB_CORE_MTCMOS_CFG_1 (0x70025000 + 0x064)---

    USB_CORE_PWR_ACK_S[0]        - (RO) USB_CORE_PWR_ACK_S
    USB_CORE_PWR_ACK[1]          - (RO) USB_CORE_PWR_ACK
    AN_USB_CORE_PWR_ACK_S[2]     - (RO) AN_USB_CORE_PWR_ACK_S
    MX_USB_CORE_PWR_ACK[3]       - (RO) MX_USB_CORE_PWR_ACK
    VLP_USB_CORE_PWR_ON_S[4]     - (RO) VLP_USB_CORE_PWR_ON_S
    VLP_USB_CORE_ISO_EN[5]       - (RO) VLP_USB_CORE_ISO_EN
    VLP_USB_CORE_PWR_ON[6]       - (RO) VLP_USB_CORE_PWR_ON
    VLP_USB_CORE_RST_B[7]        - (RO) VLP_USB_CORE_RST_B
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_1_VLP_USB_CORE_RST_B_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_1_VLP_USB_CORE_RST_B_MASK 0x00000080                // VLP_USB_CORE_RST_B[7]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_1_VLP_USB_CORE_RST_B_SHFT 7
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_1_VLP_USB_CORE_PWR_ON_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_1_VLP_USB_CORE_PWR_ON_MASK 0x00000040                // VLP_USB_CORE_PWR_ON[6]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_1_VLP_USB_CORE_PWR_ON_SHFT 6
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_1_VLP_USB_CORE_ISO_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_1_VLP_USB_CORE_ISO_EN_MASK 0x00000020                // VLP_USB_CORE_ISO_EN[5]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_1_VLP_USB_CORE_ISO_EN_SHFT 5
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_1_VLP_USB_CORE_PWR_ON_S_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_1_VLP_USB_CORE_PWR_ON_S_MASK 0x00000010                // VLP_USB_CORE_PWR_ON_S[4]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_1_VLP_USB_CORE_PWR_ON_S_SHFT 4
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_1_MX_USB_CORE_PWR_ACK_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_1_MX_USB_CORE_PWR_ACK_MASK 0x00000008                // MX_USB_CORE_PWR_ACK[3]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_1_MX_USB_CORE_PWR_ACK_SHFT 3
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_1_AN_USB_CORE_PWR_ACK_S_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_1_AN_USB_CORE_PWR_ACK_S_MASK 0x00000004                // AN_USB_CORE_PWR_ACK_S[2]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_1_AN_USB_CORE_PWR_ACK_S_SHFT 2
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_1_USB_CORE_PWR_ACK_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_1_USB_CORE_PWR_ACK_MASK 0x00000002                // USB_CORE_PWR_ACK[1]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_1_USB_CORE_PWR_ACK_SHFT 1
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_1_USB_CORE_PWR_ACK_S_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_1_USB_CORE_PWR_ACK_S_MASK 0x00000001                // USB_CORE_PWR_ACK_S[0]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_CORE_MTCMOS_CFG_1_USB_CORE_PWR_ACK_S_SHFT 0

/* =====================================================================================

  ---CB_INFRA_USB2_PHY_MTCMOS_CFG_0 (0x70025000 + 0x070)---

    CR_VLP_USB2_PHY_HW_PWR_CTRL[0] - (RW) CR_VLP_USB2_PHY_HW_PWR_CTRL
    CR_VLP_USB2_PHY_SOFT_ISO_EN[1] - (RW) CR_VLP_USB2_PHY_SOFT_ISO_EN
    CR_VLP_USB2_PHY_SOFT_PWR_ON_S[2] - (RW) CR_VLP_USB2_PHY_SOFT_PWR_ON_S
    CR_VLP_USB2_PHY_SOFT_PWR_ON[3] - (RW) CR_VLP_USB2_PHY_SOFT_PWR_ON
    CR_VLP_USB2_PHY_SOFT_RSTB[4] - (RW) CR_VLP_USB2_PHY_SOFT_RSTB
    CR_VLP_USB2_PHY_PWR_ON_S_EN[5] - (RW) CR_VLP_USB2_PHY_PWR_ON_S_EN
    RESERVED6[31..6]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_0_CR_VLP_USB2_PHY_PWR_ON_S_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_0_CR_VLP_USB2_PHY_PWR_ON_S_EN_MASK 0x00000020                // CR_VLP_USB2_PHY_PWR_ON_S_EN[5]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_0_CR_VLP_USB2_PHY_PWR_ON_S_EN_SHFT 5
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_0_CR_VLP_USB2_PHY_SOFT_RSTB_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_0_CR_VLP_USB2_PHY_SOFT_RSTB_MASK 0x00000010                // CR_VLP_USB2_PHY_SOFT_RSTB[4]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_0_CR_VLP_USB2_PHY_SOFT_RSTB_SHFT 4
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_0_CR_VLP_USB2_PHY_SOFT_PWR_ON_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_0_CR_VLP_USB2_PHY_SOFT_PWR_ON_MASK 0x00000008                // CR_VLP_USB2_PHY_SOFT_PWR_ON[3]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_0_CR_VLP_USB2_PHY_SOFT_PWR_ON_SHFT 3
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_0_CR_VLP_USB2_PHY_SOFT_PWR_ON_S_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_0_CR_VLP_USB2_PHY_SOFT_PWR_ON_S_MASK 0x00000004                // CR_VLP_USB2_PHY_SOFT_PWR_ON_S[2]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_0_CR_VLP_USB2_PHY_SOFT_PWR_ON_S_SHFT 2
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_0_CR_VLP_USB2_PHY_SOFT_ISO_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_0_CR_VLP_USB2_PHY_SOFT_ISO_EN_MASK 0x00000002                // CR_VLP_USB2_PHY_SOFT_ISO_EN[1]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_0_CR_VLP_USB2_PHY_SOFT_ISO_EN_SHFT 1
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_0_CR_VLP_USB2_PHY_HW_PWR_CTRL_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_0_CR_VLP_USB2_PHY_HW_PWR_CTRL_MASK 0x00000001                // CR_VLP_USB2_PHY_HW_PWR_CTRL[0]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_0_CR_VLP_USB2_PHY_HW_PWR_CTRL_SHFT 0

/* =====================================================================================

  ---CB_INFRA_USB2_PHY_MTCMOS_CFG_1 (0x70025000 + 0x074)---

    USB2_PHY_PWR_ACK_S[0]        - (RO) USB2_PHY_PWR_ACK_S
    USB2_PHY_PWR_ACK[1]          - (RO) USB2_PHY_PWR_ACK
    AN_USB2_PHY_PWR_ACK_S[2]     - (RO) AN_USB2_PHY_PWR_ACK_S
    MX_USB2_PHY_PWR_ACK[3]       - (RO) MX_USB2_PHY_PWR_ACK
    VLP_USB2_PHY_PWR_ON_S[4]     - (RO) VLP_USB2_PHY_PWR_ON_S
    VLP_USB2_PHY_ISO_EN[5]       - (RO) VLP_USB2_PHY_ISO_EN
    VLP_USB2_PHY_PWR_ON[6]       - (RO) VLP_USB2_PHY_PWR_ON
    VLP_USB2_PHY_RST_B[7]        - (RO) VLP_USB2_PHY_RST_B
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_1_VLP_USB2_PHY_RST_B_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_1_VLP_USB2_PHY_RST_B_MASK 0x00000080                // VLP_USB2_PHY_RST_B[7]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_1_VLP_USB2_PHY_RST_B_SHFT 7
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_1_VLP_USB2_PHY_PWR_ON_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_1_VLP_USB2_PHY_PWR_ON_MASK 0x00000040                // VLP_USB2_PHY_PWR_ON[6]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_1_VLP_USB2_PHY_PWR_ON_SHFT 6
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_1_VLP_USB2_PHY_ISO_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_1_VLP_USB2_PHY_ISO_EN_MASK 0x00000020                // VLP_USB2_PHY_ISO_EN[5]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_1_VLP_USB2_PHY_ISO_EN_SHFT 5
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_1_VLP_USB2_PHY_PWR_ON_S_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_1_VLP_USB2_PHY_PWR_ON_S_MASK 0x00000010                // VLP_USB2_PHY_PWR_ON_S[4]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_1_VLP_USB2_PHY_PWR_ON_S_SHFT 4
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_1_MX_USB2_PHY_PWR_ACK_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_1_MX_USB2_PHY_PWR_ACK_MASK 0x00000008                // MX_USB2_PHY_PWR_ACK[3]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_1_MX_USB2_PHY_PWR_ACK_SHFT 3
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_1_AN_USB2_PHY_PWR_ACK_S_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_1_AN_USB2_PHY_PWR_ACK_S_MASK 0x00000004                // AN_USB2_PHY_PWR_ACK_S[2]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_1_AN_USB2_PHY_PWR_ACK_S_SHFT 2
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_1_USB2_PHY_PWR_ACK_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_1_USB2_PHY_PWR_ACK_MASK 0x00000002                // USB2_PHY_PWR_ACK[1]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_1_USB2_PHY_PWR_ACK_SHFT 1
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_1_USB2_PHY_PWR_ACK_S_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_1_USB2_PHY_PWR_ACK_S_MASK 0x00000001                // USB2_PHY_PWR_ACK_S[0]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB2_PHY_MTCMOS_CFG_1_USB2_PHY_PWR_ACK_S_SHFT 0

/* =====================================================================================

  ---CB_INFRA_USB3_PHY_MTCMOS_CFG_0 (0x70025000 + 0x080)---

    CR_VLP_USB3_PHY_HW_PWR_CTRL[0] - (RW) CR_VLP_USB3_PHY_HW_PWR_CTRL
    CR_VLP_USB3_PHY_SOFT_ISO_EN[1] - (RW) CR_VLP_USB3_PHY_SOFT_ISO_EN
    CR_VLP_USB3_PHY_SOFT_PWR_ON_S[2] - (RW) CR_VLP_USB3_PHY_SOFT_PWR_ON_S
    CR_VLP_USB3_PHY_SOFT_PWR_ON[3] - (RW) CR_VLP_USB3_PHY_SOFT_PWR_ON
    CR_VLP_USB3_PHY_SOFT_RSTB[4] - (RW) CR_VLP_USB3_PHY_SOFT_RSTB
    CR_VLP_USB3_PHY_PWR_ON_S_EN[5] - (RW) CR_VLP_USB3_PHY_PWR_ON_S_EN
    RESERVED6[31..6]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_0_CR_VLP_USB3_PHY_PWR_ON_S_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_0_CR_VLP_USB3_PHY_PWR_ON_S_EN_MASK 0x00000020                // CR_VLP_USB3_PHY_PWR_ON_S_EN[5]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_0_CR_VLP_USB3_PHY_PWR_ON_S_EN_SHFT 5
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_0_CR_VLP_USB3_PHY_SOFT_RSTB_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_0_CR_VLP_USB3_PHY_SOFT_RSTB_MASK 0x00000010                // CR_VLP_USB3_PHY_SOFT_RSTB[4]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_0_CR_VLP_USB3_PHY_SOFT_RSTB_SHFT 4
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_0_CR_VLP_USB3_PHY_SOFT_PWR_ON_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_0_CR_VLP_USB3_PHY_SOFT_PWR_ON_MASK 0x00000008                // CR_VLP_USB3_PHY_SOFT_PWR_ON[3]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_0_CR_VLP_USB3_PHY_SOFT_PWR_ON_SHFT 3
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_0_CR_VLP_USB3_PHY_SOFT_PWR_ON_S_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_0_CR_VLP_USB3_PHY_SOFT_PWR_ON_S_MASK 0x00000004                // CR_VLP_USB3_PHY_SOFT_PWR_ON_S[2]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_0_CR_VLP_USB3_PHY_SOFT_PWR_ON_S_SHFT 2
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_0_CR_VLP_USB3_PHY_SOFT_ISO_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_0_CR_VLP_USB3_PHY_SOFT_ISO_EN_MASK 0x00000002                // CR_VLP_USB3_PHY_SOFT_ISO_EN[1]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_0_CR_VLP_USB3_PHY_SOFT_ISO_EN_SHFT 1
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_0_CR_VLP_USB3_PHY_HW_PWR_CTRL_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_0_CR_VLP_USB3_PHY_HW_PWR_CTRL_MASK 0x00000001                // CR_VLP_USB3_PHY_HW_PWR_CTRL[0]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_0_CR_VLP_USB3_PHY_HW_PWR_CTRL_SHFT 0

/* =====================================================================================

  ---CB_INFRA_USB3_PHY_MTCMOS_CFG_1 (0x70025000 + 0x084)---

    USB3_PHY_PWR_ACK_S[0]        - (RO) USB3_PHY_PWR_ACK_S
    USB3_PHY_PWR_ACK[1]          - (RO) USB3_PHY_PWR_ACK
    AN_USB3_PHY_PWR_ACK_S[2]     - (RO) AN_USB3_PHY_PWR_ACK_S
    MX_USB3_PHY_PWR_ACK[3]       - (RO) MX_USB3_PHY_PWR_ACK
    VLP_USB3_PHY_PWR_ON_S[4]     - (RO) VLP_USB3_PHY_PWR_ON_S
    VLP_USB3_PHY_ISO_EN[5]       - (RO) VLP_USB3_PHY_ISO_EN
    VLP_USB3_PHY_PWR_ON[6]       - (RO) VLP_USB3_PHY_PWR_ON
    VLP_USB3_PHY_RST_B[7]        - (RO) VLP_USB3_PHY_RST_B
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_1_VLP_USB3_PHY_RST_B_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_1_VLP_USB3_PHY_RST_B_MASK 0x00000080                // VLP_USB3_PHY_RST_B[7]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_1_VLP_USB3_PHY_RST_B_SHFT 7
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_1_VLP_USB3_PHY_PWR_ON_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_1_VLP_USB3_PHY_PWR_ON_MASK 0x00000040                // VLP_USB3_PHY_PWR_ON[6]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_1_VLP_USB3_PHY_PWR_ON_SHFT 6
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_1_VLP_USB3_PHY_ISO_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_1_VLP_USB3_PHY_ISO_EN_MASK 0x00000020                // VLP_USB3_PHY_ISO_EN[5]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_1_VLP_USB3_PHY_ISO_EN_SHFT 5
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_1_VLP_USB3_PHY_PWR_ON_S_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_1_VLP_USB3_PHY_PWR_ON_S_MASK 0x00000010                // VLP_USB3_PHY_PWR_ON_S[4]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_1_VLP_USB3_PHY_PWR_ON_S_SHFT 4
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_1_MX_USB3_PHY_PWR_ACK_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_1_MX_USB3_PHY_PWR_ACK_MASK 0x00000008                // MX_USB3_PHY_PWR_ACK[3]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_1_MX_USB3_PHY_PWR_ACK_SHFT 3
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_1_AN_USB3_PHY_PWR_ACK_S_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_1_AN_USB3_PHY_PWR_ACK_S_MASK 0x00000004                // AN_USB3_PHY_PWR_ACK_S[2]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_1_AN_USB3_PHY_PWR_ACK_S_SHFT 2
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_1_USB3_PHY_PWR_ACK_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_1_USB3_PHY_PWR_ACK_MASK 0x00000002                // USB3_PHY_PWR_ACK[1]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_1_USB3_PHY_PWR_ACK_SHFT 1
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_1_USB3_PHY_PWR_ACK_S_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_1_USB3_PHY_PWR_ACK_S_MASK 0x00000001                // USB3_PHY_PWR_ACK_S[0]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB3_PHY_MTCMOS_CFG_1_USB3_PHY_PWR_ACK_S_SHFT 0

/* =====================================================================================

  ---CB_INFRA_AOC_CFG_0 (0x70025000 + 0x100)---

    CR_MEM_AOC_TOP_CTRL[0]       - (RW) CR_MEM_AOC_TOP_CTRL
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_0_CR_MEM_AOC_TOP_CTRL_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_0_CR_MEM_AOC_TOP_CTRL_MASK 0x00000001                // CR_MEM_AOC_TOP_CTRL[0]
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_0_CR_MEM_AOC_TOP_CTRL_SHFT 0

/* =====================================================================================

  ---CB_INFRA_AOC_CFG_1 (0x70025000 + 0x104)---

    CR_SYSRAM_MEM_AOC_SW_MODE[0] - (RW) CR_SYSRAM_MEM_AOC_SW_MODE
    CR_SYSRAM_MEM_SW_AOCISO[1]   - (RW) CR_SYSRAM_MEM_SW_AOCISO
    CR_SYSRAM_MEM_SW_AOCLHENB[2] - (RW) CR_SYSRAM_MEM_SW_AOCLHENB
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_1_CR_SYSRAM_MEM_SW_AOCLHENB_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_1_CR_SYSRAM_MEM_SW_AOCLHENB_MASK 0x00000004                // CR_SYSRAM_MEM_SW_AOCLHENB[2]
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_1_CR_SYSRAM_MEM_SW_AOCLHENB_SHFT 2
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_1_CR_SYSRAM_MEM_SW_AOCISO_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_1_CR_SYSRAM_MEM_SW_AOCISO_MASK 0x00000002                // CR_SYSRAM_MEM_SW_AOCISO[1]
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_1_CR_SYSRAM_MEM_SW_AOCISO_SHFT 1
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_1_CR_SYSRAM_MEM_AOC_SW_MODE_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_1_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_1_CR_SYSRAM_MEM_AOC_SW_MODE_MASK 0x00000001                // CR_SYSRAM_MEM_AOC_SW_MODE[0]
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_1_CR_SYSRAM_MEM_AOC_SW_MODE_SHFT 0

/* =====================================================================================

  ---CB_INFRA_AOC_CFG_2 (0x70025000 + 0x108)---

    CR_SF_TOP_MEM_AOC_SW_MODE[0] - (RW) CR_SF_TOP_MEM_AOC_SW_MODE
    CR_SF_TOP_MEM_SW_AOCISO[1]   - (RW) CR_SF_TOP_MEM_SW_AOCISO
    CR_SF_TOP_MEM_SW_AOCLHENB[2] - (RW) CR_SF_TOP_MEM_SW_AOCLHENB
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_2_CR_SF_TOP_MEM_SW_AOCLHENB_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_2_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_2_CR_SF_TOP_MEM_SW_AOCLHENB_MASK 0x00000004                // CR_SF_TOP_MEM_SW_AOCLHENB[2]
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_2_CR_SF_TOP_MEM_SW_AOCLHENB_SHFT 2
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_2_CR_SF_TOP_MEM_SW_AOCISO_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_2_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_2_CR_SF_TOP_MEM_SW_AOCISO_MASK 0x00000002                // CR_SF_TOP_MEM_SW_AOCISO[1]
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_2_CR_SF_TOP_MEM_SW_AOCISO_SHFT 1
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_2_CR_SF_TOP_MEM_AOC_SW_MODE_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_2_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_2_CR_SF_TOP_MEM_AOC_SW_MODE_MASK 0x00000001                // CR_SF_TOP_MEM_AOC_SW_MODE[0]
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_2_CR_SF_TOP_MEM_AOC_SW_MODE_SHFT 0

/* =====================================================================================

  ---CB_INFRA_AOC_CFG_3 (0x70025000 + 0x10C)---

    CR_USB_MEM_AOC_SW_MODE[0]    - (RW) CR_USB_MEM_AOC_SW_MODE
    CR_USB_MEM_SW_AOCISO[1]      - (RW) CR_USB_MEM_SW_AOCISO
    CR_USB_MEM_SW_AOCLHENB[2]    - (RW) CR_USB_MEM_SW_AOCLHENB
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_3_CR_USB_MEM_SW_AOCLHENB_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_3_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_3_CR_USB_MEM_SW_AOCLHENB_MASK 0x00000004                // CR_USB_MEM_SW_AOCLHENB[2]
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_3_CR_USB_MEM_SW_AOCLHENB_SHFT 2
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_3_CR_USB_MEM_SW_AOCISO_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_3_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_3_CR_USB_MEM_SW_AOCISO_MASK 0x00000002                // CR_USB_MEM_SW_AOCISO[1]
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_3_CR_USB_MEM_SW_AOCISO_SHFT 1
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_3_CR_USB_MEM_AOC_SW_MODE_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_3_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_3_CR_USB_MEM_AOC_SW_MODE_MASK 0x00000001                // CR_USB_MEM_AOC_SW_MODE[0]
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_3_CR_USB_MEM_AOC_SW_MODE_SHFT 0

/* =====================================================================================

  ---CB_INFRA_AOC_CFG_4 (0x70025000 + 0x110)---

    CR_PCIE_MEM_AOC_SW_MODE[0]   - (RW) CR_PCIE_MEM_AOC_SW_MODE
    CR_PCIE_MEM_SW_AOCISO[1]     - (RW) CR_PCIE_MEM_SW_AOCISO
    CR_PCIE_MEM_SW_AOCLHENB[2]   - (RW) CR_PCIE_MEM_SW_AOCLHENB
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_4_CR_PCIE_MEM_SW_AOCLHENB_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_4_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_4_CR_PCIE_MEM_SW_AOCLHENB_MASK 0x00000004                // CR_PCIE_MEM_SW_AOCLHENB[2]
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_4_CR_PCIE_MEM_SW_AOCLHENB_SHFT 2
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_4_CR_PCIE_MEM_SW_AOCISO_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_4_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_4_CR_PCIE_MEM_SW_AOCISO_MASK 0x00000002                // CR_PCIE_MEM_SW_AOCISO[1]
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_4_CR_PCIE_MEM_SW_AOCISO_SHFT 1
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_4_CR_PCIE_MEM_AOC_SW_MODE_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_4_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_4_CR_PCIE_MEM_AOC_SW_MODE_MASK 0x00000001                // CR_PCIE_MEM_AOC_SW_MODE[0]
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_4_CR_PCIE_MEM_AOC_SW_MODE_SHFT 0

/* =====================================================================================

  ---CB_INFRA_AOC_CFG_5 (0x70025000 + 0x114)---

    CR_PCIE2_MEM_AOC_SW_MODE[0]  - (RW) CR_PCIE2_MEM_AOC_SW_MODE
    CR_PCIE2_MEM_SW_AOCISO[1]    - (RW) CR_PCIE2_MEM_SW_AOCISO
    CR_PCIE2_MEM_SW_AOCLHENB[2]  - (RW) CR_PCIE2_MEM_SW_AOCLHENB
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_5_CR_PCIE2_MEM_SW_AOCLHENB_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_5_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_5_CR_PCIE2_MEM_SW_AOCLHENB_MASK 0x00000004                // CR_PCIE2_MEM_SW_AOCLHENB[2]
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_5_CR_PCIE2_MEM_SW_AOCLHENB_SHFT 2
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_5_CR_PCIE2_MEM_SW_AOCISO_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_5_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_5_CR_PCIE2_MEM_SW_AOCISO_MASK 0x00000002                // CR_PCIE2_MEM_SW_AOCISO[1]
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_5_CR_PCIE2_MEM_SW_AOCISO_SHFT 1
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_5_CR_PCIE2_MEM_AOC_SW_MODE_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_5_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_5_CR_PCIE2_MEM_AOC_SW_MODE_MASK 0x00000001                // CR_PCIE2_MEM_AOC_SW_MODE[0]
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_5_CR_PCIE2_MEM_AOC_SW_MODE_SHFT 0

/* =====================================================================================

  ---CB_INFRA_AOC_CFG_6 (0x70025000 + 0x118)---

    CR_CRYPTO_TOP_MEM_AOC_SW_MODE[0] - (RW) CR_SYSRAM_MEM_AOC_SW_MODE
    CR_CRYPTO_TOP_MEM_SW_AOCISO[1] - (RW) CR_SYSRAM_MEM_SW_AOCISO
    CR_CRYPTO_TOP_MEM_SW_AOCLHENB[2] - (RW) CR_SYSRAM_MEM_SW_AOCLHENB
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_6_CR_CRYPTO_TOP_MEM_SW_AOCLHENB_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_6_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_6_CR_CRYPTO_TOP_MEM_SW_AOCLHENB_MASK 0x00000004                // CR_CRYPTO_TOP_MEM_SW_AOCLHENB[2]
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_6_CR_CRYPTO_TOP_MEM_SW_AOCLHENB_SHFT 2
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_6_CR_CRYPTO_TOP_MEM_SW_AOCISO_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_6_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_6_CR_CRYPTO_TOP_MEM_SW_AOCISO_MASK 0x00000002                // CR_CRYPTO_TOP_MEM_SW_AOCISO[1]
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_6_CR_CRYPTO_TOP_MEM_SW_AOCISO_SHFT 1
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_6_CR_CRYPTO_TOP_MEM_AOC_SW_MODE_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_6_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_6_CR_CRYPTO_TOP_MEM_AOC_SW_MODE_MASK 0x00000001                // CR_CRYPTO_TOP_MEM_AOC_SW_MODE[0]
#define CB_INFRA_SLP_CTRL_CB_INFRA_AOC_CFG_6_CR_CRYPTO_TOP_MEM_AOC_SW_MODE_SHFT 0

/* =====================================================================================

  ---CB_INFRA_RADIO_OFF_CFG (0x70025000 + 0x120)---

    CR_SUBSYS_RST_DLY_VAL[11..0] - (RW) CR_SUBSYS_RST_DLY_VAL
    CR_RADIO_ON_DLY_VAL[23..12]  - (RW) CR_RADIO_ON_DLY_VAL
    CR_CT_WF_RESET_SDIO[24]      - (RW) CR_CT_WF_RESET_SDIO
    CR_BT_WF_RESET_PCIE[25]      - (RW) CR_BT_WF_RESET_PCIE
    CR_BT_WF_RESET_USB[26]       - (RW) CR_BT_WF_RESET_USB
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_CFG_CR_BT_WF_RESET_USB_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_CFG_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_CFG_CR_BT_WF_RESET_USB_MASK 0x04000000                // CR_BT_WF_RESET_USB[26]
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_CFG_CR_BT_WF_RESET_USB_SHFT 26
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_CFG_CR_BT_WF_RESET_PCIE_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_CFG_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_CFG_CR_BT_WF_RESET_PCIE_MASK 0x02000000                // CR_BT_WF_RESET_PCIE[25]
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_CFG_CR_BT_WF_RESET_PCIE_SHFT 25
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_CFG_CR_CT_WF_RESET_SDIO_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_CFG_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_CFG_CR_CT_WF_RESET_SDIO_MASK 0x01000000                // CR_CT_WF_RESET_SDIO[24]
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_CFG_CR_CT_WF_RESET_SDIO_SHFT 24
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_CFG_CR_RADIO_ON_DLY_VAL_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_CFG_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_CFG_CR_RADIO_ON_DLY_VAL_MASK 0x00FFF000                // CR_RADIO_ON_DLY_VAL[23..12]
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_CFG_CR_RADIO_ON_DLY_VAL_SHFT 12
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_CFG_CR_SUBSYS_RST_DLY_VAL_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_CFG_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_CFG_CR_SUBSYS_RST_DLY_VAL_MASK 0x00000FFF                // CR_SUBSYS_RST_DLY_VAL[11..0]
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_CFG_CR_SUBSYS_RST_DLY_VAL_SHFT 0

/* =====================================================================================

  ---CB_INFRA_RADIO_OFF_WF_CFG_0 (0x70025000 + 0x130)---

    CR_SUBSYS_RST_POL_WF[0]      - (RW) CR_SUBSYS_RST_POL_WF
    CR_RADIO_PWR_OFF_HW_EN_WF[1] - (RW) CR_RADIO_PWR_OFF_HW_EN_WF
    CR_RADIO_PWR_ON_HW_EN_WF[2]  - (RW) CR_RADIO_PWR_ON_HW_EN_WF
    CR_HIF_PWR_OFF_HW_EN_WF[3]   - (RW) CR_HIF_PWR_OFF_HW_EN_WF
    CR_HIF_PWR_ON_HW_EN_WF[4]    - (RW) CR_HIF_PWR_ON_HW_EN_WF
    CR_RADIO_PWR_ON_SW_MODE_EN_WF[5] - (RW) CR_RADIO_PWR_ON_SW_MODE_EN_WF
    CR_RADIO_PWR_ON_SW_MODE_VAL_WF[6] - (RW) CR_RADIO_PWR_ON_SW_MODE_VAL_WF
    CR_HIF_PWR_ON_SW_MODE_EN_WF[7] - (RW) CR_HIF_PWR_ON_SW_MODE_EN_WF
    CR_HIF_PWR_ON_SW_MODE_VAL_WF[8] - (RW) CR_HIF_PWR_ON_SW_MODE_VAL_WF
    CR_RO_WF_RESET_SDIO[9]       - (RW) CR_RO_WF_RESET_SDIO
    CR_RO_WF_RESET_USB[10]       - (RW) CR_RO_WF_RESET_USB
    CR_RO_WF_RESET_PCIE[11]      - (RW) CR_RO_WF_RESET_PCIE
    CR_SUBSYS_RST_EN_WF[12]      - (RW) CR_SUBSYS_RST_EN_WF
    RESERVED13[31..13]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_CR_SUBSYS_RST_EN_WF_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_CR_SUBSYS_RST_EN_WF_MASK 0x00001000                // CR_SUBSYS_RST_EN_WF[12]
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_CR_SUBSYS_RST_EN_WF_SHFT 12
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_CR_RO_WF_RESET_PCIE_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_CR_RO_WF_RESET_PCIE_MASK 0x00000800                // CR_RO_WF_RESET_PCIE[11]
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_CR_RO_WF_RESET_PCIE_SHFT 11
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_CR_RO_WF_RESET_USB_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_CR_RO_WF_RESET_USB_MASK 0x00000400                // CR_RO_WF_RESET_USB[10]
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_CR_RO_WF_RESET_USB_SHFT 10
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_CR_RO_WF_RESET_SDIO_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_CR_RO_WF_RESET_SDIO_MASK 0x00000200                // CR_RO_WF_RESET_SDIO[9]
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_CR_RO_WF_RESET_SDIO_SHFT 9
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_CR_HIF_PWR_ON_SW_MODE_VAL_WF_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_CR_HIF_PWR_ON_SW_MODE_VAL_WF_MASK 0x00000100                // CR_HIF_PWR_ON_SW_MODE_VAL_WF[8]
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_CR_HIF_PWR_ON_SW_MODE_VAL_WF_SHFT 8
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_CR_HIF_PWR_ON_SW_MODE_EN_WF_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_CR_HIF_PWR_ON_SW_MODE_EN_WF_MASK 0x00000080                // CR_HIF_PWR_ON_SW_MODE_EN_WF[7]
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_CR_HIF_PWR_ON_SW_MODE_EN_WF_SHFT 7
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_CR_RADIO_PWR_ON_SW_MODE_VAL_WF_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_CR_RADIO_PWR_ON_SW_MODE_VAL_WF_MASK 0x00000040                // CR_RADIO_PWR_ON_SW_MODE_VAL_WF[6]
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_CR_RADIO_PWR_ON_SW_MODE_VAL_WF_SHFT 6
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_CR_RADIO_PWR_ON_SW_MODE_EN_WF_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_CR_RADIO_PWR_ON_SW_MODE_EN_WF_MASK 0x00000020                // CR_RADIO_PWR_ON_SW_MODE_EN_WF[5]
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_CR_RADIO_PWR_ON_SW_MODE_EN_WF_SHFT 5
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_CR_HIF_PWR_ON_HW_EN_WF_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_CR_HIF_PWR_ON_HW_EN_WF_MASK 0x00000010                // CR_HIF_PWR_ON_HW_EN_WF[4]
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_CR_HIF_PWR_ON_HW_EN_WF_SHFT 4
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_CR_HIF_PWR_OFF_HW_EN_WF_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_CR_HIF_PWR_OFF_HW_EN_WF_MASK 0x00000008                // CR_HIF_PWR_OFF_HW_EN_WF[3]
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_CR_HIF_PWR_OFF_HW_EN_WF_SHFT 3
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_CR_RADIO_PWR_ON_HW_EN_WF_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_CR_RADIO_PWR_ON_HW_EN_WF_MASK 0x00000004                // CR_RADIO_PWR_ON_HW_EN_WF[2]
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_CR_RADIO_PWR_ON_HW_EN_WF_SHFT 2
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_CR_RADIO_PWR_OFF_HW_EN_WF_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_CR_RADIO_PWR_OFF_HW_EN_WF_MASK 0x00000002                // CR_RADIO_PWR_OFF_HW_EN_WF[1]
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_CR_RADIO_PWR_OFF_HW_EN_WF_SHFT 1
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_CR_SUBSYS_RST_POL_WF_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_CR_SUBSYS_RST_POL_WF_MASK 0x00000001                // CR_SUBSYS_RST_POL_WF[0]
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_WF_CFG_0_CR_SUBSYS_RST_POL_WF_SHFT 0

/* =====================================================================================

  ---CB_INFRA_RADIO_OFF_BT_CFG_0 (0x70025000 + 0x140)---

    CR_SUBSYS_RST_POL_BT[0]      - (RW) CR_SUBSYS_RST_POL_BT
    CR_RADIO_PWR_OFF_HW_EN_BT[1] - (RW) CR_RADIO_PWR_OFF_HW_EN_BT
    CR_RADIO_PWR_ON_HW_EN_BT[2]  - (RW) CR_RADIO_PWR_ON_HW_EN_BT
    CR_HIF_PWR_OFF_HW_EN_BT[3]   - (RW) CR_HIF_PWR_OFF_HW_EN_BT
    CR_HIF_PWR_ON_HW_EN_BT[4]    - (RW) CR_HIF_PWR_ON_HW_EN_BT
    CR_RADIO_PWR_ON_SW_MODE_EN_BT[5] - (RW) CR_RADIO_PWR_ON_SW_MODE_EN_BT
    CR_RADIO_PWR_ON_SW_MODE_VAL_BT[6] - (RW) CR_RADIO_PWR_ON_SW_MODE_VAL_BT
    CR_HIF_PWR_ON_SW_MODE_EN_BT[7] - (RW) CR_HIF_PWR_ON_SW_MODE_EN_BT
    CR_HIF_PWR_ON_SW_MODE_VAL_BT[8] - (RW) CR_HIF_PWR_ON_SW_MODE_VAL_BT
    CR_RO_BT_RESET_SDIO[9]       - (RW) CR_RO_BT_RESET_SDIO
    CR_RO_BT_RESET_USB[10]       - (RW) CR_RO_BT_RESET_USB
    CR_RO_BT_RESET_PCIE[11]      - (RW) CR_RO_BT_RESET_PCIE
    CR_SUBSYS_RST_EN_BT[12]      - (RW) CR_SUBSYS_RST_EN_BT
    RESERVED13[31..13]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_CR_SUBSYS_RST_EN_BT_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_CR_SUBSYS_RST_EN_BT_MASK 0x00001000                // CR_SUBSYS_RST_EN_BT[12]
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_CR_SUBSYS_RST_EN_BT_SHFT 12
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_CR_RO_BT_RESET_PCIE_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_CR_RO_BT_RESET_PCIE_MASK 0x00000800                // CR_RO_BT_RESET_PCIE[11]
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_CR_RO_BT_RESET_PCIE_SHFT 11
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_CR_RO_BT_RESET_USB_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_CR_RO_BT_RESET_USB_MASK 0x00000400                // CR_RO_BT_RESET_USB[10]
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_CR_RO_BT_RESET_USB_SHFT 10
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_CR_RO_BT_RESET_SDIO_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_CR_RO_BT_RESET_SDIO_MASK 0x00000200                // CR_RO_BT_RESET_SDIO[9]
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_CR_RO_BT_RESET_SDIO_SHFT 9
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_CR_HIF_PWR_ON_SW_MODE_VAL_BT_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_CR_HIF_PWR_ON_SW_MODE_VAL_BT_MASK 0x00000100                // CR_HIF_PWR_ON_SW_MODE_VAL_BT[8]
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_CR_HIF_PWR_ON_SW_MODE_VAL_BT_SHFT 8
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_CR_HIF_PWR_ON_SW_MODE_EN_BT_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_CR_HIF_PWR_ON_SW_MODE_EN_BT_MASK 0x00000080                // CR_HIF_PWR_ON_SW_MODE_EN_BT[7]
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_CR_HIF_PWR_ON_SW_MODE_EN_BT_SHFT 7
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_CR_RADIO_PWR_ON_SW_MODE_VAL_BT_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_CR_RADIO_PWR_ON_SW_MODE_VAL_BT_MASK 0x00000040                // CR_RADIO_PWR_ON_SW_MODE_VAL_BT[6]
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_CR_RADIO_PWR_ON_SW_MODE_VAL_BT_SHFT 6
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_CR_RADIO_PWR_ON_SW_MODE_EN_BT_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_CR_RADIO_PWR_ON_SW_MODE_EN_BT_MASK 0x00000020                // CR_RADIO_PWR_ON_SW_MODE_EN_BT[5]
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_CR_RADIO_PWR_ON_SW_MODE_EN_BT_SHFT 5
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_CR_HIF_PWR_ON_HW_EN_BT_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_CR_HIF_PWR_ON_HW_EN_BT_MASK 0x00000010                // CR_HIF_PWR_ON_HW_EN_BT[4]
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_CR_HIF_PWR_ON_HW_EN_BT_SHFT 4
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_CR_HIF_PWR_OFF_HW_EN_BT_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_CR_HIF_PWR_OFF_HW_EN_BT_MASK 0x00000008                // CR_HIF_PWR_OFF_HW_EN_BT[3]
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_CR_HIF_PWR_OFF_HW_EN_BT_SHFT 3
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_CR_RADIO_PWR_ON_HW_EN_BT_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_CR_RADIO_PWR_ON_HW_EN_BT_MASK 0x00000004                // CR_RADIO_PWR_ON_HW_EN_BT[2]
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_CR_RADIO_PWR_ON_HW_EN_BT_SHFT 2
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_CR_RADIO_PWR_OFF_HW_EN_BT_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_CR_RADIO_PWR_OFF_HW_EN_BT_MASK 0x00000002                // CR_RADIO_PWR_OFF_HW_EN_BT[1]
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_CR_RADIO_PWR_OFF_HW_EN_BT_SHFT 1
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_CR_SUBSYS_RST_POL_BT_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_CR_SUBSYS_RST_POL_BT_MASK 0x00000001                // CR_SUBSYS_RST_POL_BT[0]
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_BT_CFG_0_CR_SUBSYS_RST_POL_BT_SHFT 0

/* =====================================================================================

  ---PCIE_LOCK_CR (0x70025000 + 0x200)---

    PCIE_LOCK_WF_EN[0]           - (RO) PCIE CLK_REQN wf lock function enable
    PCIE_LOCK_WF_SET[1]          - (RO) PCIE CLK_REQN lock set
    PCIE_LOCK_WF_CLR[2]          - (RO) PCIE CLK_REQN lock flag clear
    PCIE_LOCK_BT_EN[3]           - (RO) PCIE CLK_REQN bt lock function enable
    PCIE_LOCK_BT_SET[4]          - (RO) PCIE CLK_REQN lock set
    PCIE_LOCK_BT_CLR[5]          - (RO) PCIE CLK_REQN lock flag clear
    RESERVED6[31..6]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_PCIE_LOCK_BT_CLR_ADDR   CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_ADDR
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_PCIE_LOCK_BT_CLR_MASK   0x00000020                // PCIE_LOCK_BT_CLR[5]
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_PCIE_LOCK_BT_CLR_SHFT   5
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_PCIE_LOCK_BT_SET_ADDR   CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_ADDR
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_PCIE_LOCK_BT_SET_MASK   0x00000010                // PCIE_LOCK_BT_SET[4]
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_PCIE_LOCK_BT_SET_SHFT   4
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_PCIE_LOCK_BT_EN_ADDR    CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_ADDR
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_PCIE_LOCK_BT_EN_MASK    0x00000008                // PCIE_LOCK_BT_EN[3]
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_PCIE_LOCK_BT_EN_SHFT    3
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_PCIE_LOCK_WF_CLR_ADDR   CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_ADDR
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_PCIE_LOCK_WF_CLR_MASK   0x00000004                // PCIE_LOCK_WF_CLR[2]
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_PCIE_LOCK_WF_CLR_SHFT   2
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_PCIE_LOCK_WF_SET_ADDR   CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_ADDR
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_PCIE_LOCK_WF_SET_MASK   0x00000002                // PCIE_LOCK_WF_SET[1]
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_PCIE_LOCK_WF_SET_SHFT   1
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_PCIE_LOCK_WF_EN_ADDR    CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_ADDR
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_PCIE_LOCK_WF_EN_MASK    0x00000001                // PCIE_LOCK_WF_EN[0]
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_PCIE_LOCK_WF_EN_SHFT    0

/* =====================================================================================

  ---PCIE_LOCK_CR_SET (0x70025000 + 0x204)---

    PCIE_LOCK_WF_EN_SET[0]       - (W1S) PCIE CLK_REQN wf lock function enable
    PCIE_LOCK_WF_SET_SET[1]      - (W1S) PCIE CLK_REQN lock set
    PCIE_LOCK_WF_CLR_SET[2]      - (W1S) PCIE CLK_REQN lock flag clear
    PCIE_LOCK_BT_EN_SET[3]       - (W1S) PCIE CLK_REQN bt lock function enable
    PCIE_LOCK_BT_SET_SET[4]      - (W1S) PCIE CLK_REQN lock set
    PCIE_LOCK_BT_CLR_SET[5]      - (W1S) PCIE CLK_REQN lock flag clear
    RESERVED6[31..6]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_SET_PCIE_LOCK_BT_CLR_SET_ADDR CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_SET_ADDR
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_SET_PCIE_LOCK_BT_CLR_SET_MASK 0x00000020                // PCIE_LOCK_BT_CLR_SET[5]
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_SET_PCIE_LOCK_BT_CLR_SET_SHFT 5
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_SET_PCIE_LOCK_BT_SET_SET_ADDR CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_SET_ADDR
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_SET_PCIE_LOCK_BT_SET_SET_MASK 0x00000010                // PCIE_LOCK_BT_SET_SET[4]
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_SET_PCIE_LOCK_BT_SET_SET_SHFT 4
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_SET_PCIE_LOCK_BT_EN_SET_ADDR CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_SET_ADDR
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_SET_PCIE_LOCK_BT_EN_SET_MASK 0x00000008                // PCIE_LOCK_BT_EN_SET[3]
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_SET_PCIE_LOCK_BT_EN_SET_SHFT 3
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_SET_PCIE_LOCK_WF_CLR_SET_ADDR CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_SET_ADDR
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_SET_PCIE_LOCK_WF_CLR_SET_MASK 0x00000004                // PCIE_LOCK_WF_CLR_SET[2]
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_SET_PCIE_LOCK_WF_CLR_SET_SHFT 2
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_SET_PCIE_LOCK_WF_SET_SET_ADDR CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_SET_ADDR
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_SET_PCIE_LOCK_WF_SET_SET_MASK 0x00000002                // PCIE_LOCK_WF_SET_SET[1]
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_SET_PCIE_LOCK_WF_SET_SET_SHFT 1
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_SET_PCIE_LOCK_WF_EN_SET_ADDR CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_SET_ADDR
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_SET_PCIE_LOCK_WF_EN_SET_MASK 0x00000001                // PCIE_LOCK_WF_EN_SET[0]
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_SET_PCIE_LOCK_WF_EN_SET_SHFT 0

/* =====================================================================================

  ---PCIE_LOCK_CR_RESET (0x70025000 + 0x208)---

    PCIE_LOCK_WF_EN_RESET[0]     - (W1C) PCIE CLK_REQN wf lock function enable
    PCIE_LOCK_WF_SET_RESET[1]    - (W1C) PCIE CLK_REQN lock set
    PCIE_LOCK_WF_CLR_RESET[2]    - (W1C) PCIE CLK_REQN lock flag clear
    PCIE_LOCK_BT_EN_RESET[3]     - (W1C) PCIE CLK_REQN bt lock function enable
    PCIE_LOCK_BT_SET_RESET[4]    - (W1C) PCIE CLK_REQN lock set
    PCIE_LOCK_BT_CLR_RESET[5]    - (W1C) PCIE CLK_REQN lock flag clear
    RESERVED6[31..6]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_RESET_PCIE_LOCK_BT_CLR_RESET_ADDR CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_RESET_ADDR
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_RESET_PCIE_LOCK_BT_CLR_RESET_MASK 0x00000020                // PCIE_LOCK_BT_CLR_RESET[5]
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_RESET_PCIE_LOCK_BT_CLR_RESET_SHFT 5
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_RESET_PCIE_LOCK_BT_SET_RESET_ADDR CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_RESET_ADDR
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_RESET_PCIE_LOCK_BT_SET_RESET_MASK 0x00000010                // PCIE_LOCK_BT_SET_RESET[4]
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_RESET_PCIE_LOCK_BT_SET_RESET_SHFT 4
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_RESET_PCIE_LOCK_BT_EN_RESET_ADDR CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_RESET_ADDR
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_RESET_PCIE_LOCK_BT_EN_RESET_MASK 0x00000008                // PCIE_LOCK_BT_EN_RESET[3]
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_RESET_PCIE_LOCK_BT_EN_RESET_SHFT 3
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_RESET_PCIE_LOCK_WF_CLR_RESET_ADDR CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_RESET_ADDR
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_RESET_PCIE_LOCK_WF_CLR_RESET_MASK 0x00000004                // PCIE_LOCK_WF_CLR_RESET[2]
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_RESET_PCIE_LOCK_WF_CLR_RESET_SHFT 2
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_RESET_PCIE_LOCK_WF_SET_RESET_ADDR CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_RESET_ADDR
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_RESET_PCIE_LOCK_WF_SET_RESET_MASK 0x00000002                // PCIE_LOCK_WF_SET_RESET[1]
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_RESET_PCIE_LOCK_WF_SET_RESET_SHFT 1
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_RESET_PCIE_LOCK_WF_EN_RESET_ADDR CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_RESET_ADDR
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_RESET_PCIE_LOCK_WF_EN_RESET_MASK 0x00000001                // PCIE_LOCK_WF_EN_RESET[0]
#define CB_INFRA_SLP_CTRL_PCIE_LOCK_CR_RESET_PCIE_LOCK_WF_EN_RESET_SHFT 0

/* =====================================================================================

  ---CB_INFRA_SLP_PROT_HW_CTRL (0x70025000 + 0x210)---

    CR_SLPPROT_HW_EN[31..0]      - (RW) CR_SLPPROT_HW_EN

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_PROT_HW_CTRL_CR_SLPPROT_HW_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_SLP_PROT_HW_CTRL_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_PROT_HW_CTRL_CR_SLPPROT_HW_EN_MASK 0xFFFFFFFF                // CR_SLPPROT_HW_EN[31..0]
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_PROT_HW_CTRL_CR_SLPPROT_HW_EN_SHFT 0

/* =====================================================================================

  ---CB_INFRA_SLP_PROT_SW_CTRL (0x70025000 + 0x214)---

    CR_SLPPROT_SW_EN[31..0]      - (RW) CR_SLPPROT_SW_EN

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_PROT_SW_CTRL_CR_SLPPROT_SW_EN_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_SLP_PROT_SW_CTRL_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_PROT_SW_CTRL_CR_SLPPROT_SW_EN_MASK 0xFFFFFFFF                // CR_SLPPROT_SW_EN[31..0]
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_PROT_SW_CTRL_CR_SLPPROT_SW_EN_SHFT 0

/* =====================================================================================

  ---CB_INFRA_SLP_DBG_SEL (0x70025000 + 0x300)---

    CR_CB_INFRA_SLP_CTRL_DBG_PROBE_SEL_HW0[7..0] - (RW)  xxx 
    CR_CB_INFRA_SLP_CTRL_DBG_PROBE_SEL_HW1[15..8] - (RW) CR_SLPPROT_HW_EN
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_DBG_SEL_CR_CB_INFRA_SLP_CTRL_DBG_PROBE_SEL_HW1_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_SLP_DBG_SEL_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_DBG_SEL_CR_CB_INFRA_SLP_CTRL_DBG_PROBE_SEL_HW1_MASK 0x0000FF00                // CR_CB_INFRA_SLP_CTRL_DBG_PROBE_SEL_HW1[15..8]
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_DBG_SEL_CR_CB_INFRA_SLP_CTRL_DBG_PROBE_SEL_HW1_SHFT 8
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_DBG_SEL_CR_CB_INFRA_SLP_CTRL_DBG_PROBE_SEL_HW0_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_SLP_DBG_SEL_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_DBG_SEL_CR_CB_INFRA_SLP_CTRL_DBG_PROBE_SEL_HW0_MASK 0x000000FF                // CR_CB_INFRA_SLP_CTRL_DBG_PROBE_SEL_HW0[7..0]
#define CB_INFRA_SLP_CTRL_CB_INFRA_SLP_DBG_SEL_CR_CB_INFRA_SLP_CTRL_DBG_PROBE_SEL_HW0_SHFT 0

/* =====================================================================================

  ---CB_INFRA_CB_INFRA_OFF_SLP_CNT (0x70025000 + 0x400)---

    CB_INFRA_OFF_SLP_CNT[5..0]   - (RO) cb_infra_off sleep counter
    RESERVED6[31..6]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_CB_INFRA_CB_INFRA_OFF_SLP_CNT_CB_INFRA_OFF_SLP_CNT_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_CB_INFRA_OFF_SLP_CNT_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_CB_INFRA_OFF_SLP_CNT_CB_INFRA_OFF_SLP_CNT_MASK 0x0000003F                // CB_INFRA_OFF_SLP_CNT[5..0]
#define CB_INFRA_SLP_CTRL_CB_INFRA_CB_INFRA_OFF_SLP_CNT_CB_INFRA_OFF_SLP_CNT_SHFT 0

/* =====================================================================================

  ---CB_INFRA_PCIE_SLP_CNT (0x70025000 + 0x404)---

    CB_INFRA_PCIE_SLP_CNT[5..0]  - (RO) pcie sleep counter
    RESERVED6[31..6]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CNT_CB_INFRA_PCIE_SLP_CNT_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CNT_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CNT_CB_INFRA_PCIE_SLP_CNT_MASK 0x0000003F                // CB_INFRA_PCIE_SLP_CNT[5..0]
#define CB_INFRA_SLP_CTRL_CB_INFRA_PCIE_SLP_CNT_CB_INFRA_PCIE_SLP_CNT_SHFT 0

/* =====================================================================================

  ---CB_INFRA_USB_SLP_CNT (0x70025000 + 0x408)---

    CB_INFRA_USB_SLP_CNT[5..0]   - (RO) usb sleep counter
    RESERVED6[31..6]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CNT_CB_INFRA_USB_SLP_CNT_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CNT_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CNT_CB_INFRA_USB_SLP_CNT_MASK 0x0000003F                // CB_INFRA_USB_SLP_CNT[5..0]
#define CB_INFRA_SLP_CTRL_CB_INFRA_USB_SLP_CNT_CB_INFRA_USB_SLP_CNT_SHFT 0

/* =====================================================================================

  ---CB_INFRA_CRYPTO_TOP_SLP_CNT (0x70025000 + 0x40C)---

    CB_INFRA_CRYPTO_TOP_SLP_CNT[5..0] - (RO) crypto_top_slp_cnt
    RESERVED6[31..6]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_SLP_CNT_CB_INFRA_CRYPTO_TOP_SLP_CNT_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_SLP_CNT_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_SLP_CNT_CB_INFRA_CRYPTO_TOP_SLP_CNT_MASK 0x0000003F                // CB_INFRA_CRYPTO_TOP_SLP_CNT[5..0]
#define CB_INFRA_SLP_CTRL_CB_INFRA_CRYPTO_TOP_SLP_CNT_CB_INFRA_CRYPTO_TOP_SLP_CNT_SHFT 0

/* =====================================================================================

  ---CB_INFRA_RADIO_OFF_SLP_CNT_WF (0x70025000 + 0x410)---

    CB_INFRA_RADIO_OFF_SLP_CNT_WF[5..0] - (RO) radio_off_slp_cnt_wf
    RESERVED6[31..6]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_SLP_CNT_WF_CB_INFRA_RADIO_OFF_SLP_CNT_WF_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_SLP_CNT_WF_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_SLP_CNT_WF_CB_INFRA_RADIO_OFF_SLP_CNT_WF_MASK 0x0000003F                // CB_INFRA_RADIO_OFF_SLP_CNT_WF[5..0]
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_SLP_CNT_WF_CB_INFRA_RADIO_OFF_SLP_CNT_WF_SHFT 0

/* =====================================================================================

  ---CB_INFRA_RADIO_OFF_SLP_CNT_BT (0x70025000 + 0x414)---

    CB_INFRA_RADIO_OFF_SLP_CNT_BT[5..0] - (RO) radio_off_slp_cnt_bt
    RESERVED6[31..6]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_SLP_CNT_BT_CB_INFRA_RADIO_OFF_SLP_CNT_BT_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_SLP_CNT_BT_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_SLP_CNT_BT_CB_INFRA_RADIO_OFF_SLP_CNT_BT_MASK 0x0000003F                // CB_INFRA_RADIO_OFF_SLP_CNT_BT[5..0]
#define CB_INFRA_SLP_CTRL_CB_INFRA_RADIO_OFF_SLP_CNT_BT_CB_INFRA_RADIO_OFF_SLP_CNT_BT_SHFT 0

/* =====================================================================================

  ---CB_INFRA_DEBOUNCE_COUNT_VALUE_PERST_N (0x70025000 + 0x424)---

    CR_DE_BOUNCE_COUNT_VALUE_PERST_HL[7..0] - (RW) Counter value  (High to Low)
    CR_DE_BOUNCE_COUNT_SEL_PERST_HL[8] - (RW) When sw want to change the counter value, sw must set *sel_perst to 1. (High to Low)
    CR_DE_BOUNCE_COUNT_VALUE_PERST_LH[16..9] - (RW) Counter value  (Low to High)
    CR_DE_BOUNCE_COUNT_SEL_PERST_LH[17] - (RW) When sw want to change the counter value, sw must set *sel_perst to 1. (Low to High)
    CR_DE_BOUNCE_DIS_PERST[18]   - (RW) 1'b1: perst_n_reg
                                     1'b0: perst_n_de_bounce_out
    PERST_N_DE_BOUNCE_OUT[19]    - (RO) perst_debounce_out (Debug)
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_SLP_CTRL_CB_INFRA_DEBOUNCE_COUNT_VALUE_PERST_N_PERST_N_DE_BOUNCE_OUT_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_DEBOUNCE_COUNT_VALUE_PERST_N_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_DEBOUNCE_COUNT_VALUE_PERST_N_PERST_N_DE_BOUNCE_OUT_MASK 0x00080000                // PERST_N_DE_BOUNCE_OUT[19]
#define CB_INFRA_SLP_CTRL_CB_INFRA_DEBOUNCE_COUNT_VALUE_PERST_N_PERST_N_DE_BOUNCE_OUT_SHFT 19
#define CB_INFRA_SLP_CTRL_CB_INFRA_DEBOUNCE_COUNT_VALUE_PERST_N_CR_DE_BOUNCE_DIS_PERST_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_DEBOUNCE_COUNT_VALUE_PERST_N_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_DEBOUNCE_COUNT_VALUE_PERST_N_CR_DE_BOUNCE_DIS_PERST_MASK 0x00040000                // CR_DE_BOUNCE_DIS_PERST[18]
#define CB_INFRA_SLP_CTRL_CB_INFRA_DEBOUNCE_COUNT_VALUE_PERST_N_CR_DE_BOUNCE_DIS_PERST_SHFT 18
#define CB_INFRA_SLP_CTRL_CB_INFRA_DEBOUNCE_COUNT_VALUE_PERST_N_CR_DE_BOUNCE_COUNT_SEL_PERST_LH_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_DEBOUNCE_COUNT_VALUE_PERST_N_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_DEBOUNCE_COUNT_VALUE_PERST_N_CR_DE_BOUNCE_COUNT_SEL_PERST_LH_MASK 0x00020000                // CR_DE_BOUNCE_COUNT_SEL_PERST_LH[17]
#define CB_INFRA_SLP_CTRL_CB_INFRA_DEBOUNCE_COUNT_VALUE_PERST_N_CR_DE_BOUNCE_COUNT_SEL_PERST_LH_SHFT 17
#define CB_INFRA_SLP_CTRL_CB_INFRA_DEBOUNCE_COUNT_VALUE_PERST_N_CR_DE_BOUNCE_COUNT_VALUE_PERST_LH_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_DEBOUNCE_COUNT_VALUE_PERST_N_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_DEBOUNCE_COUNT_VALUE_PERST_N_CR_DE_BOUNCE_COUNT_VALUE_PERST_LH_MASK 0x0001FE00                // CR_DE_BOUNCE_COUNT_VALUE_PERST_LH[16..9]
#define CB_INFRA_SLP_CTRL_CB_INFRA_DEBOUNCE_COUNT_VALUE_PERST_N_CR_DE_BOUNCE_COUNT_VALUE_PERST_LH_SHFT 9
#define CB_INFRA_SLP_CTRL_CB_INFRA_DEBOUNCE_COUNT_VALUE_PERST_N_CR_DE_BOUNCE_COUNT_SEL_PERST_HL_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_DEBOUNCE_COUNT_VALUE_PERST_N_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_DEBOUNCE_COUNT_VALUE_PERST_N_CR_DE_BOUNCE_COUNT_SEL_PERST_HL_MASK 0x00000100                // CR_DE_BOUNCE_COUNT_SEL_PERST_HL[8]
#define CB_INFRA_SLP_CTRL_CB_INFRA_DEBOUNCE_COUNT_VALUE_PERST_N_CR_DE_BOUNCE_COUNT_SEL_PERST_HL_SHFT 8
#define CB_INFRA_SLP_CTRL_CB_INFRA_DEBOUNCE_COUNT_VALUE_PERST_N_CR_DE_BOUNCE_COUNT_VALUE_PERST_HL_ADDR CB_INFRA_SLP_CTRL_CB_INFRA_DEBOUNCE_COUNT_VALUE_PERST_N_ADDR
#define CB_INFRA_SLP_CTRL_CB_INFRA_DEBOUNCE_COUNT_VALUE_PERST_N_CR_DE_BOUNCE_COUNT_VALUE_PERST_HL_MASK 0x000000FF                // CR_DE_BOUNCE_COUNT_VALUE_PERST_HL[7..0]
#define CB_INFRA_SLP_CTRL_CB_INFRA_DEBOUNCE_COUNT_VALUE_PERST_N_CR_DE_BOUNCE_COUNT_VALUE_PERST_HL_SHFT 0

#ifdef __cplusplus
}
#endif

#endif // __CB_INFRA_SLP_CTRL_REGS_H__
