

================================================================
== Vitis HLS Report for 'digitReversedDataReOrder_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s'
================================================================
* Date:           Thu Jan 27 12:47:36 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.624 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       14|       16|  56.000 ns|  64.000 ns|   14|   16|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------+
        |                                                                                  |                                                                       |  Latency (cycles) |   Latency (absolute)  |  Interval |                 Pipeline                 |
        |                                     Instance                                     |                                 Module                                |   min   |   max   |    min    |    max    | min | max |                   Type                   |
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------+
        |grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90            |cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s           |        5|        6|  20.000 ns|  24.000 ns|    4|    4|  loop rewind stp(delay=0 clock cycles(s))|
        |grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126  |writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s  |        6|        7|  24.000 ns|  28.000 ns|    4|    4|  loop rewind stp(delay=0 clock cycles(s))|
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        8|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|     1374|     1555|    -|
|Memory               |        0|     -|      256|      264|    0|
|Multiplexer          |        -|     -|        -|      475|    -|
|Register             |        -|     -|        7|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1637|     2302|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                     Instance                                     |                                 Module                                | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90            |cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s           |        0|   0|  652|  733|    0|
    |grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126  |writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s  |        0|   0|  722|  822|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                             |                                                                       |        0|   0| 1374| 1555|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |             Memory            |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |digitReverseBuff_M_real_V_0_U  |digitReversedDataReOrder_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_digbyn  |        0|  32|  33|    0|     4|   32|     1|          128|
    |digitReverseBuff_M_real_V_1_U  |digitReversedDataReOrder_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_digbyn  |        0|  32|  33|    0|     4|   32|     1|          128|
    |digitReverseBuff_M_real_V_2_U  |digitReversedDataReOrder_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_digbyn  |        0|  32|  33|    0|     4|   32|     1|          128|
    |digitReverseBuff_M_real_V_3_U  |digitReversedDataReOrder_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_digbyn  |        0|  32|  33|    0|     4|   32|     1|          128|
    |digitReverseBuff_M_imag_V_0_U  |digitReversedDataReOrder_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_digbyn  |        0|  32|  33|    0|     4|   32|     1|          128|
    |digitReverseBuff_M_imag_V_1_U  |digitReversedDataReOrder_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_digbyn  |        0|  32|  33|    0|     4|   32|     1|          128|
    |digitReverseBuff_M_imag_V_2_U  |digitReversedDataReOrder_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_digbyn  |        0|  32|  33|    0|     4|   32|     1|          128|
    |digitReverseBuff_M_imag_V_3_U  |digitReversedDataReOrder_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_digbyn  |        0|  32|  33|    0|     4|   32|     1|          128|
    +-------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                          |                                                                                  |        0| 256| 264|    0|    32|  256|     8|         1024|
    +-------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |ap_ext_blocking_n  |       and|   0|  0|   2|           1|           2|
    |ap_int_blocking_n  |       and|   0|  0|   2|           1|           2|
    |ap_str_blocking_n  |       and|   0|  0|   2|           1|           2|
    |ap_block_state1    |        or|   0|  0|   2|           1|           1|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|   8|           4|           7|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  26|          5|    1|          5|
    |ap_done                               |   9|          2|    1|          2|
    |digitReverseBuff_M_imag_V_0_address0  |  14|          3|    2|          6|
    |digitReverseBuff_M_imag_V_0_ce0       |  14|          3|    1|          3|
    |digitReverseBuff_M_imag_V_0_we0       |   9|          2|    1|          2|
    |digitReverseBuff_M_imag_V_1_address0  |  14|          3|    2|          6|
    |digitReverseBuff_M_imag_V_1_ce0       |  14|          3|    1|          3|
    |digitReverseBuff_M_imag_V_1_we0       |   9|          2|    1|          2|
    |digitReverseBuff_M_imag_V_2_address0  |  14|          3|    2|          6|
    |digitReverseBuff_M_imag_V_2_ce0       |  14|          3|    1|          3|
    |digitReverseBuff_M_imag_V_2_we0       |   9|          2|    1|          2|
    |digitReverseBuff_M_imag_V_3_address0  |  14|          3|    2|          6|
    |digitReverseBuff_M_imag_V_3_ce0       |  14|          3|    1|          3|
    |digitReverseBuff_M_imag_V_3_we0       |   9|          2|    1|          2|
    |digitReverseBuff_M_real_V_0_address0  |  14|          3|    2|          6|
    |digitReverseBuff_M_real_V_0_ce0       |  14|          3|    1|          3|
    |digitReverseBuff_M_real_V_0_we0       |   9|          2|    1|          2|
    |digitReverseBuff_M_real_V_1_address0  |  14|          3|    2|          6|
    |digitReverseBuff_M_real_V_1_ce0       |  14|          3|    1|          3|
    |digitReverseBuff_M_real_V_1_we0       |   9|          2|    1|          2|
    |digitReverseBuff_M_real_V_2_address0  |  14|          3|    2|          6|
    |digitReverseBuff_M_real_V_2_ce0       |  14|          3|    1|          3|
    |digitReverseBuff_M_real_V_2_we0       |   9|          2|    1|          2|
    |digitReverseBuff_M_real_V_3_address0  |  14|          3|    2|          6|
    |digitReverseBuff_M_real_V_3_ce0       |  14|          3|    1|          3|
    |digitReverseBuff_M_real_V_3_we0       |   9|          2|    1|          2|
    |p_inData_0_0_0_0_01_read              |   9|          2|    1|          2|
    |p_inData_0_0_0_0_02_read              |   9|          2|    1|          2|
    |p_inData_0_0_0_0_03_read              |   9|          2|    1|          2|
    |p_inData_0_0_0_0_0_read               |   9|          2|    1|          2|
    |p_inData_0_1_0_0_04_read              |   9|          2|    1|          2|
    |p_inData_0_1_0_0_05_read              |   9|          2|    1|          2|
    |p_inData_0_1_0_0_06_read              |   9|          2|    1|          2|
    |p_inData_0_1_0_0_0_read               |   9|          2|    1|          2|
    |p_outData_0_0_0_0_07_write            |   9|          2|    1|          2|
    |p_outData_0_0_0_0_08_write            |   9|          2|    1|          2|
    |p_outData_0_0_0_0_09_write            |   9|          2|    1|          2|
    |p_outData_0_0_0_0_0_write             |   9|          2|    1|          2|
    |p_outData_0_1_0_0_010_write           |   9|          2|    1|          2|
    |p_outData_0_1_0_0_011_write           |   9|          2|    1|          2|
    |p_outData_0_1_0_0_012_write           |   9|          2|    1|          2|
    |p_outData_0_1_0_0_0_write             |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 475|        103|   50|        127|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                              Name                                             | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                      |  4|   0|    4|          0|
    |ap_done_reg                                                                                    |  1|   0|    1|          0|
    |grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_ap_start_reg            |  1|   0|    1|          0|
    |grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_ap_start_reg  |  1|   0|    1|          0|
    +-----------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                          |  7|   0|    7|          0|
    +-----------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------------------------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                                      Source Object                                     |    C Type    |
+------------------------------+-----+-----+------------+----------------------------------------------------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  digitReversedDataReOrder<16, 4, ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0> >|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  digitReversedDataReOrder<16, 4, ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0> >|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  digitReversedDataReOrder<16, 4, ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0> >|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  digitReversedDataReOrder<16, 4, ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0> >|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|  digitReversedDataReOrder<16, 4, ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0> >|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  digitReversedDataReOrder<16, 4, ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0> >|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  digitReversedDataReOrder<16, 4, ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0> >|  return value|
|ap_ext_blocking_n             |  out|    1|  ap_ctrl_hs|  digitReversedDataReOrder<16, 4, ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0> >|  return value|
|ap_str_blocking_n             |  out|    1|  ap_ctrl_hs|  digitReversedDataReOrder<16, 4, ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0> >|  return value|
|ap_int_blocking_n             |  out|    1|  ap_ctrl_hs|  digitReversedDataReOrder<16, 4, ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0> >|  return value|
|p_inData_0_0_0_0_0_dout       |   in|   32|     ap_fifo|                                                                      p_inData_0_0_0_0_0|       pointer|
|p_inData_0_0_0_0_0_empty_n    |   in|    1|     ap_fifo|                                                                      p_inData_0_0_0_0_0|       pointer|
|p_inData_0_0_0_0_0_read       |  out|    1|     ap_fifo|                                                                      p_inData_0_0_0_0_0|       pointer|
|p_inData_0_0_0_0_01_dout      |   in|   32|     ap_fifo|                                                                     p_inData_0_0_0_0_01|       pointer|
|p_inData_0_0_0_0_01_empty_n   |   in|    1|     ap_fifo|                                                                     p_inData_0_0_0_0_01|       pointer|
|p_inData_0_0_0_0_01_read      |  out|    1|     ap_fifo|                                                                     p_inData_0_0_0_0_01|       pointer|
|p_inData_0_0_0_0_02_dout      |   in|   32|     ap_fifo|                                                                     p_inData_0_0_0_0_02|       pointer|
|p_inData_0_0_0_0_02_empty_n   |   in|    1|     ap_fifo|                                                                     p_inData_0_0_0_0_02|       pointer|
|p_inData_0_0_0_0_02_read      |  out|    1|     ap_fifo|                                                                     p_inData_0_0_0_0_02|       pointer|
|p_inData_0_0_0_0_03_dout      |   in|   32|     ap_fifo|                                                                     p_inData_0_0_0_0_03|       pointer|
|p_inData_0_0_0_0_03_empty_n   |   in|    1|     ap_fifo|                                                                     p_inData_0_0_0_0_03|       pointer|
|p_inData_0_0_0_0_03_read      |  out|    1|     ap_fifo|                                                                     p_inData_0_0_0_0_03|       pointer|
|p_inData_0_1_0_0_0_dout       |   in|   32|     ap_fifo|                                                                      p_inData_0_1_0_0_0|       pointer|
|p_inData_0_1_0_0_0_empty_n    |   in|    1|     ap_fifo|                                                                      p_inData_0_1_0_0_0|       pointer|
|p_inData_0_1_0_0_0_read       |  out|    1|     ap_fifo|                                                                      p_inData_0_1_0_0_0|       pointer|
|p_inData_0_1_0_0_04_dout      |   in|   32|     ap_fifo|                                                                     p_inData_0_1_0_0_04|       pointer|
|p_inData_0_1_0_0_04_empty_n   |   in|    1|     ap_fifo|                                                                     p_inData_0_1_0_0_04|       pointer|
|p_inData_0_1_0_0_04_read      |  out|    1|     ap_fifo|                                                                     p_inData_0_1_0_0_04|       pointer|
|p_inData_0_1_0_0_05_dout      |   in|   32|     ap_fifo|                                                                     p_inData_0_1_0_0_05|       pointer|
|p_inData_0_1_0_0_05_empty_n   |   in|    1|     ap_fifo|                                                                     p_inData_0_1_0_0_05|       pointer|
|p_inData_0_1_0_0_05_read      |  out|    1|     ap_fifo|                                                                     p_inData_0_1_0_0_05|       pointer|
|p_inData_0_1_0_0_06_dout      |   in|   32|     ap_fifo|                                                                     p_inData_0_1_0_0_06|       pointer|
|p_inData_0_1_0_0_06_empty_n   |   in|    1|     ap_fifo|                                                                     p_inData_0_1_0_0_06|       pointer|
|p_inData_0_1_0_0_06_read      |  out|    1|     ap_fifo|                                                                     p_inData_0_1_0_0_06|       pointer|
|p_outData_0_0_0_0_0_din       |  out|   32|     ap_fifo|                                                                     p_outData_0_0_0_0_0|       pointer|
|p_outData_0_0_0_0_0_full_n    |   in|    1|     ap_fifo|                                                                     p_outData_0_0_0_0_0|       pointer|
|p_outData_0_0_0_0_0_write     |  out|    1|     ap_fifo|                                                                     p_outData_0_0_0_0_0|       pointer|
|p_outData_0_0_0_0_07_din      |  out|   32|     ap_fifo|                                                                    p_outData_0_0_0_0_07|       pointer|
|p_outData_0_0_0_0_07_full_n   |   in|    1|     ap_fifo|                                                                    p_outData_0_0_0_0_07|       pointer|
|p_outData_0_0_0_0_07_write    |  out|    1|     ap_fifo|                                                                    p_outData_0_0_0_0_07|       pointer|
|p_outData_0_0_0_0_08_din      |  out|   32|     ap_fifo|                                                                    p_outData_0_0_0_0_08|       pointer|
|p_outData_0_0_0_0_08_full_n   |   in|    1|     ap_fifo|                                                                    p_outData_0_0_0_0_08|       pointer|
|p_outData_0_0_0_0_08_write    |  out|    1|     ap_fifo|                                                                    p_outData_0_0_0_0_08|       pointer|
|p_outData_0_0_0_0_09_din      |  out|   32|     ap_fifo|                                                                    p_outData_0_0_0_0_09|       pointer|
|p_outData_0_0_0_0_09_full_n   |   in|    1|     ap_fifo|                                                                    p_outData_0_0_0_0_09|       pointer|
|p_outData_0_0_0_0_09_write    |  out|    1|     ap_fifo|                                                                    p_outData_0_0_0_0_09|       pointer|
|p_outData_0_1_0_0_0_din       |  out|   32|     ap_fifo|                                                                     p_outData_0_1_0_0_0|       pointer|
|p_outData_0_1_0_0_0_full_n    |   in|    1|     ap_fifo|                                                                     p_outData_0_1_0_0_0|       pointer|
|p_outData_0_1_0_0_0_write     |  out|    1|     ap_fifo|                                                                     p_outData_0_1_0_0_0|       pointer|
|p_outData_0_1_0_0_010_din     |  out|   32|     ap_fifo|                                                                   p_outData_0_1_0_0_010|       pointer|
|p_outData_0_1_0_0_010_full_n  |   in|    1|     ap_fifo|                                                                   p_outData_0_1_0_0_010|       pointer|
|p_outData_0_1_0_0_010_write   |  out|    1|     ap_fifo|                                                                   p_outData_0_1_0_0_010|       pointer|
|p_outData_0_1_0_0_011_din     |  out|   32|     ap_fifo|                                                                   p_outData_0_1_0_0_011|       pointer|
|p_outData_0_1_0_0_011_full_n  |   in|    1|     ap_fifo|                                                                   p_outData_0_1_0_0_011|       pointer|
|p_outData_0_1_0_0_011_write   |  out|    1|     ap_fifo|                                                                   p_outData_0_1_0_0_011|       pointer|
|p_outData_0_1_0_0_012_din     |  out|   32|     ap_fifo|                                                                   p_outData_0_1_0_0_012|       pointer|
|p_outData_0_1_0_0_012_full_n  |   in|    1|     ap_fifo|                                                                   p_outData_0_1_0_0_012|       pointer|
|p_outData_0_1_0_0_012_write   |  out|    1|     ap_fifo|                                                                   p_outData_0_1_0_0_012|       pointer|
+------------------------------+-----+-----+------------+----------------------------------------------------------------------------------------+--------------+

