.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000100
000000000000000100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000100000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000001100
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000010000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000101000000000000000001000000100100000000
000000000000000000100000000000001100000000000000000000
001000000000000000000000000000000000000000000100000001
000000000000000000000000000111000000000010000000000000
010100000000000000010000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000010001001100000001001001110000010000000000001
000010000000000001000000000011001110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 1
000000000000000000000111111000000000000000
000000000000000000000111111101001011000000
001000000000001011100111000000000001000000
000000000000001011000100000101001001000000
110000000001011000000110101000000000000000
010000000000001011000100000001000000000000
000000000000001111000111101001000000000000
000000000000001111000100000001100000000010
000000000001000000000000001000000000000000
000000000000100111000010110101000000000000
000000000000000000000000000000000000000000
000000000000000000000000001001000000000000
000000000000000000000000000000000000000000
000000000000000000000000000011000000000000
110000000000000111000000001000000000000000
110000000000000000000000000101000000000000

.logic_tile 4 1
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000001000000000000001100000000000001000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000001101100000000011101000001100111000000000
000000000000000101000000000000000000110011000000000000
000000000000001101100110100011101000001100111000000000
000000000000000101000000000000000000110011000000000000
000000000000000000000000000011001000001100110000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 5 1
000000000000000000000110001000000000000000100100000000
000000000000000000000000001101001011000000000000000000
111000000000001101100000001101100000000000000100000000
000001000000000101000000001101100000000010000000000000
000000000000000000000110110011111100001100110000000000
000000000000000000000010100000100000110011000000000000
000000000000000000000010110101100000000001000100000001
000000000000000000000110101001101110000010110000000100
000000000000000000000000011001100000000000000100000000
000000000000000000000010001101000000000001000000000000
000000000000000011100110000101111000000100000100000000
000000000000000000100000000000100000000000000000000000
000000000000000000000000001101000000000000000100000000
000000000000000101000000001101100000000001000000000000
110000000000000101100000000101101100000100000100000000
110000000000000000000000000000110000000000000000000000

.logic_tile 6 1
000000000000000000000110100000000000000000000000000000
000000000000001101000000000000000000000000000000000000
111000000000010000000110100001000000000010000000000000
000000000000100000000000000000001001000000000000000010
010000000000000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000010000000001000000100000000000
000000000000000000000010000000001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000001110000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000011011000010000100000000
000000000000000000000000000000011111000000000001000000
110000000000000111100010100111011111010100100000000000
110000000000000000100100000000011001101001010000000000

.logic_tile 7 1
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000001110000100000100000001
000000000000000000000000000000010000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111101010010010100000000000
000000000000010000000000000000111000000001000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000101100110000000011110001100110000000000
000000000000000000000000000000001011110011000000000000

.logic_tile 8 1
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000101110000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100001000011100110000000
000000000000000000000000000101001111000010000010000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000010110000000000000000000000000000

.logic_tile 9 1
000000000000000000000000010101000000000000001000000000
000000000000001111000011110000000000000000000000001000
000000000000001000000000010111000000000000001000000000
000000000000000111000011100000000000000000000000000000
000000000000001000000000000000001001001100111000000000
000000000000000111000000000000001000110011000010000000
000000000000000000000000010001101000001100111000000000
000000000000000000000011110000100000110011000010000000
000000000000000000000000000000001000001100111001000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111000000000
000000001110000000000000000000001011110011000010000000
000000000000000001000000000000001000001100110010000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000001001100001000000110100000000
000010100000001111000000001001101000000010110001000000
111000000000000000000010111111001111000000000000000000
000000000000001101000110001011011100010000000000000000
010000000000000000000010001000011000000000000100000000
110000000000000000000000000011010000000010000001000000
000000000000001000000000001000000001000000100100000000
000000000000001101000000001001001111000000000001000000
000000000000000000000010000001100000000000000110000000
000000000000000000000000000001100000000010000000000000
000000000000000001000010101001100001000001110100000000
000001000000001111000000001001001010000001010001000000
000001000000001001000010010011001110001100110000000000
000010000000000001100011100000100000110011000000000000
000000000001010000000000001001100000000001110100000000
000000000000100000000011111001001111000001010001000000

.logic_tile 12 1
000000000000001001100000000111100000000001010110000000
000000000000000001000011100011001000000001110000000000
111000000000000011100000001101101111000000000000000000
000000000000000000100000000001101101000001000000000000
010010000000000101100110011000001010010000000100000000
010000000000000000000010000111011100010110100001000000
000000000000001000010010111101011101010000000000000000
000000000000001111000110000101011011111000000000000000
000000000000000000000000000001011011000000010000000000
000000000000001101000000000001001101010000110000000000
000000000000000000000011000011111111001001010000000000
000000000000000000000010111101111010001000000000000000
000000000001010111000000000101100000000001010100000100
000000000000000000000000001101101100000010110000000000
000001000000001001100110001111011011010000000000000000
000010101000000001000000000001011101000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000001000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
001000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
110000000000001000000000001011101101000010000000000000
000000000000000111000000000011011010000000000000000000
000000000000000001100110000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000001000000000110000000001100000100000100000000
000000000000110000000000000000010000000000000000000000
000000000000001011100000000000000000000000000100000000
000000000000000001100000000111000000000010000000000000
000001000000001001100000000000000000000000100100000000
000000000000000001000000000000001110000000000000000010
010000000000000000000000000011100000000000000100000000
100000000000000000000000000000000000000001000000000000

.logic_tile 2 2
000001000000000000000000001011011110000010000000000001
000000000000000000000000001001110000000000000000000000
001000000000001000000000011000000000000000000100000000
000000000000000111000011101101000000000010000000000000
010000000000000000000000000011100000000000000000000000
100000000000000000000000000000100000000001000000000000
000000000000000000000000010000000001000000100100000000
000000000000000000000011110000001111000000000000000000
000001000100000000000110000000001100000100000100000001
000000000000000000000000000000010000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.ramt_tile 3 2
000001010001010000000111100000000001000000
000010111010000000000100000111001011000000
001000010000000000000000001000000001000000
000000010000000000000011111101001100000000
110000000000000000000000011000000000000000
110000000000000000000011111011000000000000
000000000000000111100111100101100000000000
000000000000000000000111101101000000000010
000000000000010000000000001000000000000000
000010000000000000000000000011000000000000
000000000000001111000000000000000000000000
000000000000001011000010000111000000000000
000000000000000111100111001000000000000000
000000000000001111000000001001000000000000
110000000000000001000000000000000000000000
110000000000000000000000001001000000000000

.logic_tile 4 2
000000000000000000000000001111011101000010000000000000
000000000000000000000000001001111000000000000000000000
001000000000001111100000010000000001000000100100000000
000000000000000001000010000000001000000000000000000001
010000000000000000000000000000000001000000100100000000
100000000000000000000000000000001000000000000001000000
000000000000000000000000000000011000000100000100000000
000000000000000000000011110000010000000000000001000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000110010101100000000000000100000000
000000000000000000000010000000100000000001000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000001000000

.logic_tile 5 2
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000010110001100000000000001000000000
000000000000000000000010010000100000000000000000000000
000000000000000101000000000101100000000000001000000000
000000000000000101000000000000100000000000000000000000
000000000000000101000000000011000000000000001000000000
000000000000000101000010100000001010000000000000000000
000000000000001000000000000111000001000000001000000000
000010000000000011000000000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000000011000000000000001010000000000000000000
000000000000000000000000000011001000111100001000000001
000000000000000000000000000000000000111100000000000000

.logic_tile 6 2
000001000000000000000000000000011100010110100100100000
000000000000000000000000000011001010010000000000000000
111000000000000101000110100000001110000010000000000001
000000000000000000100010110000010000000000000000100000
000000000000001101000010100101001111000000000100000000
000000000100000001000100001111001111101011010010000000
000000000000000000000000001111101010000111000000000000
000000000000001101000000000101010000000001000000000000
000000000000000000000000000101011000000110000000000001
000000000000001101000000001111010000000001000000000000
000010100001010101110000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110000001101010000000000000000000
000000000000000101000100001111100000001000000000000000
000000000000000011100110101001111110000110000000000000
000000001110000000100000000001100000000101000000000000

.logic_tile 7 2
000000100100000111100010100011111010101000010000000000
000001000000001101000110001101101101000000010000000000
001000000000000111100000011101100000000011100000000000
000000000000000000000011010111001011000010000000000000
000000000100001101000110100001011110000110100000000000
000000001010000011100010110000101010001000000000000000
000010000000000101000110101011111101000110100000000000
000001000000001111100010000001101011101111110000000000
000010100000000000000110010000001010000100000100000000
000000000000000000000010000000000000000000000000000000
000000000000001000000111000001000000000000000100000000
000000000000000001000011110000000000000001000000000000
000000000000001001100000001000001100010100000000000000
000010000000000011000000001001011001000100000000000000
000000000000001000000000000111011010001000000000000000
000000000000001011000000000001011110001101000000000000

.logic_tile 8 2
000000000000000001100010101000011010000110100000000000
000000000000000111000110110001001001000100000000000000
001000000000001000000011110001011101101001110000000000
000000000000000001000110001011001001000000010000000000
010000000000000000000110001011100001000011100100000000
000000000000000000000000001001001111000001000001000100
000000000000001111000011101011000000000011100000000000
000000000000000111000000000101101001000010000000000000
000000000000000000000111110111111100010110000100000000
000000000000000000000110000000001011000001000000000001
000001000000000001000000000111101110001001000100000110
000000000000000011000010110001010000000101000000000000
000000001100001000000010001000011011000110100000000000
000000000000000001000000001101001010000100000000000000
000000000000000011100010100000011101000110100100000001
000000000000001101000100000111011100000000100010000000

.logic_tile 9 2
000000000000001000000111101001001110000000000000000000
000000000000000111000000001001101100100000000000000000
111000000000000000000111110001111011001001010000000000
000000001000001111000111111011001001001000000000000000
010000000000001000000111100111101110010000000100000000
110000000000000001000100000000111000101001010000000001
000000000000001001100111100001000000000001010100000000
000000000000000001000100000011001101000010110000000100
000000000000001001100110001101011101010000000000000000
000000000000000011000000001101011000110000010000000000
000000000000000000000110000001101100000000010000000000
000000000000000000000000000111101001000000000000000000
000000000000001000000000011001101111010000000000000000
000000000000001011000010000111111000110000100000000000
000000000000000001000000011001000001000001110100000000
000000000000000000000010001011001010000000110000000001

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000001000000110000011101101000000100000000000
000000000000000001000000000000011101000000000001000010
111000000000000000000010111101101101000000000000000000
000000000000000000000011110101011001100000000000000000
110000000000000000000010100101001011000000000000000000
110000000000000101000010101101011001000000010000000000
000000000000000101000110000101111100111100100110000000
000000000000000101000000001001101010111110000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000010000001001110000000100000000000
000000000000001001100110100111101110000000000000000000
000000000000000001000010000000100000001000000000000000
000000000000000001100111000000001101000100000010000010
000000000000000000000000000000011101000000000000000001
000000000000000000000111101111011100101011010000000000
000000000000000000000100001011011101011011100000000000

.logic_tile 12 2
000000100000000000000110100000000000000000001000000000
000001000001010000000000000000001100000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000001010000000000000000000101101000000000000000000
000000000000001000000110010011100001000000001000000000
000000000010001001000110010000001101000000000000000000
000001001100001001100110010000000001000000001000000000
000010100000001001100111010000001101000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011101000111100001000000110
000000000000010000000000000000100000111100000001000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000010100000000000000000000000000000
000000000000001001000010100000000000000000000000000000
000000000000000000000011001111111101101000110000000000
000000000000000101000010100101101000000000110010000000
000000000000000001100010000111011010000100000100000010
000000000000000000000000000000110000000000000010000001
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111100000010011111101000100000000000000
000000000000000101100011010101101001000000000000000000
000000000000000000000110000101001101100000000000000000
000000000000000000000000001101111001000000000000000000
010000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
001000000000000000000010100000011100000100000100000000
000000000000000000000100000000010000000000000000000000
110000000000000000000000011000000000000000000100000000
000010000000000000000010000111000000000010000000000000
000010100000000000000000010111011110000010000000000000
000001000000000000000011100011001011000000000000000000
000001000000000001100000001111011001000010000000000000
000010100100000000000000001111011101000000000000000000
000000000000000000000000010000011110000100000100000000
000000000001010000000010000000010000000000000000000000
000000000000001001100000000111000000000000000100000000
000000000000000001100000000000000000000001000000000000
010000000000000001100110000000000000000000000100000000
100000000000000000000000000011000000000010000000000000

.ramb_tile 3 3
010000000000100111000000001001101100100000
001000000000000000000010000001110000000000
001010000000000000000111000111001110100000
000001000000000111000111011111010000000000
010000000000000000010011101111101100000001
011000000000000000000011110101010000000000
000000000000000011100111111011001110000000
001000000000000000100111101101110000000010
000000000000000000000010110011101100000000
001000000000000000000011011101010000010000
000010100000000001000000000001101110000000
001001000000000000000010001101110000001000
000000001111100101100010101111001100000000
001000000001110111000011101011010000001000
110000000000000101000000000101101110000000
111000000000001001100000000001110000000010

.logic_tile 4 3
000000000000000101000000010000000000000000000000000000
000000000000000101000010000000000000000000000000000000
001000000000001001100000001000000000000000000000000000
000000000000000001000000000011000000000010000000000000
110010000000000000000000000000000001000000100100000000
000000000000000111000000000000001101000000000000000000
000000000000000000000111110001100000000000000100000000
000000000000000000000111110000000000000001000001000000
000000000000000000000000000000000000000000000100100000
000000000000100000000000001001000000000010000000000000
000100000001010011000000000101111110000001000000000000
000000000000100000100011110101111000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010101001001111000011100000000000
100000000000000000000000000001001011000011110000000000

.logic_tile 5 3
000000000100101111000000000001101001111110100000000000
000000000000001001100011110001101001011101010000010000
001000000000000000000111010000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000000000000111000110100000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000001000000000000001101001010000110000010000000
000100001000000000000010111101100000000101000000000001
000000000000000000000000000000001110000100000110000011
000000100000000111000000000000000000000000000000000000
000000000000000000000110000000001000000100000100000001
000000000000100000000000000000011011000000000000000100
000000000000001000000111000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000001000000000000001111001100100000010100000100
000000001000000000000000001011101000110000000000000000

.logic_tile 6 3
000000000000000000000010100111000000000000001000000000
000000000000001101000100000000100000000000000000001000
111001000000010000000000000111000000000000001000000000
000000100000101101000010100000000000000000000000000000
110000000000000101000110000000001000001100110000000000
110000000000000000100000000000001100110011000000000000
000000000000000000000000000101011001001011100100000000
000000000000000101000010101001111010101011010000000000
000000001100001000000000010101111011010010100100000000
000000000000000011000010000101011100110011110000000000
000000000000001101000110011001011111011110100100000000
000000000000000001000110001101001010011101000000000000
000001000000000001000111101101111011001111110100000000
000000000000000000100110001011101000000110100000000000
000001000100000001100000001011001101110111110000000000
000110100000000000000000001011011100010010100000000100

.logic_tile 7 3
000000000000000111100110010011011111000000000001000000
000000000000000000100011110000101011100000000010000000
111000000000001001000000010011111100010010100100000000
000000000000001111100011110001011100110011110000000000
010000000000000111000000011101001011010110000100000000
010001000000000111000010000011011101111111000000000000
000000000001001000000011101111111100010010100100000000
000000000000001011000000000101111001110011110000000000
000000000000000001100010001111011110010111100000000000
000000000000000000000000000001111010001011100000000000
000011100000001001100010111011111101001111110100000000
000001000000001001000110010011101101000110100000000000
000000000001001000000011000001101111010111100000000000
000010000000001011000010001111011000001011100000000000
000000000000000000000110110001111000010111100000000000
000000000000000001000011001111011110001011100000000000

.logic_tile 8 3
000000000000000000000000000000000000000000001000000000
000010000000000000000010000000001111000000000000001000
001000000000100000000010100001000001000000001000000000
000000000000010101000000000000101111000000000000000000
010000000000010000000011000001101000001100111000000000
110000000000001111000010100000101110110011000000000000
000000000000000000000000000001101001001100111000000000
000000000000000000000011100000001111110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000101110110011000000100000
000000000000100000000000000111001000001100110010000000
000000000000010111000000000000001010110011000000000000
000000000000010001000010000000011010000100000110000000
000000001010100000000000000000010000000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000010000000000000000001000000000000

.logic_tile 9 3
000010100000001000000000010000000000000000001000000000
000001000000000111000011100000001000000000000000001000
111000000000001000000000000000000000000000001000000000
000000000000000111000000000000001111000000000000000000
000000000100000000000000010101001000001100111000000000
000000000000001111000011110000100000110011000000000010
000000000000001000000111000001101000001100111000000000
000000000000001111000100000000000000110011000010000000
000010000010000000000000000000001000001100111000000000
000001000000000000000000000000001001110011000000000010
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001010110011000000000010
000000000000000000000000000101101000001100110010000000
000000000000000000000010000000000000110011000000000000
000000000001000000000000000101100000000010000110000000
000000000000000000000000000000100000000000000000000000

.ramb_tile 10 3
010001000000000111100011111101111110000000
001000000000000111100011110101010000000001
001000000000001000000000010111011100000000
000000000000001011000011010001010000000001
010001000000100000000000000001011110000001
011010100001011111000010010001110000000000
000000000000000111000111000111111100000000
001000000000001001000100001101010000000001
000000000000000001000000001111111110000100
001000000000100000000000001101010000000000
000000000000000000000000000001111100001000
001000000000001111000010110011110000000000
000000000000100001000000001111011110001000
001000000001010000100010000001110000000000
110000000000100101000010000111111100000010
011000000001011101100010110101110000000000

.logic_tile 11 3
000000000000001000000000001000000000000000100100000000
000000000000001111000000001101001111000000000001000000
111000000000000000010010111000011010000000000100000000
000000000100000000000011111101010000000010000001000000
000000001000000000000010001000000001000000100100000000
000000000000000000010000001101001101000000000001000000
000001000000000000000010110011011110001100110000000000
000000100000001111000111100000010000110011000000000000
000000000000001000010000001000000000000000100110000000
000000000000000001000000001101001000000000000000000000
000000000000000000000000000001111010000000000100000000
000000000100000101000011110000110000000001000001000000
000010000000000000000110001000011010000100000100000000
000001000000000000000000001101000000000000000001000000
110000000001010000000010111000001011000000000000000010
010000000000000000000011001001011111010110000000000000

.logic_tile 12 3
000000000000000000000111000011001001010000000000000000
000000000000000000000000000101101100000000000001010000
111000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000100010000111000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001000100000000010101111011010001001010100000010
000000000001010000000000000011111001011001110000000100
000000000000000000000011001000000000000000000000000000
000000000000000000000000001111000000000010000000000000
000000000000000001100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000100000000110000111000000000010000000000000
010000000001000000000000000000101001000000000000000000

.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000110000000000000000000000100000000
001000000000000000000010010111000000000010000000000000
001000000000000000000000000101111101101101010100000000
000000000000001111000000001101101011011111100000000001
000000000000000001100000010001000000000000000000000000
001000000000000000000010000000101001000001000000000000
000000000000001000000110000000000001000000100100000000
001000000000000001000010110000001010000000000000000101
000000000000000000000000000000011100000100000100000001
001000000000000000000000000000000000000000000000000000
000000000000000001100000010000001010000100000100000000
001000000000001111000010000000000000000000000000000000
000000000000001111100000001111011111001001000100000000
001000000000000001100010010001101101001110000000000100
010100000000001000000000000000000000000000100100000000
101100000000000111000000000000001110000000000000000000

.logic_tile 2 4
010000000000000000000000010000000000000000000000000000
001000000000000000000010110000000000000000000000000000
001010101000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110001000000000000000011100000000000000000000000000000
001000000000000000000110100000000000000000000000000000
000000001100001111000000000000000000000000000000000000
001000000000000101000011110000000000000000000000000000
000000000000000000000000000011100000000000000100000000
001000000000000000000000000000100000000001000010000000
000000000000000000010110000000001000000100000000000000
001000000000000000000000000000010000000000000000000000
000000000000000000000000001101111010010110100000000000
001000000000000000000000000101101011001111110010000000
010000000000000000000000000000000000000000100100000000
101000000000000000000000000000001011000000000000000000

.ramt_tile 3 4
000000001100000000000011101001011000100000
000001000000100000000011100011110000000000
001000000000001111100111111111101100100000
000000000000001111000011011011010000000000
110000000010010111000010001011011000000001
110001000000000000000100001111010000000000
000000001100000101100000000001001100000000
000000000000000000100010001111110000000010
000010100001000011100111001101111000000100
000000000000000000100110001001110000000000
000000000000000000000010001101001100000000
000000000000000101000100000001110000001000
000000100000000000000111001111011000000010
000000000000000001000010100001010000000000
010000000000000001000010100101001100000000
110000000000000000000000001011010000010000

.logic_tile 4 4
010010000000000000000000001000000000000000000100000000
001000000000000000000000000011000000000010000000000000
001000000000000000000000001000000000000000000100000000
000000000000000000000011011111000000000010000000000000
110000100000001001100000000000001010000100000100000000
001000000000100001000000000000000000000000000000000000
000000000000000000000000001000001110000110000000000000
001000001110001001000000000101010000000010000000000000
000010100000000000010000010000000001000000100100000000
001000000000000000000010000000001101000000000000000000
000000000000001000000000000001100001000010100010000000
001000000000000001000010010000101010000001000000100000
000000000000000000000010000000000000000000100100000000
001000000000000000000000000000001101000000000000000000
010000000000000000000000010101000000000000000110000010
101000000000000000000010000000000000000001000000000000

.logic_tile 5 4
010000100000001101000110000001000000000000000100000000
001000000000100001100000000000100000000001000000000000
001000000000000001100000001000001100000110000000000000
000000000010001101000000000011011001000010100001000001
010000000000000111100111000111101100101000000010000100
101000000100000000000100000001001010100000000000000000
000000101101010000000000000000001110000100000100000000
001000000000100000000000000000000000000000000000000000
000000000000000111000000011011111001010000000000000000
001000001110000000000010010011101000000000000000000000
000100000000000001000110000111111110000010000000000000
001000000000001101100100000001101111000000000000000000
000000000000000111000000000000000000000000000100000000
001010000000000000100010110001000000000010000000100000
000000000001001101000010100000001010000100000100000000
001000000000000001100100000000010000000000000000000000

.logic_tile 6 4
010000000000000000000000000000000001000000100100000000
001000000000000111000000000000001000000000000000000000
001001001100001000000111011000000000000000000100000000
000010000000000111000011110101000000000010000000000000
110001001010000000000000000000000000000000000100000000
111000000000000001000000000001000000000010000000000010
000000000000000001100010000000000001000000100100000000
001000001100000001000000000000001110000000000000000000
000000000000000000010111000011100000000000000100000000
001000000000000000000000000000100000000001000000000000
000000000000000000000111000001111010001100110000000000
001000000000100000000000000000110000110011000000000000
000001000000000000000010001101011001110110100000000000
001000000000000000000100000101011110111010100000000001
000001000000001101100000000000000000000000000100000000
001110101010001011000000001011000000000010000000000000

.logic_tile 7 4
010010100000000000000010100000000001000000100100000000
001000000000000000000100000000001100000000000000000000
001001000000101000000110010001101101110011000000000001
000000100001000111000010001001001010000000000000000000
110000000000000111100000000000011000000010000000000000
101000001000000000000000000000010000000000000000000000
000000000000000000000000000011000000000010000000000000
001000100000001101000000000000000000000000000000000000
000000000000001000000000011000000000000010000000000000
001000001010000001000011011001000000000000000000000000
000000000000000000000000000111001010001000000010000000
001000000000000001000000000111000000000000000000000000
000000000000000101000000000111000000000000000100000001
001010001100001101100010000000100000000001000000000000
010000000000010000000000000011000000000000000100000010
101000000000100000000000000000100000000001000000000000

.logic_tile 8 4
010000000001000000000110100111000001000000001000000000
001000000010100000000000000000001110000000000000001000
000000000000001111100000000011100000000000001000000000
000000000000000101100000000000101011000000000000000000
000001000000010111100000010011000000000000001000000000
001000000000000000000010100000101101000000000000000000
000000000000100000000000010111000001000000001000000000
001000000001010000000011000000101000000000000000000000
000010000100000000000010000001000001000000001000000000
001000000110000000000110110000101100000000000000000000
000000000000000101000000010101000001000000001000000000
001000000000001101100011000000001100000000000000000000
000010000001000000000010100111100001000000001000000000
001011000000100001000100000000101000000000000000000000
000010101100000001000010100111100001000000001000000000
001000000000000000000110110000101011000000000000000000

.logic_tile 9 4
010010100001000111000011110000001110000010000000000000
001000000000000000000011110000010000000000000001000000
001000001100000000000000001000001000000000100000000000
000000000000001111000000001101011001010100100000000011
110000000010000000000000000001000000000000000100000000
101010000010000000000011100000000000000001000001000000
000010100000000000000000010000000000000000000000000000
001000000000000111000011010000000000000000000000000000
000000000001000000000000000000001010010000000000000001
001000000000100000000000000111011001010110000000000001
000000001010000000000000000111101000001001000000000001
001000001000000001000000000001110000001010000000000001
000000000000000011100000011000000001000010100000000000
001000000000100000000010000001001100000010000000000000
010000000000000000000010001000011000000110000000000000
101000000001000000000000000101000000000010000000000000

.ramt_tile 10 4
000000000011000111100000001101111000100000
000000001000100000000010011001010000000000
001000000001010000000110110011011010000000
000000000000100000000011010101010000000010
110000000101010000000011101101011000000010
110000100000000111000110001011110000000000
000000000000000001000110111101111010001000
000000000000001111000011100111010000000000
000000000001010000000000001101111000000000
000011000010000001000000001111110000100000
000000100000000000000011100001011010100000
000001000000000101000010000001110000000000
000000000000001000000011100111011000000000
000000100000001011000100001101010000000000
110000000000000111100010001111111010001000
010000000000000001000000001011010000000000

.logic_tile 11 4
010000000000000101000000000000000000000000001000000000
001000000000000101000010100000001000000000000000001000
000001000000000000000000000111100000000000001000000000
000010100000000101000010100000000000000000000000000000
000000000000000000000000000000000001000000001000000000
001001000000000000000000000000001010000000000000000000
000000001100000101000000000001000001000000001000000000
001000100000000000000000000000101101000000000000000000
000000000000000000000000000001000001000000001000000000
001000000110000000000000000000001111000000000000000000
000000000000000000000110100001100000000000001000000000
001000001000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
001000000110000000000000000000001001000000000000000000
000000000000000101100110100111101000111100001000000000
001000000001010000000000000000100000111100000001000101

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000110000111100000000000000000000000
111000000110000000000000000000100000000001000000000000
000000000000000000000110100101111110010100100000000000
001000000010000000000000000000111110101001010000000000
000000000000000000000000000000000001000000100000000000
001000000000000000000000000000001111000000000000000000
000000000000000001100000001000011010000010000110000000
001000000000000000000000000011010000000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000001001000000000000000000000000000000000000
010010000000000000000010100000000000000010000000100110
011000000000000000000110110000000000000000000011100000

.io_tile 13 4
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100010010
000000000100110000
001010000100000000
000000010100000000
000000000000000000
000100000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 5
001000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010000000010000000000000000011111011111100110100100000
001000000000001001000011111011111100111100100000000000
001000000000000101000000000101101011000000000000000000
000000000000001111000000000000101000101000010000000000
110000000000001101000010100000011110000100100000000000
001000000000000001000000000000001000000000000000000110
000000000000000001100011100000000000000000000000000000
001000000000000101000010110000000000000000000000000000
000000000000000000000000011011101111000000010000000000
001000000000000000000011000101101000000000110000000000
000010100000001001000110101101101001110101000000000010
001001000000000001100000000011111010001010110000000000
000000000000000000000000000001111010111101110000000010
001000000000001001000000001101001010111111110001100101
010000000000000000000000000000000000000000000100000000
101000000000000111000000000101000000000010000000100000

.logic_tile 2 5
010000000001011000000010100011000000000000001000000000
001000000000001111000100000000100000000000000000001000
001000000001001101000000000000000001000000001000000000
000000000000000111000000000000001100000000000000000000
110000000000000000000111100001101001001100111000000000
111000000100000000000000000000001000110011000000000010
000000000000000101000000000111101001001100111000000001
001000000000001101000000000000101000110011000000000000
000010100000000011100111000011001001001100110000000000
001000000000100000100100000000001010110011000000000010
000000000000000011100000000000001010000100000100000001
001000000000000000000000000000010000000000000000000000
000000000000000000000111100101101000001101000100000110
001000000000000000000100000001010000001100000000000010
010000000000000000000111000000000001000000100100000000
101000000000000000000100000000001010000000000000000000

.ramb_tile 3 5
010000000010000111000111101001011110000010
001000000110001001000100001011110000000000
001000000000001000000000000011001010000000
000000000000000111000000000001000000000001
110000100000001001000000001101111110000010
011000001010001111100000000111110000000000
000000000000001001000011101101101010000010
001000001110001111100111010101100000000000
000000100101011000000000011011111110000000
001000000110000111000011101111010000010000
000001000000000001000110100001001010000000
001000100000000000100111101111000000001000
000000000000000001000000010101011110000001
001000001010000000100011000111010000000000
010100000000000111000011101001101010000000
111100000000000000000010101011000000000001

.logic_tile 4 5
010000000001010000000000000000001100000100000100000000
001000000000000101000010100000000000000000000000000001
001010100000000000000010100000000000000000100100000000
000000000000000000010010100000001101000000000000000000
010000000000010101000000000111111011010000100011100001
101000000000000000000000000000101110101000000000000101
000000000000000000000000000111100000000000000100000000
001000000000000101000000000000000000000001000000000000
000000000000001001100110000111100001000000010010000100
001000000000000001000000000011101001000010110010000000
000100000000000000000000001001000000000001110011000010
001000000000000000000000001111101100000000010000000101
000000000000000000000000000111111000111001010000000000
001000000000000000000000000101111100111000100000000000
000000000001010101100000001001000000000001110000000010
001000000000000000000010101111001101000000010010000011

.logic_tile 5 5
010000000000000000000110000000000001000010100000000001
001000000000001101000000000101001111000000100000000000
001000000000100101000010111101100001000001110000000010
000000000000000000100010101101101101000000010011100000
010010100000000001000000000001100000000000000100000000
101000000000010000000000000000100000000001000000000001
000000001110100000000010100000011100000100000100000000
001000000001010000000110110000010000000000000000000000
000010000000000000000000000011111111000000000000000000
001000000000000000000010011011011001001000000000000000
000000000000100101000110011000000000000000000100000000
001000000001010000000011001011000000000010000000000000
000000000000000000000000000001100000000010000000000000
001000000000000000000000000001000000000000000000000000
000000001110000000000010110000000000000000000100000000
001000000000000000000110001001000000000010000000000000

.logic_tile 6 5
010000000000000000000000010000011011000000100100100000
001000100000000000000011100000011011000000000000000010
111000000010000000000000001000000000000000000000000000
000000000100000000000000000111000000000010000000000000
010001000001110000000011100000000000000000000000000000
011010000000010000000000000000000000000000000000000000
000000000000100111000110010000000000000000000000000000
001000001011000000000011000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000
000001000000000000000000000000011010000010000000000100
001000100000010000000000000000000000000000000010000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000100000000000000101101010000100000000000010
001110100111001011000000000000010000000000000000000000

.logic_tile 7 5
010001000110100000000000000011100000000000001000000000
001000000000000000000000000000000000000000000000001000
001000000000001001100110000111000000000000001000000000
000000000000000001000000000000100000000000000000000000
000000000000000000000000010101001000001100111100000001
001000100000000000000010000000100000110011000000000010
000000000000000000000000000000001000001100111100100000
001000000000000000000000000000001101110011000000000000
000000000000000000000110000000001001001100111100000000
001000000000000000000000000000001000110011000000100000
000000000000000111000000010000001001001100111100000010
001000000000000000100010000000001000110011000001000000
000000001000000000000010000000001001001100111110000001
001000100000000000000000000000001101110011000000000000
010000000000000000000000000000001001001100111100000000
101000000000000000000000000000001001110011000000000010

.logic_tile 8 5
010000000000000000000000000111000001000000001000000000
001000000000001011000011110000001010000000000000010000
000000000001010011100000000111000000000000001000000000
000000000000100000100000000000001100000000000000000000
000001000000000001000000000111000000000000001000000000
001000000000000000100000000000101010000000000000000000
000000000000000001000000000001000000000000001000000000
001000000000000000100011110000001101000000000000000000
000100001100000101100010100101100001000000001000000000
001010000000000000100100000000101100000000000000000000
000000000000000000000010100111100001000000001000000000
001000001000101101000100000000001000000000000000000000
000000000000000101000000000111100001000000001000000000
001000000000001101100010110000101111000000000000000000
000000100000000101000111000001000001000000001000000000
001001000100000000100110110000101101000000000000000000

.logic_tile 9 5
010000000101001000000000000000000000000000001000000000
001000000110111111000000000000001100000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000001000001100110010000000
001000000000100000000000000001000000110011000000000000
000000000000000011100000010000000000000010000000000000
001000001000000000100010010000001111000000000000000000
000010101110000000000111010000001100000010000000000000
001000000000000111000011110000010000000000000000100000
000000000000000000000000000000000000000010000000000000
001000000000000000000000000111000000000000000000000000
000010100000001111000000011000000000000010100000000000
001000000000001011000011010101001101000010000000000000
000000000000000000000011000000011111010000000000000000
001000000000000000000000000000011011000000000000000100

.ramb_tile 10 5
010000000000000000000000010111011010000000
001000001110000000000011111111110000000000
001000000000000000000111111011011000100000
000001000000000000000010101001110000000000
010010000000011000000000001111111010000001
011001000000100111000000000011010000000000
000000100001001111100000010111111000001000
001101000110101011000010100101010000000000
000000000000000000000000001101111010000000
001000000001001111000010101011010000000100
000000000000000111100000001111011000000100
001000001010000111000011100011010000000000
000000000000001001100011111111111010000000
001000000000000011100110101111110000000000
010010000000001001100011100011011000000001
111001000010001011100010010111010000000000

.logic_tile 11 5
010001000000010000000111001101101000111110100000000000
001010100000101101000100000101001111101110100000010000
001000000000000011100110000001000000000000000100000000
000000001000000000100110110000000000000001000000000000
000010000000000000000000000000001001010000000010100000
001001000000000000000011101011011111010110000000000100
000000000000010001000000000000000001000000000000000001
001001000110101101000000001101001000000000100000000000
000000000000001111000000000001100000000000000010000000
001000000000000011110010000000100000000001000000000000
000000000000000000000000000011000000000010100000000000
001000000100000000000010000000001100000001000000000000
000010000000000000000010001000000001000000100000000000
001001001100000000000000001001001101000010000000000010
000000000000000000000010001111000000000010000000000000
001000001000000000000100000101100000000000000000000010

.logic_tile 12 5
010000000000001111000000001000000000000000000010000000
001000000000001011000010101101000000000010000000000000
111101100000100111100110000101000001000001110100000000
000010100011010111000000000001001110000000110000000000
010000000001000001100111000011111101100000000000000000
011000000000100000000100001101011000000000000000000100
000000000000100001110010101001000000000001000000000000
001000000001000000000000000001001111000001010000000000
000000000000000000000000000001111000010000010000000000
001000000000000000000000000101011000010000100000000000
000000000000000111000110100111011010111001010100000100
001000000000010000000100001111101000111000000000000000
000000000000000000000110011000000000000010000000000000
001000000000000000000010000111000000000000000000000000
000000000001001101000000001001101011000000000000000000
001001001000100001100000000011011101000100000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000100000000000000000010111100001000000001000000000
000001000000000000000010000000001001000000000000000000
001000000000001001000000010000001000001100111100000001
000000000000000011100011010000001100110011000010100100
000000000001000001000110010000001000001100110100000000
000000000000100000000011101001000000110011000000100001
000000000000000111000000000000000000000000000000000000
000000001010000011000000001101001101000000100010000000
000000001110000001100010000111101100100000000101000101
000000000000000000000000000101001001000000000000000010
000000000001011000000000000011111100000000000110000000
000000000000100001000010000000010000001000000000000000
000010100100000000000000000001101111000010000000000000
000000000100000000000011101101011010000001010000000000
010000000000001000000000000001100001000000000010000011
100000000000001111000000000000001010000000010011000100

.logic_tile 2 6
000110000000000111000000000000001100000100000000000000
000000000000000000000010000111010000000010000000000000
001000000000001011100110100001101110100000000100000000
000000000000001011100011111101101101101000010000000000
000000000000000101000000001011000001000001110010000000
000000000000000001100010110011001000000000010000000000
000000000001011101100000001001011101000000000000000000
000000000000000101000010110001101111000100000000000000
000010100000100001100111000001011011101001010000000000
000000001011010000100100000101011111000100100000000000
000000000000000000000000001000001110000010000000000000
000000000000000001000000000101010000000110000000000001
000000000000000001100010001001101010001001000000000000
000000000000000000000000000101100000001101000000000100
000001000000000001100010011111100000000001000001000000
000000100000100000000011001001000000000011000000000000

.ramt_tile 3 6
000000000000000001000000001011101100000010
000000000100000000100011110001000000000000
001000000000001001100011101111101110000001
000000000000001001100100000001100000000000
110000000001100000000010011001101100000000
110001000100010000000010011101100000000100
000000000000000000000110000011101110000010
000000000000000000000100001101100000000000
000010100011000101100011100001001100000000
000000000100101111000100000011000000100000
000010000001011111000000000101001110000010
000001000000101011000011101011100000000000
000010000001000101100111100111001100100000
000000000000001001000010001001000000000000
110000000001000001000011100011101110000010
110000000000000000000000001111000000000000

.logic_tile 4 6
000000000000001000000010000000001010000000000000000000
000000000000001001000111001101000000000010000000000000
001010100001000000000000001111100000000010000000000000
000000000110000000000000001111000000000011000000000000
010000000000001000000010101011111110000000000000000000
010000000000001111000100001111000000000010000000000010
000000100001000000000000000001000000000000000100000000
000001000110100000000000000000000000000001000000000000
000001000000000101000111111111101110001001000000000000
000010000000000000000111110111110000000100000000000001
000010000000000001100000000011101110100000000000000000
000001000000001111000010011011101001000100000000000000
000010000000000111100000011000000001000010100000000000
000000000000000000000011100111001100000010000000100000
000000000000000001000111010011000000000000000010000000
000000000100001001100111010011100000000001000000000010

.logic_tile 5 6
000000000000100000000010110111101000010100000000000000
000000000111000000000010000000111001100000010010000011
001000000000010111000000001101001100100001000000000000
000010000000000000100000000001011011001000010000000000
110110100000100101000110110000000000000000000100000000
000111000101010000100010101111000000000010000000000000
000001000000000000000000000000000000000000100100000000
000010000000000000000000000000001100000000000000000000
000000000000100111000110100000000000000000000000000000
000000000001000000100111100000000000000000000000000000
000000100000000000000000000000001111010000000010000001
000001000000000000000000001111011111010110000010000000
000000000000000000000110000000001100000000000000100000
000000000000000000000010001101010000000100000000000111
010000000000000000000000010001000000000000000100000000
100000000001010000000010000000100000000001000000100000

.logic_tile 6 6
000010100000000101000011000000011100000100000000000000
000000000000000000100000000111000000000000000010000010
001000000000000000000000010111011011100000110000000000
000000000000000000000010001001011100000000100000000000
110000000000100000000010110000000000000000000000000000
110001000001010000000111010000000000000000000000000000
000000001110000000000111010001101010000100000000000000
000000000000000000000110100000111000000000000011000000
000000000000100000000000011000000000000000000100000000
000000001001010000000010011111000000000010000000000010
000010100000001101000000000001101010000000000000000001
000001001100100011100000000000111000100000000000000110
000000000000100101000011000101100001000011100000000011
000000000000010000100000001011101100000001000000000010
000011101100010000000011100000000000000010000000000000
000010100000100000000000001101000000000000000000000001

.logic_tile 7 6
000000000000001001100000000000001000001100111100000001
000000000000000001000000000000001000110011000000010100
001001001100000000000000010000001000001100111100000010
000000100000000000000010000000001000110011000010000000
000000000000000000000110000111001000001100111100000000
000010000100000000000000000000100000110011000010000000
000000000000000000000000000101001000001100111100000001
000000000000000000000000000000100000110011000000000000
000000000000000000000000000111101000001100111100000011
000000000000000000000000000000000000110011000000000000
000001000000000000000110000111101000001100111100000000
000000100000100000000000000000000000110011000010000001
000001000000100000000000010000001001001100111100000100
000000100101000000000010000000001001110011000000000010
010000000001011001100000000000001001001100111100000000
100000000000000001000000000000001101110011000000100000

.logic_tile 8 6
000000100100000000000000000111000001000000001000000000
000001000000000000000000000000001101000000000000010000
000000000000000000000000000101100000000000001000000000
000000000000001111000011100000101100000000000000000000
000000000100000111000000000111000001000000001000000000
000000000000000000100000000000101100000000000000000000
000000000001000000000011100011000000000000001000000000
000000000000100000000100000000001101000000000000000000
000000100000000101000010100111100001000000001000000000
000001000000000011100100000000001000000000000000000000
000000000001000001000010100001100001000000001000000000
000000000000101011000110010000101100000000000000000000
000000000000000000000000000111100001000000001000000000
000001000000001101000010110000101110000000000000000000
000000000001000011100000000101000001000000001000000000
000000001100101101100010110000001101000000000000000000

.logic_tile 9 6
000010100000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000001000
001000000000000000000000000000000000000000001000000000
000000001100100000000010110000001111000000000000000000
110001001010100000000010100000001000001100111000000000
110010000000010000000000000000001011110011000000000000
000000000001010101000110000101101000001100111000000000
000000000000100000000000000000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000001001000000000000000000110011000000000001
000000001000011000000011110000001001001100111000000001
000000000000000011000011000000001100110011000000000000
000000000000000001100000000101101000001100111100000000
000000001000000000000000000000100000110011000000000100

.ramt_tile 10 6
000001000000011111100000001111111000000001
000000000001011111100011110111000000000000
001000000000001001100011101011011010100000
000000000110001001100010011011000000000000
010000000000000001000000010011011000000001
010000000001001111000011000001100000000000
000010000000000001100111110111011010000000
000000101010000000100111100001100000010000
000000000001010000000011101101011000000000
000000000001001001000100001111100000010000
000010001010000000000011101101011010000010
000000000110000000000000001101000000000000
000000000000000000000010001101011000000000
000000000000000000000100001101000000100000
010000000000001011100010001001111010000100
010000000000000011100100001001100000000000

.logic_tile 11 6
000101000000000001100011101101101010000000000000000000
000010000110000101100100000101000000000001000000100000
111000000000001000000010111001111000000110000000000001
000000000000000001000011001101100000000001000000000000
000000000000001101000111110001000000000001110000100000
000010000000001111000010011011001011000000010000100000
000000100000000111100011101111000000000011010010000000
000000000000000011100110001111001001000011000000000010
000000000010000011000000000001100000000011010100000000
000000001010000000000010010101101000000011000000000001
000000000000001000010000001001100001000001000100000000
000000000010001101000000000111001011000001100000000000
000000000000001001000000001101001100001011000100000001
000000000001011001000000000011100000000001000000000010
000000100000001000000000010101101110001110000000000000
000000000000100101000010010111100000000110000010100000

.logic_tile 12 6
000000000000100101100000010001011100000111010100000000
000000000000001101000010000011011110010111100000000000
111000000000000000000110001101100001000000000000000000
000001001010000000000010110111101010000000010000000000
010000000000000000000010100001011110000111010100000000
110000000000000000000111111001011110010111100000000000
000001000001001000000011110011001000000000010000000000
000010100000100101000010001111011011000110100000000000
000000000000001000000110001011011001010100000000000000
000000000000000001000000001011111001101110000000000000
000000001101010000000010110111011110011110100100000000
000000000000001101000111000111001000101110000000000000
000000100000000001100000010001011011011110100100000000
000001000000001101000011000111011100011101000000000000
000001000000000001100000000001011111111001110000000000
000010100000000011000010111111001011101000000000000000

.io_tile 13 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000001100000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000001000000010100000000001000000000100000000
000000000000001001000010111001001001000010000001000100
001000000000001001100000010001001100000010000000100000
000000000000001011000010010000011001001000000000000000
000000001100001001000010111000000001000000100100000000
000000000000001001100111111001001000000000001000100110
000010000001010111000000000011001010001100000000000000
000000000000001101100000000101101001000000000000000000
000000000000000000000000011000011010000100000100000000
000000000000100000000010101001000000000000000000000011
000000000000010000000000010011111000000000000100000111
000000001110100000000010000000110000000001000001000011
000000000000000000000000000101011000001100110000000000
000000000000000000000000000000100000110011000000000000
010000000000000000000000000001101010000100000100000000
110000001010000000000000000000110000000000000010000010

.logic_tile 2 7
000000000000000000000110011001101110000000100010000001
000001000010000011000011100111001011000000000000000000
001000100000001111000000001101001111000000000000000000
000000000000000111000011111011111110000010000000000000
110000000000001000000010000101011010000110110000000000
010000001000000111000000000001001110001111110000000000
000000000001000101000010101000011010000000100000000000
000000000000101101100111110011001101000010100000000000
000000000100000001100110011011011101001000000000000000
000010000010000000100111001001101111000000000000000000
000010000000000001100010010000011100000100000100000000
000000000000000000000010000000010000000000000000000000
000000000000000011100111111101101001101101010000000000
000000000010000011000010011101111111010100100000000000
000000000000000111000111000001011000101001010010000000
000000000000000001100100001111101100110000000000000000

.ramb_tile 3 7
000000000000000000000000000101111100000001
000000001100100000000011100101010000000000
001000000110000000000000010001011100100000
000000000000001001000011011111100000000000
010001000000100001000011101111111100000000
110000100001000000100011110101010000010000
000010100001011111000000011111111100001000
000001001110001011000011111101100000000000
000000000010010011100110101011111100000000
000000000000100000100100001001010000010000
000000000001010001000010000111011100000000
000000000000000101000000001101100000010000
000000000000000001000010000011011100000000
000000000110010000000011100111010000100000
110000000000000111100111000001111100000010
110000000000001001000000001011000000000000

.logic_tile 4 7
000000000000000001100010110001111010111001110000000000
000000000000000101000111110111101000110100110001000110
001000000000000000000111110101000001000001010100000000
000010101110000000000111110011001001000011010001000001
110010000001000001100111100001000000000000000111000000
110001000000000000100010110000000000000001000001000000
000000000001001000000000011101011001100000010000000000
000000001101100111000011101101111100010000000000000000
000100000000000001000000010001011110101000010010000000
000000000010000000000010001011011001111100100000000000
000010101001010101100000001000011110000100000010000000
000000001010000000000000000111010000000000000010000000
000001000001010111100010001101001000000010000000000000
000010000000000000100110100111110000000110000010000000
000000000000001101000110001111101110000000000000000000
000000000001010001000011111101001111000010000000000000

.logic_tile 5 7
000000000000000000000111001111101111010000100010000000
000010000001000000000110110101111111110000010000000000
001000000000000101000000001000001100000010000000000000
000001000000001111100010111101011101000000000001000011
010000001000000101000111001101101001111101110000000000
100000000000001111000110110101011000111110100000000001
000000100000011001100000010000000000000000100100100000
000000000110001111000011100000001110000000000000000010
000000000000000000000011100101011110110000110110000100
000000000000000000000110110111001010111000110000000010
000000100001110000000000010001001110000000000000000000
000000000001110000000010000000110000000001000000000000
000000000000001001100111110101001111010110100000000000
000000000000000101000111111111011001101001000000000000
000000000000001000000110010101011101000110000000000000
000000000100000001000010101101111000000100000000000000

.logic_tile 6 7
000000000000000000000000000000000001000000100100000000
000000000100000101000010110000001111000000000000000000
001000000000000011000000000011101010000111000000000001
000000000000101101100000001111110000000001000010000000
010000000010001101000010100000000001000000100100000000
100000000000000011000100000000001010000000000000000000
000000001111111011100000000111101000000110100000000100
000000000001110101100000000000111010000000010000000001
000000000000000000000000010101111111000000000000000010
000000000000000000000011101011011100010000000000000000
000000100001010000000000010001111100001001000010000000
000000000000100001000010010111010000001010000010100001
000000000000001000000000010000011000000100000000000001
000000000000000001000010000001001010000110000000000000
000000000000100000000110000000000000000000000100000000
000001000001000000000010111111000000000010000000000000

.logic_tile 7 7
000000000000000000000000000111001000001100111100000010
000000000000000000000000000000000000110011000001010000
001000000001100001100000010111001000001100111100000010
000001000001010000000010000000000000110011000000000001
000000000000000000000000000000001000001100111100000010
000000000110000000000000000000001101110011000000000000
000000100000010000000000000000001000001100111100000010
000001000110000000000000000000001101110011000000000001
000000000000100000000110010111101000001100111100000100
000010000000000000000010000000000000110011000000000000
000000000000000000000000000000001001001100111100000010
000000000000000000000000000000001000110011000000000011
000001000000001001100000000000001001001100111100000011
000010100000000001000000000000001001110011000000000000
010000000001011000000110000111101000001100111100000010
100000000010000001000000000000100000110011000000000100

.logic_tile 8 7
000000000000001000000000000111000000000000001000000000
000000000000000111000000000000001110000000000000010000
000010000000001000000111100011100000000000001000000000
000010101110000111000100000000001100000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000101000000000000000000000
000001001001010011100000000111000001000000001000000000
000000100000100000100000000000101001000000000000000000
000000000000000101000000000111100001000000001000000000
000000000110000000100000000000001101000000000000000000
000010100110001101000010100001100001000000001000000000
000100001010001101100111000000001100000000000000000000
000000000000000011000010100111100001000000001000000000
000000000000001101000110110000101010000000000000000000
000010000000100101100000000111100001000000001000000000
000001000001001101100010110000001101000000000000000000

.logic_tile 9 7
000010000001000000000010100000001000001100111100000000
000000001010100000000010100000001100110011000000010000
001000000001000000000110000000001000001100111110000000
000000000000100000000000000000001100110011000000000000
010010100101010000000011000000001000001100111110000000
110000001010000000000100000000001101110011000000000000
000000000000000000000000000111001000001100110110000000
000000000000000101000000000000100000110011000000000000
000000000000001001100000010001000000000010000100000000
000010000000000001000010000000100000000000000000100000
000010000000000000000000000000001000000010000100000100
000000000000100000000000000000010000000000000000100000
000000000000000000000110000001100000000010000000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000001000000000000010000100000000
000000000000000000000000000101000000000000000001000000

.ramb_tile 10 7
000010000000000000000111111011011110001000
000010100000000000000110010101010000000000
001000000001010000000000010001011100000001
000000001110000111000011001001110000000000
110000000000110000000011101111011110000001
110000000000001111000000000001010000000000
000010000000001011100011100001111100100000
000000000000000011100000000101110000000000
000000000000000011100000001101111110000100
000000000000000000100000000111010000000000
000000000000000111100000001101011100001000
000000000000001111100010110011110000000000
000000000000000101000010101111111110000001
000000001100001101000110111101010000000000
110000000000000101000000000111011100000000
010000001000000101100010111111010000010000

.logic_tile 11 7
000010100000001000000010100000000000000000000100000000
000001000000001111000000000001000000000010000000000000
001000101100001000000010101000000000000000000100000000
000001000000000111000000000111000000000010000010000000
010000000000000000000111100000000000000000000100000000
110000000000001101000010110011000000000010000000000000
000000000000000000000000000000000000000000100100000000
000001001010000000000000000000001001000000000000000000
000100000000001000000000000001100000000000000100000000
000000000000001011000000000000100000000001000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000100000000000000000000001000000100100000000
000000000001010000000000000000001000000000000000000000
000000000100010000000000000000000000000000000100000000
000001001010001111000000001101000000000010000000000000

.logic_tile 12 7
000000000000000101000110110001101010111000110000000000
000000000000001101000010100101111111011000100000000000
111110000000000000000111010101011000001111110100000000
000000000000000000000111000001011001001001010000000000
010000000000000001100110011001001100010110110100000000
110000001010000000000010000101001101100010110000000000
000000000010000101100111100000000000000010000000000000
000000000000000000000000000000001101000000000000000000
000000000110000001100011010001001101010110110100000000
000000000000000000100010001001001100100010110000000000
000000000000101101100110000001001111000110100000000000
000001000111010001100000000000001100000000010000000000
000000000000000011100111001011111000000010100000000000
000000000000000000100000000011111111000001100000000000
000000000000010000000110000101111110011110100100000000
000000000000000000000000000001111100011101000000000000

.io_tile 13 7
000000000000000000
000000000001000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
001100000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000011010000000000

.logic_tile 1 8
000000000000000101000010100001100000000000001000000000
000000000000000000000010110000000000000000000000001000
001000000000000101000110010000000000000000001000000000
000000000000000101000010000000001011000000000000000000
000000001110000011000000000101001000001100111000000000
000000000000000101000010100000000000110011000000000000
000000001111010000000010100101101000001100111000000000
000000000000100000000000000000100000110011000000000000
000000000110000000000000011000001000001100110000000000
000000000000000000000010100001000000110011000000000000
000010000000000111000000001001100000000001000100000001
000000000000000000100000001001100000000011000000000000
000000000000000000000000000001001110110000110000000000
000000000000000000000010001011111010100000110000000000
000000000000000000000000001101001000010100000000000000
000000000000000000000000000011011000010000100000000000

.logic_tile 2 8
000000000000100111100000001000011100000000000000000000
000000000001010000100010110111000000000100000000000000
001010000000000011100000011101001110001111110000000000
000000000000000101100010001101111011000011000000000000
000011000001001001100010111101101111010111100000000000
000010100000101011000111111101001000010110100000000000
000000000000001101000010100101001010000111000100000000
000000001010001101100110110101100000000010000000000000
000000101100000000000000011001011000101000010000000000
000000000000000000000011000101001001010100000000000000
000000000000001111000010000111001011001100110000000000
000000000000001011000100001101111011110011000000000000
000000000001001000000110001000011100000000000000000000
000000000000000001000000000011011101010100100000000000
000000000001000001100000001001101010111010000000000000
000000001010100000000000001101101011101100100000000000

.ramt_tile 3 8
000101000000000000000000001001101100000000
000100000010101001000000000101000000000010
001000000000001111000011000101101110100000
000000000000001011000111101011100000000000
010000100000010111000110100001101100000001
110000000000000000000100001111100000000000
000100000000101001000011101001101110000000
000100001110011111000000000011100000000010
000000100011001101100111100011101100000000
000000000100001011000000000101100000000010
000010000000010001000111101001001110000000
000001000000000000000100000101000000010000
000000000001000101100011100111001100000000
000001001000000001000100000011000000000000
110000000000010111000000011001101110000000
110000001100100000100011001111000000010000

.logic_tile 4 8
000010000001010000000011101000001111000100000001000000
000000000000100000000100000111011111000000000000000000
000100000000000111100011100000000001000010100000000000
000000001100000000000000001001001101000010000000000000
000000000000000000000011101111001111111100000010000000
000000000000001101000100001111011110110100000000000000
000010000000010000000000001111011101000110000011000001
000000000000000000000000000001111001000010000000000001
000010001110000000000010100001001100000110000000000000
000000000000000000000000000000110000000001000010000000
000000000000011001100010100011111110010000010000000000
000000000101000101000010101111011010010000110000000000
000000000000000000000011110011101100001001000000000000
000000000100000001000110101101110000000100000010000000
000010101100010101100110111000000001000000100010000000
000000000000000000000010110011001111000000000000000000

.logic_tile 5 8
000001000000001000000000000000000001000010000010000000
000010100000000111000000001101001000000000000000000010
001000000000000111000010001111111011001001010000000000
000000000000100101100100001011101010000010100000100000
110000000000001000000011000000011110000100000100000000
010000000000001101000100000000000000000000000001100001
000000000000101001100000011111101101000000000010000000
000010001010000001000010000011001011010000000000000000
000001000000001000000000010000001010000100000100000001
000010100000000001000011110000000000000000000000100000
000000100000000001100011101000000000000000000110000001
000001000110000000100100001001000000000010000000000010
000000001100000000000000000001100000000000000100000011
000000000000000000000000000000000000000001000000100000
000000000001000001000110000001000000000000000100000100
000000001000010001000000000000000000000001000000100001

.logic_tile 6 8
000000000000000101000111100001000001000000000001000000
000000000000000000000100001101001010000000010010000000
001000100000001000000000000000000001000010000000000000
000000001010101011000000000000001010000000000000100000
110001000000001011100010110000000000000000000100000000
000010100000001011100010001111000000000010000000000000
000000000000000001000000010000000000000000000100000000
000000000000001111000010100101000000000010000000000000
000000000000100000000000000101000000000000000100000001
000000000001010111000010000000100000000001000000000000
000000000001000000000000001111111001100011110000000000
000000000100000000000000001101101110000011110010000000
000001000000000000000110000000011010000000100000000000
000010100000000000000000000101001101000110100000000011
010011000000011000000111000011001100010100100000000101
100000000000001001000100000000011001000000010000100010

.logic_tile 7 8
000100000000010000000110010000001000001100111100000010
000101001000000000000010000000001100110011000000010000
001010000000000001100000010101001000001100111100000000
000001000000000000000010000000000000110011000000100000
000000000000000001100000000000001000001100111100000010
000000000100000000000000000000001001110011000010000000
000011000000010000000000000000001000001100111100000010
000010000000100000000000000000001001110011000010000000
000000000000001000000000000111101000001100111100000000
000000000000000001000000000000000000110011000000000001
000011000000110000000000000000001001001100111100000110
000010000011010000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000010
000000000100000000000000000000001001110011000000100000
010010001010011000000110000111101000001100110100000001
100001000000000001000000000000100000110011000000100000

.logic_tile 8 8
000100000000100111000000000011001001111100010110000000
000001000000000000000000000101101110111100000000010000
001100100110000000000000000000000000000010000000100000
000001000100001101000010110001000000000000000000000000
000110100011000101000010100000000000000010000000100000
000010100000100000100100000000001011000000000000000000
000001000000000111000111000000011000000010000000100000
000010100010001111000010000000000000000000000000000000
000000000000000111100011001011100001000010110000000000
000000000110000000000100000011101111000001010001100001
000000000000000000000011001101100000000001110010000010
000000000000000101000100001101101100000000100010100000
000000000001010101100000001000000000000010000000000000
000000000000100000010000001001000000000000000000100000
000000000000000001000011100101101111010000000010000010
000000000010000000000100000000001010101001000010100000

.logic_tile 9 8
000000101110100111100000011001000000000001110000000000
000000100010001001100011111011001011000000100000000011
001000000000000000000000000000000000000010000100100000
000000000000000101000000000011000000000000000000000000
010000000000000000000111001001001010001000000001000000
010000000010100101000011101111000000001110000000000001
000010100001001000000111000001000001000001010000000000
000000000000001011000100001101001010000000010000000000
000000000000000001100000010001000001000001000010000000
000000000000000011000011001011001000000011100000000011
000000000000000000000000000101101110010000000010000010
000001000001000000000010000000111000101001000000000011
000000000001000000000010000101000000000010100000000000
000000000110100001000000000000101000000001000000000000
000000000000000000000010000011000000000000000000000000
000000001000000000000100000000001110000000010000000000

.ramt_tile 10 8
000011100000000001000011101101111100000000
000011000000001111000100000101000000000000
001010000000001111100111101011011110001000
000000000100000111000000000001000000000000
010000000100100000000111101001011100000000
110000100101000000000000001011000000000000
000000000111000011100000000111011110000000
000001000000001111100000001011100000000000
000000000001010000000011101001111100000000
000010100000100001000100000011100000100000
000010000100010101100011100111011110000100
000000000010100001000010001001000000000000
000001001010101111100010000111011100000100
000010101000010011000000000001000000000000
010000000001000101100111101111111110000100
010001000110000000000100001011100000000000

.logic_tile 11 8
000000000000001000000000000001100001000010110001000000
000000000000000011000000000001101100000010100001000000
001000000001011000000010101111011010001000000000100001
000000001010101111000100001011010000001110000010000000
110000000000001000000000001000001111000010100001100000
010000000000001111000011100011001000010010100000000000
000010100000000000000010000000011110000100000100000000
000000001000000000000000000000000000000000000000000000
000010100101010001000000000011101100001000000000000000
000000000000000000000010100111000000001101000010000000
000000000001010001000111110000011100000110000000000000
000001001110101001000011001111010000000010000000000000
000000000000010111100000000101000000000010000100000000
000000000000101001100010000000000000000000000010000000
000011101101111101100000000000000001000000000000000000
000000000000010011000000001101001110000000100000000001

.logic_tile 12 8
000000000001000000000000010001111010000100000100000100
000000000000100000000011110101010000000000000000100000
111001000000001101000000000111000001000010000000000000
000010100000000001000000001111101010000011100000000000
010000000000000011100110100101000000000000000000000000
010000000000000000000010111101100000000001000010000000
000000000000001011100000001000011100001100110000000000
000000000100000001000011100101010000110011000000000000
000010100000000000000000000000011010000100000100000000
000000000000000000000000000111011010000000000001100000
000000000110000000000000010000001010000010000000000000
000000000000000000000010110000010000000000000001000000
000000000000000001100110010000000001000010000000000000
000000001110000000000010110000001010000000000010000000
000001000000000000000110001111111000001001010100000000
000010100000000000000000001101101111010000000001000100

.io_tile 13 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011110000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000010000000000000
000110110000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000001010111100000010001000001000001000000000000
000000000000000000000011001101001100000000000000000010
001000000000001111000110101001101111101001110000000000
000000000000000001000100001001001100000000100000000000
110000000000000000000011101000011100000000000000000000
010000000000001101000100000101010000000100000000000000
000000000000000111100010100001001011100001000000000000
000000000000000000100010100011111111100001010000000010
000001000000000001100000011001101111110011110000000010
000000100110010000000011001111001101110010110000000000
000000000001000001100111000000000001000000100100000000
000000000000100001000010100000001001000000000000000000
000000000000001101000000011101011011111101110000000000
000000000000001111000010110111011011101000010000000010
000000000000000011000010110011101010010111000000000000
000000000000000000000011111111011000111111000001000000

.logic_tile 2 9
000000000000000000000010111101100000000001000010000000
000000000000000000000110001101101010000011100000000000
001000000000001000000010111001111001000110000000000000
000000000000000111000111111001011011000001000000000000
000000000000000101000010000000011100001100110100000000
000000001010000000100100000000001001110011000000100000
000010100000000111000010100101100000000000000000000000
000001000000011101000110110011000000000010000000000000
000010100000000001100000001011111011001110000000000000
000000000000000000000011101101111101101000010000000000
000000100001010011100010010000000001000010000010000000
000001000000100000000110001001001010000000000000000000
000000000000001000000000000101101001101101010000000100
000000000110000111000000001011011000011101100000000000
010000000000001000000000000101001011000110100000000000
100000000000000001000000000111101110001111110000000000

.ramb_tile 3 9
000010000010000000000111100001001100000001
000000000110000000000100000101110000000000
001000000000000111100000000011001110100000
000000001110001001100000001101010000000000
110000000001010001000010001111101100000000
010000000000001111000111100111010000000000
000000000000000111100111101101101110000001
000000000100001111000100000001110000000000
000000000001000000000110101011101100000001
000000000100001111000010011111010000000000
000010100000000001000011000101001110000000
000011100000001001100100000101110000010000
000000100001010000000110101101101100000100
000000000110000000000000000011010000000000
010000000000000111000011101101101110000000
010000001110000001000000001011010000000000

.logic_tile 4 9
000000001110010000000000010101011011011100100000000000
000010000010100000000010011011111010111100110000000000
001000000000001000000110001011101110001001000000000000
000000000000001001000100001011110000001000000000000100
010000000001000000000011111111100000000001000000000000
110001000110100000000010010111100000000000000000000000
000000000000000001100010110111011100000110000000000000
000000000000000000100110010000110000000001000000000000
000000000000000000000111001000011100000110000000000000
000001000000001101000110101011010000000010000000000000
000010100000100001000110101001011001000000000010000000
000001000000000000010010001101101001000010000000000000
000000000000000000000110100011101101010111100000000000
000000000010000000000000000011011111001011100000000001
000010000000010001000111010101100000000000000100000001
000000000000000000000010010000100000000001000001000000

.logic_tile 5 9
000000000001010000000111000111001010001100110100100001
000000000000000000000110100000010000110011000001000000
001001000100000000000010000000000001000000000000000000
000010101010000111000100000011001001000000100000000000
000000001010110000000010110001111010000000000000000000
000000000001110000000011110000100000001000000000000000
000001100000001101000000000111001011101000000000100001
000000000000000111000000001001011111101100000000000100
000000000001000001000000001001100000000001000000000010
000000000000000000100000001011100000000000000000000000
000000000000000001100000000000011001000010000000000000
000000000010000000000011100000001111000000000000000000
000000000000001111000000000000000001000000000000000000
000000000000000001100000001001001010000000100001100000
010001100001000000000000011101001110101000000000000010
100001000000000000000011000011101001101000010011000000

.logic_tile 6 9
000000000000001000000011101001011001111100000000000000
000000000000001111000010011001101000011100000000000001
001001000001000011100110100001000000000000000010100000
000000100000001111100011101011001011000010000010000000
010001001110011101100110100001011110000010100000000000
010000100000001111100010010000111111100000010000000000
000000000000000101100000000001101100000010100110000001
000000000010000001000000000000111110001001000000000000
000010001100000000000110011101101011101001110000100000
000000000000000001000110000111011000010100010000000000
000001000000001000000000000101001100111000110000000000
000000100110010111000010101101001010100100010000000000
000100001110001000000110001011001011101001010010000000
000001000000000101000000000011101010000001000010000000
000000001100000001100000001011101010001001000010000000
000000000000100000000010001001110000001000000000000000

.logic_tile 7 9
000001001110000101000111100001001001000110100000000000
000000100000000000100000000011011111001111110000000000
001001000000000000000111111101111100000001000100000000
000000000000000000000110000111000000001011000001000001
010000001010001011100000000111001011101101010000000000
000000001010001011100010010011011110001000000000000000
000001001100001011100000000000001101010000000100000000
000000100000001001000000000101011110010110000000000001
000001000001011001000110110101101111010111110000000000
000000100000000011000110000011011110100010110000000000
000000000010001000000111110000000001000010000000000000
000000000000000001000010100000001001000000000010000000
000000000000000000000000010011100000000010000000000000
000000000000000001000010110000101010000000010000000000
000010100101010001000010000001111100100001000000000000
000000001010001111100100000011111101000000000000000000

.logic_tile 8 9
000110000000000000000110001101011011110011110000000000
000100000000001101000000000001001010000000000000000000
001000000000101001100110101001011001100000000000000000
000000000001010001000011110001011001000000000000000000
110000000000100101100110111000011110010000000000000000
100000000111000111000011010011011101010100000000000010
000000000000100111000111000000001010000100000100000000
000000001001010001000000000000000000000000000000000000
000100000110000000000000000000000000000000100100000000
000010000000000000000011110000001011000000000000000000
000010000010001001000000001101111010110011000000000000
000000000000010111100000000101011001010010000000000000
000000000000100000000000000011100000000000000100000000
000000000001000000000000000000000000000001000000000000
010010000000000000000000000000000000000000000101000001
100001001110000000000010111101000000000010000000000000

.logic_tile 9 9
000000000000000111100011100001000000000010000000000000
000000001100001101000000001111000000000011000000000000
000000100000000000000000000111011110000110000000000000
000000000000000000000011110000110000000001000010000000
000010100000001000000110001101001000000110100010000000
000010000000001001000110000101011100001111110000000000
000000000000000111000010100101111110010111100000000000
000000100000000001000000001001001011001011100010000000
000000100011000111000010101111001101000000000000000000
000000001100100101000000001001001011000100000000000000
000000100000000011100000000101101010010111100000000100
000000000000000000000000001011011001000111010000000000
000010000000010000000010100011111010001110000000000001
000010101100101011000100000001000000001001000001000000
000000000000000101100111100111101110010000000000000000
000000000000000000000000000000111000101000000010000000

.ramb_tile 10 9
000000001110000111000000001111111000000000
000000001110000001000011101011010000000000
001010000000000000000111111001011010000000
000000001010100000000011011111010000000000
110000000000000001100000001111011000000000
110000000000000000100000000011010000000000
000000000000001001000111101001111010100000
000000000000001001000011111101110000000000
000001000000100000000000001001011000000000
000010000001000000000011100111010000000000
000000000000001111100000001001011010000000
000000000110001001000011100011110000000000
000000000000001000000011110101111000000000
000010000000001001000110011011010000000000
010000000000000001100000000101011010000010
110000000000001001100010111111010000000000

.logic_tile 11 9
000000000110000101100010001011001011010111100000000000
000000000000001101000000001111101010001011100000000000
000010000000001011100011101001011001000110100000000000
000000001000001111100100000001001101001111110000000000
000000000000001111000111010001011110010111100000000000
000000000000000101010110101101011000000111010000000000
000000000000001111100000000001011110010111100000000010
000000000100000111100011110111011111001011100000000000
000000100111000001100110100101100000000000000000000000
000001000000000000000100000000001010000000010000000000
000000000000000001100011110111111110010111100000000000
000000000000000001000111001101011001001011100000000000
000010100000001011100010110001111010101010000000000010
000001000000001011100010011111111110001010100000000000
000010000001000011100010001011111100000000000000000000
000000000101010000000010000011011100000000100000000000

.logic_tile 12 9
000000000000010000000000011000000000000010000001000000
000000000000001101000011010011000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010000000000000000000000111001110101000000100000010
110000000000000000000000001011011110100000000011000000
001000001000000111000000000000011100000100000000000000
000000001010100000000000000000010000000000000000000000
000000000000000011100000011000000000000010000000000000
000000001100000000000010001111000000000000000000100000
000000000000000000000000010000000000000000000000000000
000000001010000011000010000000000000000000000000000000
000000000000001101100110001000000000000010000000000000
000000000000000011100011000101000000000000000000000000
000000000000000000000011000001001000010110100000000000
000000000000100000000100000000011100100000000010100000

.io_tile 13 9
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000010000000000000
000010110000000001
000000000000000010
000011010000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000001000000000000011000011000000000100100000000
000000000000000001000010010111001000010100100000000000
001000000000001111010011100000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000111000010010000000000000000000000000000
000000000000001101000011111101111000000000010000000000
000000000100000001100111011101001011000000000000000000
000000000010001000000000000000000000000000000100000000
000000000000000001000000000011000000000010000000000000
000000000000000001100000000001000001000010000000000001
000000000000000000000000000101101001000000000000100000
000010000000000000000000000101111100000000000000000000
000000000000000000000000000000100000001000000000000000
000000000000000101100000001101101010001101000000000000
000000001010000000000000000101110000000100000000000001

.logic_tile 2 10
000000000000000011000000010011001010000010100000000000
000000000010000000000011110000011010001001000000000000
001000000000001011100000010000000000000000000101100001
000000000000000111000010000001000000000010000001100000
010000000000001111100111000111001101001010100000000000
110000000000000001000110011001011101101101010000000010
000010000000000000000110001011111111010010100000000000
000001000000000111000000000001001100000001000000000000
000000000001000001100010010011011001110100000000000000
000000000000000000000110111011001000101000000000000000
000010000001010111000010111001111010000111100000000110
000000001110100011000111001011111010100101010000000000
000000000000001000000000000111100000000000000100000000
000000000110001011000000000000000000000001000000100001
000000000000001111000000001000000000000000000100000000
000000000000001101100000000101000000000010000010000010

.ramt_tile 3 10
000000000001011001000000011001111010000000
000000001010001011100011110101000000000000
001010100000001011100111100101011000100000
000001001110001001100000000111100000000000
010100000000100000000111110101011010000000
010000001001010000000111001011100000000100
000000000000001001000000000011111000000000
000000000110001001100011110011100000000000
000000000000000001000000000001011010000001
000000001000010111100011110111000000000000
000000000000010000000010011111011000000000
000000000110000001000111011001100000000000
000100100000100111000111100011111010000000
000101000111000001000000000001100000000000
110000000001010000000000001011011000000001
010000000000000000000000001101000000000000

.logic_tile 4 10
000000000010001011100000011111101100000110100000000000
000000000000000001000011000111011001001111110000000000
000010000000001000000111100001011000000000000000000000
000000000000000001000011101101001110001000000000000000
000000001110000000000110101011011111000110100010000000
000000000000000000000110100101101111001111110000000000
000000000000100011100110010001101101010111100000000000
000000001101000000000110101111111110000111010000000000
000000000010001001100111111011111010010111100000000000
000010100000001111000110011001011011001011100000000000
000000001010000111100110000000011011000110100000000100
000000000000000001000100000000011001000000000000000000
000101101110000000000000001011111110000110100000000000
000111100000000111000010111001111100001111110000000000
000000000000000011100010110011100000000010110000000000
000000000000001111100111010011001000000001010010000001

.logic_tile 5 10
000011000000000101000010111011101010000000000000000000
000000000000001111000111111001011110000000100000000000
001001000101111101100111110111101011010000000000000000
000010000000101111100110100001011111000000000000000000
110000000000000111100110100000001000000100000101000010
110001001000000000000010100000010000000000000001100000
000000000000001011100000000000011010000000000000000000
000000000001010111100000001111000000000100000000000000
000000000001001001100000011011000001000001000010000000
000010100000100001000011101011001000000001010000000000
000011000000000001100000000011001000000000000000000000
000011100000000000000010000000110000001000000000000000
000010100000100111100111100001111010010111100000000000
000001000011010000000010000101101000001011100000000000
000000000000100111000000010011011101000000000000000010
000010100001000000000010000000011000001001010010000000

.logic_tile 6 10
000000000001000000000000000111101101010000000010000000
000000000000000000000011010000001010000000000000000000
001010000000011011100110001001011100110000100000000001
000000000000111011100000000011111011100000010010000010
110000000000000011100000010111001110000100000000000000
010000000000000000000010000000100000001001000000000000
000011000110010111000011100001101101000000100100000000
000000000000000000000000000000001001101000010000000000
000000000000001101100000011011011110000000000010000001
000010000000000011100010000101000000000010000010000000
000010100010000001100000010101101011010010100000000000
000000101110010000000010010111101000000001000000000000
000000001110001000000000011000011000000110000000000000
000000000000001111000011001101001010000010000000000000
000001000001001111100000000111111101000000000000000000
000000100000101101100011110000011111001001010000000100

.logic_tile 7 10
000000100000000000000010111101001000000000000010000000
000001000000000111000111000001010000001000000000000001
001000100000010000000010100000000000000010000100000000
000001000111011101000100000011000000000000000000000010
010000000000100000000111100111111010010000000010000001
110000000101011101000000000000111001000000000000000000
000010001001000011100111110001100000000000010010000001
000000000000000000000111011001001010000000000010000000
000000001100000001100000011000000000000010000000000000
000000000000000000000010111101001000000010100010000000
000001100110000000000000001011011010100010000000000000
000001000000000000000000001001101100000100010000000000
000010100000000000000000000001001011000000100010000000
000001000000000000000000000000101000000000000000100000
010000001001000000000000011001000001000000100000000001
100000000010100000000011001111101011000000000001000000

.logic_tile 8 10
000100000000001000000111101101011001100000000000000000
000000001000001111000000000011001011000000000000000000
001000000000010101100000010011000001000000000000000000
000001001010000000000011001011001110000000100000000011
110000000000000000000111001000000000000010000000100000
100000000000000101000100001111000000000000000000000000
000000000000010000000010100000001101000100000000000000
000000000000100000000100001011001110000000000000000100
000000000000000000000010100001011101100010000000000000
000000000000011101000100001101111001000100010000000000
000000000001001000000110001000000000000010000000000000
000000000100000001000000001011000000000000000000000010
000010000000000000000000000000001000000010000000000000
000000000000010000000000000000010000000000000000000010
010000000000000000000010100001000000000000000100000000
100000000000001101000100000000000000000001000000000000

.logic_tile 9 10
000000000000100011100011101011101110010000000000000000
000000000001000111000011001001011101000000000000000000
000000001011011111100010110111001100000000000000000000
000000000110101101100111101001101101001000000000000000
000001000000001001100011101101111011010111100000000000
000000001100000111000100001111011110000111010000000000
000001000001001001000111011111001011010111100000000000
000000000010101001000011001111011001001011100000000000
000000101010000000000011011111101111000110100010000000
000001000000101111000010000001001111001111110000000000
000010100000000011000000001101111100010111100010000000
000000001101000101000000001001001010001011100000000000
000000000000000011100110000001100001000001000010000100
000000000000001001000011111001001011000011100000100000
000001000000000001000111010001001010000010100000100000
000010100010000001100110100000001000100001010000100000

.ramt_tile 10 10
000000100001000111100000001111101110000000
000001000000100001000000000111000000000000
001000101011001011000011101001001100000000
000001001010001011000000000001000000000000
010000000010000000000111101011001110000010
110000000000000000000000001101000000000000
000010100000000001000111101011101100000000
000000000100101111000000001011100000000000
000000001110001111100111001101101110000000
000000000000001001000010011111000000000000
000010000000000000000011000101101100001000
000000001010000000000010011011000000000000
000001000000111011100000000001001110000000
000000000000111001100000000111000000000000
010000000000001011100010001011001100000100
010000000000000011100100001001100000000000

.logic_tile 11 10
000000000000100111100000010000000000000000000111000101
000000000101010000000011111101000000000010000001000001
001000000000000001000111000011001111000001000000100000
000000000000001111100111100101101000000000000000000000
000000000100000111000111000001011110010111100000000000
000000000100010101000111110011001010001011100000000000
000010100001010111000110000001000000000001000000000000
000000000000000101100000000001100000000000000001000000
000010000000000101000000010111111111010111100000000000
000001000001001101100010001111101101000111010000000000
000000100000001000000000011011111011000000000000000000
000001001000000001000010010101011001001000000000100000
000000000000001011000011101111101101010111100000000000
000010000000000001000100000001001001000111010000000000
000010001110100000000111100101111110010111100000000000
000000000000010001000110111101011110000111010000000000

.logic_tile 12 10
000000000001010000000000000101101111000000000000000000
000000000000000000000010111001111011001000000000000000
111000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010101011110010000000100000100
000000000000000000000010000000101101001001010000000000
000000000000000011100010110011100000000000000000000000
000000000000010000000110100000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000011100000000000000000000001000100
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000010000001000000000000010000000000000000000000000000
000000000110100000000010010000000000000000000000000000
010001001100001000000000000000000000000000000000000000
110000100000000011000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000001000000000000101000000000000000000000000
000000000000001101000000000101101100000000100000000000
001000000000000000000011100000011101010000000000000000
000000000000001001000110110000001101000000000000000000
010000000000101001100011101101111101000000000000000000
110000000001000001000011110111111000001000000000000001
000000000000000011100000000001000000000000000000000000
000000000000000000100010100000000000000001000000000000
000000000000001000000110100000000001000000100100000000
000000000000001101000100000000001010000000000000000000
000000000000001000000110100000000000000000000100000000
000000001100000001000000001011000000000010000000000000
000000000000001001010000000101011000000011110010000000
000000000000000101000000000111111010010011110000000000
000000000000010001100000000001100000000001000000000000
000000000000100000000000000101101110000001010000000100

.logic_tile 2 11
000000000000000101000110001011111000101000000000000000
000000000000000000000000000111001010111000100000000000
001010000000001111000111010011001110010110100000000010
000001000000000101100011000000011001100000000000000000
110000000000001111000111110000001011010000000010000000
010000000000001111000111110000011010000000000000000000
000000100000000101000010100001111111000100000000000000
000001000000000000000010100101111101000000000000000000
000100000000000000000111001101111000000010000000000000
000000000000000001000010001101110000000000000000100000
000000000000000001100011000000001010010100100100000000
000000000000000000100100000000011111000000000000000000
000000100000000000000110011001011011000010000000000000
000000000000000000000110001101011000000000000010000010
000010100000001001100110001000000000000000100000000100
000001000000000001000000000111001101000000000000000000

.ramb_tile 3 11
010000100010000101100000000001011000000000
001000000000000000100011101101010000000000
001000000000000000000111101001001110000000
000000001110000000010100000111100000000000
110000000000101111000011101111111000000000
011000000001000111000000000101110000000000
000000000000000111000111111101101110000000
001000000100000000000011111101100000000000
000000000000000000000011010111011000000000
001000000000001001000111100101010000000000
000000000000000000000000000111001110000000
001000001100000001000000000101100000100000
000000000000000101100010111111011000000000
001000001110000101000011010011110000000000
110010000000001111100000010011001110000000
111000000000001011000011111011000000000000

.logic_tile 4 11
000000000000001111000000000011111110010111100000000010
000000000000001111000000000001101101001011100000000000
000010000000001000000111010000011100000110100000000000
000000000000000101000110100000011011000000000001000000
000010000000001011100110111011111111010111100000000000
000000000000000101100011100101101001001011100000000000
000000000001000111000111101111101110010111100000000010
000000000110000000000000001011111101000111010000000000
000000000000000000000010100011111001000110100000000000
000000000001010000000110111101111111001111110000000001
000010000000010001100010001101111111000110100000000010
000001000000100000100110000011101101001111110000000000
000000000001000000000110001101011100010111100000000010
000000000000000000000100001111011010000111010000000000
000000100000101101000011101001111110000110100000000000
000001000001001011100100001011011000001111110000000000

.logic_tile 5 11
000000000000101111100110000001111100010000000100000000
000000000111010111100010110000001010100001010000000000
001000000000011001100110101001000001000001110100000000
000000001010011011000000000011001110000000010000000000
110000000000100111100010110101001101000110100000000000
110000000001010000000011110111111110001111110000000000
000000000000000011100000000011111010001110000000000001
000000000000000001000000000001000000000110000000000100
000000000000001001100111010001101110000000000000000000
000000000000000001000111101101111001001000000000000000
000000100010001001000111000001100001000001010100000000
000010101010000001000100000011001100000010010000000000
000000000000000111000111110001011100001001000100000000
000000000000000000100010000011100000001010000000000000
000000000111110011100111001011011111010111100000000000
000001000000001001100000000101111101001011100000000000

.logic_tile 6 11
000000000000001001000110000000011010000000000100000001
000000001000001111000111101011000000000010000000000000
111001000000101000000010100011101110010000000010000000
000000001011001011000010100000011001100000010000000000
010000100000000111100010101000000000000000000000000000
010001000010000000000000001101001010000000100000000000
000000101000100000000111111000011001000000100000000000
000011000001010001000010101001011011010100100000000000
000000000000000000000110010111101111001001010100000010
000000001010000000000010111011001000010000000000000001
000010001010001011000000001000011110000000000000000001
000000000110000011100000000011000000000010000001000000
000000000000001000000011100011001110010110100000000010
000010000000000001000010001101111000011010100000000000
000000000000101101000000000000011110000000100001000000
000000000000000001000000000000001000000000000000000110

.logic_tile 7 11
000001000000000000000111001011000000000000100000000000
000000100000000000000010111101001011000010110000000000
001010100000000011100000000001000001000000000100000000
000001001011010000000000000000101011000001000001000011
110000000000000001000011100001101100000110000000000000
010000000000000000000000000000010000001000000000000000
000000100000000001000011100101111010010100100000000000
000001000000000000000010110000011001000000010000000000
000000000000100001000010110011100001000001100000000000
000000000001000000000110000101101011000001010000000000
000000000001110000000111000000000000000000000000000000
000000000110000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001000000000000000000000001000000100000000000
100000001010110000000010100000001111000000000000000000

.logic_tile 8 11
000001000011000000000000000101011001100100010000000000
000010100000000001000000001111011010101000010000100000
001000000000000101000110001101101111101001110000000000
000000000000000000100100000101011011000000100000000000
110000000000001111000000010011000000000000000100000000
100000000000000011100011100000000000000001000000000000
000010000110011111100111011000000000000010000000000100
000001000100101011000010000001000000000000000000000000
000100000000100111010010110000000000000010000000000000
000000000001001101000010000000001101000000000000000010
000011001100000000000000000001001101010000000000000000
000010000000000000000000000000001110101000000000000010
000000001110000000000011000011001110001110000010000000
000000000000000111000100000101100000000110000001000000
010000000100001000000000000011011011100010000000000000
100000000000000011000000001101111000001000100000000000

.logic_tile 9 11
000000000000000001100000000001011001010111100010000000
000000000000000000100000000111011101001011100000000000
001000000000001000000110001011111001010111100000000000
000000000000001001000011101001101110000111010000000000
000000000001010000000111101011111000010111100000000000
000000000000000000000110011101011011000111010000000000
000000000001000111100010000000011000000110000001000000
000000001010100000100000001101010000000010000000000000
000001000000000000000010001111100000000010000000000000
000000000000000000000000001001100000000011000000000000
000000000000000101000010110001100001000001010000000001
000000000000010000000011011101101111000000010000000000
000000000000000101000000001011101100000110100000000100
000000000110000000000000001111111011001111110000000000
000000000001000000000110010101100000000000000110000000
000000000110100101000011000000000000000001000011000001

.ramb_tile 10 11
010000000000101000000110101111101000000000
001000000000000111000011100101010000000000
001010101000001000000000011011001010000000
000000001110000011000011001111000000000000
110000000000001011000011101101101000000000
111000000000000011100000000001010000000001
000000000001001011100000000001001010000000
001000000100101011100000001111000000000000
000000000000101111000000001011001000000000
001000000001011111000000001001010000000000
000010000001010111100010001101001010000000
001000001010001111100000000011100000000000
000000000000000000000111000011101000000000
001000000000000000000010011001110000000000
110000000001010001000000010111101010000000
011000000100000001000010010101000000000000

.logic_tile 11 11
000000000001110001100111001011011110010111100000000000
000000001000000101000011111111011110000111010000000000
000000000000000001100111001101111101010111100000000000
000000000010000000000010111001111111000111010000000000
000000000000000000000110111000001010000000000000000000
000000000000010101000011011001010000000100000000000000
000000100001011111000110101001001100000000000000000000
000001000000011011100010000001111000000000100000000000
000010100000001011100000000101001001010111100000000000
000000000000000001100010001101011101000111010000000000
000000000001011000000111011001001111010111100000000000
000000000000000111000111101011001011001011100000000000
000000000000100001000110010101100001000010110000100000
000000000000000000100010001111001100000001010011000000
000000000000001000000111001011011010000001000000000000
000000000000000001000011110111001111000000000001000000

.logic_tile 12 11
000000000000100111000110000011101010000100000000000000
000000001101010000010011110000110000000000000000000000
111000000000000111000010111000000000000010000000100000
000001000000000000000111110001000000000000000000000000
010011000001010000000011101000000000000000000000000000
010001000000100000000110101001001110000000100000000000
000000000010000101000111000101101100001000000100000000
000000000000000000100100001001001000110100000000100000
000000001100001000000000000000011100000010000000000100
000000000000000001000011110000010000000000000000100000
000000000001000000000111001101101110001000000000000000
000110100000000000000000001001010000000000000000000100
000010101110000111000110000000000001000010000000000000
000001000000000000000000000000001011000000000010000000
000000000000010000000000000011001010000000000000000000
000000000000000000000000000000110000001000000000000000

.io_tile 13 11
000000000000000010
000100000000010000
000000000000000000
000000000001100001
000000000000110010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000000000000000000
000001010000000001
000000111000000010
000000000000000000

.io_tile 0 12
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100110010
000000000100110000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000

.logic_tile 1 12
010100000000000000000000001001100000000001010000000000
001101000000000101000010111101101111000000100000000010
001000000000000111000010001001011100001101000000000000
000000000000000000010100001111000000001100000010000000
000000000000001000000110001101100000000000000100000000
001000000000000001000010100111001001000010000000000000
000000000000000011000110000111111010110111110000000000
001000000000001101100100000111101111100001010000100010
000000000000001101100000010111111000000100000000000000
001000000000000111100010000000000000000000000000000000
000000000000001111000000000101101101010001110110000000
001000000000000001000000000011011100100000010000100000
000000000000101101000110110101001010010010100000000000
001000000001010011000010000111101011110011110000000000
000000000000000101100010010011000000000000000000000010
001000000000001111000111101111000000000001000000000100

.logic_tile 2 12
010100000000001111000000010001101010010100100100000010
001100000000000111000010000000111001000000010000000000
001000000001000000000110101000011101000000000000100000
000000000000101101000100000101001011010000000000000000
110001001100001000000010110101011110010000100100000000
011010100000000111000111010000111000000001010000000100
000001000000000000000010110000011100000000000000100000
001000001010000101000111010001000000000010000000000001
000000000000000000000000010111001010001001000100000110
001000000000000000000011011111010000000101000000100000
000000000000001000000000001001101010000010000000000000
001000000000001001000000000111011111000000000000000000
000000000000001000000110011101000000000000000000000000
001000000000000001000111001101000000000001000000100000
000000000000000000000000000001011010000000000000000000
001000000100000011000010000000110000000001000001000000

.ramt_tile 3 12
000000000010011000000000001111101110000001
000000000000101111000000000101010000000000
001010000000010000000111110101101110000000
000001000000101111000011011011110000000000
010100000001010111000011101111101110000000
110100000000100000000100000011110000000000
000000000010000001000111000001101110000000
000000001110000000000100000011110000000000
000000000000001001000111100011101110000000
000000001000001011000010010101010000100000
000000000000000101100010001011001110000000
000100001100010001000000001001110000000000
000001000000001000000010000011101110000000
000000100000000011000010000011110000000001
010000100001011000000000010001001110000000
010001000100101011000011000111010000000000

.logic_tile 4 12
010000000000000101100111100101101000000000000010100000
001000000000000000010110000000110000000001000000000000
000000000001010000000110110111100000000000000010000101
000000000100100000000011111001000000000001000000000000
000000000000000111100111001011001100000110100000000000
001000000000011001000100001011101001001111110000000000
000000000000000000000011100111000000000000000000100100
001000001110001111000011111001000000000001000000000100
000000001100000001100011100001111011000110100000000000
001000000000000000100000001001101111001111110000000000
000000100001000000000111000001100000000000000000000100
001001000000100000000110001001100000000001000010100000
000100000000100001000000000011011101010111100000000000
001100000001010000000000000101111011001011100000000000
000010000000010001000111000001001010000110100000000000
001000000000100000100000000001111010001111110000000001

.logic_tile 5 12
010000000000000111100110010011111101000110000001000000
001000001000000000100011110000101011101001000000100000
000011100001011000000111011000011111000010100000000000
000010001010000101000010101001001100010010100001000010
000000000000001000000011100101100001000000000000000000
001000000000001111000100000000001010000000010000000000
000010000001001011100110000101001110000000000000000000
001000000000101111100000000000110000001000000000000000
000000000000000111000110110000001110010000000000000000
001000000000001001100110010000001001000000000000000000
000000000001010001000110111001111000000000000000000000
001000000010100000100110000111101101001000000000000000
000000000000001111100010000001001010010111100000000000
001000000000000011000100000111001100000111010000000000
000000000001001001100000000011101100000000000000000000
001000000000100001000000000011111001001000000000000000

.logic_tile 6 12
010000000000000000000111001000000001000000100000000001
001010100000000000000110100111001111000000000001100001
000010000000000001100110110001111010000010000000000000
000000001100010000000111001001100000000111000000000100
000000001110000111000000000011111011000010100010000001
001000000000001111100011100000011101100001010000000000
000000000000100111000110010000000000000000000000000000
001001000001000000000010000101001011000010000000000000
000000000000000111000000000001101100000000000000000100
001000000000000000000011000000100000001000000000000000
000000100000110011100110010111001101010111100000000000
001001001111010000100110111111011110001011100000000000
000001000000000001000010001001111100000000000000000000
001000100000000000100011111101011001001000000000000000
000010000000000101100010100101001110000000000000000000
001000000110001111000000000000010000001000000000000000

.logic_tile 7 12
010000000000001011100010110001001011000000000000000000
001000000000001011100010000000101000000001000001100000
001001000000100000000111001011101110111000100000000000
000000000000000101000100001111001011010100000000000000
010000000000000111100110110001101111000000000000000000
111000000000000101100010100000111010100000000000000000
000001000010000011100000001011101010110100010000000000
001000000000000001000000001111001100010000100000000000
000000000000001011100000000001000001000001000000100000
001000000000000101000000000011001110000010100000000000
000000000000000000000000000111100001000000000010000001
001010100000101001000000000000101010000000010010100010
000000000000100101100000000000000000000000100100000000
001000000000000000100010000000001001000000000000000000
000010100000101001000010011001011101100010010000000000
001000000001000001100011010111001111100001010000000000

.logic_tile 8 12
010000000000001111100000000101111011000000000000000000
001000000000000011000000000101101000000100000000000000
001000000000101000000000010000011010000000000000000000
000000000001000001000011110111000000000010000011000001
110000000000000111000000001000011101000110000001000000
101000000000000000100000001101001101010110000001000000
000010101110010101100111101000001100000000000000000001
001001000000000111000011110111001101000100000000000000
000000001100001000000110000001000000000000000000000000
001010000000001001000110110000001000000000010000000000
000001000000000111000000010000011000000100000100000000
001010100000000000000010100000010000000000000000000000
000000000000000000000000000000000000000000000100000000
001000000001001101000000001011000000000010000000000000
010000000001011000000000001000000000000000000100000000
101000100000101001000010111111000000000010000000000100

.logic_tile 9 12
010101000000101111000010001111000000000000010100100000
001110101000000001000110100101001110000010110000000100
001000000000000001100010110001000000000000000000100000
000000001010000000100011101111000000000001000000000001
010000000100101101000000001001111001010111100000100000
001000000001001111000010001101011110000111010000000000
000001000000001101000111001111101011000000000000000000
001000100000001111100100001011101110000100000000000000
000000000000010000000111000101100000000001000000000000
001000000000100001000010001011000000000000000000000000
000000000001000001100110000101101110010111100000000000
001000000100100000000000001011111011000111010000000000
000001000000000001100011110001011101000000000000000000
001010100000000111100111101001001001000100000000000000
000000100000001101000011000011011010000110100000000000
001001000000000001000000000101011001001111110000000000

.ramt_tile 10 12
000000000000000101100111000111011110000000
000000000000000000000000001111100000000000
001000101001001111100000000011011100000000
000001000100001111000000000101000000000000
110000000000001011100111101111011110000000
010000001110001111100100000101000000000000
000000100000010011000000001101011100001000
000000000000000000000000000001100000000000
000000000000001011100000011001011110000000
000000000000000101100011001111000000000000
000000100001001000000011100111011100000000
000001000110101001000000001001000000000000
000000000000000101100111100011011110000000
000000000000000001000011110101000000100000
010000100001011101100010001111111100000000
010001001010101001000000001011000000000000

.logic_tile 11 12
010000000000000001000000000111001010000000000010100100
001000000000000000100000000000110000000001000000000100
001010100000110000000000000000011010000100000000000100
000000001010010000000000000000001011000000000010000110
000000000000001111000111011001001010010111100000000000
001000000000000101000011100111001110001011100001000000
000001000000000111000000000101000001000000000000000000
001000100110000000000000000000101111000000010001000000
000000000000000000000000010000011110010000000000000000
001000000000000000000011110000011010000000000000000000
000010000001010000000010001000000000000000000000000000
001000001010101111000100001011001011000010000000100000
000000001000100111000000000000000000000000100101000100
001000000001000000000011110000001101000000000011000110
000010000000000001000000010000011100000100000010000010
001000001000000000100010000000001011000000000000100000

.logic_tile 12 12
010000000001010011100010100000000001000000001000000000
001000000000000000000000000000001110000000000000001000
111000000000001000000000000000000000000000001000000000
000000000000000001000000000000001001000000000000000000
110000000001000000000000000000001001001100110000000000
111000000000100101000000000000001011110011000000000000
000000000000001101000110010000011110001100110000000000
001000001011010011000010000000001000110011000000000000
000001100001010000000110011101101101101111010000000000
001011100000000000000010000101011110000111010000000000
000000000000000000000110000001100000000000100100000000
001000000000000000000000000000001010000000000000100000
000001000000000000000111001101111100101011110000000000
001000100000000000000100000101011101001011100000000000
000000000000000001100000000000000001000000000100000000
001000000000000000000000000101001011000010000000100100

.io_tile 13 12
000000000100000010
000000000100000000
000000000100000000
000000000100000001
000000000100010010
000000000100110000
000010000100000000
000000110100000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000010000000000010
000000110000000000

.io_tile 0 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010000000000000001100000000011111010010100100001000000
001000000000000101100011110000001010101001010000000000
001000000000000001100011101000000000000000000000000000
000000000000000000000011110101000000000010000010000000
010000000000000001100000010001111111010100000000000000
011000000000000000100011110000101101001001000000100000
000000000000000000000000000000000000000000100110000000
001000000000000101000000000000001100000000000000000000
000000000000000101100000011001011000111100000010000000
001000000000000000000011111001011000111000000000000000
000000000000000001000000011101001100010110100000000000
001000000000000000000010001111011111000110100000000000
000101000000000000000000000001101011101001010000000000
001110100000000000000010000001011001001001010000000000
000000000000000000000000000000000000000000000000000000
001000000000000001000010000000000000000000000000000000

.logic_tile 2 13
010000000001011101000111100111011000000000000000000100
001000000000001111000111110000010000000001000000000000
001000000000001000000110000101101110101001010100000000
000000000000000101000000001001111000010000000001000000
010001000000001101000011000101001010111110100000000000
111000001010000111000010010011011010110100010000000000
000000000000001000000111011001011001000001110000000001
001000000000000111000011001101101010000000010000000000
000000000000001000000000010101101000001001010000000000
001000000000001001000010000001111101011111110000000010
000000001110000000000000000000011101010000000010000000
001000000000000000000010100000011110000000000000000000
000000000000000101000111100111111110000000000000000000
001000000000000001100000000000100000001000000000000001
000000000001010000000000010111000000000010000000000000
001000000000000001000010100000001001000001010000000010

.ramb_tile 3 13
010010000001001011100111101001101000000000
001001000000001111000100000011010000000000
001000000000000111100111101101011100100000
000000000000000000000111000101010000000000
110000000000001001100110001011001000000000
111001000000101001100100000111110000100000
000010100000011001000011110101111100000000
001001000100101011100111000001110000010000
000000000000100000000010101101001000000000
001000001000000000000000001111010000010000
000000000000000000000011001101011100000000
001000001100000111000010001101110000100000
000000000001000000000011101001101000000000
001000000000000000000100001001110000000000
010010100000000011100011101001011100000000
111001000000000000100000001011010000000001

.logic_tile 4 13
010100000111000000000000001111000001000001010100000000
001100000000100000000000001011101001000001100001100000
001000000000001001100000010000001100000000000000000000
000000000000000111000010110111000000000100000000000000
110010100000101011100111001000011001000100000100000000
111000000000111001100100000001001001010100100010000000
000010000000000000000111100101100001000010100000000000
001001001010001001000000000000101110000001000000000000
000000000000001001000000000011111011000110100000000000
001000000000100011000000001101001100001111110000000000
000000000110000001000000000111111000001001000110000000
001000000000000001000010000101010000000101000000000000
000000001110000000000011110111000000000000000000000000
001000000000000001000110000000001010000000010000000000
000000000000000001000000000101100000000010000010000000
001000000000001111000000000011100000000011000000100000

.logic_tile 5 13
010011000110000111000000010000000001000000000000000000
001011000000000000100010001111001000000000100000000000
001000001100000001100000011000011010010100000000000000
000000000000001001000011110011011100000100000000100000
110000000000100011100000000001000001000000000000000000
011000001001000000000010000000001100000000010000000000
000000000000001000000110011001100000000010100000000010
001010100001010101000011111111101011000010000000000000
000000000000001011100000001000011110000000000000000000
001000000000000001000011100011000000000100000000100000
000010100000000011100000000111011111101001010100000000
001010000000001001000010001101011111101001110000000000
000000000000000011100111011101111000111111110100000000
001000000000000000100110011011101010111001010000000000
000000000000000000000011011001001100000000000000000000
001000000000001111000011000101101111000000100000000000

.logic_tile 6 13
010001000000000000000011101000000001000000100000100100
001010100000000000000000000101001100000000000001000100
001000000000000111000000000101000000000000010010000000
000000100000000000000000001001101010000000110000000000
110000000000001000000111011101000001000000100110000000
111000000000001001000111101111101101000010110000100000
000000000010000001100000000101100000000000000000000000
001000000000010000100000000111000000000010000001000000
000000000000010111000000011000011100000100000000000100
001000000000100000000011100101010000000000000001000000
000000000000000000000011000000011011000000100000000000
001000000000001001000010110000001110000000000001100100
000000000000000000000010001000001100000100000001000000
001000000000001111000011100101000000000000000001100000
000000000010001001000010001111101100010111100000000000
001000000000100101000000000001011111001011100000000000

.logic_tile 7 13
010000000111010001000010000101111000001000000100100001
001000001010100000000100000011010000001101000000000000
001000000010100001100010100111011110101011010000000000
000000001010010000000000001111111000000010000000000000
010000000000000101000010110111100000000000010100000000
001000000000000000000010000011101011000001110000000001
000000000000001111100000000101111100000000000000000000
001000000000001111100000000000001001001001010010000000
000000100000100000000000000101000000000000010100000100
001000000000001111000000000011101110000001110000000001
000000000000000000000110000111011110110100010000000000
001000100110000001000000000001101110100000010000000000
000101000000101001100111000000011100010100000110000000
001100100001011101000011000011011010010000100000000000
000000000000001111000010111000001101010000000100000000
001000000000001011100110000111001000010010100010000000

.logic_tile 8 13
010000100000000000000000001101101110000000000000000000
001000001000000000000000000111101111000000100001000000
001001000000000011000111010011000001000001000000000000
000000100000000000100111001111001101000010100001000000
110000000000000001000000001000011000000000000000000000
101000000000000000000010101011011010010010000000000010
000001000000000000000010011000000000000010000000000000
001000000000000000000110000011000000000000000000000010
000000000000001011100011100000000001000000100100000000
001000001110001011000000000000001011000000000000100000
000000000000000001100011110000000000000000100100000000
001100000000000000000111110000001101000000000000000000
000100000000001001000110110001111110000000000000000000
001100000000000011000010100000010000001000000000000000
010000000000100011100000010001101110101001000000000000
101000000000000000000011011101101100101010000000000000

.logic_tile 9 13
010000000101011000000000010000000000000000000000000000
001000000110001111000011010001001111000000100000000000
001000000001010000000111011111011111010111100000000000
000000000000000111000111000011011111001011100000000000
010001000000001001100000000101001111000000000000000000
001010100100000111000010000101001000000000100000000000
000000000000000000000110100011111111010111100000000000
001000000000000000000000000011001001001011100000000000
000000000000000101000110001000001010010000000001000000
001000000000010000000100001001011001010000100000000000
000000000000000101000111000101100001000001110110100000
001000000000000001100000001111101101000000010000000000
000100000000001101000010011000001100000110000000000000
001100000000000001100011011001010000000010000000000000
000000000000000101000010110000000000000010100000000000
001000000001000000100011111011001011000010000000000000

.ramb_tile 10 13
010000000000000001000000010111111000000000
001000000000000000000010111011010000000000
001010000000010011100110111011011010000001
000000000100000000100011011101010000000000
010000000001010000000110101001111000000000
111000000000000000000111101111010000001000
000000000000000101100110110111111010000000
001000000000000000100011101111010000000001
000001000000000000000000000101011000000000
001010000000001001000011101001110000000100
000000000100000000000010000001111010000000
001100000000001111000100000001110000000000
000000100000001001000000001011111000000000
001001000000001011100010000101110000000001
110001000000100011100111000111011010000000
011000000000001001000000000111010000000001

.logic_tile 11 13
010001000000001111100010001101101011000000000000000000
001010000000000101000110010001111101000000010000000000
001000000000000000000000000001011110000000000000000100
000000000000000101000011110000010000001000000000000000
110000000000111011100111100011101111100000000000000000
101000000001010001000110111001101100000000000001000000
000000000000001001000000010001100000000001000000000000
001000000000000001000010000101101100000010100000100000
000001000001010111000000000000000000000000000100000000
001010100000100000100010111101000000000010000000000000
000000100000001000000110000000000001000010000000000000
001001000000001101000011000000001010000000000001000000
000000000000101000000000010111001001010111100000000000
001000000000010101000010011011111111000111010000000000
010000000000000000000010001101101010110011000000000000
101000000100000000000000000101001000000000000000000000

.logic_tile 12 13
010000000000001101000000000101011001100010000000000000
001000000000001111100000001101111000001000100000000000
001000000000000111100010100000011000000010000000000000
000000000000001101000100000000000000000000000000100000
110000000000000101000111000000011010000100000110000100
101000000000001101100111000000010000000000000000000000
000000000100000101000000010000001010000010000000000000
001000000000010000100011110000000000000000000000000100
000000000000000000000000000101000000000010000000000010
001000000000000000000000000000000000000000000000000000
000000000000000000000000000001011010100010000000000000
001000000000000000000000000101001110001000100000000000
000000000000001000000000001000000000000010000000000000
001000000000000011000000000101000000000000000000100000
010000000000000001100000000111100001000000010000000000
101100000000000000000000000001001000000001000001000000

.io_tile 13 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000011000000000000000000100100000
000000000000000000010011011001000000000010000000000000
001000000000000000000000010001011110001100110000100100
000000000000000000000011000000100000110011000000000000
110000001100000000000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000001000000001101101011111110110000000000
000000000000000000000011101101011100110100110000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 2 14
000000000000000111000110100101001100000000000000000000
000000000000000111100011100000000000001000000010000000
001000000000000111000110010001111011001000000000100000
000000000000000111100011000001101110001110000000000000
010000000000001111100110100101101010000010000000000000
010000000000101001100111000011011000000000000000000000
000000000000001111100010000101101011000100000010000000
000000000000001011010010010000101001101001010000000100
000000000000101001000000000111111011010000000000000010
000000000001000111000000001101011001010110000000000000
000000001100000000000000000101011010010100000000000000
000000000000000000000000000000011001101001000010100000
000000000000000000000000010111000000000000000100000000
000001000000000000000010110000100000000001000000000001
010000000000001000000000001001100001000000100000000000
100000001010001001000011101111001000000000000000000000

.ramt_tile 3 14
000000000000000111000110000101001000100000
000000000000001001100100000001110000000000
001000000000001111100000001011101010100000
000000000000000011100000001111110000000000
110010100000001000000110000001001000000000
010000000000100011000111100111010000000000
000000100000000011000111100011101010000001
000001000110000000100000000011010000000000
000000101100000001000000011111001000000000
000000000000000111100011110101110000100000
000000000000000000000110111101101010000010
000000000000000111000011010001110000000000
000100000000100001000000001011101000000000
000101000001000000100010000001110000000000
110010100000000001000000010011001010000000
110000000000000000000010110101010000000001

.logic_tile 4 14
000000000000100111000010000111011010000000000000000000
000000001000000000100100001111111010000100000000000000
000000000000000000000000000101101100010111100000000000
000000000000001001000010100101001000000111010000000000
000000001100001101000000010101101010000000000000000000
000000000000000011000010100000010000001000000000000000
000000000000001111000011100111100000000000000000100100
000000000000001111100010111001000000000001000000100000
000000000001010001100000001011001111000001000000000000
000010000100001101000000001111001001000000000000000000
000000000000000001000000000000011010000100000010000010
000000000001010000000000001001010000000000000010100010
000000000000000000000011010001000001000000100000000110
000000000000001111000010000000101000000000000010000000
000010000000000011100110100000000001000000100000000100
000000001100000000000100001001001100000000000000000000

.logic_tile 5 14
000000101110001111100000000111101100000000000000000000
000000000010001111100011100000100000001000000000000000
001001000001011111000111100001011011010111100000000000
000000101110000011110000000001011001001011100000000000
110000000000001101000010000111100001000001100100000000
010000000000100001000000000101001111000001010000000100
000000100000001001100011100011001011101110000000000000
000000000000000101000110100111011011101101010000000000
000000000001010111100111111011101010000000000000000000
000000000000001001000011110001101110000000100000000000
000000000000000001000110001000001001010000100001000000
000100000000100000000000000011011010000000100000000000
000100000000001001100000011111000001000001000100000000
000100000000001101000010001111101010000011010001000000
000000000000001000000011101000000000000000000000000000
000000000110100111000110010001001101000000100000000000

.logic_tile 6 14
000000001110000111000111010011001100000000000000000000
000000000000000111100011100000100000001000000000000000
001010001011001011100010111001111010000000000000000000
000000000000101011100010111101001001000001000000000000
010000001110001000000110000001101110000000000000000000
010000000000000111000000000001101011000000010000000000
000000000000101011100010111011011100010111100000000000
000000000000000101000111010011011000001011100000000000
000000000001000111000010001101000000000001100110000000
000000000000001001100010001101001101000010100001000000
000000000010000111000000001011011110000001000100100000
000000000000000001100011110111100000000111000000000100
000000001000001000000000011001101110000100000000000000
000000000000000001000010000011010000001100000000000000
000000000000001111100000001001100001000001000000000000
000000000000000001000000000101101000000010100000000000

.logic_tile 7 14
000000000000001111100010110111000001000001000110000000
000000000000000011100011011001101010000011010000000000
001010100000000000000000011011101100101110000000000000
000011100000000000000010111101011001010100000010000000
010000000000000001100111000001000001000011100101000000
110000000000000000100011101001001011000010000000000000
000000000000010011100110111011101111100010010000000000
000000000000000000000011010011001011010010100000000000
000000000000010101100110110101011011101010000000000000
000000000000100001100110110101111100101001000000000000
000010000000000101100000000001011101100001010000000000
000001000000000001100000000111001011010001100000000000
000000000000001111000000011011011011101010000000000000
000000000000001101100010000011111001101001000000000000
000000000000000000000000001011011100100010110000000000
000000100000000000000000001101001100010000100000000000

.logic_tile 8 14
000000000000001111100111101000011010000000000000000000
000000000000001111100000000111001010000110100001000000
001000000110000101000011100000000000000000000100000001
000000000000000000000100000101000000000010000010100110
000001000000001001000011100001111110000010000000000000
000000100000000011000000000000010000001000000000000000
001000000000100000000010000000000000000010000000000100
000000000000011101000000001001000000000000000000000000
000000000000100000000000001001011110100010110000000000
000000000000000000000010001101001000010000100000000000
000000000000000000000000000000001100000100000100000000
000000000100000000000000000000010000000000000011000101
000000000000001000000000000111101111100010010000000000
000001000000000001000000001101001011010010100000000000
000000000000000101000000000000000001000010000000000000
000000000000000011000010000000001001000000000000000010

.logic_tile 9 14
000001000000001000000000000011100001000010100000000000
000010100000001011000000000000101010000001000000000000
001000000000000101100011111101000001000001110100000000
000000000000000000000010100101001111000000100010000000
010000000000100011000000001000011101010000000000000000
000000000001010000100000001111011010010000100000000000
000000000000101001000000010011101101010111100000000000
000000000101010101000011101011111000000111010000000000
000000000000000000000110100000011010000000000000000000
000010100000000000000010001111010000000010000000000011
000000000000000000000010000111001010010000000100000000
000000000000010000000110000000001111100001010001000101
000000000000100001100010101001100000000001110100000000
000000000001010000000111111001101000000000100010000100
000000000100000000000111010111111010000110000000000000
000000000000000000000110000000100000000001000000000001

.ramt_tile 10 14
000000000000000000000000001101011110000010
000000000000000000000011000111010000000000
001000000000001111000011111011011100000000
000000000000001011100011110111010000000000
010000000000101001000111101011111110000000
110000000001011111100100001001010000000000
000000000000001111100000001111011100000000
000010000100000101000000001011110000000000
000000001000000000000000000001111110000000
000000000000000001000010001001010000000100
000000000000000111000110110011011100000010
000000000000000000100110011111110000000000
000000000100000000000010011101111110000100
000000000000000000000111000101010000000000
010000000000011011100000011101011100000000
010000000000001011100010011001010000000000

.logic_tile 11 14
000000000000000011100111001011101011111111000000000000
000000000010000000100000001001101101010110000000000000
001000000000000000000111101101101110100010000000000000
000000000000000000000110111101111001000100010000000000
110000000000000000000000011000011000000000000000000000
100000000000000111000011110111010000000100000000000000
000000000010100000000110010011001111100000000000000001
000000000000000000000011000001001100001000000000000000
000000000000001000000000010111000000000000000000000110
000000000000000001000011011011100000000001000011000010
000000000000000001100111010000000000000000100100000000
000000000000000000000010100000001111000000000001000000
000000000000000001100110100000000000000010000000000000
000000000000000000000011111111000000000000000001000000
010000000000000011100000000000000000000000100100000000
100010000000000000000000000000001011000000000001000000

.logic_tile 12 14
000000001000010111000011100001000000000000000100000000
000000000000100000100011100000000000000001000000000000
001000000000000000000111000101000000000000000100000000
000000000000001111000100000000000000000001000000000000
110000001010000111000000000000000000000000000000000000
100000001110000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000001010000000000000000001000000100000100000000
000000000000100000000000000000010000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000011010000000000000000000000000000
000000000000100000000000000000011000000100000100000010
000000001101110000000000000000010000000000000000000000
010000000000000000000000000001000000000000000100000000
100000000000000000000000000000100000000001000000000100

.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000101000000000010000000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000011000000000000001100000100000100000000
000000000000000000000000000000000000000000000000100000
000000000000000000000000000000001110000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000110000111101100001000000000000100
000000000000000000000010100111000000001101000000000000
001000000000011000000111100101011011000100000100000000
000000000000100111000010110000011001101000000000000000
000000000000000111000111011011011100101001000000000000
000000000000000000000010001001111110011001000000000000
000000000000000000000111000111001000000000000000000000
000000000000000001000100000000111101100001010000000000
000000000000000001100011001001011011001001010100000000
000000000000000000000000001101101000000110000000000000
000000000000000000000011100101000000000000000100000100
000000000000000000000000000000100000000001000000100000
000000000000000001100110000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000001000000000001000000000000010100000000000
000000000000000001000000001001001011000000100000000100

.ramb_tile 3 15
000000000000000000000110001001101100000000
000000000000000000010111101001100000000000
001000000000001111100111001001001110100000
000000000000000111000111000111100000000000
110000000000000111100010000001001100000001
110000000000000000110000000101100000000000
000000000000000001000011101111101110000001
000000000000001111000011100001100000000000
000000000000000101100011001101101100000000
000000000000000000000000001101100000000100
000000000000000000000010001101001110000000
000000000000000001000000000101100000100000
000001000000000101100111101011101100000000
000000100000000000000000000011100000000001
010000000000000000000111000001101110000010
110000001010000111000000001011000000000000

.logic_tile 4 15
000000000000000011100011101011101000010111100000000000
000000000000001111100000000011011000001011100000000000
000000000000001111100000000011101110000110000000000000
000000000000001111000000000000110000000001000000000000
000000000000000111000010000001001011010111100000000000
000000000000000101100011100001011100001011100000000000
000010000000001000000000000111001010000110000000000000
000001000000000011000000000000110000000001000000000000
000000000000000000000111000111011111000110100000000000
000000000000000000000000000001001111001111110000000000
000000000000000101000000001101000000000011010010000000
000000000000001001100010000101001010000011000010000000
000000000000000000000111001001101110000110100000000000
000000000010001101000010110001011000001111110000000000
000000000000000000000010000011101010010000000000000000
000000000000000111000100000000111101100000010001000000

.logic_tile 5 15
000000100000000000000111101001101001010111100000000000
000000000000000000000011100101111111000111010000000000
001000000000101111000011110001101110000000000000000000
000000000000000001100010001101011110000000100000000000
010000000000000001000010110011011000000001000010000000
010000001110100000100011010101000000001001000000000000
000000000000001111100111010000011101010000000000000000
000000000000001011100111100000001111000000000000000000
000000000000000011100000000101111010000000000000000000
000000000000100000100000000000100000001000000000000000
000000000000000000000000000001111110000110000100000000
000000000000000001000000000000101111001001010000000010
000000000110001001100110000000001110000110000100000000
000010000000000001000011011101010000000010000000000000
000000000001010001000111010111011011000000000000000001
000000000000100000000111010000011000001001010000000000

.logic_tile 6 15
000000000000000001000110011101011010000001000100000000
000001000000000000000010100101100000001011000000000000
001000000010000011100110110101011011010100100000000001
000010000000100000100010000000011000100000010000000000
110000000000000101000000011000011011000000100100000000
110000000010000000000010001001011010000110100000000000
000000001000001011100011100011011010001001000100000000
000000000000001111100010100111100000001010000000000000
000000001100000000000111111000011111010110000100000000
000000000000000001000011100011011010010000000000000000
000000000000001000000000000011011110101011010000000000
000000000000001101000000000001011101000010000000000000
000000000010001000000010000000011111010100100100000000
000000000000000001000000001001001010000100000000000000
000000000000011000000111000101100001000001000100000000
000000000000100001000010111001001001000011100000000000

.logic_tile 7 15
000000000000001000000010110001001110010000000110000000
000000000000001011000111010000111011100001010001000000
001001000000001000010110000011011000010000000100000001
000000000000000001000010100000011111101001000000000100
010000000000001000000010101101011011101110000000000000
000000001110001011000000001011001100101000000000000000
000000000010000000000010100001101100010000000100000000
000000000110000001000000000000011111101001000000100000
000000000000001001000000010001101111000000100100000000
000000000000000001000010000000111110101000010001000000
000000000000000101000000011001011100101011010000000000
000000000000000101100010010111001110000010000000000000
000000000000100000000000011111011100001101000100000000
000000000001000111000011101101100000000100000000100001
000000000001011101100000000011101000101110000000000000
000000000000001101000000000101011100010100000000000000

.logic_tile 8 15
000000001010000101100010101011100000000001000000100000
000000000110000000000100001111000000000000000000000000
001000000010000101000111000000001101010000000100000000
000010000000000000000011110001011110010010100010000000
010000000000000101000111001001001010100000000000000100
000000000000000111100010101001111010000000000000000000
000000000000000111000111100011000000000001110100000000
000000100000000000000011100101101100000000100000000010
000000000000000001100000000101111101000100000010000011
000000000000000000000010000000111111000000000001100010
000000000000000001000110000011011110010000100100000000
000100000000010000000000000000101111101000000011000000
000010000000000000000000011000000001000000000000000000
000001000000000000000011100101001111000000100000100000
000000000000101001100110101101101011000010000000000000
000000000001011001100000000001111001000000000000000000

.logic_tile 9 15
000000000000000000000010101000000001000000000000000100
000000000000000000000010111011001111000000100000000000
001000000000000000000000000011111110000000000000000100
000000000000000000000000000000010000001000000000000000
000000001100000000000000001000000001000000000000000100
000000000000000000000011101111001110000000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111001101000000100000000000
000000000000000000000010000111100001000000000000000010
000000000000000000000000000000001111000000010000000000
000000000000001101000000000001001110000000000000000000
000000000000000101000010101101111001000000100000000000
000000000000000000000110000000011101010000000000000000
000000000000000001000011110000001111000000000000000100
000000000000000101100110000000000000000000000100000100
000000000000010101000000000111000000000010000011100001

.ramb_tile 10 15
000000001010001111100000000111101110000000
000000000000000011100011101001000000000000
001000000000000000000000010101001100000000
000000000000000111000011000001100000001000
110000000000001000000010010101101110000000
010000000000001011000011100001000000000000
000000000100001011100011100101101100000000
000000000000001011000000001101000000000000
000000000000001111000000011011001110000000
000000000000001001000010011001000000000000
000000000000000000000010001001101100000000
000000000000001111000000001111000000000000
000000000110001001000000001011101110000000
000000000000001001000000001101100000000000
110000000000000000000000010111001100000000
010000000100000001000011110101000000000000

.logic_tile 11 15
000000000000001000000110101001000000000001000000100000
000000000000000101000000001011100000000000000000000000
001000000000000000000000000101111100000000000000100000
000000000000010000000011100000110000001000000000000000
110000000000000000000011110000001010000010000000000100
100000000000001101000010100000000000000000000000000000
000000000000000011100110111000011100000000000000100000
000000000000000000100010101101010000000100000000000000
000000000000000000000000001101011110100010010000000000
000000000000000000000000000101011011000110010000000010
000000000000000000000000010011100000000001000000000000
000000000000000000000011101101100000000000000000100000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000010
010000000000000000000000010001011100000000000000000000
100000000000000000000010000000010000001000000000000010

.logic_tile 12 15
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000001100000000000000000000011100000100000100000010
000000000000000000000000000000010000000000000000100000
000000000000000000000000001000000000000000000100000011
000000000000000000000000000101000000000010000000000000

.ramt_tile 3 16
000000000000001000000110000011101000000000
000000000000001111000111110011110000000000
001000000000000000000111110001101010100000
000000000000000111000011011111110000000000
010100000000100111000110000111101000000000
010100000001000000000100000111010000000000
000000000000000101100000000001101010000000
000000000000000001100000000011010000000001
000000001110000001000111000101101000000010
000001000000000001000010010101010000000000
000000000000001000000011101011001010000000
000000000000000011000000001001110000000000
000000000000000001000000011111101000000000
000000000000000000000010110011110000000010
010000000000000000000000000001001010000010
110000000000000001000010001011010000000000

.logic_tile 4 16
000000000000001000000110100000000001000000000000000000
000000000000001111000110100001001101000000100000000000
000000000000000000000000000000011100000000000000000000
000000000000000000000000001001010000000100000000000000
000000000001010000000110010000011100000000000000000000
000000000000100001000011110011010000000100000000000000
000000000000000001100111000111001101000000000000000000
000000000000000101000100001011011010000000100000000000
000000000000000000000010010101011111010000100000000000
000000000000001001000010000000111010000000010010000001
000000000000000011000011110001011111000000000000000000
000000000000000000000111010111111100000000010000000000
000101000000001001100000000101011110010000100000000000
000110100000000001000000000000011011000000010010000000
000000000000000000000110000101100001000000000000000000
000000000001010000000010010000101101000000010000000000

.logic_tile 5 16
000000000000000000000000010000000001000000000000000000
000000000000000000000010110101001000000000100000000000
001000000000001011100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
110000000000001001000011101101001110010000000000000000
110000000010000001000000000111001001000000000000100000
000000000000000000000110010000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000001111011100000101000100000000
000000000000000000000000001111110000000110000000000100
000000000000000000000111101000000001000000000000000000
000000000000000000000100001111001000000000100000000000
000000000000001000000111010000000000000000000000000000
000000001100001001000110111101000000000010000000000000
000000000000000001100110001101100001000001000110000000
000000000000000000000010011011101011000011010000000000

.logic_tile 6 16
000000000000000001100111011101001010100001010000000000
000000000000001111010010001111101110100010010000000000
001000000000000101000011010111011000001011100000000000
000000000000010000000111000101011111011111100000000000
010000000000000000000000000001111010000000100100100001
000000000000001111000010000000011111101000010000000000
000000000000100000000110001011001100001001000110000000
000000000000000000000010011111010000001010000001000000
000000000000001000000000010001001000010010100100000110
000000000000000001000011000000011101000001000010000000
000000000100000000000000000101101001000100000100000010
000000000000000000000000000000111011101000010010000000
000000000000000001000110000000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000001000000111011001001111110010100000000000
000000000000000111000110100111001001110000000000000000

.logic_tile 7 16
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000101000000000111000000000000000000000000
000100000000010000000000000000100000000001000000000000
010100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000011100000000000011011010100000100000000
000000000000000000000000000111001000010000100011000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111100000001011111101110010100000000000
000000000000000101100011100011011111110000000000000000
000000000000001000000110100111001001010100000100000000
000000000001010011000100000000011110100000010010000010
000000000000000001100000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000

.logic_tile 8 16
000000000000000101100000001000000000000010000000000100
000000000000000000000000000011000000000000000000000000
001000000000000000000000001111001011110011000000000000
000000000000001001000000001011011111000000000000000000
010000000000000000000110100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
000000000000000000000000000000011100000010000000000000
000000000000000000000000000001000000000100000000000000
000000000000000000000000000000000001000000100110000110
000000000000100000000000000000001000000000000000000000
000000000000001000000111000000001110000010000000000010
000000000000000101000000000000000000000000000000000000
000000001110001101100000000111000000000010000000000010
000000000000000101000000000000000000000000000000000000
000000000000000000000000010000000001000010000000000010
000000000000000000000010100000001111000000000000000000

.logic_tile 9 16
000000101100000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000100000
001000000000000000000111101000000000000000000100000000
000000000000000000000100000011000000000010000000000000
110000000000000000000000000000000001000000000000000000
100000000000000000000000001111001011000000100000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000001000000000000000000100000000
000000000001000000000000001011000000000010000000000000
000000000000000111100111100000000000000000000000000000
000000000000000000100111110000000000000000000000000000
000001000000000000000110100000011100000100000100000000
000000100000000000000000000000010000000000000000000000
010000000000000000000110100111111010000000000000000000
100000000000000000000000000000110000001000000000100000

.ramt_tile 10 16
000000000000101111000111001001011000100000
000000000001010011000011110101110000000000
001000000000001111100011101101011010000000
000000000000000111100000000001110000010000
010000000110000001000111001111011000000000
010000000000000000000100000001010000000001
000000000000001011100011111111011010000000
000000000000001111100011000101110000000000
000000000000000000000111001011011000000000
000000000000000001000100001111110000000000
000000000000000000000011101011011010000000
000000000000001111000000001101010000000000
000000000000000000000010000001011000000000
000000000000000001000000000001010000000000
110000000000000000000010001101011010000000
010000000000000000000000001011010000000000

.logic_tile 11 16
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000011000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 10 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 7
80230e1300ef80230e1300ef80230e1300ef80230e1303b703130eb305930f37
002300238e03859300ef00238e0300ef00ef00ef00ef00ef00ef00ef00ef00ef
00ef002300238e03859300ef002300238e03859300ef002300238e03859300ef
859300ef002300238e03859300ef002300238e03859300ef002300238e038593
8e03859300ef002300238e03859300ef002300238e03859300ef002300238e03
00000000f06f0eb380e70eb31ee38e930023006f00ef00230e1300ef00230023
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 11
01c300d012c001c30240138001c30240144001c3024000f0680000000bb000a0
01c301cf000500450f4001cf000510001040108010c011001140118011c01200
0a4001c301cf000500450b8001c301cf000500450cc001c301cf000500450e00
0045068001c301cf0005004507c001c301cf00050045090001c301cf00050045
0005004502c001c301cf00050045040001c301cf00050045054001c301cf0005
00000000ffdf000000000000ffd3001e01c3018000c001cf07a0018001c301cf
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 0 i_clk$SB_IO_IN
.sym 1 wb_clk_$glb_clk
.sym 2 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7354_$glb_ce
.sym 3 wb_rst_$glb_sr
.sym 4 servant.cpu.cpu.bufreg_en_$glb_ce
.sym 6 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7162_$glb_ce
.sym 7 i_clk$SB_IO_IN_$glb_clk
.sym 8 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6202_$glb_ce
.sym 37 i_clk$SB_IO_IN
.sym 39 clock_gen.pll.rst_reg[0]
.sym 47 servant.wb_ibus_adr[26]
.sym 48 servant.wb_ibus_adr[24]
.sym 49 $abc$8301$new_n1202_
.sym 50 servant.wb_ibus_adr[29]
.sym 51 servant.wb_ibus_adr[28]
.sym 52 servant.wb_ibus_adr[25]
.sym 53 servant.wb_ibus_adr[23]
.sym 54 servant.wb_ibus_adr[27]
.sym 133 i_clk$SB_IO_IN
.sym 179 $abc$8301$new_n1856_
.sym 180 servant.wb_dbus_ack
.sym 182 $abc$8301$new_n1199_
.sym 183 $abc$8301$new_n1855_
.sym 291 servant.cpu.rf_ram_if.rreq_r
.sym 292 servant.cpu.cpu.state.o_cnt_r[0]
.sym 293 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:169$640_Y_new_
.sym 294 servant.cpu.cpu.state.o_cnt_r[3]
.sym 295 servant.cpu.cpu.state.o_cnt_r[2]
.sym 296 servant.cpu.cpu.state.o_cnt_r[1]
.sym 297 wb_mem_ack
.sym 298 servant.cpu.rf_ram_if.rgnt
.sym 304 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[5]
.sym 306 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[6]
.sym 308 $abc$8301$auto$rtlil.cc:1906:Mux$1478[21]
.sym 321 servant.wb_ibus_adr[21]
.sym 349 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 405 servant.wb_ibus_adr[31]
.sym 406 $abc$8301$techmap\servant.cpu.cpu.bufreg.$or$src/serv_1.2.1/rtl/serv_bufreg.v:42$394_Y_new_
.sym 407 servant.cpu.waddr[0]
.sym 409 $abc$8301$new_n1587_
.sym 410 $abc$8301$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 411 servant.cpu.cpu.cnt_en
.sym 412 servant.wb_ibus_adr[30]
.sym 418 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[13]
.sym 419 $abc$8301$ram.we[3]_new_
.sym 446 servant.cpu.rf_wreq
.sym 455 $abc$8301$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$130_Y_new_
.sym 458 servant.cpu.rf_rreq
.sym 487 i_clk$SB_IO_IN
.sym 520 servant.cpu.cpu.mem_bytecnt[0]
.sym 521 servant.cpu.cpu.mem_bytecnt[1]
.sym 522 $abc$8301$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$354_Y_new_inv_
.sym 523 servant.cpu.cpu.cnt_done
.sym 524 servant.cpu.cpu.state.stage_two_req
.sym 525 $abc$8301$new_n1586_
.sym 526 servant.wb_ibus_ack
.sym 527 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[11]
.sym 532 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[5]
.sym 536 $abc$8301$auto$rtlil.cc:1906:Mux$1478[18]
.sym 545 adr[5]
.sym 562 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6907
.sym 578 servant.cpu.cpu.cnt_en
.sym 601 i_clk$SB_IO_IN
.sym 633 servant.cpu.raddr[1]
.sym 634 $abc$8301$servant.cpu.cpu.ctrl.pc_plus_offset_aligned_new_
.sym 635 servant.cpu.raddr[0]
.sym 636 $abc$8301$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:61$339_Y_new_
.sym 637 servant.cpu.raddr[3]
.sym 638 servant.cpu.rf_ram_if.rcnt[0]
.sym 639 $abc$8301$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$170_Y[0]
.sym 640 servant.cpu.raddr[2]
.sym 644 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 653 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6901
.sym 672 servant.cpu.cpu.state.stage_two_req
.sym 676 servant.wb_ibus_ack
.sym 688 servant.wb_ibus_ack
.sym 692 servant.cpu.cpu.state.o_cnt[2]
.sym 694 servant.wb_ibus_ack
.sym 712 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[14]
.sym 748 $abc$8301$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$170_Y[2]
.sym 749 $abc$8301$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$170_Y[3]
.sym 750 $abc$8301$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$170_Y[4]
.sym 751 servant.cpu.rf_ram_if.wdata0_r
.sym 752 $abc$8301$new_n1862_
.sym 753 $abc$8301$new_n1395_
.sym 754 ram.rx_done
.sym 772 servant.mdu_rs1[0]
.sym 777 dat[6]
.sym 778 $PACKER_VCC_NET
.sym 781 servant.cpu.cpu.new_irq
.sym 782 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 792 servant.cpu.raddr[1]
.sym 801 servant.cpu.raddr[2]
.sym 803 servant.cpu.rf_ram_if.rcnt[0]
.sym 821 $abc$8301$techmap\servant.cpu.cpu.state.$or$src/serv_1.2.1/rtl/serv_state.v:97$601_Y_new_inv_
.sym 822 $abc$8301$servant.cpu.cpu.bufreg2.i_byte_valid_new_inv_
.sym 823 $PACKER_VCC_NET
.sym 830 i_clk$SB_IO_IN
.sym 836 i_clk$SB_IO_IN
.sym 858 i_clk$SB_IO_IN
.sym 860 $abc$8301$servant.cpu.cpu.ctrl.i_utype_new_
.sym 861 $abc$8301$servant.cpu.cpu.rf_if.i_mem_rd_new_
.sym 862 $abc$8301$servant.cpu.cpu.alu.i_buf_new_
.sym 863 $abc$8301$new_n1865_
.sym 864 servant.cpu.cpu.mem_if.dat_valid
.sym 865 servant.cpu.cpu.mem_if.signbit
.sym 866 servant.cpu.wdata[1]
.sym 867 $abc$8301$new_n1864_
.sym 868 $abc$8301$servant.cpu.cpu.rf_if.i_rd_alu_en_new_
.sym 876 $abc$8301$auto$rtlil.cc:1906:Mux$1478[26]
.sym 888 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 890 servant.mdu_rs1[30]
.sym 894 $abc$8301$auto$rtlil.cc:1906:Mux$1478[28]
.sym 900 servant.cpu.cpu.branch_op
.sym 928 servant.cpu.rdata0
.sym 938 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1734[0]
.sym 944 servant.cpu.cpu.bufreg_en
.sym 966 servant.cpu.cpu.bufreg_en
.sym 974 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 977 $abc$8301$new_n1177_
.sym 978 servant.cpu.rf_ram_if.wdata1_r[0]
.sym 979 $abc$8301$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 980 $abc$8301$servant.cpu.cpu.csr.i_cnt3_new_
.sym 981 servant.cpu.wdata[0]
.sym 1000 servant.cpu.cpu.bufreg2_q
.sym 1017 to_pc$SB_IO_OUT
.sym 1018 $abc$8301$servant.cpu.cpu.bufreg.i_imm_new_
.sym 1028 servant.cpu.cpu.mem_bytecnt[1]
.sym 1035 $abc$8301$new_n1864_
.sym 1052 servant.cpu.cpu.bufreg_en
.sym 1057 to_pc$SB_IO_OUT
.sym 1088 $abc$8301$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$210_Y_new_
.sym 1089 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:193$530_Y_new_
.sym 1090 $abc$8301$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$203_Y_new_
.sym 1091 wb_mem_rdt[7]
.sym 1092 servant.cpu.cpu.decode.op21
.sym 1093 servant.cpu.cpu.decode.op22
.sym 1094 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7147
.sym 1095 $abc$8301$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:59$285_Y_new_inv_
.sym 1113 servant.cpu.cpu.ebreak
.sym 1115 wb_mem_rdt[14]
.sym 1116 servant.mdu_op[2]
.sym 1122 servant.mdu_op[2]
.sym 1163 servant.cpu.cpu.rs2_addr[0]
.sym 1165 $abc$8301$auto$rtlil.cc:1874:Eq$1523
.sym 1169 $abc$8301$auto$rtlil.cc:1874:Eq$1523
.sym 1202 $abc$8301$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 1203 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7102
.sym 1204 servant.cpu.rf_ram.regzero
.sym 1205 $abc$8301$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 1206 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6964
.sym 1207 servant.cpu.rdata0
.sym 1208 $abc$8301$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$188_Y_new_inv_
.sym 1209 servant.cpu.rdata[1]
.sym 1211 $PACKER_VCC_NET
.sym 1234 $PACKER_VCC_NET
.sym 1237 $abc$8301$auto$rtlil.cc:1906:Mux$1478[18]
.sym 1243 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7147
.sym 1289 to_pc$SB_IO_OUT
.sym 1315 to_pc$SB_IO_OUT
.sym 1316 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7141
.sym 1317 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6964
.sym 1318 servant.cpu.raddr[5]
.sym 1319 servant.cpu.cpu.csr.mstatus_mpie
.sym 1320 servant.cpu.raddr[9]
.sym 1321 $abc$8301$techmap\servant.cpu.cpu.rf_if.$or$src/serv_1.2.1/rtl/serv_rf_if.v:115$303_Y[1]_new_inv_
.sym 1322 $abc$8301$servant.cpu.rf_ram_if.i_rreg1[1]_new_inv_
.sym 1334 servant.cpu.rf_ram.rdata[0]
.sym 1341 $abc$8301$ram.o_wb_rdt[8]_new_inv_
.sym 1355 servant.cpu.rdata0
.sym 1357 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 1362 servant.cpu.rf_ram.rdata[1]
.sym 1363 servant.cpu.waddr[6]
.sym 1368 $abc$8301$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 1430 servant.cpu.rf_ram_if.rdata1
.sym 1431 servant.cpu.rf_ram_if.wcnt[0]
.sym 1433 $abc$8301$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 1439 dat[13]
.sym 1457 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[9]
.sym 1459 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7141
.sym 1461 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 1464 servant.cpu.cpu.csr.mstatus_mie
.sym 1465 servant.cpu.cpu.csr.mstatus_mpie
.sym 1467 servant.cpu.raddr[9]
.sym 1474 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[62]_new_
.sym 1487 servant.cpu.cpu.decode.op26
.sym 1507 servant.cpu.cpu.rs2_addr[1]
.sym 1545 $abc$8301$auto$rtlil.cc:1969:NotGate$8203
.sym 1548 servant.cpu.rf_ram_if.rdata0[1]
.sym 1549 $abc$8301$auto$rtlil.cc:1969:NotGate$8203
.sym 1558 adr[6]
.sym 1572 servant.cpu.cpu.rd_addr[3]
.sym 1601 servant.cpu.rf_ram_if.rtrig1
.sym 1621 $abc$8301$auto$rtlil.cc:1874:Eq$1523
.sym 1622 servant.cpu.cpu.rd_addr[4]
.sym 1689 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 1775 servant.wb_timer_rdt[24]
.sym 1799 dat[18]
.sym 1848 $PACKER_GND_NET
.sym 1868 $PACKER_GND_NET
.sym 1879 servant.mdu_rs1[16]
.sym 1880 servant.mdu_rs1[15]
.sym 1883 servant.mdu_rs1[17]
.sym 1885 $abc$8301$new_n1206_
.sym 1897 $abc$8301$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 1900 servant.cpu.cpu.cnt_en
.sym 1902 servant.cpu.rf_ram_if.rcnt[0]
.sym 1903 wb_mem_rdt[22]
.sym 1913 $PACKER_VCC_NET
.sym 1929 $PACKER_GND_NET
.sym 1994 clock_gen.pll.locked
.sym 2002 clock_gen.pll.locked
.sym 2049 wb_clk_$glb_clk
.sym 2052 clock_gen.pll.locked
.sym 2063 $abc$8301$new_n1205_
.sym 2064 servant.mdu_rs1[18]
.sym 2065 servant.cpu.wen
.sym 2066 servant.mdu_rs1[24]
.sym 2067 servant.mdu_rs1[23]
.sym 2069 servant.mdu_rs1[25]
.sym 2073 servant.wb_ibus_ack
.sym 2074 servant.cpu.cpu.mem_if.dat_valid
.sym 2075 clock_gen.pll.rst_reg[0]
.sym 2096 servant.cpu.raddr[8]
.sym 2104 servant.wb_ibus_adr[23]
.sym 2112 $abc$8301$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 2136 servant.wb_ibus_adr[31]
.sym 2160 servant.wb_ibus_adr[30]
.sym 2165 servant.wb_ibus_adr[25]
.sym 2167 servant.wb_ibus_adr[27]
.sym 2171 servant.wb_ibus_adr[29]
.sym 2172 servant.wb_ibus_adr[28]
.sym 2173 servant.wb_ibus_adr[31]
.sym 2176 servant.wb_ibus_adr[26]
.sym 2177 servant.wb_ibus_adr[24]
.sym 2187 servant.wb_ibus_adr[27]
.sym 2192 servant.wb_ibus_adr[25]
.sym 2197 servant.wb_ibus_adr[28]
.sym 2198 servant.wb_ibus_adr[31]
.sym 2199 servant.wb_ibus_adr[25]
.sym 2200 servant.wb_ibus_adr[29]
.sym 2203 servant.wb_ibus_adr[30]
.sym 2212 servant.wb_ibus_adr[29]
.sym 2215 servant.wb_ibus_adr[26]
.sym 2223 servant.wb_ibus_adr[24]
.sym 2228 servant.wb_ibus_adr[28]
.sym 2231 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7162_$glb_ce
.sym 2232 wb_clk_$glb_clk
.sym 2233 wb_rst_$glb_sr
.sym 2234 servant.wb_ibus_adr[19]
.sym 2235 servant.wb_ibus_adr[17]
.sym 2236 servant.wb_ibus_adr[14]
.sym 2237 $abc$8301$new_n1201_
.sym 2238 $abc$8301$new_n1200_
.sym 2239 servant.wb_ibus_adr[15]
.sym 2240 servant.wb_ibus_adr[18]
.sym 2241 servant.wb_ibus_adr[16]
.sym 2244 servant.wb_dbus_ack
.sym 2246 servant.cpu.raddr[5]
.sym 2247 servant.mdu_rs1[26]
.sym 2249 servant.mdu_rs1[19]
.sym 2251 servant.mdu_rs1[28]
.sym 2256 servant.wb_ibus_adr[30]
.sym 2257 servant.cpu.raddr[0]
.sym 2261 servant.cpu.wdata[0]
.sym 2262 servant.cpu.waddr[0]
.sym 2263 servant.cpu.waddr[7]
.sym 2265 servant.cpu.waddr[5]
.sym 2267 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 2269 servant.cpu.wen
.sym 2270 servant.cpu.cpu.cnt_en
.sym 2271 servant.cpu.raddr[5]
.sym 2272 servant.wb_ibus_adr[30]
.sym 2274 $PACKER_GND_NET
.sym 2275 wb_mem_ack
.sym 2278 servant.cpu.raddr[0]
.sym 2281 $abc$8301$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 2291 servant.mdu_rs1[23]
.sym 2293 servant.wb_ibus_adr[23]
.sym 2294 servant.wb_ibus_adr[27]
.sym 2295 servant.wb_ibus_adr[26]
.sym 2297 $abc$8301$new_n1202_
.sym 2298 servant.wb_ibus_adr[21]
.sym 2300 $abc$8301$new_n1199_
.sym 2302 $abc$8301$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 2306 $abc$8301$new_n1201_
.sym 2307 $abc$8301$new_n1200_
.sym 2308 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 2309 servant.wb_ibus_adr[30]
.sym 2314 servant.wb_dbus_ack
.sym 2317 $abc$8301$new_n1855_
.sym 2332 $abc$8301$new_n1199_
.sym 2333 $abc$8301$new_n1855_
.sym 2334 servant.mdu_rs1[23]
.sym 2335 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 2339 servant.wb_dbus_ack
.sym 2341 $abc$8301$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 2350 servant.wb_ibus_adr[26]
.sym 2351 servant.wb_ibus_adr[30]
.sym 2352 servant.wb_ibus_adr[27]
.sym 2353 $abc$8301$new_n1200_
.sym 2356 servant.wb_ibus_adr[21]
.sym 2357 $abc$8301$new_n1202_
.sym 2358 servant.wb_ibus_adr[23]
.sym 2359 $abc$8301$new_n1201_
.sym 2367 wb_clk_$glb_clk
.sym 2368 wb_rst_$glb_sr
.sym 2373 servant.wb_ibus_adr[12]
.sym 2374 $PACKER_VCC_NET
.sym 2375 $abc$8301$servant.cpu.cpu.ctrl.pc_plus_4_cy_new_inv_
.sym 2376 servant.wb_ibus_adr[13]
.sym 2379 servant.cpu.rf_ram_if.wcnt[0]
.sym 2381 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[4]
.sym 2383 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[1]
.sym 2386 servant.wb_ibus_adr[20]
.sym 2387 $abc$8301$new_n1856_
.sym 2389 servant.wb_dbus_ack
.sym 2391 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[0]
.sym 2393 servant.cpu.cpu.state.o_cnt_r[2]
.sym 2394 servant.cpu.wdata[1]
.sym 2396 servant.wb_dbus_ack
.sym 2399 servant.cpu.raddr[3]
.sym 2400 servant.cpu.raddr[7]
.sym 2401 servant.cpu.cpu.cnt_done
.sym 2403 servant.cpu.cpu.state.o_cnt_r[0]
.sym 2407 servant.cpu.cpu.state.o_cnt_r[3]
.sym 2408 $abc$8301$servant.cpu.cpu.ctrl.pc_plus_offset_aligned_new_
.sym 2410 servant.cpu.cpu.cnt_en
.sym 2411 servant.cpu.cpu.mem_bytecnt[0]
.sym 2413 servant.cpu.cpu.mem_bytecnt[1]
.sym 2414 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 2424 servant.cpu.cpu.cnt_done
.sym 2425 servant.cpu.cpu.state.o_cnt_r[3]
.sym 2426 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 2431 servant.cpu.cpu.state.o_cnt_r[0]
.sym 2432 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:169$640_Y_new_
.sym 2434 servant.cpu.cpu.state.o_cnt_r[2]
.sym 2436 servant.cpu.cpu.cnt_en
.sym 2437 servant.cpu.rf_ram_if.rgnt
.sym 2442 servant.cpu.rf_wreq
.sym 2443 servant.cpu.cpu.state.o_cnt_r[1]
.sym 2444 wb_mem_ack
.sym 2446 servant.cpu.rf_ram_if.rreq_r
.sym 2447 servant.cpu.rf_rreq
.sym 2448 $abc$8301$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 2450 $abc$8301$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$130_Y_new_
.sym 2455 servant.cpu.rf_rreq
.sym 2461 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:169$640_Y_new_
.sym 2462 servant.cpu.rf_ram_if.rgnt
.sym 2463 servant.cpu.cpu.cnt_en
.sym 2464 servant.cpu.rf_wreq
.sym 2468 servant.cpu.cpu.state.o_cnt_r[3]
.sym 2469 servant.cpu.cpu.cnt_done
.sym 2475 servant.cpu.cpu.state.o_cnt_r[2]
.sym 2482 servant.cpu.cpu.state.o_cnt_r[1]
.sym 2488 servant.cpu.cpu.state.o_cnt_r[0]
.sym 2491 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 2492 $abc$8301$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 2493 wb_mem_ack
.sym 2494 $abc$8301$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$130_Y_new_
.sym 2499 servant.cpu.rf_ram_if.rreq_r
.sym 2502 wb_clk_$glb_clk
.sym 2503 wb_rst_$glb_sr
.sym 2506 servant.cpu.waddr[1]
.sym 2507 servant.cpu.waddr[2]
.sym 2508 servant.cpu.waddr[3]
.sym 2509 servant.cpu.cpu.state.init_done
.sym 2510 servant.cpu.cpu.state.misalign_trap_sync
.sym 2511 servant.cpu.cpu.jump
.sym 2513 $PACKER_VCC_NET
.sym 2514 $PACKER_VCC_NET
.sym 2517 $abc$8301$servant.cpu.cpu.ctrl.pc_plus_4_cy_new_inv_
.sym 2518 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[9]
.sym 2522 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 2524 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[15]
.sym 2526 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[8]
.sym 2528 servant.cpu.cpu.bufreg_en
.sym 2529 $abc$8301$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$606_Y_new_inv_
.sym 2530 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 2531 servant.cpu.cpu.state.o_cnt_r[3]
.sym 2532 servant.cpu.raddr[0]
.sym 2533 servant.cpu.cpu.decode.opcode[0]
.sym 2534 $abc$8301$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 2535 servant.cpu.cpu.mem_bytecnt[0]
.sym 2536 servant.cpu.raddr[3]
.sym 2538 servant.cpu.rf_ram_if.rcnt[0]
.sym 2539 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 2540 servant.cpu.waddr[0]
.sym 2547 servant.wb_ibus_ack
.sym 2548 servant.cpu.raddr[0]
.sym 2551 servant.cpu.cpu.mem_bytecnt[0]
.sym 2557 servant.cpu.rf_ram_if.rcnt[0]
.sym 2559 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 2561 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 2562 servant.cpu.cpu.state.o_cnt_r[1]
.sym 2565 servant.wb_ibus_adr[31]
.sym 2566 servant.cpu.cpu.state.o_cnt_r[0]
.sym 2568 servant.cpu.cpu.state.o_cnt_r[3]
.sym 2569 servant.cpu.cpu.state.o_cnt_r[2]
.sym 2570 $abc$8301$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 2571 $abc$8301$new_n1586_
.sym 2572 $abc$8301$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 2575 $abc$8301$servant.cpu.cpu.ctrl.pc_plus_offset_aligned_new_
.sym 2577 $abc$8301$new_n1587_
.sym 2578 servant.wb_ibus_adr[0]
.sym 2580 servant.cpu.cpu.jump
.sym 2581 $abc$8301$servant.cpu.cpu.csr.i_mret_new_
.sym 2585 servant.cpu.raddr[0]
.sym 2590 $abc$8301$servant.cpu.cpu.ctrl.pc_plus_offset_aligned_new_
.sym 2591 servant.cpu.cpu.jump
.sym 2592 $abc$8301$new_n1587_
.sym 2593 $abc$8301$new_n1586_
.sym 2597 $abc$8301$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 2598 servant.cpu.cpu.state.o_cnt_r[1]
.sym 2599 servant.cpu.cpu.state.o_cnt_r[0]
.sym 2604 servant.cpu.rf_ram_if.rcnt[0]
.sym 2605 servant.cpu.raddr[0]
.sym 2614 $abc$8301$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 2615 servant.cpu.cpu.jump
.sym 2616 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 2617 $abc$8301$servant.cpu.cpu.csr.i_mret_new_
.sym 2620 servant.wb_ibus_adr[0]
.sym 2621 $abc$8301$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 2622 servant.cpu.cpu.state.o_cnt_r[2]
.sym 2623 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 2626 servant.cpu.cpu.state.o_cnt_r[3]
.sym 2627 servant.cpu.cpu.state.o_cnt_r[1]
.sym 2628 servant.cpu.cpu.state.o_cnt_r[0]
.sym 2629 servant.cpu.cpu.state.o_cnt_r[2]
.sym 2632 servant.wb_ibus_adr[31]
.sym 2636 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7162_$glb_ce
.sym 2637 wb_clk_$glb_clk
.sym 2638 wb_rst_$glb_sr
.sym 2639 $abc$8301$auto$alumacc.cc:474:replace_alu$1459.lcu.p[0]_new_
.sym 2640 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 2641 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6703
.sym 2642 $abc$8301$new_n1735_
.sym 2643 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$634_Y
.sym 2644 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6907
.sym 2645 servant.cpu.rf_rreq
.sym 2646 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6901
.sym 2651 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[4]
.sym 2652 servant.cpu.raddr[1]
.sym 2653 $abc$8301$techmap$techmap1690\ram.mem.1.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 2655 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 2657 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 2658 servant.mdu_rs1[1]
.sym 2661 $abc$8301$auto$rtlil.cc:1906:Mux$1478[17]
.sym 2663 servant.cpu.cpu.cnt_done
.sym 2664 servant.wb_ibus_adr[0]
.sym 2665 $abc$8301$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 2666 servant.cpu.raddr[2]
.sym 2667 $abc$8301$servant.cpu.cpu.csr.i_mret_new_
.sym 2668 servant.cpu.rf_rreq
.sym 2669 servant.wb_ibus_ack
.sym 2670 servant.cpu.cpu.decode.opcode[2]
.sym 2671 servant.cpu.cpu.state.misalign_trap_sync
.sym 2672 servant.cpu.cpu.cnt_en
.sym 2673 $abc$8301$servant.cpu.cpu.ctrl.offset_a_new_
.sym 2678 $abc$8301$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:59$285_Y_new_inv_
.sym 2679 servant.cpu.cpu.cnt_done
.sym 2681 $abc$8301$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 2682 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[4]
.sym 2684 servant.cpu.raddr[1]
.sym 2694 servant.cpu.cpu.mem_bytecnt[1]
.sym 2696 wb_mem_ack
.sym 2697 $abc$8301$servant.cpu.cpu.csr.i_mret_new_
.sym 2698 servant.cpu.cpu.state.o_cnt_r[3]
.sym 2701 servant.cpu.cpu.state.o_cnt_r[2]
.sym 2702 $abc$8301$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 2703 $abc$8301$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$354_Y_new_inv_
.sym 2704 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 2705 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 2709 servant.cpu.cpu.mem_bytecnt[0]
.sym 2711 servant.cpu.cpu.state.o_cnt_r[0]
.sym 2712 servant.cpu.cpu.cnt_done
.sym 2714 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 2718 $abc$8301$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 2720 servant.cpu.cpu.state.o_cnt[2]
.sym 2724 $auto$alumacc.cc:474:replace_alu$1462.C[1]
.sym 2726 servant.cpu.cpu.state.o_cnt[2]
.sym 2727 servant.cpu.cpu.state.o_cnt_r[3]
.sym 2730 $auto$alumacc.cc:474:replace_alu$1462.C[2]
.sym 2733 servant.cpu.cpu.mem_bytecnt[0]
.sym 2734 $auto$alumacc.cc:474:replace_alu$1462.C[1]
.sym 2737 servant.cpu.cpu.mem_bytecnt[1]
.sym 2740 $auto$alumacc.cc:474:replace_alu$1462.C[2]
.sym 2743 $abc$8301$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 2745 servant.cpu.cpu.state.o_cnt_r[0]
.sym 2749 servant.cpu.cpu.state.o_cnt_r[2]
.sym 2750 servant.cpu.cpu.state.o_cnt[2]
.sym 2751 servant.cpu.cpu.mem_bytecnt[1]
.sym 2752 servant.cpu.cpu.mem_bytecnt[0]
.sym 2756 servant.cpu.cpu.cnt_done
.sym 2758 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 2761 $abc$8301$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$354_Y_new_inv_
.sym 2762 $abc$8301$servant.cpu.cpu.csr.i_mret_new_
.sym 2763 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 2764 $abc$8301$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 2768 wb_mem_ack
.sym 2769 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 2772 wb_clk_$glb_clk
.sym 2773 wb_rst_$glb_sr
.sym 2774 servant.cpu.rf_wreq
.sym 2775 $abc$8301$new_n1734_
.sym 2776 $abc$8301$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 2777 $abc$8301$servant.cpu.cpu.alu.result_eq_new_
.sym 2778 $abc$8301$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:58$330_Y_new_
.sym 2779 servant.cpu.cpu.alu.cmp_r
.sym 2780 servant.cpu.cpu.alu_cmp
.sym 2781 $abc$8301$servant.cpu.cpu.bufreg2.i_byte_valid_new_inv_
.sym 2782 servant.cpu.cpu.cnt_done
.sym 2786 adr[6]
.sym 2788 $abc$8301$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 2789 $abc$8301$auto$rtlil.cc:1874:Eq$1536
.sym 2790 servant.cpu.cpu.mem_bytecnt[0]
.sym 2791 adr[7]
.sym 2794 $abc$8301$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$354_Y_new_inv_
.sym 2795 servant.cpu.cpu.cnt_en
.sym 2797 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6703
.sym 2798 $abc$8301$servant.cpu.cpu.ctrl.i_utype_new_
.sym 2799 servant.cpu.cpu.mem_bytecnt[1]
.sym 2800 servant.cpu.rf_ram_if.rcnt[0]
.sym 2801 servant.cpu.cpu.cnt_en
.sym 2803 servant.cpu.waddr[7]
.sym 2804 $abc$8301$new_n1865_
.sym 2805 servant.cpu.wdata[0]
.sym 2809 servant.cpu.waddr[5]
.sym 2810 servant.cpu.raddr[0]
.sym 2813 $PACKER_GND_NET
.sym 2815 servant.cpu.cpu.cnt_en
.sym 2816 servant.cpu.rf_ram_if.rcnt[0]
.sym 2818 servant.cpu.raddr[5]
.sym 2819 servant.cpu.cpu.mem_bytecnt[0]
.sym 2821 $abc$8301$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 2827 $abc$8301$auto$alumacc.cc:474:replace_alu$1459.lcu.p[0]_new_
.sym 2829 $abc$8301$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$170_Y[2]
.sym 2830 $abc$8301$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$354_Y_new_inv_
.sym 2831 servant.cpu.waddr[0]
.sym 2832 servant.cpu.rf_ram_if.rcnt[0]
.sym 2833 servant.cpu.rf_rreq
.sym 2835 $abc$8301$auto$alumacc.cc:474:replace_alu$1459.lcu.p[0]_new_
.sym 2836 $abc$8301$servant.cpu.cpu.ctrl.i_utype_new_
.sym 2837 $PACKER_VCC_NET
.sym 2838 $abc$8301$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$170_Y[3]
.sym 2839 $abc$8301$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$170_Y[4]
.sym 2840 servant.cpu.rf_wreq
.sym 2845 $abc$8301$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 2849 $abc$8301$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$170_Y[0]
.sym 2860 $abc$8301$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$170_Y[2]
.sym 2862 servant.cpu.rf_rreq
.sym 2867 $abc$8301$auto$alumacc.cc:474:replace_alu$1459.lcu.p[0]_new_
.sym 2868 $abc$8301$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$354_Y_new_inv_
.sym 2869 $abc$8301$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 2872 servant.cpu.rf_rreq
.sym 2874 servant.cpu.waddr[0]
.sym 2878 $abc$8301$auto$alumacc.cc:474:replace_alu$1459.lcu.p[0]_new_
.sym 2879 $abc$8301$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 2880 $abc$8301$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$354_Y_new_inv_
.sym 2881 $abc$8301$servant.cpu.cpu.ctrl.i_utype_new_
.sym 2884 servant.cpu.rf_rreq
.sym 2887 $abc$8301$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$170_Y[4]
.sym 2891 $abc$8301$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$170_Y[0]
.sym 2893 servant.cpu.rf_rreq
.sym 2897 $PACKER_VCC_NET
.sym 2899 servant.cpu.rf_ram_if.rcnt[0]
.sym 2903 servant.cpu.rf_rreq
.sym 2905 $abc$8301$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$170_Y[3]
.sym 2907 wb_clk_$glb_clk
.sym 2908 servant.cpu.rf_wreq
.sym 2909 $abc$8301$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:57$327_Y_new_
.sym 2910 $abc$8301$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 2911 $abc$8301$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:58$283_Y_new_inv_
.sym 2912 servant.cpu.cpu.alu.add_cy_r
.sym 2913 $abc$8301$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:64$343_Y_new_
.sym 2914 $abc$8301$techmap\servant.cpu.cpu.alu.$logic_not$src/serv_1.2.1/rtl/serv_alu.v:38$317_Y_new_inv_
.sym 2915 $abc$8301$servant.cpu.cpu.alu.i_cmp_sig_new_inv_
.sym 2916 $abc$8301$servant.cpu.cpu.alu.result_lt_new_
.sym 2919 servant.cpu.rdata[1]
.sym 2921 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[4]
.sym 2922 servant.mdu_rs1[0]
.sym 2923 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[1]
.sym 2925 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[5]
.sym 2927 servant.cpu.cpu.cnt_en
.sym 2928 servant.cpu.rf_wreq
.sym 2931 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 2933 servant.cpu.cpu.branch_op
.sym 2934 servant.cpu.wdata[1]
.sym 2935 servant.cpu.rf_ram_if.wdata0_r
.sym 2936 servant.mdu_op[2]
.sym 2937 servant.cpu.cpu.cnt_done
.sym 2938 servant.cpu.raddr[3]
.sym 2940 servant.cpu.rf_ram_if.rcnt[0]
.sym 2941 servant.cpu.cpu.state.o_cnt[2]
.sym 2942 servant.cpu.cpu.branch_op
.sym 2943 servant.wb_ibus_ack
.sym 2944 servant.cpu.raddr[7]
.sym 2947 servant.cpu.cpu.state.o_cnt_r[3]
.sym 2948 servant.cpu.cpu.mem_if.dat_valid
.sym 2949 servant.cpu.cpu.mem_bytecnt[1]
.sym 2951 servant.mdu_rs1[0]
.sym 2954 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 2956 servant.cpu.cpu.mem_bytecnt[0]
.sym 2963 $abc$8301$servant.cpu.cpu.ctrl.pc_plus_offset_aligned_new_
.sym 2964 $abc$8301$servant.cpu.cpu.alu.i_buf_new_
.sym 2965 $abc$8301$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:61$339_Y_new_
.sym 2966 servant.cpu.raddr[3]
.sym 2967 servant.cpu.rf_ram_if.rcnt[0]
.sym 2968 $abc$8301$new_n1862_
.sym 2969 $abc$8301$new_n1395_
.sym 2970 servant.cpu.raddr[1]
.sym 2971 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 2972 servant.cpu.raddr[0]
.sym 2977 servant.cpu.raddr[2]
.sym 2980 $abc$8301$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:58$283_Y_new_inv_
.sym 2983 servant.cpu.cpu.branch_op
.sym 2988 $abc$8301$new_n1865_
.sym 2994 $nextpnr_ICESTORM_LC_9$O
.sym 2996 servant.cpu.rf_ram_if.rcnt[0]
.sym 3000 $auto$alumacc.cc:474:replace_alu$1465.C[2]
.sym 3003 servant.cpu.raddr[0]
.sym 3006 $auto$alumacc.cc:474:replace_alu$1465.C[3]
.sym 3008 servant.cpu.raddr[1]
.sym 3010 $auto$alumacc.cc:474:replace_alu$1465.C[2]
.sym 3012 $auto$alumacc.cc:474:replace_alu$1465.C[4]
.sym 3014 servant.cpu.raddr[2]
.sym 3016 $auto$alumacc.cc:474:replace_alu$1465.C[3]
.sym 3019 servant.cpu.raddr[3]
.sym 3022 $auto$alumacc.cc:474:replace_alu$1465.C[4]
.sym 3025 $abc$8301$new_n1395_
.sym 3026 $abc$8301$new_n1862_
.sym 3031 $abc$8301$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:58$283_Y_new_inv_
.sym 3032 $abc$8301$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:61$339_Y_new_
.sym 3033 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 3034 $abc$8301$new_n1865_
.sym 3037 servant.cpu.cpu.branch_op
.sym 3038 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 3039 $abc$8301$servant.cpu.cpu.ctrl.pc_plus_offset_aligned_new_
.sym 3040 $abc$8301$servant.cpu.cpu.alu.i_buf_new_
.sym 3042 wb_clk_$glb_clk
.sym 3044 $abc$8301$new_n1181_
.sym 3045 $abc$8301$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:161$515_Y_new_inv_
.sym 3046 servant.cpu.cpu.state.o_cnt[2]
.sym 3047 $abc$8301$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 3048 $abc$8301$servant.cpu.cpu.alu.result_bool_new_
.sym 3049 $abc$8301$servant.cpu.cpu.bufreg.i_imm_new_
.sym 3050 $abc$8301$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 3051 $abc$8301$new_n1860_
.sym 3058 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[9]
.sym 3059 adr[3]
.sym 3060 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[13]
.sym 3061 adr[4]
.sym 3062 servant.cpu.cpu.mem_bytecnt[0]
.sym 3063 $PACKER_VCC_NET
.sym 3064 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[15]
.sym 3065 servant.cpu.rdata0
.sym 3068 servant.mdu_op[1]
.sym 3069 servant.cpu.rf_ram_if.rcnt[0]
.sym 3072 servant.cpu.cpu.state.o_cnt_r[3]
.sym 3074 servant.mdu_op[2]
.sym 3075 servant.cpu.cpu.mem_bytecnt[0]
.sym 3076 wb_mem_rdt[12]
.sym 3077 $abc$8301$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$505_Y_new_
.sym 3081 wb_mem_rdt[21]
.sym 3084 adr[3]
.sym 3087 servant.wb_ibus_ack
.sym 3091 servant.cpu.rdata0
.sym 3098 servant.cpu.cpu.decode.opcode[2]
.sym 3099 $abc$8301$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:59$285_Y_new_inv_
.sym 3101 servant.cpu.cpu.mem_if.dat_valid
.sym 3102 servant.cpu.cpu.mem_bytecnt[0]
.sym 3104 servant.cpu.cpu.bufreg2_q
.sym 3105 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 3108 servant.cpu.cpu.decode.opcode[0]
.sym 3110 servant.cpu.cpu.bufreg_en
.sym 3111 $abc$8301$new_n1862_
.sym 3112 $abc$8301$new_n1395_
.sym 3114 $abc$8301$servant.cpu.cpu.rf_if.i_mem_rd_new_
.sym 3115 servant.cpu.cpu.mem_if.dat_valid
.sym 3117 servant.cpu.cpu.branch_op
.sym 3118 servant.cpu.cpu.mem_if.signbit
.sym 3119 servant.mdu_op[1]
.sym 3120 servant.mdu_rs1[0]
.sym 3121 servant.cpu.cpu.mem_bytecnt[1]
.sym 3122 servant.mdu_op[2]
.sym 3123 $abc$8301$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 3126 servant.cpu.rf_ram_if.wcnt[0]
.sym 3127 $abc$8301$new_n1864_
.sym 3128 servant.mdu_op[0]
.sym 3130 servant.cpu.cpu.decode.opcode[0]
.sym 3131 servant.cpu.cpu.decode.opcode[2]
.sym 3132 servant.cpu.cpu.branch_op
.sym 3136 servant.cpu.cpu.bufreg2_q
.sym 3137 servant.cpu.cpu.mem_if.dat_valid
.sym 3138 servant.cpu.cpu.mem_if.signbit
.sym 3139 servant.mdu_op[2]
.sym 3142 servant.cpu.cpu.bufreg_en
.sym 3145 servant.mdu_rs1[0]
.sym 3148 $abc$8301$servant.cpu.cpu.rf_if.i_mem_rd_new_
.sym 3149 $abc$8301$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:59$285_Y_new_inv_
.sym 3150 $abc$8301$new_n1864_
.sym 3151 servant.cpu.cpu.decode.opcode[0]
.sym 3154 servant.mdu_op[0]
.sym 3155 servant.cpu.cpu.mem_bytecnt[0]
.sym 3156 servant.mdu_op[1]
.sym 3157 servant.cpu.cpu.mem_bytecnt[1]
.sym 3162 servant.cpu.cpu.bufreg2_q
.sym 3166 servant.cpu.rf_ram_if.wcnt[0]
.sym 3167 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 3168 $abc$8301$new_n1395_
.sym 3169 $abc$8301$new_n1862_
.sym 3172 $abc$8301$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 3173 servant.cpu.cpu.branch_op
.sym 3174 servant.cpu.cpu.decode.opcode[2]
.sym 3175 servant.cpu.cpu.decode.opcode[0]
.sym 3176 servant.cpu.cpu.mem_if.dat_valid
.sym 3177 wb_clk_$glb_clk
.sym 3179 $abc$8301$techmap\servant.cpu.cpu.csr.$not$src/serv_1.2.1/rtl/serv_csr.v:58$179_Y_new_
.sym 3180 servant.mdu_op[2]
.sym 3181 servant.cpu.waddr[4]
.sym 3182 $abc$8301$new_n1405_
.sym 3183 $abc$8301$new_n1404_
.sym 3184 servant.cpu.cpu.csr_in
.sym 3185 servant.mdu_op[1]
.sym 3186 servant.mdu_op[0]
.sym 3191 $abc$8301$auto$rtlil.cc:1906:Mux$1478[17]
.sym 3192 servant.wb_dbus_we
.sym 3193 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[1]
.sym 3194 servant.cpu.cpu.bufreg_sh_signed
.sym 3195 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[5]
.sym 3196 servant.cpu.cpu.decode.opcode[0]
.sym 3198 $abc$8301$new_n1181_
.sym 3199 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[4]
.sym 3201 servant.wb_dbus_ack
.sym 3202 servant.cpu.cpu.decode.opcode[2]
.sym 3203 $abc$8301$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 3204 servant.wb_ibus_adr[0]
.sym 3205 $abc$8301$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 3206 $abc$8301$servant.cpu.cpu.csr.i_mret_new_
.sym 3208 servant.cpu.cpu.cnt_done
.sym 3209 $abc$8301$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 3210 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$518_Y_new_
.sym 3211 $abc$8301$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 3212 servant.cpu.cpu.rd_addr[0]
.sym 3213 servant.cpu.cpu.cnt_en
.sym 3214 servant.wb_ibus_ack
.sym 3217 servant.wb_dbus_ack
.sym 3222 $abc$8301$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:59$285_Y_new_inv_
.sym 3224 servant.cpu.cpu.cnt_done
.sym 3225 $abc$8301$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 3232 servant.wb_ibus_adr[0]
.sym 3234 servant.cpu.cpu.state.o_cnt[2]
.sym 3236 servant.cpu.cpu.ebreak
.sym 3237 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 3239 servant.cpu.cpu.mem_bytecnt[0]
.sym 3240 servant.cpu.cpu.mem_bytecnt[1]
.sym 3242 servant.cpu.cpu.state.o_cnt[2]
.sym 3243 servant.cpu.rf_ram_if.wdata0_r
.sym 3244 servant.cpu.rf_ram_if.wdata1_r[0]
.sym 3245 servant.cpu.cpu.decode.op22
.sym 3246 servant.cpu.cpu.state.o_cnt_r[3]
.sym 3247 servant.cpu.rf_ram_if.wcnt[0]
.sym 3248 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 3253 $abc$8301$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 3261 servant.cpu.cpu.csr_in
.sym 3265 servant.cpu.cpu.csr_in
.sym 3267 servant.wb_ibus_adr[0]
.sym 3268 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 3283 servant.cpu.cpu.state.o_cnt_r[3]
.sym 3284 servant.cpu.cpu.decode.op22
.sym 3285 servant.cpu.cpu.state.o_cnt[2]
.sym 3286 servant.cpu.cpu.ebreak
.sym 3289 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 3295 servant.cpu.cpu.mem_bytecnt[1]
.sym 3296 servant.cpu.cpu.state.o_cnt[2]
.sym 3297 servant.cpu.cpu.mem_bytecnt[0]
.sym 3302 servant.cpu.cpu.state.o_cnt_r[3]
.sym 3304 $abc$8301$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 3307 servant.cpu.rf_ram_if.wdata1_r[0]
.sym 3308 servant.cpu.rf_ram_if.wcnt[0]
.sym 3310 servant.cpu.rf_ram_if.wdata0_r
.sym 3312 wb_clk_$glb_clk
.sym 3314 $abc$8301$servant.cpu.cpu.csr.mcause_new_
.sym 3315 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7132
.sym 3316 $abc$8301$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$217_Y_new_
.sym 3317 $abc$8301$new_n1176_
.sym 3318 $abc$8301$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$505_Y_new_
.sym 3319 servant.cpu.cpu.csr.mcause31
.sym 3320 $abc$8301$new_n1098_
.sym 3321 $abc$8301$servant.cpu.cpu.decode.csr_op_new_
.sym 3326 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 3327 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$484_Y_new_
.sym 3328 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[9]
.sym 3329 $abc$8301$auto$rtlil.cc:1906:Mux$1478[29]
.sym 3330 adr[4]
.sym 3331 servant.mdu_op[0]
.sym 3333 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 3334 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 3335 servant.cpu.rf_ram_if.wcnt[0]
.sym 3337 $PACKER_GND_NET
.sym 3338 servant.cpu.waddr[7]
.sym 3340 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$484_Y_new_
.sym 3341 servant.cpu.waddr[5]
.sym 3343 servant.cpu.cpu.decode.op26
.sym 3344 servant.cpu.cpu.csr_in
.sym 3345 servant.cpu.rf_ram_if.rcnt[0]
.sym 3347 $abc$8301$servant.cpu.cpu.immdec.i_ctrl[0]_new_
.sym 3349 servant.cpu.wdata[0]
.sym 3351 servant.cpu.rf_ram_if.rdata1
.sym 3353 servant.cpu.rf_ram_if.wcnt[0]
.sym 3355 servant.cpu.cpu.cnt_en
.sym 3357 servant.cpu.rdata[1]
.sym 3358 servant.cpu.raddr[5]
.sym 3361 servant.cpu.rf_ram_if.rcnt[0]
.sym 3367 wb_mem_rdt[7]
.sym 3371 servant.cpu.cpu.decode.op26
.sym 3373 $abc$8301$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$188_Y_new_inv_
.sym 3374 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 3375 $abc$8301$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$210_Y_new_
.sym 3376 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:193$530_Y_new_
.sym 3377 servant.cpu.cpu.ebreak
.sym 3378 servant.wb_ibus_ack
.sym 3380 wb_mem_rdt[21]
.sym 3381 $abc$8301$servant.cpu.cpu.csr.i_cnt3_new_
.sym 3383 servant.cpu.cpu.cnt_en
.sym 3386 wb_mem_rdt[22]
.sym 3387 servant.cpu.cpu.decode.op21
.sym 3390 $abc$8301$servant.cpu.cpu.decode.csr_op_new_
.sym 3391 $abc$8301$servant.cpu.cpu.csr.mcause_new_
.sym 3392 servant.cpu.cpu.cnt_done
.sym 3396 servant.cpu.cpu.decode.op22
.sym 3400 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:193$530_Y_new_
.sym 3401 servant.cpu.cpu.ebreak
.sym 3402 servant.cpu.cpu.cnt_en
.sym 3408 $abc$8301$servant.cpu.cpu.decode.csr_op_new_
.sym 3409 servant.cpu.cpu.decode.op21
.sym 3412 servant.cpu.cpu.decode.op22
.sym 3413 $abc$8301$servant.cpu.cpu.csr.i_cnt3_new_
.sym 3414 servant.cpu.cpu.decode.op26
.sym 3415 $abc$8301$servant.cpu.cpu.decode.csr_op_new_
.sym 3419 wb_mem_rdt[7]
.sym 3426 wb_mem_rdt[21]
.sym 3430 wb_mem_rdt[22]
.sym 3436 servant.cpu.cpu.cnt_done
.sym 3437 servant.cpu.cpu.ebreak
.sym 3438 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:193$530_Y_new_
.sym 3439 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 3442 $abc$8301$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$210_Y_new_
.sym 3443 $abc$8301$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$188_Y_new_inv_
.sym 3444 $abc$8301$servant.cpu.cpu.csr.mcause_new_
.sym 3446 servant.wb_ibus_ack
.sym 3447 wb_clk_$glb_clk
.sym 3449 servant.cpu.cpu.rd_addr[1]
.sym 3450 $abc$8301$servant.cpu.cpu.csr.i_mret_new_
.sym 3451 servant.cpu.cpu.rd_addr[2]
.sym 3452 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$518_Y_new_
.sym 3453 servant.cpu.cpu.rd_addr[0]
.sym 3454 $abc$8301$new_n1215_
.sym 3455 servant.cpu.waddr[7]
.sym 3456 servant.cpu.waddr[6]
.sym 3457 wb_mem_rdt[7]
.sym 3462 $abc$8301$new_n1098_
.sym 3463 $abc$8301$techmap$techmap1682\ram.mem.1.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1681_Y
.sym 3464 servant.cpu.cpu.decode.opcode[0]
.sym 3465 servant.cpu.cpu.ebreak
.sym 3468 servant.cpu.cpu.mem_bytecnt[1]
.sym 3469 servant.cpu.cpu.new_irq
.sym 3470 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 3472 $abc$8301$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$217_Y_new_
.sym 3474 $abc$8301$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$203_Y_new_
.sym 3475 servant.cpu.cpu.branch_op
.sym 3476 servant.cpu.raddr[7]
.sym 3477 servant.wb_dbus_we
.sym 3479 servant.cpu.cpu.ebreak
.sym 3480 servant.cpu.rf_ram_if.rcnt[0]
.sym 3481 servant.cpu.rreg0[1]
.sym 3482 adr[7]
.sym 3483 $abc$8301$servant.cpu.cpu.decode.csr_op_new_
.sym 3484 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6934
.sym 3485 servant.wb_dbus_ack
.sym 3491 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 3494 servant.cpu.rf_ram_if.rdata0[1]
.sym 3495 servant.cpu.cpu.decode.opcode[0]
.sym 3502 $abc$8301$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$210_Y_new_
.sym 3504 servant.cpu.raddr[5]
.sym 3507 servant.cpu.cpu.cnt_done
.sym 3509 servant.cpu.cpu.ebreak
.sym 3510 $abc$8301$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 3512 $abc$8301$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$203_Y_new_
.sym 3513 $abc$8301$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 3514 servant.cpu.raddr[9]
.sym 3515 servant.cpu.rf_ram.rdata[0]
.sym 3517 $abc$8301$servant.cpu.cpu.decode.csr_op_new_
.sym 3518 servant.cpu.rf_ram.rdata[1]
.sym 3519 servant.cpu.rf_ram_if.rcnt[0]
.sym 3520 servant.cpu.rf_ram.regzero
.sym 3522 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6964
.sym 3523 servant.cpu.rf_ram_if.rdata0[1]
.sym 3526 servant.cpu.rf_ram_if.rdata1
.sym 3527 servant.cpu.cpu.csr.mstatus_mie
.sym 3528 servant.cpu.rf_ram.regzero
.sym 3529 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$518_Y_new_
.sym 3530 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 3531 $abc$8301$new_n1215_
.sym 3532 $abc$8301$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 3533 servant.cpu.rf_ram_if.rtrig1
.sym 3535 $abc$8301$servant.cpu.cpu.decode.csr_op_new_
.sym 3536 servant.cpu.cpu.ebreak
.sym 3537 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$518_Y_new_
.sym 3541 $abc$8301$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 3542 $abc$8301$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$210_Y_new_
.sym 3544 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6964
.sym 3547 $abc$8301$new_n1215_
.sym 3548 servant.cpu.raddr[9]
.sym 3549 servant.cpu.raddr[5]
.sym 3553 servant.cpu.rf_ram_if.rdata1
.sym 3554 servant.cpu.rf_ram_if.rtrig1
.sym 3555 servant.cpu.rf_ram.regzero
.sym 3556 servant.cpu.rf_ram.rdata[0]
.sym 3560 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 3562 servant.cpu.cpu.cnt_done
.sym 3565 servant.cpu.rf_ram_if.rcnt[0]
.sym 3566 servant.cpu.rf_ram.rdata[0]
.sym 3567 servant.cpu.rf_ram_if.rdata0[1]
.sym 3568 servant.cpu.rf_ram.regzero
.sym 3571 servant.cpu.cpu.csr.mstatus_mie
.sym 3572 $abc$8301$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$203_Y_new_
.sym 3573 $abc$8301$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 3574 $abc$8301$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 3577 servant.cpu.rf_ram.regzero
.sym 3578 servant.cpu.rf_ram.rdata[1]
.sym 3582 wb_clk_$glb_clk
.sym 3584 servant.cpu.waddr[8]
.sym 3585 servant.cpu.cpu.csr.mstatus_mie
.sym 3586 $abc$8301$new_n1853_
.sym 3587 servant.cpu.raddr[6]
.sym 3588 servant.cpu.raddr[4]
.sym 3589 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[62]_new_
.sym 3590 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[54]_new_
.sym 3591 servant.cpu.waddr[9]
.sym 3592 wb_mem_rdt[22]
.sym 3596 wb_mem_rdt[21]
.sym 3599 adr[3]
.sym 3600 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7102
.sym 3608 servant.cpu.cpu.rd_addr[2]
.sym 3609 servant.cpu.cpu.decode.opcode[2]
.sym 3610 servant.cpu.rf_ram_if.rcnt[0]
.sym 3612 servant.cpu.cpu.rd_addr[0]
.sym 3614 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7132
.sym 3616 servant.cpu.cpu.decode.opcode[0]
.sym 3619 servant.cpu.rf_ram_if.rtrig1
.sym 3637 $abc$8301$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 3638 $abc$8301$servant.cpu.cpu.csr.i_mret_new_
.sym 3639 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6964
.sym 3642 $abc$8301$techmap\servant.cpu.cpu.rf_if.$or$src/serv_1.2.1/rtl/serv_rf_if.v:115$303_Y[1]_new_inv_
.sym 3643 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 3644 servant.cpu.rf_ram_if.rcnt[0]
.sym 3646 $abc$8301$servant.cpu.cpu.csr.i_mret_new_
.sym 3647 servant.cpu.cpu.rs2_addr[1]
.sym 3649 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6964
.sym 3654 servant.cpu.cpu.csr.mstatus_mie
.sym 3655 servant.cpu.cpu.decode.op26
.sym 3658 $abc$8301$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$203_Y_new_
.sym 3659 $abc$8301$servant.cpu.rf_ram_if.i_rreg1[1]_new_inv_
.sym 3663 servant.cpu.cpu.ebreak
.sym 3665 servant.cpu.rreg0[1]
.sym 3667 $abc$8301$servant.cpu.cpu.decode.csr_op_new_
.sym 3671 $abc$8301$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$203_Y_new_
.sym 3672 $abc$8301$servant.cpu.cpu.csr.i_mret_new_
.sym 3673 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6964
.sym 3676 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6964
.sym 3683 servant.cpu.rf_ram_if.rcnt[0]
.sym 3684 $abc$8301$servant.cpu.rf_ram_if.i_rreg1[1]_new_inv_
.sym 3685 servant.cpu.rreg0[1]
.sym 3690 servant.cpu.cpu.csr.mstatus_mie
.sym 3694 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 3695 $abc$8301$servant.cpu.cpu.csr.i_mret_new_
.sym 3696 $abc$8301$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 3697 servant.cpu.rf_ram_if.rcnt[0]
.sym 3700 $abc$8301$servant.cpu.cpu.decode.csr_op_new_
.sym 3701 $abc$8301$servant.cpu.cpu.csr.i_mret_new_
.sym 3702 servant.cpu.cpu.ebreak
.sym 3703 servant.cpu.cpu.decode.op26
.sym 3706 $abc$8301$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 3707 $abc$8301$techmap\servant.cpu.cpu.rf_if.$or$src/serv_1.2.1/rtl/serv_rf_if.v:115$303_Y[1]_new_inv_
.sym 3708 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 3709 servant.cpu.cpu.rs2_addr[1]
.sym 3716 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6964
.sym 3717 wb_clk_$glb_clk
.sym 3719 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[48]_new_
.sym 3720 servant.cpu.raddr[7]
.sym 3721 $abc$8301$new_n1771_
.sym 3722 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7030
.sym 3723 servant.cpu.raddr[8]
.sym 3724 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6934
.sym 3725 servant.cpu.cpu.csr.mie_mtie
.sym 3726 $abc$8301$servant.cpu.cpu.immdec.i_immdec_en[2]_new_inv_
.sym 3728 servant.wb_ibus_ack
.sym 3731 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[4]
.sym 3732 servant.cpu.rreg0[2]
.sym 3733 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[1]
.sym 3735 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6964
.sym 3736 $abc$8301$techmap$techmap1689\ram.mem.1.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 3738 servant.cpu.rreg0[0]
.sym 3739 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 3742 servant.wb_dbus_ack
.sym 3746 servant.cpu.cpu.cnt_en
.sym 3748 $abc$8301$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 3754 servant.wb_ibus_ack
.sym 3774 servant.cpu.rf_ram_if.rcnt[0]
.sym 3778 servant.cpu.rdata[1]
.sym 3783 servant.cpu.cpu.branch_op
.sym 3785 servant.wb_dbus_we
.sym 3786 servant.cpu.cpu.decode.opcode[0]
.sym 3790 servant.cpu.rf_ram_if.rtrig1
.sym 3793 servant.cpu.cpu.decode.opcode[2]
.sym 3801 $PACKER_VCC_NET
.sym 3805 servant.cpu.rdata[1]
.sym 3812 servant.cpu.rf_ram_if.rcnt[0]
.sym 3814 $PACKER_VCC_NET
.sym 3823 servant.cpu.cpu.decode.opcode[0]
.sym 3824 servant.wb_dbus_we
.sym 3825 servant.cpu.cpu.decode.opcode[2]
.sym 3826 servant.cpu.cpu.branch_op
.sym 3851 servant.cpu.rf_ram_if.rtrig1
.sym 3852 wb_clk_$glb_clk
.sym 3854 servant.cpu.wen
.sym 3855 servant.cpu.rf_ram_if.wen1_r
.sym 3856 $abc$8301$new_n1388_
.sym 3857 $abc$8301$new_n1770_
.sym 3858 servant.cpu.rf_ram_if.wen0_r
.sym 3859 servant.cpu.rf_ram_if.rtrig1
.sym 3861 servant.cpu.waddr[5]
.sym 3862 servant.cpu.rreg0[4]
.sym 3863 servant.wb_dbus_ack
.sym 3866 servant.cpu.cpu.rs2_addr[3]
.sym 3868 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[9]
.sym 3869 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7030
.sym 3872 servant.cpu.cpu.cnt_en
.sym 3876 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[8]
.sym 3878 servant.cpu.cpu.decode.op26
.sym 3880 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7030
.sym 3885 servant.cpu.waddr[5]
.sym 3888 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$484_Y_new_
.sym 3918 servant.cpu.rf_ram_if.rcnt[0]
.sym 3924 servant.cpu.rdata[1]
.sym 3932 $abc$8301$auto$rtlil.cc:1969:NotGate$8203
.sym 3936 $abc$8301$auto$rtlil.cc:1969:NotGate$8203
.sym 3947 servant.cpu.rf_ram_if.rcnt[0]
.sym 3967 servant.cpu.rdata[1]
.sym 3973 $abc$8301$auto$rtlil.cc:1969:NotGate$8203
.sym 3987 wb_clk_$glb_clk
.sym 3988 $abc$8301$auto$rtlil.cc:1969:NotGate$8203
.sym 3995 servant.cpu.cpu.decode.op26
.sym 3996 servant.cpu.cpu.immdec.imm31
.sym 4002 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 4003 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[1]
.sym 4004 $abc$8301$techmap$techmap1692\ram.mem.1.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 4005 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 4010 servant.wb_dbus_ack
.sym 4019 servant.cpu.rf_ram_if.rtrig1
.sym 4024 servant.cpu.cpu.ebreak
.sym 4141 $PACKER_VCC_NET
.sym 4146 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[9]
.sym 4159 wb_mem_rdt[26]
.sym 4211 $PACKER_VCC_NET
.sym 4235 $PACKER_VCC_NET
.sym 4240 servant.cpu.rf_ram.rdata[0]
.sym 4248 servant.cpu.raddr[8]
.sym 4258 servant.cpu.cpu.state.misalign_trap_sync
.sym 4259 servant.cpu.cpu.immdec.imm31
.sym 4261 wb_mem_rdt[13]
.sym 4280 servant.mdu_rs1[18]
.sym 4299 servant.mdu_rs1[17]
.sym 4303 servant.mdu_rs1[16]
.sym 4304 servant.mdu_rs1[15]
.sym 4314 servant.mdu_rs1[17]
.sym 4318 servant.mdu_rs1[16]
.sym 4337 servant.mdu_rs1[18]
.sym 4348 servant.mdu_rs1[17]
.sym 4349 servant.mdu_rs1[18]
.sym 4350 servant.mdu_rs1[15]
.sym 4351 servant.mdu_rs1[16]
.sym 4358 servant.cpu.cpu.bufreg_en_$glb_ce
.sym 4359 wb_clk_$glb_clk
.sym 4368 servant.cpu.rf_ram.rdata[1]
.sym 4373 servant.cpu.waddr[8]
.sym 4376 servant.cpu.waddr[8]
.sym 4379 servant.cpu.waddr[0]
.sym 4385 servant.cpu.waddr[5]
.sym 4386 servant.cpu.wdata[0]
.sym 4388 servant.cpu.waddr[7]
.sym 4393 servant.cpu.waddr[2]
.sym 4396 servant.cpu.waddr[9]
.sym 4400 servant.mdu_rs1[15]
.sym 4403 servant.cpu.waddr[4]
.sym 4410 $abc$8301$new_n1205_
.sym 4411 $abc$8301$new_n1206_
.sym 4418 servant.cpu.raddr[1]
.sym 4419 servant.mdu_rs1[23]
.sym 4420 $abc$8301$auto$rtlil.cc:1906:Mux$1476[2]
.sym 4421 $PACKER_VCC_NET
.sym 4422 $abc$8301$auto$rtlil.cc:1906:Mux$1478[16]
.sym 4424 servant.cpu.waddr[6]
.sym 4425 $abc$8301$auto$rtlil.cc:1906:Mux$1476[7]
.sym 4427 $abc$8301$auto$rtlil.cc:1906:Mux$1476[4]
.sym 4428 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 4429 $PACKER_VCC_NET
.sym 4432 servant.cpu.waddr[3]
.sym 4435 servant.cpu.waddr[1]
.sym 4446 servant.mdu_rs1[26]
.sym 4448 servant.mdu_rs1[28]
.sym 4456 servant.mdu_rs1[19]
.sym 4461 servant.mdu_rs1[24]
.sym 4465 servant.cpu.wen
.sym 4472 servant.mdu_rs1[25]
.sym 4475 servant.mdu_rs1[28]
.sym 4476 servant.mdu_rs1[24]
.sym 4478 servant.mdu_rs1[25]
.sym 4481 servant.mdu_rs1[19]
.sym 4488 servant.cpu.wen
.sym 4495 servant.mdu_rs1[25]
.sym 4502 servant.mdu_rs1[24]
.sym 4513 servant.mdu_rs1[26]
.sym 4521 servant.cpu.cpu.bufreg_en_$glb_ce
.sym 4522 wb_clk_$glb_clk
.sym 4524 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[0]
.sym 4525 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[1]
.sym 4526 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[2]
.sym 4527 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[3]
.sym 4528 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[4]
.sym 4529 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[5]
.sym 4530 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[6]
.sym 4531 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[7]
.sym 4536 servant.cpu.wdata[1]
.sym 4538 servant.cpu.raddr[8]
.sym 4544 servant.cpu.raddr[7]
.sym 4545 servant.cpu.raddr[3]
.sym 4548 servant.cpu.raddr[4]
.sym 4550 adr[6]
.sym 4552 servant.cpu.waddr[1]
.sym 4553 $abc$8301$auto$rtlil.cc:1906:Mux$1478[31]
.sym 4554 $abc$8301$auto$rtlil.cc:1906:Mux$1478[27]
.sym 4555 $abc$8301$auto$rtlil.cc:1906:Mux$1478[24]
.sym 4556 servant.cpu.waddr[3]
.sym 4557 servant.cpu.raddr[9]
.sym 4559 $abc$8301$auto$rtlil.cc:1906:Mux$1478[19]
.sym 4572 servant.wb_ibus_adr[13]
.sym 4575 servant.wb_ibus_adr[14]
.sym 4579 servant.wb_ibus_adr[20]
.sym 4582 servant.wb_ibus_adr[17]
.sym 4587 servant.wb_ibus_adr[18]
.sym 4589 servant.wb_ibus_adr[19]
.sym 4590 servant.wb_ibus_adr[24]
.sym 4594 servant.wb_ibus_adr[15]
.sym 4596 servant.wb_ibus_adr[16]
.sym 4599 servant.wb_ibus_adr[20]
.sym 4607 servant.wb_ibus_adr[18]
.sym 4610 servant.wb_ibus_adr[15]
.sym 4616 servant.wb_ibus_adr[17]
.sym 4617 servant.wb_ibus_adr[24]
.sym 4618 servant.wb_ibus_adr[14]
.sym 4619 servant.wb_ibus_adr[15]
.sym 4622 servant.wb_ibus_adr[16]
.sym 4623 servant.wb_ibus_adr[19]
.sym 4624 servant.wb_ibus_adr[18]
.sym 4625 servant.wb_ibus_adr[13]
.sym 4631 servant.wb_ibus_adr[16]
.sym 4635 servant.wb_ibus_adr[19]
.sym 4640 servant.wb_ibus_adr[17]
.sym 4644 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7162_$glb_ce
.sym 4645 wb_clk_$glb_clk
.sym 4646 wb_rst_$glb_sr
.sym 4647 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[8]
.sym 4648 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[9]
.sym 4649 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[10]
.sym 4650 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[11]
.sym 4651 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[12]
.sym 4652 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[13]
.sym 4653 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[14]
.sym 4654 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[15]
.sym 4657 servant.cpu.cpu.csr_in
.sym 4658 servant.cpu.wen
.sym 4659 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 4661 $abc$8301$auto$rtlil.cc:1906:Mux$1478[23]
.sym 4664 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 4667 servant.wb_ibus_adr[23]
.sym 4670 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 4671 servant.cpu.raddr[6]
.sym 4672 servant.cpu.cpu.state.misalign_trap_sync
.sym 4673 $abc$8301$auto$rtlil.cc:1874:Eq$1562
.sym 4675 $abc$8301$auto$rtlil.cc:1906:Mux$1478[22]
.sym 4676 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 4677 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 4678 servant.cpu.waddr[9]
.sym 4679 $abc$8301$auto$rtlil.cc:1906:Mux$1478[26]
.sym 4680 servant.cpu.waddr[4]
.sym 4681 adr[9]
.sym 4682 servant.cpu.waddr[2]
.sym 4690 $PACKER_VCC_NET
.sym 4698 servant.wb_ibus_adr[14]
.sym 4699 $abc$8301$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 4700 servant.cpu.cpu.state.o_cnt_r[2]
.sym 4701 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 4702 servant.wb_ibus_adr[0]
.sym 4711 servant.wb_ibus_adr[13]
.sym 4746 servant.wb_ibus_adr[13]
.sym 4754 $PACKER_VCC_NET
.sym 4757 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 4758 servant.wb_ibus_adr[0]
.sym 4759 $abc$8301$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 4760 servant.cpu.cpu.state.o_cnt_r[2]
.sym 4765 servant.wb_ibus_adr[14]
.sym 4767 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7162_$glb_ce
.sym 4768 wb_clk_$glb_clk
.sym 4769 wb_rst_$glb_sr
.sym 4770 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[0]
.sym 4771 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[1]
.sym 4772 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[2]
.sym 4773 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[3]
.sym 4774 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[4]
.sym 4775 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[5]
.sym 4776 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[6]
.sym 4777 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[7]
.sym 4781 servant.cpu.cpu.rd_addr[0]
.sym 4782 adr[7]
.sym 4783 $abc$8301$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$130_Y_new_
.sym 4786 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1718[1]
.sym 4787 $abc$8301$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 4790 servant.wb_ibus_adr[0]
.sym 4792 servant.wb_ibus_adr[12]
.sym 4793 adr[8]
.sym 4794 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 4795 clock_gen.pll.rst_reg[1]
.sym 4796 servant.cpu.cpu.state.init_done
.sym 4797 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 4798 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[12]
.sym 4801 clock_gen.pll.rst_reg[1]
.sym 4802 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[10]
.sym 4803 servant.cpu.raddr[1]
.sym 4805 servant.mdu_op[0]
.sym 4811 servant.mdu_rs1[1]
.sym 4814 $abc$8301$new_n1735_
.sym 4815 servant.cpu.raddr[1]
.sym 4816 $PACKER_VCC_NET
.sym 4822 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 4823 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$634_Y
.sym 4824 $PACKER_VCC_NET
.sym 4828 servant.cpu.raddr[3]
.sym 4830 servant.cpu.rf_ram_if.rcnt[0]
.sym 4832 servant.cpu.raddr[0]
.sym 4838 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6907
.sym 4842 servant.cpu.raddr[2]
.sym 4843 $nextpnr_ICESTORM_LC_7$O
.sym 4845 servant.cpu.rf_ram_if.rcnt[0]
.sym 4849 $auto$alumacc.cc:474:replace_alu$1468.C[2]
.sym 4852 servant.cpu.raddr[0]
.sym 4855 $auto$alumacc.cc:474:replace_alu$1468.C[3]
.sym 4857 $PACKER_VCC_NET
.sym 4858 servant.cpu.raddr[1]
.sym 4859 $auto$alumacc.cc:474:replace_alu$1468.C[2]
.sym 4861 $auto$alumacc.cc:474:replace_alu$1468.C[4]
.sym 4863 servant.cpu.raddr[2]
.sym 4864 $PACKER_VCC_NET
.sym 4865 $auto$alumacc.cc:474:replace_alu$1468.C[3]
.sym 4869 servant.cpu.raddr[3]
.sym 4870 $PACKER_VCC_NET
.sym 4871 $auto$alumacc.cc:474:replace_alu$1468.C[4]
.sym 4877 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 4880 servant.mdu_rs1[1]
.sym 4881 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$634_Y
.sym 4883 $abc$8301$new_n1735_
.sym 4888 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$634_Y
.sym 4890 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6907
.sym 4891 wb_clk_$glb_clk
.sym 4892 wb_rst_$glb_sr
.sym 4893 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[8]
.sym 4894 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[9]
.sym 4895 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[10]
.sym 4896 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[11]
.sym 4897 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[12]
.sym 4898 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[13]
.sym 4899 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[14]
.sym 4900 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[15]
.sym 4905 adr[2]
.sym 4906 $abc$8301$auto$rtlil.cc:1906:Mux$1478[23]
.sym 4908 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 4909 adr[3]
.sym 4912 $abc$8301$auto$rtlil.cc:1906:Mux$1478[22]
.sym 4913 $abc$8301$auto$rtlil.cc:1906:Mux$1478[16]
.sym 4915 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 4916 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 4917 $abc$8301$auto$rtlil.cc:1906:Mux$1478[16]
.sym 4919 $abc$8301$auto$rtlil.cc:1906:Mux$1476[4]
.sym 4920 servant.cpu.cpu.branch_op
.sym 4921 servant.cpu.waddr[6]
.sym 4922 servant.cpu.rf_wreq
.sym 4923 $abc$8301$auto$rtlil.cc:1906:Mux$1478[17]
.sym 4924 $abc$8301$techmap$techmap1687\ram.mem.1.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 4925 $abc$8301$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 4926 $abc$8301$auto$rtlil.cc:1906:Mux$1476[2]
.sym 4927 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 4928 $abc$8301$auto$rtlil.cc:1906:Mux$1476[4]
.sym 4935 servant.cpu.cpu.decode.opcode[0]
.sym 4936 servant.cpu.cpu.branch_op
.sym 4938 servant.cpu.cpu.bufreg_en
.sym 4939 $abc$8301$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$606_Y_new_inv_
.sym 4940 $abc$8301$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 4941 servant.wb_ibus_ack
.sym 4942 servant.cpu.cpu.state.misalign_trap_sync
.sym 4943 $abc$8301$new_n1734_
.sym 4944 $abc$8301$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 4946 servant.cpu.cpu.cnt_done
.sym 4947 servant.cpu.cpu.state.stage_two_req
.sym 4948 servant.cpu.cpu.alu_cmp
.sym 4951 $abc$8301$techmap\servant.cpu.cpu.bufreg.$or$src/serv_1.2.1/rtl/serv_bufreg.v:42$394_Y_new_
.sym 4953 $abc$8301$servant.cpu.cpu.ctrl.offset_a_new_
.sym 4954 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 4959 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 4961 clock_gen.pll.rst_reg[1]
.sym 4963 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6907
.sym 4964 servant.cpu.cpu.decode.opcode[2]
.sym 4965 servant.mdu_op[0]
.sym 4967 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 4970 $abc$8301$servant.cpu.cpu.ctrl.offset_a_new_
.sym 4973 $abc$8301$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 4974 $abc$8301$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 4975 $abc$8301$servant.cpu.cpu.ctrl.offset_a_new_
.sym 4976 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 4979 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 4980 $abc$8301$techmap\servant.cpu.cpu.bufreg.$or$src/serv_1.2.1/rtl/serv_bufreg.v:42$394_Y_new_
.sym 4981 servant.cpu.cpu.bufreg_en
.sym 4985 $abc$8301$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$606_Y_new_inv_
.sym 4986 servant.cpu.cpu.branch_op
.sym 4987 servant.cpu.cpu.decode.opcode[2]
.sym 4988 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 4991 $abc$8301$new_n1734_
.sym 4992 servant.cpu.cpu.decode.opcode[0]
.sym 4993 servant.mdu_op[0]
.sym 4994 servant.cpu.cpu.alu_cmp
.sym 4997 servant.cpu.cpu.cnt_done
.sym 5000 clock_gen.pll.rst_reg[1]
.sym 5003 servant.cpu.cpu.state.stage_two_req
.sym 5004 servant.wb_ibus_ack
.sym 5006 servant.cpu.cpu.state.misalign_trap_sync
.sym 5009 servant.wb_ibus_ack
.sym 5010 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6907
.sym 5014 wb_clk_$glb_clk
.sym 5016 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[0]
.sym 5017 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[1]
.sym 5018 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[2]
.sym 5019 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[3]
.sym 5020 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[4]
.sym 5021 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[5]
.sym 5022 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[6]
.sym 5023 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[7]
.sym 5027 servant.cpu.raddr[8]
.sym 5030 $abc$8301$ram.we[2]_new_
.sym 5034 $abc$8301$ram.we[2]_new_
.sym 5036 $abc$8301$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 5038 servant.wb_dbus_ack
.sym 5039 servant.cpu.cpu.branch_op
.sym 5040 $abc$8301$auto$rtlil.cc:1906:Mux$1478[31]
.sym 5041 servant.cpu.raddr[9]
.sym 5044 servant.cpu.raddr[4]
.sym 5045 adr[6]
.sym 5046 $abc$8301$auto$rtlil.cc:1906:Mux$1478[19]
.sym 5047 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6907
.sym 5048 $abc$8301$auto$rtlil.cc:1906:Mux$1478[22]
.sym 5049 $abc$8301$auto$rtlil.cc:1906:Mux$1478[24]
.sym 5050 $abc$8301$auto$rtlil.cc:1906:Mux$1478[27]
.sym 5051 $abc$8301$auto$rtlil.cc:1906:Mux$1478[25]
.sym 5057 servant.mdu_rs1[0]
.sym 5059 servant.mdu_rs1[1]
.sym 5060 $abc$8301$servant.cpu.cpu.alu.result_eq_new_
.sym 5061 servant.mdu_rs1[0]
.sym 5062 servant.cpu.cpu.cnt_en
.sym 5063 servant.mdu_op[1]
.sym 5065 servant.cpu.cpu.bufreg_en
.sym 5068 servant.cpu.cpu.state.init_done
.sym 5069 $abc$8301$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:64$343_Y_new_
.sym 5070 $abc$8301$techmap\servant.cpu.cpu.alu.$logic_not$src/serv_1.2.1/rtl/serv_alu.v:38$317_Y_new_inv_
.sym 5071 servant.mdu_op[1]
.sym 5072 $abc$8301$servant.cpu.cpu.alu.result_lt_new_
.sym 5074 servant.cpu.cpu.mem_bytecnt[0]
.sym 5075 servant.cpu.cpu.cnt_en
.sym 5076 $abc$8301$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$354_Y_new_inv_
.sym 5078 servant.cpu.cpu.alu.cmp_r
.sym 5079 servant.cpu.cpu.alu_cmp
.sym 5080 servant.cpu.cpu.branch_op
.sym 5081 servant.cpu.cpu.state.misalign_trap_sync
.sym 5082 $abc$8301$servant.cpu.cpu.ctrl.i_utype_new_
.sym 5083 servant.cpu.cpu.mem_bytecnt[1]
.sym 5084 servant.cpu.cpu.new_irq
.sym 5085 $abc$8301$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 5086 $abc$8301$techmap\servant.cpu.cpu.state.$or$src/serv_1.2.1/rtl/serv_state.v:97$601_Y_new_inv_
.sym 5088 servant.mdu_op[2]
.sym 5090 $abc$8301$techmap\servant.cpu.cpu.state.$or$src/serv_1.2.1/rtl/serv_state.v:97$601_Y_new_inv_
.sym 5091 servant.cpu.cpu.cnt_en
.sym 5092 servant.cpu.cpu.state.init_done
.sym 5093 servant.cpu.cpu.state.misalign_trap_sync
.sym 5096 servant.cpu.cpu.branch_op
.sym 5097 servant.cpu.cpu.state.init_done
.sym 5098 $abc$8301$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 5099 servant.cpu.cpu.new_irq
.sym 5102 servant.mdu_rs1[0]
.sym 5103 servant.cpu.cpu.bufreg_en
.sym 5104 $abc$8301$servant.cpu.cpu.ctrl.i_utype_new_
.sym 5105 $abc$8301$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:64$343_Y_new_
.sym 5108 servant.cpu.cpu.alu.cmp_r
.sym 5110 $abc$8301$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$354_Y_new_inv_
.sym 5111 $abc$8301$techmap\servant.cpu.cpu.alu.$logic_not$src/serv_1.2.1/rtl/serv_alu.v:38$317_Y_new_inv_
.sym 5114 servant.mdu_op[1]
.sym 5115 $abc$8301$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$354_Y_new_inv_
.sym 5116 servant.mdu_op[2]
.sym 5117 servant.cpu.cpu.alu.cmp_r
.sym 5123 servant.cpu.cpu.alu_cmp
.sym 5126 $abc$8301$servant.cpu.cpu.alu.result_lt_new_
.sym 5127 servant.mdu_op[1]
.sym 5128 servant.mdu_op[2]
.sym 5129 $abc$8301$servant.cpu.cpu.alu.result_eq_new_
.sym 5132 servant.cpu.cpu.mem_bytecnt[1]
.sym 5133 servant.mdu_rs1[1]
.sym 5134 servant.cpu.cpu.mem_bytecnt[0]
.sym 5135 servant.mdu_rs1[0]
.sym 5136 servant.cpu.cpu.cnt_en
.sym 5137 wb_clk_$glb_clk
.sym 5139 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[8]
.sym 5140 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[9]
.sym 5141 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[10]
.sym 5142 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[11]
.sym 5143 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[12]
.sym 5144 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[13]
.sym 5145 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[14]
.sym 5146 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[15]
.sym 5151 $abc$8301$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$606_Y_new_inv_
.sym 5152 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[6]
.sym 5153 servant.mdu_rs1[1]
.sym 5154 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 5155 $abc$8301$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 5157 servant.cpu.cpu.decode.opcode[0]
.sym 5158 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 5159 servant.mdu_op[1]
.sym 5160 servant.mdu_op[2]
.sym 5161 servant.cpu.cpu.bufreg_en
.sym 5162 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[2]
.sym 5163 servant.cpu.raddr[6]
.sym 5165 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[3]
.sym 5166 $abc$8301$auto$rtlil.cc:1906:Mux$1478[26]
.sym 5167 servant.cpu.waddr[4]
.sym 5168 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 5169 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 5170 adr[9]
.sym 5171 $abc$8301$auto$rtlil.cc:1906:Mux$1478[26]
.sym 5172 adr[8]
.sym 5173 servant.wb_ibus_ack
.sym 5174 servant.cpu.waddr[9]
.sym 5181 servant.cpu.cpu.mem_bytecnt[0]
.sym 5182 servant.cpu.cpu.state.o_cnt[2]
.sym 5184 $abc$8301$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:58$330_Y_new_
.sym 5185 servant.cpu.cpu.mem_bytecnt[1]
.sym 5186 $abc$8301$servant.cpu.cpu.alu.i_cmp_sig_new_inv_
.sym 5188 servant.cpu.cpu.cnt_en
.sym 5189 $abc$8301$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 5190 servant.cpu.rdata0
.sym 5191 $abc$8301$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 5192 $abc$8301$servant.cpu.cpu.rf_if.i_rd_alu_en_new_
.sym 5193 $abc$8301$servant.cpu.cpu.bufreg.i_imm_new_
.sym 5194 $abc$8301$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 5195 $abc$8301$new_n1860_
.sym 5198 servant.mdu_op[2]
.sym 5200 servant.mdu_op[1]
.sym 5201 $abc$8301$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$505_Y_new_
.sym 5203 servant.mdu_op[0]
.sym 5204 $abc$8301$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:57$327_Y_new_
.sym 5207 servant.cpu.cpu.alu.add_cy_r
.sym 5209 $abc$8301$techmap\servant.cpu.cpu.alu.$logic_not$src/serv_1.2.1/rtl/serv_alu.v:38$317_Y_new_inv_
.sym 5213 $abc$8301$techmap\servant.cpu.cpu.alu.$logic_not$src/serv_1.2.1/rtl/serv_alu.v:38$317_Y_new_inv_
.sym 5216 $abc$8301$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$505_Y_new_
.sym 5219 $abc$8301$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 5220 $abc$8301$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 5221 servant.cpu.rdata0
.sym 5222 servant.cpu.cpu.alu.add_cy_r
.sym 5225 $abc$8301$new_n1860_
.sym 5226 $abc$8301$servant.cpu.cpu.rf_if.i_rd_alu_en_new_
.sym 5227 $abc$8301$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:58$330_Y_new_
.sym 5228 $abc$8301$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:57$327_Y_new_
.sym 5231 servant.cpu.cpu.cnt_en
.sym 5232 $abc$8301$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 5234 $abc$8301$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 5237 $abc$8301$servant.cpu.cpu.bufreg.i_imm_new_
.sym 5238 servant.cpu.cpu.mem_bytecnt[0]
.sym 5239 servant.cpu.cpu.state.o_cnt[2]
.sym 5240 servant.cpu.cpu.mem_bytecnt[1]
.sym 5243 servant.cpu.rdata0
.sym 5244 servant.cpu.cpu.alu.add_cy_r
.sym 5245 $abc$8301$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 5246 $abc$8301$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 5249 servant.mdu_op[1]
.sym 5251 servant.mdu_op[2]
.sym 5252 servant.mdu_op[0]
.sym 5255 $abc$8301$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 5256 $abc$8301$servant.cpu.cpu.alu.i_cmp_sig_new_inv_
.sym 5257 servant.cpu.rdata0
.sym 5258 $abc$8301$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 5260 wb_clk_$glb_clk
.sym 5262 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[0]
.sym 5263 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[1]
.sym 5264 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[2]
.sym 5265 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[3]
.sym 5266 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[4]
.sym 5267 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[5]
.sym 5268 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[6]
.sym 5269 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[7]
.sym 5270 $abc$8301$auto$rtlil.cc:1874:Eq$1497
.sym 5272 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7132
.sym 5273 servant.cpu.cpu.rd_addr[1]
.sym 5275 servant.cpu.cpu.decode.opcode[2]
.sym 5278 servant.cpu.cpu.cnt_en
.sym 5279 servant.cpu.cpu.state.misalign_trap_sync
.sym 5282 $abc$8301$servant.cpu.cpu.ctrl.offset_a_new_
.sym 5283 servant.wb_ibus_ack
.sym 5285 adr[7]
.sym 5287 $abc$8301$auto$rtlil.cc:1906:Mux$1478[24]
.sym 5288 servant.mdu_rs1[0]
.sym 5289 servant.mdu_op[0]
.sym 5290 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[10]
.sym 5291 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 5293 servant.mdu_op[2]
.sym 5294 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[10]
.sym 5295 clock_gen.pll.rst_reg[1]
.sym 5297 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7147
.sym 5305 servant.cpu.cpu.state.o_cnt[2]
.sym 5306 $abc$8301$new_n1405_
.sym 5307 servant.wb_dbus_we
.sym 5309 servant.cpu.cpu.bufreg_sh_signed
.sym 5310 servant.mdu_op[0]
.sym 5312 servant.mdu_op[2]
.sym 5314 servant.mdu_rs1[0]
.sym 5315 $abc$8301$new_n1404_
.sym 5316 servant.cpu.cpu.branch_op
.sym 5317 servant.mdu_op[1]
.sym 5318 servant.mdu_op[0]
.sym 5320 $abc$8301$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:161$515_Y_new_inv_
.sym 5321 $abc$8301$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 5324 servant.cpu.cpu.state.o_cnt_r[3]
.sym 5325 $abc$8301$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 5326 servant.cpu.rdata0
.sym 5327 servant.cpu.cpu.bufreg_en
.sym 5331 $abc$8301$servant.cpu.cpu.alu.result_bool_new_
.sym 5336 servant.mdu_op[0]
.sym 5337 servant.mdu_op[1]
.sym 5338 servant.mdu_op[2]
.sym 5342 servant.mdu_op[0]
.sym 5343 servant.wb_dbus_we
.sym 5344 servant.mdu_op[1]
.sym 5345 servant.cpu.cpu.bufreg_sh_signed
.sym 5350 servant.cpu.cpu.state.o_cnt[2]
.sym 5351 servant.cpu.cpu.state.o_cnt_r[3]
.sym 5354 $abc$8301$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:161$515_Y_new_inv_
.sym 5355 servant.cpu.cpu.branch_op
.sym 5360 servant.mdu_op[0]
.sym 5361 servant.cpu.rdata0
.sym 5362 $abc$8301$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 5363 servant.mdu_op[1]
.sym 5366 $abc$8301$new_n1405_
.sym 5368 $abc$8301$new_n1404_
.sym 5372 $abc$8301$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 5373 $abc$8301$new_n1404_
.sym 5374 servant.wb_dbus_we
.sym 5375 $abc$8301$new_n1405_
.sym 5378 servant.cpu.cpu.bufreg_en
.sym 5379 servant.mdu_rs1[0]
.sym 5380 $abc$8301$servant.cpu.cpu.alu.result_bool_new_
.sym 5381 servant.mdu_op[2]
.sym 5383 wb_clk_$glb_clk
.sym 5384 wb_rst_$glb_sr
.sym 5385 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[8]
.sym 5386 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[9]
.sym 5387 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[10]
.sym 5388 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[11]
.sym 5389 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[12]
.sym 5390 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[13]
.sym 5391 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[14]
.sym 5392 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[15]
.sym 5397 $abc$8301$auto$rtlil.cc:1906:Mux$1478[23]
.sym 5399 $abc$8301$auto$rtlil.cc:1906:Mux$1478[19]
.sym 5400 $abc$8301$ram.we[3]_new_
.sym 5401 $abc$8301$servant.cpu.cpu.immdec.i_ctrl[0]_new_
.sym 5405 $abc$8301$auto$rtlil.cc:1906:Mux$1478[16]
.sym 5407 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 5408 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$484_Y_new_
.sym 5410 $abc$8301$new_n1098_
.sym 5411 servant.cpu.rf_ram.rdata[1]
.sym 5412 servant.cpu.rdata0
.sym 5413 servant.cpu.waddr[6]
.sym 5414 $abc$8301$auto$rtlil.cc:1906:Mux$1476[4]
.sym 5415 $abc$8301$auto$rtlil.cc:1906:Mux$1478[17]
.sym 5416 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 5417 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[6]
.sym 5418 $abc$8301$auto$rtlil.cc:1906:Mux$1476[2]
.sym 5419 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 5420 $abc$8301$auto$rtlil.cc:1906:Mux$1476[4]
.sym 5427 wb_mem_rdt[14]
.sym 5428 servant.cpu.rf_ram_if.wcnt[0]
.sym 5430 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$484_Y_new_
.sym 5431 servant.cpu.cpu.cnt_done
.sym 5432 servant.mdu_op[1]
.sym 5434 $abc$8301$techmap\servant.cpu.cpu.csr.$not$src/serv_1.2.1/rtl/serv_csr.v:58$179_Y_new_
.sym 5435 servant.cpu.rreg0[0]
.sym 5436 servant.cpu.rdata0
.sym 5437 servant.wb_ibus_ack
.sym 5438 wb_mem_rdt[12]
.sym 5441 servant.mdu_op[0]
.sym 5443 servant.mdu_op[2]
.sym 5444 servant.cpu.cpu.immdec.imm31
.sym 5445 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 5446 servant.cpu.cpu.rd_addr[0]
.sym 5447 $abc$8301$servant.cpu.cpu.immdec.i_ctrl[0]_new_
.sym 5448 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$518_Y_new_
.sym 5449 $abc$8301$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:59$285_Y_new_inv_
.sym 5450 servant.cpu.cpu.rd_addr[0]
.sym 5454 wb_mem_rdt[13]
.sym 5455 servant.cpu.cpu.rs2_addr[0]
.sym 5460 servant.mdu_op[2]
.sym 5461 servant.cpu.rreg0[0]
.sym 5462 servant.cpu.rdata0
.sym 5465 wb_mem_rdt[14]
.sym 5471 servant.cpu.rf_ram_if.wcnt[0]
.sym 5472 servant.cpu.cpu.rd_addr[0]
.sym 5473 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$518_Y_new_
.sym 5474 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 5477 servant.cpu.cpu.cnt_done
.sym 5478 servant.cpu.cpu.rd_addr[0]
.sym 5479 $abc$8301$servant.cpu.cpu.immdec.i_ctrl[0]_new_
.sym 5480 servant.cpu.cpu.rs2_addr[0]
.sym 5483 servant.cpu.cpu.immdec.imm31
.sym 5484 servant.mdu_op[2]
.sym 5485 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$484_Y_new_
.sym 5486 servant.cpu.cpu.cnt_done
.sym 5489 $abc$8301$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:59$285_Y_new_inv_
.sym 5490 servant.mdu_op[1]
.sym 5491 $abc$8301$techmap\servant.cpu.cpu.csr.$not$src/serv_1.2.1/rtl/serv_csr.v:58$179_Y_new_
.sym 5492 servant.mdu_op[0]
.sym 5496 wb_mem_rdt[13]
.sym 5501 wb_mem_rdt[12]
.sym 5505 servant.wb_ibus_ack
.sym 5506 wb_clk_$glb_clk
.sym 5508 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[0]
.sym 5509 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[1]
.sym 5510 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[2]
.sym 5511 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[3]
.sym 5512 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[4]
.sym 5513 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[5]
.sym 5514 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[6]
.sym 5515 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[7]
.sym 5519 servant.cpu.cpu.decode.op26
.sym 5521 servant.cpu.cpu.ebreak
.sym 5524 adr[7]
.sym 5525 servant.cpu.cpu.branch_op
.sym 5526 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 5528 $abc$8301$auto$rtlil.cc:1906:Mux$1478[25]
.sym 5529 $abc$8301$auto$rtlil.cc:1874:Eq$1510
.sym 5530 servant.cpu.cpu.branch_op
.sym 5531 servant.cpu.rreg0[0]
.sym 5532 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 5533 servant.cpu.raddr[9]
.sym 5534 $abc$8301$auto$rtlil.cc:1906:Mux$1478[27]
.sym 5535 $abc$8301$auto$rtlil.cc:1906:Mux$1478[25]
.sym 5536 $abc$8301$auto$rtlil.cc:1906:Mux$1478[31]
.sym 5537 adr[6]
.sym 5538 $abc$8301$auto$rtlil.cc:1906:Mux$1478[19]
.sym 5539 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 5540 servant.cpu.raddr[4]
.sym 5541 servant.mdu_op[1]
.sym 5542 $abc$8301$ram.o_wb_rdt[9]_new_inv_
.sym 5543 $abc$8301$auto$rtlil.cc:1906:Mux$1478[22]
.sym 5550 servant.mdu_op[2]
.sym 5552 $abc$8301$new_n1176_
.sym 5553 servant.cpu.cpu.decode.op21
.sym 5554 servant.cpu.cpu.csr.mcause3_0[0]
.sym 5555 servant.cpu.cpu.mem_bytecnt[0]
.sym 5556 servant.mdu_op[2]
.sym 5557 servant.cpu.cpu.mem_bytecnt[1]
.sym 5558 servant.cpu.cpu.cnt_done
.sym 5559 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 5560 servant.cpu.cpu.new_irq
.sym 5562 servant.cpu.cpu.csr_in
.sym 5563 servant.mdu_op[1]
.sym 5564 servant.mdu_op[0]
.sym 5565 clock_gen.pll.rst_reg[1]
.sym 5567 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7147
.sym 5568 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$484_Y_new_
.sym 5570 $abc$8301$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 5572 servant.cpu.cpu.decode.op26
.sym 5575 $abc$8301$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$217_Y_new_
.sym 5576 $abc$8301$new_n1177_
.sym 5577 $abc$8301$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$505_Y_new_
.sym 5578 servant.cpu.cpu.csr.mcause31
.sym 5580 $abc$8301$servant.cpu.cpu.decode.csr_op_new_
.sym 5582 servant.cpu.cpu.csr.mcause31
.sym 5583 $abc$8301$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 5584 servant.cpu.cpu.cnt_done
.sym 5585 servant.cpu.cpu.csr.mcause3_0[0]
.sym 5589 clock_gen.pll.rst_reg[1]
.sym 5590 $abc$8301$new_n1176_
.sym 5591 $abc$8301$new_n1177_
.sym 5596 servant.cpu.cpu.csr_in
.sym 5597 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 5600 servant.cpu.cpu.mem_bytecnt[1]
.sym 5601 servant.cpu.cpu.mem_bytecnt[0]
.sym 5602 servant.cpu.cpu.decode.op26
.sym 5603 $abc$8301$servant.cpu.cpu.decode.csr_op_new_
.sym 5606 servant.mdu_op[0]
.sym 5607 servant.mdu_op[1]
.sym 5609 servant.mdu_op[2]
.sym 5614 $abc$8301$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$217_Y_new_
.sym 5615 servant.cpu.cpu.new_irq
.sym 5618 servant.mdu_op[0]
.sym 5619 servant.mdu_op[2]
.sym 5620 servant.cpu.cpu.decode.op21
.sym 5621 servant.mdu_op[1]
.sym 5624 $abc$8301$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$505_Y_new_
.sym 5626 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$484_Y_new_
.sym 5628 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7147
.sym 5629 wb_clk_$glb_clk
.sym 5631 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[8]
.sym 5632 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[9]
.sym 5633 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[10]
.sym 5634 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[11]
.sym 5635 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[12]
.sym 5636 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[13]
.sym 5637 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[14]
.sym 5638 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[15]
.sym 5640 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1710[0]
.sym 5641 servant.cpu.cpu.immdec.imm31
.sym 5643 servant.cpu.cpu.decode.opcode[2]
.sym 5645 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1732[0]
.sym 5646 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 5647 $abc$8301$auto$rtlil.cc:1906:Mux$1478[19]
.sym 5648 servant.cpu.cpu.decode.opcode[0]
.sym 5649 wb_mem_rdt[12]
.sym 5650 servant.cpu.cpu.csr.mcause3_0[0]
.sym 5652 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 5655 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 5656 adr[9]
.sym 5657 servant.cpu.cpu.immdec.imm31
.sym 5658 servant.cpu.waddr[9]
.sym 5659 servant.cpu.cpu.rd_addr[4]
.sym 5660 adr[8]
.sym 5661 servant.wb_ibus_ack
.sym 5662 $abc$8301$auto$rtlil.cc:1906:Mux$1478[26]
.sym 5663 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 5664 adr[8]
.sym 5665 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[3]
.sym 5666 servant.cpu.raddr[6]
.sym 5672 servant.cpu.cpu.rd_addr[3]
.sym 5673 servant.cpu.cpu.decode.op26
.sym 5674 servant.cpu.cpu.rd_addr[2]
.sym 5676 servant.cpu.raddr[4]
.sym 5679 $abc$8301$ram.o_wb_rdt[8]_new_inv_
.sym 5680 servant.cpu.cpu.rd_addr[3]
.sym 5682 servant.wb_ibus_ack
.sym 5683 servant.cpu.raddr[6]
.sym 5684 $abc$8301$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$505_Y_new_
.sym 5686 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$484_Y_new_
.sym 5687 servant.cpu.waddr[9]
.sym 5690 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6934
.sym 5692 servant.cpu.cpu.decode.op21
.sym 5696 servant.cpu.cpu.rd_addr[1]
.sym 5698 servant.cpu.raddr[7]
.sym 5699 wb_mem_rdt[7]
.sym 5700 servant.cpu.raddr[8]
.sym 5702 $abc$8301$ram.o_wb_rdt[9]_new_inv_
.sym 5706 $abc$8301$ram.o_wb_rdt[8]_new_inv_
.sym 5707 servant.cpu.cpu.rd_addr[2]
.sym 5708 servant.wb_ibus_ack
.sym 5711 $abc$8301$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$505_Y_new_
.sym 5713 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$484_Y_new_
.sym 5714 servant.cpu.cpu.decode.op21
.sym 5718 servant.wb_ibus_ack
.sym 5719 servant.cpu.cpu.rd_addr[3]
.sym 5720 $abc$8301$ram.o_wb_rdt[9]_new_inv_
.sym 5723 servant.cpu.cpu.decode.op26
.sym 5726 servant.cpu.cpu.decode.op21
.sym 5729 wb_mem_rdt[7]
.sym 5730 servant.cpu.cpu.rd_addr[1]
.sym 5732 servant.wb_ibus_ack
.sym 5735 servant.cpu.raddr[8]
.sym 5736 servant.cpu.raddr[4]
.sym 5737 servant.cpu.raddr[7]
.sym 5738 servant.cpu.raddr[6]
.sym 5741 servant.cpu.waddr[9]
.sym 5742 servant.cpu.cpu.rd_addr[3]
.sym 5748 servant.cpu.cpu.rd_addr[2]
.sym 5750 servant.cpu.waddr[9]
.sym 5751 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6934
.sym 5752 wb_clk_$glb_clk
.sym 5754 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[0]
.sym 5755 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[1]
.sym 5756 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[2]
.sym 5757 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[3]
.sym 5758 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[4]
.sym 5759 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[5]
.sym 5760 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[6]
.sym 5761 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[7]
.sym 5762 wb_mem_rdt[13]
.sym 5770 adr[7]
.sym 5771 $abc$8301$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 5772 servant.cpu.cpu.cnt_done
.sym 5773 $abc$8301$auto$rtlil.cc:1906:Mux$1478[31]
.sym 5776 servant.cpu.cpu.rd_addr[3]
.sym 5778 $abc$8301$auto$rtlil.cc:1906:Mux$1478[24]
.sym 5781 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$518_Y_new_
.sym 5783 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 5784 $abc$8301$auto$rtlil.cc:1906:Mux$1478[24]
.sym 5786 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[10]
.sym 5787 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[4]
.sym 5795 servant.cpu.rreg0[0]
.sym 5796 $abc$8301$servant.cpu.cpu.csr.i_mret_new_
.sym 5797 servant.cpu.cpu.rs2_addr[2]
.sym 5798 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 5799 servant.cpu.raddr[9]
.sym 5802 servant.cpu.waddr[9]
.sym 5803 servant.cpu.cpu.rs2_addr[0]
.sym 5804 $abc$8301$servant.cpu.cpu.csr.i_mret_new_
.sym 5805 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$518_Y_new_
.sym 5806 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7141
.sym 5807 servant.cpu.rreg0[2]
.sym 5809 servant.cpu.rf_ram_if.rcnt[0]
.sym 5810 servant.cpu.cpu.csr_in
.sym 5811 $abc$8301$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 5813 $abc$8301$new_n1853_
.sym 5817 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[14]
.sym 5819 servant.cpu.cpu.rd_addr[4]
.sym 5820 servant.cpu.rf_ram_if.wcnt[0]
.sym 5822 servant.cpu.cpu.csr.mstatus_mpie
.sym 5823 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 5825 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[6]
.sym 5829 servant.cpu.cpu.rd_addr[4]
.sym 5831 servant.cpu.waddr[9]
.sym 5834 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 5835 servant.cpu.cpu.csr_in
.sym 5836 $abc$8301$servant.cpu.cpu.csr.i_mret_new_
.sym 5837 servant.cpu.cpu.csr.mstatus_mpie
.sym 5840 $abc$8301$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 5841 servant.cpu.cpu.rs2_addr[0]
.sym 5842 $abc$8301$servant.cpu.cpu.csr.i_mret_new_
.sym 5843 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$518_Y_new_
.sym 5846 servant.cpu.rf_ram_if.rcnt[0]
.sym 5847 servant.cpu.cpu.rs2_addr[2]
.sym 5848 servant.cpu.rreg0[2]
.sym 5849 servant.cpu.raddr[9]
.sym 5852 servant.cpu.rreg0[0]
.sym 5853 servant.cpu.rf_ram_if.rcnt[0]
.sym 5854 $abc$8301$new_n1853_
.sym 5855 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 5860 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 5861 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[14]
.sym 5865 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[6]
.sym 5867 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 5871 servant.cpu.rf_ram_if.wcnt[0]
.sym 5872 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 5874 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7141
.sym 5875 wb_clk_$glb_clk
.sym 5877 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[8]
.sym 5878 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[9]
.sym 5879 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[10]
.sym 5880 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[11]
.sym 5881 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[12]
.sym 5882 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[13]
.sym 5883 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[14]
.sym 5884 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[15]
.sym 5889 $abc$8301$auto$rtlil.cc:1906:Mux$1478[16]
.sym 5891 $abc$8301$auto$rtlil.cc:1906:Mux$1478[22]
.sym 5892 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[3]
.sym 5893 servant.cpu.cpu.rs2_addr[2]
.sym 5894 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7030
.sym 5895 $abc$8301$ram.we[3]_new_
.sym 5896 $abc$8301$auto$rtlil.cc:1906:Mux$1478[23]
.sym 5897 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1728[0]
.sym 5899 servant.cpu.cpu.rs2_addr[0]
.sym 5901 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[11]
.sym 5902 $abc$8301$auto$rtlil.cc:1906:Mux$1476[2]
.sym 5904 $abc$8301$auto$rtlil.cc:1906:Mux$1478[16]
.sym 5905 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[11]
.sym 5906 wb_mem_rdt[31]
.sym 5907 $abc$8301$auto$rtlil.cc:1906:Mux$1478[17]
.sym 5908 servant.cpu.cpu.rs2_addr[4]
.sym 5909 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 5910 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[54]_new_
.sym 5911 $abc$8301$auto$rtlil.cc:1906:Mux$1478[20]
.sym 5912 $abc$8301$auto$rtlil.cc:1906:Mux$1476[4]
.sym 5918 servant.cpu.cpu.rd_addr[0]
.sym 5919 servant.cpu.rreg0[3]
.sym 5920 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7132
.sym 5921 $abc$8301$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 5922 servant.cpu.cpu.decode.opcode[0]
.sym 5923 servant.wb_dbus_we
.sym 5924 servant.cpu.rf_ram_if.rcnt[0]
.sym 5925 $abc$8301$servant.cpu.cpu.immdec.i_immdec_en[2]_new_inv_
.sym 5926 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[0]
.sym 5927 servant.cpu.cpu.cnt_en
.sym 5928 servant.cpu.cpu.rd_addr[3]
.sym 5929 servant.cpu.rreg0[4]
.sym 5930 servant.cpu.cpu.rd_addr[2]
.sym 5931 servant.cpu.cpu.rs2_addr[3]
.sym 5932 servant.cpu.cpu.rs2_addr[4]
.sym 5933 servant.wb_ibus_ack
.sym 5934 servant.cpu.cpu.rd_addr[4]
.sym 5935 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 5944 servant.cpu.cpu.csr_in
.sym 5946 servant.cpu.raddr[9]
.sym 5948 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$484_Y_new_
.sym 5952 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[0]
.sym 5954 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 5957 servant.cpu.rreg0[3]
.sym 5958 servant.cpu.rf_ram_if.rcnt[0]
.sym 5959 servant.cpu.raddr[9]
.sym 5960 servant.cpu.cpu.rs2_addr[3]
.sym 5963 servant.cpu.cpu.rd_addr[4]
.sym 5964 servant.cpu.cpu.rd_addr[2]
.sym 5965 servant.cpu.cpu.rd_addr[0]
.sym 5966 servant.cpu.cpu.rd_addr[3]
.sym 5970 servant.wb_ibus_ack
.sym 5971 $abc$8301$servant.cpu.cpu.immdec.i_immdec_en[2]_new_inv_
.sym 5972 servant.cpu.cpu.cnt_en
.sym 5975 servant.cpu.rreg0[4]
.sym 5976 servant.cpu.raddr[9]
.sym 5977 servant.cpu.rf_ram_if.rcnt[0]
.sym 5978 servant.cpu.cpu.rs2_addr[4]
.sym 5982 servant.cpu.cpu.cnt_en
.sym 5983 $abc$8301$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 5984 servant.wb_ibus_ack
.sym 5988 servant.cpu.cpu.csr_in
.sym 5993 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$484_Y_new_
.sym 5994 servant.cpu.cpu.decode.opcode[0]
.sym 5995 servant.wb_dbus_we
.sym 5997 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7132
.sym 5998 wb_clk_$glb_clk
.sym 5999 wb_rst_$glb_sr
.sym 6000 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[0]
.sym 6001 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[1]
.sym 6002 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[2]
.sym 6003 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[3]
.sym 6004 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[4]
.sym 6005 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[5]
.sym 6006 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[6]
.sym 6007 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[7]
.sym 6012 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[48]_new_
.sym 6013 servant.cpu.rreg0[3]
.sym 6014 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6934
.sym 6016 $abc$8301$auto$rtlil.cc:1906:Mux$1478[29]
.sym 6019 servant.wb_dbus_we
.sym 6021 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6976
.sym 6022 adr[7]
.sym 6023 servant.cpu.rreg0[1]
.sym 6026 $abc$8301$auto$rtlil.cc:1906:Mux$1478[25]
.sym 6028 $abc$8301$auto$rtlil.cc:1906:Mux$1478[31]
.sym 6029 adr[6]
.sym 6030 $abc$8301$auto$rtlil.cc:1906:Mux$1478[19]
.sym 6032 $abc$8301$auto$rtlil.cc:1906:Mux$1478[27]
.sym 6033 servant.cpu.cpu.csr.mie_mtie
.sym 6043 $abc$8301$new_n1771_
.sym 6044 $abc$8301$new_n1770_
.sym 6045 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 6047 servant.cpu.cpu.decode.op26
.sym 6048 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 6050 $abc$8301$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 6051 $abc$8301$new_n1388_
.sym 6052 servant.cpu.rf_ram_if.rcnt[0]
.sym 6053 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 6056 servant.cpu.cpu.cnt_en
.sym 6058 servant.cpu.rf_ram_if.wen1_r
.sym 6060 servant.cpu.cpu.rd_addr[1]
.sym 6064 servant.cpu.cpu.ebreak
.sym 6066 servant.cpu.rf_ram_if.wcnt[0]
.sym 6068 $abc$8301$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 6069 servant.cpu.rf_ram_if.wen0_r
.sym 6074 servant.cpu.rf_ram_if.wcnt[0]
.sym 6075 servant.cpu.rf_ram_if.wen0_r
.sym 6077 servant.cpu.rf_ram_if.wen1_r
.sym 6081 $abc$8301$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 6082 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 6083 servant.cpu.cpu.cnt_en
.sym 6086 servant.cpu.cpu.decode.op26
.sym 6087 servant.cpu.cpu.rd_addr[1]
.sym 6088 servant.cpu.rf_ram_if.wcnt[0]
.sym 6089 servant.cpu.cpu.ebreak
.sym 6093 $abc$8301$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 6094 servant.cpu.cpu.rd_addr[1]
.sym 6095 $abc$8301$new_n1771_
.sym 6098 servant.cpu.cpu.cnt_en
.sym 6099 $abc$8301$new_n1770_
.sym 6100 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 6101 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 6105 servant.cpu.rf_ram_if.rcnt[0]
.sym 6116 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 6118 $abc$8301$new_n1388_
.sym 6121 wb_clk_$glb_clk
.sym 6123 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[8]
.sym 6124 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[9]
.sym 6125 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[10]
.sym 6126 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[11]
.sym 6127 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[12]
.sym 6128 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[13]
.sym 6129 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[14]
.sym 6130 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[15]
.sym 6135 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 6136 $abc$8301$auto$rtlil.cc:1906:Mux$1478[23]
.sym 6139 wb_mem_rdt[26]
.sym 6141 $abc$8301$auto$rtlil.cc:1906:Mux$1476[2]
.sym 6149 adr[9]
.sym 6152 adr[8]
.sym 6153 servant.cpu.cpu.immdec.imm31
.sym 6155 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 6166 servant.wb_ibus_ack
.sym 6176 wb_mem_rdt[31]
.sym 6187 wb_mem_rdt[26]
.sym 6236 wb_mem_rdt[26]
.sym 6239 wb_mem_rdt[31]
.sym 6243 servant.wb_ibus_ack
.sym 6244 wb_clk_$glb_clk
.sym 6256 servant.wb_ibus_ack
.sym 6258 adr[7]
.sym 6261 $abc$8301$auto$rtlil.cc:1906:Mux$1478[31]
.sym 6263 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 6277 $abc$8301$auto$rtlil.cc:1906:Mux$1478[24]
.sym 6348 $abc$8301$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:53$28_Y[2]
.sym 6349 $abc$8301$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:53$28_Y[3]
.sym 6350 $abc$8301$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:53$28_Y[4]
.sym 6351 $abc$8301$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:53$28_Y[5]
.sym 6352 $abc$8301$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:53$28_Y[6]
.sym 6361 $abc$8301$auto$rtlil.cc:1906:Mux$1476[7]
.sym 6364 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[7]
.sym 6369 servant.cpu.rf_ram.rdata[0]
.sym 6370 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[12]
.sym 6388 servant.cpu.wdata[0]
.sym 6389 servant.cpu.waddr[5]
.sym 6390 servant.cpu.waddr[2]
.sym 6391 servant.cpu.waddr[3]
.sym 6393 servant.cpu.waddr[9]
.sym 6394 servant.cpu.waddr[1]
.sym 6397 servant.cpu.waddr[8]
.sym 6398 servant.cpu.waddr[7]
.sym 6399 servant.cpu.waddr[4]
.sym 6401 servant.cpu.waddr[0]
.sym 6402 servant.cpu.waddr[6]
.sym 6404 servant.cpu.wen
.sym 6415 $PACKER_VCC_NET
.sym 6422 $abc$8301$new_n1207_
.sym 6423 servant.mdu_rs1[14]
.sym 6424 servant.mdu_rs1[26]
.sym 6425 servant.mdu_rs1[28]
.sym 6426 servant.mdu_rs1[27]
.sym 6428 servant.mdu_rs1[29]
.sym 6429 servant.mdu_rs1[19]
.sym 6438 servant.cpu.waddr[0]
.sym 6439 servant.cpu.waddr[1]
.sym 6441 servant.cpu.waddr[2]
.sym 6442 servant.cpu.waddr[3]
.sym 6443 servant.cpu.waddr[4]
.sym 6444 servant.cpu.waddr[5]
.sym 6445 servant.cpu.waddr[6]
.sym 6446 servant.cpu.waddr[7]
.sym 6447 servant.cpu.waddr[8]
.sym 6448 servant.cpu.waddr[9]
.sym 6449 wb_clk_$glb_clk
.sym 6450 servant.cpu.wen
.sym 6454 servant.cpu.wdata[0]
.sym 6459 $PACKER_VCC_NET
.sym 6462 servant.cpu.rf_ram.rdata[1]
.sym 6474 $abc$8301$auto$rtlil.cc:1969:NotGate$8039
.sym 6475 tx_to_pc.clock_count[1]
.sym 6496 servant.cpu.raddr[2]
.sym 6502 $PACKER_VCC_NET
.sym 6507 $abc$8301$auto$rtlil.cc:1906:Mux$1478[20]
.sym 6508 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 6511 $abc$8301$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$130_Y_new_
.sym 6514 $abc$8301$auto$rtlil.cc:1906:Mux$1478[28]
.sym 6518 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1718[1]
.sym 6531 servant.cpu.raddr[7]
.sym 6534 servant.cpu.raddr[6]
.sym 6538 servant.cpu.raddr[3]
.sym 6541 servant.cpu.wdata[1]
.sym 6542 servant.cpu.raddr[1]
.sym 6543 servant.cpu.raddr[8]
.sym 6548 servant.cpu.raddr[4]
.sym 6549 servant.cpu.raddr[9]
.sym 6550 servant.cpu.raddr[2]
.sym 6552 servant.cpu.raddr[5]
.sym 6553 servant.cpu.raddr[0]
.sym 6555 $PACKER_VCC_NET
.sym 6557 $PACKER_VCC_NET
.sym 6561 $abc$8301$auto$rtlil.cc:1906:Mux$1478[17]
.sym 6562 servant.wb_ibus_adr[22]
.sym 6563 servant.wb_ibus_adr[20]
.sym 6564 servant.wb_ibus_adr[21]
.sym 6565 $abc$8301$new_n1204_
.sym 6567 $abc$8301$new_n1203_
.sym 6576 servant.cpu.raddr[0]
.sym 6577 servant.cpu.raddr[1]
.sym 6579 servant.cpu.raddr[2]
.sym 6580 servant.cpu.raddr[3]
.sym 6581 servant.cpu.raddr[4]
.sym 6582 servant.cpu.raddr[5]
.sym 6583 servant.cpu.raddr[6]
.sym 6584 servant.cpu.raddr[7]
.sym 6585 servant.cpu.raddr[8]
.sym 6586 servant.cpu.raddr[9]
.sym 6587 wb_clk_$glb_clk
.sym 6588 $PACKER_VCC_NET
.sym 6589 $PACKER_VCC_NET
.sym 6591 servant.cpu.wdata[1]
.sym 6600 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[3]
.sym 6602 servant.mdu_rs1[15]
.sym 6610 servant.cpu.raddr[6]
.sym 6616 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[1]
.sym 6617 $abc$8301$techmap$techmap1679\ram.mem.1.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 6618 $abc$8301$auto$rtlil.cc:1906:Mux$1478[30]
.sym 6619 adr[5]
.sym 6623 $abc$8301$auto$rtlil.cc:1906:Mux$1478[25]
.sym 6631 $abc$8301$auto$rtlil.cc:1906:Mux$1476[7]
.sym 6632 $abc$8301$techmap$techmap1679\ram.mem.1.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 6634 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 6636 $abc$8301$auto$rtlil.cc:1906:Mux$1478[21]
.sym 6637 $abc$8301$auto$rtlil.cc:1906:Mux$1478[16]
.sym 6640 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 6641 $abc$8301$auto$rtlil.cc:1906:Mux$1476[4]
.sym 6643 $abc$8301$auto$rtlil.cc:1906:Mux$1476[2]
.sym 6644 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 6645 $abc$8301$auto$rtlil.cc:1906:Mux$1478[23]
.sym 6648 $abc$8301$auto$rtlil.cc:1906:Mux$1478[19]
.sym 6649 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1718[0]
.sym 6651 $abc$8301$auto$rtlil.cc:1906:Mux$1478[20]
.sym 6652 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 6654 $abc$8301$auto$rtlil.cc:1906:Mux$1478[22]
.sym 6655 $abc$8301$auto$rtlil.cc:1906:Mux$1478[17]
.sym 6656 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 6657 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1718[0]
.sym 6658 $abc$8301$auto$rtlil.cc:1906:Mux$1478[18]
.sym 6659 $PACKER_VCC_NET
.sym 6662 servant.wb_ibus_adr[4]
.sym 6663 servant.wb_ibus_adr[1]
.sym 6664 servant.wb_ibus_adr[3]
.sym 6665 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1718[0]
.sym 6666 servant.wb_ibus_adr[5]
.sym 6667 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1718[1]
.sym 6668 servant.wb_ibus_adr[2]
.sym 6669 servant.wb_ibus_adr[0]
.sym 6670 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1718[0]
.sym 6671 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1718[0]
.sym 6672 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1718[0]
.sym 6673 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1718[0]
.sym 6674 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1718[0]
.sym 6675 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1718[0]
.sym 6676 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1718[0]
.sym 6677 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1718[0]
.sym 6678 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 6679 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 6681 $abc$8301$auto$rtlil.cc:1906:Mux$1476[2]
.sym 6682 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 6683 $abc$8301$auto$rtlil.cc:1906:Mux$1476[4]
.sym 6684 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 6685 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 6686 $abc$8301$auto$rtlil.cc:1906:Mux$1476[7]
.sym 6689 wb_clk_$glb_clk
.sym 6690 $abc$8301$techmap$techmap1679\ram.mem.1.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 6691 $abc$8301$auto$rtlil.cc:1906:Mux$1478[16]
.sym 6692 $abc$8301$auto$rtlil.cc:1906:Mux$1478[17]
.sym 6693 $abc$8301$auto$rtlil.cc:1906:Mux$1478[18]
.sym 6694 $abc$8301$auto$rtlil.cc:1906:Mux$1478[19]
.sym 6695 $abc$8301$auto$rtlil.cc:1906:Mux$1478[20]
.sym 6696 $abc$8301$auto$rtlil.cc:1906:Mux$1478[21]
.sym 6697 $abc$8301$auto$rtlil.cc:1906:Mux$1478[22]
.sym 6698 $abc$8301$auto$rtlil.cc:1906:Mux$1478[23]
.sym 6699 $PACKER_VCC_NET
.sym 6700 $0\pc_active[0:0]
.sym 6702 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[11]
.sym 6704 clock_gen.pll.rst_reg[1]
.sym 6706 $abc$8301$new_n1205_
.sym 6707 $abc$8301$new_n1206_
.sym 6708 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 6712 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6154
.sym 6717 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[2]
.sym 6718 $abc$8301$auto$rtlil.cc:1906:Mux$1478[29]
.sym 6719 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[7]
.sym 6720 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[14]
.sym 6721 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[0]
.sym 6724 $abc$8301$auto$rtlil.cc:1906:Mux$1478[18]
.sym 6725 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[2]
.sym 6727 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[3]
.sym 6734 $abc$8301$auto$rtlil.cc:1906:Mux$1478[27]
.sym 6735 $abc$8301$auto$rtlil.cc:1906:Mux$1478[24]
.sym 6736 adr[8]
.sym 6737 adr[7]
.sym 6738 adr[6]
.sym 6739 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1718[1]
.sym 6741 $abc$8301$auto$rtlil.cc:1906:Mux$1478[31]
.sym 6743 $abc$8301$auto$rtlil.cc:1906:Mux$1478[29]
.sym 6745 $PACKER_VCC_NET
.sym 6746 $abc$8301$auto$rtlil.cc:1906:Mux$1478[28]
.sym 6749 $abc$8301$auto$rtlil.cc:1906:Mux$1478[26]
.sym 6750 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1718[1]
.sym 6751 adr[9]
.sym 6752 adr[2]
.sym 6755 adr[3]
.sym 6756 $abc$8301$auto$rtlil.cc:1906:Mux$1478[30]
.sym 6758 adr[5]
.sym 6759 $abc$8301$auto$rtlil.cc:1874:Eq$1562
.sym 6761 $abc$8301$auto$rtlil.cc:1906:Mux$1478[25]
.sym 6763 adr[4]
.sym 6764 servant.mdu_rs1[2]
.sym 6765 servant.mdu_rs1[3]
.sym 6766 adr[5]
.sym 6767 servant.mdu_rs1[4]
.sym 6768 adr[2]
.sym 6769 adr[3]
.sym 6770 $abc$8301$new_n1197_
.sym 6771 adr[4]
.sym 6772 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1718[1]
.sym 6773 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1718[1]
.sym 6774 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1718[1]
.sym 6775 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1718[1]
.sym 6776 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1718[1]
.sym 6777 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1718[1]
.sym 6778 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1718[1]
.sym 6779 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1718[1]
.sym 6780 adr[2]
.sym 6781 adr[3]
.sym 6783 adr[4]
.sym 6784 adr[5]
.sym 6785 adr[6]
.sym 6786 adr[7]
.sym 6787 adr[8]
.sym 6788 adr[9]
.sym 6791 wb_clk_$glb_clk
.sym 6792 $abc$8301$auto$rtlil.cc:1874:Eq$1562
.sym 6793 $PACKER_VCC_NET
.sym 6794 $abc$8301$auto$rtlil.cc:1906:Mux$1478[26]
.sym 6795 $abc$8301$auto$rtlil.cc:1906:Mux$1478[27]
.sym 6796 $abc$8301$auto$rtlil.cc:1906:Mux$1478[28]
.sym 6797 $abc$8301$auto$rtlil.cc:1906:Mux$1478[29]
.sym 6798 $abc$8301$auto$rtlil.cc:1906:Mux$1478[30]
.sym 6799 $abc$8301$auto$rtlil.cc:1906:Mux$1478[31]
.sym 6800 $abc$8301$auto$rtlil.cc:1906:Mux$1478[24]
.sym 6801 $abc$8301$auto$rtlil.cc:1906:Mux$1478[25]
.sym 6805 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[8]
.sym 6806 $abc$8301$auto$rtlil.cc:1906:Mux$1476[2]
.sym 6807 servant.mdu_rs1[23]
.sym 6808 $abc$8301$adr[22]_new_inv_
.sym 6810 $abc$8301$auto$rtlil.cc:1906:Mux$1478[16]
.sym 6811 $PACKER_VCC_NET
.sym 6812 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 6818 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1726[0]
.sym 6819 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[10]
.sym 6820 servant.cpu.raddr[2]
.sym 6821 adr[3]
.sym 6822 $PACKER_VCC_NET
.sym 6823 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[8]
.sym 6824 adr[9]
.sym 6827 $PACKER_VCC_NET
.sym 6828 $abc$8301$auto$rtlil.cc:1906:Mux$1478[21]
.sym 6829 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[11]
.sym 6834 $abc$8301$auto$rtlil.cc:1906:Mux$1478[21]
.sym 6835 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 6837 $abc$8301$auto$rtlil.cc:1906:Mux$1478[16]
.sym 6838 $abc$8301$auto$rtlil.cc:1906:Mux$1478[23]
.sym 6842 $abc$8301$auto$rtlil.cc:1906:Mux$1478[22]
.sym 6843 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1726[0]
.sym 6846 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 6847 $PACKER_VCC_NET
.sym 6848 $abc$8301$auto$rtlil.cc:1906:Mux$1478[18]
.sym 6849 $abc$8301$auto$rtlil.cc:1906:Mux$1478[19]
.sym 6850 $abc$8301$auto$rtlil.cc:1906:Mux$1478[17]
.sym 6852 $abc$8301$techmap$techmap1690\ram.mem.1.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 6855 $abc$8301$auto$rtlil.cc:1906:Mux$1478[20]
.sym 6856 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 6857 $abc$8301$auto$rtlil.cc:1906:Mux$1476[7]
.sym 6859 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 6860 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 6863 $abc$8301$auto$rtlil.cc:1906:Mux$1476[2]
.sym 6864 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1726[0]
.sym 6865 $abc$8301$auto$rtlil.cc:1906:Mux$1476[4]
.sym 6866 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$620_Y_new_
.sym 6867 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1726[1]
.sym 6868 $abc$8301$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$387_Y_new_
.sym 6869 servant.cpu.cpu.state.ibus_cyc
.sym 6870 $abc$8301$techmap$techmap1690\ram.mem.1.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 6871 $abc$8301$techmap\servant.cpu.cpu.bufreg.$logic_not$src/serv_1.2.1/rtl/serv_bufreg.v:33$386_Y_new_inv_
.sym 6872 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1726[0]
.sym 6873 $abc$8301$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 6874 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1726[0]
.sym 6875 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1726[0]
.sym 6876 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1726[0]
.sym 6877 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1726[0]
.sym 6878 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1726[0]
.sym 6879 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1726[0]
.sym 6880 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1726[0]
.sym 6881 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1726[0]
.sym 6882 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 6883 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 6885 $abc$8301$auto$rtlil.cc:1906:Mux$1476[2]
.sym 6886 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 6887 $abc$8301$auto$rtlil.cc:1906:Mux$1476[4]
.sym 6888 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 6889 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 6890 $abc$8301$auto$rtlil.cc:1906:Mux$1476[7]
.sym 6893 wb_clk_$glb_clk
.sym 6894 $abc$8301$techmap$techmap1690\ram.mem.1.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 6895 $abc$8301$auto$rtlil.cc:1906:Mux$1478[16]
.sym 6896 $abc$8301$auto$rtlil.cc:1906:Mux$1478[17]
.sym 6897 $abc$8301$auto$rtlil.cc:1906:Mux$1478[18]
.sym 6898 $abc$8301$auto$rtlil.cc:1906:Mux$1478[19]
.sym 6899 $abc$8301$auto$rtlil.cc:1906:Mux$1478[20]
.sym 6900 $abc$8301$auto$rtlil.cc:1906:Mux$1478[21]
.sym 6901 $abc$8301$auto$rtlil.cc:1906:Mux$1478[22]
.sym 6902 $abc$8301$auto$rtlil.cc:1906:Mux$1478[23]
.sym 6903 $PACKER_VCC_NET
.sym 6905 adr[3]
.sym 6906 adr[3]
.sym 6909 $abc$8301$auto$rtlil.cc:1906:Mux$1478[24]
.sym 6910 adr[6]
.sym 6913 adr[4]
.sym 6917 $abc$8301$auto$rtlil.cc:1906:Mux$1478[19]
.sym 6919 adr[5]
.sym 6920 adr[5]
.sym 6921 $abc$8301$auto$rtlil.cc:1906:Mux$1478[20]
.sym 6922 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[13]
.sym 6923 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1734[0]
.sym 6924 adr[2]
.sym 6925 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 6926 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[15]
.sym 6927 $abc$8301$auto$rtlil.cc:1906:Mux$1478[21]
.sym 6929 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[6]
.sym 6930 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[9]
.sym 6931 $abc$8301$auto$rtlil.cc:1906:Mux$1478[28]
.sym 6937 $abc$8301$auto$rtlil.cc:1906:Mux$1478[28]
.sym 6938 adr[8]
.sym 6940 adr[2]
.sym 6941 adr[3]
.sym 6943 $abc$8301$auto$rtlil.cc:1906:Mux$1478[26]
.sym 6946 adr[5]
.sym 6947 $abc$8301$auto$rtlil.cc:1906:Mux$1478[29]
.sym 6951 adr[4]
.sym 6952 adr[6]
.sym 6953 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1726[1]
.sym 6955 adr[7]
.sym 6956 $abc$8301$auto$rtlil.cc:1906:Mux$1478[31]
.sym 6957 $abc$8301$auto$rtlil.cc:1906:Mux$1478[24]
.sym 6958 $abc$8301$auto$rtlil.cc:1906:Mux$1478[27]
.sym 6960 $abc$8301$auto$rtlil.cc:1906:Mux$1478[30]
.sym 6961 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1726[1]
.sym 6962 adr[9]
.sym 6963 $abc$8301$auto$rtlil.cc:1874:Eq$1536
.sym 6965 $PACKER_VCC_NET
.sym 6967 $abc$8301$auto$rtlil.cc:1906:Mux$1478[25]
.sym 6968 servant.cpu.cpu.bufreg_en
.sym 6969 servant.mdu_rs1[1]
.sym 6970 servant.mdu_rs1[0]
.sym 6971 $abc$8301$new_n1401_
.sym 6972 $abc$8301$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$606_Y_new_inv_
.sym 6973 $abc$8301$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 6974 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$613_Y_new_
.sym 6975 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:99$605_Y_new_
.sym 6976 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1726[1]
.sym 6977 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1726[1]
.sym 6978 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1726[1]
.sym 6979 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1726[1]
.sym 6980 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1726[1]
.sym 6981 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1726[1]
.sym 6982 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1726[1]
.sym 6983 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1726[1]
.sym 6984 adr[2]
.sym 6985 adr[3]
.sym 6987 adr[4]
.sym 6988 adr[5]
.sym 6989 adr[6]
.sym 6990 adr[7]
.sym 6991 adr[8]
.sym 6992 adr[9]
.sym 6995 wb_clk_$glb_clk
.sym 6996 $abc$8301$auto$rtlil.cc:1874:Eq$1536
.sym 6997 $PACKER_VCC_NET
.sym 6998 $abc$8301$auto$rtlil.cc:1906:Mux$1478[26]
.sym 6999 $abc$8301$auto$rtlil.cc:1906:Mux$1478[27]
.sym 7000 $abc$8301$auto$rtlil.cc:1906:Mux$1478[28]
.sym 7001 $abc$8301$auto$rtlil.cc:1906:Mux$1478[29]
.sym 7002 $abc$8301$auto$rtlil.cc:1906:Mux$1478[30]
.sym 7003 $abc$8301$auto$rtlil.cc:1906:Mux$1478[31]
.sym 7004 $abc$8301$auto$rtlil.cc:1906:Mux$1478[24]
.sym 7005 $abc$8301$auto$rtlil.cc:1906:Mux$1478[25]
.sym 7010 $abc$8301$auto$rtlil.cc:1906:Mux$1478[22]
.sym 7011 servant.wb_ibus_adr[9]
.sym 7014 adr[8]
.sym 7015 $abc$8301$auto$rtlil.cc:1874:Eq$1562
.sym 7017 servant.cpu.cpu.state.stage_two_req
.sym 7018 adr[9]
.sym 7019 $abc$8301$auto$rtlil.cc:1906:Mux$1478[26]
.sym 7020 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[12]
.sym 7022 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 7023 adr[5]
.sym 7024 $abc$8301$ram.we[3]_new_
.sym 7025 $abc$8301$servant.cpu.cpu.bufreg.i_imm_new_
.sym 7026 $abc$8301$auto$rtlil.cc:1906:Mux$1478[30]
.sym 7027 $abc$8301$auto$rtlil.cc:1906:Mux$1478[23]
.sym 7028 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[7]
.sym 7029 $abc$8301$techmap$techmap1679\ram.mem.1.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 7030 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[0]
.sym 7031 servant.cpu.cpu.bufreg_en
.sym 7032 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[1]
.sym 7033 servant.cpu.cpu.new_irq
.sym 7040 $abc$8301$auto$rtlil.cc:1906:Mux$1478[17]
.sym 7042 $abc$8301$auto$rtlil.cc:1906:Mux$1478[23]
.sym 7044 $abc$8301$auto$rtlil.cc:1906:Mux$1476[4]
.sym 7047 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 7048 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 7049 $abc$8301$techmap$techmap1687\ram.mem.1.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 7050 $abc$8301$auto$rtlil.cc:1906:Mux$1478[16]
.sym 7051 $abc$8301$auto$rtlil.cc:1906:Mux$1476[2]
.sym 7052 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 7055 $abc$8301$auto$rtlil.cc:1906:Mux$1478[22]
.sym 7057 $abc$8301$auto$rtlil.cc:1906:Mux$1476[7]
.sym 7058 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1734[0]
.sym 7059 $abc$8301$auto$rtlil.cc:1906:Mux$1478[20]
.sym 7061 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1734[0]
.sym 7063 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 7064 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 7065 $abc$8301$auto$rtlil.cc:1906:Mux$1478[21]
.sym 7066 $abc$8301$auto$rtlil.cc:1906:Mux$1478[18]
.sym 7067 $PACKER_VCC_NET
.sym 7069 $abc$8301$auto$rtlil.cc:1906:Mux$1478[19]
.sym 7070 $abc$8301$servant.cpu.cpu.rf_if.i_rd_alu_en_new_
.sym 7071 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1734[1]
.sym 7072 $abc$8301$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 7073 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 7074 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1734[0]
.sym 7075 $abc$8301$servant.cpu.cpu.ctrl.i_pc_rel_new_inv_
.sym 7076 $abc$8301$techmap$techmap1687\ram.mem.1.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 7077 $abc$8301$servant.cpu.cpu.ctrl.offset_a_new_
.sym 7078 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1734[0]
.sym 7079 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1734[0]
.sym 7080 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1734[0]
.sym 7081 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1734[0]
.sym 7082 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1734[0]
.sym 7083 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1734[0]
.sym 7084 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1734[0]
.sym 7085 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1734[0]
.sym 7086 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 7087 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 7089 $abc$8301$auto$rtlil.cc:1906:Mux$1476[2]
.sym 7090 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 7091 $abc$8301$auto$rtlil.cc:1906:Mux$1476[4]
.sym 7092 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 7093 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 7094 $abc$8301$auto$rtlil.cc:1906:Mux$1476[7]
.sym 7097 wb_clk_$glb_clk
.sym 7098 $abc$8301$techmap$techmap1687\ram.mem.1.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 7099 $abc$8301$auto$rtlil.cc:1906:Mux$1478[16]
.sym 7100 $abc$8301$auto$rtlil.cc:1906:Mux$1478[17]
.sym 7101 $abc$8301$auto$rtlil.cc:1906:Mux$1478[18]
.sym 7102 $abc$8301$auto$rtlil.cc:1906:Mux$1478[19]
.sym 7103 $abc$8301$auto$rtlil.cc:1906:Mux$1478[20]
.sym 7104 $abc$8301$auto$rtlil.cc:1906:Mux$1478[21]
.sym 7105 $abc$8301$auto$rtlil.cc:1906:Mux$1478[22]
.sym 7106 $abc$8301$auto$rtlil.cc:1906:Mux$1478[23]
.sym 7107 $PACKER_VCC_NET
.sym 7110 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[11]
.sym 7112 servant.mdu_rs1[31]
.sym 7113 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$613_Y_new_
.sym 7114 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 7115 servant.mdu_op[2]
.sym 7116 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 7117 servant.cpu.cpu.state.init_done
.sym 7119 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[12]
.sym 7121 servant.mdu_op[0]
.sym 7123 servant.mdu_rs1[0]
.sym 7124 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[14]
.sym 7125 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[0]
.sym 7126 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[2]
.sym 7127 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[14]
.sym 7128 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[7]
.sym 7129 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[2]
.sym 7131 servant.wb_ibus_ack
.sym 7132 $abc$8301$auto$rtlil.cc:1906:Mux$1478[18]
.sym 7134 $abc$8301$auto$rtlil.cc:1906:Mux$1478[29]
.sym 7135 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[3]
.sym 7140 $abc$8301$auto$rtlil.cc:1906:Mux$1478[29]
.sym 7144 $abc$8301$auto$rtlil.cc:1906:Mux$1478[31]
.sym 7145 $abc$8301$auto$rtlil.cc:1906:Mux$1478[24]
.sym 7146 $abc$8301$auto$rtlil.cc:1906:Mux$1478[27]
.sym 7147 $abc$8301$auto$rtlil.cc:1906:Mux$1478[26]
.sym 7149 adr[6]
.sym 7151 $abc$8301$auto$rtlil.cc:1874:Eq$1497
.sym 7152 adr[7]
.sym 7153 adr[2]
.sym 7155 $abc$8301$auto$rtlil.cc:1906:Mux$1478[25]
.sym 7156 adr[8]
.sym 7157 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1734[1]
.sym 7159 adr[3]
.sym 7161 adr[5]
.sym 7163 $abc$8301$auto$rtlil.cc:1906:Mux$1478[28]
.sym 7164 $abc$8301$auto$rtlil.cc:1906:Mux$1478[30]
.sym 7165 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1734[1]
.sym 7167 adr[4]
.sym 7169 $PACKER_VCC_NET
.sym 7170 adr[9]
.sym 7172 $abc$8301$new_n1411_
.sym 7173 $abc$8301$techmap$techmap1673\ram.mem.1.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 7174 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[30]_new_
.sym 7175 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1712[0]
.sym 7176 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1712[1]
.sym 7177 $abc$8301$servant.cpu.cpu.immdec.i_ctrl[0]_new_
.sym 7178 $abc$8301$new_n1504_
.sym 7179 servant.cpu.cpu.bufreg_sh_signed
.sym 7180 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1734[1]
.sym 7181 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1734[1]
.sym 7182 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1734[1]
.sym 7183 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1734[1]
.sym 7184 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1734[1]
.sym 7185 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1734[1]
.sym 7186 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1734[1]
.sym 7187 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1734[1]
.sym 7188 adr[2]
.sym 7189 adr[3]
.sym 7191 adr[4]
.sym 7192 adr[5]
.sym 7193 adr[6]
.sym 7194 adr[7]
.sym 7195 adr[8]
.sym 7196 adr[9]
.sym 7199 wb_clk_$glb_clk
.sym 7200 $abc$8301$auto$rtlil.cc:1874:Eq$1497
.sym 7201 $PACKER_VCC_NET
.sym 7202 $abc$8301$auto$rtlil.cc:1906:Mux$1478[26]
.sym 7203 $abc$8301$auto$rtlil.cc:1906:Mux$1478[27]
.sym 7204 $abc$8301$auto$rtlil.cc:1906:Mux$1478[28]
.sym 7205 $abc$8301$auto$rtlil.cc:1906:Mux$1478[29]
.sym 7206 $abc$8301$auto$rtlil.cc:1906:Mux$1478[30]
.sym 7207 $abc$8301$auto$rtlil.cc:1906:Mux$1478[31]
.sym 7208 $abc$8301$auto$rtlil.cc:1906:Mux$1478[24]
.sym 7209 $abc$8301$auto$rtlil.cc:1906:Mux$1478[25]
.sym 7210 $abc$8301$auto$rtlil.cc:1906:Mux$1476[7]
.sym 7213 $abc$8301$auto$rtlil.cc:1906:Mux$1476[7]
.sym 7214 $abc$8301$new_n1098_
.sym 7215 $abc$8301$techmap$techmap1687\ram.mem.1.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 7216 $abc$8301$auto$rtlil.cc:1906:Mux$1476[4]
.sym 7217 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 7218 servant.cpu.cpu.branch_op
.sym 7219 $abc$8301$auto$rtlil.cc:1906:Mux$1476[2]
.sym 7222 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 7223 servant.cpu.rdata0
.sym 7224 $abc$8301$auto$rtlil.cc:1906:Mux$1478[16]
.sym 7225 $abc$8301$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 7226 $PACKER_VCC_NET
.sym 7227 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[10]
.sym 7228 $abc$8301$auto$rtlil.cc:1906:Mux$1478[21]
.sym 7230 adr[3]
.sym 7231 $PACKER_VCC_NET
.sym 7232 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[8]
.sym 7233 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[11]
.sym 7234 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[0]
.sym 7235 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[10]
.sym 7236 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 7237 $abc$8301$techmap$techmap1673\ram.mem.1.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 7245 $abc$8301$auto$rtlil.cc:1906:Mux$1478[16]
.sym 7246 $PACKER_VCC_NET
.sym 7247 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 7250 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 7251 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 7252 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 7253 $abc$8301$auto$rtlil.cc:1906:Mux$1478[21]
.sym 7254 $abc$8301$auto$rtlil.cc:1906:Mux$1478[22]
.sym 7255 $abc$8301$auto$rtlil.cc:1906:Mux$1478[23]
.sym 7257 $abc$8301$auto$rtlil.cc:1906:Mux$1478[19]
.sym 7258 $abc$8301$auto$rtlil.cc:1906:Mux$1478[17]
.sym 7260 $abc$8301$techmap$techmap1673\ram.mem.1.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 7261 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1712[0]
.sym 7262 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 7263 $abc$8301$auto$rtlil.cc:1906:Mux$1478[20]
.sym 7265 $abc$8301$auto$rtlil.cc:1906:Mux$1476[7]
.sym 7269 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1712[0]
.sym 7270 $abc$8301$auto$rtlil.cc:1906:Mux$1478[18]
.sym 7271 $abc$8301$auto$rtlil.cc:1906:Mux$1476[2]
.sym 7273 $abc$8301$auto$rtlil.cc:1906:Mux$1476[4]
.sym 7274 $abc$8301$new_n1330_
.sym 7275 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[14]_new_inv_
.sym 7276 $abc$8301$new_n1498_
.sym 7277 $abc$8301$new_n1572_
.sym 7278 $abc$8301$new_n1329_
.sym 7279 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1732[1]
.sym 7280 $abc$8301$new_n1497_
.sym 7281 wb_mem_rdt[30]
.sym 7282 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1712[0]
.sym 7283 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1712[0]
.sym 7284 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1712[0]
.sym 7285 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1712[0]
.sym 7286 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1712[0]
.sym 7287 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1712[0]
.sym 7288 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1712[0]
.sym 7289 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1712[0]
.sym 7290 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 7291 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 7293 $abc$8301$auto$rtlil.cc:1906:Mux$1476[2]
.sym 7294 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 7295 $abc$8301$auto$rtlil.cc:1906:Mux$1476[4]
.sym 7296 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 7297 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 7298 $abc$8301$auto$rtlil.cc:1906:Mux$1476[7]
.sym 7301 wb_clk_$glb_clk
.sym 7302 $abc$8301$techmap$techmap1673\ram.mem.1.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 7303 $abc$8301$auto$rtlil.cc:1906:Mux$1478[16]
.sym 7304 $abc$8301$auto$rtlil.cc:1906:Mux$1478[17]
.sym 7305 $abc$8301$auto$rtlil.cc:1906:Mux$1478[18]
.sym 7306 $abc$8301$auto$rtlil.cc:1906:Mux$1478[19]
.sym 7307 $abc$8301$auto$rtlil.cc:1906:Mux$1478[20]
.sym 7308 $abc$8301$auto$rtlil.cc:1906:Mux$1478[21]
.sym 7309 $abc$8301$auto$rtlil.cc:1906:Mux$1478[22]
.sym 7310 $abc$8301$auto$rtlil.cc:1906:Mux$1478[23]
.sym 7311 $PACKER_VCC_NET
.sym 7316 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 7317 servant.mdu_op[1]
.sym 7318 to_pc$SB_IO_OUT
.sym 7321 $abc$8301$auto$rtlil.cc:1906:Mux$1478[24]
.sym 7322 $abc$8301$auto$rtlil.cc:1906:Mux$1478[22]
.sym 7325 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 7326 servant.wb_timer_rdt[0]
.sym 7328 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 7329 $abc$8301$auto$rtlil.cc:1906:Mux$1478[20]
.sym 7330 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[13]
.sym 7331 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[3]
.sym 7332 adr[2]
.sym 7333 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[4]
.sym 7334 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[15]
.sym 7335 $abc$8301$auto$rtlil.cc:1906:Mux$1478[21]
.sym 7336 adr[5]
.sym 7337 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[6]
.sym 7338 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[9]
.sym 7339 $abc$8301$auto$rtlil.cc:1906:Mux$1478[28]
.sym 7344 adr[8]
.sym 7345 $abc$8301$auto$rtlil.cc:1906:Mux$1478[28]
.sym 7346 $abc$8301$auto$rtlil.cc:1874:Eq$1510
.sym 7348 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1712[1]
.sym 7349 $abc$8301$auto$rtlil.cc:1906:Mux$1478[24]
.sym 7351 adr[7]
.sym 7354 $abc$8301$auto$rtlil.cc:1906:Mux$1478[26]
.sym 7355 $abc$8301$auto$rtlil.cc:1906:Mux$1478[25]
.sym 7356 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1712[1]
.sym 7357 adr[2]
.sym 7358 adr[9]
.sym 7360 $abc$8301$auto$rtlil.cc:1906:Mux$1478[31]
.sym 7361 adr[5]
.sym 7362 adr[4]
.sym 7364 $PACKER_VCC_NET
.sym 7366 $abc$8301$auto$rtlil.cc:1906:Mux$1478[27]
.sym 7367 $abc$8301$auto$rtlil.cc:1906:Mux$1478[30]
.sym 7368 adr[3]
.sym 7369 adr[6]
.sym 7371 $abc$8301$auto$rtlil.cc:1906:Mux$1478[29]
.sym 7376 $abc$8301$new_n1324_
.sym 7377 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1732[0]
.sym 7378 $abc$8301$new_n1318_
.sym 7379 $abc$8301$new_n1520_
.sym 7380 $abc$8301$new_n1580_
.sym 7381 $abc$8301$new_n1534_
.sym 7382 $abc$8301$new_n1558_
.sym 7383 $abc$8301$new_n1306_
.sym 7384 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1712[1]
.sym 7385 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1712[1]
.sym 7386 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1712[1]
.sym 7387 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1712[1]
.sym 7388 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1712[1]
.sym 7389 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1712[1]
.sym 7390 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1712[1]
.sym 7391 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1712[1]
.sym 7392 adr[2]
.sym 7393 adr[3]
.sym 7395 adr[4]
.sym 7396 adr[5]
.sym 7397 adr[6]
.sym 7398 adr[7]
.sym 7399 adr[8]
.sym 7400 adr[9]
.sym 7403 wb_clk_$glb_clk
.sym 7404 $abc$8301$auto$rtlil.cc:1874:Eq$1510
.sym 7405 $PACKER_VCC_NET
.sym 7406 $abc$8301$auto$rtlil.cc:1906:Mux$1478[26]
.sym 7407 $abc$8301$auto$rtlil.cc:1906:Mux$1478[27]
.sym 7408 $abc$8301$auto$rtlil.cc:1906:Mux$1478[28]
.sym 7409 $abc$8301$auto$rtlil.cc:1906:Mux$1478[29]
.sym 7410 $abc$8301$auto$rtlil.cc:1906:Mux$1478[30]
.sym 7411 $abc$8301$auto$rtlil.cc:1906:Mux$1478[31]
.sym 7412 $abc$8301$auto$rtlil.cc:1906:Mux$1478[24]
.sym 7413 $abc$8301$auto$rtlil.cc:1906:Mux$1478[25]
.sym 7414 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[14]
.sym 7415 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[7]
.sym 7417 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[14]
.sym 7418 $abc$8301$ram.o_wb_rdt[18]_new_inv_
.sym 7420 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 7421 servant.wb_ibus_ack
.sym 7422 $abc$8301$auto$simplemap.cc:168:logic_reduce$2295_new_inv_
.sym 7423 wb_mem_rdt[30]
.sym 7424 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 7425 servant.wb_ibus_ack
.sym 7426 adr[9]
.sym 7427 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 7428 servant.cpu.cpu.immdec.imm31
.sym 7429 $abc$8301$new_n1498_
.sym 7430 adr[4]
.sym 7431 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[14]
.sym 7432 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[7]
.sym 7433 $abc$8301$auto$rtlil.cc:1906:Mux$1478[30]
.sym 7434 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[62]_new_
.sym 7435 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[12]
.sym 7436 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1732[1]
.sym 7437 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1732[1]
.sym 7438 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[0]
.sym 7439 $abc$8301$auto$rtlil.cc:1906:Mux$1478[23]
.sym 7440 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[1]
.sym 7441 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[15]
.sym 7447 $abc$8301$auto$rtlil.cc:1906:Mux$1478[16]
.sym 7448 $abc$8301$auto$rtlil.cc:1906:Mux$1478[17]
.sym 7453 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1732[0]
.sym 7454 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 7455 $abc$8301$auto$rtlil.cc:1906:Mux$1476[4]
.sym 7457 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 7459 $abc$8301$auto$rtlil.cc:1906:Mux$1476[2]
.sym 7460 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 7461 $abc$8301$auto$rtlil.cc:1906:Mux$1478[19]
.sym 7462 $abc$8301$auto$rtlil.cc:1906:Mux$1478[23]
.sym 7464 $abc$8301$techmap$techmap1682\ram.mem.1.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1681_Y
.sym 7465 $abc$8301$auto$rtlil.cc:1906:Mux$1476[7]
.sym 7466 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 7470 $abc$8301$auto$rtlil.cc:1906:Mux$1478[20]
.sym 7471 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1732[0]
.sym 7472 $abc$8301$auto$rtlil.cc:1906:Mux$1478[22]
.sym 7473 $abc$8301$auto$rtlil.cc:1906:Mux$1478[21]
.sym 7474 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 7475 $PACKER_VCC_NET
.sym 7476 $abc$8301$auto$rtlil.cc:1906:Mux$1478[18]
.sym 7478 $abc$8301$auto$rtlil.cc:1906:Mux$1478[20]
.sym 7479 $abc$8301$auto$rtlil.cc:1906:Mux$1478[17]
.sym 7480 $abc$8301$new_n1565_
.sym 7481 $abc$8301$auto$rtlil.cc:1906:Mux$1478[21]
.sym 7482 $abc$8301$new_n1336_
.sym 7483 $abc$8301$auto$rtlil.cc:1906:Mux$1478[28]
.sym 7484 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4498[1]_new_inv_
.sym 7485 $abc$8301$new_n1512_
.sym 7486 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1732[0]
.sym 7487 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1732[0]
.sym 7488 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1732[0]
.sym 7489 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1732[0]
.sym 7490 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1732[0]
.sym 7491 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1732[0]
.sym 7492 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1732[0]
.sym 7493 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1732[0]
.sym 7494 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 7495 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 7497 $abc$8301$auto$rtlil.cc:1906:Mux$1476[2]
.sym 7498 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 7499 $abc$8301$auto$rtlil.cc:1906:Mux$1476[4]
.sym 7500 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 7501 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 7502 $abc$8301$auto$rtlil.cc:1906:Mux$1476[7]
.sym 7505 wb_clk_$glb_clk
.sym 7506 $abc$8301$techmap$techmap1682\ram.mem.1.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1681_Y
.sym 7507 $abc$8301$auto$rtlil.cc:1906:Mux$1478[16]
.sym 7508 $abc$8301$auto$rtlil.cc:1906:Mux$1478[17]
.sym 7509 $abc$8301$auto$rtlil.cc:1906:Mux$1478[18]
.sym 7510 $abc$8301$auto$rtlil.cc:1906:Mux$1478[19]
.sym 7511 $abc$8301$auto$rtlil.cc:1906:Mux$1478[20]
.sym 7512 $abc$8301$auto$rtlil.cc:1906:Mux$1478[21]
.sym 7513 $abc$8301$auto$rtlil.cc:1906:Mux$1478[22]
.sym 7514 $abc$8301$auto$rtlil.cc:1906:Mux$1478[23]
.sym 7515 $PACKER_VCC_NET
.sym 7517 $abc$8301$auto$rtlil.cc:1906:Mux$1478[16]
.sym 7521 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[4]
.sym 7522 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[5]
.sym 7523 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6976
.sym 7524 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 7527 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[10]
.sym 7529 $abc$8301$auto$rtlil.cc:1906:Mux$1478[24]
.sym 7530 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 7532 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 7533 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[0]
.sym 7534 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1728[0]
.sym 7535 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[7]
.sym 7536 servant.cpu.cpu.rs2_addr[0]
.sym 7537 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[3]
.sym 7538 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[15]
.sym 7539 $abc$8301$auto$rtlil.cc:1906:Mux$1478[18]
.sym 7540 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[8]
.sym 7541 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[2]
.sym 7543 $abc$8301$auto$rtlil.cc:1906:Mux$1478[29]
.sym 7548 $abc$8301$auto$rtlil.cc:1906:Mux$1478[31]
.sym 7552 $PACKER_VCC_NET
.sym 7554 $abc$8301$auto$rtlil.cc:1906:Mux$1478[27]
.sym 7555 adr[7]
.sym 7557 adr[6]
.sym 7559 $abc$8301$auto$rtlil.cc:1874:Eq$1484
.sym 7561 adr[2]
.sym 7563 $abc$8301$auto$rtlil.cc:1906:Mux$1478[25]
.sym 7564 adr[8]
.sym 7565 adr[5]
.sym 7566 $abc$8301$auto$rtlil.cc:1906:Mux$1478[29]
.sym 7567 adr[3]
.sym 7568 adr[4]
.sym 7569 $abc$8301$auto$rtlil.cc:1906:Mux$1478[28]
.sym 7571 $abc$8301$auto$rtlil.cc:1906:Mux$1478[30]
.sym 7572 adr[9]
.sym 7574 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1732[1]
.sym 7575 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1732[1]
.sym 7576 $abc$8301$auto$rtlil.cc:1906:Mux$1478[24]
.sym 7578 $abc$8301$auto$rtlil.cc:1906:Mux$1478[26]
.sym 7580 servant.cpu.cpu.rs2_addr[0]
.sym 7581 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[26]_new_
.sym 7582 servant.cpu.cpu.rs2_addr[1]
.sym 7583 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1728[1]
.sym 7584 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4434[2]_new_inv_
.sym 7585 servant.cpu.cpu.rs2_addr[2]
.sym 7586 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[16]_new_
.sym 7587 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1728[0]
.sym 7588 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1732[1]
.sym 7589 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1732[1]
.sym 7590 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1732[1]
.sym 7591 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1732[1]
.sym 7592 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1732[1]
.sym 7593 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1732[1]
.sym 7594 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1732[1]
.sym 7595 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1732[1]
.sym 7596 adr[2]
.sym 7597 adr[3]
.sym 7599 adr[4]
.sym 7600 adr[5]
.sym 7601 adr[6]
.sym 7602 adr[7]
.sym 7603 adr[8]
.sym 7604 adr[9]
.sym 7607 wb_clk_$glb_clk
.sym 7608 $abc$8301$auto$rtlil.cc:1874:Eq$1484
.sym 7609 $PACKER_VCC_NET
.sym 7610 $abc$8301$auto$rtlil.cc:1906:Mux$1478[26]
.sym 7611 $abc$8301$auto$rtlil.cc:1906:Mux$1478[27]
.sym 7612 $abc$8301$auto$rtlil.cc:1906:Mux$1478[28]
.sym 7613 $abc$8301$auto$rtlil.cc:1906:Mux$1478[29]
.sym 7614 $abc$8301$auto$rtlil.cc:1906:Mux$1478[30]
.sym 7615 $abc$8301$auto$rtlil.cc:1906:Mux$1478[31]
.sym 7616 $abc$8301$auto$rtlil.cc:1906:Mux$1478[24]
.sym 7617 $abc$8301$auto$rtlil.cc:1906:Mux$1478[25]
.sym 7618 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[12]
.sym 7622 $abc$8301$auto$rtlil.cc:1906:Mux$1476[2]
.sym 7623 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[54]_new_
.sym 7624 wb_mem_rdt[31]
.sym 7625 dat[28]
.sym 7626 $abc$8301$auto$rtlil.cc:1906:Mux$1478[16]
.sym 7627 $abc$8301$auto$rtlil.cc:1874:Eq$1484
.sym 7628 $PACKER_VCC_NET
.sym 7629 $abc$8301$auto$rtlil.cc:1906:Mux$1478[20]
.sym 7630 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 7631 $abc$8301$auto$rtlil.cc:1906:Mux$1478[17]
.sym 7632 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[12]
.sym 7633 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[6]
.sym 7635 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[10]
.sym 7636 $abc$8301$auto$rtlil.cc:1906:Mux$1478[21]
.sym 7637 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[15]
.sym 7638 $PACKER_VCC_NET
.sym 7639 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[10]
.sym 7640 $abc$8301$auto$rtlil.cc:1906:Mux$1478[28]
.sym 7641 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 7642 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[11]
.sym 7643 $PACKER_VCC_NET
.sym 7644 $abc$8301$auto$rtlil.cc:1906:Mux$1478[18]
.sym 7645 dat[29]
.sym 7650 $abc$8301$auto$rtlil.cc:1906:Mux$1478[23]
.sym 7651 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 7653 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1728[0]
.sym 7655 $abc$8301$auto$rtlil.cc:1906:Mux$1478[16]
.sym 7656 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 7657 $abc$8301$auto$rtlil.cc:1906:Mux$1478[22]
.sym 7658 $abc$8301$auto$rtlil.cc:1906:Mux$1478[20]
.sym 7659 $abc$8301$auto$rtlil.cc:1906:Mux$1478[17]
.sym 7661 $abc$8301$auto$rtlil.cc:1906:Mux$1478[21]
.sym 7662 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 7663 $PACKER_VCC_NET
.sym 7664 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 7665 $abc$8301$auto$rtlil.cc:1906:Mux$1478[19]
.sym 7669 $abc$8301$auto$rtlil.cc:1906:Mux$1478[18]
.sym 7670 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 7672 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1728[0]
.sym 7673 $abc$8301$auto$rtlil.cc:1906:Mux$1476[7]
.sym 7677 $abc$8301$techmap$techmap1689\ram.mem.1.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 7679 $abc$8301$auto$rtlil.cc:1906:Mux$1476[2]
.sym 7681 $abc$8301$auto$rtlil.cc:1906:Mux$1476[4]
.sym 7682 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[10]_new_inv_
.sym 7683 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4426[2]_new_inv_
.sym 7684 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[58]_new_
.sym 7685 $abc$8301$auto$rtlil.cc:1906:Mux$1478[18]
.sym 7686 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[0]_new_inv_
.sym 7687 $abc$8301$auto$rtlil.cc:1906:Mux$1478[29]
.sym 7688 $abc$8301$auto$rtlil.cc:1906:Mux$1478[26]
.sym 7689 $abc$8301$auto$rtlil.cc:1906:Mux$1478[30]
.sym 7690 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1728[0]
.sym 7691 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1728[0]
.sym 7692 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1728[0]
.sym 7693 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1728[0]
.sym 7694 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1728[0]
.sym 7695 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1728[0]
.sym 7696 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1728[0]
.sym 7697 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1728[0]
.sym 7698 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 7699 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 7701 $abc$8301$auto$rtlil.cc:1906:Mux$1476[2]
.sym 7702 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 7703 $abc$8301$auto$rtlil.cc:1906:Mux$1476[4]
.sym 7704 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 7705 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 7706 $abc$8301$auto$rtlil.cc:1906:Mux$1476[7]
.sym 7709 wb_clk_$glb_clk
.sym 7710 $abc$8301$techmap$techmap1689\ram.mem.1.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 7711 $abc$8301$auto$rtlil.cc:1906:Mux$1478[16]
.sym 7712 $abc$8301$auto$rtlil.cc:1906:Mux$1478[17]
.sym 7713 $abc$8301$auto$rtlil.cc:1906:Mux$1478[18]
.sym 7714 $abc$8301$auto$rtlil.cc:1906:Mux$1478[19]
.sym 7715 $abc$8301$auto$rtlil.cc:1906:Mux$1478[20]
.sym 7716 $abc$8301$auto$rtlil.cc:1906:Mux$1478[21]
.sym 7717 $abc$8301$auto$rtlil.cc:1906:Mux$1478[22]
.sym 7718 $abc$8301$auto$rtlil.cc:1906:Mux$1478[23]
.sym 7719 $PACKER_VCC_NET
.sym 7725 wb_mem_rdt[21]
.sym 7726 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[5]
.sym 7728 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3175_new_inv_
.sym 7729 $abc$8301$auto$rtlil.cc:1906:Mux$1478[27]
.sym 7730 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[2]
.sym 7731 $abc$8301$auto$rtlil.cc:1906:Mux$1478[31]
.sym 7732 $abc$8301$ram.o_wb_rdt[9]_new_inv_
.sym 7733 $abc$8301$auto$rtlil.cc:1906:Mux$1478[19]
.sym 7734 servant.cpu.cpu.csr.mie_mtie
.sym 7735 $abc$8301$auto$rtlil.cc:1906:Mux$1478[25]
.sym 7736 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 7737 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[6]
.sym 7738 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[13]
.sym 7739 $abc$8301$auto$rtlil.cc:1906:Mux$1478[22]
.sym 7740 dat[18]
.sym 7741 $abc$8301$auto$rtlil.cc:1906:Mux$1478[28]
.sym 7742 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[11]
.sym 7743 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[13]
.sym 7744 adr[5]
.sym 7745 adr[2]
.sym 7746 adr[2]
.sym 7752 adr[2]
.sym 7753 $abc$8301$auto$rtlil.cc:1906:Mux$1478[26]
.sym 7755 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1728[1]
.sym 7756 adr[8]
.sym 7757 adr[7]
.sym 7760 adr[9]
.sym 7762 $abc$8301$auto$rtlil.cc:1906:Mux$1478[24]
.sym 7763 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1728[1]
.sym 7765 adr[6]
.sym 7767 $abc$8301$auto$rtlil.cc:1906:Mux$1478[29]
.sym 7768 $abc$8301$auto$rtlil.cc:1906:Mux$1478[31]
.sym 7769 adr[5]
.sym 7770 $abc$8301$auto$rtlil.cc:1874:Eq$1523
.sym 7772 $abc$8301$auto$rtlil.cc:1906:Mux$1478[27]
.sym 7774 $abc$8301$auto$rtlil.cc:1906:Mux$1478[25]
.sym 7775 $abc$8301$auto$rtlil.cc:1906:Mux$1478[30]
.sym 7777 adr[4]
.sym 7778 $abc$8301$auto$rtlil.cc:1906:Mux$1478[28]
.sym 7781 $PACKER_VCC_NET
.sym 7782 adr[3]
.sym 7784 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4482[2]_new_inv_
.sym 7785 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1720[0]
.sym 7786 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4466[2]_new_inv_
.sym 7787 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1720[1]
.sym 7788 $abc$8301$new_n1505_
.sym 7789 wb_mem_rdt[26]
.sym 7790 $abc$8301$new_n1323_
.sym 7791 $abc$8301$techmap$techmap1692\ram.mem.1.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 7792 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1728[1]
.sym 7793 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1728[1]
.sym 7794 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1728[1]
.sym 7795 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1728[1]
.sym 7796 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1728[1]
.sym 7797 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1728[1]
.sym 7798 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1728[1]
.sym 7799 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1728[1]
.sym 7800 adr[2]
.sym 7801 adr[3]
.sym 7803 adr[4]
.sym 7804 adr[5]
.sym 7805 adr[6]
.sym 7806 adr[7]
.sym 7807 adr[8]
.sym 7808 adr[9]
.sym 7811 wb_clk_$glb_clk
.sym 7812 $abc$8301$auto$rtlil.cc:1874:Eq$1523
.sym 7813 $PACKER_VCC_NET
.sym 7814 $abc$8301$auto$rtlil.cc:1906:Mux$1478[26]
.sym 7815 $abc$8301$auto$rtlil.cc:1906:Mux$1478[27]
.sym 7816 $abc$8301$auto$rtlil.cc:1906:Mux$1478[28]
.sym 7817 $abc$8301$auto$rtlil.cc:1906:Mux$1478[29]
.sym 7818 $abc$8301$auto$rtlil.cc:1906:Mux$1478[30]
.sym 7819 $abc$8301$auto$rtlil.cc:1906:Mux$1478[31]
.sym 7820 $abc$8301$auto$rtlil.cc:1906:Mux$1478[24]
.sym 7821 $abc$8301$auto$rtlil.cc:1906:Mux$1478[25]
.sym 7823 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[3]
.sym 7826 $abc$8301$ram.o_wb_rdt[10]_new_inv_
.sym 7827 $abc$8301$auto$rtlil.cc:1906:Mux$1478[26]
.sym 7829 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[3]
.sym 7833 servant.cpu.cpu.rd_addr[4]
.sym 7835 servant.wb_ibus_ack
.sym 7836 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[12]
.sym 7837 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 7840 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3455_new_inv_
.sym 7841 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[11]
.sym 7843 adr[4]
.sym 7844 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[7]
.sym 7846 $abc$8301$auto$rtlil.cc:1906:Mux$1478[26]
.sym 7848 $abc$8301$auto$rtlil.cc:1906:Mux$1478[30]
.sym 7856 $abc$8301$auto$rtlil.cc:1906:Mux$1478[17]
.sym 7857 $abc$8301$auto$rtlil.cc:1906:Mux$1478[18]
.sym 7858 $abc$8301$auto$rtlil.cc:1906:Mux$1478[23]
.sym 7859 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 7860 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 7861 $abc$8301$auto$rtlil.cc:1906:Mux$1478[16]
.sym 7863 $abc$8301$auto$rtlil.cc:1906:Mux$1476[2]
.sym 7865 $abc$8301$auto$rtlil.cc:1906:Mux$1478[21]
.sym 7866 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 7867 $PACKER_VCC_NET
.sym 7868 $abc$8301$auto$rtlil.cc:1906:Mux$1478[20]
.sym 7869 $abc$8301$auto$rtlil.cc:1906:Mux$1476[4]
.sym 7871 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1720[0]
.sym 7873 $abc$8301$auto$rtlil.cc:1906:Mux$1476[7]
.sym 7874 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 7877 $abc$8301$auto$rtlil.cc:1906:Mux$1478[22]
.sym 7879 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1720[0]
.sym 7881 $abc$8301$techmap$techmap1692\ram.mem.1.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 7882 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 7885 $abc$8301$auto$rtlil.cc:1906:Mux$1478[19]
.sym 7886 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[27]_new_
.sym 7887 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[24]_new_
.sym 7888 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[56]_new_
.sym 7889 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[8]_new_inv_
.sym 7890 $abc$8301$ram.o_wb_rdt[27]_new_inv_
.sym 7891 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[11]_new_inv_
.sym 7892 $abc$8301$ram.o_wb_rdt[24]_new_inv_
.sym 7893 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[59]_new_
.sym 7894 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1720[0]
.sym 7895 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1720[0]
.sym 7896 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1720[0]
.sym 7897 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1720[0]
.sym 7898 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1720[0]
.sym 7899 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1720[0]
.sym 7900 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1720[0]
.sym 7901 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1720[0]
.sym 7902 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 7903 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 7905 $abc$8301$auto$rtlil.cc:1906:Mux$1476[2]
.sym 7906 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 7907 $abc$8301$auto$rtlil.cc:1906:Mux$1476[4]
.sym 7908 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 7909 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 7910 $abc$8301$auto$rtlil.cc:1906:Mux$1476[7]
.sym 7913 wb_clk_$glb_clk
.sym 7914 $abc$8301$techmap$techmap1692\ram.mem.1.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 7915 $abc$8301$auto$rtlil.cc:1906:Mux$1478[16]
.sym 7916 $abc$8301$auto$rtlil.cc:1906:Mux$1478[17]
.sym 7917 $abc$8301$auto$rtlil.cc:1906:Mux$1478[18]
.sym 7918 $abc$8301$auto$rtlil.cc:1906:Mux$1478[19]
.sym 7919 $abc$8301$auto$rtlil.cc:1906:Mux$1478[20]
.sym 7920 $abc$8301$auto$rtlil.cc:1906:Mux$1478[21]
.sym 7921 $abc$8301$auto$rtlil.cc:1906:Mux$1478[22]
.sym 7922 $abc$8301$auto$rtlil.cc:1906:Mux$1478[23]
.sym 7923 $PACKER_VCC_NET
.sym 7928 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 7930 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[5]
.sym 7934 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 7939 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[10]
.sym 7940 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[12]
.sym 7941 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[2]
.sym 7943 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[3]
.sym 7946 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[15]
.sym 7948 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[8]
.sym 7951 $abc$8301$auto$rtlil.cc:1906:Mux$1478[29]
.sym 7956 $abc$8301$auto$rtlil.cc:1906:Mux$1478[31]
.sym 7958 $abc$8301$auto$rtlil.cc:1874:Eq$1549
.sym 7959 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1720[1]
.sym 7960 $abc$8301$auto$rtlil.cc:1906:Mux$1478[27]
.sym 7962 $abc$8301$auto$rtlil.cc:1906:Mux$1478[25]
.sym 7963 adr[7]
.sym 7965 adr[6]
.sym 7967 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1720[1]
.sym 7968 $abc$8301$auto$rtlil.cc:1906:Mux$1478[28]
.sym 7969 $PACKER_VCC_NET
.sym 7972 adr[2]
.sym 7973 adr[5]
.sym 7974 $abc$8301$auto$rtlil.cc:1906:Mux$1478[29]
.sym 7975 adr[9]
.sym 7976 adr[8]
.sym 7979 $abc$8301$auto$rtlil.cc:1906:Mux$1478[24]
.sym 7981 adr[4]
.sym 7982 adr[3]
.sym 7984 $abc$8301$auto$rtlil.cc:1906:Mux$1478[26]
.sym 7986 $abc$8301$auto$rtlil.cc:1906:Mux$1478[30]
.sym 7992 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1720[1]
.sym 7993 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1720[1]
.sym 7994 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1720[1]
.sym 7995 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1720[1]
.sym 7996 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1720[1]
.sym 7997 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1720[1]
.sym 7998 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1720[1]
.sym 7999 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1720[1]
.sym 8000 adr[2]
.sym 8001 adr[3]
.sym 8003 adr[4]
.sym 8004 adr[5]
.sym 8005 adr[6]
.sym 8006 adr[7]
.sym 8007 adr[8]
.sym 8008 adr[9]
.sym 8011 wb_clk_$glb_clk
.sym 8012 $abc$8301$auto$rtlil.cc:1874:Eq$1549
.sym 8013 $PACKER_VCC_NET
.sym 8014 $abc$8301$auto$rtlil.cc:1906:Mux$1478[26]
.sym 8015 $abc$8301$auto$rtlil.cc:1906:Mux$1478[27]
.sym 8016 $abc$8301$auto$rtlil.cc:1906:Mux$1478[28]
.sym 8017 $abc$8301$auto$rtlil.cc:1906:Mux$1478[29]
.sym 8018 $abc$8301$auto$rtlil.cc:1906:Mux$1478[30]
.sym 8019 $abc$8301$auto$rtlil.cc:1906:Mux$1478[31]
.sym 8020 $abc$8301$auto$rtlil.cc:1906:Mux$1478[24]
.sym 8021 $abc$8301$auto$rtlil.cc:1906:Mux$1478[25]
.sym 8022 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[8]
.sym 8027 $abc$8301$ram.o_wb_rdt[24]_new_inv_
.sym 8030 $abc$8301$auto$rtlil.cc:1874:Eq$1549
.sym 8031 dat[26]
.sym 8033 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[11]
.sym 8034 servant.cpu.cpu.rs2_addr[4]
.sym 8035 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[11]
.sym 8040 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 8118 tx_to_pc.clock_count[3]
.sym 8119 tx_to_pc.clock_count[6]
.sym 8120 $abc$8301$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:53$28_Y[0]
.sym 8121 tx_to_pc.state[1]
.sym 8122 tx_to_pc.clock_count[5]
.sym 8123 tx_to_pc.clock_count[4]
.sym 8124 tx_to_pc.clock_count[2]
.sym 8125 tx_to_pc.clock_count[0]
.sym 8131 $abc$8301$auto$rtlil.cc:1906:Mux$1478[29]
.sym 8136 adr[3]
.sym 8140 servant.wb_ibus_adr[0]
.sym 8141 adr[4]
.sym 8164 tx_to_pc.clock_count[1]
.sym 8176 tx_to_pc.clock_count[3]
.sym 8177 tx_to_pc.clock_count[6]
.sym 8180 tx_to_pc.clock_count[5]
.sym 8181 tx_to_pc.clock_count[4]
.sym 8183 tx_to_pc.clock_count[0]
.sym 8190 tx_to_pc.clock_count[2]
.sym 8192 $nextpnr_ICESTORM_LC_11$O
.sym 8194 tx_to_pc.clock_count[0]
.sym 8198 $auto$alumacc.cc:474:replace_alu$1435.C[2]
.sym 8200 tx_to_pc.clock_count[1]
.sym 8204 $auto$alumacc.cc:474:replace_alu$1435.C[3]
.sym 8206 tx_to_pc.clock_count[2]
.sym 8208 $auto$alumacc.cc:474:replace_alu$1435.C[2]
.sym 8210 $auto$alumacc.cc:474:replace_alu$1435.C[4]
.sym 8212 tx_to_pc.clock_count[3]
.sym 8214 $auto$alumacc.cc:474:replace_alu$1435.C[3]
.sym 8216 $auto$alumacc.cc:474:replace_alu$1435.C[5]
.sym 8218 tx_to_pc.clock_count[4]
.sym 8220 $auto$alumacc.cc:474:replace_alu$1435.C[4]
.sym 8222 $auto$alumacc.cc:474:replace_alu$1435.C[6]
.sym 8224 tx_to_pc.clock_count[5]
.sym 8226 $auto$alumacc.cc:474:replace_alu$1435.C[5]
.sym 8230 tx_to_pc.clock_count[6]
.sym 8232 $auto$alumacc.cc:474:replace_alu$1435.C[6]
.sym 8253 $abc$8301$auto$alumacc.cc:491:replace_alu$1394[6]
.sym 8256 $abc$8301$auto$rtlil.cc:1906:Mux$1478[17]
.sym 8257 $abc$8301$auto$rtlil.cc:1906:Mux$1478[25]
.sym 8301 $PACKER_VCC_NET
.sym 8302 tx_to_pc.state[1]
.sym 8303 $abc$8301$auto$simplemap.cc:309:simplemap_lut$2478_new_inv_
.sym 8306 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 8307 $abc$8301$servant.cpu.cpu.ctrl.pc_plus_4_cy_new_inv_
.sym 8311 servant.mdu_rs1[14]
.sym 8327 servant.mdu_rs1[27]
.sym 8328 servant.mdu_rs1[15]
.sym 8329 servant.mdu_rs1[29]
.sym 8337 servant.mdu_rs1[30]
.sym 8343 servant.mdu_rs1[20]
.sym 8346 servant.mdu_rs1[19]
.sym 8349 servant.mdu_rs1[26]
.sym 8350 servant.mdu_rs1[28]
.sym 8356 servant.mdu_rs1[29]
.sym 8357 servant.mdu_rs1[26]
.sym 8358 servant.mdu_rs1[27]
.sym 8359 servant.mdu_rs1[19]
.sym 8364 servant.mdu_rs1[15]
.sym 8370 servant.mdu_rs1[27]
.sym 8377 servant.mdu_rs1[29]
.sym 8382 servant.mdu_rs1[28]
.sym 8393 servant.mdu_rs1[30]
.sym 8401 servant.mdu_rs1[20]
.sym 8402 servant.cpu.cpu.bufreg_en_$glb_ce
.sym 8403 wb_clk_$glb_clk
.sym 8405 $abc$8301$techmap$techmap\tx_to_pc.$procmux$1128.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$2404_Y_new_inv_
.sym 8408 $abc$8301$adr[20]_new_inv_
.sym 8409 clock_gen.pll.rst_reg[1]
.sym 8410 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 8412 servant.cpu.cpu.bufreg.c_r
.sym 8425 servant.mdu_rs1[30]
.sym 8429 servant.mdu_rs1[20]
.sym 8430 clock_gen.pll.rst_reg[0]
.sym 8431 $abc$8301$auto$alumacc.cc:474:replace_alu$1444.AA[0]_new_
.sym 8432 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 8436 $abc$8301$ram.we[2]_new_
.sym 8446 $abc$8301$new_n1207_
.sym 8447 servant.mdu_rs1[14]
.sym 8448 servant.wb_ibus_adr[22]
.sym 8450 servant.wb_ibus_adr[21]
.sym 8451 $abc$8301$new_n1204_
.sym 8454 $abc$8301$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$130_Y_new_
.sym 8460 $abc$8301$new_n1206_
.sym 8461 $abc$8301$new_n1205_
.sym 8467 $abc$8301$auto$rtlil.cc:1906:Mux$1478[17]
.sym 8468 servant.wb_ibus_adr[23]
.sym 8471 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 8477 servant.mdu_rs1[13]
.sym 8485 $abc$8301$auto$rtlil.cc:1906:Mux$1478[17]
.sym 8493 servant.wb_ibus_adr[23]
.sym 8498 servant.wb_ibus_adr[21]
.sym 8503 servant.wb_ibus_adr[22]
.sym 8509 $abc$8301$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$130_Y_new_
.sym 8510 $abc$8301$new_n1205_
.sym 8511 servant.mdu_rs1[14]
.sym 8512 servant.mdu_rs1[13]
.sym 8521 $abc$8301$new_n1204_
.sym 8522 $abc$8301$new_n1207_
.sym 8523 $abc$8301$new_n1206_
.sym 8524 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 8525 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7162_$glb_ce
.sym 8526 wb_clk_$glb_clk
.sym 8527 wb_rst_$glb_sr
.sym 8528 servant.mdu_rs1[21]
.sym 8529 $abc$8301$adr[22]_new_inv_
.sym 8530 $abc$8301$new_n1858_
.sym 8531 servant.mdu_rs1[22]
.sym 8532 $abc$8301$new_n1857_
.sym 8533 $abc$8301$new_n1191_
.sym 8534 servant.mdu_rs1[20]
.sym 8535 servant.mdu_rs1[13]
.sym 8538 $abc$8301$auto$rtlil.cc:1906:Mux$1478[21]
.sym 8543 $abc$8301$adr[20]_new_inv_
.sym 8544 $PACKER_VCC_NET
.sym 8550 $PACKER_VCC_NET
.sym 8552 servant.mdu_rs1[31]
.sym 8554 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6703
.sym 8555 adr[4]
.sym 8556 $abc$8301$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$387_Y_new_
.sym 8557 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$2033_new_inv_
.sym 8558 adr[6]
.sym 8561 adr[5]
.sym 8562 servant.cpu.cpu.bufreg.c_r
.sym 8575 $abc$8301$ram.we[3]_new_
.sym 8577 servant.wb_ibus_adr[4]
.sym 8578 servant.wb_ibus_adr[1]
.sym 8581 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$2033_new_inv_
.sym 8587 servant.wb_ibus_adr[3]
.sym 8589 servant.wb_ibus_adr[5]
.sym 8591 servant.wb_ibus_adr[6]
.sym 8596 $abc$8301$ram.we[2]_new_
.sym 8599 servant.wb_ibus_adr[2]
.sym 8602 servant.wb_ibus_adr[5]
.sym 8608 servant.wb_ibus_adr[2]
.sym 8617 servant.wb_ibus_adr[4]
.sym 8620 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$2033_new_inv_
.sym 8623 $abc$8301$ram.we[2]_new_
.sym 8628 servant.wb_ibus_adr[6]
.sym 8633 $abc$8301$ram.we[3]_new_
.sym 8634 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$2033_new_inv_
.sym 8640 servant.wb_ibus_adr[3]
.sym 8645 servant.wb_ibus_adr[1]
.sym 8648 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7162_$glb_ce
.sym 8649 wb_clk_$glb_clk
.sym 8650 wb_rst_$glb_sr
.sym 8651 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7162
.sym 8652 adr[6]
.sym 8653 servant.mdu_rs1[12]
.sym 8654 servant.mdu_rs1[7]
.sym 8655 $abc$8301$new_n1194_
.sym 8656 servant.mdu_rs1[5]
.sym 8657 $abc$8301$new_n1196_
.sym 8658 servant.mdu_rs1[6]
.sym 8661 $abc$8301$new_n1534_
.sym 8665 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 8670 $abc$8301$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$130_Y_new_
.sym 8674 $abc$8301$new_n1858_
.sym 8675 servant.cpu.cpu.bufreg_en
.sym 8677 servant.wb_ibus_adr[6]
.sym 8678 $abc$8301$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 8679 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[4]
.sym 8680 $abc$8301$new_n1856_
.sym 8682 servant.mdu_rs1[8]
.sym 8683 servant.mdu_rs1[2]
.sym 8684 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[0]
.sym 8685 servant.wb_dbus_ack
.sym 8686 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[1]
.sym 8692 servant.wb_ibus_adr[4]
.sym 8694 servant.wb_ibus_adr[3]
.sym 8698 servant.wb_ibus_adr[2]
.sym 8699 servant.wb_ibus_adr[0]
.sym 8701 servant.wb_ibus_adr[1]
.sym 8704 servant.wb_ibus_adr[5]
.sym 8708 servant.mdu_rs1[2]
.sym 8709 servant.mdu_rs1[3]
.sym 8711 servant.mdu_rs1[4]
.sym 8721 servant.mdu_rs1[5]
.sym 8722 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 8728 servant.mdu_rs1[3]
.sym 8733 servant.mdu_rs1[4]
.sym 8738 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 8739 servant.mdu_rs1[5]
.sym 8740 servant.wb_ibus_adr[5]
.sym 8744 servant.mdu_rs1[5]
.sym 8749 servant.mdu_rs1[2]
.sym 8750 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 8751 servant.wb_ibus_adr[2]
.sym 8755 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 8756 servant.wb_ibus_adr[3]
.sym 8757 servant.mdu_rs1[3]
.sym 8761 servant.wb_ibus_adr[1]
.sym 8762 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 8763 servant.mdu_rs1[2]
.sym 8764 servant.wb_ibus_adr[0]
.sym 8767 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 8768 servant.wb_ibus_adr[4]
.sym 8769 servant.mdu_rs1[4]
.sym 8771 servant.cpu.cpu.bufreg_en_$glb_ce
.sym 8772 wb_clk_$glb_clk
.sym 8774 adr[7]
.sym 8775 $abc$8301$new_n1447_
.sym 8776 servant.wb_ibus_adr[7]
.sym 8777 servant.wb_ibus_adr[8]
.sym 8779 adr[8]
.sym 8780 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 8781 servant.wb_ibus_adr[6]
.sym 8784 $abc$8301$auto$rtlil.cc:1906:Mux$1478[18]
.sym 8785 $abc$8301$new_n1558_
.sym 8795 servant.wb_timer_rdt[5]
.sym 8796 adr[2]
.sym 8798 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[8]
.sym 8799 adr[5]
.sym 8800 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[9]
.sym 8802 $PACKER_VCC_NET
.sym 8803 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 8805 adr[3]
.sym 8807 servant.cpu.cpu.decode.opcode[1]
.sym 8808 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[15]
.sym 8809 adr[4]
.sym 8815 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7162
.sym 8817 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6901
.sym 8818 servant.cpu.cpu.decode.opcode[1]
.sym 8823 servant.cpu.cpu.state.stage_two_req
.sym 8826 $abc$8301$new_n1401_
.sym 8832 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 8833 servant.cpu.cpu.cnt_en
.sym 8834 $abc$8301$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$354_Y_new_inv_
.sym 8835 $abc$8301$ram.we[2]_new_
.sym 8836 $abc$8301$techmap\servant.cpu.cpu.bufreg.$logic_not$src/serv_1.2.1/rtl/serv_bufreg.v:33$386_Y_new_inv_
.sym 8837 servant.cpu.cpu.decode.opcode[0]
.sym 8840 servant.cpu.cpu.branch_op
.sym 8841 $abc$8301$ram.we[2]_new_
.sym 8843 servant.cpu.cpu.decode.opcode[2]
.sym 8844 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$4141_new_inv_
.sym 8845 $abc$8301$ram.we[3]_new_
.sym 8846 $abc$8301$servant.cpu.cpu.bufreg.i_imm_new_
.sym 8848 $abc$8301$new_n1401_
.sym 8851 servant.cpu.cpu.state.stage_two_req
.sym 8854 $abc$8301$ram.we[3]_new_
.sym 8855 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$4141_new_inv_
.sym 8860 $abc$8301$servant.cpu.cpu.bufreg.i_imm_new_
.sym 8861 $abc$8301$techmap\servant.cpu.cpu.bufreg.$logic_not$src/serv_1.2.1/rtl/serv_bufreg.v:33$386_Y_new_inv_
.sym 8863 servant.cpu.cpu.decode.opcode[2]
.sym 8867 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7162
.sym 8872 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$4141_new_inv_
.sym 8873 $abc$8301$ram.we[3]_new_
.sym 8875 $abc$8301$ram.we[2]_new_
.sym 8878 $abc$8301$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$354_Y_new_inv_
.sym 8879 servant.cpu.cpu.decode.opcode[0]
.sym 8880 servant.cpu.cpu.decode.opcode[1]
.sym 8881 servant.cpu.cpu.branch_op
.sym 8884 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$4141_new_inv_
.sym 8886 $abc$8301$ram.we[2]_new_
.sym 8890 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 8891 servant.cpu.cpu.cnt_en
.sym 8894 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6901
.sym 8895 wb_clk_$glb_clk
.sym 8897 $abc$8301$techmap\servant.cpu.cpu.state.$or$src/serv_1.2.1/rtl/serv_state.v:97$601_Y_new_inv_
.sym 8898 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 8899 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7354
.sym 8900 servant.mdu_rs1[8]
.sym 8901 servant.mdu_rs1[31]
.sym 8902 $abc$8301$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 8903 $abc$8301$new_n1730_
.sym 8904 $abc$8301$new_n1729_
.sym 8917 servant.wb_ibus_ack
.sym 8921 servant.wb_dbus_we
.sym 8922 servant.wb_timer_rdt[0]
.sym 8923 servant.cpu.cpu.decode.opcode[0]
.sym 8924 $abc$8301$auto$rtlil.cc:1906:Mux$1478[17]
.sym 8925 $abc$8301$new_n1181_
.sym 8926 $abc$8301$techmap$techmap1690\ram.mem.1.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 8927 $abc$8301$auto$alumacc.cc:474:replace_alu$1444.AA[0]_new_
.sym 8928 $abc$8301$ram.we[2]_new_
.sym 8929 servant.cpu.cpu.decode.opcode[2]
.sym 8930 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$4141_new_inv_
.sym 8931 servant.mdu_rs1[1]
.sym 8932 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 8938 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$620_Y_new_
.sym 8939 servant.mdu_rs1[1]
.sym 8940 servant.mdu_op[0]
.sym 8941 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 8944 servant.mdu_op[2]
.sym 8945 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 8947 $abc$8301$new_n1447_
.sym 8948 $abc$8301$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 8949 dat[5]
.sym 8950 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$613_Y_new_
.sym 8952 servant.cpu.cpu.state.init_done
.sym 8955 servant.mdu_rs1[2]
.sym 8956 servant.mdu_rs1[0]
.sym 8959 $abc$8301$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 8963 servant.cpu.cpu.cnt_en
.sym 8964 servant.cpu.cpu.decode.opcode[2]
.sym 8965 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6703
.sym 8966 $abc$8301$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$606_Y_new_inv_
.sym 8967 servant.cpu.cpu.branch_op
.sym 8968 servant.mdu_op[1]
.sym 8969 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:99$605_Y_new_
.sym 8971 servant.cpu.cpu.cnt_en
.sym 8972 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 8973 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$620_Y_new_
.sym 8974 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$613_Y_new_
.sym 8977 servant.mdu_rs1[2]
.sym 8978 $abc$8301$new_n1447_
.sym 8979 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 8984 servant.mdu_rs1[1]
.sym 8989 servant.cpu.cpu.state.init_done
.sym 8990 dat[5]
.sym 8991 $abc$8301$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 8992 servant.mdu_op[2]
.sym 8995 servant.mdu_rs1[0]
.sym 8996 servant.mdu_rs1[1]
.sym 8997 servant.mdu_op[0]
.sym 8998 servant.mdu_op[1]
.sym 9001 $abc$8301$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$606_Y_new_inv_
.sym 9004 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:99$605_Y_new_
.sym 9007 servant.cpu.cpu.branch_op
.sym 9008 $abc$8301$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 9010 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 9013 servant.cpu.cpu.state.init_done
.sym 9014 servant.cpu.cpu.branch_op
.sym 9015 servant.cpu.cpu.decode.opcode[2]
.sym 9016 servant.cpu.cpu.cnt_en
.sym 9017 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6703
.sym 9018 wb_clk_$glb_clk
.sym 9020 $abc$8301$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$130_Y_new_
.sym 9021 $abc$8301$auto$alumacc.cc:474:replace_alu$1444.AA[0]_new_
.sym 9022 servant.cpu.cpu.decode.opcode[2]
.sym 9023 $abc$8301$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$50_Y_new_
.sym 9024 servant.cpu.cpu.decode.opcode[1]
.sym 9025 servant.cpu.cpu.branch_op
.sym 9026 servant.wb_dbus_we
.sym 9027 servant.cpu.cpu.decode.opcode[0]
.sym 9030 $abc$8301$auto$rtlil.cc:1906:Mux$1478[29]
.sym 9031 $abc$8301$new_n1324_
.sym 9032 $PACKER_VCC_NET
.sym 9034 $abc$8301$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 9035 dat[5]
.sym 9036 adr[9]
.sym 9037 servant.cpu.cpu.new_irq
.sym 9038 $PACKER_VCC_NET
.sym 9039 $abc$8301$techmap\servant.cpu.cpu.state.$or$src/serv_1.2.1/rtl/serv_state.v:97$601_Y_new_inv_
.sym 9041 $PACKER_VCC_NET
.sym 9043 $abc$8301$servant.cpu.cpu.bufreg2.i_byte_valid_new_inv_
.sym 9044 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$484_Y_new_
.sym 9045 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 9046 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3146_new_inv_
.sym 9047 adr[4]
.sym 9048 servant.mdu_rs1[31]
.sym 9049 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$2033_new_inv_
.sym 9051 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6703
.sym 9052 servant.mdu_op[0]
.sym 9053 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 9055 $abc$8301$auto$rtlil.cc:1874:Eq$1536
.sym 9064 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$2850_new_inv_
.sym 9066 $abc$8301$new_n1098_
.sym 9068 servant.cpu.cpu.new_irq
.sym 9069 $abc$8301$new_n1411_
.sym 9072 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$2850_new_inv_
.sym 9080 $abc$8301$ram.we[2]_new_
.sym 9081 servant.cpu.cpu.decode.opcode[1]
.sym 9082 $abc$8301$servant.cpu.cpu.ctrl.i_pc_rel_new_inv_
.sym 9083 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$484_Y_new_
.sym 9084 $abc$8301$ram.we[3]_new_
.sym 9085 $abc$8301$new_n1181_
.sym 9087 servant.cpu.cpu.decode.opcode[2]
.sym 9088 servant.cpu.cpu.state.misalign_trap_sync
.sym 9090 servant.cpu.cpu.branch_op
.sym 9091 servant.wb_ibus_adr[0]
.sym 9092 servant.cpu.cpu.decode.opcode[0]
.sym 9094 servant.cpu.cpu.branch_op
.sym 9096 servant.cpu.cpu.decode.opcode[0]
.sym 9097 servant.cpu.cpu.decode.opcode[2]
.sym 9100 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$2850_new_inv_
.sym 9102 $abc$8301$ram.we[3]_new_
.sym 9106 servant.cpu.cpu.decode.opcode[0]
.sym 9107 $abc$8301$new_n1181_
.sym 9108 servant.cpu.cpu.branch_op
.sym 9109 servant.cpu.cpu.decode.opcode[2]
.sym 9112 $abc$8301$new_n1098_
.sym 9113 servant.cpu.cpu.state.misalign_trap_sync
.sym 9114 servant.cpu.cpu.new_irq
.sym 9115 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$484_Y_new_
.sym 9119 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$2850_new_inv_
.sym 9121 $abc$8301$ram.we[2]_new_
.sym 9124 servant.cpu.cpu.decode.opcode[2]
.sym 9125 servant.cpu.cpu.decode.opcode[1]
.sym 9126 $abc$8301$new_n1411_
.sym 9127 servant.cpu.cpu.decode.opcode[0]
.sym 9130 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$2850_new_inv_
.sym 9131 $abc$8301$ram.we[3]_new_
.sym 9133 $abc$8301$ram.we[2]_new_
.sym 9136 $abc$8301$servant.cpu.cpu.ctrl.i_pc_rel_new_inv_
.sym 9138 servant.wb_ibus_adr[0]
.sym 9143 servant.wb_timer_rdt[0]
.sym 9144 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[18]_new_
.sym 9145 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[23]_new_
.sym 9146 $abc$8301$ram.we[2]_new_
.sym 9147 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[31]_new_
.sym 9148 $abc$8301$new_n1053_
.sym 9149 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$484_Y_new_
.sym 9150 $abc$8301$ram.we[3]_new_
.sym 9154 $abc$8301$auto$rtlil.cc:1906:Mux$1478[26]
.sym 9156 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 9158 $abc$8301$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$50_Y_new_
.sym 9160 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$2850_new_inv_
.sym 9162 $abc$8301$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$130_Y_new_
.sym 9164 adr[5]
.sym 9165 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1734[0]
.sym 9167 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 9168 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[4]
.sym 9169 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[1]
.sym 9170 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 9171 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[4]
.sym 9172 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[0]
.sym 9173 servant.cpu.cpu.bufreg_sh_signed
.sym 9174 servant.mdu_rs1[0]
.sym 9175 servant.cpu.cpu.ebreak
.sym 9176 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[5]
.sym 9177 servant.cpu.cpu.decode.opcode[0]
.sym 9178 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[1]
.sym 9186 servant.cpu.cpu.decode.opcode[2]
.sym 9188 servant.cpu.cpu.decode.opcode[1]
.sym 9191 servant.cpu.cpu.decode.opcode[0]
.sym 9194 servant.cpu.cpu.decode.opcode[2]
.sym 9195 servant.wb_ibus_ack
.sym 9197 servant.cpu.cpu.branch_op
.sym 9198 servant.wb_dbus_we
.sym 9199 wb_mem_rdt[30]
.sym 9200 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[8]
.sym 9202 servant.cpu.cpu.ebreak
.sym 9203 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 9205 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 9206 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3146_new_inv_
.sym 9207 $abc$8301$ram.we[3]_new_
.sym 9211 $abc$8301$ram.we[2]_new_
.sym 9213 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 9214 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[14]
.sym 9215 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[8]
.sym 9217 servant.cpu.cpu.ebreak
.sym 9218 servant.cpu.cpu.decode.opcode[2]
.sym 9219 servant.cpu.cpu.branch_op
.sym 9220 servant.wb_dbus_we
.sym 9223 $abc$8301$ram.we[3]_new_
.sym 9224 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3146_new_inv_
.sym 9226 $abc$8301$ram.we[2]_new_
.sym 9229 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 9230 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[14]
.sym 9236 $abc$8301$ram.we[2]_new_
.sym 9238 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3146_new_inv_
.sym 9241 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3146_new_inv_
.sym 9244 $abc$8301$ram.we[3]_new_
.sym 9247 servant.wb_dbus_we
.sym 9248 servant.cpu.cpu.decode.opcode[2]
.sym 9249 servant.cpu.cpu.decode.opcode[0]
.sym 9250 servant.cpu.cpu.decode.opcode[1]
.sym 9253 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[8]
.sym 9254 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 9255 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[8]
.sym 9256 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 9260 wb_mem_rdt[30]
.sym 9263 servant.wb_ibus_ack
.sym 9264 wb_clk_$glb_clk
.sym 9266 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[7]_new_inv_
.sym 9267 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[2]_new_inv_
.sym 9268 servant.cpu.cpu.ebreak
.sym 9269 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[20]_new_
.sym 9270 $abc$8301$ram.o_wb_rdt[18]_new_inv_
.sym 9271 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[55]_new_
.sym 9272 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4394[2]_new_inv_
.sym 9273 $abc$8301$ram.o_wb_rdt[23]_new_inv_
.sym 9278 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1732[1]
.sym 9279 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[7]
.sym 9282 servant.timer.mtimecmp[14]
.sym 9283 $abc$8301$ram.we[3]_new_
.sym 9284 $abc$8301$ram.we[1]_new_
.sym 9285 servant.cpu.cpu.new_irq
.sym 9286 $abc$8301$techmap$techmap1679\ram.mem.1.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 9287 $PACKER_VCC_NET
.sym 9288 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 9290 wb_mem_rdt[13]
.sym 9292 $abc$8301$ram.we[2]_new_
.sym 9293 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[13]
.sym 9295 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[8]
.sym 9296 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[15]
.sym 9297 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[9]
.sym 9299 $abc$8301$new_n1504_
.sym 9300 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[15]
.sym 9301 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[9]
.sym 9307 $abc$8301$new_n1330_
.sym 9308 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[14]
.sym 9309 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[14]
.sym 9311 $abc$8301$new_n1329_
.sym 9313 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 9314 $abc$8301$auto$simplemap.cc:168:logic_reduce$2295_new_inv_
.sym 9317 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[30]_new_
.sym 9318 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[14]
.sym 9320 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[7]
.sym 9321 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[14]
.sym 9322 $abc$8301$ram.we[3]_new_
.sym 9323 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 9324 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[14]_new_inv_
.sym 9325 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[2]
.sym 9326 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 9327 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 9328 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 9330 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[7]
.sym 9331 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[62]_new_
.sym 9333 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[2]
.sym 9335 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 9336 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[14]
.sym 9337 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[7]
.sym 9338 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[7]
.sym 9340 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[14]
.sym 9341 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 9342 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[14]
.sym 9343 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 9346 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[30]_new_
.sym 9347 $abc$8301$new_n1330_
.sym 9348 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[62]_new_
.sym 9349 $abc$8301$new_n1329_
.sym 9352 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[7]
.sym 9353 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 9354 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[7]
.sym 9355 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 9358 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[2]
.sym 9359 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 9360 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 9361 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[2]
.sym 9364 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 9365 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 9366 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[14]
.sym 9367 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[14]
.sym 9372 $abc$8301$auto$simplemap.cc:168:logic_reduce$2295_new_inv_
.sym 9373 $abc$8301$ram.we[3]_new_
.sym 9376 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 9377 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[7]
.sym 9378 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 9379 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[7]
.sym 9382 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[14]_new_inv_
.sym 9383 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 9384 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[14]
.sym 9389 servant.cpu.cpu.immdec.imm19_12_20[1]
.sym 9390 servant.cpu.cpu.immdec.imm19_12_20[3]
.sym 9391 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4442[2]_new_inv_
.sym 9392 wb_mem_rdt[20]
.sym 9393 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[4]_new_inv_
.sym 9394 servant.cpu.cpu.immdec.imm19_12_20[2]
.sym 9395 servant.cpu.cpu.immdec.imm19_12_20[0]
.sym 9396 $abc$8301$new_n1312_
.sym 9398 adr[3]
.sym 9399 $abc$8301$new_n1520_
.sym 9401 $abc$8301$auto$rtlil.cc:1874:Eq$1549
.sym 9402 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[2]
.sym 9403 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[2]
.sym 9404 $abc$8301$auto$rtlil.cc:1874:Eq$1523
.sym 9406 $abc$8301$ram.o_wb_rdt[23]_new_inv_
.sym 9407 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[3]
.sym 9409 servant.mdu_op[2]
.sym 9410 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[7]
.sym 9412 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[2]
.sym 9413 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 9414 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[4]
.sym 9415 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[1]
.sym 9417 wb_mem_rdt[22]
.sym 9418 dat[21]
.sym 9419 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[5]
.sym 9420 $abc$8301$auto$rtlil.cc:1906:Mux$1478[17]
.sym 9421 $abc$8301$ram.we[2]_new_
.sym 9422 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[50]_new_
.sym 9423 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[4]
.sym 9424 wb_mem_rdt[30]
.sym 9430 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[10]
.sym 9431 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[4]
.sym 9434 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[4]
.sym 9436 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[6]
.sym 9437 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[3]
.sym 9438 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[0]
.sym 9439 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[0]
.sym 9440 $abc$8301$auto$simplemap.cc:168:logic_reduce$2295_new_inv_
.sym 9441 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[3]
.sym 9443 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[6]
.sym 9445 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 9448 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[10]
.sym 9449 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[11]
.sym 9451 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[13]
.sym 9452 $abc$8301$ram.we[2]_new_
.sym 9453 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 9457 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[11]
.sym 9458 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 9459 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[13]
.sym 9461 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 9463 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[10]
.sym 9464 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 9465 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[10]
.sym 9466 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 9471 $abc$8301$auto$simplemap.cc:168:logic_reduce$2295_new_inv_
.sym 9472 $abc$8301$ram.we[2]_new_
.sym 9475 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[6]
.sym 9476 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 9477 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[6]
.sym 9478 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 9481 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 9482 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 9483 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[11]
.sym 9484 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[11]
.sym 9487 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[3]
.sym 9488 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 9489 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 9490 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[3]
.sym 9493 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[13]
.sym 9494 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 9495 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 9496 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[13]
.sym 9499 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 9500 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[0]
.sym 9501 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[0]
.sym 9502 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 9505 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 9506 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[4]
.sym 9507 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[4]
.sym 9508 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 9512 wb_mem_rdt[22]
.sym 9513 wb_mem_rdt[31]
.sym 9514 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[52]_new_
.sym 9515 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[22]_new_
.sym 9516 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[79]_new_
.sym 9517 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[15]_new_inv_
.sym 9518 $abc$8301$new_n1317_
.sym 9519 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[6]_new_inv_
.sym 9526 $abc$8301$auto$simplemap.cc:168:logic_reduce$2295_new_inv_
.sym 9530 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 9532 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 9533 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 9534 $PACKER_VCC_NET
.sym 9536 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 9537 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 9538 wb_mem_rdt[20]
.sym 9539 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 9540 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 9541 $abc$8301$new_n1580_
.sym 9542 $abc$8301$ram.o_wb_rdt[17]_new_inv_
.sym 9543 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[9]
.sym 9545 servant.cpu.cpu.rs2_addr[3]
.sym 9546 $abc$8301$auto$rtlil.cc:1906:Mux$1478[29]
.sym 9554 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[9]
.sym 9555 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 9556 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 9559 dat[28]
.sym 9560 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[15]
.sym 9561 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 9562 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 9564 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[9]
.sym 9565 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 9567 dat[20]
.sym 9568 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[15]
.sym 9570 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[1]
.sym 9572 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 9575 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[1]
.sym 9576 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[15]
.sym 9578 dat[21]
.sym 9582 dat[17]
.sym 9584 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[15]
.sym 9587 dat[20]
.sym 9589 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 9592 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 9593 dat[17]
.sym 9598 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[1]
.sym 9599 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 9600 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 9601 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[1]
.sym 9604 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 9605 dat[21]
.sym 9610 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 9611 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[15]
.sym 9612 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[15]
.sym 9613 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 9616 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 9617 dat[28]
.sym 9622 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 9623 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 9624 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[15]
.sym 9625 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[15]
.sym 9628 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[9]
.sym 9629 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 9630 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 9631 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[9]
.sym 9635 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[17]_new_
.sym 9636 $abc$8301$ram.o_wb_rdt[17]_new_inv_
.sym 9637 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[49]_new_
.sym 9638 $abc$8301$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$223_Y_new_inv_
.sym 9639 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[50]_new_
.sym 9640 servant.cpu.cpu.csr.mcause3_0[3]
.sym 9641 servant.cpu.cpu.csr.mcause3_0[2]
.sym 9642 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[1]_new_inv_
.sym 9644 adr[4]
.sym 9649 $abc$8301$auto$rtlil.cc:1906:Mux$1478[28]
.sym 9650 adr[2]
.sym 9651 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 9653 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 9654 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[6]
.sym 9655 dat[20]
.sym 9656 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[15]
.sym 9657 $abc$8301$auto$rtlil.cc:1906:Mux$1478[22]
.sym 9658 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 9659 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[1]
.sym 9660 dat[30]
.sym 9661 $abc$8301$ram.we[3]_new_
.sym 9662 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 9663 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 9664 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[1]
.sym 9665 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[0]
.sym 9666 $abc$8301$new_n1098_
.sym 9667 $abc$8301$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$217_Y_new_
.sym 9668 dat[17]
.sym 9669 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[1]
.sym 9670 $abc$8301$new_n1512_
.sym 9680 wb_mem_rdt[21]
.sym 9681 servant.cpu.cpu.rs2_addr[2]
.sym 9682 servant.wb_ibus_ack
.sym 9684 wb_mem_rdt[22]
.sym 9685 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[0]
.sym 9687 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[1]
.sym 9688 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[1]
.sym 9691 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3175_new_inv_
.sym 9692 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[10]
.sym 9693 $abc$8301$ram.we[2]_new_
.sym 9696 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 9697 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 9698 wb_mem_rdt[20]
.sym 9700 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 9702 servant.cpu.cpu.rs2_addr[1]
.sym 9703 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7030
.sym 9704 $abc$8301$ram.we[3]_new_
.sym 9705 servant.cpu.cpu.rs2_addr[3]
.sym 9709 wb_mem_rdt[20]
.sym 9710 servant.cpu.cpu.rs2_addr[1]
.sym 9711 servant.wb_ibus_ack
.sym 9715 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 9718 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[10]
.sym 9721 wb_mem_rdt[21]
.sym 9723 servant.wb_ibus_ack
.sym 9724 servant.cpu.cpu.rs2_addr[2]
.sym 9728 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3175_new_inv_
.sym 9729 $abc$8301$ram.we[3]_new_
.sym 9733 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[1]
.sym 9734 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 9735 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 9736 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[1]
.sym 9739 wb_mem_rdt[22]
.sym 9740 servant.cpu.cpu.rs2_addr[3]
.sym 9742 servant.wb_ibus_ack
.sym 9746 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 9747 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[0]
.sym 9751 $abc$8301$ram.we[2]_new_
.sym 9752 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3175_new_inv_
.sym 9755 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7030
.sym 9756 wb_clk_$glb_clk
.sym 9758 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[51]_new_
.sym 9759 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4402[2]_new_inv_
.sym 9760 servant.cpu.rreg0[2]
.sym 9761 $abc$8301$new_n1754_
.sym 9762 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[3]_new_inv_
.sym 9763 $abc$8301$ram.o_wb_rdt[16]_new_inv_
.sym 9764 servant.cpu.rreg0[1]
.sym 9765 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[19]_new_
.sym 9766 $abc$8301$auto$rtlil.cc:1906:Mux$1478[25]
.sym 9770 dat[27]
.sym 9771 servant.cpu.cpu.csr.mstatus_mie
.sym 9772 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[12]
.sym 9773 servant.cpu.cpu.new_irq
.sym 9775 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3455_new_inv_
.sym 9776 servant.cpu.cpu.rs2_addr[1]
.sym 9777 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[62]_new_
.sym 9780 $abc$8301$auto$rtlil.cc:1906:Mux$1478[23]
.sym 9782 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[9]
.sym 9783 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[8]
.sym 9784 $abc$8301$ram.we[2]_new_
.sym 9785 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[9]
.sym 9786 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[13]
.sym 9787 dat[26]
.sym 9788 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7102
.sym 9791 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 9792 $abc$8301$new_n1504_
.sym 9793 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[9]
.sym 9800 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 9802 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 9803 dat[26]
.sym 9805 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[16]_new_
.sym 9807 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[0]
.sym 9808 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[26]_new_
.sym 9809 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[10]
.sym 9811 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 9812 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 9813 $abc$8301$new_n1323_
.sym 9814 dat[29]
.sym 9815 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[0]
.sym 9816 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4426[2]_new_inv_
.sym 9820 dat[30]
.sym 9823 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[48]_new_
.sym 9825 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[58]_new_
.sym 9826 $abc$8301$new_n1324_
.sym 9828 dat[18]
.sym 9830 $abc$8301$new_n1558_
.sym 9832 $abc$8301$new_n1324_
.sym 9833 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[58]_new_
.sym 9834 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[26]_new_
.sym 9835 $abc$8301$new_n1323_
.sym 9838 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[0]
.sym 9839 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 9840 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 9841 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[0]
.sym 9845 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 9847 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[10]
.sym 9850 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 9851 dat[18]
.sym 9856 $abc$8301$new_n1558_
.sym 9857 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4426[2]_new_inv_
.sym 9858 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[16]_new_
.sym 9859 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[48]_new_
.sym 9862 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 9865 dat[29]
.sym 9869 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 9870 dat[26]
.sym 9874 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 9876 dat[30]
.sym 9881 $abc$8301$new_n1511_
.sym 9882 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[9]_new_inv_
.sym 9883 $abc$8301$ram.o_wb_rdt[29]_new_inv_
.sym 9884 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[57]_new_
.sym 9885 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[25]_new_
.sym 9886 servant.cpu.cpu.csr.mcause3_0[0]
.sym 9887 servant.cpu.cpu.csr.mcause3_0[1]
.sym 9888 $abc$8301$ram.o_wb_rdt[25]_new_inv_
.sym 9890 $abc$8301$ram.o_wb_rdt[16]_new_inv_
.sym 9893 servant.cpu.cpu.rd_addr[4]
.sym 9894 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 9895 $abc$8301$auto$rtlil.cc:1906:Mux$1478[29]
.sym 9897 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[3]
.sym 9899 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[3]
.sym 9900 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 9901 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[12]
.sym 9905 servant.cpu.rreg0[2]
.sym 9912 wb_mem_rdt[30]
.sym 9913 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[13]_new_inv_
.sym 9922 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 9923 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[11]
.sym 9925 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[13]
.sym 9926 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[10]
.sym 9927 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 9930 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[10]_new_inv_
.sym 9931 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 9932 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[11]
.sym 9933 $abc$8301$ram.we[3]_new_
.sym 9934 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[10]
.sym 9941 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3455_new_inv_
.sym 9942 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 9943 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[13]
.sym 9944 $abc$8301$ram.we[2]_new_
.sym 9946 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[8]
.sym 9948 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[10]
.sym 9949 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3455_new_inv_
.sym 9950 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[8]
.sym 9953 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 9955 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 9956 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[13]
.sym 9957 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 9958 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[13]
.sym 9962 $abc$8301$ram.we[2]_new_
.sym 9964 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3455_new_inv_
.sym 9967 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 9968 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[11]
.sym 9969 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 9970 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[11]
.sym 9974 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3455_new_inv_
.sym 9976 $abc$8301$ram.we[3]_new_
.sym 9979 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 9980 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[8]
.sym 9981 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 9982 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[8]
.sym 9985 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[10]
.sym 9986 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 9987 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[10]_new_inv_
.sym 9991 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[10]
.sym 9992 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 9993 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 9994 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[10]
.sym 9998 $abc$8301$ram.we[2]_new_
.sym 9999 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3455_new_inv_
.sym 10000 $abc$8301$ram.we[3]_new_
.sym 10004 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[61]_new_
.sym 10006 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[13]_new_inv_
.sym 10008 servant.cpu.cpu.rs2_addr[3]
.sym 10009 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[29]_new_
.sym 10010 wb_mem_rdt[30]
.sym 10011 servant.cpu.cpu.rs2_addr[4]
.sym 10016 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 10017 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 10018 wb_mem_rdt[26]
.sym 10019 servant.mdu_rs1[30]
.sym 10021 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 10023 dat[29]
.sym 10026 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 10027 $abc$8301$ram.o_wb_rdt[29]_new_inv_
.sym 10028 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 10029 servant.cpu.cpu.rs2_addr[3]
.sym 10030 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[9]
.sym 10031 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[9]
.sym 10037 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[8]
.sym 10038 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7030
.sym 10039 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 10045 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[11]
.sym 10047 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4466[2]_new_inv_
.sym 10048 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[8]
.sym 10053 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[8]
.sym 10055 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[11]
.sym 10056 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[8]_new_inv_
.sym 10057 $abc$8301$new_n1505_
.sym 10058 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[11]_new_inv_
.sym 10060 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[11]
.sym 10061 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[8]
.sym 10063 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[56]_new_
.sym 10064 $abc$8301$new_n1504_
.sym 10066 $abc$8301$new_n1520_
.sym 10067 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 10068 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 10069 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[27]_new_
.sym 10070 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[24]_new_
.sym 10075 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 10076 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[59]_new_
.sym 10078 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[11]
.sym 10080 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 10084 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[8]
.sym 10087 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 10090 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[8]
.sym 10093 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 10096 $abc$8301$new_n1504_
.sym 10097 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[24]_new_
.sym 10098 $abc$8301$new_n1505_
.sym 10099 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[56]_new_
.sym 10103 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[11]
.sym 10104 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[11]_new_inv_
.sym 10105 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 10108 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[27]_new_
.sym 10109 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4466[2]_new_inv_
.sym 10110 $abc$8301$new_n1520_
.sym 10111 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[59]_new_
.sym 10115 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[8]
.sym 10116 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[8]_new_inv_
.sym 10117 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 10121 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[11]
.sym 10122 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 10132 $abc$8301$new_n1534_
.sym 10140 dat[18]
.sym 10145 $abc$8301$ram.o_wb_rdt[27]_new_inv_
.sym 10146 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[13]
.sym 10152 $abc$8301$ram.o_wb_rdt[27]_new_inv_
.sym 10157 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 10227 $abc$8301$auto$rtlil.cc:1969:NotGate$8039
.sym 10229 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6124
.sym 10231 $abc$8301$auto$rtlil.cc:1969:NotGate$8039
.sym 10232 tx_to_pc.clock_count[1]
.sym 10233 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6124
.sym 10237 $abc$8301$new_n1858_
.sym 10238 clock_gen.pll.rst_reg[1]
.sym 10271 tx_to_pc.state[1]
.sym 10272 $abc$8301$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:53$28_Y[4]
.sym 10273 $abc$8301$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:53$28_Y[5]
.sym 10278 $abc$8301$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:53$28_Y[2]
.sym 10279 $abc$8301$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:53$28_Y[3]
.sym 10282 $abc$8301$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:53$28_Y[6]
.sym 10283 $abc$8301$auto$alumacc.cc:491:replace_alu$1394[6]
.sym 10286 $abc$8301$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:53$28_Y[0]
.sym 10289 $PACKER_VCC_NET
.sym 10291 tx_to_pc.clock_count[0]
.sym 10292 tx_to_pc.state[0]
.sym 10297 $abc$8301$auto$rtlil.cc:1969:NotGate$8039
.sym 10301 $abc$8301$auto$alumacc.cc:491:replace_alu$1394[6]
.sym 10303 $abc$8301$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:53$28_Y[3]
.sym 10307 $abc$8301$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:53$28_Y[6]
.sym 10308 $abc$8301$auto$alumacc.cc:491:replace_alu$1394[6]
.sym 10314 tx_to_pc.clock_count[0]
.sym 10316 $PACKER_VCC_NET
.sym 10319 tx_to_pc.state[1]
.sym 10320 $abc$8301$auto$alumacc.cc:491:replace_alu$1394[6]
.sym 10321 tx_to_pc.state[0]
.sym 10325 $abc$8301$auto$alumacc.cc:491:replace_alu$1394[6]
.sym 10326 $abc$8301$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:53$28_Y[5]
.sym 10332 $abc$8301$auto$alumacc.cc:491:replace_alu$1394[6]
.sym 10334 $abc$8301$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:53$28_Y[4]
.sym 10337 $abc$8301$auto$alumacc.cc:491:replace_alu$1394[6]
.sym 10338 $abc$8301$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:53$28_Y[2]
.sym 10344 $abc$8301$auto$alumacc.cc:491:replace_alu$1394[6]
.sym 10346 $abc$8301$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:53$28_Y[0]
.sym 10348 i_clk$SB_IO_IN_$glb_clk
.sym 10349 $abc$8301$auto$rtlil.cc:1969:NotGate$8039
.sym 10352 wb_clk
.sym 10354 tx_to_pc.state[0]
.sym 10355 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6154
.sym 10356 $abc$8301$auto$ice40_ffinit.cc:141:execute$8019
.sym 10357 $abc$8301$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.$1\buffer[7:0][3]_new_
.sym 10358 $abc$8301$new_n993_
.sym 10360 $abc$8301$techmap$techmap\tx_to_pc.$procmux$1128.$and$/usr/bin/../share/yosys/techmap.v:434$2403_Y[1]_new_
.sym 10361 $abc$8301$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.$1\buffer[7:0][2]_new_
.sym 10365 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[31]_new_
.sym 10383 tx_to_pc.state[0]
.sym 10387 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7162
.sym 10394 tx_to_pc.state[1]
.sym 10403 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6154
.sym 10406 $abc$8301$auto$rtlil.cc:1906:Mux$1478[23]
.sym 10415 $abc$8301$auto$alumacc.cc:491:replace_alu$1394[6]
.sym 10437 tx_to_pc.clock_count[1]
.sym 10438 tx_to_pc.clock_count[0]
.sym 10439 tx_to_pc.clock_count[3]
.sym 10440 tx_to_pc.clock_count[6]
.sym 10443 tx_to_pc.clock_count[5]
.sym 10444 tx_to_pc.clock_count[4]
.sym 10445 tx_to_pc.clock_count[2]
.sym 10447 $PACKER_VCC_NET
.sym 10455 $PACKER_VCC_NET
.sym 10463 $nextpnr_ICESTORM_LC_1$O
.sym 10465 tx_to_pc.clock_count[0]
.sym 10469 $auto$alumacc.cc:474:replace_alu$1392.C[2]
.sym 10471 tx_to_pc.clock_count[1]
.sym 10475 $auto$alumacc.cc:474:replace_alu$1392.C[3]
.sym 10477 tx_to_pc.clock_count[2]
.sym 10481 $auto$alumacc.cc:474:replace_alu$1392.C[4]
.sym 10483 $PACKER_VCC_NET
.sym 10484 tx_to_pc.clock_count[3]
.sym 10487 $auto$alumacc.cc:474:replace_alu$1392.C[5]
.sym 10489 $PACKER_VCC_NET
.sym 10490 tx_to_pc.clock_count[4]
.sym 10493 $auto$alumacc.cc:474:replace_alu$1392.C[6]
.sym 10496 tx_to_pc.clock_count[5]
.sym 10499 $nextpnr_ICESTORM_LC_2$I3
.sym 10502 tx_to_pc.clock_count[6]
.sym 10505 $nextpnr_ICESTORM_LC_2$COUT
.sym 10507 $PACKER_VCC_NET
.sym 10509 $nextpnr_ICESTORM_LC_2$I3
.sym 10515 $abc$8301$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$33_Y[2]
.sym 10516 $abc$8301$auto$ice40_ffinit.cc:141:execute$7991
.sym 10517 $abc$8301$auto$ice40_ffinit.cc:141:execute$7995
.sym 10518 $abc$8301$auto$ice40_ffinit.cc:141:execute$8003
.sym 10519 $abc$8301$auto$ice40_ffinit.cc:141:execute$8015
.sym 10520 $abc$8301$techmap\tx_to_pc.$procmux$1120_Y[2]_new_inv_
.sym 10523 adr[6]
.sym 10524 servant.wb_dbus_we
.sym 10526 dat[4]
.sym 10533 servant.mdu_rs1[31]
.sym 10537 clock_gen.pll.rst_reg[1]
.sym 10538 tx_to_pc.data_index[2]
.sym 10539 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 10540 dat[0]
.sym 10541 wb_mem_rdt[4]
.sym 10544 $abc$8301$techmap\tx_to_pc.$procmux$1120_Y[2]_new_inv_
.sym 10546 $abc$8301$auto$rtlil.cc:1906:Mux$1478[23]
.sym 10549 $nextpnr_ICESTORM_LC_2$COUT
.sym 10554 tx_to_pc.state[0]
.sym 10555 servant.cpu.cpu.bufreg_en
.sym 10556 $abc$8301$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 10560 tx_to_pc.state[1]
.sym 10561 $abc$8301$auto$simplemap.cc:309:simplemap_lut$2478_new_inv_
.sym 10563 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 10564 $abc$8301$servant.cpu.cpu.ctrl.pc_plus_4_cy_new_inv_
.sym 10565 servant.wb_ibus_adr[20]
.sym 10568 servant.mdu_rs1[20]
.sym 10570 $abc$8301$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$387_Y_new_
.sym 10577 servant.cpu.cpu.bufreg.c_r
.sym 10578 clock_gen.pll.rst_reg[0]
.sym 10581 $abc$8301$auto$alumacc.cc:474:replace_alu$1444.AA[0]_new_
.sym 10587 tx_to_pc.state[0]
.sym 10588 $abc$8301$auto$simplemap.cc:309:simplemap_lut$2478_new_inv_
.sym 10589 tx_to_pc.state[1]
.sym 10590 $nextpnr_ICESTORM_LC_2$COUT
.sym 10605 servant.mdu_rs1[20]
.sym 10606 servant.wb_ibus_adr[20]
.sym 10608 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 10614 clock_gen.pll.rst_reg[0]
.sym 10619 $abc$8301$servant.cpu.cpu.ctrl.pc_plus_4_cy_new_inv_
.sym 10620 $abc$8301$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 10629 servant.cpu.cpu.bufreg.c_r
.sym 10630 $abc$8301$auto$alumacc.cc:474:replace_alu$1444.AA[0]_new_
.sym 10631 servant.cpu.cpu.bufreg_en
.sym 10632 $abc$8301$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$387_Y_new_
.sym 10634 wb_clk_$glb_clk
.sym 10636 data_to[2]
.sym 10637 data_to[3]
.sym 10638 data_to[4]
.sym 10639 data_to[7]
.sym 10640 data_to[6]
.sym 10641 $abc$8301$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$33_Y[0]
.sym 10642 $abc$8301$techmap\tx_to_pc.$procmux$1120_Y[0]_new_inv_
.sym 10643 data_to[0]
.sym 10647 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[6]
.sym 10649 servant.cpu.cpu.bufreg_en
.sym 10652 $abc$8301$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 10656 servant.wb_dbus_ack
.sym 10660 adr[7]
.sym 10661 servant.wb_timer_rdt[0]
.sym 10662 wb_mem_rdt[0]
.sym 10663 $abc$8301$adr[20]_new_inv_
.sym 10665 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7162
.sym 10666 wb_mem_rdt[6]
.sym 10667 tx_to_pc.state[1]
.sym 10669 tx_to_pc.state[0]
.sym 10670 $abc$8301$adr[22]_new_inv_
.sym 10671 $abc$8301$auto$ice40_ffinit.cc:141:execute$8019
.sym 10677 servant.mdu_rs1[21]
.sym 10678 adr[6]
.sym 10680 servant.mdu_rs1[22]
.sym 10681 $abc$8301$new_n1194_
.sym 10682 $abc$8301$new_n1191_
.sym 10686 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 10688 servant.mdu_rs1[14]
.sym 10694 $abc$8301$new_n1856_
.sym 10695 servant.wb_ibus_adr[22]
.sym 10697 adr[2]
.sym 10698 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 10700 $abc$8301$new_n1203_
.sym 10702 servant.mdu_rs1[23]
.sym 10703 adr[5]
.sym 10705 $abc$8301$new_n1857_
.sym 10706 adr[3]
.sym 10708 adr[4]
.sym 10711 servant.mdu_rs1[22]
.sym 10716 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 10718 servant.mdu_rs1[22]
.sym 10719 servant.wb_ibus_adr[22]
.sym 10722 servant.mdu_rs1[21]
.sym 10723 $abc$8301$new_n1857_
.sym 10724 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 10725 $abc$8301$new_n1856_
.sym 10731 servant.mdu_rs1[23]
.sym 10734 adr[2]
.sym 10735 $abc$8301$new_n1203_
.sym 10736 $abc$8301$new_n1194_
.sym 10737 $abc$8301$new_n1191_
.sym 10740 adr[6]
.sym 10741 adr[4]
.sym 10742 adr[5]
.sym 10743 adr[3]
.sym 10746 servant.mdu_rs1[21]
.sym 10755 servant.mdu_rs1[14]
.sym 10756 servant.cpu.cpu.bufreg_en_$glb_ce
.sym 10757 wb_clk_$glb_clk
.sym 10759 tx_to_pc.data_index[2]
.sym 10760 tx_to_pc.data_index[1]
.sym 10764 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6136
.sym 10766 $abc$8301$auto$simplemap.cc:309:simplemap_lut$2230_new_
.sym 10769 $abc$8301$ram.we[3]_new_
.sym 10772 wb_mem_rdt[2]
.sym 10774 $PACKER_VCC_NET
.sym 10775 $abc$8301$auto$simplemap.cc:309:simplemap_lut$2478_new_inv_
.sym 10780 $PACKER_VCC_NET
.sym 10782 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 10783 wb_mem_rdt[7]
.sym 10784 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 10785 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 10786 $abc$8301$auto$wreduce.cc:455:run$1335[5]
.sym 10789 servant.mdu_rs1[8]
.sym 10791 servant.mdu_rs1[31]
.sym 10794 adr[9]
.sym 10800 adr[7]
.sym 10803 servant.mdu_rs1[7]
.sym 10805 adr[8]
.sym 10806 $abc$8301$new_n1197_
.sym 10807 servant.mdu_rs1[13]
.sym 10809 clock_gen.pll.rst_reg[1]
.sym 10814 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 10815 servant.wb_ibus_adr[6]
.sym 10818 adr[9]
.sym 10821 $abc$8301$auto$rtlil.cc:1874:Eq$1484
.sym 10822 servant.mdu_rs1[8]
.sym 10823 servant.mdu_rs1[6]
.sym 10830 $abc$8301$new_n1196_
.sym 10831 $abc$8301$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 10833 clock_gen.pll.rst_reg[1]
.sym 10835 $abc$8301$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 10839 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 10840 servant.wb_ibus_adr[6]
.sym 10841 servant.mdu_rs1[6]
.sym 10846 servant.mdu_rs1[13]
.sym 10854 servant.mdu_rs1[8]
.sym 10857 adr[9]
.sym 10858 $abc$8301$auto$rtlil.cc:1874:Eq$1484
.sym 10859 $abc$8301$new_n1197_
.sym 10860 $abc$8301$new_n1196_
.sym 10863 servant.mdu_rs1[6]
.sym 10869 adr[7]
.sym 10870 adr[8]
.sym 10875 servant.mdu_rs1[7]
.sym 10879 servant.cpu.cpu.bufreg_en_$glb_ce
.sym 10880 wb_clk_$glb_clk
.sym 10882 $abc$8301$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$363_Y_new_
.sym 10883 $abc$8301$new_n1606_
.sym 10885 $abc$8301$auto$rtlil.cc:1874:Eq$1562
.sym 10886 q$SB_IO_OUT
.sym 10887 $abc$8301$auto$rtlil.cc:1874:Eq$1484
.sym 10888 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2280[2]_new_
.sym 10889 to_pc$SB_IO_OUT
.sym 10892 $abc$8301$ram.o_wb_rdt[23]_new_inv_
.sym 10898 adr[6]
.sym 10900 servant.wb_timer_rdt[6]
.sym 10901 servant.wb_timer_rdt[0]
.sym 10906 $abc$8301$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$130_Y_new_
.sym 10907 servant.mdu_rs1[12]
.sym 10908 adr[8]
.sym 10909 $abc$8301$auto$rtlil.cc:1874:Eq$1484
.sym 10911 servant.wb_ibus_adr[12]
.sym 10912 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6136
.sym 10914 adr[7]
.sym 10915 servant.wb_ibus_adr[12]
.sym 10916 servant.cpu.cpu.branch_op
.sym 10917 $abc$8301$auto$alumacc.cc:491:replace_alu$1394[6]
.sym 10925 servant.wb_ibus_adr[7]
.sym 10926 servant.mdu_rs1[7]
.sym 10928 servant.cpu.cpu.bufreg.c_r
.sym 10932 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 10933 $abc$8301$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$387_Y_new_
.sym 10934 servant.cpu.cpu.state.ibus_cyc
.sym 10940 servant.wb_ibus_adr[9]
.sym 10941 $abc$8301$auto$alumacc.cc:474:replace_alu$1444.AA[0]_new_
.sym 10942 clock_gen.pll.rst_reg[1]
.sym 10949 servant.mdu_rs1[8]
.sym 10950 servant.wb_ibus_adr[8]
.sym 10953 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 10957 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 10958 servant.wb_ibus_adr[7]
.sym 10959 servant.mdu_rs1[7]
.sym 10962 servant.cpu.cpu.bufreg.c_r
.sym 10963 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 10964 $abc$8301$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$387_Y_new_
.sym 10965 $abc$8301$auto$alumacc.cc:474:replace_alu$1444.AA[0]_new_
.sym 10968 servant.wb_ibus_adr[8]
.sym 10976 servant.wb_ibus_adr[9]
.sym 10986 servant.mdu_rs1[8]
.sym 10988 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 10989 servant.wb_ibus_adr[8]
.sym 10992 servant.cpu.cpu.state.ibus_cyc
.sym 10995 clock_gen.pll.rst_reg[1]
.sym 10999 servant.wb_ibus_adr[7]
.sym 11002 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7162_$glb_ce
.sym 11003 wb_clk_$glb_clk
.sym 11004 wb_rst_$glb_sr
.sym 11005 servant.mdu_rs1[9]
.sym 11006 $abc$8301$adr[11]_new_inv_
.sym 11007 servant.mdu_rs1[11]
.sym 11008 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2800[0]_new_
.sym 11009 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6499
.sym 11010 adr[9]
.sym 11011 $abc$8301$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 11012 servant.mdu_rs1[10]
.sym 11013 $abc$8301$new_n1858_
.sym 11017 adr[7]
.sym 11019 adr[8]
.sym 11021 adr[4]
.sym 11022 $abc$8301$auto$rtlil.cc:1874:Eq$1536
.sym 11024 servant.cpu.cpu.bufreg.c_r
.sym 11027 adr[5]
.sym 11029 clock_gen.pll.rst_reg[1]
.sym 11031 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 11032 $abc$8301$ram.we[0]_new_
.sym 11033 $abc$8301$auto$rtlil.cc:1906:Mux$1478[22]
.sym 11034 clock_gen.pll.rst_reg[1]
.sym 11035 ram.my_adr[7]
.sym 11036 $abc$8301$auto$rtlil.cc:1906:Mux$1478[16]
.sym 11037 wb_mem_rdt[4]
.sym 11038 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 11039 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 11040 dat[0]
.sym 11048 servant.cpu.cpu.decode.opcode[2]
.sym 11049 servant.wb_dbus_ack
.sym 11050 servant.cpu.cpu.cnt_en
.sym 11051 servant.cpu.cpu.branch_op
.sym 11052 servant.wb_dbus_we
.sym 11054 servant.cpu.cpu.bufreg_sh_signed
.sym 11055 $abc$8301$new_n1447_
.sym 11056 servant.cpu.cpu.decode.opcode[2]
.sym 11057 servant.wb_dbus_ack
.sym 11058 $abc$8301$servant.cpu.cpu.bufreg2.i_byte_valid_new_inv_
.sym 11059 $abc$8301$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 11060 servant.cpu.cpu.new_irq
.sym 11064 $abc$8301$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 11065 servant.cpu.cpu.state.init_done
.sym 11068 $abc$8301$new_n1730_
.sym 11070 servant.mdu_rs1[9]
.sym 11071 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 11072 servant.mdu_op[2]
.sym 11073 servant.mdu_op[1]
.sym 11074 servant.mdu_rs1[31]
.sym 11076 $abc$8301$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 11077 $abc$8301$new_n1729_
.sym 11079 $abc$8301$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 11080 $abc$8301$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 11081 $abc$8301$new_n1729_
.sym 11082 servant.mdu_op[2]
.sym 11085 servant.cpu.cpu.new_irq
.sym 11087 servant.cpu.cpu.state.init_done
.sym 11088 $abc$8301$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 11091 $abc$8301$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 11092 $abc$8301$servant.cpu.cpu.bufreg2.i_byte_valid_new_inv_
.sym 11093 servant.cpu.cpu.cnt_en
.sym 11094 servant.wb_dbus_ack
.sym 11099 servant.mdu_rs1[9]
.sym 11103 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 11104 servant.cpu.cpu.bufreg_sh_signed
.sym 11105 $abc$8301$new_n1447_
.sym 11106 servant.mdu_rs1[31]
.sym 11110 servant.cpu.cpu.decode.opcode[2]
.sym 11112 servant.mdu_op[1]
.sym 11115 servant.mdu_op[1]
.sym 11116 servant.cpu.cpu.bufreg_sh_signed
.sym 11117 servant.wb_dbus_we
.sym 11118 servant.mdu_op[2]
.sym 11121 servant.cpu.cpu.decode.opcode[2]
.sym 11122 servant.wb_dbus_ack
.sym 11123 servant.cpu.cpu.branch_op
.sym 11124 $abc$8301$new_n1730_
.sym 11125 servant.cpu.cpu.bufreg_en_$glb_ce
.sym 11126 wb_clk_$glb_clk
.sym 11128 $abc$8301$auto$rtlil.cc:1874:Eq$1497
.sym 11129 ram.my_adr[7]
.sym 11130 servant.wb_ibus_adr[10]
.sym 11131 servant.wb_ibus_adr[11]
.sym 11132 servant.wb_ibus_adr[9]
.sym 11133 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6202
.sym 11134 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 11135 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 11140 servant.cpu.cpu.bufreg_sh_signed
.sym 11144 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[5]
.sym 11146 servant.cpu.cpu.cnt_en
.sym 11150 servant.wb_timer_rdt[16]
.sym 11152 servant.cpu.cpu.decode.opcode[1]
.sym 11153 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7354
.sym 11154 servant.cpu.cpu.branch_op
.sym 11155 $abc$8301$auto$rtlil.cc:1874:Eq$1510
.sym 11156 servant.wb_dbus_we
.sym 11157 servant.wb_timer_rdt[0]
.sym 11158 wb_mem_rdt[6]
.sym 11159 $abc$8301$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$363_Y_new_
.sym 11160 adr[7]
.sym 11161 servant.wb_dbus_ack
.sym 11162 servant.wb_dbus_ack
.sym 11163 $abc$8301$ram.we[2]_new_
.sym 11169 wb_mem_rdt[2]
.sym 11173 servant.mdu_rs1[31]
.sym 11174 wb_mem_rdt[5]
.sym 11176 wb_mem_rdt[6]
.sym 11177 wb_mem_rdt[3]
.sym 11180 servant.mdu_rs1[30]
.sym 11181 servant.cpu.cpu.decode.opcode[1]
.sym 11182 servant.cpu.cpu.branch_op
.sym 11183 servant.wb_dbus_we
.sym 11185 $abc$8301$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$130_Y_new_
.sym 11187 servant.wb_ibus_ack
.sym 11190 $abc$8301$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 11192 servant.cpu.rdata0
.sym 11197 wb_mem_rdt[4]
.sym 11198 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 11200 servant.cpu.cpu.decode.opcode[0]
.sym 11202 servant.mdu_rs1[30]
.sym 11204 servant.mdu_rs1[31]
.sym 11208 servant.cpu.rdata0
.sym 11209 servant.cpu.cpu.decode.opcode[0]
.sym 11210 servant.cpu.cpu.decode.opcode[1]
.sym 11211 servant.cpu.cpu.branch_op
.sym 11217 wb_mem_rdt[4]
.sym 11220 $abc$8301$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 11221 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 11222 servant.wb_dbus_we
.sym 11223 $abc$8301$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$130_Y_new_
.sym 11229 wb_mem_rdt[3]
.sym 11232 wb_mem_rdt[6]
.sym 11239 wb_mem_rdt[5]
.sym 11245 wb_mem_rdt[2]
.sym 11248 servant.wb_ibus_ack
.sym 11249 wb_clk_$glb_clk
.sym 11251 $abc$8301$auto$dff2dffe.cc:175:make_patterns_logic$7380
.sym 11252 $abc$8301$ram.we[0]_new_
.sym 11253 $abc$8301$servant.cpu.cpu.bufreg2.dat_shamt[1]_new_inv_
.sym 11254 dat[1]
.sym 11255 servant.cpu.cpu.bufreg2_q
.sym 11256 $abc$8301$new_n1866_
.sym 11257 $abc$8301$ram.we[1]_new_
.sym 11258 $abc$8301$techmap$techmap1679\ram.mem.1.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 11259 wb_mem_rdt[3]
.sym 11262 servant.cpu.cpu.ebreak
.sym 11263 adr[3]
.sym 11265 adr[4]
.sym 11270 wb_mem_rdt[5]
.sym 11271 adr[5]
.sym 11273 wb_mem_rdt[2]
.sym 11275 wb_mem_rdt[7]
.sym 11276 servant.cpu.cpu.decode.opcode[2]
.sym 11277 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 11278 $abc$8301$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 11279 $abc$8301$auto$ice40_ffinit.cc:141:execute$7951
.sym 11280 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 11281 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 11282 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[6]
.sym 11283 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[2]
.sym 11284 $abc$8301$adr[11]_new_inv_
.sym 11285 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 11286 servant.cpu.cpu.decode.opcode[0]
.sym 11294 servant.cpu.cpu.decode.opcode[2]
.sym 11295 servant.mdu_rs1[1]
.sym 11296 servant.mdu_op[0]
.sym 11299 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 11302 $PACKER_VCC_NET
.sym 11303 $abc$8301$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$50_Y_new_
.sym 11304 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[7]
.sym 11305 servant.cpu.cpu.branch_op
.sym 11309 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[2]
.sym 11313 $abc$8301$new_n1053_
.sym 11314 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[15]
.sym 11316 servant.wb_timer_rdt[0]
.sym 11317 servant.mdu_op[1]
.sym 11322 servant.mdu_rs1[0]
.sym 11326 servant.wb_timer_rdt[0]
.sym 11328 $PACKER_VCC_NET
.sym 11331 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[2]
.sym 11333 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 11338 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 11340 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[7]
.sym 11343 servant.mdu_rs1[1]
.sym 11344 servant.mdu_op[1]
.sym 11345 servant.mdu_rs1[0]
.sym 11346 $abc$8301$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$50_Y_new_
.sym 11349 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[15]
.sym 11350 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 11357 servant.mdu_rs1[0]
.sym 11358 servant.mdu_op[0]
.sym 11361 servant.cpu.cpu.decode.opcode[2]
.sym 11363 servant.cpu.cpu.branch_op
.sym 11367 $abc$8301$new_n1053_
.sym 11368 $abc$8301$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$50_Y_new_
.sym 11369 servant.mdu_rs1[1]
.sym 11370 servant.mdu_op[1]
.sym 11372 wb_clk_$glb_clk
.sym 11373 wb_rst_$glb_sr
.sym 11374 $abc$8301$auto$rtlil.cc:1874:Eq$1536
.sym 11375 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6976
.sym 11376 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6970
.sym 11377 servant.cpu.cpu.immdec.imm7
.sym 11378 $abc$8301$auto$rtlil.cc:1874:Eq$1549
.sym 11379 $abc$8301$new_n1749_
.sym 11380 $abc$8301$servant.cpu.cpu.immdec.i_ctrl[1]_new_
.sym 11381 $abc$8301$servant.cpu.cpu.immdec.signbit_new_
.sym 11383 servant.timer.mtimecmp[0]
.sym 11387 $abc$8301$ram.we[1]_new_
.sym 11388 dat[5]
.sym 11389 dat[1]
.sym 11391 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$4141_new_inv_
.sym 11392 servant.wb_dbus_ack
.sym 11393 servant.mdu_rs1[1]
.sym 11395 $abc$8301$ram.we[0]_new_
.sym 11398 $abc$8301$auto$alumacc.cc:491:replace_alu$1394[6]
.sym 11399 servant.wb_ibus_ack
.sym 11400 wb_mem_rdt[31]
.sym 11401 servant.cpu.cpu.cnt_en
.sym 11404 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6136
.sym 11405 $abc$8301$servant.cpu.cpu.immdec.signbit_new_
.sym 11406 adr[7]
.sym 11407 servant.cpu.cpu.state.misalign_trap_sync
.sym 11408 servant.cpu.cpu.branch_op
.sym 11409 wb_mem_rdt[20]
.sym 11415 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 11416 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[18]_new_
.sym 11417 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[7]
.sym 11418 wb_mem_rdt[20]
.sym 11419 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[2]
.sym 11420 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[7]
.sym 11421 $abc$8301$new_n1497_
.sym 11422 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[2]
.sym 11424 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 11425 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[23]_new_
.sym 11426 $abc$8301$new_n1572_
.sym 11427 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[2]
.sym 11428 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[4]
.sym 11431 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[7]_new_inv_
.sym 11432 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[2]_new_inv_
.sym 11433 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 11436 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[55]_new_
.sym 11437 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 11440 $abc$8301$new_n1498_
.sym 11441 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 11442 servant.wb_ibus_ack
.sym 11444 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[50]_new_
.sym 11445 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4394[2]_new_inv_
.sym 11448 $abc$8301$new_n1497_
.sym 11449 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[55]_new_
.sym 11450 $abc$8301$new_n1498_
.sym 11451 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[23]_new_
.sym 11454 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[18]_new_
.sym 11455 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[50]_new_
.sym 11456 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4394[2]_new_inv_
.sym 11457 $abc$8301$new_n1572_
.sym 11463 wb_mem_rdt[20]
.sym 11466 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 11469 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[4]
.sym 11472 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 11473 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[2]_new_inv_
.sym 11474 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[2]
.sym 11479 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 11481 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[7]
.sym 11484 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 11485 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[2]
.sym 11486 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 11487 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[2]
.sym 11491 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[7]_new_inv_
.sym 11492 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[7]
.sym 11493 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 11494 servant.wb_ibus_ack
.sym 11495 wb_clk_$glb_clk
.sym 11497 tx_to_pc.data_index[0]
.sym 11498 $abc$8301$techmap$techmap1682\ram.mem.1.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1681_Y
.sym 11499 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[21]_new_
.sym 11500 $abc$8301$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$413_Y_new_
.sym 11501 tx_to_pc.data_index[1]
.sym 11502 $abc$8301$auto$rtlil.cc:1906:Mux$1478[24]
.sym 11503 $abc$8301$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$414_Y_new_inv_
.sym 11504 $abc$8301$auto$rtlil.cc:1906:Mux$1478[16]
.sym 11509 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 11510 $PACKER_GND_NET
.sym 11512 servant.mdu_rs1[31]
.sym 11514 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3146_new_inv_
.sym 11515 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$2033_new_inv_
.sym 11516 $abc$8301$auto$rtlil.cc:1874:Eq$1536
.sym 11517 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[9]
.sym 11519 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 11520 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 11522 $abc$8301$auto$rtlil.cc:1906:Mux$1478[23]
.sym 11524 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$484_Y_new_
.sym 11525 $abc$8301$auto$rtlil.cc:1906:Mux$1478[22]
.sym 11526 $abc$8301$ram.we[3]_new_
.sym 11527 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 11528 $abc$8301$auto$rtlil.cc:1906:Mux$1478[16]
.sym 11530 servant.cpu.cpu.rs2_addr[0]
.sym 11531 $abc$8301$ram.we[3]_new_
.sym 11532 $abc$8301$auto$rtlil.cc:1906:Mux$1478[19]
.sym 11538 wb_mem_rdt[14]
.sym 11539 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 11540 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[52]_new_
.sym 11541 wb_mem_rdt[20]
.sym 11542 wb_mem_rdt[13]
.sym 11543 servant.cpu.cpu.immdec.imm19_12_20[2]
.sym 11545 $abc$8301$new_n1306_
.sym 11547 wb_mem_rdt[12]
.sym 11548 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 11549 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[20]_new_
.sym 11550 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 11551 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[4]
.sym 11554 servant.cpu.cpu.immdec.imm19_12_20[1]
.sym 11555 servant.cpu.cpu.immdec.imm19_12_20[3]
.sym 11556 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[5]
.sym 11557 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[4]
.sym 11558 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[4]_new_inv_
.sym 11559 servant.wb_ibus_ack
.sym 11561 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 11563 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[4]
.sym 11564 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4442[2]_new_inv_
.sym 11565 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6976
.sym 11566 servant.cpu.rreg0[0]
.sym 11567 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 11569 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[5]
.sym 11572 servant.cpu.cpu.immdec.imm19_12_20[2]
.sym 11573 wb_mem_rdt[12]
.sym 11574 servant.wb_ibus_ack
.sym 11577 servant.wb_ibus_ack
.sym 11578 wb_mem_rdt[14]
.sym 11579 servant.cpu.rreg0[0]
.sym 11583 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[4]
.sym 11584 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 11585 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 11586 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[4]
.sym 11589 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 11590 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[4]_new_inv_
.sym 11592 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[4]
.sym 11595 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[20]_new_
.sym 11596 $abc$8301$new_n1306_
.sym 11597 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[52]_new_
.sym 11598 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4442[2]_new_inv_
.sym 11601 servant.cpu.cpu.immdec.imm19_12_20[3]
.sym 11602 wb_mem_rdt[13]
.sym 11603 servant.wb_ibus_ack
.sym 11607 servant.cpu.cpu.immdec.imm19_12_20[1]
.sym 11608 wb_mem_rdt[20]
.sym 11610 servant.wb_ibus_ack
.sym 11613 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 11614 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[5]
.sym 11615 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 11616 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[5]
.sym 11617 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6976
.sym 11618 wb_clk_$glb_clk
.sym 11620 $abc$8301$auto$rtlil.cc:1906:Mux$1478[22]
.sym 11621 $abc$8301$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:47$407_Y_new_inv_
.sym 11622 wb_mem_rdt[21]
.sym 11623 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7126
.sym 11624 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[28]_new_
.sym 11625 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4410[2]_new_inv_
.sym 11626 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[5]_new_inv_
.sym 11627 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[53]_new_
.sym 11634 servant.cpu.cpu.new_irq
.sym 11636 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[5]
.sym 11639 servant.cpu.cpu.decode.opcode[0]
.sym 11641 $abc$8301$techmap$techmap1682\ram.mem.1.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1681_Y
.sym 11642 wb_mem_rdt[14]
.sym 11643 wb_mem_rdt[12]
.sym 11644 $abc$8301$auto$rtlil.cc:1906:Mux$1478[25]
.sym 11645 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7354
.sym 11646 servant.cpu.cpu.branch_op
.sym 11647 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6976
.sym 11648 servant.wb_dbus_we
.sym 11650 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 11651 $abc$8301$ram.we[2]_new_
.sym 11652 servant.cpu.rreg0[0]
.sym 11653 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 11654 servant.wb_dbus_ack
.sym 11655 $abc$8301$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:47$407_Y_new_inv_
.sym 11662 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 11663 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[15]
.sym 11664 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[22]_new_
.sym 11665 $abc$8301$new_n1336_
.sym 11667 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4498[1]_new_inv_
.sym 11668 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[15]
.sym 11669 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[6]
.sym 11672 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 11673 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 11674 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[4]
.sym 11676 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[6]_new_inv_
.sym 11677 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 11678 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[54]_new_
.sym 11679 $abc$8301$new_n1318_
.sym 11680 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[31]_new_
.sym 11682 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 11683 $abc$8301$new_n1317_
.sym 11684 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[6]
.sym 11685 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 11686 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[6]
.sym 11688 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[6]
.sym 11689 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[79]_new_
.sym 11690 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[15]_new_inv_
.sym 11695 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[6]
.sym 11696 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[6]_new_inv_
.sym 11697 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 11700 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[15]
.sym 11702 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 11703 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[15]_new_inv_
.sym 11707 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 11708 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[4]
.sym 11713 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 11715 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[6]
.sym 11720 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[15]
.sym 11721 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 11724 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[79]_new_
.sym 11725 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4498[1]_new_inv_
.sym 11726 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[31]_new_
.sym 11727 $abc$8301$new_n1336_
.sym 11730 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[6]
.sym 11731 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 11732 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 11733 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[6]
.sym 11736 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[54]_new_
.sym 11737 $abc$8301$new_n1317_
.sym 11738 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[22]_new_
.sym 11739 $abc$8301$new_n1318_
.sym 11743 $abc$8301$auto$rtlil.cc:1906:Mux$1478[23]
.sym 11744 $abc$8301$techmap$techmap1689\ram.mem.1.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 11745 servant.cpu.rreg0[0]
.sym 11746 $abc$8301$auto$rtlil.cc:1906:Mux$1478[27]
.sym 11747 $abc$8301$auto$rtlil.cc:1906:Mux$1478[31]
.sym 11748 $abc$8301$auto$rtlil.cc:1906:Mux$1478[19]
.sym 11749 $abc$8301$auto$rtlil.cc:1906:Mux$1478[25]
.sym 11750 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4474[1]_new_inv_
.sym 11753 $abc$8301$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$223_Y_new_inv_
.sym 11756 wb_mem_rdt[13]
.sym 11759 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 11760 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 11765 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3175_new_inv_
.sym 11766 wb_mem_rdt[21]
.sym 11767 servant.cpu.cpu.decode.opcode[0]
.sym 11768 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 11769 servant.cpu.cpu.decode.opcode[2]
.sym 11770 $abc$8301$auto$rtlil.cc:1906:Mux$1478[19]
.sym 11771 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[28]_new_
.sym 11772 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 11773 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 11774 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[6]
.sym 11776 $abc$8301$auto$rtlil.cc:1906:Mux$1478[23]
.sym 11777 servant.cpu.cpu.csr.mcause3_0[0]
.sym 11785 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[1]
.sym 11786 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[49]_new_
.sym 11788 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 11789 servant.cpu.cpu.csr.mcause3_0[3]
.sym 11790 servant.cpu.cpu.new_irq
.sym 11793 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 11794 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$484_Y_new_
.sym 11796 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4434[2]_new_inv_
.sym 11798 servant.cpu.cpu.new_irq
.sym 11799 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[1]_new_inv_
.sym 11800 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[17]_new_
.sym 11801 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[1]
.sym 11802 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7102
.sym 11804 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 11805 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 11806 servant.cpu.cpu.branch_op
.sym 11809 $abc$8301$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$217_Y_new_
.sym 11810 $abc$8301$new_n1565_
.sym 11811 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[1]
.sym 11812 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[2]
.sym 11814 $abc$8301$new_n1098_
.sym 11815 servant.cpu.cpu.ebreak
.sym 11817 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[1]
.sym 11819 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 11823 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 11825 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[1]
.sym 11826 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[1]_new_inv_
.sym 11830 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[1]
.sym 11831 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 11835 $abc$8301$new_n1098_
.sym 11836 servant.cpu.cpu.new_irq
.sym 11837 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$484_Y_new_
.sym 11841 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 11844 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[2]
.sym 11847 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$484_Y_new_
.sym 11848 $abc$8301$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$217_Y_new_
.sym 11849 $abc$8301$new_n1098_
.sym 11850 servant.cpu.cpu.ebreak
.sym 11853 servant.cpu.cpu.branch_op
.sym 11854 servant.cpu.cpu.new_irq
.sym 11855 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 11856 servant.cpu.cpu.csr.mcause3_0[3]
.sym 11859 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4434[2]_new_inv_
.sym 11860 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[49]_new_
.sym 11861 $abc$8301$new_n1565_
.sym 11862 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[17]_new_
.sym 11863 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7102
.sym 11864 wb_clk_$glb_clk
.sym 11866 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[76]_new_
.sym 11867 $abc$8301$servant.cpu.cpu.immdec.i_immdec_en[3]_new_inv_
.sym 11868 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[12]_new_inv_
.sym 11869 $abc$8301$new_n1527_
.sym 11870 servant.cpu.cpu.rd_addr[4]
.sym 11871 servant.cpu.cpu.rd_addr[3]
.sym 11872 $abc$8301$ram.o_wb_rdt[28]_new_inv_
.sym 11873 $abc$8301$ram.o_wb_rdt[19]_new_inv_
.sym 11878 servant.wb_dbus_ack
.sym 11879 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[1]
.sym 11881 $abc$8301$new_n1079_
.sym 11884 dat[21]
.sym 11885 wb_mem_rdt[22]
.sym 11887 $abc$8301$techmap$techmap1689\ram.mem.1.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 11889 servant.cpu.rreg0[0]
.sym 11890 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 11891 servant.wb_ibus_ack
.sym 11892 $abc$8301$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 11893 servant.cpu.cpu.rd_addr[3]
.sym 11894 $abc$8301$auto$rtlil.cc:1906:Mux$1478[31]
.sym 11895 dat[25]
.sym 11896 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 11897 wb_mem_rdt[31]
.sym 11898 adr[7]
.sym 11899 servant.cpu.cpu.state.misalign_trap_sync
.sym 11901 servant.cpu.cpu.cnt_en
.sym 11907 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 11908 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[3]
.sym 11909 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[0]
.sym 11911 $abc$8301$new_n1580_
.sym 11912 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 11914 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[3]
.sym 11915 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[51]_new_
.sym 11916 $abc$8301$ram.o_wb_rdt[17]_new_inv_
.sym 11918 servant.cpu.cpu.branch_op
.sym 11919 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[0]_new_inv_
.sym 11920 $abc$8301$ram.o_wb_rdt[16]_new_inv_
.sym 11921 servant.cpu.cpu.csr.mcause3_0[2]
.sym 11922 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 11923 servant.cpu.cpu.state.misalign_trap_sync
.sym 11924 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 11925 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6976
.sym 11926 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[3]
.sym 11928 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 11930 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[19]_new_
.sym 11931 servant.wb_dbus_we
.sym 11932 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4402[2]_new_inv_
.sym 11933 servant.cpu.rreg0[2]
.sym 11935 servant.cpu.rreg0[3]
.sym 11937 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[3]
.sym 11938 servant.wb_ibus_ack
.sym 11941 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[3]
.sym 11943 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 11946 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[3]
.sym 11947 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 11948 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[3]
.sym 11949 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 11952 $abc$8301$ram.o_wb_rdt[17]_new_inv_
.sym 11953 servant.cpu.rreg0[3]
.sym 11954 servant.wb_ibus_ack
.sym 11958 servant.wb_dbus_we
.sym 11959 servant.cpu.cpu.state.misalign_trap_sync
.sym 11960 servant.cpu.cpu.csr.mcause3_0[2]
.sym 11961 servant.cpu.cpu.branch_op
.sym 11964 $abc$8301$new_n1580_
.sym 11965 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[19]_new_
.sym 11966 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4402[2]_new_inv_
.sym 11967 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[51]_new_
.sym 11970 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 11972 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[0]_new_inv_
.sym 11973 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[0]
.sym 11976 servant.wb_ibus_ack
.sym 11977 servant.cpu.rreg0[2]
.sym 11978 $abc$8301$ram.o_wb_rdt[16]_new_inv_
.sym 11982 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 11984 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[3]
.sym 11986 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6976
.sym 11987 wb_clk_$glb_clk
.sym 11989 servant.cpu.cpu.immdec.imm30_25[2]
.sym 11990 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7066
.sym 11991 servant.cpu.cpu.immdec.imm30_25[3]
.sym 11992 servant.cpu.cpu.immdec.imm30_25[1]
.sym 11993 servant.cpu.cpu.immdec.imm30_25[5]
.sym 11994 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[25]_new_
.sym 11995 servant.cpu.cpu.immdec.imm30_25[4]
.sym 11996 servant.cpu.cpu.immdec.imm30_25[0]
.sym 11998 adr[6]
.sym 12002 $abc$8301$ram.o_wb_rdt[17]_new_inv_
.sym 12003 $abc$8301$auto$rtlil.cc:1874:Eq$1536
.sym 12008 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 12010 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 12011 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 12013 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[13]
.sym 12019 $abc$8301$ram.o_wb_rdt[25]_new_inv_
.sym 12023 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[3]
.sym 12032 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7102
.sym 12033 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 12034 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[25]_new_
.sym 12035 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 12036 servant.cpu.cpu.csr.mcause3_0[1]
.sym 12037 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[9]
.sym 12039 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[13]
.sym 12040 $abc$8301$new_n1512_
.sym 12041 $abc$8301$new_n1754_
.sym 12042 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[9]
.sym 12043 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 12044 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 12045 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[9]
.sym 12047 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[13]_new_inv_
.sym 12050 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 12054 $abc$8301$new_n1511_
.sym 12055 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[9]_new_inv_
.sym 12056 $abc$8301$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$223_Y_new_inv_
.sym 12057 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[57]_new_
.sym 12059 servant.cpu.cpu.state.misalign_trap_sync
.sym 12060 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[9]
.sym 12061 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[9]
.sym 12063 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 12064 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[9]
.sym 12065 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[9]
.sym 12066 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 12069 $abc$8301$new_n1512_
.sym 12070 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[25]_new_
.sym 12071 $abc$8301$new_n1511_
.sym 12072 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[57]_new_
.sym 12075 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[13]
.sym 12076 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[13]_new_inv_
.sym 12078 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 12083 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[9]
.sym 12084 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 12088 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 12090 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[9]
.sym 12094 servant.cpu.cpu.csr.mcause3_0[1]
.sym 12095 $abc$8301$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$223_Y_new_inv_
.sym 12096 servant.cpu.cpu.state.misalign_trap_sync
.sym 12099 $abc$8301$new_n1754_
.sym 12102 $abc$8301$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$223_Y_new_inv_
.sym 12106 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[9]_new_inv_
.sym 12107 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 12108 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[9]
.sym 12109 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7102
.sym 12110 wb_clk_$glb_clk
.sym 12112 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[26]_new_
.sym 12113 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[31]_new_inv_
.sym 12114 dat[25]
.sym 12115 dat[26]
.sym 12116 dat[31]
.sym 12117 dat[24]
.sym 12119 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[24]_new_
.sym 12126 servant.wb_dbus_ack
.sym 12127 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 12131 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 12133 dat[30]
.sym 12134 dat[17]
.sym 12135 $abc$8301$ram.o_wb_rdt[27]_new_inv_
.sym 12137 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7354
.sym 12139 servant.wb_dbus_ack
.sym 12155 $abc$8301$new_n1534_
.sym 12157 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[13]
.sym 12158 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[13]
.sym 12161 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[61]_new_
.sym 12162 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 12164 wb_mem_rdt[30]
.sym 12167 $abc$8301$ram.o_wb_rdt[24]_new_inv_
.sym 12168 servant.cpu.cpu.immdec.imm30_25[0]
.sym 12176 servant.wb_ibus_ack
.sym 12177 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4482[2]_new_inv_
.sym 12179 $abc$8301$ram.o_wb_rdt[23]_new_inv_
.sym 12180 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7030
.sym 12182 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[29]_new_
.sym 12183 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 12184 servant.cpu.cpu.rs2_addr[4]
.sym 12186 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 12188 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[13]
.sym 12198 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[29]_new_
.sym 12199 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[61]_new_
.sym 12200 $abc$8301$new_n1534_
.sym 12201 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4482[2]_new_inv_
.sym 12210 servant.cpu.cpu.rs2_addr[4]
.sym 12211 $abc$8301$ram.o_wb_rdt[23]_new_inv_
.sym 12213 servant.wb_ibus_ack
.sym 12216 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 12218 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[13]
.sym 12222 wb_mem_rdt[30]
.sym 12228 servant.wb_ibus_ack
.sym 12229 servant.cpu.cpu.immdec.imm30_25[0]
.sym 12230 $abc$8301$ram.o_wb_rdt[24]_new_inv_
.sym 12232 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7030
.sym 12233 wb_clk_$glb_clk
.sym 12246 dat[26]
.sym 12258 wb_mem_rdt[26]
.sym 12259 dat[31]
.sym 12265 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 12309 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7162
.sym 12320 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7162
.sym 12338 $abc$8301$auto$ice40_ffinit.cc:141:execute$8027
.sym 12340 $abc$8301$servant.cpu.cpu.bufreg2.dat_shamt[0]_new_inv_
.sym 12342 $abc$8301$auto$wreduce.cc:455:run$1335[0]
.sym 12353 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2800[0]_new_
.sym 12356 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6499
.sym 12358 $abc$8301$auto$simplemap.cc:309:simplemap_lut$2230_new_
.sym 12359 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2280[2]_new_
.sym 12369 wb_clk
.sym 12377 tx_to_pc.state[0]
.sym 12380 tx_to_pc.state[1]
.sym 12384 tx_to_pc.clock_count[0]
.sym 12388 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6124
.sym 12391 tx_to_pc.clock_count[1]
.sym 12400 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6124
.sym 12402 $abc$8301$auto$rtlil.cc:1969:NotGate$8039
.sym 12406 $abc$8301$auto$rtlil.cc:1969:NotGate$8039
.sym 12408 $abc$8301$auto$alumacc.cc:491:replace_alu$1394[6]
.sym 12417 tx_to_pc.state[0]
.sym 12418 tx_to_pc.state[1]
.sym 12430 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6124
.sym 12443 $abc$8301$auto$rtlil.cc:1969:NotGate$8039
.sym 12448 $abc$8301$auto$alumacc.cc:491:replace_alu$1394[6]
.sym 12449 tx_to_pc.clock_count[1]
.sym 12453 $abc$8301$auto$rtlil.cc:1969:NotGate$8039
.sym 12454 tx_to_pc.clock_count[0]
.sym 12455 $abc$8301$auto$alumacc.cc:491:replace_alu$1394[6]
.sym 12456 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6124
.sym 12457 i_clk$SB_IO_IN_$glb_clk
.sym 12458 $abc$8301$auto$rtlil.cc:1969:NotGate$8039
.sym 12463 $abc$8301$new_n1022_
.sym 12464 $abc$8301$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.$1\buffer[7:0][0]_new_
.sym 12465 $abc$8301$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.$1\buffer[7:0][1]_new_
.sym 12466 $abc$8301$new_n1591_
.sym 12467 servant.wb_gpio_rdt
.sym 12468 pc_active
.sym 12469 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[0]_new_inv_
.sym 12470 $abc$8301$new_n1019_
.sym 12474 $abc$8301$auto$rtlil.cc:1906:Mux$1478[23]
.sym 12479 dat[0]
.sym 12492 q$SB_IO_OUT
.sym 12496 $abc$8301$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$363_Y_new_
.sym 12498 dat[1]
.sym 12507 wb_mem_rdt[0]
.sym 12510 $abc$8301$auto$rtlil.cc:1969:NotGate$8039
.sym 12511 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6154
.sym 12516 $auto$ice40_ffinit.cc:140:execute$8026
.sym 12517 $abc$8301$new_n993_
.sym 12518 tx_to_pc.data_index[0]
.sym 12522 data_to[4]
.sym 12523 wb_mem_rdt[3]
.sym 12524 tx_to_pc.data_index[0]
.sym 12529 $abc$8301$adr[22]_new_inv_
.sym 12545 $abc$8301$auto$ice40_ffinit.cc:141:execute$8003
.sym 12546 $abc$8301$auto$ice40_ffinit.cc:141:execute$8015
.sym 12547 $abc$8301$auto$alumacc.cc:491:replace_alu$1394[6]
.sym 12548 tx_to_pc.state[0]
.sym 12549 $abc$8301$auto$rtlil.cc:1969:NotGate$8039
.sym 12551 $abc$8301$auto$ice40_ffinit.cc:141:execute$7991
.sym 12552 $abc$8301$auto$ice40_ffinit.cc:141:execute$7995
.sym 12556 $abc$8301$techmap$techmap\tx_to_pc.$procmux$1128.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$2404_Y_new_inv_
.sym 12561 pc_active
.sym 12564 $abc$8301$new_n1022_
.sym 12567 tx_to_pc.state[1]
.sym 12569 tx_to_pc.data_index[2]
.sym 12571 $abc$8301$new_n1019_
.sym 12573 $abc$8301$techmap$techmap\tx_to_pc.$procmux$1128.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$2404_Y_new_inv_
.sym 12575 $abc$8301$auto$rtlil.cc:1969:NotGate$8039
.sym 12576 pc_active
.sym 12582 tx_to_pc.state[1]
.sym 12585 tx_to_pc.state[1]
.sym 12586 tx_to_pc.state[0]
.sym 12587 $abc$8301$new_n1019_
.sym 12588 $abc$8301$new_n1022_
.sym 12591 $abc$8301$auto$ice40_ffinit.cc:141:execute$7995
.sym 12592 tx_to_pc.data_index[2]
.sym 12594 $abc$8301$auto$ice40_ffinit.cc:141:execute$7991
.sym 12597 tx_to_pc.state[1]
.sym 12598 tx_to_pc.state[0]
.sym 12600 $abc$8301$auto$alumacc.cc:491:replace_alu$1394[6]
.sym 12609 tx_to_pc.state[1]
.sym 12610 $abc$8301$auto$alumacc.cc:491:replace_alu$1394[6]
.sym 12612 tx_to_pc.state[0]
.sym 12615 $abc$8301$auto$ice40_ffinit.cc:141:execute$8003
.sym 12616 $abc$8301$auto$ice40_ffinit.cc:141:execute$8015
.sym 12618 tx_to_pc.data_index[2]
.sym 12620 i_clk$SB_IO_IN_$glb_clk
.sym 12622 $0\pc_active[0:0]
.sym 12623 $abc$8301$auto$ice40_ffinit.cc:141:execute$8011
.sym 12624 $abc$8301$auto$ice40_ffinit.cc:141:execute$8007
.sym 12625 $abc$8301$auto$ice40_ffinit.cc:141:execute$7999
.sym 12626 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[3]_new_inv_
.sym 12627 $abc$8301$auto$ice40_ffinit.cc:141:execute$7935
.sym 12628 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[2]_new_inv_
.sym 12629 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[4]_new_inv_
.sym 12634 servant.wb_timer_rdt[0]
.sym 12640 $abc$8301$auto$ice40_ffinit.cc:141:execute$8019
.sym 12646 tx_to_pc.data_index[2]
.sym 12653 servant.wb_timer_rdt[3]
.sym 12655 servant.wb_timer_rdt[4]
.sym 12663 data_to[2]
.sym 12666 data_to[7]
.sym 12667 data_to[6]
.sym 12669 $abc$8301$techmap$techmap\tx_to_pc.$procmux$1128.$and$/usr/bin/../share/yosys/techmap.v:434$2403_Y[1]_new_
.sym 12672 data_to[3]
.sym 12674 $abc$8301$auto$ice40_ffinit.cc:141:execute$7991
.sym 12675 $abc$8301$new_n993_
.sym 12677 $abc$8301$techmap$techmap\tx_to_pc.$procmux$1128.$and$/usr/bin/../share/yosys/techmap.v:434$2403_Y[1]_new_
.sym 12679 tx_to_pc.data_index[2]
.sym 12681 $abc$8301$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$33_Y[2]
.sym 12683 $abc$8301$auto$ice40_ffinit.cc:141:execute$7995
.sym 12684 $abc$8301$auto$simplemap.cc:309:simplemap_lut$2478_new_inv_
.sym 12685 $abc$8301$auto$ice40_ffinit.cc:141:execute$8015
.sym 12686 $abc$8301$auto$alumacc.cc:491:replace_alu$1394[6]
.sym 12688 tx_to_pc.data_index[1]
.sym 12689 tx_to_pc.data_index[0]
.sym 12690 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6154
.sym 12692 $abc$8301$auto$ice40_ffinit.cc:141:execute$8003
.sym 12695 $nextpnr_ICESTORM_LC_0$O
.sym 12697 tx_to_pc.data_index[0]
.sym 12701 $auto$alumacc.cc:474:replace_alu$1429.C[2]
.sym 12703 tx_to_pc.data_index[1]
.sym 12710 tx_to_pc.data_index[2]
.sym 12711 $auto$alumacc.cc:474:replace_alu$1429.C[2]
.sym 12714 data_to[7]
.sym 12715 $abc$8301$auto$ice40_ffinit.cc:141:execute$7991
.sym 12716 $abc$8301$new_n993_
.sym 12717 $abc$8301$techmap$techmap\tx_to_pc.$procmux$1128.$and$/usr/bin/../share/yosys/techmap.v:434$2403_Y[1]_new_
.sym 12720 data_to[3]
.sym 12721 $abc$8301$new_n993_
.sym 12722 $abc$8301$auto$ice40_ffinit.cc:141:execute$7995
.sym 12723 $abc$8301$techmap$techmap\tx_to_pc.$procmux$1128.$and$/usr/bin/../share/yosys/techmap.v:434$2403_Y[1]_new_
.sym 12726 $abc$8301$techmap$techmap\tx_to_pc.$procmux$1128.$and$/usr/bin/../share/yosys/techmap.v:434$2403_Y[1]_new_
.sym 12727 data_to[2]
.sym 12728 $abc$8301$new_n993_
.sym 12729 $abc$8301$auto$ice40_ffinit.cc:141:execute$8003
.sym 12732 $abc$8301$auto$ice40_ffinit.cc:141:execute$8015
.sym 12733 $abc$8301$techmap$techmap\tx_to_pc.$procmux$1128.$and$/usr/bin/../share/yosys/techmap.v:434$2403_Y[1]_new_
.sym 12734 data_to[6]
.sym 12735 $abc$8301$new_n993_
.sym 12738 $abc$8301$auto$alumacc.cc:491:replace_alu$1394[6]
.sym 12739 tx_to_pc.data_index[2]
.sym 12740 $abc$8301$auto$simplemap.cc:309:simplemap_lut$2478_new_inv_
.sym 12741 $abc$8301$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$33_Y[2]
.sym 12742 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6154
.sym 12743 i_clk$SB_IO_IN_$glb_clk
.sym 12745 servant.timer.mtimecmp[4]
.sym 12746 $abc$8301$new_n1077_
.sym 12747 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[1]
.sym 12748 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[4]
.sym 12749 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[6]
.sym 12750 $abc$8301$auto$simplemap.cc:309:simplemap_lut$2478_new_inv_
.sym 12751 servant.timer.mtimecmp[6]
.sym 12752 servant.timer.mtimecmp[1]
.sym 12755 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[5]
.sym 12756 tx_to_pc.data_index[1]
.sym 12760 wb_mem_rdt[4]
.sym 12761 $abc$8301$auto$wreduce.cc:455:run$1335[5]
.sym 12763 data_to[5]
.sym 12766 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6154
.sym 12768 servant.mdu_rs1[31]
.sym 12769 $abc$8301$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$363_Y_new_
.sym 12771 dat[2]
.sym 12774 tx_to_pc.data_index[1]
.sym 12777 q$SB_IO_OUT
.sym 12779 $abc$8301$auto$rtlil.cc:1874:Eq$1484
.sym 12780 dat[1]
.sym 12786 wb_mem_rdt[4]
.sym 12790 wb_mem_rdt[2]
.sym 12792 $PACKER_VCC_NET
.sym 12793 $abc$8301$auto$alumacc.cc:491:replace_alu$1394[6]
.sym 12794 tx_to_pc.data_index[0]
.sym 12798 wb_mem_rdt[3]
.sym 12799 $abc$8301$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$33_Y[0]
.sym 12801 tx_to_pc.data_index[0]
.sym 12805 wb_mem_rdt[0]
.sym 12809 wb_mem_rdt[6]
.sym 12813 $0\pc_active[0:0]
.sym 12814 wb_mem_rdt[7]
.sym 12815 $abc$8301$auto$simplemap.cc:309:simplemap_lut$2478_new_inv_
.sym 12821 wb_mem_rdt[2]
.sym 12825 wb_mem_rdt[3]
.sym 12831 wb_mem_rdt[4]
.sym 12839 wb_mem_rdt[7]
.sym 12844 wb_mem_rdt[6]
.sym 12850 $PACKER_VCC_NET
.sym 12852 tx_to_pc.data_index[0]
.sym 12855 $abc$8301$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$33_Y[0]
.sym 12856 tx_to_pc.data_index[0]
.sym 12857 $abc$8301$auto$simplemap.cc:309:simplemap_lut$2478_new_inv_
.sym 12858 $abc$8301$auto$alumacc.cc:491:replace_alu$1394[6]
.sym 12861 wb_mem_rdt[0]
.sym 12865 $0\pc_active[0:0]
.sym 12866 wb_clk_$glb_clk
.sym 12870 servant.wb_timer_rdt[2]
.sym 12871 servant.wb_timer_rdt[3]
.sym 12872 servant.wb_timer_rdt[4]
.sym 12873 servant.wb_timer_rdt[5]
.sym 12874 servant.wb_timer_rdt[6]
.sym 12875 servant.wb_timer_rdt[7]
.sym 12878 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[13]
.sym 12881 servant.timer.mtimecmp[3]
.sym 12885 adr[8]
.sym 12886 servant.wb_ibus_adr[12]
.sym 12891 adr[7]
.sym 12893 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2280[2]_new_
.sym 12894 servant.wb_timer_rdt[15]
.sym 12896 clock_gen.pll.rst_reg[1]
.sym 12897 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 12899 $0\pc_active[0:0]
.sym 12901 $abc$8301$techmap\tx_to_pc.$procmux$1120_Y[0]_new_inv_
.sym 12911 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6136
.sym 12920 tx_to_pc.state[1]
.sym 12922 tx_to_pc.state[0]
.sym 12923 $abc$8301$techmap\tx_to_pc.$procmux$1120_Y[2]_new_inv_
.sym 12924 $abc$8301$auto$simplemap.cc:309:simplemap_lut$2230_new_
.sym 12937 tx_to_pc.data_index[1]
.sym 12944 $abc$8301$auto$simplemap.cc:309:simplemap_lut$2230_new_
.sym 12945 $abc$8301$techmap\tx_to_pc.$procmux$1120_Y[2]_new_inv_
.sym 12948 tx_to_pc.data_index[1]
.sym 12975 tx_to_pc.state[0]
.sym 12985 tx_to_pc.state[0]
.sym 12987 tx_to_pc.state[1]
.sym 12988 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6136
.sym 12989 i_clk$SB_IO_IN_$glb_clk
.sym 12991 servant.wb_timer_rdt[8]
.sym 12992 servant.wb_timer_rdt[9]
.sym 12993 servant.wb_timer_rdt[10]
.sym 12994 servant.wb_timer_rdt[11]
.sym 12995 servant.wb_timer_rdt[12]
.sym 12996 servant.wb_timer_rdt[13]
.sym 12997 servant.wb_timer_rdt[14]
.sym 12998 servant.wb_timer_rdt[15]
.sym 13001 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[5]
.sym 13002 $abc$8301$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$414_Y_new_inv_
.sym 13003 adr[2]
.sym 13005 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6136
.sym 13008 adr[2]
.sym 13010 adr[3]
.sym 13012 $abc$8301$ram.we[0]_new_
.sym 13013 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 13015 servant.mdu_rs1[30]
.sym 13016 $abc$8301$auto$rtlil.cc:1906:Mux$1476[2]
.sym 13017 $abc$8301$auto$rtlil.cc:1874:Eq$1484
.sym 13018 $abc$8301$auto$rtlil.cc:1906:Mux$1478[16]
.sym 13019 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2280[2]_new_
.sym 13020 tx_to_pc.data_index[0]
.sym 13022 $abc$8301$adr[11]_new_inv_
.sym 13024 servant.wb_timer_rdt[8]
.sym 13025 $PACKER_VCC_NET
.sym 13026 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 13033 $abc$8301$adr[11]_new_inv_
.sym 13035 servant.cpu.cpu.cnt_done
.sym 13038 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2280[2]_new_
.sym 13042 $abc$8301$auto$ice40_ffinit.cc:141:execute$8019
.sym 13043 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2800[0]_new_
.sym 13046 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 13047 $abc$8301$auto$wreduce.cc:455:run$1335[5]
.sym 13050 servant.mdu_rs1[12]
.sym 13052 servant.wb_ibus_adr[12]
.sym 13053 $abc$8301$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 13057 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 13059 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6499
.sym 13063 dat[0]
.sym 13065 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 13068 $abc$8301$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 13071 servant.cpu.cpu.cnt_done
.sym 13072 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 13073 $abc$8301$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 13074 $abc$8301$auto$wreduce.cc:455:run$1335[5]
.sym 13084 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2280[2]_new_
.sym 13085 $abc$8301$adr[11]_new_inv_
.sym 13086 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2800[0]_new_
.sym 13089 dat[0]
.sym 13096 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2280[2]_new_
.sym 13097 $abc$8301$adr[11]_new_inv_
.sym 13098 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2800[0]_new_
.sym 13101 servant.mdu_rs1[12]
.sym 13102 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 13103 servant.wb_ibus_adr[12]
.sym 13107 $abc$8301$auto$ice40_ffinit.cc:141:execute$8019
.sym 13111 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6499
.sym 13112 wb_clk_$glb_clk
.sym 13114 servant.wb_timer_rdt[16]
.sym 13115 servant.wb_timer_rdt[17]
.sym 13116 servant.wb_timer_rdt[18]
.sym 13117 servant.wb_timer_rdt[19]
.sym 13118 servant.wb_timer_rdt[20]
.sym 13119 servant.wb_timer_rdt[21]
.sym 13120 servant.wb_timer_rdt[22]
.sym 13121 servant.wb_timer_rdt[23]
.sym 13126 $abc$8301$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$363_Y_new_
.sym 13129 servant.wb_dbus_ack
.sym 13131 wb_mem_rdt[0]
.sym 13133 $abc$8301$adr[22]_new_inv_
.sym 13134 $abc$8301$auto$rtlil.cc:1874:Eq$1562
.sym 13135 wb_mem_rdt[6]
.sym 13136 $abc$8301$adr[20]_new_inv_
.sym 13138 servant.wb_timer_rdt[30]
.sym 13139 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 13140 servant.wb_timer_rdt[31]
.sym 13141 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 13142 $abc$8301$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 13143 dat[16]
.sym 13144 servant.wb_timer_rdt[25]
.sym 13145 servant.wb_timer_rdt[23]
.sym 13146 servant.wb_timer_rdt[14]
.sym 13147 dat[8]
.sym 13149 to_pc$SB_IO_OUT
.sym 13155 $abc$8301$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$363_Y_new_
.sym 13157 servant.wb_ibus_adr[10]
.sym 13159 servant.wb_ibus_adr[9]
.sym 13160 dat[6]
.sym 13163 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 13164 $abc$8301$new_n1606_
.sym 13166 servant.wb_ibus_adr[11]
.sym 13167 servant.mdu_rs1[31]
.sym 13168 servant.mdu_rs1[12]
.sym 13173 $abc$8301$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 13175 servant.mdu_rs1[30]
.sym 13177 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 13179 servant.mdu_rs1[9]
.sym 13181 servant.mdu_rs1[11]
.sym 13185 servant.wb_dbus_we
.sym 13186 servant.mdu_rs1[10]
.sym 13190 servant.mdu_rs1[10]
.sym 13194 servant.mdu_rs1[11]
.sym 13195 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 13197 servant.wb_ibus_adr[11]
.sym 13202 servant.mdu_rs1[12]
.sym 13207 servant.mdu_rs1[10]
.sym 13208 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 13209 servant.wb_ibus_adr[10]
.sym 13212 $abc$8301$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 13213 servant.mdu_rs1[31]
.sym 13214 servant.mdu_rs1[30]
.sym 13215 servant.wb_dbus_we
.sym 13218 servant.mdu_rs1[9]
.sym 13219 servant.wb_ibus_adr[9]
.sym 13221 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 13224 $abc$8301$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$363_Y_new_
.sym 13226 $abc$8301$new_n1606_
.sym 13227 dat[6]
.sym 13230 servant.mdu_rs1[11]
.sym 13234 servant.cpu.cpu.bufreg_en_$glb_ce
.sym 13235 wb_clk_$glb_clk
.sym 13237 servant.wb_timer_rdt[24]
.sym 13238 servant.wb_timer_rdt[25]
.sym 13239 servant.wb_timer_rdt[26]
.sym 13240 servant.wb_timer_rdt[27]
.sym 13241 servant.wb_timer_rdt[28]
.sym 13242 servant.wb_timer_rdt[29]
.sym 13243 servant.wb_timer_rdt[30]
.sym 13244 servant.wb_timer_rdt[31]
.sym 13251 adr[9]
.sym 13252 $abc$8301$auto$ice40_ffinit.cc:141:execute$7951
.sym 13253 $abc$8301$adr[11]_new_inv_
.sym 13255 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 13261 servant.wb_ibus_adr[9]
.sym 13262 $abc$8301$auto$rtlil.cc:1906:Mux$1478[22]
.sym 13263 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6976
.sym 13264 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2800[0]_new_
.sym 13265 servant.wb_timer_rdt[20]
.sym 13266 tx_to_pc.data_index[1]
.sym 13267 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 13268 adr[9]
.sym 13269 wb_mem_rdt[30]
.sym 13270 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[12]
.sym 13271 dat[2]
.sym 13272 dat[1]
.sym 13279 $abc$8301$adr[11]_new_inv_
.sym 13281 adr[5]
.sym 13282 clock_gen.pll.rst_reg[1]
.sym 13286 servant.wb_ibus_adr[12]
.sym 13287 adr[7]
.sym 13288 servant.wb_ibus_adr[10]
.sym 13289 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2800[0]_new_
.sym 13290 $abc$8301$auto$ice40_ffinit.cc:141:execute$7955
.sym 13291 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2280[2]_new_
.sym 13292 servant.wb_dbus_we
.sym 13294 $abc$8301$auto$ice40_ffinit.cc:141:execute$7951
.sym 13296 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 13305 servant.wb_ibus_adr[11]
.sym 13306 servant.mdu_rs1[31]
.sym 13309 $abc$8301$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 13311 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2800[0]_new_
.sym 13312 $abc$8301$adr[11]_new_inv_
.sym 13313 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2280[2]_new_
.sym 13319 $abc$8301$auto$ice40_ffinit.cc:141:execute$7955
.sym 13323 servant.wb_ibus_adr[11]
.sym 13329 servant.wb_ibus_adr[12]
.sym 13336 servant.wb_ibus_adr[10]
.sym 13341 servant.wb_dbus_we
.sym 13342 $abc$8301$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 13343 servant.mdu_rs1[31]
.sym 13344 clock_gen.pll.rst_reg[1]
.sym 13347 adr[7]
.sym 13349 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 13350 $abc$8301$auto$ice40_ffinit.cc:141:execute$7955
.sym 13354 $abc$8301$auto$ice40_ffinit.cc:141:execute$7951
.sym 13355 adr[5]
.sym 13356 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 13357 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7162_$glb_ce
.sym 13358 wb_clk_$glb_clk
.sym 13359 wb_rst_$glb_sr
.sym 13360 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[1]_new_inv_
.sym 13361 dat[5]
.sym 13362 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[7]_new_
.sym 13363 dat[7]
.sym 13364 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[5]_new_inv_
.sym 13365 wb_rst
.sym 13366 $abc$8301$auto$alumacc.cc:490:replace_alu$1403[14]_new_
.sym 13367 $abc$8301$new_n1075_
.sym 13371 dat[31]
.sym 13372 $abc$8301$auto$rtlil.cc:1874:Eq$1497
.sym 13374 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6202
.sym 13376 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 13377 adr[7]
.sym 13378 $abc$8301$auto$ice40_ffinit.cc:141:execute$7955
.sym 13380 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 13381 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[5]
.sym 13382 $abc$8301$auto$rtlil.cc:1874:Eq$1484
.sym 13383 adr[8]
.sym 13384 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$2033_new_inv_
.sym 13385 servant.mdu_rs1[31]
.sym 13386 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2280[2]_new_
.sym 13387 servant.mdu_rs1[0]
.sym 13388 clock_gen.pll.rst_reg[1]
.sym 13389 $abc$8301$techmap\tx_to_pc.$procmux$1120_Y[0]_new_inv_
.sym 13390 servant.wb_timer_rdt[29]
.sym 13391 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6976
.sym 13392 $abc$8301$auto$dff2dffe.cc:175:make_patterns_logic$7380
.sym 13393 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 13394 servant.wb_timer_rdt[15]
.sym 13395 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[12]
.sym 13401 servant.mdu_rs1[1]
.sym 13403 $abc$8301$auto$dff2dffe.cc:175:make_patterns_logic$7380
.sym 13404 $abc$8301$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$363_Y_new_
.sym 13405 dat[0]
.sym 13406 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7354
.sym 13407 servant.wb_dbus_ack
.sym 13408 $abc$8301$ram.we[3]_new_
.sym 13409 servant.mdu_rs1[1]
.sym 13410 dat[24]
.sym 13411 servant.mdu_rs1[0]
.sym 13412 $abc$8301$ram.we[2]_new_
.sym 13413 dat[16]
.sym 13414 $abc$8301$new_n1053_
.sym 13417 dat[8]
.sym 13419 $abc$8301$servant.cpu.cpu.bufreg2.dat_shamt[1]_new_inv_
.sym 13420 $abc$8301$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$50_Y_new_
.sym 13421 servant.mdu_op[1]
.sym 13423 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$2033_new_inv_
.sym 13425 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[1]_new_inv_
.sym 13428 dat[1]
.sym 13430 $abc$8301$new_n1866_
.sym 13431 dat[2]
.sym 13434 servant.wb_dbus_ack
.sym 13435 $abc$8301$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$363_Y_new_
.sym 13436 dat[0]
.sym 13437 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7354
.sym 13440 $abc$8301$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$50_Y_new_
.sym 13441 servant.mdu_rs1[1]
.sym 13442 servant.mdu_rs1[0]
.sym 13447 $abc$8301$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$363_Y_new_
.sym 13448 dat[1]
.sym 13449 dat[2]
.sym 13453 servant.wb_dbus_ack
.sym 13454 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[1]_new_inv_
.sym 13455 $abc$8301$servant.cpu.cpu.bufreg2.dat_shamt[1]_new_inv_
.sym 13458 $abc$8301$new_n1866_
.sym 13459 dat[16]
.sym 13460 dat[0]
.sym 13461 servant.mdu_rs1[0]
.sym 13464 servant.mdu_rs1[0]
.sym 13465 dat[24]
.sym 13466 servant.mdu_rs1[1]
.sym 13467 dat[8]
.sym 13470 servant.mdu_op[1]
.sym 13471 $abc$8301$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$50_Y_new_
.sym 13472 $abc$8301$new_n1053_
.sym 13473 servant.mdu_rs1[1]
.sym 13476 $abc$8301$ram.we[3]_new_
.sym 13477 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$2033_new_inv_
.sym 13479 $abc$8301$ram.we[2]_new_
.sym 13480 $abc$8301$auto$dff2dffe.cc:175:make_patterns_logic$7380
.sym 13481 wb_clk_$glb_clk
.sym 13483 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$2850_new_inv_
.sym 13484 servant.wb_timer_rdt[1]
.sym 13485 $abc$8301$auto$rtlil.cc:1874:Eq$1510
.sym 13486 $abc$8301$auto$simplemap.cc:168:logic_reduce$2295_new_inv_
.sym 13487 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6490
.sym 13488 $abc$8301$new_n1066_
.sym 13489 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$2033_new_inv_
.sym 13490 $abc$8301$auto$rtlil.cc:1874:Eq$1523
.sym 13492 dat[24]
.sym 13493 dat[24]
.sym 13497 clock_gen.pll.rst_reg[1]
.sym 13499 $abc$8301$ram.we[0]_new_
.sym 13500 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 13501 dat[0]
.sym 13504 ram.my_adr[7]
.sym 13506 wb_mem_rdt[4]
.sym 13507 $abc$8301$auto$rtlil.cc:1874:Eq$1549
.sym 13508 $abc$8301$auto$rtlil.cc:1906:Mux$1476[2]
.sym 13509 $abc$8301$auto$rtlil.cc:1874:Eq$1484
.sym 13510 $abc$8301$auto$rtlil.cc:1906:Mux$1478[16]
.sym 13511 servant.timer_irq
.sym 13512 tx_to_pc.data_index[0]
.sym 13513 servant.cpu.cpu.branch_op
.sym 13514 $abc$8301$adr[11]_new_inv_
.sym 13515 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[8]
.sym 13516 servant.wb_timer_rdt[8]
.sym 13517 $PACKER_VCC_NET
.sym 13518 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 13526 servant.mdu_op[2]
.sym 13528 wb_mem_rdt[7]
.sym 13529 servant.cpu.cpu.decode.opcode[2]
.sym 13531 $abc$8301$servant.cpu.cpu.immdec.signbit_new_
.sym 13533 servant.cpu.cpu.decode.opcode[1]
.sym 13534 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6970
.sym 13537 $abc$8301$adr[11]_new_inv_
.sym 13539 servant.cpu.cpu.decode.opcode[0]
.sym 13540 servant.wb_ibus_ack
.sym 13541 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2800[0]_new_
.sym 13542 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6970
.sym 13545 $abc$8301$new_n1749_
.sym 13546 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$484_Y_new_
.sym 13548 servant.wb_ibus_ack
.sym 13550 servant.cpu.cpu.cnt_en
.sym 13552 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2280[2]_new_
.sym 13553 servant.cpu.cpu.immdec.imm31
.sym 13554 servant.mdu_op[2]
.sym 13558 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2280[2]_new_
.sym 13559 $abc$8301$adr[11]_new_inv_
.sym 13560 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2800[0]_new_
.sym 13563 $abc$8301$new_n1749_
.sym 13564 servant.mdu_op[2]
.sym 13565 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6970
.sym 13566 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$484_Y_new_
.sym 13570 servant.cpu.cpu.cnt_en
.sym 13572 servant.wb_ibus_ack
.sym 13576 wb_mem_rdt[7]
.sym 13577 $abc$8301$servant.cpu.cpu.immdec.signbit_new_
.sym 13578 servant.wb_ibus_ack
.sym 13581 $abc$8301$adr[11]_new_inv_
.sym 13582 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2800[0]_new_
.sym 13584 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2280[2]_new_
.sym 13587 servant.wb_ibus_ack
.sym 13588 servant.cpu.cpu.decode.opcode[0]
.sym 13589 servant.cpu.cpu.decode.opcode[2]
.sym 13590 servant.cpu.cpu.decode.opcode[1]
.sym 13593 servant.cpu.cpu.decode.opcode[0]
.sym 13595 servant.cpu.cpu.decode.opcode[1]
.sym 13596 servant.cpu.cpu.decode.opcode[2]
.sym 13600 servant.cpu.cpu.immdec.imm31
.sym 13601 servant.mdu_op[2]
.sym 13602 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$484_Y_new_
.sym 13603 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6970
.sym 13604 wb_clk_$glb_clk
.sym 13606 $abc$8301$auto$rtlil.cc:1906:Mux$1476[9]_new_inv_
.sym 13607 servant.cpu.cpu.new_irq
.sym 13608 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7153
.sym 13609 $abc$8301$auto$rtlil.cc:1906:Mux$1476[10]_new_inv_
.sym 13610 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2845[0]_new_
.sym 13613 servant.timer.mtimecmp[20]
.sym 13619 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 13620 servant.wb_timer_rdt[0]
.sym 13621 $abc$8301$auto$simplemap.cc:168:logic_reduce$2295_new_inv_
.sym 13622 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6976
.sym 13625 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$2850_new_inv_
.sym 13626 $abc$8301$auto$rtlil.cc:1906:Mux$1478[25]
.sym 13628 $abc$8301$auto$rtlil.cc:1874:Eq$1549
.sym 13629 $abc$8301$auto$rtlil.cc:1874:Eq$1510
.sym 13630 dat[16]
.sym 13631 dat[8]
.sym 13632 $abc$8301$auto$rtlil.cc:1906:Mux$1478[24]
.sym 13633 servant.cpu.cpu.csr.mie_mtie
.sym 13634 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3175_new_inv_
.sym 13635 $abc$8301$auto$rtlil.cc:1906:Mux$1478[22]
.sym 13637 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[5]
.sym 13638 servant.wb_timer_rdt[30]
.sym 13639 wb_mem_rdt[21]
.sym 13640 servant.wb_timer_rdt[31]
.sym 13641 servant.wb_timer_rdt[25]
.sym 13647 servant.cpu.cpu.decode.opcode[0]
.sym 13648 dat[16]
.sym 13649 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6136
.sym 13650 $abc$8301$auto$simplemap.cc:168:logic_reduce$2295_new_inv_
.sym 13651 $abc$8301$auto$alumacc.cc:491:replace_alu$1394[6]
.sym 13653 $abc$8301$servant.cpu.cpu.immdec.i_ctrl[1]_new_
.sym 13654 $abc$8301$servant.cpu.cpu.immdec.signbit_new_
.sym 13656 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 13658 servant.cpu.cpu.immdec.imm7
.sym 13659 $abc$8301$techmap\tx_to_pc.$procmux$1120_Y[0]_new_inv_
.sym 13661 servant.cpu.cpu.immdec.imm19_12_20[0]
.sym 13662 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[5]
.sym 13665 $abc$8301$auto$simplemap.cc:309:simplemap_lut$2230_new_
.sym 13666 $abc$8301$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$413_Y_new_
.sym 13667 $abc$8301$ram.we[3]_new_
.sym 13668 dat[24]
.sym 13671 tx_to_pc.data_index[0]
.sym 13673 servant.cpu.cpu.branch_op
.sym 13674 $abc$8301$ram.we[2]_new_
.sym 13675 tx_to_pc.data_index[1]
.sym 13676 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 13680 $abc$8301$auto$simplemap.cc:309:simplemap_lut$2230_new_
.sym 13683 $abc$8301$techmap\tx_to_pc.$procmux$1120_Y[0]_new_inv_
.sym 13687 $abc$8301$ram.we[3]_new_
.sym 13688 $abc$8301$auto$simplemap.cc:168:logic_reduce$2295_new_inv_
.sym 13689 $abc$8301$ram.we[2]_new_
.sym 13692 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[5]
.sym 13694 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 13698 $abc$8301$servant.cpu.cpu.immdec.signbit_new_
.sym 13700 servant.cpu.cpu.immdec.imm19_12_20[0]
.sym 13701 $abc$8301$servant.cpu.cpu.immdec.i_ctrl[1]_new_
.sym 13704 $abc$8301$auto$simplemap.cc:309:simplemap_lut$2230_new_
.sym 13705 tx_to_pc.data_index[1]
.sym 13706 $abc$8301$auto$alumacc.cc:491:replace_alu$1394[6]
.sym 13707 tx_to_pc.data_index[0]
.sym 13710 dat[24]
.sym 13713 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 13716 servant.cpu.cpu.immdec.imm7
.sym 13717 $abc$8301$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$413_Y_new_
.sym 13718 servant.cpu.cpu.decode.opcode[0]
.sym 13719 servant.cpu.cpu.branch_op
.sym 13724 dat[16]
.sym 13725 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 13726 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6136
.sym 13727 i_clk$SB_IO_IN_$glb_clk
.sym 13729 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3175_new_inv_
.sym 13730 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[21]_new_
.sym 13731 servant.cpu.cpu.csr.timer_irq
.sym 13732 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[20]_new_
.sym 13733 $abc$8301$ram.o_wb_rdt[8]_new_inv_
.sym 13734 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 13735 servant.cpu.cpu.csr.timer_irq_r
.sym 13736 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[8]_new_
.sym 13742 wb_mem_rdt[7]
.sym 13744 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 13747 wb_mem_rdt[12]
.sym 13752 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 13753 servant.wb_timer_rdt[20]
.sym 13754 wb_mem_rdt[30]
.sym 13755 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6976
.sym 13756 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2800[0]_new_
.sym 13757 $abc$8301$ram.o_wb_rdt[18]_new_inv_
.sym 13758 tx_to_pc.data_index[1]
.sym 13760 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6976
.sym 13761 $abc$8301$auto$rtlil.cc:1906:Mux$1478[22]
.sym 13762 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[12]
.sym 13763 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[12]
.sym 13764 servant.wb_ibus_ack
.sym 13772 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[21]_new_
.sym 13773 servant.cpu.cpu.branch_op
.sym 13775 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4410[2]_new_inv_
.sym 13776 $abc$8301$servant.cpu.cpu.immdec.signbit_new_
.sym 13777 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[12]
.sym 13778 servant.cpu.cpu.cnt_done
.sym 13779 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 13780 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 13783 servant.cpu.cpu.rs2_addr[0]
.sym 13784 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[5]_new_inv_
.sym 13785 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[53]_new_
.sym 13787 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 13788 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[5]
.sym 13791 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 13792 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[5]
.sym 13793 $abc$8301$new_n1312_
.sym 13795 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[5]
.sym 13796 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 13797 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[5]
.sym 13798 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 13799 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 13801 dat[22]
.sym 13803 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 13805 dat[22]
.sym 13809 servant.cpu.cpu.branch_op
.sym 13810 $abc$8301$servant.cpu.cpu.immdec.signbit_new_
.sym 13812 servant.cpu.cpu.rs2_addr[0]
.sym 13816 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 13817 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[5]
.sym 13818 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[5]_new_inv_
.sym 13821 servant.cpu.cpu.cnt_done
.sym 13823 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 13828 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[12]
.sym 13830 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 13833 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 13834 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[5]
.sym 13835 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 13836 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[5]
.sym 13839 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[53]_new_
.sym 13840 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4410[2]_new_inv_
.sym 13841 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[21]_new_
.sym 13842 $abc$8301$new_n1312_
.sym 13846 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 13848 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[5]
.sym 13852 dat[8]
.sym 13853 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[19]_new_
.sym 13854 dat[20]
.sym 13855 $abc$8301$ram.o_wb_rdt[9]_new_inv_
.sym 13856 dat[19]
.sym 13857 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[22]_new_
.sym 13858 dat[21]
.sym 13859 dat[22]
.sym 13864 servant.cpu.cpu.cnt_done
.sym 13865 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 13866 $abc$8301$auto$rtlil.cc:1906:Mux$1478[8]
.sym 13870 wb_mem_rdt[20]
.sym 13875 adr[7]
.sym 13876 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[12]
.sym 13877 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 13878 servant.mdu_rs1[31]
.sym 13881 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[5]
.sym 13882 servant.wb_timer_rdt[15]
.sym 13885 servant.mdu_rs1[31]
.sym 13886 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 13887 servant.wb_timer_rdt[29]
.sym 13896 $abc$8301$ram.we[2]_new_
.sym 13898 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 13901 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3175_new_inv_
.sym 13903 $abc$8301$ram.o_wb_rdt[15]_new_inv_
.sym 13904 $abc$8301$ram.we[3]_new_
.sym 13906 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 13910 dat[25]
.sym 13911 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[12]
.sym 13913 dat[23]
.sym 13915 servant.cpu.rreg0[1]
.sym 13916 dat[31]
.sym 13917 dat[27]
.sym 13919 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 13920 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6976
.sym 13921 dat[19]
.sym 13922 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[12]
.sym 13924 servant.wb_ibus_ack
.sym 13926 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 13928 dat[23]
.sym 13932 $abc$8301$ram.we[2]_new_
.sym 13933 $abc$8301$ram.we[3]_new_
.sym 13934 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3175_new_inv_
.sym 13938 servant.wb_ibus_ack
.sym 13939 $abc$8301$ram.o_wb_rdt[15]_new_inv_
.sym 13940 servant.cpu.rreg0[1]
.sym 13944 dat[27]
.sym 13945 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 13950 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 13953 dat[31]
.sym 13958 dat[19]
.sym 13959 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 13962 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 13965 dat[25]
.sym 13968 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 13969 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[12]
.sym 13970 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 13971 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[12]
.sym 13972 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6976
.sym 13973 wb_clk_$glb_clk
.sym 13975 servant.cpu.rreg0[3]
.sym 13976 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[9]_new_
.sym 13977 servant.cpu.rreg0[4]
.sym 13978 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[17]_new_
.sym 13979 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[15]_new_
.sym 13980 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[30]_new_
.sym 13981 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[16]_new_
.sym 13982 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[23]_new_
.sym 13987 $abc$8301$auto$rtlil.cc:1906:Mux$1478[16]
.sym 13989 $abc$8301$ram.o_wb_rdt[15]_new_inv_
.sym 13990 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[15]
.sym 13992 dat[22]
.sym 13996 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[15]
.sym 13997 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[9]_new_inv_
.sym 13998 dat[9]
.sym 13999 dat[23]
.sym 14002 servant.wb_timer_rdt[26]
.sym 14003 dat[19]
.sym 14006 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7066
.sym 14007 $abc$8301$auto$rtlil.cc:1874:Eq$1549
.sym 14008 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[12]
.sym 14009 dat[28]
.sym 14016 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[28]_new_
.sym 14017 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 14018 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6934
.sym 14019 servant.cpu.cpu.branch_op
.sym 14020 servant.cpu.cpu.decode.opcode[0]
.sym 14021 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 14022 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[3]
.sym 14023 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4474[1]_new_inv_
.sym 14024 $abc$8301$ram.o_wb_rdt[11]_new_inv_
.sym 14027 $abc$8301$new_n1527_
.sym 14028 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[3]_new_inv_
.sym 14029 servant.wb_dbus_we
.sym 14030 servant.cpu.cpu.decode.opcode[2]
.sym 14031 servant.cpu.cpu.immdec.imm30_25[0]
.sym 14032 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[12]
.sym 14033 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 14034 servant.wb_ibus_ack
.sym 14035 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[12]
.sym 14036 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[12]
.sym 14037 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 14038 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[12]
.sym 14040 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[76]_new_
.sym 14042 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[12]_new_inv_
.sym 14044 servant.cpu.cpu.rd_addr[4]
.sym 14045 $abc$8301$ram.o_wb_rdt[10]_new_inv_
.sym 14050 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[12]
.sym 14052 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 14055 servant.cpu.cpu.decode.opcode[2]
.sym 14056 servant.cpu.cpu.decode.opcode[0]
.sym 14057 servant.cpu.cpu.branch_op
.sym 14058 servant.wb_dbus_we
.sym 14061 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[28]_new_
.sym 14062 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4474[1]_new_inv_
.sym 14063 $abc$8301$new_n1527_
.sym 14064 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[76]_new_
.sym 14067 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 14068 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[12]
.sym 14069 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 14070 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[12]
.sym 14073 servant.cpu.cpu.immdec.imm30_25[0]
.sym 14074 $abc$8301$ram.o_wb_rdt[11]_new_inv_
.sym 14075 servant.wb_ibus_ack
.sym 14079 servant.cpu.cpu.rd_addr[4]
.sym 14080 servant.wb_ibus_ack
.sym 14082 $abc$8301$ram.o_wb_rdt[10]_new_inv_
.sym 14085 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[12]
.sym 14086 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 14088 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[12]_new_inv_
.sym 14091 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[3]_new_inv_
.sym 14092 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[3]
.sym 14093 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 14095 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6934
.sym 14096 wb_clk_$glb_clk
.sym 14098 dat[17]
.sym 14099 dat[16]
.sym 14100 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[28]_new_
.sym 14101 dat[28]
.sym 14102 dat[29]
.sym 14103 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[18]_new_
.sym 14104 dat[23]
.sym 14105 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[29]_new_
.sym 14111 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 14112 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6934
.sym 14115 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 14116 $abc$8301$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:47$407_Y_new_inv_
.sym 14117 servant.cpu.rreg0[3]
.sym 14119 dat[9]
.sym 14120 $abc$8301$ram.o_wb_rdt[11]_new_inv_
.sym 14122 servant.wb_timer_rdt[25]
.sym 14128 servant.wb_timer_rdt[31]
.sym 14131 dat[25]
.sym 14133 dat[16]
.sym 14140 servant.wb_timer_rdt[25]
.sym 14141 $abc$8301$ram.o_wb_rdt[29]_new_inv_
.sym 14142 servant.cpu.cpu.immdec.imm30_25[1]
.sym 14144 servant.wb_ibus_ack
.sym 14145 servant.cpu.cpu.immdec.imm30_25[4]
.sym 14146 $abc$8301$ram.o_wb_rdt[25]_new_inv_
.sym 14148 $abc$8301$servant.cpu.cpu.immdec.i_immdec_en[3]_new_inv_
.sym 14149 servant.cpu.cpu.immdec.imm30_25[3]
.sym 14151 $abc$8301$ram.o_wb_rdt[27]_new_inv_
.sym 14152 servant.wb_ibus_ack
.sym 14153 $abc$8301$ram.o_wb_rdt[28]_new_inv_
.sym 14154 servant.cpu.cpu.cnt_en
.sym 14155 servant.mdu_rs1[31]
.sym 14157 wb_mem_rdt[26]
.sym 14158 servant.mdu_rs1[30]
.sym 14159 $abc$8301$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$414_Y_new_inv_
.sym 14163 servant.cpu.cpu.immdec.imm30_25[2]
.sym 14166 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7066
.sym 14167 servant.cpu.cpu.immdec.imm30_25[5]
.sym 14169 wb_mem_rdt[30]
.sym 14170 $abc$8301$ram.o_wb_rdt[25]_new_inv_
.sym 14172 servant.wb_ibus_ack
.sym 14173 servant.cpu.cpu.immdec.imm30_25[3]
.sym 14175 $abc$8301$ram.o_wb_rdt[27]_new_inv_
.sym 14179 $abc$8301$servant.cpu.cpu.immdec.i_immdec_en[3]_new_inv_
.sym 14180 servant.wb_ibus_ack
.sym 14181 servant.cpu.cpu.cnt_en
.sym 14184 servant.cpu.cpu.immdec.imm30_25[4]
.sym 14186 servant.wb_ibus_ack
.sym 14187 $abc$8301$ram.o_wb_rdt[28]_new_inv_
.sym 14190 servant.cpu.cpu.immdec.imm30_25[2]
.sym 14191 wb_mem_rdt[26]
.sym 14193 servant.wb_ibus_ack
.sym 14196 $abc$8301$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$414_Y_new_inv_
.sym 14198 servant.wb_ibus_ack
.sym 14199 wb_mem_rdt[30]
.sym 14202 servant.wb_timer_rdt[25]
.sym 14203 servant.mdu_rs1[31]
.sym 14204 servant.mdu_rs1[30]
.sym 14205 $abc$8301$ram.o_wb_rdt[25]_new_inv_
.sym 14208 $abc$8301$ram.o_wb_rdt[29]_new_inv_
.sym 14210 servant.wb_ibus_ack
.sym 14211 servant.cpu.cpu.immdec.imm30_25[5]
.sym 14214 servant.cpu.cpu.immdec.imm30_25[1]
.sym 14215 servant.wb_ibus_ack
.sym 14216 $abc$8301$ram.o_wb_rdt[25]_new_inv_
.sym 14218 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7066
.sym 14219 wb_clk_$glb_clk
.sym 14222 servant.wb_timer_rdt[18]
.sym 14224 dat[18]
.sym 14226 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[27]_new_
.sym 14227 dat[27]
.sym 14233 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 14235 dat[31]
.sym 14236 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 14239 $abc$8301$auto$rtlil.cc:1906:Mux$1476[2]
.sym 14240 dat[17]
.sym 14242 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 14246 servant.wb_dbus_ack
.sym 14249 $abc$8301$ram.o_wb_rdt[18]_new_inv_
.sym 14252 servant.wb_dbus_ack
.sym 14262 servant.mdu_rs1[30]
.sym 14263 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[31]_new_inv_
.sym 14264 dat[25]
.sym 14265 $abc$8301$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 14267 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[25]_new_
.sym 14268 wb_mem_rdt[31]
.sym 14269 servant.wb_timer_rdt[24]
.sym 14270 servant.mdu_rs1[30]
.sym 14272 servant.wb_timer_rdt[26]
.sym 14276 servant.wb_dbus_ack
.sym 14277 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[24]_new_
.sym 14278 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[26]_new_
.sym 14280 servant.wb_dbus_ack
.sym 14287 servant.mdu_rs1[31]
.sym 14288 servant.wb_timer_rdt[31]
.sym 14289 dat[26]
.sym 14290 $abc$8301$ram.o_wb_rdt[24]_new_inv_
.sym 14292 dat[27]
.sym 14293 wb_mem_rdt[26]
.sym 14295 wb_mem_rdt[26]
.sym 14296 servant.wb_timer_rdt[26]
.sym 14297 servant.mdu_rs1[31]
.sym 14298 servant.mdu_rs1[30]
.sym 14301 servant.mdu_rs1[30]
.sym 14302 servant.mdu_rs1[31]
.sym 14303 servant.wb_timer_rdt[31]
.sym 14304 wb_mem_rdt[31]
.sym 14308 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[25]_new_
.sym 14309 dat[26]
.sym 14310 servant.wb_dbus_ack
.sym 14313 dat[27]
.sym 14314 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[26]_new_
.sym 14316 servant.wb_dbus_ack
.sym 14320 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[31]_new_inv_
.sym 14321 servant.wb_dbus_ack
.sym 14322 $abc$8301$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 14326 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[24]_new_
.sym 14327 servant.wb_dbus_ack
.sym 14328 dat[25]
.sym 14337 $abc$8301$ram.o_wb_rdt[24]_new_inv_
.sym 14338 servant.mdu_rs1[30]
.sym 14339 servant.wb_timer_rdt[24]
.sym 14340 servant.mdu_rs1[31]
.sym 14341 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7354_$glb_ce
.sym 14342 wb_clk_$glb_clk
.sym 14352 servant.mdu_rs1[30]
.sym 14353 dat[27]
.sym 14354 dat[24]
.sym 14362 dat[31]
.sym 14369 servant.mdu_rs1[31]
.sym 14374 servant.mdu_rs1[31]
.sym 14416 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7354
.sym 14418 wb_clk
.sym 14442 wb_clk
.sym 14449 dat[0]
.sym 14459 wb_mem_rdt[2]
.sym 14462 servant.wb_timer_rdt[5]
.sym 14463 servant.wb_timer_rdt[12]
.sym 14466 servant.timer.mtimecmp[1]
.sym 14467 servant.wb_timer_rdt[21]
.sym 14487 $abc$8301$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$363_Y_new_
.sym 14496 $PACKER_VCC_NET
.sym 14497 dat[1]
.sym 14513 $auto$ice40_ffinit.cc:140:execute$8026
.sym 14515 dat[0]
.sym 14517 $abc$8301$auto$wreduce.cc:455:run$1335[0]
.sym 14540 $auto$ice40_ffinit.cc:140:execute$8026
.sym 14550 $abc$8301$auto$wreduce.cc:455:run$1335[0]
.sym 14551 $abc$8301$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$363_Y_new_
.sym 14552 dat[1]
.sym 14563 $PACKER_VCC_NET
.sym 14564 dat[0]
.sym 14566 i_clk$SB_IO_IN_$glb_clk
.sym 14572 $abc$8301$servant.cpu.cpu.bufreg2.dat_shamt[2]_new_inv_
.sym 14573 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[6]_new_
.sym 14574 dat[4]
.sym 14575 $abc$8301$servant.cpu.cpu.bufreg2.dat_shamt[3]_new_inv_
.sym 14576 dat[3]
.sym 14577 dat[6]
.sym 14578 $abc$8301$servant.cpu.cpu.bufreg2.dat_shamt[4]_new_inv_
.sym 14579 dat[2]
.sym 14582 servant.wb_timer_rdt[29]
.sym 14583 servant.wb_timer_rdt[22]
.sym 14590 $abc$8301$auto$wreduce.cc:455:run$1331[6]
.sym 14592 $abc$8301$auto$ice40_ffinit.cc:141:execute$8027
.sym 14607 servant.mdu_rs1[30]
.sym 14608 $PACKER_VCC_NET
.sym 14612 $abc$8301$auto$ice40_ffinit.cc:141:execute$8027
.sym 14618 servant.wb_timer_rdt[6]
.sym 14622 $abc$8301$auto$wreduce.cc:455:run$1335[4]
.sym 14624 dat[5]
.sym 14625 $abc$8301$adr[20]_new_inv_
.sym 14626 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[8]
.sym 14629 $abc$8301$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$130_Y_new_
.sym 14631 dat[7]
.sym 14633 $abc$8301$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$130_Y_new_
.sym 14634 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[7]
.sym 14635 $abc$8301$new_n1858_
.sym 14637 wb_mem_rdt[5]
.sym 14649 $0\pc_active[0:0]
.sym 14650 tx_to_pc.data_index[1]
.sym 14651 $abc$8301$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$130_Y_new_
.sym 14652 $abc$8301$auto$ice40_ffinit.cc:141:execute$7999
.sym 14654 servant.wb_timer_rdt[0]
.sym 14655 wb_mem_rdt[0]
.sym 14657 q$SB_IO_OUT
.sym 14658 $abc$8301$auto$ice40_ffinit.cc:141:execute$8011
.sym 14659 $abc$8301$auto$ice40_ffinit.cc:141:execute$8007
.sym 14660 $abc$8301$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.$1\buffer[7:0][3]_new_
.sym 14661 tx_to_pc.data_index[1]
.sym 14662 $abc$8301$auto$ice40_ffinit.cc:141:execute$7935
.sym 14663 servant.mdu_rs1[30]
.sym 14664 $abc$8301$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.$1\buffer[7:0][2]_new_
.sym 14667 $abc$8301$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.$1\buffer[7:0][1]_new_
.sym 14668 $abc$8301$new_n1591_
.sym 14669 servant.wb_gpio_rdt
.sym 14671 servant.mdu_rs1[31]
.sym 14672 tx_to_pc.data_index[0]
.sym 14673 tx_to_pc.data_index[0]
.sym 14674 $abc$8301$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.$1\buffer[7:0][0]_new_
.sym 14677 tx_to_pc.data_index[2]
.sym 14682 $abc$8301$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.$1\buffer[7:0][3]_new_
.sym 14683 tx_to_pc.data_index[0]
.sym 14684 $abc$8301$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.$1\buffer[7:0][1]_new_
.sym 14685 tx_to_pc.data_index[1]
.sym 14688 tx_to_pc.data_index[2]
.sym 14689 $abc$8301$auto$ice40_ffinit.cc:141:execute$7935
.sym 14690 $abc$8301$auto$ice40_ffinit.cc:141:execute$8007
.sym 14695 $abc$8301$auto$ice40_ffinit.cc:141:execute$7999
.sym 14696 $abc$8301$auto$ice40_ffinit.cc:141:execute$8011
.sym 14697 tx_to_pc.data_index[2]
.sym 14700 servant.wb_timer_rdt[0]
.sym 14701 servant.mdu_rs1[31]
.sym 14702 servant.mdu_rs1[30]
.sym 14703 servant.wb_gpio_rdt
.sym 14709 q$SB_IO_OUT
.sym 14713 $0\pc_active[0:0]
.sym 14718 wb_mem_rdt[0]
.sym 14720 $abc$8301$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$130_Y_new_
.sym 14721 $abc$8301$new_n1591_
.sym 14724 tx_to_pc.data_index[1]
.sym 14725 $abc$8301$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.$1\buffer[7:0][0]_new_
.sym 14726 tx_to_pc.data_index[0]
.sym 14727 $abc$8301$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.$1\buffer[7:0][2]_new_
.sym 14729 wb_clk_$glb_clk
.sym 14733 $abc$8301$auto$wreduce.cc:455:run$1335[2]
.sym 14734 $abc$8301$auto$wreduce.cc:455:run$1335[3]
.sym 14735 $abc$8301$auto$wreduce.cc:455:run$1335[4]
.sym 14736 $abc$8301$auto$wreduce.cc:455:run$1335[5]
.sym 14737 data_to[5]
.sym 14738 data_to[1]
.sym 14741 servant.wb_timer_rdt[23]
.sym 14742 servant.wb_timer_rdt[30]
.sym 14744 $abc$8301$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$363_Y_new_
.sym 14748 dat[2]
.sym 14749 tx_to_pc.data_index[1]
.sym 14754 tx_to_pc.data_index[1]
.sym 14755 dat[4]
.sym 14759 servant.wb_timer_rdt[2]
.sym 14761 dat[6]
.sym 14762 $abc$8301$new_n1077_
.sym 14766 dat[0]
.sym 14773 data_to[5]
.sym 14774 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6154
.sym 14775 $abc$8301$auto$ice40_ffinit.cc:141:execute$7999
.sym 14776 servant.mdu_rs1[31]
.sym 14777 servant.wb_timer_rdt[2]
.sym 14778 wb_mem_rdt[4]
.sym 14780 data_to[4]
.sym 14781 wb_mem_rdt[3]
.sym 14782 $abc$8301$auto$ice40_ffinit.cc:141:execute$8007
.sym 14784 $abc$8301$new_n993_
.sym 14787 $abc$8301$adr[22]_new_inv_
.sym 14789 $abc$8301$auto$ice40_ffinit.cc:141:execute$8011
.sym 14791 $abc$8301$adr[20]_new_inv_
.sym 14792 $abc$8301$new_n993_
.sym 14793 $abc$8301$auto$ice40_ffinit.cc:141:execute$7935
.sym 14794 $abc$8301$techmap$techmap\tx_to_pc.$procmux$1128.$and$/usr/bin/../share/yosys/techmap.v:434$2403_Y[1]_new_
.sym 14795 data_to[0]
.sym 14796 servant.wb_timer_rdt[4]
.sym 14798 $abc$8301$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$130_Y_new_
.sym 14799 wb_mem_rdt[2]
.sym 14800 $abc$8301$new_n1858_
.sym 14802 servant.wb_timer_rdt[3]
.sym 14803 data_to[1]
.sym 14806 $abc$8301$adr[20]_new_inv_
.sym 14807 $abc$8301$adr[22]_new_inv_
.sym 14808 $abc$8301$new_n1858_
.sym 14811 data_to[5]
.sym 14812 $abc$8301$new_n993_
.sym 14813 $abc$8301$auto$ice40_ffinit.cc:141:execute$8011
.sym 14814 $abc$8301$techmap$techmap\tx_to_pc.$procmux$1128.$and$/usr/bin/../share/yosys/techmap.v:434$2403_Y[1]_new_
.sym 14817 $abc$8301$new_n993_
.sym 14818 data_to[4]
.sym 14819 $abc$8301$techmap$techmap\tx_to_pc.$procmux$1128.$and$/usr/bin/../share/yosys/techmap.v:434$2403_Y[1]_new_
.sym 14820 $abc$8301$auto$ice40_ffinit.cc:141:execute$8007
.sym 14823 $abc$8301$new_n993_
.sym 14824 data_to[1]
.sym 14825 $abc$8301$auto$ice40_ffinit.cc:141:execute$7999
.sym 14826 $abc$8301$techmap$techmap\tx_to_pc.$procmux$1128.$and$/usr/bin/../share/yosys/techmap.v:434$2403_Y[1]_new_
.sym 14829 servant.mdu_rs1[31]
.sym 14830 $abc$8301$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$130_Y_new_
.sym 14831 wb_mem_rdt[3]
.sym 14832 servant.wb_timer_rdt[3]
.sym 14835 $abc$8301$auto$ice40_ffinit.cc:141:execute$7935
.sym 14836 $abc$8301$techmap$techmap\tx_to_pc.$procmux$1128.$and$/usr/bin/../share/yosys/techmap.v:434$2403_Y[1]_new_
.sym 14837 data_to[0]
.sym 14838 $abc$8301$new_n993_
.sym 14841 wb_mem_rdt[2]
.sym 14842 servant.wb_timer_rdt[2]
.sym 14843 servant.mdu_rs1[31]
.sym 14844 $abc$8301$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$130_Y_new_
.sym 14847 $abc$8301$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$130_Y_new_
.sym 14848 servant.mdu_rs1[31]
.sym 14849 servant.wb_timer_rdt[4]
.sym 14850 wb_mem_rdt[4]
.sym 14851 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6154
.sym 14852 i_clk$SB_IO_IN_$glb_clk
.sym 14864 servant.wb_timer_rdt[9]
.sym 14865 servant.wb_timer_rdt[16]
.sym 14866 $0\pc_active[0:0]
.sym 14871 wb_mem_rdt[0]
.sym 14872 $abc$8301$auto$wreduce.cc:455:run$1336[6]
.sym 14874 $auto$ice40_ffinit.cc:140:execute$8026
.sym 14877 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 14879 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[13]
.sym 14881 servant.wb_timer_rdt[7]
.sym 14882 servant.timer.mtimecmp[6]
.sym 14885 servant.wb_timer_rdt[1]
.sym 14886 wb_mem_rdt[1]
.sym 14887 servant.wb_timer_rdt[2]
.sym 14898 servant.wb_timer_rdt[3]
.sym 14899 servant.timer.mtimecmp[3]
.sym 14901 servant.timer.mtimecmp[6]
.sym 14902 servant.timer.mtimecmp[1]
.sym 14904 tx_to_pc.data_index[0]
.sym 14907 servant.wb_timer_rdt[4]
.sym 14911 servant.timer.mtimecmp[4]
.sym 14913 dat[1]
.sym 14915 dat[4]
.sym 14919 tx_to_pc.data_index[2]
.sym 14920 tx_to_pc.data_index[1]
.sym 14921 dat[6]
.sym 14930 dat[4]
.sym 14934 servant.wb_timer_rdt[3]
.sym 14935 servant.timer.mtimecmp[3]
.sym 14936 servant.wb_timer_rdt[4]
.sym 14937 servant.timer.mtimecmp[4]
.sym 14943 servant.timer.mtimecmp[1]
.sym 14947 servant.timer.mtimecmp[4]
.sym 14952 servant.timer.mtimecmp[6]
.sym 14958 tx_to_pc.data_index[2]
.sym 14959 tx_to_pc.data_index[1]
.sym 14961 tx_to_pc.data_index[0]
.sym 14965 dat[6]
.sym 14971 dat[1]
.sym 14974 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6202_$glb_ce
.sym 14975 wb_clk_$glb_clk
.sym 14976 wb_rst_$glb_sr
.sym 14987 servant.wb_timer_rdt[17]
.sym 14988 servant.wb_timer_rdt[24]
.sym 14989 $abc$8301$auto$rtlil.cc:1906:Mux$1478[15]
.sym 14992 $PACKER_VCC_NET
.sym 14994 $PACKER_VCC_NET
.sym 14995 wb_mem_rdt[3]
.sym 14998 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[13]
.sym 14999 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[3]
.sym 15000 tx_to_pc.data_index[0]
.sym 15002 servant.wb_timer_rdt[14]
.sym 15005 servant.wb_timer_rdt[6]
.sym 15006 servant.wb_timer_rdt[8]
.sym 15007 dat[5]
.sym 15011 servant.wb_timer_rdt[21]
.sym 15012 servant.wb_timer_rdt[11]
.sym 15022 servant.wb_timer_rdt[4]
.sym 15023 servant.wb_timer_rdt[5]
.sym 15025 servant.wb_timer_rdt[7]
.sym 15028 servant.wb_timer_rdt[2]
.sym 15037 servant.wb_timer_rdt[3]
.sym 15039 servant.wb_timer_rdt[0]
.sym 15040 servant.wb_timer_rdt[6]
.sym 15045 servant.wb_timer_rdt[1]
.sym 15050 $nextpnr_ICESTORM_LC_16$O
.sym 15052 servant.wb_timer_rdt[0]
.sym 15056 $auto$alumacc.cc:474:replace_alu$1456.C[2]
.sym 15058 servant.wb_timer_rdt[1]
.sym 15062 $auto$alumacc.cc:474:replace_alu$1456.C[3]
.sym 15064 servant.wb_timer_rdt[2]
.sym 15066 $auto$alumacc.cc:474:replace_alu$1456.C[2]
.sym 15068 $auto$alumacc.cc:474:replace_alu$1456.C[4]
.sym 15071 servant.wb_timer_rdt[3]
.sym 15072 $auto$alumacc.cc:474:replace_alu$1456.C[3]
.sym 15074 $auto$alumacc.cc:474:replace_alu$1456.C[5]
.sym 15077 servant.wb_timer_rdt[4]
.sym 15078 $auto$alumacc.cc:474:replace_alu$1456.C[4]
.sym 15080 $auto$alumacc.cc:474:replace_alu$1456.C[6]
.sym 15083 servant.wb_timer_rdt[5]
.sym 15084 $auto$alumacc.cc:474:replace_alu$1456.C[5]
.sym 15086 $auto$alumacc.cc:474:replace_alu$1456.C[7]
.sym 15089 servant.wb_timer_rdt[6]
.sym 15090 $auto$alumacc.cc:474:replace_alu$1456.C[6]
.sym 15092 $auto$alumacc.cc:474:replace_alu$1456.C[8]
.sym 15095 servant.wb_timer_rdt[7]
.sym 15096 $auto$alumacc.cc:474:replace_alu$1456.C[7]
.sym 15098 wb_clk_$glb_clk
.sym 15099 wb_rst_$glb_sr
.sym 15111 servant.wb_timer_rdt[18]
.sym 15112 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 15113 adr[6]
.sym 15114 adr[6]
.sym 15116 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 15117 adr[4]
.sym 15123 adr[5]
.sym 15124 servant.wb_timer_rdt[12]
.sym 15125 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[30]
.sym 15126 $abc$8301$auto$rtlil.cc:1874:Eq$1523
.sym 15127 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[14]
.sym 15128 dat[7]
.sym 15129 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[5]
.sym 15130 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 15131 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[7]
.sym 15132 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[8]
.sym 15133 wb_mem_rdt[5]
.sym 15134 $abc$8301$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$130_Y_new_
.sym 15135 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 15136 $auto$alumacc.cc:474:replace_alu$1456.C[8]
.sym 15141 servant.wb_timer_rdt[8]
.sym 15142 servant.wb_timer_rdt[9]
.sym 15147 servant.wb_timer_rdt[14]
.sym 15152 servant.wb_timer_rdt[11]
.sym 15164 servant.wb_timer_rdt[15]
.sym 15167 servant.wb_timer_rdt[10]
.sym 15169 servant.wb_timer_rdt[12]
.sym 15170 servant.wb_timer_rdt[13]
.sym 15173 $auto$alumacc.cc:474:replace_alu$1456.C[9]
.sym 15176 servant.wb_timer_rdt[8]
.sym 15177 $auto$alumacc.cc:474:replace_alu$1456.C[8]
.sym 15179 $auto$alumacc.cc:474:replace_alu$1456.C[10]
.sym 15182 servant.wb_timer_rdt[9]
.sym 15183 $auto$alumacc.cc:474:replace_alu$1456.C[9]
.sym 15185 $auto$alumacc.cc:474:replace_alu$1456.C[11]
.sym 15187 servant.wb_timer_rdt[10]
.sym 15189 $auto$alumacc.cc:474:replace_alu$1456.C[10]
.sym 15191 $auto$alumacc.cc:474:replace_alu$1456.C[12]
.sym 15193 servant.wb_timer_rdt[11]
.sym 15195 $auto$alumacc.cc:474:replace_alu$1456.C[11]
.sym 15197 $auto$alumacc.cc:474:replace_alu$1456.C[13]
.sym 15199 servant.wb_timer_rdt[12]
.sym 15201 $auto$alumacc.cc:474:replace_alu$1456.C[12]
.sym 15203 $auto$alumacc.cc:474:replace_alu$1456.C[14]
.sym 15205 servant.wb_timer_rdt[13]
.sym 15207 $auto$alumacc.cc:474:replace_alu$1456.C[13]
.sym 15209 $auto$alumacc.cc:474:replace_alu$1456.C[15]
.sym 15212 servant.wb_timer_rdt[14]
.sym 15213 $auto$alumacc.cc:474:replace_alu$1456.C[14]
.sym 15215 $auto$alumacc.cc:474:replace_alu$1456.C[16]
.sym 15218 servant.wb_timer_rdt[15]
.sym 15219 $auto$alumacc.cc:474:replace_alu$1456.C[15]
.sym 15221 wb_clk_$glb_clk
.sym 15222 wb_rst_$glb_sr
.sym 15233 servant.wb_timer_rdt[19]
.sym 15234 servant.wb_timer_rdt[26]
.sym 15237 servant.wb_timer_rdt[13]
.sym 15238 $abc$8301$auto$rtlil.cc:1874:Eq$1484
.sym 15239 servant.wb_timer_rdt[9]
.sym 15240 dat[1]
.sym 15241 servant.wb_timer_rdt[10]
.sym 15246 q$SB_IO_OUT
.sym 15247 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[12]
.sym 15248 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[22]
.sym 15249 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 15250 $PACKER_VCC_NET
.sym 15251 servant.wb_timer_rdt[22]
.sym 15252 servant.timer.mtimecmp[14]
.sym 15253 servant.wb_timer_rdt[5]
.sym 15254 servant.wb_timer_rdt[13]
.sym 15255 $abc$8301$new_n1077_
.sym 15256 adr[2]
.sym 15257 servant.wb_timer_rdt[17]
.sym 15258 dat[0]
.sym 15259 $auto$alumacc.cc:474:replace_alu$1456.C[16]
.sym 15269 servant.wb_timer_rdt[21]
.sym 15270 servant.wb_timer_rdt[22]
.sym 15282 servant.wb_timer_rdt[18]
.sym 15283 servant.wb_timer_rdt[19]
.sym 15288 servant.wb_timer_rdt[16]
.sym 15289 servant.wb_timer_rdt[17]
.sym 15292 servant.wb_timer_rdt[20]
.sym 15295 servant.wb_timer_rdt[23]
.sym 15296 $auto$alumacc.cc:474:replace_alu$1456.C[17]
.sym 15298 servant.wb_timer_rdt[16]
.sym 15300 $auto$alumacc.cc:474:replace_alu$1456.C[16]
.sym 15302 $auto$alumacc.cc:474:replace_alu$1456.C[18]
.sym 15304 servant.wb_timer_rdt[17]
.sym 15306 $auto$alumacc.cc:474:replace_alu$1456.C[17]
.sym 15308 $auto$alumacc.cc:474:replace_alu$1456.C[19]
.sym 15311 servant.wb_timer_rdt[18]
.sym 15312 $auto$alumacc.cc:474:replace_alu$1456.C[18]
.sym 15314 $auto$alumacc.cc:474:replace_alu$1456.C[20]
.sym 15317 servant.wb_timer_rdt[19]
.sym 15318 $auto$alumacc.cc:474:replace_alu$1456.C[19]
.sym 15320 $auto$alumacc.cc:474:replace_alu$1456.C[21]
.sym 15322 servant.wb_timer_rdt[20]
.sym 15324 $auto$alumacc.cc:474:replace_alu$1456.C[20]
.sym 15326 $auto$alumacc.cc:474:replace_alu$1456.C[22]
.sym 15329 servant.wb_timer_rdt[21]
.sym 15330 $auto$alumacc.cc:474:replace_alu$1456.C[21]
.sym 15332 $auto$alumacc.cc:474:replace_alu$1456.C[23]
.sym 15335 servant.wb_timer_rdt[22]
.sym 15336 $auto$alumacc.cc:474:replace_alu$1456.C[22]
.sym 15338 $auto$alumacc.cc:474:replace_alu$1456.C[24]
.sym 15340 servant.wb_timer_rdt[23]
.sym 15342 $auto$alumacc.cc:474:replace_alu$1456.C[23]
.sym 15344 wb_clk_$glb_clk
.sym 15345 wb_rst_$glb_sr
.sym 15346 servant.timer_irq
.sym 15347 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[14]
.sym 15348 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[5]
.sym 15349 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[7]
.sym 15350 wb_mem_rdt[5]
.sym 15351 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 15352 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[12]
.sym 15353 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 15356 servant.wb_timer_rdt[27]
.sym 15359 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[29]
.sym 15360 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[27]
.sym 15363 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[3]
.sym 15366 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$2033_new_inv_
.sym 15368 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 15369 servant.wb_timer_rdt[15]
.sym 15370 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[23]
.sym 15372 servant.wb_timer_rdt[1]
.sym 15373 servant.wb_timer_rdt[19]
.sym 15374 servant.wb_timer_rdt[7]
.sym 15375 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[20]
.sym 15376 servant.wb_timer_rdt[31]
.sym 15377 servant.wb_timer_rdt[21]
.sym 15378 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[13]
.sym 15379 servant.timer.mtimecmp[6]
.sym 15380 servant.wb_timer_rdt[2]
.sym 15381 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[9]
.sym 15382 $auto$alumacc.cc:474:replace_alu$1456.C[24]
.sym 15389 servant.wb_timer_rdt[26]
.sym 15390 servant.wb_timer_rdt[27]
.sym 15392 servant.wb_timer_rdt[29]
.sym 15393 servant.wb_timer_rdt[30]
.sym 15396 servant.wb_timer_rdt[25]
.sym 15403 servant.wb_timer_rdt[24]
.sym 15415 servant.wb_timer_rdt[28]
.sym 15418 servant.wb_timer_rdt[31]
.sym 15419 $auto$alumacc.cc:474:replace_alu$1456.C[25]
.sym 15422 servant.wb_timer_rdt[24]
.sym 15423 $auto$alumacc.cc:474:replace_alu$1456.C[24]
.sym 15425 $auto$alumacc.cc:474:replace_alu$1456.C[26]
.sym 15427 servant.wb_timer_rdt[25]
.sym 15429 $auto$alumacc.cc:474:replace_alu$1456.C[25]
.sym 15431 $auto$alumacc.cc:474:replace_alu$1456.C[27]
.sym 15434 servant.wb_timer_rdt[26]
.sym 15435 $auto$alumacc.cc:474:replace_alu$1456.C[26]
.sym 15437 $auto$alumacc.cc:474:replace_alu$1456.C[28]
.sym 15440 servant.wb_timer_rdt[27]
.sym 15441 $auto$alumacc.cc:474:replace_alu$1456.C[27]
.sym 15443 $auto$alumacc.cc:474:replace_alu$1456.C[29]
.sym 15445 servant.wb_timer_rdt[28]
.sym 15447 $auto$alumacc.cc:474:replace_alu$1456.C[28]
.sym 15449 $auto$alumacc.cc:474:replace_alu$1456.C[30]
.sym 15452 servant.wb_timer_rdt[29]
.sym 15453 $auto$alumacc.cc:474:replace_alu$1456.C[29]
.sym 15455 $auto$alumacc.cc:474:replace_alu$1456.C[31]
.sym 15458 servant.wb_timer_rdt[30]
.sym 15459 $auto$alumacc.cc:474:replace_alu$1456.C[30]
.sym 15463 servant.wb_timer_rdt[31]
.sym 15465 $auto$alumacc.cc:474:replace_alu$1456.C[31]
.sym 15467 wb_clk_$glb_clk
.sym 15468 wb_rst_$glb_sr
.sym 15469 $abc$8301$new_n1849_
.sym 15470 $abc$8301$new_n1925_
.sym 15471 $abc$8301$techmap$techmap1688\ram.mem.0.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 15472 servant.timer.mtimecmp[5]
.sym 15473 servant.timer.mtimecmp[7]
.sym 15474 $abc$8301$new_n1922_
.sym 15475 servant.timer.mtimecmp[12]
.sym 15476 servant.timer.mtimecmp[0]
.sym 15477 wb_mem_rdt[2]
.sym 15481 $abc$8301$auto$rtlil.cc:1906:Mux$1476[2]
.sym 15482 servant.mdu_rs1[30]
.sym 15483 $abc$8301$auto$rtlil.cc:1906:Mux$1478[15]
.sym 15484 $abc$8301$auto$rtlil.cc:1906:Mux$1478[6]
.sym 15485 $abc$8301$auto$rtlil.cc:1906:Mux$1476[4]
.sym 15486 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 15487 servant.wb_timer_rdt[26]
.sym 15488 servant.timer_irq
.sym 15489 servant.wb_timer_rdt[27]
.sym 15492 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[8]
.sym 15493 ram.my_adr[10]
.sym 15494 servant.wb_timer_rdt[14]
.sym 15495 servant.cpu.cpu.new_irq
.sym 15496 wb_mem_rdt[7]
.sym 15497 ram.my_adr[12]
.sym 15498 servant.wb_timer_rdt[28]
.sym 15499 servant.wb_timer_rdt[8]
.sym 15500 servant.wb_timer_rdt[11]
.sym 15501 ram.my_adr[11]
.sym 15502 $abc$8301$auto$rtlil.cc:1874:Eq$1510
.sym 15503 dat[5]
.sym 15504 $abc$8301$auto$simplemap.cc:168:logic_reduce$2295_new_inv_
.sym 15511 servant.wb_timer_rdt[1]
.sym 15513 wb_mem_rdt[1]
.sym 15516 $abc$8301$auto$alumacc.cc:490:replace_alu$1403[14]_new_
.sym 15517 clock_gen.pll.rst_reg[1]
.sym 15518 dat[8]
.sym 15519 servant.wb_timer_rdt[14]
.sym 15520 wb_mem_rdt[7]
.sym 15522 wb_mem_rdt[5]
.sym 15523 $abc$8301$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 15526 servant.mdu_rs1[31]
.sym 15527 $abc$8301$new_n1077_
.sym 15528 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[7]_new_
.sym 15529 servant.wb_timer_rdt[12]
.sym 15530 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[5]_new_inv_
.sym 15532 servant.timer.mtimecmp[12]
.sym 15533 servant.timer.mtimecmp[14]
.sym 15534 servant.wb_timer_rdt[7]
.sym 15536 servant.wb_timer_rdt[5]
.sym 15538 servant.wb_dbus_ack
.sym 15539 servant.mdu_rs1[30]
.sym 15541 $abc$8301$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$130_Y_new_
.sym 15543 servant.mdu_rs1[31]
.sym 15544 servant.wb_timer_rdt[1]
.sym 15545 $abc$8301$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$130_Y_new_
.sym 15546 wb_mem_rdt[1]
.sym 15549 servant.wb_dbus_ack
.sym 15550 $abc$8301$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 15552 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[5]_new_inv_
.sym 15555 servant.mdu_rs1[31]
.sym 15556 servant.wb_timer_rdt[7]
.sym 15557 servant.mdu_rs1[30]
.sym 15558 wb_mem_rdt[7]
.sym 15561 dat[8]
.sym 15563 servant.wb_dbus_ack
.sym 15564 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[7]_new_
.sym 15567 servant.mdu_rs1[31]
.sym 15568 wb_mem_rdt[5]
.sym 15569 servant.mdu_rs1[30]
.sym 15570 servant.wb_timer_rdt[5]
.sym 15575 clock_gen.pll.rst_reg[1]
.sym 15580 servant.timer.mtimecmp[14]
.sym 15581 servant.wb_timer_rdt[14]
.sym 15585 $abc$8301$new_n1077_
.sym 15586 $abc$8301$auto$alumacc.cc:490:replace_alu$1403[14]_new_
.sym 15587 servant.wb_timer_rdt[12]
.sym 15588 servant.timer.mtimecmp[12]
.sym 15589 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7354_$glb_ce
.sym 15590 wb_clk_$glb_clk
.sym 15592 $abc$8301$new_n1850_
.sym 15593 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3146_new_inv_
.sym 15594 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[20]
.sym 15595 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3455_new_inv_
.sym 15596 $abc$8301$new_n1065_
.sym 15597 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[2]
.sym 15598 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[21]
.sym 15599 servant.timer.mtimecmp[2]
.sym 15604 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 15605 servant.wb_timer_rdt[25]
.sym 15606 wb_rst
.sym 15607 wb_mem_rdt[1]
.sym 15609 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[3]
.sym 15610 servant.wb_timer_rdt[0]
.sym 15612 servant.wb_timer_rdt[23]
.sym 15616 servant.wb_timer_rdt[12]
.sym 15617 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[8]
.sym 15619 dat[7]
.sym 15620 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[14]_new_
.sym 15621 $abc$8301$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$50_Y_new_
.sym 15622 $abc$8301$auto$rtlil.cc:1874:Eq$1523
.sym 15624 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$2850_new_inv_
.sym 15625 servant.mdu_rs1[30]
.sym 15626 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 15627 $abc$8301$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$130_Y_new_
.sym 15633 clock_gen.pll.rst_reg[1]
.sym 15635 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2800[0]_new_
.sym 15636 $abc$8301$auto$rtlil.cc:1906:Mux$1476[10]_new_inv_
.sym 15637 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2845[0]_new_
.sym 15640 servant.timer.mtimecmp[20]
.sym 15641 $abc$8301$auto$rtlil.cc:1906:Mux$1476[9]_new_inv_
.sym 15644 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6490
.sym 15646 servant.wb_timer_rdt[20]
.sym 15647 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2280[2]_new_
.sym 15648 servant.wb_timer_rdt[0]
.sym 15650 servant.wb_timer_rdt[1]
.sym 15651 servant.timer.mtimecmp[1]
.sym 15663 $abc$8301$adr[11]_new_inv_
.sym 15666 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2845[0]_new_
.sym 15667 $abc$8301$auto$rtlil.cc:1906:Mux$1476[9]_new_inv_
.sym 15669 $abc$8301$auto$rtlil.cc:1906:Mux$1476[10]_new_inv_
.sym 15672 servant.wb_timer_rdt[1]
.sym 15679 $abc$8301$adr[11]_new_inv_
.sym 15680 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2800[0]_new_
.sym 15681 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2280[2]_new_
.sym 15684 $abc$8301$auto$rtlil.cc:1906:Mux$1476[10]_new_inv_
.sym 15685 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2845[0]_new_
.sym 15686 $abc$8301$auto$rtlil.cc:1906:Mux$1476[9]_new_inv_
.sym 15690 servant.wb_timer_rdt[0]
.sym 15692 clock_gen.pll.rst_reg[1]
.sym 15696 servant.timer.mtimecmp[20]
.sym 15697 servant.timer.mtimecmp[1]
.sym 15698 servant.wb_timer_rdt[1]
.sym 15699 servant.wb_timer_rdt[20]
.sym 15703 $abc$8301$auto$rtlil.cc:1906:Mux$1476[10]_new_inv_
.sym 15704 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2845[0]_new_
.sym 15705 $abc$8301$auto$rtlil.cc:1906:Mux$1476[9]_new_inv_
.sym 15708 $abc$8301$adr[11]_new_inv_
.sym 15709 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2800[0]_new_
.sym 15710 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2280[2]_new_
.sym 15712 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6490
.sym 15713 wb_clk_$glb_clk
.sym 15714 wb_rst_$glb_sr
.sym 15715 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[14]_new_
.sym 15716 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[12]_new_
.sym 15717 servant.timer.mtimecmp[8]
.sym 15718 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[28]
.sym 15719 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[8]
.sym 15720 $abc$8301$techmap$techmap1686\ram.mem.0.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 15721 wb_mem_rdt[12]
.sym 15722 $abc$8301$new_n1071_
.sym 15723 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 15727 $abc$8301$new_n1300_
.sym 15729 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 15730 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6490
.sym 15731 $abc$8301$new_n1264_
.sym 15733 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 15734 dat[2]
.sym 15735 $abc$8301$auto$simplemap.cc:168:logic_reduce$2295_new_inv_
.sym 15736 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 15737 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6490
.sym 15739 $abc$8301$new_n1924_
.sym 15740 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[22]
.sym 15741 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3455_new_inv_
.sym 15744 $abc$8301$ram.we[1]_new_
.sym 15745 servant.cpu.cpu.csr.mstatus_mie
.sym 15746 servant.wb_timer_rdt[13]
.sym 15747 $abc$8301$new_n1467_
.sym 15748 servant.timer.mtimecmp[14]
.sym 15749 servant.cpu.cpu.new_irq
.sym 15750 ram.rx_done
.sym 15758 servant.cpu.cpu.csr.timer_irq
.sym 15759 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2280[2]_new_
.sym 15761 clock_gen.pll.rst_reg[1]
.sym 15765 ram.my_adr[10]
.sym 15767 $abc$8301$adr[11]_new_inv_
.sym 15769 ram.my_adr[12]
.sym 15770 servant.cpu.cpu.csr.timer_irq_r
.sym 15771 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 15773 ram.my_adr[11]
.sym 15774 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7153
.sym 15775 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7126
.sym 15779 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2800[0]_new_
.sym 15786 servant.timer.mtimecmp[20]
.sym 15789 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 15790 ram.my_adr[11]
.sym 15791 $abc$8301$adr[11]_new_inv_
.sym 15796 servant.cpu.cpu.csr.timer_irq
.sym 15797 servant.cpu.cpu.csr.timer_irq_r
.sym 15802 clock_gen.pll.rst_reg[1]
.sym 15804 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7126
.sym 15808 ram.my_adr[12]
.sym 15809 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2280[2]_new_
.sym 15810 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 15813 ram.my_adr[10]
.sym 15814 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2800[0]_new_
.sym 15815 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 15833 servant.timer.mtimecmp[20]
.sym 15835 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7153
.sym 15836 wb_clk_$glb_clk
.sym 15837 wb_rst_$glb_sr
.sym 15838 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[8]_new_inv_
.sym 15839 $abc$8301$auto$rtlil.cc:1906:Mux$1478[8]
.sym 15840 wb_mem_rdt[13]
.sym 15841 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$4141_new_inv_
.sym 15842 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[56]_new_
.sym 15843 servant.timer.mtimecmp[28]
.sym 15844 servant.timer.mtimecmp[20]
.sym 15845 servant.timer.mtimecmp[21]
.sym 15850 servant.mdu_rs1[31]
.sym 15857 $abc$8301$auto$rtlil.cc:1906:Mux$1478[1]
.sym 15858 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 15860 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 15862 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[9]
.sym 15863 $abc$8301$auto$rtlil.cc:1874:Eq$1549
.sym 15864 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 15865 servant.wb_timer_rdt[19]
.sym 15866 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[12]
.sym 15867 dat[8]
.sym 15868 servant.wb_timer_rdt[31]
.sym 15869 servant.timer.mtimecmp[21]
.sym 15870 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[13]
.sym 15871 $abc$8301$ram.o_wb_rdt[23]_new_inv_
.sym 15879 servant.wb_timer_rdt[8]
.sym 15880 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[8]
.sym 15881 servant.cpu.cpu.csr.timer_irq
.sym 15882 $abc$8301$auto$rtlil.cc:1906:Mux$1476[10]_new_inv_
.sym 15883 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2845[0]_new_
.sym 15886 servant.cpu.cpu.csr.mie_mtie
.sym 15887 $abc$8301$auto$rtlil.cc:1906:Mux$1476[9]_new_inv_
.sym 15888 wb_mem_rdt[20]
.sym 15889 wb_mem_rdt[21]
.sym 15890 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7126
.sym 15891 $abc$8301$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$50_Y_new_
.sym 15892 servant.timer_irq
.sym 15895 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[8]_new_inv_
.sym 15896 servant.wb_timer_rdt[20]
.sym 15899 servant.mdu_rs1[30]
.sym 15904 servant.wb_timer_rdt[21]
.sym 15905 servant.cpu.cpu.csr.mstatus_mie
.sym 15907 $abc$8301$ram.o_wb_rdt[8]_new_inv_
.sym 15908 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 15909 servant.mdu_rs1[31]
.sym 15910 ram.rx_done
.sym 15913 $abc$8301$auto$rtlil.cc:1906:Mux$1476[10]_new_inv_
.sym 15914 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2845[0]_new_
.sym 15915 $abc$8301$auto$rtlil.cc:1906:Mux$1476[9]_new_inv_
.sym 15918 servant.mdu_rs1[31]
.sym 15919 servant.mdu_rs1[30]
.sym 15920 wb_mem_rdt[21]
.sym 15921 servant.wb_timer_rdt[21]
.sym 15925 servant.cpu.cpu.csr.mie_mtie
.sym 15926 servant.timer_irq
.sym 15927 servant.cpu.cpu.csr.mstatus_mie
.sym 15930 servant.mdu_rs1[31]
.sym 15931 servant.mdu_rs1[30]
.sym 15932 servant.wb_timer_rdt[20]
.sym 15933 wb_mem_rdt[20]
.sym 15936 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[8]_new_inv_
.sym 15937 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[8]
.sym 15938 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 15943 ram.rx_done
.sym 15944 $abc$8301$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$50_Y_new_
.sym 15950 servant.cpu.cpu.csr.timer_irq
.sym 15954 $abc$8301$ram.o_wb_rdt[8]_new_inv_
.sym 15955 servant.wb_timer_rdt[8]
.sym 15956 servant.mdu_rs1[31]
.sym 15957 servant.mdu_rs1[30]
.sym 15958 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7126
.sym 15959 wb_clk_$glb_clk
.sym 15961 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[9]_new_inv_
.sym 15962 $abc$8301$ram.o_wb_rdt[15]_new_inv_
.sym 15963 $abc$8301$new_n1078_
.sym 15964 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[16]
.sym 15965 servant.timer.mtimecmp[14]
.sym 15966 servant.timer.mtimecmp[16]
.sym 15967 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[57]_new_
.sym 15968 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[13]_new_
.sym 15975 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 15976 dat[28]
.sym 15977 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[13]
.sym 15978 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[13]
.sym 15985 servant.mdu_rs1[30]
.sym 15986 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[25]_new_
.sym 15987 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 15989 $abc$8301$new_n1473_
.sym 15990 servant.wb_timer_rdt[28]
.sym 15991 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 15992 servant.wb_timer_rdt[11]
.sym 15993 $abc$8301$ram.o_wb_rdt[29]_new_inv_
.sym 15994 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 16003 servant.mdu_rs1[30]
.sym 16005 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 16007 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[22]_new_
.sym 16009 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[8]_new_
.sym 16011 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[21]_new_
.sym 16012 dat[20]
.sym 16013 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[20]_new_
.sym 16014 dat[9]
.sym 16015 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[9]_new_inv_
.sym 16018 servant.wb_dbus_ack
.sym 16022 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[9]
.sym 16025 dat[22]
.sym 16026 servant.wb_timer_rdt[22]
.sym 16027 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[19]_new_
.sym 16028 servant.wb_timer_rdt[19]
.sym 16029 servant.mdu_rs1[31]
.sym 16030 dat[23]
.sym 16031 wb_mem_rdt[22]
.sym 16032 dat[21]
.sym 16033 $abc$8301$ram.o_wb_rdt[19]_new_inv_
.sym 16035 servant.wb_dbus_ack
.sym 16036 dat[9]
.sym 16038 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[8]_new_
.sym 16041 servant.wb_timer_rdt[19]
.sym 16042 servant.mdu_rs1[31]
.sym 16043 servant.mdu_rs1[30]
.sym 16044 $abc$8301$ram.o_wb_rdt[19]_new_inv_
.sym 16047 servant.wb_dbus_ack
.sym 16048 dat[21]
.sym 16049 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[20]_new_
.sym 16054 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[9]_new_inv_
.sym 16055 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 16056 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[9]
.sym 16059 servant.wb_dbus_ack
.sym 16060 dat[20]
.sym 16061 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[19]_new_
.sym 16065 servant.mdu_rs1[30]
.sym 16066 servant.mdu_rs1[31]
.sym 16067 servant.wb_timer_rdt[22]
.sym 16068 wb_mem_rdt[22]
.sym 16071 servant.wb_dbus_ack
.sym 16073 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[21]_new_
.sym 16074 dat[22]
.sym 16077 dat[23]
.sym 16079 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[22]_new_
.sym 16080 servant.wb_dbus_ack
.sym 16081 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7354_$glb_ce
.sym 16082 wb_clk_$glb_clk
.sym 16084 $abc$8301$ram.o_wb_rdt[11]_new_inv_
.sym 16085 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 16086 $abc$8301$auto$alumacc.cc:490:replace_alu$1403[16]_new_
.sym 16087 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[9]
.sym 16088 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[10]_new_
.sym 16089 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 16090 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[11]_new_
.sym 16091 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[10]
.sym 16093 servant.wb_timer_rdt[29]
.sym 16097 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[5]
.sym 16099 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3175_new_inv_
.sym 16100 dat[13]
.sym 16104 $abc$8301$ram.o_wb_rdt[9]_new_inv_
.sym 16106 dat[25]
.sym 16107 servant.wb_timer_rdt[30]
.sym 16108 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[24]_new_
.sym 16109 dat[20]
.sym 16110 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 16111 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 16112 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[14]_new_
.sym 16113 dat[19]
.sym 16115 dat[16]
.sym 16117 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[8]
.sym 16118 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 16119 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 16125 wb_mem_rdt[30]
.sym 16126 $abc$8301$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:47$407_Y_new_inv_
.sym 16127 servant.wb_ibus_ack
.sym 16128 $abc$8301$ram.o_wb_rdt[9]_new_inv_
.sym 16131 $abc$8301$ram.o_wb_rdt[16]_new_inv_
.sym 16134 $abc$8301$ram.o_wb_rdt[15]_new_inv_
.sym 16135 servant.wb_timer_rdt[15]
.sym 16136 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6976
.sym 16138 $abc$8301$ram.o_wb_rdt[18]_new_inv_
.sym 16139 servant.mdu_rs1[31]
.sym 16140 $abc$8301$ram.o_wb_rdt[19]_new_inv_
.sym 16141 $abc$8301$ram.o_wb_rdt[23]_new_inv_
.sym 16142 servant.wb_timer_rdt[23]
.sym 16143 servant.wb_timer_rdt[9]
.sym 16144 servant.wb_timer_rdt[16]
.sym 16145 servant.mdu_rs1[30]
.sym 16146 servant.wb_timer_rdt[17]
.sym 16149 servant.wb_timer_rdt[30]
.sym 16150 $abc$8301$ram.o_wb_rdt[17]_new_inv_
.sym 16151 servant.cpu.rreg0[4]
.sym 16158 servant.wb_ibus_ack
.sym 16159 servant.cpu.rreg0[4]
.sym 16160 $abc$8301$ram.o_wb_rdt[18]_new_inv_
.sym 16164 servant.mdu_rs1[31]
.sym 16165 servant.mdu_rs1[30]
.sym 16166 $abc$8301$ram.o_wb_rdt[9]_new_inv_
.sym 16167 servant.wb_timer_rdt[9]
.sym 16170 servant.wb_ibus_ack
.sym 16171 $abc$8301$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:47$407_Y_new_inv_
.sym 16172 $abc$8301$ram.o_wb_rdt[19]_new_inv_
.sym 16176 servant.wb_timer_rdt[17]
.sym 16177 servant.mdu_rs1[30]
.sym 16178 servant.mdu_rs1[31]
.sym 16179 $abc$8301$ram.o_wb_rdt[17]_new_inv_
.sym 16182 $abc$8301$ram.o_wb_rdt[15]_new_inv_
.sym 16183 servant.wb_timer_rdt[15]
.sym 16184 servant.mdu_rs1[30]
.sym 16185 servant.mdu_rs1[31]
.sym 16188 servant.wb_timer_rdt[30]
.sym 16189 wb_mem_rdt[30]
.sym 16190 servant.mdu_rs1[31]
.sym 16191 servant.mdu_rs1[30]
.sym 16194 servant.mdu_rs1[30]
.sym 16195 servant.wb_timer_rdt[16]
.sym 16196 $abc$8301$ram.o_wb_rdt[16]_new_inv_
.sym 16197 servant.mdu_rs1[31]
.sym 16200 servant.mdu_rs1[31]
.sym 16201 $abc$8301$ram.o_wb_rdt[23]_new_inv_
.sym 16202 servant.wb_timer_rdt[23]
.sym 16203 servant.mdu_rs1[30]
.sym 16204 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6976
.sym 16205 wb_clk_$glb_clk
.sym 16207 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[25]_new_
.sym 16208 dat[15]
.sym 16209 $abc$8301$new_n1081_
.sym 16210 dat[14]
.sym 16211 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 16212 dat[30]
.sym 16213 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[24]_new_
.sym 16214 $abc$8301$new_n1235_
.sym 16223 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[9]_new_
.sym 16225 $abc$8301$ram.o_wb_rdt[10]_new_inv_
.sym 16226 servant.wb_timer_rdt[10]
.sym 16227 servant.wb_dbus_ack
.sym 16230 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 16232 dat[27]
.sym 16248 servant.mdu_rs1[31]
.sym 16250 servant.wb_timer_rdt[29]
.sym 16251 dat[18]
.sym 16252 dat[29]
.sym 16254 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[16]_new_
.sym 16255 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[29]_new_
.sym 16256 servant.mdu_rs1[31]
.sym 16259 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[17]_new_
.sym 16260 servant.wb_timer_rdt[28]
.sym 16263 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[23]_new_
.sym 16264 dat[17]
.sym 16265 $abc$8301$ram.o_wb_rdt[29]_new_inv_
.sym 16266 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[28]_new_
.sym 16268 servant.mdu_rs1[30]
.sym 16269 dat[24]
.sym 16270 $abc$8301$ram.o_wb_rdt[28]_new_inv_
.sym 16272 $abc$8301$ram.o_wb_rdt[18]_new_inv_
.sym 16274 servant.wb_dbus_ack
.sym 16276 servant.wb_timer_rdt[18]
.sym 16277 dat[30]
.sym 16282 dat[18]
.sym 16283 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[17]_new_
.sym 16284 servant.wb_dbus_ack
.sym 16288 dat[17]
.sym 16289 servant.wb_dbus_ack
.sym 16290 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[16]_new_
.sym 16293 $abc$8301$ram.o_wb_rdt[28]_new_inv_
.sym 16294 servant.mdu_rs1[31]
.sym 16295 servant.mdu_rs1[30]
.sym 16296 servant.wb_timer_rdt[28]
.sym 16300 dat[29]
.sym 16301 servant.wb_dbus_ack
.sym 16302 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[28]_new_
.sym 16306 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[29]_new_
.sym 16307 dat[30]
.sym 16308 servant.wb_dbus_ack
.sym 16311 servant.wb_timer_rdt[18]
.sym 16312 servant.mdu_rs1[31]
.sym 16313 $abc$8301$ram.o_wb_rdt[18]_new_inv_
.sym 16314 servant.mdu_rs1[30]
.sym 16317 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[23]_new_
.sym 16318 servant.wb_dbus_ack
.sym 16320 dat[24]
.sym 16323 servant.mdu_rs1[31]
.sym 16324 servant.mdu_rs1[30]
.sym 16325 $abc$8301$ram.o_wb_rdt[29]_new_inv_
.sym 16326 servant.wb_timer_rdt[29]
.sym 16327 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7354_$glb_ce
.sym 16328 wb_clk_$glb_clk
.sym 16330 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[18]
.sym 16331 $abc$8301$new_n1087_
.sym 16333 $abc$8301$auto$alumacc.cc:490:replace_alu$1403[18]_new_
.sym 16334 servant.mdu_rs1[30]
.sym 16335 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[31]
.sym 16336 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[19]
.sym 16337 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[24]
.sym 16345 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 16346 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 16360 servant.wb_timer_rdt[31]
.sym 16363 dat[23]
.sym 16374 dat[28]
.sym 16376 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[18]_new_
.sym 16384 dat[19]
.sym 16391 servant.mdu_rs1[30]
.sym 16392 $abc$8301$ram.o_wb_rdt[27]_new_inv_
.sym 16393 servant.mdu_rs1[31]
.sym 16395 servant.wb_dbus_ack
.sym 16398 servant.wb_timer_rdt[18]
.sym 16400 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[27]_new_
.sym 16401 servant.wb_timer_rdt[27]
.sym 16411 servant.wb_timer_rdt[18]
.sym 16422 servant.wb_dbus_ack
.sym 16424 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[18]_new_
.sym 16425 dat[19]
.sym 16434 $abc$8301$ram.o_wb_rdt[27]_new_inv_
.sym 16435 servant.mdu_rs1[30]
.sym 16436 servant.wb_timer_rdt[27]
.sym 16437 servant.mdu_rs1[31]
.sym 16441 servant.wb_dbus_ack
.sym 16442 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[27]_new_
.sym 16443 dat[28]
.sym 16450 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7354_$glb_ce
.sym 16451 wb_clk_$glb_clk
.sym 16457 servant.wb_timer_rdt[24]
.sym 16464 dat[26]
.sym 16469 dat[18]
.sym 16477 servant.mdu_rs1[30]
.sym 16497 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7354
.sym 16521 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7354
.sym 16555 $abc$8301$auto$wreduce.cc:455:run$1331[2]
.sym 16556 $abc$8301$auto$wreduce.cc:455:run$1331[3]
.sym 16557 $abc$8301$auto$wreduce.cc:455:run$1331[4]
.sym 16558 $abc$8301$auto$wreduce.cc:455:run$1331[5]
.sym 16559 $abc$8301$auto$wreduce.cc:455:run$1331[6]
.sym 16566 dat[6]
.sym 16568 servant.mdu_rs1[30]
.sym 16569 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[25]
.sym 16570 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[31]
.sym 16572 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[19]
.sym 16575 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[24]
.sym 16584 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[9]
.sym 16603 servant.wb_dbus_ack
.sym 16608 $abc$8301$servant.cpu.cpu.bufreg2.dat_shamt[0]_new_inv_
.sym 16625 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[0]_new_inv_
.sym 16658 servant.wb_dbus_ack
.sym 16659 $abc$8301$servant.cpu.cpu.bufreg2.dat_shamt[0]_new_inv_
.sym 16660 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[0]_new_inv_
.sym 16674 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7354_$glb_ce
.sym 16675 wb_clk_$glb_clk
.sym 16681 $abc$8301$new_n1166_
.sym 16682 $abc$8301$techmap$techmap\ram.rx_from_ble.$procmux$811.$and$/usr/bin/../share/yosys/techmap.v:434$2356_Y_new_
.sym 16683 ram.from_ble[2]
.sym 16684 ram.from_ble[5]
.sym 16685 $abc$8301$techmap$techmap\ram.rx_from_ble.$procmux$848.$and$/usr/bin/../share/yosys/techmap.v:434$2356_Y_new_
.sym 16686 $abc$8301$new_n1153_
.sym 16687 $abc$8301$techmap$techmap\ram.rx_from_ble.$procmux$868.$and$/usr/bin/../share/yosys/techmap.v:434$2356_Y_new_
.sym 16688 ram.from_ble[3]
.sym 16691 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 16694 ram.rx_from_ble.clock_count[2]
.sym 16695 dat[0]
.sym 16696 ram.rx_from_ble.clock_count[5]
.sym 16698 ram.rx_from_ble.clock_count[3]
.sym 16702 ram.rx_from_ble.clock_count[4]
.sym 16704 $PACKER_VCC_NET
.sym 16722 servant.wb_dbus_ack
.sym 16729 servant.wb_dbus_ack
.sym 16736 ram.rx_from_ble.data_index[1]
.sym 16738 i_data$SB_IO_IN
.sym 16741 $PACKER_VCC_NET
.sym 16742 dat[2]
.sym 16743 dat[0]
.sym 16745 ram.rx_from_ble.data_index[0]
.sym 16746 $PACKER_VCC_NET
.sym 16758 servant.wb_timer_rdt[6]
.sym 16759 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[6]_new_
.sym 16760 $abc$8301$auto$wreduce.cc:455:run$1335[2]
.sym 16761 $abc$8301$auto$wreduce.cc:455:run$1335[3]
.sym 16762 dat[3]
.sym 16764 $abc$8301$servant.cpu.cpu.bufreg2.dat_shamt[4]_new_inv_
.sym 16765 wb_mem_rdt[6]
.sym 16769 $abc$8301$servant.cpu.cpu.bufreg2.dat_shamt[3]_new_inv_
.sym 16770 $abc$8301$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$363_Y_new_
.sym 16771 $abc$8301$auto$wreduce.cc:455:run$1335[4]
.sym 16773 dat[5]
.sym 16776 dat[4]
.sym 16777 servant.mdu_rs1[31]
.sym 16778 servant.mdu_rs1[30]
.sym 16779 servant.wb_dbus_ack
.sym 16780 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[2]_new_inv_
.sym 16782 $abc$8301$servant.cpu.cpu.bufreg2.dat_shamt[2]_new_inv_
.sym 16785 servant.wb_dbus_ack
.sym 16786 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[3]_new_inv_
.sym 16787 dat[7]
.sym 16789 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[4]_new_inv_
.sym 16791 dat[3]
.sym 16793 $abc$8301$auto$wreduce.cc:455:run$1335[2]
.sym 16794 $abc$8301$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$363_Y_new_
.sym 16797 servant.mdu_rs1[31]
.sym 16798 servant.wb_timer_rdt[6]
.sym 16799 wb_mem_rdt[6]
.sym 16800 servant.mdu_rs1[30]
.sym 16803 $abc$8301$servant.cpu.cpu.bufreg2.dat_shamt[4]_new_inv_
.sym 16804 servant.wb_dbus_ack
.sym 16805 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[4]_new_inv_
.sym 16809 $abc$8301$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$363_Y_new_
.sym 16810 dat[4]
.sym 16811 $abc$8301$auto$wreduce.cc:455:run$1335[3]
.sym 16816 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[3]_new_inv_
.sym 16817 $abc$8301$servant.cpu.cpu.bufreg2.dat_shamt[3]_new_inv_
.sym 16818 servant.wb_dbus_ack
.sym 16821 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[6]_new_
.sym 16822 dat[7]
.sym 16824 servant.wb_dbus_ack
.sym 16827 dat[5]
.sym 16829 $abc$8301$auto$wreduce.cc:455:run$1335[4]
.sym 16830 $abc$8301$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$363_Y_new_
.sym 16833 $abc$8301$servant.cpu.cpu.bufreg2.dat_shamt[2]_new_inv_
.sym 16835 servant.wb_dbus_ack
.sym 16836 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[2]_new_inv_
.sym 16837 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7354_$glb_ce
.sym 16838 wb_clk_$glb_clk
.sym 16842 $abc$8301$auto$wreduce.cc:455:run$1336[2]
.sym 16843 $abc$8301$auto$wreduce.cc:455:run$1336[3]
.sym 16844 $abc$8301$auto$wreduce.cc:455:run$1336[4]
.sym 16845 $abc$8301$auto$wreduce.cc:455:run$1336[5]
.sym 16846 $abc$8301$auto$wreduce.cc:455:run$1336[6]
.sym 16847 $auto$ice40_ffinit.cc:140:execute$8026
.sym 16850 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[28]
.sym 16854 $abc$8301$auto$ice40_ffinit.cc:141:execute$8027
.sym 16855 ram.rx_from_ble.data_index[2]
.sym 16860 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6505
.sym 16861 wb_mem_rdt[6]
.sym 16864 $abc$8301$techmap$techmap1688\ram.mem.0.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 16866 ram.from_ble[5]
.sym 16867 dat[1]
.sym 16868 servant.wb_timer_rdt[0]
.sym 16869 dat[3]
.sym 16870 ram.from_ble[4]
.sym 16871 dat[5]
.sym 16872 $abc$8301$ram.we[1]_new_
.sym 16873 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[0]
.sym 16883 dat[1]
.sym 16885 dat[3]
.sym 16888 dat[2]
.sym 16889 dat[5]
.sym 16891 dat[4]
.sym 16892 $0\pc_active[0:0]
.sym 16895 wb_mem_rdt[5]
.sym 16901 wb_mem_rdt[1]
.sym 16906 $PACKER_VCC_NET
.sym 16908 dat[0]
.sym 16911 $PACKER_VCC_NET
.sym 16913 $nextpnr_ICESTORM_LC_15$O
.sym 16916 dat[0]
.sym 16919 $auto$alumacc.cc:474:replace_alu$1447.C[2]
.sym 16921 dat[1]
.sym 16922 $PACKER_VCC_NET
.sym 16925 $auto$alumacc.cc:474:replace_alu$1447.C[3]
.sym 16927 dat[2]
.sym 16928 $PACKER_VCC_NET
.sym 16929 $auto$alumacc.cc:474:replace_alu$1447.C[2]
.sym 16931 $auto$alumacc.cc:474:replace_alu$1447.C[4]
.sym 16933 dat[3]
.sym 16934 $PACKER_VCC_NET
.sym 16935 $auto$alumacc.cc:474:replace_alu$1447.C[3]
.sym 16937 $auto$alumacc.cc:474:replace_alu$1447.C[5]
.sym 16939 dat[4]
.sym 16940 $PACKER_VCC_NET
.sym 16941 $auto$alumacc.cc:474:replace_alu$1447.C[4]
.sym 16945 $PACKER_VCC_NET
.sym 16946 dat[5]
.sym 16947 $auto$alumacc.cc:474:replace_alu$1447.C[5]
.sym 16953 wb_mem_rdt[5]
.sym 16957 wb_mem_rdt[1]
.sym 16960 $0\pc_active[0:0]
.sym 16961 wb_clk_$glb_clk
.sym 16963 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[3]
.sym 16964 $abc$8301$auto$rtlil.cc:1906:Mux$1478[5]
.sym 16965 servant.timer.mtimecmp[3]
.sym 16967 $abc$8301$auto$rtlil.cc:1906:Mux$1478[4]
.sym 16968 $abc$8301$auto$rtlil.cc:1906:Mux$1478[3]
.sym 16969 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1736[0]
.sym 16970 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1736[1]
.sym 16973 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 16975 dat[5]
.sym 16976 tx_to_ble.clock_count[3]
.sym 16978 $PACKER_VCC_NET
.sym 16981 $PACKER_VCC_NET
.sym 16982 $PACKER_VCC_NET
.sym 16984 tx_to_ble.clock_count[2]
.sym 16986 tx_to_ble.clock_count[6]
.sym 16987 dat[4]
.sym 16988 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$2033_new_inv_
.sym 16997 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[2]
.sym 17007 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[4]
.sym 17008 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[6]
.sym 17009 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[3]
.sym 17013 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[5]
.sym 17014 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[1]
.sym 17018 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[7]
.sym 17022 servant.wb_timer_rdt[2]
.sym 17023 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[2]
.sym 17024 servant.wb_timer_rdt[4]
.sym 17025 servant.wb_timer_rdt[5]
.sym 17026 servant.wb_timer_rdt[1]
.sym 17028 servant.wb_timer_rdt[0]
.sym 17031 servant.wb_timer_rdt[3]
.sym 17033 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[0]
.sym 17034 servant.wb_timer_rdt[6]
.sym 17035 servant.wb_timer_rdt[7]
.sym 17036 $auto$alumacc.cc:474:replace_alu$1402.C[1]
.sym 17038 servant.wb_timer_rdt[0]
.sym 17039 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[0]
.sym 17042 $auto$alumacc.cc:474:replace_alu$1402.C[2]
.sym 17044 servant.wb_timer_rdt[1]
.sym 17045 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[1]
.sym 17048 $auto$alumacc.cc:474:replace_alu$1402.C[3]
.sym 17050 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[2]
.sym 17051 servant.wb_timer_rdt[2]
.sym 17054 $auto$alumacc.cc:474:replace_alu$1402.C[4]
.sym 17056 servant.wb_timer_rdt[3]
.sym 17057 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[3]
.sym 17060 $auto$alumacc.cc:474:replace_alu$1402.C[5]
.sym 17062 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[4]
.sym 17063 servant.wb_timer_rdt[4]
.sym 17066 $auto$alumacc.cc:474:replace_alu$1402.C[6]
.sym 17068 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[5]
.sym 17069 servant.wb_timer_rdt[5]
.sym 17072 $auto$alumacc.cc:474:replace_alu$1402.C[7]
.sym 17074 servant.wb_timer_rdt[6]
.sym 17075 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[6]
.sym 17078 $auto$alumacc.cc:474:replace_alu$1402.C[8]
.sym 17080 servant.wb_timer_rdt[7]
.sym 17081 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[7]
.sym 17088 $abc$8301$auto$wreduce.cc:455:run$1332[2]
.sym 17089 ram.my_adr[3]
.sym 17090 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[0]
.sym 17091 ram.my_adr[4]
.sym 17092 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1730[0]
.sym 17093 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[62]_new_
.sym 17097 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[18]
.sym 17101 $abc$8301$auto$alumacc.cc:491:replace_alu$1399[6]
.sym 17103 $abc$8301$auto$rtlil.cc:1874:Eq$1523
.sym 17107 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 17108 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[8]
.sym 17109 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[5]
.sym 17110 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[10]
.sym 17111 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[21]
.sym 17112 servant.timer.mtimecmp[0]
.sym 17113 $abc$8301$techmap$techmap1686\ram.mem.0.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 17114 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[8]
.sym 17115 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 17117 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[62]_new_
.sym 17119 $abc$8301$auto$ice40_ffinit.cc:141:execute$7947
.sym 17120 servant.wb_dbus_ack
.sym 17121 $abc$8301$auto$ice40_ffinit.cc:141:execute$8031
.sym 17122 $auto$alumacc.cc:474:replace_alu$1402.C[8]
.sym 17127 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[11]
.sym 17129 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[15]
.sym 17132 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[13]
.sym 17136 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[10]
.sym 17140 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[8]
.sym 17141 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[12]
.sym 17144 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[9]
.sym 17146 servant.wb_timer_rdt[11]
.sym 17147 servant.wb_timer_rdt[12]
.sym 17150 servant.wb_timer_rdt[15]
.sym 17151 servant.wb_timer_rdt[8]
.sym 17152 servant.wb_timer_rdt[9]
.sym 17153 servant.wb_timer_rdt[10]
.sym 17156 servant.wb_timer_rdt[13]
.sym 17157 servant.wb_timer_rdt[14]
.sym 17158 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[14]
.sym 17159 $auto$alumacc.cc:474:replace_alu$1402.C[9]
.sym 17161 servant.wb_timer_rdt[8]
.sym 17162 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[8]
.sym 17165 $auto$alumacc.cc:474:replace_alu$1402.C[10]
.sym 17167 servant.wb_timer_rdt[9]
.sym 17168 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[9]
.sym 17171 $auto$alumacc.cc:474:replace_alu$1402.C[11]
.sym 17173 servant.wb_timer_rdt[10]
.sym 17174 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[10]
.sym 17177 $auto$alumacc.cc:474:replace_alu$1402.C[12]
.sym 17179 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[11]
.sym 17180 servant.wb_timer_rdt[11]
.sym 17183 $auto$alumacc.cc:474:replace_alu$1402.C[13]
.sym 17185 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[12]
.sym 17186 servant.wb_timer_rdt[12]
.sym 17189 $auto$alumacc.cc:474:replace_alu$1402.C[14]
.sym 17191 servant.wb_timer_rdt[13]
.sym 17192 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[13]
.sym 17195 $auto$alumacc.cc:474:replace_alu$1402.C[15]
.sym 17197 servant.wb_timer_rdt[14]
.sym 17198 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[14]
.sym 17201 $auto$alumacc.cc:474:replace_alu$1402.C[16]
.sym 17203 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[15]
.sym 17204 servant.wb_timer_rdt[15]
.sym 17211 $techmap\ram.$0\my_adr[31:0][3]
.sym 17212 $techmap\ram.$0\my_adr[31:0][4]
.sym 17213 $techmap\ram.$0\my_adr[31:0][5]
.sym 17214 ram.my_adr[6]
.sym 17215 $techmap\ram.$0\my_adr[31:0][7]
.sym 17216 ram.my_adr[8]
.sym 17219 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[9]
.sym 17220 $abc$8301$new_n1081_
.sym 17221 $abc$8301$auto$rtlil.cc:1906:Mux$1478[7]
.sym 17223 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[1]
.sym 17225 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[15]
.sym 17226 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 17228 ram.rx_from_ble.data_index[2]
.sym 17229 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[12]
.sym 17230 dat[6]
.sym 17231 $PACKER_VCC_NET
.sym 17232 $abc$8301$auto$wreduce.cc:455:run$1332[2]
.sym 17233 wb_mem_rdt[2]
.sym 17234 ram.my_adr[1]
.sym 17235 dat[2]
.sym 17236 ram.my_adr[2]
.sym 17237 ram.rx_from_ble.data_index[0]
.sym 17238 ram.rx_from_ble.data_index[1]
.sym 17239 $PACKER_VCC_NET
.sym 17240 ram.my_adr[8]
.sym 17243 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3175_new_inv_
.sym 17244 $abc$8301$auto$rtlil.cc:1906:Mux$1478[12]
.sym 17245 $auto$alumacc.cc:474:replace_alu$1402.C[16]
.sym 17254 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[20]
.sym 17256 servant.wb_timer_rdt[21]
.sym 17259 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[23]
.sym 17265 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[17]
.sym 17266 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[19]
.sym 17267 servant.wb_timer_rdt[17]
.sym 17269 servant.wb_timer_rdt[19]
.sym 17270 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[18]
.sym 17271 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[21]
.sym 17272 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[16]
.sym 17273 servant.wb_timer_rdt[23]
.sym 17274 servant.wb_timer_rdt[16]
.sym 17276 servant.wb_timer_rdt[18]
.sym 17278 servant.wb_timer_rdt[20]
.sym 17279 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[22]
.sym 17280 servant.wb_timer_rdt[22]
.sym 17282 $auto$alumacc.cc:474:replace_alu$1402.C[17]
.sym 17284 servant.wb_timer_rdt[16]
.sym 17285 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[16]
.sym 17288 $auto$alumacc.cc:474:replace_alu$1402.C[18]
.sym 17290 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[17]
.sym 17291 servant.wb_timer_rdt[17]
.sym 17294 $auto$alumacc.cc:474:replace_alu$1402.C[19]
.sym 17296 servant.wb_timer_rdt[18]
.sym 17297 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[18]
.sym 17300 $auto$alumacc.cc:474:replace_alu$1402.C[20]
.sym 17302 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[19]
.sym 17303 servant.wb_timer_rdt[19]
.sym 17306 $auto$alumacc.cc:474:replace_alu$1402.C[21]
.sym 17308 servant.wb_timer_rdt[20]
.sym 17309 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[20]
.sym 17312 $auto$alumacc.cc:474:replace_alu$1402.C[22]
.sym 17314 servant.wb_timer_rdt[21]
.sym 17315 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[21]
.sym 17318 $auto$alumacc.cc:474:replace_alu$1402.C[23]
.sym 17320 servant.wb_timer_rdt[22]
.sym 17321 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[22]
.sym 17324 $auto$alumacc.cc:474:replace_alu$1402.C[24]
.sym 17326 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[23]
.sym 17327 servant.wb_timer_rdt[23]
.sym 17332 ram.my_adr[9]
.sym 17333 ram.my_adr[10]
.sym 17334 ram.my_adr[11]
.sym 17335 ram.my_adr[12]
.sym 17336 $abc$8301$auto$ice40_ffinit.cc:141:execute$7947
.sym 17337 $abc$8301$auto$ice40_ffinit.cc:141:execute$8031
.sym 17338 ram.my_adr[5]
.sym 17339 $abc$8301$auto$ice40_ffinit.cc:141:execute$7951
.sym 17344 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[12]
.sym 17345 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[23]
.sym 17346 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[9]
.sym 17349 $abc$8301$auto$rtlil.cc:1906:Mux$1478[10]
.sym 17350 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[20]
.sym 17353 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[17]
.sym 17355 wb_mem_rdt[1]
.sym 17356 $abc$8301$ram.we[1]_new_
.sym 17358 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[16]
.sym 17359 adr[6]
.sym 17360 $abc$8301$techmap$techmap1688\ram.mem.0.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 17361 servant.wb_timer_rdt[6]
.sym 17362 $abc$8301$ram.we[0]_new_
.sym 17363 ram.rx_done
.sym 17364 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 17365 $abc$8301$new_n1078_
.sym 17366 dat[1]
.sym 17367 dat[5]
.sym 17368 $auto$alumacc.cc:474:replace_alu$1402.C[24]
.sym 17373 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[26]
.sym 17377 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[29]
.sym 17380 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[27]
.sym 17386 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[30]
.sym 17390 servant.wb_timer_rdt[25]
.sym 17393 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[25]
.sym 17394 servant.wb_timer_rdt[29]
.sym 17395 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[28]
.sym 17396 servant.wb_timer_rdt[31]
.sym 17397 servant.wb_timer_rdt[24]
.sym 17398 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[24]
.sym 17399 servant.wb_timer_rdt[26]
.sym 17400 servant.wb_timer_rdt[27]
.sym 17401 servant.wb_timer_rdt[28]
.sym 17402 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[31]
.sym 17403 servant.wb_timer_rdt[30]
.sym 17405 $auto$alumacc.cc:474:replace_alu$1402.C[25]
.sym 17407 servant.wb_timer_rdt[24]
.sym 17408 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[24]
.sym 17411 $auto$alumacc.cc:474:replace_alu$1402.C[26]
.sym 17413 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[25]
.sym 17414 servant.wb_timer_rdt[25]
.sym 17417 $auto$alumacc.cc:474:replace_alu$1402.C[27]
.sym 17419 servant.wb_timer_rdt[26]
.sym 17420 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[26]
.sym 17423 $auto$alumacc.cc:474:replace_alu$1402.C[28]
.sym 17425 servant.wb_timer_rdt[27]
.sym 17426 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[27]
.sym 17429 $auto$alumacc.cc:474:replace_alu$1402.C[29]
.sym 17431 servant.wb_timer_rdt[28]
.sym 17432 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[28]
.sym 17435 $auto$alumacc.cc:474:replace_alu$1402.C[30]
.sym 17437 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[29]
.sym 17438 servant.wb_timer_rdt[29]
.sym 17441 $auto$alumacc.cc:474:replace_alu$1402.C[31]
.sym 17443 servant.wb_timer_rdt[30]
.sym 17444 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[30]
.sym 17447 $abc$8301$auto$alumacc.cc:491:replace_alu$1404[31]
.sym 17449 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[31]
.sym 17450 servant.wb_timer_rdt[31]
.sym 17455 $abc$8301$auto$rtlil.cc:1906:Mux$1478[2]
.sym 17456 ram.my_adr[2]
.sym 17457 $abc$8301$auto$rtlil.cc:1906:Mux$1476[7]
.sym 17458 $abc$8301$techmap$techmap1678\ram.mem.0.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1677_Y
.sym 17459 $abc$8301$auto$rtlil.cc:1906:Mux$1476[2]
.sym 17460 $abc$8301$auto$rtlil.cc:1906:Mux$1476[4]
.sym 17461 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1716[0]
.sym 17462 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[53]_new_
.sym 17466 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 17470 ram.my_adr[12]
.sym 17473 $PACKER_VCC_NET
.sym 17475 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[7]
.sym 17476 ram.my_adr[10]
.sym 17477 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[26]
.sym 17478 ram.my_adr[11]
.sym 17479 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[14]
.sym 17481 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3146_new_inv_
.sym 17482 adr[4]
.sym 17483 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[11]
.sym 17484 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$2033_new_inv_
.sym 17485 $abc$8301$auto$ice40_ffinit.cc:141:execute$8031
.sym 17486 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 17488 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 17489 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[2]
.sym 17490 adr[8]
.sym 17491 $abc$8301$auto$alumacc.cc:491:replace_alu$1404[31]
.sym 17497 servant.timer.mtimecmp[14]
.sym 17500 servant.timer.mtimecmp[7]
.sym 17502 servant.timer.mtimecmp[12]
.sym 17505 $abc$8301$new_n1925_
.sym 17507 servant.timer.mtimecmp[5]
.sym 17508 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 17509 adr[2]
.sym 17510 ram.my_adr[8]
.sym 17511 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 17513 adr[8]
.sym 17515 $abc$8301$new_n1081_
.sym 17516 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[5]_new_inv_
.sym 17519 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 17521 ram.my_adr[2]
.sym 17525 $abc$8301$new_n1078_
.sym 17527 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[5]
.sym 17529 $abc$8301$new_n1925_
.sym 17530 $abc$8301$new_n1081_
.sym 17531 $abc$8301$new_n1078_
.sym 17532 $abc$8301$auto$alumacc.cc:491:replace_alu$1404[31]
.sym 17535 servant.timer.mtimecmp[14]
.sym 17543 servant.timer.mtimecmp[5]
.sym 17550 servant.timer.mtimecmp[7]
.sym 17553 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[5]_new_inv_
.sym 17554 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 17555 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[5]
.sym 17559 ram.my_adr[8]
.sym 17560 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 17561 adr[8]
.sym 17565 servant.timer.mtimecmp[12]
.sym 17572 adr[2]
.sym 17573 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 17574 ram.my_adr[2]
.sym 17576 wb_clk_$glb_clk
.sym 17578 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1714[1]
.sym 17579 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1714[0]
.sym 17580 $abc$8301$new_n1467_
.sym 17581 $abc$8301$new_n1270_
.sym 17582 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[5]_new_inv_
.sym 17583 $abc$8301$new_n1488_
.sym 17584 wb_mem_rdt[4]
.sym 17585 $abc$8301$techmap$techmap1685\ram.mem.0.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 17586 servant.mdu_rs1[30]
.sym 17589 servant.mdu_rs1[30]
.sym 17590 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[30]
.sym 17592 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 17594 dat[7]
.sym 17595 adr[5]
.sym 17596 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 17599 $abc$8301$auto$dff2dffe.cc:175:make_patterns_logic$5982
.sym 17601 $abc$8301$auto$rtlil.cc:1906:Mux$1478[13]
.sym 17602 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 17603 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[21]
.sym 17604 wb_mem_rdt[14]
.sym 17605 servant.wb_dbus_ack
.sym 17606 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 17607 wb_mem_rdt[5]
.sym 17608 servant.timer.mtimecmp[0]
.sym 17609 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[62]_new_
.sym 17610 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[8]
.sym 17611 servant.wb_timer_rdt[16]
.sym 17612 $abc$8301$techmap$techmap1686\ram.mem.0.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 17613 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[10]
.sym 17619 $abc$8301$new_n1850_
.sym 17622 servant.timer.mtimecmp[5]
.sym 17623 servant.timer.mtimecmp[7]
.sym 17624 $abc$8301$new_n1922_
.sym 17625 $abc$8301$new_n1924_
.sym 17626 $abc$8301$new_n1075_
.sym 17627 servant.wb_timer_rdt[7]
.sym 17628 dat[5]
.sym 17629 dat[0]
.sym 17630 dat[7]
.sym 17631 servant.wb_timer_rdt[6]
.sym 17632 servant.timer.mtimecmp[6]
.sym 17634 servant.wb_timer_rdt[5]
.sym 17637 $abc$8301$ram.we[0]_new_
.sym 17639 $abc$8301$ram.we[1]_new_
.sym 17640 dat[12]
.sym 17649 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$2033_new_inv_
.sym 17652 servant.timer.mtimecmp[7]
.sym 17653 servant.wb_timer_rdt[7]
.sym 17654 servant.timer.mtimecmp[6]
.sym 17655 servant.wb_timer_rdt[6]
.sym 17658 $abc$8301$new_n1922_
.sym 17659 $abc$8301$new_n1850_
.sym 17660 $abc$8301$new_n1075_
.sym 17661 $abc$8301$new_n1924_
.sym 17664 $abc$8301$ram.we[1]_new_
.sym 17666 $abc$8301$ram.we[0]_new_
.sym 17667 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$2033_new_inv_
.sym 17673 dat[5]
.sym 17678 dat[7]
.sym 17682 servant.wb_timer_rdt[6]
.sym 17683 servant.timer.mtimecmp[6]
.sym 17684 servant.timer.mtimecmp[5]
.sym 17685 servant.wb_timer_rdt[5]
.sym 17689 dat[12]
.sym 17694 dat[0]
.sym 17698 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6202_$glb_ce
.sym 17699 wb_clk_$glb_clk
.sym 17700 wb_rst_$glb_sr
.sym 17701 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[4]_new_inv_
.sym 17702 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[14]_new_inv_
.sym 17703 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4692[2]_new_inv_
.sym 17704 $abc$8301$new_n1299_
.sym 17705 $abc$8301$new_n1300_
.sym 17706 $abc$8301$new_n1264_
.sym 17707 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 17708 wb_mem_rdt[14]
.sym 17709 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[25]
.sym 17711 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[31]
.sym 17716 servant.wb_timer_rdt[17]
.sym 17718 $abc$8301$techmap$techmap1685\ram.mem.0.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 17719 ram.rx_done
.sym 17720 servant.wb_timer_rdt[22]
.sym 17721 $abc$8301$new_n1924_
.sym 17722 $abc$8301$ram.we[1]_new_
.sym 17724 $abc$8301$new_n1467_
.sym 17725 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[14]
.sym 17726 dat[12]
.sym 17727 $PACKER_VCC_NET
.sym 17728 $abc$8301$auto$rtlil.cc:1906:Mux$1478[12]
.sym 17729 adr[3]
.sym 17730 $abc$8301$new_n1269_
.sym 17731 $abc$8301$new_n1488_
.sym 17732 adr[5]
.sym 17734 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3175_new_inv_
.sym 17735 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3146_new_inv_
.sym 17736 adr[4]
.sym 17742 dat[2]
.sym 17745 servant.timer.mtimecmp[21]
.sym 17747 $abc$8301$new_n1066_
.sym 17748 servant.wb_timer_rdt[21]
.sym 17750 $abc$8301$new_n1849_
.sym 17753 servant.wb_timer_rdt[2]
.sym 17757 $abc$8301$new_n1071_
.sym 17758 $abc$8301$auto$rtlil.cc:1906:Mux$1476[9]_new_inv_
.sym 17761 $abc$8301$auto$rtlil.cc:1906:Mux$1476[10]_new_inv_
.sym 17762 $abc$8301$new_n1065_
.sym 17765 servant.timer.mtimecmp[2]
.sym 17770 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2845[0]_new_
.sym 17773 servant.timer.mtimecmp[20]
.sym 17775 $abc$8301$new_n1065_
.sym 17776 $abc$8301$new_n1849_
.sym 17777 $abc$8301$new_n1071_
.sym 17778 $abc$8301$new_n1066_
.sym 17781 $abc$8301$auto$rtlil.cc:1906:Mux$1476[10]_new_inv_
.sym 17782 $abc$8301$auto$rtlil.cc:1906:Mux$1476[9]_new_inv_
.sym 17783 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2845[0]_new_
.sym 17787 servant.timer.mtimecmp[20]
.sym 17793 $abc$8301$auto$rtlil.cc:1906:Mux$1476[10]_new_inv_
.sym 17795 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2845[0]_new_
.sym 17796 $abc$8301$auto$rtlil.cc:1906:Mux$1476[9]_new_inv_
.sym 17799 servant.wb_timer_rdt[2]
.sym 17800 servant.timer.mtimecmp[21]
.sym 17801 servant.wb_timer_rdt[21]
.sym 17802 servant.timer.mtimecmp[2]
.sym 17805 servant.timer.mtimecmp[2]
.sym 17814 servant.timer.mtimecmp[21]
.sym 17818 dat[2]
.sym 17821 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6202_$glb_ce
.sym 17822 wb_clk_$glb_clk
.sym 17823 wb_rst_$glb_sr
.sym 17824 $abc$8301$new_n1473_
.sym 17825 $abc$8301$new_n1287_
.sym 17826 $abc$8301$new_n1294_
.sym 17827 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1710[0]
.sym 17828 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1710[1]
.sym 17829 $abc$8301$techmap$techmap1674\ram.mem.0.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 17830 $abc$8301$new_n1551_
.sym 17831 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 17835 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[19]
.sym 17837 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[23]
.sym 17838 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 17839 servant.timer.mtimecmp[21]
.sym 17841 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[52]_new_
.sym 17843 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[12]
.sym 17846 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 17847 $abc$8301$auto$rtlil.cc:1906:Mux$1478[10]
.sym 17848 servant.timer.mtimecmp[19]
.sym 17849 $abc$8301$ram.we[0]_new_
.sym 17851 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 17852 $abc$8301$new_n1078_
.sym 17853 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[29]_new_
.sym 17854 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[16]
.sym 17855 $abc$8301$ram.we[1]_new_
.sym 17856 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 17859 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$4141_new_inv_
.sym 17865 $abc$8301$ram.we[0]_new_
.sym 17870 servant.timer.mtimecmp[28]
.sym 17872 wb_mem_rdt[14]
.sym 17873 servant.wb_timer_rdt[14]
.sym 17874 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 17875 servant.wb_timer_rdt[28]
.sym 17877 servant.wb_timer_rdt[12]
.sym 17878 servant.mdu_rs1[31]
.sym 17879 wb_mem_rdt[12]
.sym 17880 servant.wb_timer_rdt[8]
.sym 17881 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3175_new_inv_
.sym 17882 dat[8]
.sym 17883 servant.timer.mtimecmp[8]
.sym 17884 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[12]_new_inv_
.sym 17889 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[12]
.sym 17892 servant.mdu_rs1[30]
.sym 17893 $abc$8301$ram.we[1]_new_
.sym 17898 servant.mdu_rs1[30]
.sym 17899 servant.wb_timer_rdt[14]
.sym 17900 servant.mdu_rs1[31]
.sym 17901 wb_mem_rdt[14]
.sym 17904 servant.wb_timer_rdt[12]
.sym 17905 servant.mdu_rs1[31]
.sym 17906 wb_mem_rdt[12]
.sym 17907 servant.mdu_rs1[30]
.sym 17911 dat[8]
.sym 17916 servant.timer.mtimecmp[28]
.sym 17924 servant.timer.mtimecmp[8]
.sym 17929 $abc$8301$ram.we[0]_new_
.sym 17930 $abc$8301$ram.we[1]_new_
.sym 17931 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3175_new_inv_
.sym 17934 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 17935 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[12]_new_inv_
.sym 17937 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[12]
.sym 17940 servant.wb_timer_rdt[28]
.sym 17941 servant.timer.mtimecmp[8]
.sym 17942 servant.timer.mtimecmp[28]
.sym 17943 servant.wb_timer_rdt[8]
.sym 17944 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6202_$glb_ce
.sym 17945 wb_clk_$glb_clk
.sym 17946 wb_rst_$glb_sr
.sym 17947 dat[12]
.sym 17948 $abc$8301$auto$rtlil.cc:1906:Mux$1478[12]
.sym 17949 $abc$8301$new_n1269_
.sym 17950 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[12]_new_inv_
.sym 17951 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[60]_new_
.sym 17952 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4508[2]_new_inv_
.sym 17953 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[13]_new_inv_
.sym 17954 $abc$8301$new_n1288_
.sym 17957 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[24]
.sym 17959 servant.wb_timer_rdt[11]
.sym 17960 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 17961 servant.wb_timer_rdt[28]
.sym 17962 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[3]_new_inv_
.sym 17964 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 17965 $PACKER_VCC_NET
.sym 17966 $abc$8301$new_n1473_
.sym 17967 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 17969 $abc$8301$auto$rtlil.cc:1874:Eq$1510
.sym 17970 wb_mem_rdt[7]
.sym 17971 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[11]
.sym 17973 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 17974 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 17975 adr[4]
.sym 17976 servant.mdu_rs1[31]
.sym 17977 servant.mdu_rs1[31]
.sym 17978 adr[8]
.sym 17979 $abc$8301$new_n1551_
.sym 17980 dat[12]
.sym 17981 $abc$8301$auto$rtlil.cc:1906:Mux$1478[8]
.sym 17982 $abc$8301$auto$rtlil.cc:1874:Eq$1536
.sym 17988 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[8]
.sym 17989 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 17992 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[56]_new_
.sym 17994 dat[28]
.sym 17997 $abc$8301$new_n1466_
.sym 18000 $abc$8301$new_n1467_
.sym 18001 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 18002 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[24]_new_
.sym 18003 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[13]
.sym 18004 $abc$8301$auto$rtlil.cc:1906:Mux$1476[9]_new_inv_
.sym 18006 dat[20]
.sym 18007 $abc$8301$auto$rtlil.cc:1906:Mux$1476[10]_new_inv_
.sym 18009 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 18010 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[13]_new_inv_
.sym 18012 dat[8]
.sym 18016 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2845[0]_new_
.sym 18018 dat[21]
.sym 18021 $abc$8301$new_n1466_
.sym 18022 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[24]_new_
.sym 18023 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[56]_new_
.sym 18024 $abc$8301$new_n1467_
.sym 18027 dat[8]
.sym 18030 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 18033 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[13]
.sym 18035 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[13]_new_inv_
.sym 18036 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 18039 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2845[0]_new_
.sym 18041 $abc$8301$auto$rtlil.cc:1906:Mux$1476[10]_new_inv_
.sym 18042 $abc$8301$auto$rtlil.cc:1906:Mux$1476[9]_new_inv_
.sym 18046 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 18047 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[8]
.sym 18054 dat[28]
.sym 18057 dat[20]
.sym 18063 dat[21]
.sym 18067 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6202_$glb_ce
.sym 18068 wb_clk_$glb_clk
.sym 18069 wb_rst_$glb_sr
.sym 18070 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[63]_new_
.sym 18071 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4524[2]_new_inv_
.sym 18072 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[15]_new_inv_
.sym 18073 $abc$8301$new_n1474_
.sym 18074 $abc$8301$techmap$techmap1691\ram.mem.0.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 18075 dat[13]
.sym 18076 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1722[1]
.sym 18077 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1722[0]
.sym 18083 $abc$8301$new_n1466_
.sym 18085 adr[2]
.sym 18086 $abc$8301$auto$rtlil.cc:1906:Mux$1478[8]
.sym 18087 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[61]_new_
.sym 18089 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 18090 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[24]_new_
.sym 18091 $abc$8301$auto$rtlil.cc:1874:Eq$1523
.sym 18093 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 18097 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[10]
.sym 18098 servant.wb_dbus_ack
.sym 18099 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 18100 dat[14]
.sym 18101 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 18102 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 18104 servant.wb_timer_rdt[16]
.sym 18105 servant.wb_dbus_ack
.sym 18116 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[9]
.sym 18117 servant.wb_timer_rdt[13]
.sym 18118 servant.wb_timer_rdt[19]
.sym 18120 servant.timer.mtimecmp[19]
.sym 18121 wb_mem_rdt[13]
.sym 18125 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[57]_new_
.sym 18126 dat[14]
.sym 18127 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 18128 servant.mdu_rs1[30]
.sym 18130 dat[16]
.sym 18132 servant.timer.mtimecmp[16]
.sym 18133 $abc$8301$new_n1079_
.sym 18134 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[15]
.sym 18135 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[25]_new_
.sym 18136 servant.mdu_rs1[31]
.sym 18137 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[15]_new_inv_
.sym 18138 $abc$8301$new_n1474_
.sym 18140 $abc$8301$new_n1473_
.sym 18141 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 18144 $abc$8301$new_n1473_
.sym 18145 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[57]_new_
.sym 18146 $abc$8301$new_n1474_
.sym 18147 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[25]_new_
.sym 18150 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[15]_new_inv_
.sym 18151 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 18152 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[15]
.sym 18156 $abc$8301$new_n1079_
.sym 18158 servant.timer.mtimecmp[19]
.sym 18159 servant.wb_timer_rdt[19]
.sym 18162 servant.timer.mtimecmp[16]
.sym 18170 dat[14]
.sym 18176 dat[16]
.sym 18181 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[9]
.sym 18183 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 18186 wb_mem_rdt[13]
.sym 18187 servant.wb_timer_rdt[13]
.sym 18188 servant.mdu_rs1[30]
.sym 18189 servant.mdu_rs1[31]
.sym 18190 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6202_$glb_ce
.sym 18191 wb_clk_$glb_clk
.sym 18192 wb_rst_$glb_sr
.sym 18193 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1724[0]
.sym 18194 dat[10]
.sym 18195 $abc$8301$techmap$techmap1675\ram.mem.0.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 18196 $abc$8301$new_n1487_
.sym 18197 $abc$8301$auto$rtlil.cc:1906:Mux$1478[14]
.sym 18198 dat[9]
.sym 18199 dat[11]
.sym 18200 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1724[1]
.sym 18202 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 18206 $abc$8301$new_n1924_
.sym 18211 $PACKER_VCC_NET
.sym 18212 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 18214 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[22]
.sym 18217 adr[4]
.sym 18218 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[9]
.sym 18219 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 18220 dat[9]
.sym 18222 dat[11]
.sym 18223 $abc$8301$new_n1488_
.sym 18225 adr[5]
.sym 18226 adr[3]
.sym 18234 servant.wb_timer_rdt[10]
.sym 18235 $abc$8301$ram.o_wb_rdt[10]_new_inv_
.sym 18237 servant.timer.mtimecmp[9]
.sym 18239 servant.timer.mtimecmp[16]
.sym 18241 servant.timer.mtimecmp[10]
.sym 18242 $abc$8301$auto$rtlil.cc:1874:Eq$1549
.sym 18243 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[11]
.sym 18245 servant.wb_timer_rdt[11]
.sym 18246 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 18249 servant.mdu_rs1[31]
.sym 18252 $abc$8301$auto$rtlil.cc:1874:Eq$1536
.sym 18258 $abc$8301$ram.o_wb_rdt[11]_new_inv_
.sym 18262 servant.mdu_rs1[30]
.sym 18263 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[11]_new_inv_
.sym 18264 servant.wb_timer_rdt[16]
.sym 18267 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[11]_new_inv_
.sym 18269 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[11]
.sym 18270 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 18273 $abc$8301$auto$rtlil.cc:1874:Eq$1549
.sym 18280 servant.timer.mtimecmp[16]
.sym 18282 servant.wb_timer_rdt[16]
.sym 18285 servant.timer.mtimecmp[9]
.sym 18291 servant.mdu_rs1[31]
.sym 18292 $abc$8301$ram.o_wb_rdt[10]_new_inv_
.sym 18293 servant.wb_timer_rdt[10]
.sym 18294 servant.mdu_rs1[30]
.sym 18300 $abc$8301$auto$rtlil.cc:1874:Eq$1536
.sym 18303 servant.wb_timer_rdt[11]
.sym 18304 servant.mdu_rs1[30]
.sym 18305 servant.mdu_rs1[31]
.sym 18306 $abc$8301$ram.o_wb_rdt[11]_new_inv_
.sym 18311 servant.timer.mtimecmp[10]
.sym 18314 wb_clk_$glb_clk
.sym 18316 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[30]_new_
.sym 18317 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[20]_new_
.sym 18318 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[21]_new_
.sym 18319 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[59]_new_
.sym 18320 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[28]_new_
.sym 18321 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[11]_new_inv_
.sym 18322 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[29]_new_
.sym 18323 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 18329 dat[11]
.sym 18330 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 18331 servant.timer.mtimecmp[9]
.sym 18332 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 18333 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 18335 $abc$8301$auto$rtlil.cc:1906:Mux$1478[10]
.sym 18337 servant.timer.mtimecmp[10]
.sym 18338 dat[23]
.sym 18339 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[13]
.sym 18340 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 18342 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[31]_new_
.sym 18343 $abc$8301$ram.we[1]_new_
.sym 18344 servant.timer.mtimecmp[19]
.sym 18345 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[29]_new_
.sym 18347 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 18358 dat[16]
.sym 18360 $abc$8301$auto$alumacc.cc:490:replace_alu$1403[18]_new_
.sym 18362 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 18363 $abc$8301$new_n1082_
.sym 18364 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 18365 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[14]_new_
.sym 18366 $abc$8301$new_n1087_
.sym 18367 $abc$8301$auto$alumacc.cc:490:replace_alu$1403[16]_new_
.sym 18368 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 18370 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[8]
.sym 18371 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 18372 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 18374 dat[15]
.sym 18375 servant.wb_dbus_ack
.sym 18378 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[9]
.sym 18380 $abc$8301$new_n1235_
.sym 18383 dat[31]
.sym 18385 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[15]_new_
.sym 18386 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[30]_new_
.sym 18388 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 18390 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 18391 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[9]
.sym 18396 dat[16]
.sym 18398 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[15]_new_
.sym 18399 servant.wb_dbus_ack
.sym 18402 $abc$8301$new_n1082_
.sym 18403 $abc$8301$auto$alumacc.cc:490:replace_alu$1403[18]_new_
.sym 18404 $abc$8301$new_n1087_
.sym 18405 $abc$8301$auto$alumacc.cc:490:replace_alu$1403[16]_new_
.sym 18408 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[14]_new_
.sym 18409 servant.wb_dbus_ack
.sym 18410 dat[15]
.sym 18415 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 18416 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 18417 $abc$8301$new_n1235_
.sym 18421 servant.wb_dbus_ack
.sym 18422 dat[31]
.sym 18423 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[30]_new_
.sym 18426 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[8]
.sym 18428 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 18432 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 18433 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 18434 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 18435 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 18436 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7354_$glb_ce
.sym 18437 wb_clk_$glb_clk
.sym 18439 servant.timer.mtimecmp[19]
.sym 18440 servant.timer.mtimecmp[31]
.sym 18441 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[27]_new_
.sym 18443 servant.timer.mtimecmp[18]
.sym 18445 servant.timer.mtimecmp[24]
.sym 18446 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[31]_new_
.sym 18452 dat[29]
.sym 18453 dat[30]
.sym 18455 dat[15]
.sym 18456 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 18457 $PACKER_VCC_NET
.sym 18459 $abc$8301$new_n1082_
.sym 18468 servant.mdu_rs1[31]
.sym 18473 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 18481 servant.wb_timer_rdt[18]
.sym 18484 servant.mdu_rs1[31]
.sym 18491 servant.wb_timer_rdt[24]
.sym 18500 servant.timer.mtimecmp[18]
.sym 18503 servant.wb_timer_rdt[31]
.sym 18504 servant.timer.mtimecmp[19]
.sym 18505 servant.timer.mtimecmp[31]
.sym 18510 servant.timer.mtimecmp[24]
.sym 18513 servant.timer.mtimecmp[18]
.sym 18519 servant.wb_timer_rdt[31]
.sym 18520 servant.timer.mtimecmp[31]
.sym 18521 servant.timer.mtimecmp[24]
.sym 18522 servant.wb_timer_rdt[24]
.sym 18531 servant.wb_timer_rdt[18]
.sym 18534 servant.timer.mtimecmp[18]
.sym 18539 servant.mdu_rs1[31]
.sym 18546 servant.timer.mtimecmp[31]
.sym 18550 servant.timer.mtimecmp[19]
.sym 18557 servant.timer.mtimecmp[24]
.sym 18559 servant.cpu.cpu.bufreg_en_$glb_ce
.sym 18560 wb_clk_$glb_clk
.sym 18572 dat[19]
.sym 18576 $PACKER_VCC_NET
.sym 18580 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[8]
.sym 18685 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 18703 ram.rx_from_ble.clock_count[6]
.sym 18705 ram.rx_from_ble.clock_count[4]
.sym 18707 ram.rx_from_ble.clock_count[2]
.sym 18709 ram.rx_from_ble.clock_count[3]
.sym 18711 ram.rx_from_ble.clock_count[0]
.sym 18717 ram.rx_from_ble.clock_count[5]
.sym 18728 ram.rx_from_ble.clock_count[1]
.sym 18735 $nextpnr_ICESTORM_LC_13$O
.sym 18737 ram.rx_from_ble.clock_count[0]
.sym 18741 $auto$alumacc.cc:474:replace_alu$1423.C[2]
.sym 18743 ram.rx_from_ble.clock_count[1]
.sym 18747 $auto$alumacc.cc:474:replace_alu$1423.C[3]
.sym 18750 ram.rx_from_ble.clock_count[2]
.sym 18751 $auto$alumacc.cc:474:replace_alu$1423.C[2]
.sym 18753 $auto$alumacc.cc:474:replace_alu$1423.C[4]
.sym 18755 ram.rx_from_ble.clock_count[3]
.sym 18757 $auto$alumacc.cc:474:replace_alu$1423.C[3]
.sym 18759 $auto$alumacc.cc:474:replace_alu$1423.C[5]
.sym 18762 ram.rx_from_ble.clock_count[4]
.sym 18763 $auto$alumacc.cc:474:replace_alu$1423.C[4]
.sym 18765 $auto$alumacc.cc:474:replace_alu$1423.C[6]
.sym 18768 ram.rx_from_ble.clock_count[5]
.sym 18769 $auto$alumacc.cc:474:replace_alu$1423.C[5]
.sym 18774 ram.rx_from_ble.clock_count[6]
.sym 18775 $auto$alumacc.cc:474:replace_alu$1423.C[6]
.sym 18797 $abc$8301$auto$wreduce.cc:455:run$1331[4]
.sym 18799 $abc$8301$auto$rtlil.cc:1906:Mux$1476[4]
.sym 18801 ram.rx_from_ble.clock_count[6]
.sym 18802 ram.from_ble[4]
.sym 18803 $abc$8301$auto$wreduce.cc:455:run$1331[5]
.sym 18807 $abc$8301$auto$wreduce.cc:455:run$1331[2]
.sym 18809 $abc$8301$auto$wreduce.cc:455:run$1331[3]
.sym 18811 ram.rx_from_ble.clock_count[0]
.sym 18822 ram.rx_from_ble.clock_count[1]
.sym 18835 $abc$8301$auto$wreduce.cc:455:run$1336[2]
.sym 18839 $abc$8301$new_n1132_
.sym 18840 $abc$8301$auto$wreduce.cc:455:run$1336[4]
.sym 18842 $abc$8301$auto$wreduce.cc:455:run$1336[5]
.sym 18843 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 18845 $abc$8301$auto$rtlil.cc:1906:Mux$1478[5]
.sym 18846 $abc$8301$auto$rtlil.cc:1906:Mux$1476[4]
.sym 18848 $abc$8301$auto$rtlil.cc:1906:Mux$1476[2]
.sym 18850 tx_to_ble.clock_count[1]
.sym 18851 $abc$8301$auto$rtlil.cc:1906:Mux$1478[2]
.sym 18853 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 18866 $abc$8301$new_n1129_
.sym 18869 $abc$8301$auto$alumacc.cc:491:replace_alu$1417[6]
.sym 18870 $abc$8301$auto$simplemap.cc:309:simplemap_lut$1972_new_
.sym 18872 ram.rx_from_ble.data_index[2]
.sym 18873 $abc$8301$auto$ice40_ffinit.cc:141:execute$8027
.sym 18874 $abc$8301$new_n1166_
.sym 18877 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6505
.sym 18878 $abc$8301$techmap$techmap\ram.rx_from_ble.$procmux$848.$and$/usr/bin/../share/yosys/techmap.v:434$2356_Y_new_
.sym 18879 $abc$8301$new_n1153_
.sym 18881 $abc$8301$auto$ice40_ffinit.cc:141:execute$8027
.sym 18882 ram.rx_from_ble.data_index[1]
.sym 18883 $abc$8301$techmap$techmap\ram.rx_from_ble.$procmux$811.$and$/usr/bin/../share/yosys/techmap.v:434$2356_Y_new_
.sym 18885 ram.from_ble[5]
.sym 18889 ram.from_ble[3]
.sym 18890 ram.rx_from_ble.data_index[0]
.sym 18892 ram.from_ble[2]
.sym 18895 $abc$8301$new_n1132_
.sym 18896 $abc$8301$techmap$techmap\ram.rx_from_ble.$procmux$868.$and$/usr/bin/../share/yosys/techmap.v:434$2356_Y_new_
.sym 18899 ram.rx_from_ble.data_index[2]
.sym 18900 $abc$8301$auto$alumacc.cc:491:replace_alu$1417[6]
.sym 18901 ram.rx_from_ble.data_index[1]
.sym 18902 ram.rx_from_ble.data_index[0]
.sym 18905 ram.from_ble[5]
.sym 18906 $abc$8301$auto$simplemap.cc:309:simplemap_lut$1972_new_
.sym 18907 $abc$8301$auto$ice40_ffinit.cc:141:execute$8027
.sym 18908 $abc$8301$new_n1153_
.sym 18912 $abc$8301$techmap$techmap\ram.rx_from_ble.$procmux$868.$and$/usr/bin/../share/yosys/techmap.v:434$2356_Y_new_
.sym 18913 $abc$8301$new_n1129_
.sym 18914 ram.from_ble[2]
.sym 18917 $abc$8301$techmap$techmap\ram.rx_from_ble.$procmux$811.$and$/usr/bin/../share/yosys/techmap.v:434$2356_Y_new_
.sym 18918 $abc$8301$new_n1129_
.sym 18919 ram.from_ble[5]
.sym 18923 $abc$8301$auto$ice40_ffinit.cc:141:execute$8027
.sym 18924 $abc$8301$new_n1166_
.sym 18925 $abc$8301$auto$simplemap.cc:309:simplemap_lut$1972_new_
.sym 18926 ram.from_ble[3]
.sym 18929 ram.rx_from_ble.data_index[0]
.sym 18930 ram.rx_from_ble.data_index[2]
.sym 18931 $abc$8301$auto$alumacc.cc:491:replace_alu$1417[6]
.sym 18932 ram.rx_from_ble.data_index[1]
.sym 18935 $abc$8301$new_n1132_
.sym 18936 $abc$8301$auto$ice40_ffinit.cc:141:execute$8027
.sym 18937 $abc$8301$auto$simplemap.cc:309:simplemap_lut$1972_new_
.sym 18938 ram.from_ble[2]
.sym 18941 ram.from_ble[3]
.sym 18942 $abc$8301$new_n1129_
.sym 18943 $abc$8301$techmap$techmap\ram.rx_from_ble.$procmux$848.$and$/usr/bin/../share/yosys/techmap.v:434$2356_Y_new_
.sym 18945 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6505
.sym 18946 i_clk$SB_IO_IN_$glb_clk
.sym 18948 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[0]
.sym 18949 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[1]
.sym 18950 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[2]
.sym 18951 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[3]
.sym 18952 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[4]
.sym 18953 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[5]
.sym 18954 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[6]
.sym 18955 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[7]
.sym 18963 $abc$8301$auto$alumacc.cc:491:replace_alu$1417[6]
.sym 18966 $abc$8301$auto$simplemap.cc:309:simplemap_lut$1972_new_
.sym 18970 $abc$8301$new_n1129_
.sym 18972 $abc$8301$ram.we[0]_new_
.sym 18973 ram.from_ble[2]
.sym 18974 adr[2]
.sym 18975 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[5]
.sym 18976 adr[3]
.sym 18977 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[6]
.sym 18981 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[4]
.sym 18983 ram.from_ble[3]
.sym 18989 tx_to_ble.clock_count[0]
.sym 18991 tx_to_ble.clock_count[4]
.sym 18993 tx_to_ble.clock_count[3]
.sym 18997 tx_to_ble.clock_count[5]
.sym 18999 tx_to_ble.clock_count[2]
.sym 19001 tx_to_ble.clock_count[6]
.sym 19004 i_data$SB_IO_IN
.sym 19015 tx_to_ble.clock_count[1]
.sym 19021 $nextpnr_ICESTORM_LC_10$O
.sym 19024 tx_to_ble.clock_count[0]
.sym 19027 $auto$alumacc.cc:474:replace_alu$1450.C[2]
.sym 19030 tx_to_ble.clock_count[1]
.sym 19033 $auto$alumacc.cc:474:replace_alu$1450.C[3]
.sym 19035 tx_to_ble.clock_count[2]
.sym 19037 $auto$alumacc.cc:474:replace_alu$1450.C[2]
.sym 19039 $auto$alumacc.cc:474:replace_alu$1450.C[4]
.sym 19041 tx_to_ble.clock_count[3]
.sym 19043 $auto$alumacc.cc:474:replace_alu$1450.C[3]
.sym 19045 $auto$alumacc.cc:474:replace_alu$1450.C[5]
.sym 19048 tx_to_ble.clock_count[4]
.sym 19049 $auto$alumacc.cc:474:replace_alu$1450.C[4]
.sym 19051 $auto$alumacc.cc:474:replace_alu$1450.C[6]
.sym 19054 tx_to_ble.clock_count[5]
.sym 19055 $auto$alumacc.cc:474:replace_alu$1450.C[5]
.sym 19059 tx_to_ble.clock_count[6]
.sym 19061 $auto$alumacc.cc:474:replace_alu$1450.C[6]
.sym 19065 i_data$SB_IO_IN
.sym 19069 i_clk$SB_IO_IN_$glb_clk
.sym 19071 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[8]
.sym 19072 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[9]
.sym 19073 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[10]
.sym 19074 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[11]
.sym 19075 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[12]
.sym 19076 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[13]
.sym 19077 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[14]
.sym 19078 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[15]
.sym 19082 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[30]_new_
.sym 19083 tx_to_ble.clock_count[5]
.sym 19085 tx_to_ble.clock_count[4]
.sym 19089 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 19091 $abc$8301$auto$wreduce.cc:455:run$1336[3]
.sym 19092 $abc$8301$techmap$techmap1686\ram.mem.0.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 19093 tx_to_ble.clock_count[0]
.sym 19095 $abc$8301$auto$rtlil.cc:1906:Mux$1478[4]
.sym 19097 $abc$8301$auto$rtlil.cc:1906:Mux$1478[3]
.sym 19098 $abc$8301$auto$rtlil.cc:1906:Mux$1478[12]
.sym 19099 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[4]
.sym 19102 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[15]
.sym 19104 $abc$8301$auto$rtlil.cc:1906:Mux$1478[14]
.sym 19105 $abc$8301$auto$rtlil.cc:1906:Mux$1478[5]
.sym 19113 dat[3]
.sym 19114 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 19115 dat[5]
.sym 19116 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3175_new_inv_
.sym 19122 ram.from_ble[4]
.sym 19124 $abc$8301$ram.we[1]_new_
.sym 19126 ram.from_ble[5]
.sym 19132 $abc$8301$ram.we[0]_new_
.sym 19137 dat[4]
.sym 19138 servant.timer.mtimecmp[3]
.sym 19143 ram.from_ble[3]
.sym 19148 servant.timer.mtimecmp[3]
.sym 19151 ram.from_ble[5]
.sym 19153 dat[5]
.sym 19154 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 19158 dat[3]
.sym 19169 dat[4]
.sym 19171 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 19172 ram.from_ble[4]
.sym 19175 dat[3]
.sym 19176 ram.from_ble[3]
.sym 19178 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 19181 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3175_new_inv_
.sym 19183 $abc$8301$ram.we[0]_new_
.sym 19187 $abc$8301$ram.we[1]_new_
.sym 19190 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3175_new_inv_
.sym 19191 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6202_$glb_ce
.sym 19192 wb_clk_$glb_clk
.sym 19193 wb_rst_$glb_sr
.sym 19194 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[0]
.sym 19195 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[1]
.sym 19196 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[2]
.sym 19197 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[3]
.sym 19198 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[4]
.sym 19199 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[5]
.sym 19200 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[6]
.sym 19201 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[7]
.sym 19204 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[20]_new_
.sym 19209 $PACKER_VCC_NET
.sym 19211 $abc$8301$auto$rtlil.cc:1906:Mux$1478[12]
.sym 19212 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3175_new_inv_
.sym 19217 i_data$SB_IO_IN
.sym 19219 $abc$8301$auto$rtlil.cc:1906:Mux$1476[7]
.sym 19220 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[11]
.sym 19222 wb_mem_rdt[4]
.sym 19223 $abc$8301$auto$rtlil.cc:1906:Mux$1478[4]
.sym 19225 $abc$8301$auto$rtlil.cc:1906:Mux$1478[3]
.sym 19229 adr[9]
.sym 19235 ram.rx_from_ble.data_index[2]
.sym 19248 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$2033_new_inv_
.sym 19249 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[14]
.sym 19251 ram.rx_from_ble.data_index[0]
.sym 19253 $abc$8301$ram.we[0]_new_
.sym 19254 servant.timer.mtimecmp[0]
.sym 19259 $abc$8301$auto$ice40_ffinit.cc:141:execute$7947
.sym 19260 ram.rx_from_ble.data_index[1]
.sym 19261 $abc$8301$auto$ice40_ffinit.cc:141:execute$8031
.sym 19266 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 19267 $nextpnr_ICESTORM_LC_14$O
.sym 19270 ram.rx_from_ble.data_index[0]
.sym 19273 $auto$alumacc.cc:474:replace_alu$1426.C[2]
.sym 19275 ram.rx_from_ble.data_index[1]
.sym 19280 ram.rx_from_ble.data_index[2]
.sym 19283 $auto$alumacc.cc:474:replace_alu$1426.C[2]
.sym 19288 $abc$8301$auto$ice40_ffinit.cc:141:execute$8031
.sym 19295 servant.timer.mtimecmp[0]
.sym 19298 $abc$8301$auto$ice40_ffinit.cc:141:execute$7947
.sym 19304 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$2033_new_inv_
.sym 19306 $abc$8301$ram.we[0]_new_
.sym 19312 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[14]
.sym 19313 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 19317 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[8]
.sym 19318 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[9]
.sym 19319 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[10]
.sym 19320 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[11]
.sym 19321 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[12]
.sym 19322 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[13]
.sym 19323 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[14]
.sym 19324 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[15]
.sym 19328 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[21]_new_
.sym 19329 $PACKER_VCC_NET
.sym 19330 $abc$8301$ram.we[1]_new_
.sym 19333 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 19338 $abc$8301$techmap$techmap1688\ram.mem.0.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 19341 $abc$8301$auto$rtlil.cc:1906:Mux$1478[2]
.sym 19342 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 19343 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[3]
.sym 19344 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[12]
.sym 19345 $techmap\ram.$0\my_adr[31:0][7]
.sym 19346 $abc$8301$auto$rtlil.cc:1906:Mux$1478[8]
.sym 19347 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[5]
.sym 19348 $abc$8301$auto$rtlil.cc:1906:Mux$1478[5]
.sym 19349 $abc$8301$auto$rtlil.cc:1906:Mux$1476[2]
.sym 19350 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 19351 $abc$8301$auto$rtlil.cc:1906:Mux$1476[4]
.sym 19352 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 19364 ram.my_adr[5]
.sym 19369 ram.my_adr[3]
.sym 19371 ram.my_adr[4]
.sym 19373 ram.my_adr[8]
.sym 19378 ram.my_adr[7]
.sym 19382 ram.my_adr[1]
.sym 19384 ram.my_adr[2]
.sym 19385 ram.rx_done
.sym 19387 ram.my_adr[6]
.sym 19390 $nextpnr_ICESTORM_LC_12$O
.sym 19392 ram.my_adr[1]
.sym 19396 $auto$alumacc.cc:474:replace_alu$1420.C[3]
.sym 19399 ram.my_adr[2]
.sym 19402 $auto$alumacc.cc:474:replace_alu$1420.C[4]
.sym 19405 ram.my_adr[3]
.sym 19406 $auto$alumacc.cc:474:replace_alu$1420.C[3]
.sym 19408 $auto$alumacc.cc:474:replace_alu$1420.C[5]
.sym 19410 ram.my_adr[4]
.sym 19412 $auto$alumacc.cc:474:replace_alu$1420.C[4]
.sym 19414 $auto$alumacc.cc:474:replace_alu$1420.C[6]
.sym 19417 ram.my_adr[5]
.sym 19418 $auto$alumacc.cc:474:replace_alu$1420.C[5]
.sym 19420 $auto$alumacc.cc:474:replace_alu$1420.C[7]
.sym 19422 ram.my_adr[6]
.sym 19424 $auto$alumacc.cc:474:replace_alu$1420.C[6]
.sym 19426 $auto$alumacc.cc:474:replace_alu$1420.C[8]
.sym 19429 ram.my_adr[7]
.sym 19430 $auto$alumacc.cc:474:replace_alu$1420.C[7]
.sym 19432 $auto$alumacc.cc:474:replace_alu$1420.C[9]
.sym 19434 ram.my_adr[8]
.sym 19436 $auto$alumacc.cc:474:replace_alu$1420.C[8]
.sym 19437 ram.rx_done
.sym 19438 wb_clk_$glb_clk
.sym 19440 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[0]
.sym 19441 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[1]
.sym 19442 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[2]
.sym 19443 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[3]
.sym 19444 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[4]
.sym 19445 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[5]
.sym 19446 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[6]
.sym 19447 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[7]
.sym 19453 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[14]
.sym 19454 adr[8]
.sym 19455 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[11]
.sym 19457 adr[7]
.sym 19458 adr[5]
.sym 19459 adr[4]
.sym 19464 ram.my_adr[7]
.sym 19465 adr[2]
.sym 19466 ram.from_ble[2]
.sym 19467 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[5]
.sym 19468 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[5]
.sym 19469 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[4]
.sym 19470 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[6]
.sym 19471 ram.my_adr[6]
.sym 19472 $abc$8301$auto$rtlil.cc:1906:Mux$1478[0]
.sym 19473 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[0]
.sym 19474 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[15]
.sym 19475 adr[3]
.sym 19476 $auto$alumacc.cc:474:replace_alu$1420.C[9]
.sym 19483 $techmap\ram.$0\my_adr[31:0][3]
.sym 19484 $techmap\ram.$0\my_adr[31:0][4]
.sym 19488 $abc$8301$auto$ice40_ffinit.cc:141:execute$7951
.sym 19492 ram.rx_done
.sym 19493 $techmap\ram.$0\my_adr[31:0][5]
.sym 19497 ram.my_adr[9]
.sym 19498 ram.my_adr[10]
.sym 19499 ram.my_adr[11]
.sym 19508 ram.my_adr[12]
.sym 19513 $auto$alumacc.cc:474:replace_alu$1420.C[10]
.sym 19516 ram.my_adr[9]
.sym 19517 $auto$alumacc.cc:474:replace_alu$1420.C[9]
.sym 19519 $auto$alumacc.cc:474:replace_alu$1420.C[11]
.sym 19522 ram.my_adr[10]
.sym 19523 $auto$alumacc.cc:474:replace_alu$1420.C[10]
.sym 19525 $auto$alumacc.cc:474:replace_alu$1420.C[12]
.sym 19528 ram.my_adr[11]
.sym 19529 $auto$alumacc.cc:474:replace_alu$1420.C[11]
.sym 19533 ram.my_adr[12]
.sym 19535 $auto$alumacc.cc:474:replace_alu$1420.C[12]
.sym 19539 $techmap\ram.$0\my_adr[31:0][4]
.sym 19547 $techmap\ram.$0\my_adr[31:0][3]
.sym 19551 $abc$8301$auto$ice40_ffinit.cc:141:execute$7951
.sym 19556 $techmap\ram.$0\my_adr[31:0][5]
.sym 19560 ram.rx_done
.sym 19561 wb_clk_$glb_clk
.sym 19563 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[8]
.sym 19564 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[9]
.sym 19565 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[10]
.sym 19566 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[11]
.sym 19567 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[12]
.sym 19568 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[13]
.sym 19569 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[14]
.sym 19570 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[15]
.sym 19574 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[28]_new_
.sym 19581 wb_mem_rdt[5]
.sym 19583 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 19587 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[4]
.sym 19588 $abc$8301$auto$rtlil.cc:1906:Mux$1478[14]
.sym 19589 $abc$8301$auto$rtlil.cc:1906:Mux$1478[3]
.sym 19590 $abc$8301$auto$rtlil.cc:1906:Mux$1478[12]
.sym 19591 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[4]
.sym 19592 $abc$8301$auto$rtlil.cc:1906:Mux$1478[4]
.sym 19593 $abc$8301$auto$rtlil.cc:1906:Mux$1478[5]
.sym 19594 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[15]
.sym 19595 $abc$8301$auto$rtlil.cc:1906:Mux$1478[2]
.sym 19597 $abc$8301$auto$simplemap.cc:168:logic_reduce$2295_new_inv_
.sym 19598 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[9]
.sym 19604 $abc$8301$auto$simplemap.cc:168:logic_reduce$2295_new_inv_
.sym 19605 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 19606 $abc$8301$auto$dff2dffe.cc:175:make_patterns_logic$5982
.sym 19608 $abc$8301$auto$ice40_ffinit.cc:141:execute$7947
.sym 19612 ram.my_adr[9]
.sym 19614 $abc$8301$ram.we[0]_new_
.sym 19615 dat[2]
.sym 19616 $abc$8301$ram.we[1]_new_
.sym 19619 adr[6]
.sym 19620 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 19621 ram.my_adr[2]
.sym 19622 adr[4]
.sym 19626 ram.from_ble[2]
.sym 19628 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[5]
.sym 19631 ram.my_adr[6]
.sym 19635 adr[9]
.sym 19637 ram.from_ble[2]
.sym 19638 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 19639 dat[2]
.sym 19643 ram.my_adr[2]
.sym 19649 adr[9]
.sym 19650 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 19652 ram.my_adr[9]
.sym 19655 $abc$8301$ram.we[0]_new_
.sym 19656 $abc$8301$auto$simplemap.cc:168:logic_reduce$2295_new_inv_
.sym 19657 $abc$8301$ram.we[1]_new_
.sym 19661 adr[4]
.sym 19662 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 19663 $abc$8301$auto$ice40_ffinit.cc:141:execute$7947
.sym 19668 adr[6]
.sym 19669 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 19670 ram.my_adr[6]
.sym 19674 $abc$8301$ram.we[0]_new_
.sym 19675 $abc$8301$auto$simplemap.cc:168:logic_reduce$2295_new_inv_
.sym 19680 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 19681 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[5]
.sym 19683 $abc$8301$auto$dff2dffe.cc:175:make_patterns_logic$5982
.sym 19684 wb_clk_$glb_clk
.sym 19686 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[0]
.sym 19687 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[1]
.sym 19688 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[2]
.sym 19689 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[3]
.sym 19690 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[4]
.sym 19691 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[5]
.sym 19692 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[6]
.sym 19693 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[7]
.sym 19698 adr[3]
.sym 19699 $PACKER_VCC_NET
.sym 19701 ram.rx_from_ble.data_index[1]
.sym 19702 $abc$8301$auto$rtlil.cc:1906:Mux$1478[12]
.sym 19705 ram.rx_from_ble.data_index[0]
.sym 19707 ram.my_adr[1]
.sym 19708 wb_mem_rdt[2]
.sym 19710 $PACKER_VCC_NET
.sym 19711 $abc$8301$auto$rtlil.cc:1906:Mux$1476[7]
.sym 19712 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[11]
.sym 19713 $abc$8301$auto$rtlil.cc:1906:Mux$1478[3]
.sym 19714 wb_mem_rdt[4]
.sym 19715 $abc$8301$auto$rtlil.cc:1906:Mux$1476[2]
.sym 19716 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[13]
.sym 19717 $abc$8301$auto$rtlil.cc:1906:Mux$1476[4]
.sym 19718 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[14]
.sym 19720 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[15]
.sym 19721 adr[9]
.sym 19727 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[4]_new_inv_
.sym 19728 $abc$8301$ram.we[1]_new_
.sym 19730 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 19733 $abc$8301$new_n1270_
.sym 19735 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[8]
.sym 19737 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[5]
.sym 19738 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[11]
.sym 19739 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[4]
.sym 19740 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 19742 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[53]_new_
.sym 19743 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[8]
.sym 19744 $abc$8301$new_n1269_
.sym 19746 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[11]
.sym 19748 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 19751 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[21]_new_
.sym 19754 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3455_new_inv_
.sym 19756 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[5]
.sym 19758 $abc$8301$ram.we[0]_new_
.sym 19760 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3455_new_inv_
.sym 19761 $abc$8301$ram.we[1]_new_
.sym 19767 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3455_new_inv_
.sym 19769 $abc$8301$ram.we[0]_new_
.sym 19772 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 19773 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[8]
.sym 19774 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[8]
.sym 19775 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 19778 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 19779 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 19780 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[5]
.sym 19781 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[5]
.sym 19784 $abc$8301$new_n1270_
.sym 19785 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[21]_new_
.sym 19786 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[53]_new_
.sym 19787 $abc$8301$new_n1269_
.sym 19790 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[11]
.sym 19791 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 19792 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 19793 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[11]
.sym 19796 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[4]_new_inv_
.sym 19797 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 19799 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[4]
.sym 19803 $abc$8301$ram.we[0]_new_
.sym 19804 $abc$8301$ram.we[1]_new_
.sym 19805 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3455_new_inv_
.sym 19809 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[8]
.sym 19810 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[9]
.sym 19811 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[10]
.sym 19812 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[11]
.sym 19813 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[12]
.sym 19814 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[13]
.sym 19815 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[14]
.sym 19816 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[15]
.sym 19822 ram.rx_done
.sym 19825 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1714[0]
.sym 19826 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$4141_new_inv_
.sym 19829 $abc$8301$new_n1270_
.sym 19830 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 19832 $abc$8301$ram.we[1]_new_
.sym 19833 $abc$8301$auto$rtlil.cc:1906:Mux$1478[2]
.sym 19834 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 19835 adr[7]
.sym 19836 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[13]
.sym 19837 $abc$8301$auto$rtlil.cc:1874:Eq$1497
.sym 19838 $abc$8301$auto$rtlil.cc:1906:Mux$1478[8]
.sym 19839 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 19840 $abc$8301$auto$rtlil.cc:1906:Mux$1478[5]
.sym 19841 adr[8]
.sym 19842 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[12]
.sym 19843 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 19844 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[12]
.sym 19850 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 19851 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[14]
.sym 19852 adr[3]
.sym 19853 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[62]_new_
.sym 19854 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 19855 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 19856 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[52]_new_
.sym 19857 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 19858 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 19859 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[14]_new_inv_
.sym 19861 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 19862 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[4]
.sym 19863 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[4]
.sym 19864 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 19865 $abc$8301$auto$ice40_ffinit.cc:141:execute$8031
.sym 19866 $abc$8301$new_n1300_
.sym 19868 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4692[2]_new_inv_
.sym 19869 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[30]_new_
.sym 19870 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[4]
.sym 19871 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[20]_new_
.sym 19874 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[14]
.sym 19875 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[14]
.sym 19876 $abc$8301$new_n1264_
.sym 19877 $abc$8301$new_n1299_
.sym 19878 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[14]
.sym 19879 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[4]
.sym 19880 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[14]
.sym 19881 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 19883 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[52]_new_
.sym 19884 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[20]_new_
.sym 19885 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4692[2]_new_inv_
.sym 19886 $abc$8301$new_n1264_
.sym 19889 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[62]_new_
.sym 19890 $abc$8301$new_n1299_
.sym 19891 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[30]_new_
.sym 19892 $abc$8301$new_n1300_
.sym 19895 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 19896 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[4]
.sym 19897 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[4]
.sym 19898 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 19901 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[14]
.sym 19902 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[14]
.sym 19903 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 19904 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 19907 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 19908 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[14]
.sym 19909 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 19910 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[14]
.sym 19913 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 19914 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[4]
.sym 19915 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 19916 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[4]
.sym 19919 adr[3]
.sym 19920 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 19921 $abc$8301$auto$ice40_ffinit.cc:141:execute$8031
.sym 19926 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 19927 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[14]
.sym 19928 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[14]_new_inv_
.sym 19932 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[0]
.sym 19933 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[1]
.sym 19934 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[2]
.sym 19935 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[3]
.sym 19936 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[4]
.sym 19937 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[5]
.sym 19938 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[6]
.sym 19939 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[7]
.sym 19948 adr[4]
.sym 19949 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 19951 $PACKER_GND_NET
.sym 19953 servant.mdu_rs1[31]
.sym 19954 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 19956 adr[3]
.sym 19957 adr[2]
.sym 19958 $abc$8301$techmap$techmap1674\ram.mem.0.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 19959 $abc$8301$ram.we[0]_new_
.sym 19960 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[14]
.sym 19961 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[2]
.sym 19962 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[15]
.sym 19964 dat[9]
.sym 19965 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[4]
.sym 19966 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[15]
.sym 19974 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[9]
.sym 19977 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[12]
.sym 19979 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3146_new_inv_
.sym 19980 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 19983 $abc$8301$ram.we[0]_new_
.sym 19984 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 19986 $abc$8301$auto$rtlil.cc:1874:Eq$1510
.sym 19988 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[13]
.sym 19992 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[15]
.sym 19994 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[13]
.sym 19995 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 19996 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[15]
.sym 19998 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[9]
.sym 20001 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[12]
.sym 20003 $abc$8301$ram.we[1]_new_
.sym 20004 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 20006 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[9]
.sym 20007 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[9]
.sym 20008 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 20009 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 20012 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 20013 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 20014 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[12]
.sym 20015 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[12]
.sym 20018 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[13]
.sym 20019 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[13]
.sym 20020 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 20021 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 20024 $abc$8301$ram.we[0]_new_
.sym 20027 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3146_new_inv_
.sym 20030 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3146_new_inv_
.sym 20031 $abc$8301$ram.we[1]_new_
.sym 20036 $abc$8301$ram.we[0]_new_
.sym 20037 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3146_new_inv_
.sym 20038 $abc$8301$ram.we[1]_new_
.sym 20042 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 20043 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[15]
.sym 20044 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 20045 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[15]
.sym 20049 $abc$8301$auto$rtlil.cc:1874:Eq$1510
.sym 20053 wb_clk_$glb_clk
.sym 20055 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[8]
.sym 20056 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[9]
.sym 20057 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[10]
.sym 20058 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[11]
.sym 20059 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[12]
.sym 20060 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[13]
.sym 20061 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[14]
.sym 20062 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[15]
.sym 20075 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 20079 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[9]
.sym 20080 $abc$8301$auto$rtlil.cc:1906:Mux$1478[2]
.sym 20081 $abc$8301$auto$rtlil.cc:1906:Mux$1478[5]
.sym 20082 $abc$8301$auto$rtlil.cc:1874:Eq$1510
.sym 20083 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$2850_new_inv_
.sym 20084 $abc$8301$auto$rtlil.cc:1906:Mux$1478[4]
.sym 20085 $abc$8301$auto$rtlil.cc:1906:Mux$1478[4]
.sym 20086 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[15]
.sym 20087 $abc$8301$auto$rtlil.cc:1906:Mux$1478[14]
.sym 20088 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[12]
.sym 20089 $abc$8301$auto$rtlil.cc:1906:Mux$1478[12]
.sym 20090 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 20096 dat[12]
.sym 20097 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[29]_new_
.sym 20098 $abc$8301$new_n1294_
.sym 20099 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[12]
.sym 20101 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[5]
.sym 20102 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[61]_new_
.sym 20103 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 20104 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 20105 $abc$8301$new_n1287_
.sym 20106 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[13]
.sym 20108 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 20109 dat[13]
.sym 20111 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 20112 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[12]
.sym 20114 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[12]
.sym 20115 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 20117 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4508[2]_new_inv_
.sym 20119 $abc$8301$new_n1288_
.sym 20120 servant.wb_dbus_ack
.sym 20121 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[12]_new_
.sym 20122 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 20123 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[13]
.sym 20124 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[60]_new_
.sym 20125 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[5]
.sym 20127 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[28]_new_
.sym 20129 dat[13]
.sym 20130 servant.wb_dbus_ack
.sym 20131 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[12]_new_
.sym 20135 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 20136 dat[12]
.sym 20141 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 20142 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[5]
.sym 20143 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[5]
.sym 20144 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 20147 $abc$8301$new_n1288_
.sym 20148 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[28]_new_
.sym 20149 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[60]_new_
.sym 20150 $abc$8301$new_n1287_
.sym 20153 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[12]
.sym 20154 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 20159 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 20160 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 20161 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[13]
.sym 20162 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[13]
.sym 20165 $abc$8301$new_n1294_
.sym 20166 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[29]_new_
.sym 20167 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[61]_new_
.sym 20168 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4508[2]_new_inv_
.sym 20171 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 20172 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[12]
.sym 20173 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[12]
.sym 20174 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 20175 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7354_$glb_ce
.sym 20176 wb_clk_$glb_clk
.sym 20178 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[0]
.sym 20179 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[1]
.sym 20180 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[2]
.sym 20181 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[3]
.sym 20182 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[4]
.sym 20183 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[5]
.sym 20184 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[6]
.sym 20185 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[7]
.sym 20186 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 20190 adr[5]
.sym 20191 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[14]
.sym 20194 dat[9]
.sym 20196 dat[11]
.sym 20197 adr[3]
.sym 20198 $abc$8301$auto$rtlil.cc:1906:Mux$1478[11]
.sym 20201 $PACKER_VCC_NET
.sym 20202 $PACKER_VCC_NET
.sym 20203 $abc$8301$auto$rtlil.cc:1906:Mux$1476[2]
.sym 20204 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[11]
.sym 20205 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[1]
.sym 20206 $abc$8301$auto$rtlil.cc:1906:Mux$1478[3]
.sym 20207 $abc$8301$auto$rtlil.cc:1906:Mux$1476[2]
.sym 20208 $abc$8301$auto$rtlil.cc:1906:Mux$1476[2]
.sym 20209 $abc$8301$auto$rtlil.cc:1906:Mux$1476[4]
.sym 20211 $abc$8301$auto$rtlil.cc:1906:Mux$1476[7]
.sym 20212 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[11]
.sym 20213 adr[9]
.sym 20219 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 20221 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$4141_new_inv_
.sym 20223 $abc$8301$new_n1551_
.sym 20225 $abc$8301$ram.we[1]_new_
.sym 20226 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 20227 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[31]_new_
.sym 20228 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4524[2]_new_inv_
.sym 20229 $abc$8301$ram.we[0]_new_
.sym 20234 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[13]_new_
.sym 20236 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[9]
.sym 20238 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$4141_new_inv_
.sym 20239 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[9]
.sym 20240 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 20242 dat[14]
.sym 20243 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[63]_new_
.sym 20244 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 20245 servant.wb_dbus_ack
.sym 20246 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[15]
.sym 20248 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 20249 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[15]
.sym 20250 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[15]
.sym 20252 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 20254 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[15]
.sym 20258 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 20259 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 20260 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[15]
.sym 20261 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[15]
.sym 20264 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4524[2]_new_inv_
.sym 20265 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[31]_new_
.sym 20266 $abc$8301$new_n1551_
.sym 20267 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[63]_new_
.sym 20270 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[9]
.sym 20271 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[9]
.sym 20272 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 20273 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 20276 $abc$8301$ram.we[1]_new_
.sym 20278 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$4141_new_inv_
.sym 20279 $abc$8301$ram.we[0]_new_
.sym 20282 servant.wb_dbus_ack
.sym 20283 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[13]_new_
.sym 20284 dat[14]
.sym 20288 $abc$8301$ram.we[1]_new_
.sym 20291 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$4141_new_inv_
.sym 20294 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$4141_new_inv_
.sym 20296 $abc$8301$ram.we[0]_new_
.sym 20298 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7354_$glb_ce
.sym 20299 wb_clk_$glb_clk
.sym 20301 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[8]
.sym 20302 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[9]
.sym 20303 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[10]
.sym 20304 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[11]
.sym 20305 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[12]
.sym 20306 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[13]
.sym 20307 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[14]
.sym 20308 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[15]
.sym 20309 $abc$8301$techmap$techmap1691\ram.mem.0.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 20310 $abc$8301$auto$rtlil.cc:1906:Mux$1476[4]
.sym 20314 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 20316 $abc$8301$new_n1079_
.sym 20318 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 20323 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[31]_new_
.sym 20325 $abc$8301$auto$rtlil.cc:1906:Mux$1478[2]
.sym 20326 adr[8]
.sym 20327 $abc$8301$auto$rtlil.cc:1906:Mux$1478[8]
.sym 20328 adr[7]
.sym 20329 $abc$8301$auto$rtlil.cc:1874:Eq$1497
.sym 20331 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 20332 adr[7]
.sym 20333 $abc$8301$auto$rtlil.cc:1906:Mux$1478[5]
.sym 20334 $abc$8301$auto$rtlil.cc:1874:Eq$1497
.sym 20335 $abc$8301$auto$rtlil.cc:1906:Mux$1478[9]
.sym 20336 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 20342 dat[12]
.sym 20347 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 20348 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[11]_new_
.sym 20349 servant.wb_dbus_ack
.sym 20351 servant.wb_dbus_ack
.sym 20354 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[10]_new_
.sym 20355 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$2850_new_inv_
.sym 20356 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 20360 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 20361 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[11]
.sym 20364 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[11]
.sym 20365 $abc$8301$ram.we[0]_new_
.sym 20367 dat[10]
.sym 20368 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[9]_new_
.sym 20369 dat[14]
.sym 20372 dat[11]
.sym 20373 $abc$8301$ram.we[1]_new_
.sym 20376 $abc$8301$ram.we[0]_new_
.sym 20377 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$2850_new_inv_
.sym 20381 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[10]_new_
.sym 20382 servant.wb_dbus_ack
.sym 20383 dat[11]
.sym 20387 $abc$8301$ram.we[1]_new_
.sym 20389 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$2850_new_inv_
.sym 20390 $abc$8301$ram.we[0]_new_
.sym 20393 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[11]
.sym 20394 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[11]
.sym 20395 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 20396 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 20399 dat[14]
.sym 20402 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 20406 dat[10]
.sym 20407 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[9]_new_
.sym 20408 servant.wb_dbus_ack
.sym 20411 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[11]_new_
.sym 20412 servant.wb_dbus_ack
.sym 20413 dat[12]
.sym 20418 $abc$8301$ram.we[1]_new_
.sym 20420 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$2850_new_inv_
.sym 20421 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7354_$glb_ce
.sym 20422 wb_clk_$glb_clk
.sym 20424 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[0]
.sym 20425 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[1]
.sym 20426 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[2]
.sym 20427 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[3]
.sym 20428 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[4]
.sym 20429 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[5]
.sym 20430 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[6]
.sym 20431 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[7]
.sym 20436 adr[8]
.sym 20439 adr[4]
.sym 20440 dat[10]
.sym 20443 $abc$8301$auto$rtlil.cc:1906:Mux$1478[8]
.sym 20444 $abc$8301$auto$rtlil.cc:1874:Eq$1536
.sym 20448 adr[3]
.sym 20449 adr[2]
.sym 20451 $abc$8301$ram.we[0]_new_
.sym 20453 $abc$8301$auto$rtlil.cc:1906:Mux$1478[14]
.sym 20455 dat[9]
.sym 20456 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[14]
.sym 20459 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1724[1]
.sym 20467 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[27]_new_
.sym 20468 $abc$8301$new_n1487_
.sym 20475 $abc$8301$new_n1488_
.sym 20484 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[11]
.sym 20485 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[4]
.sym 20486 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[13]
.sym 20487 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[14]
.sym 20489 $abc$8301$auto$rtlil.cc:1874:Eq$1497
.sym 20491 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 20492 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[59]_new_
.sym 20493 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[12]
.sym 20494 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[5]
.sym 20496 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 20498 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[14]
.sym 20500 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 20505 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[4]
.sym 20507 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 20510 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 20512 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[5]
.sym 20516 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 20518 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[11]
.sym 20523 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[12]
.sym 20524 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 20528 $abc$8301$new_n1488_
.sym 20529 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[27]_new_
.sym 20530 $abc$8301$new_n1487_
.sym 20531 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[59]_new_
.sym 20536 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 20537 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[13]
.sym 20540 $abc$8301$auto$rtlil.cc:1874:Eq$1497
.sym 20545 wb_clk_$glb_clk
.sym 20547 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[8]
.sym 20548 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[9]
.sym 20549 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[10]
.sym 20550 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[11]
.sym 20551 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[12]
.sym 20552 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[13]
.sym 20553 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[14]
.sym 20554 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[15]
.sym 20565 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 20576 $abc$8301$auto$rtlil.cc:1906:Mux$1478[4]
.sym 20581 $abc$8301$auto$rtlil.cc:1906:Mux$1478[12]
.sym 20582 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 20595 dat[19]
.sym 20603 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 20609 dat[31]
.sym 20610 dat[18]
.sym 20611 dat[24]
.sym 20615 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[11]
.sym 20619 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[15]
.sym 20624 dat[19]
.sym 20627 dat[31]
.sym 20633 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[11]
.sym 20635 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 20645 dat[18]
.sym 20660 dat[24]
.sym 20664 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[15]
.sym 20666 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 20667 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6202_$glb_ce
.sym 20668 wb_clk_$glb_clk
.sym 20669 wb_rst_$glb_sr
.sym 20679 adr[4]
.sym 20687 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[9]
.sym 20688 adr[3]
.sym 20689 adr[5]
.sym 20701 adr[9]
.sym 20770 ram.rx_from_ble.clock_count[0]
.sym 20771 $abc$8301$new_n1163_
.sym 20772 ram.rx_from_ble.clock_count[2]
.sym 20773 ram.rx_from_ble.clock_count[3]
.sym 20774 ram.rx_from_ble.clock_count[6]
.sym 20775 ram.rx_from_ble.clock_count[4]
.sym 20776 $abc$8301$auto$wreduce.cc:455:run$1331[0]
.sym 20777 ram.rx_from_ble.clock_count[5]
.sym 20846 $abc$8301$new_n1129_
.sym 20847 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3004_new_inv_
.sym 20848 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$3010[0]_new_inv_
.sym 20849 ram.rx_from_ble.clock_count[1]
.sym 20850 $abc$8301$new_n1139_
.sym 20851 $abc$8301$techmap\ram.rx_from_ble.$procmux$959_Y[1]_new_
.sym 20852 $abc$8301$auto$simplemap.cc:309:simplemap_lut$1972_new_
.sym 20853 $abc$8301$new_n1138_
.sym 20886 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[9]
.sym 20918 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[0]
.sym 20920 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[1]
.sym 20925 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[3]
.sym 20927 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 20932 $PACKER_VCC_NET
.sym 20933 $abc$8301$auto$rtlil.cc:1906:Mux$1478[10]
.sym 20935 $abc$8301$auto$rtlil.cc:1906:Mux$1478[11]
.sym 20937 $abc$8301$auto$rtlil.cc:1906:Mux$1478[6]
.sym 20940 $abc$8301$auto$rtlil.cc:1906:Mux$1478[9]
.sym 20942 $abc$8301$auto$rtlil.cc:1906:Mux$1478[7]
.sym 20984 tx_to_ble.clock_count[0]
.sym 20985 tx_to_ble.clock_count[4]
.sym 20986 tx_to_ble.clock_count[3]
.sym 20987 $abc$8301$auto$wreduce.cc:455:run$1336[0]
.sym 20988 tx_to_ble.clock_count[5]
.sym 20989 tx_to_ble.clock_count[2]
.sym 20990 tx_to_ble.clock_count[6]
.sym 20991 $abc$8301$new_n1687_
.sym 21029 ram.rx_from_ble.clock_count[1]
.sym 21040 adr[4]
.sym 21041 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 21043 $abc$8301$auto$rtlil.cc:1906:Mux$1478[0]
.sym 21044 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[7]
.sym 21045 $abc$8301$auto$ice40_ffinit.cc:141:execute$8027
.sym 21046 adr[5]
.sym 21047 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[10]
.sym 21048 ram.from_ble[0]
.sym 21049 adr[6]
.sym 21054 $abc$8301$auto$rtlil.cc:1906:Mux$1476[2]
.sym 21055 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 21056 $abc$8301$techmap$techmap1686\ram.mem.0.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 21057 $abc$8301$auto$rtlil.cc:1906:Mux$1478[2]
.sym 21058 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 21060 $abc$8301$auto$rtlil.cc:1906:Mux$1478[5]
.sym 21062 $abc$8301$auto$rtlil.cc:1906:Mux$1476[7]
.sym 21064 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 21066 $abc$8301$auto$rtlil.cc:1906:Mux$1478[0]
.sym 21067 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 21069 $abc$8301$auto$rtlil.cc:1906:Mux$1476[4]
.sym 21071 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 21074 $PACKER_VCC_NET
.sym 21076 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1736[0]
.sym 21079 $abc$8301$auto$rtlil.cc:1906:Mux$1478[1]
.sym 21080 $abc$8301$auto$rtlil.cc:1906:Mux$1478[6]
.sym 21082 $abc$8301$auto$rtlil.cc:1906:Mux$1478[4]
.sym 21083 $abc$8301$auto$rtlil.cc:1906:Mux$1478[3]
.sym 21084 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1736[0]
.sym 21085 $abc$8301$auto$rtlil.cc:1906:Mux$1478[7]
.sym 21093 $abc$8301$auto$alumacc.cc:491:replace_alu$1399[6]
.sym 21094 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1736[0]
.sym 21095 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1736[0]
.sym 21096 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1736[0]
.sym 21097 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1736[0]
.sym 21098 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1736[0]
.sym 21099 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1736[0]
.sym 21100 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1736[0]
.sym 21101 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1736[0]
.sym 21102 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 21103 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 21105 $abc$8301$auto$rtlil.cc:1906:Mux$1476[2]
.sym 21106 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 21107 $abc$8301$auto$rtlil.cc:1906:Mux$1476[4]
.sym 21108 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 21109 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 21110 $abc$8301$auto$rtlil.cc:1906:Mux$1476[7]
.sym 21113 wb_clk_$glb_clk
.sym 21114 $abc$8301$techmap$techmap1686\ram.mem.0.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 21115 $abc$8301$auto$rtlil.cc:1906:Mux$1478[0]
.sym 21116 $abc$8301$auto$rtlil.cc:1906:Mux$1478[1]
.sym 21117 $abc$8301$auto$rtlil.cc:1906:Mux$1478[2]
.sym 21118 $abc$8301$auto$rtlil.cc:1906:Mux$1478[3]
.sym 21119 $abc$8301$auto$rtlil.cc:1906:Mux$1478[4]
.sym 21120 $abc$8301$auto$rtlil.cc:1906:Mux$1478[5]
.sym 21121 $abc$8301$auto$rtlil.cc:1906:Mux$1478[6]
.sym 21122 $abc$8301$auto$rtlil.cc:1906:Mux$1478[7]
.sym 21123 $PACKER_VCC_NET
.sym 21128 $abc$8301$auto$rtlil.cc:1906:Mux$1476[7]
.sym 21131 $abc$8301$auto$wreduce.cc:455:run$1336[2]
.sym 21133 $abc$8301$auto$wreduce.cc:455:run$1336[4]
.sym 21135 $abc$8301$auto$wreduce.cc:455:run$1336[5]
.sym 21138 $abc$8301$new_n1132_
.sym 21140 $abc$8301$auto$rtlil.cc:1906:Mux$1478[13]
.sym 21141 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[2]
.sym 21145 $abc$8301$auto$rtlil.cc:1906:Mux$1478[1]
.sym 21146 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 21147 $abc$8301$auto$alumacc.cc:491:replace_alu$1399[6]
.sym 21148 $abc$8301$auto$rtlil.cc:1906:Mux$1478[13]
.sym 21157 adr[7]
.sym 21158 $abc$8301$auto$rtlil.cc:1906:Mux$1478[13]
.sym 21162 adr[2]
.sym 21163 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1736[1]
.sym 21164 adr[3]
.sym 21166 $abc$8301$auto$rtlil.cc:1906:Mux$1478[10]
.sym 21167 adr[8]
.sym 21168 $abc$8301$auto$rtlil.cc:1906:Mux$1478[8]
.sym 21169 $abc$8301$auto$rtlil.cc:1906:Mux$1478[11]
.sym 21170 $abc$8301$auto$rtlil.cc:1906:Mux$1478[12]
.sym 21171 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1736[1]
.sym 21172 $abc$8301$auto$rtlil.cc:1906:Mux$1478[9]
.sym 21176 $PACKER_VCC_NET
.sym 21178 adr[4]
.sym 21179 adr[9]
.sym 21180 $abc$8301$auto$rtlil.cc:1906:Mux$1478[14]
.sym 21183 $abc$8301$auto$rtlil.cc:1874:Eq$1523
.sym 21184 adr[5]
.sym 21185 $abc$8301$auto$rtlil.cc:1906:Mux$1478[15]
.sym 21187 adr[6]
.sym 21188 $abc$8301$techmap$techmap\tx_to_ble.$procmux$1128.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$2404_Y_new_inv_
.sym 21189 tx_active
.sym 21190 $abc$8301$auto$rtlil.cc:1906:Mux$1478[0]
.sym 21191 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[50]_new_
.sym 21192 $PACKER_VCC_NET
.sym 21193 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1730[1]
.sym 21194 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6505
.sym 21195 $abc$8301$auto$rtlil.cc:1969:NotGate$8037
.sym 21196 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1736[1]
.sym 21197 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1736[1]
.sym 21198 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1736[1]
.sym 21199 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1736[1]
.sym 21200 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1736[1]
.sym 21201 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1736[1]
.sym 21202 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1736[1]
.sym 21203 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1736[1]
.sym 21204 adr[2]
.sym 21205 adr[3]
.sym 21207 adr[4]
.sym 21208 adr[5]
.sym 21209 adr[6]
.sym 21210 adr[7]
.sym 21211 adr[8]
.sym 21212 adr[9]
.sym 21215 wb_clk_$glb_clk
.sym 21216 $abc$8301$auto$rtlil.cc:1874:Eq$1523
.sym 21217 $PACKER_VCC_NET
.sym 21218 $abc$8301$auto$rtlil.cc:1906:Mux$1478[10]
.sym 21219 $abc$8301$auto$rtlil.cc:1906:Mux$1478[11]
.sym 21220 $abc$8301$auto$rtlil.cc:1906:Mux$1478[12]
.sym 21221 $abc$8301$auto$rtlil.cc:1906:Mux$1478[13]
.sym 21222 $abc$8301$auto$rtlil.cc:1906:Mux$1478[14]
.sym 21223 $abc$8301$auto$rtlil.cc:1906:Mux$1478[15]
.sym 21224 $abc$8301$auto$rtlil.cc:1906:Mux$1478[8]
.sym 21225 $abc$8301$auto$rtlil.cc:1906:Mux$1478[9]
.sym 21231 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 21234 tx_to_ble.clock_count[1]
.sym 21235 adr[8]
.sym 21236 $abc$8301$auto$rtlil.cc:1906:Mux$1478[8]
.sym 21238 $abc$8301$auto$rtlil.cc:1906:Mux$1478[2]
.sym 21240 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[12]
.sym 21241 adr[7]
.sym 21242 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[0]
.sym 21243 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$2033_new_inv_
.sym 21244 wb_mem_rdt[0]
.sym 21246 $0\tx_active[0:0]
.sym 21248 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[3]
.sym 21250 $abc$8301$auto$rtlil.cc:1906:Mux$1478[1]
.sym 21252 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[1]
.sym 21253 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[27]
.sym 21260 $abc$8301$techmap$techmap1688\ram.mem.0.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 21264 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1730[0]
.sym 21265 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 21266 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 21270 $abc$8301$auto$rtlil.cc:1906:Mux$1478[4]
.sym 21271 $PACKER_VCC_NET
.sym 21272 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1730[0]
.sym 21274 $abc$8301$auto$rtlil.cc:1906:Mux$1478[7]
.sym 21276 $abc$8301$auto$rtlil.cc:1906:Mux$1478[1]
.sym 21278 $abc$8301$auto$rtlil.cc:1906:Mux$1476[2]
.sym 21279 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 21280 $abc$8301$auto$rtlil.cc:1906:Mux$1476[4]
.sym 21282 $abc$8301$auto$rtlil.cc:1906:Mux$1476[7]
.sym 21283 $abc$8301$auto$rtlil.cc:1906:Mux$1478[5]
.sym 21284 $abc$8301$auto$rtlil.cc:1906:Mux$1478[0]
.sym 21285 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 21286 $abc$8301$auto$rtlil.cc:1906:Mux$1478[2]
.sym 21287 $abc$8301$auto$rtlil.cc:1906:Mux$1478[3]
.sym 21288 $abc$8301$auto$rtlil.cc:1906:Mux$1478[6]
.sym 21289 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 21290 $0\tx_active[0:0]
.sym 21291 $abc$8301$new_n996_
.sym 21292 $abc$8301$auto$rtlil.cc:1906:Mux$1478[1]
.sym 21293 wb_mem_rdt[6]
.sym 21294 tx_to_ble.state[0]
.sym 21295 $abc$8301$auto$ice40_ffinit.cc:141:execute$7987
.sym 21296 ram.rx_from_ble.state[0]
.sym 21297 wb_mem_rdt[0]
.sym 21298 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1730[0]
.sym 21299 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1730[0]
.sym 21300 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1730[0]
.sym 21301 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1730[0]
.sym 21302 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1730[0]
.sym 21303 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1730[0]
.sym 21304 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1730[0]
.sym 21305 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1730[0]
.sym 21306 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 21307 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 21309 $abc$8301$auto$rtlil.cc:1906:Mux$1476[2]
.sym 21310 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 21311 $abc$8301$auto$rtlil.cc:1906:Mux$1476[4]
.sym 21312 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 21313 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 21314 $abc$8301$auto$rtlil.cc:1906:Mux$1476[7]
.sym 21317 wb_clk_$glb_clk
.sym 21318 $abc$8301$techmap$techmap1688\ram.mem.0.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 21319 $abc$8301$auto$rtlil.cc:1906:Mux$1478[0]
.sym 21320 $abc$8301$auto$rtlil.cc:1906:Mux$1478[1]
.sym 21321 $abc$8301$auto$rtlil.cc:1906:Mux$1478[2]
.sym 21322 $abc$8301$auto$rtlil.cc:1906:Mux$1478[3]
.sym 21323 $abc$8301$auto$rtlil.cc:1906:Mux$1478[4]
.sym 21324 $abc$8301$auto$rtlil.cc:1906:Mux$1478[5]
.sym 21325 $abc$8301$auto$rtlil.cc:1906:Mux$1478[6]
.sym 21326 $abc$8301$auto$rtlil.cc:1906:Mux$1478[7]
.sym 21327 $PACKER_VCC_NET
.sym 21331 adr[5]
.sym 21342 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 21343 $abc$8301$auto$rtlil.cc:1906:Mux$1478[0]
.sym 21344 $abc$8301$auto$rtlil.cc:1906:Mux$1478[0]
.sym 21345 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[2]
.sym 21346 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[13]
.sym 21347 $abc$8301$auto$rtlil.cc:1906:Mux$1478[7]
.sym 21349 wb_mem_rdt[3]
.sym 21350 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[13]
.sym 21351 $abc$8301$auto$rtlil.cc:1906:Mux$1478[15]
.sym 21352 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[8]
.sym 21353 $abc$8301$auto$rtlil.cc:1906:Mux$1478[9]
.sym 21354 $abc$8301$auto$rtlil.cc:1906:Mux$1478[6]
.sym 21355 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[7]
.sym 21360 adr[4]
.sym 21361 adr[5]
.sym 21362 $abc$8301$auto$rtlil.cc:1874:Eq$1562
.sym 21364 $PACKER_VCC_NET
.sym 21365 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1730[1]
.sym 21366 $abc$8301$auto$rtlil.cc:1906:Mux$1478[15]
.sym 21367 adr[9]
.sym 21368 $abc$8301$auto$rtlil.cc:1906:Mux$1478[14]
.sym 21369 $abc$8301$auto$rtlil.cc:1906:Mux$1478[13]
.sym 21370 $abc$8301$auto$rtlil.cc:1906:Mux$1478[12]
.sym 21373 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1730[1]
.sym 21374 adr[7]
.sym 21375 adr[8]
.sym 21376 $abc$8301$auto$rtlil.cc:1906:Mux$1478[9]
.sym 21379 $abc$8301$auto$rtlil.cc:1906:Mux$1478[10]
.sym 21383 adr[3]
.sym 21387 $abc$8301$auto$rtlil.cc:1906:Mux$1478[11]
.sym 21388 $abc$8301$auto$rtlil.cc:1906:Mux$1478[8]
.sym 21389 adr[2]
.sym 21391 adr[6]
.sym 21392 data_to_ble[4]
.sym 21393 data_to_ble[5]
.sym 21394 data_to_ble[1]
.sym 21395 data_to_ble[6]
.sym 21396 data_to_ble[0]
.sym 21397 data_to_ble[2]
.sym 21398 data_to_ble[7]
.sym 21399 data_to_ble[3]
.sym 21400 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1730[1]
.sym 21401 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1730[1]
.sym 21402 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1730[1]
.sym 21403 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1730[1]
.sym 21404 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1730[1]
.sym 21405 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1730[1]
.sym 21406 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1730[1]
.sym 21407 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1730[1]
.sym 21408 adr[2]
.sym 21409 adr[3]
.sym 21411 adr[4]
.sym 21412 adr[5]
.sym 21413 adr[6]
.sym 21414 adr[7]
.sym 21415 adr[8]
.sym 21416 adr[9]
.sym 21419 wb_clk_$glb_clk
.sym 21420 $abc$8301$auto$rtlil.cc:1874:Eq$1562
.sym 21421 $PACKER_VCC_NET
.sym 21422 $abc$8301$auto$rtlil.cc:1906:Mux$1478[10]
.sym 21423 $abc$8301$auto$rtlil.cc:1906:Mux$1478[11]
.sym 21424 $abc$8301$auto$rtlil.cc:1906:Mux$1478[12]
.sym 21425 $abc$8301$auto$rtlil.cc:1906:Mux$1478[13]
.sym 21426 $abc$8301$auto$rtlil.cc:1906:Mux$1478[14]
.sym 21427 $abc$8301$auto$rtlil.cc:1906:Mux$1478[15]
.sym 21428 $abc$8301$auto$rtlil.cc:1906:Mux$1478[8]
.sym 21429 $abc$8301$auto$rtlil.cc:1906:Mux$1478[9]
.sym 21434 $abc$8301$auto$rtlil.cc:1906:Mux$1478[14]
.sym 21437 wb_mem_rdt[6]
.sym 21438 $abc$8301$auto$rtlil.cc:1874:Eq$1562
.sym 21439 wb_mem_rdt[0]
.sym 21441 $abc$8301$adr[22]_new_inv_
.sym 21444 $abc$8301$adr[20]_new_inv_
.sym 21446 adr[6]
.sym 21447 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[10]
.sym 21448 adr[4]
.sym 21450 $PACKER_VCC_NET
.sym 21451 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[10]
.sym 21452 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[7]
.sym 21453 $abc$8301$auto$rtlil.cc:1906:Mux$1478[11]
.sym 21454 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[3]
.sym 21455 wb_mem_rdt[1]
.sym 21456 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[1]
.sym 21457 adr[6]
.sym 21464 $abc$8301$auto$rtlil.cc:1906:Mux$1478[1]
.sym 21465 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 21466 $abc$8301$auto$rtlil.cc:1906:Mux$1476[2]
.sym 21468 $abc$8301$auto$rtlil.cc:1906:Mux$1478[3]
.sym 21470 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 21473 $abc$8301$auto$rtlil.cc:1906:Mux$1478[5]
.sym 21474 $abc$8301$auto$rtlil.cc:1906:Mux$1478[4]
.sym 21475 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 21477 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 21479 $abc$8301$auto$rtlil.cc:1906:Mux$1478[0]
.sym 21482 $PACKER_VCC_NET
.sym 21483 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 21484 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1716[0]
.sym 21486 $abc$8301$auto$rtlil.cc:1906:Mux$1478[2]
.sym 21487 $abc$8301$auto$rtlil.cc:1906:Mux$1478[7]
.sym 21488 $abc$8301$auto$rtlil.cc:1906:Mux$1476[7]
.sym 21489 $abc$8301$techmap$techmap1678\ram.mem.0.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1677_Y
.sym 21490 $abc$8301$auto$rtlil.cc:1906:Mux$1478[6]
.sym 21491 $abc$8301$auto$rtlil.cc:1906:Mux$1476[4]
.sym 21492 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1716[0]
.sym 21494 wb_mem_rdt[2]
.sym 21495 $abc$8301$auto$rtlil.cc:1906:Mux$1478[7]
.sym 21496 wb_mem_rdt[3]
.sym 21497 $techmap\ram.$0\my_adr[31:0][1]
.sym 21498 $abc$8301$auto$rtlil.cc:1906:Mux$1478[6]
.sym 21499 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1716[1]
.sym 21500 $abc$8301$auto$ice40_ffinit.cc:141:execute$7955
.sym 21501 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[55]_new_
.sym 21502 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1716[0]
.sym 21503 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1716[0]
.sym 21504 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1716[0]
.sym 21505 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1716[0]
.sym 21506 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1716[0]
.sym 21507 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1716[0]
.sym 21508 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1716[0]
.sym 21509 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1716[0]
.sym 21510 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 21511 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 21513 $abc$8301$auto$rtlil.cc:1906:Mux$1476[2]
.sym 21514 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 21515 $abc$8301$auto$rtlil.cc:1906:Mux$1476[4]
.sym 21516 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 21517 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 21518 $abc$8301$auto$rtlil.cc:1906:Mux$1476[7]
.sym 21521 wb_clk_$glb_clk
.sym 21522 $abc$8301$techmap$techmap1678\ram.mem.0.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1677_Y
.sym 21523 $abc$8301$auto$rtlil.cc:1906:Mux$1478[0]
.sym 21524 $abc$8301$auto$rtlil.cc:1906:Mux$1478[1]
.sym 21525 $abc$8301$auto$rtlil.cc:1906:Mux$1478[2]
.sym 21526 $abc$8301$auto$rtlil.cc:1906:Mux$1478[3]
.sym 21527 $abc$8301$auto$rtlil.cc:1906:Mux$1478[4]
.sym 21528 $abc$8301$auto$rtlil.cc:1906:Mux$1478[5]
.sym 21529 $abc$8301$auto$rtlil.cc:1906:Mux$1478[6]
.sym 21530 $abc$8301$auto$rtlil.cc:1906:Mux$1478[7]
.sym 21531 $PACKER_VCC_NET
.sym 21536 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 21537 wb_mem_rdt[7]
.sym 21543 wb_mem_rdt[4]
.sym 21545 $PACKER_VCC_NET
.sym 21548 $abc$8301$auto$rtlil.cc:1906:Mux$1478[10]
.sym 21549 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[2]
.sym 21550 servant.wb_timer_rdt[13]
.sym 21551 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[0]_new_inv_
.sym 21552 $abc$8301$auto$rtlil.cc:1906:Mux$1478[13]
.sym 21553 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 21554 servant.wb_timer_rdt[9]
.sym 21555 $abc$8301$auto$simplemap.cc:168:logic_reduce$2295_new_inv_
.sym 21556 servant.wb_timer_rdt[10]
.sym 21557 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[6]
.sym 21558 $abc$8301$auto$rtlil.cc:1874:Eq$1484
.sym 21559 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[6]_new_inv_
.sym 21564 adr[8]
.sym 21565 $abc$8301$auto$rtlil.cc:1906:Mux$1478[10]
.sym 21567 adr[7]
.sym 21568 $PACKER_VCC_NET
.sym 21569 adr[3]
.sym 21571 $abc$8301$auto$rtlil.cc:1906:Mux$1478[12]
.sym 21575 $abc$8301$auto$rtlil.cc:1874:Eq$1484
.sym 21576 $abc$8301$auto$rtlil.cc:1906:Mux$1478[8]
.sym 21577 adr[2]
.sym 21580 $abc$8301$auto$rtlil.cc:1906:Mux$1478[9]
.sym 21583 adr[5]
.sym 21584 adr[6]
.sym 21585 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1716[1]
.sym 21586 adr[4]
.sym 21587 adr[9]
.sym 21588 $abc$8301$auto$rtlil.cc:1906:Mux$1478[14]
.sym 21589 $abc$8301$auto$rtlil.cc:1906:Mux$1478[13]
.sym 21591 $abc$8301$auto$rtlil.cc:1906:Mux$1478[11]
.sym 21593 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1716[1]
.sym 21595 $abc$8301$auto$rtlil.cc:1906:Mux$1478[15]
.sym 21596 $abc$8301$new_n1240_
.sym 21597 $abc$8301$new_n1252_
.sym 21598 $abc$8301$new_n1246_
.sym 21599 $abc$8301$new_n1481_
.sym 21600 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[54]_new_
.sym 21601 $abc$8301$new_n1251_
.sym 21602 $abc$8301$new_n1918_
.sym 21603 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[2]_new_inv_
.sym 21604 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1716[1]
.sym 21605 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1716[1]
.sym 21606 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1716[1]
.sym 21607 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1716[1]
.sym 21608 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1716[1]
.sym 21609 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1716[1]
.sym 21610 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1716[1]
.sym 21611 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1716[1]
.sym 21612 adr[2]
.sym 21613 adr[3]
.sym 21615 adr[4]
.sym 21616 adr[5]
.sym 21617 adr[6]
.sym 21618 adr[7]
.sym 21619 adr[8]
.sym 21620 adr[9]
.sym 21623 wb_clk_$glb_clk
.sym 21624 $abc$8301$auto$rtlil.cc:1874:Eq$1484
.sym 21625 $PACKER_VCC_NET
.sym 21626 $abc$8301$auto$rtlil.cc:1906:Mux$1478[10]
.sym 21627 $abc$8301$auto$rtlil.cc:1906:Mux$1478[11]
.sym 21628 $abc$8301$auto$rtlil.cc:1906:Mux$1478[12]
.sym 21629 $abc$8301$auto$rtlil.cc:1906:Mux$1478[13]
.sym 21630 $abc$8301$auto$rtlil.cc:1906:Mux$1478[14]
.sym 21631 $abc$8301$auto$rtlil.cc:1906:Mux$1478[15]
.sym 21632 $abc$8301$auto$rtlil.cc:1906:Mux$1478[8]
.sym 21633 $abc$8301$auto$rtlil.cc:1906:Mux$1478[9]
.sym 21638 adr[8]
.sym 21639 $abc$8301$auto$ice40_ffinit.cc:141:execute$7955
.sym 21640 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 21641 $abc$8301$auto$rtlil.cc:1874:Eq$1484
.sym 21643 adr[7]
.sym 21644 $abc$8301$auto$rtlil.cc:1906:Mux$1478[8]
.sym 21645 $techmap\ram.$0\my_adr[31:0][7]
.sym 21646 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6202
.sym 21648 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[12]
.sym 21649 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[3]
.sym 21650 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[29]
.sym 21651 $abc$8301$auto$rtlil.cc:1906:Mux$1478[1]
.sym 21652 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[3]
.sym 21653 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[22]_new_
.sym 21654 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[2]
.sym 21655 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[0]
.sym 21656 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[7]
.sym 21657 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[18]_new_
.sym 21658 servant.wb_timer_rdt[15]
.sym 21659 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[10]
.sym 21660 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[1]
.sym 21661 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[3]
.sym 21666 $abc$8301$auto$rtlil.cc:1906:Mux$1478[1]
.sym 21667 $abc$8301$auto$rtlil.cc:1906:Mux$1478[4]
.sym 21668 $abc$8301$auto$rtlil.cc:1906:Mux$1478[5]
.sym 21672 $abc$8301$auto$rtlil.cc:1906:Mux$1478[3]
.sym 21673 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1714[0]
.sym 21675 $abc$8301$auto$rtlil.cc:1906:Mux$1478[7]
.sym 21678 $abc$8301$auto$rtlil.cc:1906:Mux$1478[6]
.sym 21679 $PACKER_VCC_NET
.sym 21680 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 21681 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1714[0]
.sym 21684 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 21686 $abc$8301$auto$rtlil.cc:1906:Mux$1476[2]
.sym 21687 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 21688 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 21690 $abc$8301$auto$rtlil.cc:1906:Mux$1478[2]
.sym 21692 $abc$8301$auto$rtlil.cc:1906:Mux$1476[7]
.sym 21693 $abc$8301$techmap$techmap1685\ram.mem.0.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 21694 $abc$8301$auto$rtlil.cc:1906:Mux$1478[0]
.sym 21695 $abc$8301$auto$rtlil.cc:1906:Mux$1476[4]
.sym 21696 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 21698 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 21699 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[0]_new_inv_
.sym 21700 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4660[1]_new_inv_
.sym 21701 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[52]_new_
.sym 21702 $abc$8301$new_n1275_
.sym 21703 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[6]_new_inv_
.sym 21704 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4668[1]_new_inv_
.sym 21705 $abc$8301$new_n1276_
.sym 21706 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1714[0]
.sym 21707 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1714[0]
.sym 21708 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1714[0]
.sym 21709 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1714[0]
.sym 21710 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1714[0]
.sym 21711 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1714[0]
.sym 21712 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1714[0]
.sym 21713 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1714[0]
.sym 21714 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 21715 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 21717 $abc$8301$auto$rtlil.cc:1906:Mux$1476[2]
.sym 21718 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 21719 $abc$8301$auto$rtlil.cc:1906:Mux$1476[4]
.sym 21720 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 21721 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 21722 $abc$8301$auto$rtlil.cc:1906:Mux$1476[7]
.sym 21725 wb_clk_$glb_clk
.sym 21726 $abc$8301$techmap$techmap1685\ram.mem.0.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 21727 $abc$8301$auto$rtlil.cc:1906:Mux$1478[0]
.sym 21728 $abc$8301$auto$rtlil.cc:1906:Mux$1478[1]
.sym 21729 $abc$8301$auto$rtlil.cc:1906:Mux$1478[2]
.sym 21730 $abc$8301$auto$rtlil.cc:1906:Mux$1478[3]
.sym 21731 $abc$8301$auto$rtlil.cc:1906:Mux$1478[4]
.sym 21732 $abc$8301$auto$rtlil.cc:1906:Mux$1478[5]
.sym 21733 $abc$8301$auto$rtlil.cc:1906:Mux$1478[6]
.sym 21734 $abc$8301$auto$rtlil.cc:1906:Mux$1478[7]
.sym 21735 $PACKER_VCC_NET
.sym 21741 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[6]
.sym 21748 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 21750 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[0]
.sym 21751 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[2]
.sym 21752 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[7]
.sym 21753 $abc$8301$auto$rtlil.cc:1906:Mux$1478[9]
.sym 21754 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[13]
.sym 21755 $abc$8301$auto$rtlil.cc:1906:Mux$1478[6]
.sym 21757 servant.wb_timer_rdt[26]
.sym 21758 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6553
.sym 21759 servant.wb_timer_rdt[27]
.sym 21760 $abc$8301$auto$rtlil.cc:1906:Mux$1478[0]
.sym 21761 $abc$8301$auto$rtlil.cc:1906:Mux$1478[7]
.sym 21762 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[13]
.sym 21763 $abc$8301$auto$rtlil.cc:1906:Mux$1478[15]
.sym 21768 $abc$8301$auto$rtlil.cc:1906:Mux$1478[9]
.sym 21769 $abc$8301$auto$rtlil.cc:1906:Mux$1478[14]
.sym 21772 $PACKER_VCC_NET
.sym 21773 adr[3]
.sym 21775 adr[9]
.sym 21779 $abc$8301$auto$rtlil.cc:1874:Eq$1549
.sym 21780 $abc$8301$auto$rtlil.cc:1906:Mux$1478[12]
.sym 21781 $abc$8301$auto$rtlil.cc:1906:Mux$1478[13]
.sym 21783 adr[4]
.sym 21784 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1714[1]
.sym 21785 $abc$8301$auto$rtlil.cc:1906:Mux$1478[10]
.sym 21786 $abc$8301$auto$rtlil.cc:1906:Mux$1478[15]
.sym 21787 adr[7]
.sym 21790 $abc$8301$auto$rtlil.cc:1906:Mux$1478[11]
.sym 21791 adr[5]
.sym 21792 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1714[1]
.sym 21793 adr[8]
.sym 21796 $abc$8301$auto$rtlil.cc:1906:Mux$1478[8]
.sym 21797 adr[2]
.sym 21799 adr[6]
.sym 21800 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4684[2]_new_inv_
.sym 21801 $abc$8301$new_n1281_
.sym 21802 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[51]_new_
.sym 21803 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[7]_new_inv_
.sym 21804 $abc$8301$new_n1258_
.sym 21805 $abc$8301$new_n1282_
.sym 21806 wb_mem_rdt[7]
.sym 21807 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[3]_new_inv_
.sym 21808 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1714[1]
.sym 21809 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1714[1]
.sym 21810 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1714[1]
.sym 21811 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1714[1]
.sym 21812 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1714[1]
.sym 21813 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1714[1]
.sym 21814 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1714[1]
.sym 21815 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1714[1]
.sym 21816 adr[2]
.sym 21817 adr[3]
.sym 21819 adr[4]
.sym 21820 adr[5]
.sym 21821 adr[6]
.sym 21822 adr[7]
.sym 21823 adr[8]
.sym 21824 adr[9]
.sym 21827 wb_clk_$glb_clk
.sym 21828 $abc$8301$auto$rtlil.cc:1874:Eq$1549
.sym 21829 $PACKER_VCC_NET
.sym 21830 $abc$8301$auto$rtlil.cc:1906:Mux$1478[10]
.sym 21831 $abc$8301$auto$rtlil.cc:1906:Mux$1478[11]
.sym 21832 $abc$8301$auto$rtlil.cc:1906:Mux$1478[12]
.sym 21833 $abc$8301$auto$rtlil.cc:1906:Mux$1478[13]
.sym 21834 $abc$8301$auto$rtlil.cc:1906:Mux$1478[14]
.sym 21835 $abc$8301$auto$rtlil.cc:1906:Mux$1478[15]
.sym 21836 $abc$8301$auto$rtlil.cc:1906:Mux$1478[8]
.sym 21837 $abc$8301$auto$rtlil.cc:1906:Mux$1478[9]
.sym 21845 $abc$8301$auto$rtlil.cc:1874:Eq$1549
.sym 21848 $abc$8301$auto$rtlil.cc:1906:Mux$1478[12]
.sym 21849 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 21851 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[4]
.sym 21853 $abc$8301$auto$rtlil.cc:1906:Mux$1478[14]
.sym 21854 servant.wb_timer_rdt[25]
.sym 21855 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[10]
.sym 21856 $abc$8301$auto$rtlil.cc:1906:Mux$1478[11]
.sym 21858 $abc$8301$auto$rtlil.cc:1906:Mux$1478[10]
.sym 21859 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[10]
.sym 21860 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[3]
.sym 21862 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[3]
.sym 21863 dat[13]
.sym 21864 servant.wb_timer_rdt[23]
.sym 21865 adr[6]
.sym 21870 $abc$8301$auto$rtlil.cc:1906:Mux$1478[3]
.sym 21872 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 21873 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1710[0]
.sym 21874 $abc$8301$auto$rtlil.cc:1906:Mux$1476[2]
.sym 21876 $abc$8301$auto$rtlil.cc:1906:Mux$1476[4]
.sym 21878 $abc$8301$auto$rtlil.cc:1906:Mux$1476[7]
.sym 21879 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1710[0]
.sym 21881 $abc$8301$auto$rtlil.cc:1906:Mux$1478[5]
.sym 21882 $abc$8301$auto$rtlil.cc:1906:Mux$1478[2]
.sym 21883 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 21886 $abc$8301$auto$rtlil.cc:1906:Mux$1478[1]
.sym 21887 $abc$8301$auto$rtlil.cc:1906:Mux$1478[4]
.sym 21890 $PACKER_VCC_NET
.sym 21891 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 21893 $abc$8301$auto$rtlil.cc:1906:Mux$1478[6]
.sym 21896 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 21897 $abc$8301$techmap$techmap1674\ram.mem.0.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 21898 $abc$8301$auto$rtlil.cc:1906:Mux$1478[0]
.sym 21899 $abc$8301$auto$rtlil.cc:1906:Mux$1478[7]
.sym 21900 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 21902 $abc$8301$auto$rtlil.cc:1906:Mux$1478[9]
.sym 21903 $abc$8301$auto$rtlil.cc:1906:Mux$1478[13]
.sym 21904 $abc$8301$new_n1466_
.sym 21905 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[61]_new_
.sym 21906 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[58]_new_
.sym 21907 $abc$8301$auto$rtlil.cc:1906:Mux$1478[15]
.sym 21908 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 21909 $abc$8301$auto$rtlil.cc:1906:Mux$1478[11]
.sym 21910 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1710[0]
.sym 21911 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1710[0]
.sym 21912 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1710[0]
.sym 21913 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1710[0]
.sym 21914 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1710[0]
.sym 21915 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1710[0]
.sym 21916 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1710[0]
.sym 21917 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1710[0]
.sym 21918 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 21919 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 21921 $abc$8301$auto$rtlil.cc:1906:Mux$1476[2]
.sym 21922 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 21923 $abc$8301$auto$rtlil.cc:1906:Mux$1476[4]
.sym 21924 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 21925 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 21926 $abc$8301$auto$rtlil.cc:1906:Mux$1476[7]
.sym 21929 wb_clk_$glb_clk
.sym 21930 $abc$8301$techmap$techmap1674\ram.mem.0.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 21931 $abc$8301$auto$rtlil.cc:1906:Mux$1478[0]
.sym 21932 $abc$8301$auto$rtlil.cc:1906:Mux$1478[1]
.sym 21933 $abc$8301$auto$rtlil.cc:1906:Mux$1478[2]
.sym 21934 $abc$8301$auto$rtlil.cc:1906:Mux$1478[3]
.sym 21935 $abc$8301$auto$rtlil.cc:1906:Mux$1478[4]
.sym 21936 $abc$8301$auto$rtlil.cc:1906:Mux$1478[5]
.sym 21937 $abc$8301$auto$rtlil.cc:1906:Mux$1478[6]
.sym 21938 $abc$8301$auto$rtlil.cc:1906:Mux$1478[7]
.sym 21939 $PACKER_VCC_NET
.sym 21945 wb_mem_rdt[7]
.sym 21948 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[1]
.sym 21953 $PACKER_VCC_NET
.sym 21954 $abc$8301$auto$rtlil.cc:1906:Mux$1478[3]
.sym 21956 $abc$8301$auto$rtlil.cc:1906:Mux$1478[10]
.sym 21957 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[6]
.sym 21958 servant.wb_timer_rdt[9]
.sym 21959 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[7]
.sym 21960 servant.wb_timer_rdt[10]
.sym 21961 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 21962 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 21963 servant.wb_timer_rdt[13]
.sym 21964 servant.wb_timer_rdt[10]
.sym 21965 $abc$8301$auto$rtlil.cc:1906:Mux$1478[9]
.sym 21966 $abc$8301$ram.o_wb_rdt[10]_new_inv_
.sym 21967 $abc$8301$auto$rtlil.cc:1906:Mux$1478[13]
.sym 21973 $abc$8301$auto$rtlil.cc:1906:Mux$1478[12]
.sym 21975 adr[7]
.sym 21976 $PACKER_VCC_NET
.sym 21977 adr[5]
.sym 21980 adr[3]
.sym 21981 adr[8]
.sym 21983 $abc$8301$auto$rtlil.cc:1906:Mux$1478[11]
.sym 21985 adr[4]
.sym 21988 $abc$8301$auto$rtlil.cc:1906:Mux$1478[9]
.sym 21989 $abc$8301$auto$rtlil.cc:1906:Mux$1478[14]
.sym 21990 $abc$8301$auto$rtlil.cc:1874:Eq$1510
.sym 21992 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1710[1]
.sym 21995 adr[9]
.sym 21996 $abc$8301$auto$rtlil.cc:1906:Mux$1478[10]
.sym 21997 $abc$8301$auto$rtlil.cc:1906:Mux$1478[13]
.sym 21998 $abc$8301$auto$rtlil.cc:1906:Mux$1478[8]
.sym 21999 adr[2]
.sym 22000 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1710[1]
.sym 22001 $abc$8301$auto$rtlil.cc:1906:Mux$1478[15]
.sym 22003 adr[6]
.sym 22004 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[10]_new_inv_
.sym 22005 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[64]_new_
.sym 22006 $abc$8301$new_n1924_
.sym 22007 $abc$8301$ram.o_wb_rdt[10]_new_inv_
.sym 22008 servant.timer.mtimecmp[22]
.sym 22009 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[22]
.sym 22010 $abc$8301$new_n1480_
.sym 22011 $abc$8301$new_n1074_
.sym 22012 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1710[1]
.sym 22013 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1710[1]
.sym 22014 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1710[1]
.sym 22015 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1710[1]
.sym 22016 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1710[1]
.sym 22017 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1710[1]
.sym 22018 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1710[1]
.sym 22019 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1710[1]
.sym 22020 adr[2]
.sym 22021 adr[3]
.sym 22023 adr[4]
.sym 22024 adr[5]
.sym 22025 adr[6]
.sym 22026 adr[7]
.sym 22027 adr[8]
.sym 22028 adr[9]
.sym 22031 wb_clk_$glb_clk
.sym 22032 $abc$8301$auto$rtlil.cc:1874:Eq$1510
.sym 22033 $PACKER_VCC_NET
.sym 22034 $abc$8301$auto$rtlil.cc:1906:Mux$1478[10]
.sym 22035 $abc$8301$auto$rtlil.cc:1906:Mux$1478[11]
.sym 22036 $abc$8301$auto$rtlil.cc:1906:Mux$1478[12]
.sym 22037 $abc$8301$auto$rtlil.cc:1906:Mux$1478[13]
.sym 22038 $abc$8301$auto$rtlil.cc:1906:Mux$1478[14]
.sym 22039 $abc$8301$auto$rtlil.cc:1906:Mux$1478[15]
.sym 22040 $abc$8301$auto$rtlil.cc:1906:Mux$1478[8]
.sym 22041 $abc$8301$auto$rtlil.cc:1906:Mux$1478[9]
.sym 22047 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 22053 $abc$8301$auto$rtlil.cc:1906:Mux$1478[9]
.sym 22058 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 22059 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[19]_new_
.sym 22060 $abc$8301$auto$rtlil.cc:1906:Mux$1478[1]
.sym 22061 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[23]_new_
.sym 22062 servant.wb_timer_rdt[15]
.sym 22063 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[8]
.sym 22065 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[22]_new_
.sym 22066 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 22067 $abc$8301$auto$rtlil.cc:1906:Mux$1478[1]
.sym 22068 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[1]
.sym 22069 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[18]_new_
.sym 22075 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 22076 $abc$8301$auto$rtlil.cc:1906:Mux$1476[4]
.sym 22079 $abc$8301$auto$rtlil.cc:1906:Mux$1478[2]
.sym 22080 $abc$8301$auto$rtlil.cc:1906:Mux$1478[5]
.sym 22081 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1722[0]
.sym 22084 $abc$8301$auto$rtlil.cc:1906:Mux$1478[4]
.sym 22085 $abc$8301$techmap$techmap1691\ram.mem.0.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 22087 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 22088 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 22089 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1722[0]
.sym 22090 $abc$8301$auto$rtlil.cc:1906:Mux$1478[1]
.sym 22092 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 22094 $PACKER_VCC_NET
.sym 22097 $abc$8301$auto$rtlil.cc:1906:Mux$1478[6]
.sym 22098 $abc$8301$auto$rtlil.cc:1906:Mux$1476[7]
.sym 22099 $abc$8301$auto$rtlil.cc:1906:Mux$1478[7]
.sym 22100 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 22102 $abc$8301$auto$rtlil.cc:1906:Mux$1478[0]
.sym 22103 $abc$8301$auto$rtlil.cc:1906:Mux$1478[3]
.sym 22105 $abc$8301$auto$rtlil.cc:1906:Mux$1476[2]
.sym 22106 $abc$8301$new_n1084_
.sym 22107 $abc$8301$new_n1083_
.sym 22108 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[26]_new_
.sym 22109 $abc$8301$new_n1082_
.sym 22110 $abc$8301$auto$rtlil.cc:1906:Mux$1478[10]
.sym 22111 servant.timer.mtimecmp[10]
.sym 22112 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[13]
.sym 22113 servant.timer.mtimecmp[9]
.sym 22114 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1722[0]
.sym 22115 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1722[0]
.sym 22116 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1722[0]
.sym 22117 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1722[0]
.sym 22118 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1722[0]
.sym 22119 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1722[0]
.sym 22120 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1722[0]
.sym 22121 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1722[0]
.sym 22122 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 22123 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 22125 $abc$8301$auto$rtlil.cc:1906:Mux$1476[2]
.sym 22126 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 22127 $abc$8301$auto$rtlil.cc:1906:Mux$1476[4]
.sym 22128 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 22129 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 22130 $abc$8301$auto$rtlil.cc:1906:Mux$1476[7]
.sym 22133 wb_clk_$glb_clk
.sym 22134 $abc$8301$techmap$techmap1691\ram.mem.0.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 22135 $abc$8301$auto$rtlil.cc:1906:Mux$1478[0]
.sym 22136 $abc$8301$auto$rtlil.cc:1906:Mux$1478[1]
.sym 22137 $abc$8301$auto$rtlil.cc:1906:Mux$1478[2]
.sym 22138 $abc$8301$auto$rtlil.cc:1906:Mux$1478[3]
.sym 22139 $abc$8301$auto$rtlil.cc:1906:Mux$1478[4]
.sym 22140 $abc$8301$auto$rtlil.cc:1906:Mux$1478[5]
.sym 22141 $abc$8301$auto$rtlil.cc:1906:Mux$1478[6]
.sym 22142 $abc$8301$auto$rtlil.cc:1906:Mux$1478[7]
.sym 22143 $PACKER_VCC_NET
.sym 22156 dat[22]
.sym 22160 $abc$8301$auto$rtlil.cc:1906:Mux$1478[15]
.sym 22161 servant.wb_timer_rdt[26]
.sym 22162 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[13]
.sym 22163 $abc$8301$auto$rtlil.cc:1906:Mux$1478[6]
.sym 22164 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[10]
.sym 22165 $abc$8301$auto$rtlil.cc:1906:Mux$1478[7]
.sym 22166 servant.wb_timer_rdt[26]
.sym 22167 servant.wb_timer_rdt[27]
.sym 22168 $abc$8301$auto$rtlil.cc:1906:Mux$1478[0]
.sym 22169 $abc$8301$auto$rtlil.cc:1906:Mux$1478[13]
.sym 22170 dat[26]
.sym 22171 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 22178 adr[6]
.sym 22180 $PACKER_VCC_NET
.sym 22181 $abc$8301$auto$rtlil.cc:1906:Mux$1478[12]
.sym 22182 adr[4]
.sym 22183 adr[9]
.sym 22184 $abc$8301$auto$rtlil.cc:1906:Mux$1478[8]
.sym 22185 $abc$8301$auto$rtlil.cc:1906:Mux$1478[15]
.sym 22187 $abc$8301$auto$rtlil.cc:1874:Eq$1536
.sym 22188 $abc$8301$auto$rtlil.cc:1906:Mux$1478[14]
.sym 22189 adr[8]
.sym 22192 $abc$8301$auto$rtlil.cc:1906:Mux$1478[9]
.sym 22194 $abc$8301$auto$rtlil.cc:1906:Mux$1478[13]
.sym 22197 $abc$8301$auto$rtlil.cc:1906:Mux$1478[10]
.sym 22198 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1722[1]
.sym 22199 adr[5]
.sym 22202 adr[7]
.sym 22203 $abc$8301$auto$rtlil.cc:1906:Mux$1478[11]
.sym 22204 adr[3]
.sym 22205 adr[2]
.sym 22206 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1722[1]
.sym 22208 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[19]_new_
.sym 22209 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[23]_new_
.sym 22210 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[27]
.sym 22211 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[22]_new_
.sym 22212 $abc$8301$new_n1923_
.sym 22213 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[18]_new_
.sym 22214 servant.timer.mtimecmp[26]
.sym 22215 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[16]_new_
.sym 22216 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1722[1]
.sym 22217 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1722[1]
.sym 22218 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1722[1]
.sym 22219 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1722[1]
.sym 22220 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1722[1]
.sym 22221 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1722[1]
.sym 22222 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1722[1]
.sym 22223 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1722[1]
.sym 22224 adr[2]
.sym 22225 adr[3]
.sym 22227 adr[4]
.sym 22228 adr[5]
.sym 22229 adr[6]
.sym 22230 adr[7]
.sym 22231 adr[8]
.sym 22232 adr[9]
.sym 22235 wb_clk_$glb_clk
.sym 22236 $abc$8301$auto$rtlil.cc:1874:Eq$1536
.sym 22237 $PACKER_VCC_NET
.sym 22238 $abc$8301$auto$rtlil.cc:1906:Mux$1478[10]
.sym 22239 $abc$8301$auto$rtlil.cc:1906:Mux$1478[11]
.sym 22240 $abc$8301$auto$rtlil.cc:1906:Mux$1478[12]
.sym 22241 $abc$8301$auto$rtlil.cc:1906:Mux$1478[13]
.sym 22242 $abc$8301$auto$rtlil.cc:1906:Mux$1478[14]
.sym 22243 $abc$8301$auto$rtlil.cc:1906:Mux$1478[15]
.sym 22244 $abc$8301$auto$rtlil.cc:1906:Mux$1478[8]
.sym 22245 $abc$8301$auto$rtlil.cc:1906:Mux$1478[9]
.sym 22252 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 22257 $abc$8301$auto$rtlil.cc:1906:Mux$1478[12]
.sym 22259 dat[9]
.sym 22266 $abc$8301$auto$rtlil.cc:1906:Mux$1478[10]
.sym 22269 $abc$8301$auto$rtlil.cc:1906:Mux$1478[11]
.sym 22273 adr[6]
.sym 22278 $abc$8301$auto$rtlil.cc:1906:Mux$1476[2]
.sym 22279 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 22280 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 22282 $abc$8301$auto$rtlil.cc:1906:Mux$1478[5]
.sym 22284 $abc$8301$auto$rtlil.cc:1906:Mux$1476[4]
.sym 22286 $abc$8301$auto$rtlil.cc:1906:Mux$1476[7]
.sym 22288 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 22289 $abc$8301$auto$rtlil.cc:1906:Mux$1478[1]
.sym 22290 $abc$8301$auto$rtlil.cc:1906:Mux$1478[2]
.sym 22291 $abc$8301$auto$rtlil.cc:1906:Mux$1478[3]
.sym 22293 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 22294 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1724[0]
.sym 22295 $abc$8301$auto$rtlil.cc:1906:Mux$1478[4]
.sym 22296 $abc$8301$techmap$techmap1675\ram.mem.0.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 22298 $PACKER_VCC_NET
.sym 22301 $abc$8301$auto$rtlil.cc:1906:Mux$1478[6]
.sym 22302 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1724[0]
.sym 22303 $abc$8301$auto$rtlil.cc:1906:Mux$1478[7]
.sym 22306 $abc$8301$auto$rtlil.cc:1906:Mux$1478[0]
.sym 22308 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 22310 servant.timer.mtimecmp[27]
.sym 22318 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1724[0]
.sym 22319 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1724[0]
.sym 22320 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1724[0]
.sym 22321 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1724[0]
.sym 22322 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1724[0]
.sym 22323 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1724[0]
.sym 22324 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1724[0]
.sym 22325 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1724[0]
.sym 22326 $abc$8301$auto$rtlil.cc:1906:Mux$1476[0]
.sym 22327 $abc$8301$auto$rtlil.cc:1906:Mux$1476[1]
.sym 22329 $abc$8301$auto$rtlil.cc:1906:Mux$1476[2]
.sym 22330 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 22331 $abc$8301$auto$rtlil.cc:1906:Mux$1476[4]
.sym 22332 $abc$8301$auto$rtlil.cc:1906:Mux$1476[5]
.sym 22333 $abc$8301$auto$rtlil.cc:1906:Mux$1476[6]
.sym 22334 $abc$8301$auto$rtlil.cc:1906:Mux$1476[7]
.sym 22337 wb_clk_$glb_clk
.sym 22338 $abc$8301$techmap$techmap1675\ram.mem.0.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1672_Y
.sym 22339 $abc$8301$auto$rtlil.cc:1906:Mux$1478[0]
.sym 22340 $abc$8301$auto$rtlil.cc:1906:Mux$1478[1]
.sym 22341 $abc$8301$auto$rtlil.cc:1906:Mux$1478[2]
.sym 22342 $abc$8301$auto$rtlil.cc:1906:Mux$1478[3]
.sym 22343 $abc$8301$auto$rtlil.cc:1906:Mux$1478[4]
.sym 22344 $abc$8301$auto$rtlil.cc:1906:Mux$1478[5]
.sym 22345 $abc$8301$auto$rtlil.cc:1906:Mux$1478[6]
.sym 22346 $abc$8301$auto$rtlil.cc:1906:Mux$1478[7]
.sym 22347 $PACKER_VCC_NET
.sym 22353 dat[17]
.sym 22354 $abc$8301$auto$rtlil.cc:1906:Mux$1476[3]
.sym 22380 adr[8]
.sym 22381 $abc$8301$auto$rtlil.cc:1906:Mux$1478[14]
.sym 22382 $abc$8301$auto$rtlil.cc:1874:Eq$1497
.sym 22383 $abc$8301$auto$rtlil.cc:1906:Mux$1478[8]
.sym 22384 adr[4]
.sym 22385 adr[3]
.sym 22387 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1724[1]
.sym 22389 $abc$8301$auto$rtlil.cc:1906:Mux$1478[15]
.sym 22391 $abc$8301$auto$rtlil.cc:1906:Mux$1478[9]
.sym 22392 adr[5]
.sym 22393 adr[2]
.sym 22394 adr[7]
.sym 22395 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1724[1]
.sym 22396 $abc$8301$auto$rtlil.cc:1906:Mux$1478[13]
.sym 22399 $abc$8301$auto$rtlil.cc:1906:Mux$1478[12]
.sym 22400 $PACKER_VCC_NET
.sym 22403 adr[9]
.sym 22404 $abc$8301$auto$rtlil.cc:1906:Mux$1478[10]
.sym 22407 $abc$8301$auto$rtlil.cc:1906:Mux$1478[11]
.sym 22411 adr[6]
.sym 22416 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1724[1]
.sym 22417 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1724[1]
.sym 22418 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1724[1]
.sym 22419 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1724[1]
.sym 22420 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1724[1]
.sym 22421 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1724[1]
.sym 22422 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1724[1]
.sym 22423 $abc$8301$auto$opt_expr.cc:189:group_cell_inputs$1724[1]
.sym 22424 adr[2]
.sym 22425 adr[3]
.sym 22427 adr[4]
.sym 22428 adr[5]
.sym 22429 adr[6]
.sym 22430 adr[7]
.sym 22431 adr[8]
.sym 22432 adr[9]
.sym 22435 wb_clk_$glb_clk
.sym 22436 $abc$8301$auto$rtlil.cc:1874:Eq$1497
.sym 22437 $PACKER_VCC_NET
.sym 22438 $abc$8301$auto$rtlil.cc:1906:Mux$1478[10]
.sym 22439 $abc$8301$auto$rtlil.cc:1906:Mux$1478[11]
.sym 22440 $abc$8301$auto$rtlil.cc:1906:Mux$1478[12]
.sym 22441 $abc$8301$auto$rtlil.cc:1906:Mux$1478[13]
.sym 22442 $abc$8301$auto$rtlil.cc:1906:Mux$1478[14]
.sym 22443 $abc$8301$auto$rtlil.cc:1906:Mux$1478[15]
.sym 22444 $abc$8301$auto$rtlil.cc:1906:Mux$1478[8]
.sym 22445 $abc$8301$auto$rtlil.cc:1906:Mux$1478[9]
.sym 22454 $abc$8301$auto$rtlil.cc:1874:Eq$1497
.sym 22456 dat[27]
.sym 22542 ram.from_ble[0]
.sym 22543 $abc$8301$new_n1149_
.sym 22544 ram.from_ble[4]
.sym 22545 $abc$8301$techmap$techmap\ram.rx_from_ble.$procmux$794.$and$/usr/bin/../share/yosys/techmap.v:434$2356_Y_new_
.sym 22546 $abc$8301$techmap$techmap\ram.rx_from_ble.$procmux$911.$and$/usr/bin/../share/yosys/techmap.v:434$2356_Y_new_
.sym 22547 $abc$8301$techmap$techmap\ram.rx_from_ble.$procmux$829.$and$/usr/bin/../share/yosys/techmap.v:434$2356_Y_new_
.sym 22548 ram.from_ble[6]
.sym 22549 $abc$8301$new_n1160_
.sym 22553 $abc$8301$auto$rtlil.cc:1906:Mux$1478[10]
.sym 22555 $abc$8301$auto$rtlil.cc:1906:Mux$1478[11]
.sym 22557 $abc$8301$auto$simplemap.cc:309:simplemap_lut$1972_new_
.sym 22560 $abc$8301$new_n1687_
.sym 22561 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 22566 $abc$8301$auto$rtlil.cc:1906:Mux$1478[9]
.sym 22584 $abc$8301$auto$wreduce.cc:455:run$1331[6]
.sym 22588 $abc$8301$new_n1139_
.sym 22590 $abc$8301$auto$wreduce.cc:455:run$1331[0]
.sym 22591 $abc$8301$new_n1138_
.sym 22595 $PACKER_VCC_NET
.sym 22596 $abc$8301$auto$wreduce.cc:455:run$1331[4]
.sym 22603 $PACKER_VCC_NET
.sym 22604 $abc$8301$auto$wreduce.cc:455:run$1331[2]
.sym 22605 ram.rx_from_ble.data_index[1]
.sym 22607 $abc$8301$auto$alumacc.cc:491:replace_alu$1417[6]
.sym 22608 ram.rx_from_ble.clock_count[0]
.sym 22609 ram.rx_from_ble.data_index[0]
.sym 22610 $abc$8301$auto$wreduce.cc:455:run$1331[5]
.sym 22611 ram.rx_from_ble.data_index[2]
.sym 22614 $abc$8301$auto$wreduce.cc:455:run$1331[3]
.sym 22617 $abc$8301$auto$wreduce.cc:455:run$1331[0]
.sym 22618 $abc$8301$new_n1138_
.sym 22619 $abc$8301$new_n1139_
.sym 22623 $abc$8301$auto$alumacc.cc:491:replace_alu$1417[6]
.sym 22624 ram.rx_from_ble.data_index[0]
.sym 22625 ram.rx_from_ble.data_index[1]
.sym 22626 ram.rx_from_ble.data_index[2]
.sym 22629 $abc$8301$auto$wreduce.cc:455:run$1331[2]
.sym 22632 $abc$8301$new_n1138_
.sym 22635 $abc$8301$new_n1138_
.sym 22637 $abc$8301$auto$wreduce.cc:455:run$1331[3]
.sym 22641 $abc$8301$auto$wreduce.cc:455:run$1331[6]
.sym 22642 $abc$8301$new_n1138_
.sym 22647 $abc$8301$new_n1138_
.sym 22648 $abc$8301$new_n1139_
.sym 22649 $abc$8301$auto$wreduce.cc:455:run$1331[4]
.sym 22654 $PACKER_VCC_NET
.sym 22656 ram.rx_from_ble.clock_count[0]
.sym 22659 $abc$8301$new_n1138_
.sym 22660 $abc$8301$new_n1139_
.sym 22661 $abc$8301$auto$wreduce.cc:455:run$1331[5]
.sym 22663 $PACKER_VCC_NET
.sym 22664 i_clk$SB_IO_IN_$glb_clk
.sym 22677 $abc$8301$auto$alumacc.cc:491:replace_alu$1417[6]
.sym 22680 $abc$8301$auto$rtlil.cc:1906:Mux$1478[13]
.sym 22682 $abc$8301$auto$wreduce.cc:455:run$1331[6]
.sym 22689 ram.from_ble[0]
.sym 22693 $abc$8301$auto$ice40_ffinit.cc:141:execute$8027
.sym 22697 $PACKER_VCC_NET
.sym 22698 $abc$8301$new_n1129_
.sym 22699 ram.rx_from_ble.data_index[1]
.sym 22704 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6505
.sym 22705 ram.rx_from_ble.data_index[2]
.sym 22714 ram.rx_from_ble.state[0]
.sym 22717 $PACKER_VCC_NET
.sym 22730 ram.rx_from_ble.data_index[0]
.sym 22733 ram.from_ble[6]
.sym 22747 $abc$8301$new_n1129_
.sym 22750 ram.rx_from_ble.clock_count[1]
.sym 22753 ram.rx_from_ble.clock_count[1]
.sym 22754 ram.rx_from_ble.clock_count[5]
.sym 22755 ram.rx_from_ble.clock_count[0]
.sym 22757 ram.rx_from_ble.clock_count[2]
.sym 22758 ram.rx_from_ble.clock_count[3]
.sym 22759 ram.rx_from_ble.clock_count[6]
.sym 22760 ram.rx_from_ble.clock_count[4]
.sym 22762 $abc$8301$new_n1138_
.sym 22765 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$3010[0]_new_inv_
.sym 22766 ram.rx_from_ble.state[1]
.sym 22767 $abc$8301$new_n1139_
.sym 22768 $abc$8301$techmap\ram.rx_from_ble.$procmux$959_Y[1]_new_
.sym 22769 ram.rx_from_ble.state[0]
.sym 22770 $abc$8301$auto$alumacc.cc:491:replace_alu$1417[6]
.sym 22772 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3004_new_inv_
.sym 22774 $PACKER_VCC_NET
.sym 22778 $abc$8301$auto$ice40_ffinit.cc:141:execute$8027
.sym 22781 $abc$8301$techmap\ram.rx_from_ble.$procmux$959_Y[1]_new_
.sym 22782 ram.rx_from_ble.state[0]
.sym 22783 ram.rx_from_ble.state[1]
.sym 22786 ram.rx_from_ble.clock_count[6]
.sym 22787 ram.rx_from_ble.clock_count[4]
.sym 22788 ram.rx_from_ble.clock_count[5]
.sym 22789 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$3010[0]_new_inv_
.sym 22792 ram.rx_from_ble.clock_count[3]
.sym 22793 ram.rx_from_ble.clock_count[0]
.sym 22794 ram.rx_from_ble.clock_count[1]
.sym 22795 ram.rx_from_ble.clock_count[2]
.sym 22798 ram.rx_from_ble.clock_count[1]
.sym 22799 $abc$8301$new_n1138_
.sym 22800 ram.rx_from_ble.clock_count[0]
.sym 22801 $abc$8301$new_n1139_
.sym 22804 $abc$8301$new_n1129_
.sym 22806 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3004_new_inv_
.sym 22811 $abc$8301$auto$ice40_ffinit.cc:141:execute$8027
.sym 22813 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3004_new_inv_
.sym 22818 ram.rx_from_ble.state[0]
.sym 22819 ram.rx_from_ble.state[1]
.sym 22822 $abc$8301$auto$alumacc.cc:491:replace_alu$1417[6]
.sym 22823 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3004_new_inv_
.sym 22824 ram.rx_from_ble.state[1]
.sym 22825 ram.rx_from_ble.state[0]
.sym 22826 $PACKER_VCC_NET
.sym 22827 i_clk$SB_IO_IN_$glb_clk
.sym 22829 $abc$8301$new_n1132_
.sym 22832 ram.rx_from_ble.state[1]
.sym 22833 $abc$8301$auto$rtlil.cc:1969:NotGate$8199
.sym 22836 $abc$8301$auto$rtlil.cc:1969:NotGate$8199
.sym 22839 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[64]_new_
.sym 22855 $PACKER_VCC_NET
.sym 22857 $abc$8301$auto$simplemap.cc:309:simplemap_lut$3031_new_inv_
.sym 22862 $abc$8301$auto$simplemap.cc:309:simplemap_lut$1972_new_
.sym 22863 $abc$8301$auto$alumacc.cc:491:replace_alu$1417[6]
.sym 22864 dat[0]
.sym 22870 $abc$8301$auto$wreduce.cc:455:run$1336[5]
.sym 22876 $abc$8301$auto$wreduce.cc:455:run$1336[2]
.sym 22877 $abc$8301$new_n1138_
.sym 22881 ram.rx_from_ble.state[0]
.sym 22882 $abc$8301$auto$wreduce.cc:455:run$1336[6]
.sym 22884 $abc$8301$auto$wreduce.cc:455:run$1336[4]
.sym 22885 $abc$8301$auto$alumacc.cc:491:replace_alu$1399[6]
.sym 22886 tx_to_ble.clock_count[0]
.sym 22890 $abc$8301$auto$rtlil.cc:1969:NotGate$8037
.sym 22892 $abc$8301$auto$wreduce.cc:455:run$1336[3]
.sym 22897 $abc$8301$auto$wreduce.cc:455:run$1336[0]
.sym 22900 $abc$8301$auto$ice40_ffinit.cc:141:execute$8027
.sym 22901 $PACKER_VCC_NET
.sym 22903 $abc$8301$auto$alumacc.cc:491:replace_alu$1399[6]
.sym 22905 $abc$8301$auto$wreduce.cc:455:run$1336[0]
.sym 22909 $abc$8301$auto$wreduce.cc:455:run$1336[4]
.sym 22912 $abc$8301$auto$alumacc.cc:491:replace_alu$1399[6]
.sym 22915 $abc$8301$auto$alumacc.cc:491:replace_alu$1399[6]
.sym 22917 $abc$8301$auto$wreduce.cc:455:run$1336[3]
.sym 22922 tx_to_ble.clock_count[0]
.sym 22924 $PACKER_VCC_NET
.sym 22927 $abc$8301$auto$alumacc.cc:491:replace_alu$1399[6]
.sym 22929 $abc$8301$auto$wreduce.cc:455:run$1336[5]
.sym 22934 $abc$8301$auto$wreduce.cc:455:run$1336[2]
.sym 22936 $abc$8301$auto$alumacc.cc:491:replace_alu$1399[6]
.sym 22939 $abc$8301$auto$alumacc.cc:491:replace_alu$1399[6]
.sym 22942 $abc$8301$auto$wreduce.cc:455:run$1336[6]
.sym 22945 $abc$8301$new_n1138_
.sym 22947 $abc$8301$auto$ice40_ffinit.cc:141:execute$8027
.sym 22948 ram.rx_from_ble.state[0]
.sym 22950 i_clk$SB_IO_IN_$glb_clk
.sym 22951 $abc$8301$auto$rtlil.cc:1969:NotGate$8037
.sym 22954 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6505
.sym 22955 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6046
.sym 22956 $abc$8301$auto$rtlil.cc:1969:NotGate$8037
.sym 22957 tx_to_ble.clock_count[1]
.sym 22959 $PACKER_VCC_NET
.sym 22963 $abc$8301$new_n1918_
.sym 22970 $abc$8301$auto$wreduce.cc:455:run$1336[6]
.sym 22977 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6505
.sym 22978 ram.rx_from_ble.state[1]
.sym 22979 $abc$8301$auto$rtlil.cc:1969:NotGate$8037
.sym 22981 $abc$8301$new_n1129_
.sym 22982 wb_mem_rdt[6]
.sym 22983 tx_to_ble.state[1]
.sym 22984 ram.rx_from_ble.data_index[1]
.sym 22987 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[50]_new_
.sym 22993 tx_to_ble.clock_count[0]
.sym 22994 tx_to_ble.clock_count[4]
.sym 22995 tx_to_ble.clock_count[3]
.sym 22997 tx_to_ble.clock_count[5]
.sym 22999 tx_to_ble.clock_count[6]
.sym 23006 tx_to_ble.clock_count[2]
.sym 23016 $PACKER_VCC_NET
.sym 23022 tx_to_ble.clock_count[1]
.sym 23024 $PACKER_VCC_NET
.sym 23025 $nextpnr_ICESTORM_LC_3$O
.sym 23028 tx_to_ble.clock_count[0]
.sym 23031 $auto$alumacc.cc:474:replace_alu$1397.C[2]
.sym 23033 tx_to_ble.clock_count[1]
.sym 23037 $auto$alumacc.cc:474:replace_alu$1397.C[3]
.sym 23040 tx_to_ble.clock_count[2]
.sym 23043 $auto$alumacc.cc:474:replace_alu$1397.C[4]
.sym 23045 tx_to_ble.clock_count[3]
.sym 23046 $PACKER_VCC_NET
.sym 23049 $auto$alumacc.cc:474:replace_alu$1397.C[5]
.sym 23051 tx_to_ble.clock_count[4]
.sym 23052 $PACKER_VCC_NET
.sym 23055 $auto$alumacc.cc:474:replace_alu$1397.C[6]
.sym 23057 tx_to_ble.clock_count[5]
.sym 23061 $nextpnr_ICESTORM_LC_4$I3
.sym 23064 tx_to_ble.clock_count[6]
.sym 23067 $nextpnr_ICESTORM_LC_4$COUT
.sym 23069 $PACKER_VCC_NET
.sym 23071 $nextpnr_ICESTORM_LC_4$I3
.sym 23075 $PACKER_VCC_NET
.sym 23076 ram.from_ble[1]
.sym 23077 $abc$8301$techmap\ram.rx_from_ble.$procmux$952_Y[0]_new_
.sym 23078 $abc$8301$new_n1155_
.sym 23079 $abc$8301$techmap$techmap\ram.rx_from_ble.$procmux$889.$and$/usr/bin/../share/yosys/techmap.v:434$2356_Y_new_
.sym 23080 ram.from_ble[7]
.sym 23081 o_data$SB_IO_OUT
.sym 23082 $abc$8301$new_n1136_
.sym 23092 $PACKER_VCC_NET
.sym 23100 ram.rx_from_ble.state[0]
.sym 23104 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 23106 $abc$8301$new_n996_
.sym 23109 $PACKER_VCC_NET
.sym 23110 $abc$8301$auto$alumacc.cc:491:replace_alu$1399[6]
.sym 23111 $nextpnr_ICESTORM_LC_4$COUT
.sym 23116 $0\tx_active[0:0]
.sym 23119 ram.from_ble[0]
.sym 23121 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[2]
.sym 23122 ram.rx_from_ble.state[0]
.sym 23123 $PACKER_VCC_NET
.sym 23126 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 23128 tx_to_ble.state[0]
.sym 23129 $abc$8301$auto$simplemap.cc:309:simplemap_lut$3031_new_inv_
.sym 23132 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$2033_new_inv_
.sym 23133 $abc$8301$ram.we[1]_new_
.sym 23134 dat[0]
.sym 23138 ram.rx_from_ble.state[1]
.sym 23143 tx_to_ble.state[1]
.sym 23147 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 23149 $abc$8301$auto$simplemap.cc:309:simplemap_lut$3031_new_inv_
.sym 23150 tx_to_ble.state[0]
.sym 23151 tx_to_ble.state[1]
.sym 23152 $nextpnr_ICESTORM_LC_4$COUT
.sym 23156 $0\tx_active[0:0]
.sym 23161 dat[0]
.sym 23163 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 23164 ram.from_ble[0]
.sym 23167 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 23169 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[2]
.sym 23174 $PACKER_VCC_NET
.sym 23180 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$2033_new_inv_
.sym 23181 $abc$8301$ram.we[1]_new_
.sym 23185 ram.rx_from_ble.state[0]
.sym 23187 ram.rx_from_ble.state[1]
.sym 23191 tx_to_ble.state[0]
.sym 23192 tx_to_ble.state[1]
.sym 23196 wb_clk_$glb_clk
.sym 23198 $abc$8301$auto$ice40_ffinit.cc:141:execute$7963
.sym 23199 $abc$8301$techmap$techmap\tx_to_ble.$procmux$1128.$and$/usr/bin/../share/yosys/techmap.v:434$2403_Y[1]_new_
.sym 23200 $abc$8301$auto$ice40_ffinit.cc:141:execute$7983
.sym 23201 $abc$8301$new_n1010_
.sym 23202 $abc$8301$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.buffer[0]_new_inv_
.sym 23203 $abc$8301$auto$ice40_ffinit.cc:141:execute$7971
.sym 23204 $abc$8301$auto$ice40_ffinit.cc:141:execute$7943
.sym 23205 $abc$8301$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.$4\buffer[7:0][0]_new_inv_
.sym 23209 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[27]
.sym 23210 $abc$8301$auto$ice40_ffinit.cc:141:execute$8027
.sym 23217 $PACKER_VCC_NET
.sym 23222 $abc$8301$techmap\ram.rx_from_ble.$procmux$952_Y[0]_new_
.sym 23225 tx_to_ble.data_index[1]
.sym 23226 ram.rx_from_ble.state[0]
.sym 23227 $abc$8301$auto$alumacc.cc:491:replace_alu$1399[6]
.sym 23228 ram.from_ble[7]
.sym 23229 tx_to_ble.data_index[0]
.sym 23230 ram.from_ble[6]
.sym 23231 ram.rx_from_ble.data_index[0]
.sym 23233 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 23239 $abc$8301$techmap$techmap\tx_to_ble.$procmux$1128.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$2404_Y_new_inv_
.sym 23240 ram.from_ble[1]
.sym 23242 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[6]_new_inv_
.sym 23243 tx_to_ble.state[0]
.sym 23245 $abc$8301$auto$alumacc.cc:491:replace_alu$1399[6]
.sym 23246 $abc$8301$auto$rtlil.cc:1969:NotGate$8037
.sym 23247 $abc$8301$adr[22]_new_inv_
.sym 23248 tx_active
.sym 23249 $abc$8301$techmap\ram.rx_from_ble.$procmux$952_Y[0]_new_
.sym 23250 dat[1]
.sym 23251 $abc$8301$new_n1858_
.sym 23252 $abc$8301$adr[20]_new_inv_
.sym 23253 tx_to_ble.state[1]
.sym 23254 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[0]_new_inv_
.sym 23256 $abc$8301$new_n1687_
.sym 23257 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 23259 $abc$8301$auto$simplemap.cc:309:simplemap_lut$1972_new_
.sym 23263 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[0]
.sym 23264 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 23267 $abc$8301$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.buffer[0]_new_inv_
.sym 23269 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[6]
.sym 23272 $abc$8301$adr[20]_new_inv_
.sym 23273 $abc$8301$new_n1858_
.sym 23275 $abc$8301$adr[22]_new_inv_
.sym 23278 tx_to_ble.state[1]
.sym 23279 $abc$8301$auto$alumacc.cc:491:replace_alu$1399[6]
.sym 23281 tx_to_ble.state[0]
.sym 23284 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 23285 ram.from_ble[1]
.sym 23286 dat[1]
.sym 23290 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[6]
.sym 23291 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 23292 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[6]_new_inv_
.sym 23296 tx_active
.sym 23297 $abc$8301$auto$rtlil.cc:1969:NotGate$8037
.sym 23298 $abc$8301$techmap$techmap\tx_to_ble.$procmux$1128.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$2404_Y_new_inv_
.sym 23302 $abc$8301$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.buffer[0]_new_inv_
.sym 23303 tx_to_ble.state[0]
.sym 23304 tx_to_ble.state[1]
.sym 23308 $abc$8301$auto$simplemap.cc:309:simplemap_lut$1972_new_
.sym 23309 $abc$8301$techmap\ram.rx_from_ble.$procmux$952_Y[0]_new_
.sym 23311 $abc$8301$new_n1687_
.sym 23314 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[0]
.sym 23315 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[0]_new_inv_
.sym 23317 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 23319 i_clk$SB_IO_IN_$glb_clk
.sym 23321 $abc$8301$new_n1847_
.sym 23322 $abc$8301$auto$ice40_ffinit.cc:141:execute$7979
.sym 23323 $abc$8301$auto$ice40_ffinit.cc:141:execute$7967
.sym 23324 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6076
.sym 23325 $abc$8301$auto$ice40_ffinit.cc:141:execute$7959
.sym 23326 $abc$8301$new_n1783_
.sym 23327 $abc$8301$new_n1009_
.sym 23328 $abc$8301$auto$ice40_ffinit.cc:141:execute$7975
.sym 23332 $abc$8301$auto$rtlil.cc:1906:Mux$1478[10]
.sym 23333 q$SB_IO_OUT
.sym 23336 dat[1]
.sym 23338 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[6]_new_inv_
.sym 23342 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[0]_new_inv_
.sym 23345 $PACKER_VCC_NET
.sym 23346 dat[6]
.sym 23347 tx_to_ble.data_index[2]
.sym 23348 $abc$8301$auto$simplemap.cc:309:simplemap_lut$3031_new_inv_
.sym 23349 ram.rx_from_ble.data_index[2]
.sym 23350 tx_to_ble.state[0]
.sym 23351 $abc$8301$ram.we[1]_new_
.sym 23352 $abc$8301$auto$rtlil.cc:1906:Mux$1478[7]
.sym 23353 $abc$8301$auto$wreduce.cc:455:run$1332[2]
.sym 23354 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[15]
.sym 23355 $abc$8301$auto$simplemap.cc:309:simplemap_lut$1972_new_
.sym 23356 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[1]
.sym 23362 wb_mem_rdt[4]
.sym 23365 wb_mem_rdt[6]
.sym 23366 wb_mem_rdt[7]
.sym 23369 wb_mem_rdt[0]
.sym 23370 wb_mem_rdt[2]
.sym 23372 wb_mem_rdt[3]
.sym 23373 $0\tx_active[0:0]
.sym 23378 wb_mem_rdt[1]
.sym 23390 wb_mem_rdt[5]
.sym 23395 wb_mem_rdt[4]
.sym 23401 wb_mem_rdt[5]
.sym 23407 wb_mem_rdt[1]
.sym 23415 wb_mem_rdt[6]
.sym 23420 wb_mem_rdt[0]
.sym 23425 wb_mem_rdt[2]
.sym 23433 wb_mem_rdt[7]
.sym 23437 wb_mem_rdt[3]
.sym 23441 $0\tx_active[0:0]
.sym 23442 wb_clk_$glb_clk
.sym 23444 ram.rx_from_ble.data_index[2]
.sym 23445 $abc$8301$new_n1780_
.sym 23446 $abc$8301$auto$dff2dffe.cc:175:make_patterns_logic$5982
.sym 23447 $abc$8301$auto$wreduce.cc:455:run$1332[0]
.sym 23448 ram.rx_from_ble.data_index[0]
.sym 23449 ram.my_adr[1]
.sym 23450 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6553
.sym 23451 ram.rx_from_ble.data_index[1]
.sym 23454 $abc$8301$auto$rtlil.cc:1906:Mux$1478[11]
.sym 23459 $0\tx_active[0:0]
.sym 23460 data_to_ble[5]
.sym 23468 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[50]_new_
.sym 23469 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[12]
.sym 23470 wb_mem_rdt[1]
.sym 23471 tx_to_ble.data_index[2]
.sym 23472 $abc$8301$auto$rtlil.cc:1969:NotGate$8037
.sym 23474 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[17]
.sym 23475 ram.rx_from_ble.data_index[1]
.sym 23476 $abc$8301$auto$rtlil.cc:1906:Mux$1478[10]
.sym 23477 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6505
.sym 23478 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 23479 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 23485 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[2]
.sym 23489 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[3]
.sym 23492 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[2]_new_inv_
.sym 23493 $techmap\ram.$0\my_adr[31:0][7]
.sym 23495 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[7]
.sym 23500 ram.from_ble[7]
.sym 23502 ram.from_ble[6]
.sym 23503 ram.rx_done
.sym 23505 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 23506 dat[6]
.sym 23507 $abc$8301$auto$simplemap.cc:168:logic_reduce$2295_new_inv_
.sym 23508 dat[7]
.sym 23509 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[3]_new_inv_
.sym 23510 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 23511 $abc$8301$ram.we[1]_new_
.sym 23513 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 23514 ram.my_adr[1]
.sym 23518 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[2]
.sym 23519 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[2]_new_inv_
.sym 23520 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 23524 dat[7]
.sym 23525 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 23527 ram.from_ble[7]
.sym 23530 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 23532 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[3]
.sym 23533 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[3]_new_inv_
.sym 23539 ram.my_adr[1]
.sym 23542 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 23543 dat[6]
.sym 23545 ram.from_ble[6]
.sym 23548 $abc$8301$ram.we[1]_new_
.sym 23551 $abc$8301$auto$simplemap.cc:168:logic_reduce$2295_new_inv_
.sym 23555 $techmap\ram.$0\my_adr[31:0][7]
.sym 23560 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[7]
.sym 23562 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 23564 ram.rx_done
.sym 23565 wb_clk_$glb_clk
.sym 23567 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[25]
.sym 23569 ram.rx_done
.sym 23570 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6571
.sym 23571 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[15]
.sym 23573 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6571
.sym 23574 wb_mem_rdt[1]
.sym 23577 $abc$8301$new_n1481_
.sym 23580 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6553
.sym 23583 $abc$8301$auto$rtlil.cc:1906:Mux$1478[7]
.sym 23588 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6553
.sym 23589 $abc$8301$auto$rtlil.cc:1906:Mux$1478[6]
.sym 23591 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 23592 ram.rx_from_ble.state[0]
.sym 23593 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 23594 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[26]
.sym 23595 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[3]_new_inv_
.sym 23596 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 23597 $PACKER_VCC_NET
.sym 23598 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[7]
.sym 23599 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 23600 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6058
.sym 23601 $PACKER_VCC_NET
.sym 23602 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[55]_new_
.sym 23608 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 23609 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[1]
.sym 23611 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 23612 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[2]
.sym 23613 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[2]
.sym 23615 servant.wb_timer_rdt[0]
.sym 23616 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[0]
.sym 23617 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 23618 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[2]
.sym 23619 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[1]
.sym 23620 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[6]
.sym 23621 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[0]
.sym 23622 servant.timer.mtimecmp[0]
.sym 23625 $abc$8301$new_n1252_
.sym 23627 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 23628 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[50]_new_
.sym 23629 $abc$8301$new_n1251_
.sym 23630 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[18]_new_
.sym 23631 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 23632 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[10]
.sym 23633 servant.wb_timer_rdt[15]
.sym 23634 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[10]
.sym 23635 servant.timer.mtimecmp[15]
.sym 23637 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[2]
.sym 23638 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 23639 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 23641 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 23642 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 23643 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[0]
.sym 23644 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[0]
.sym 23647 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[2]
.sym 23648 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 23649 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 23650 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[2]
.sym 23653 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[1]
.sym 23654 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[1]
.sym 23655 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 23656 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 23659 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[10]
.sym 23660 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 23661 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[10]
.sym 23662 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 23666 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[6]
.sym 23667 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 23671 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[2]
.sym 23672 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[2]
.sym 23673 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 23674 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 23677 servant.timer.mtimecmp[15]
.sym 23678 servant.wb_timer_rdt[0]
.sym 23679 servant.wb_timer_rdt[15]
.sym 23680 servant.timer.mtimecmp[0]
.sym 23683 $abc$8301$new_n1251_
.sym 23684 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[50]_new_
.sym 23685 $abc$8301$new_n1252_
.sym 23686 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[18]_new_
.sym 23690 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[1]_new_inv_
.sym 23692 tx_to_ble.state[1]
.sym 23693 servant.timer.mtimecmp[15]
.sym 23694 $PACKER_GND_NET
.sym 23703 wb_rst
.sym 23707 wb_mem_rdt[1]
.sym 23710 servant.timer.mtimecmp[0]
.sym 23711 servant.wb_timer_rdt[0]
.sym 23714 $PACKER_VCC_NET
.sym 23715 $PACKER_GND_NET
.sym 23716 $abc$8301$auto$rtlil.cc:1906:Mux$1478[13]
.sym 23717 servant.timer.mtimecmp[29]
.sym 23718 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[16]_new_
.sym 23719 $abc$8301$auto$alumacc.cc:491:replace_alu$1399[6]
.sym 23721 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[30]
.sym 23722 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 23723 servant.timer.mtimecmp[26]
.sym 23724 tx_to_ble.data_index[1]
.sym 23725 tx_to_ble.data_index[0]
.sym 23732 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 23733 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[4]
.sym 23735 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 23736 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[16]_new_
.sym 23737 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[1]
.sym 23738 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[22]_new_
.sym 23739 $abc$8301$new_n1240_
.sym 23740 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[0]
.sym 23741 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[6]
.sym 23742 $abc$8301$auto$rtlil.cc:1874:Eq$1484
.sym 23743 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[54]_new_
.sym 23744 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[6]
.sym 23746 $abc$8301$new_n1276_
.sym 23747 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[0]
.sym 23748 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[1]
.sym 23749 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4660[1]_new_inv_
.sym 23751 $abc$8301$new_n1275_
.sym 23753 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[6]
.sym 23755 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 23756 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[64]_new_
.sym 23758 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 23759 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 23761 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[6]
.sym 23762 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 23764 $abc$8301$auto$rtlil.cc:1874:Eq$1484
.sym 23770 $abc$8301$new_n1240_
.sym 23771 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4660[1]_new_inv_
.sym 23772 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[16]_new_
.sym 23773 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[64]_new_
.sym 23776 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[0]
.sym 23777 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 23778 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[0]
.sym 23779 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 23782 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 23783 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[4]
.sym 23788 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 23789 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[6]
.sym 23790 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[6]
.sym 23791 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 23794 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[54]_new_
.sym 23795 $abc$8301$new_n1275_
.sym 23796 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[22]_new_
.sym 23797 $abc$8301$new_n1276_
.sym 23800 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 23801 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 23802 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[1]
.sym 23803 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[1]
.sym 23806 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[6]
.sym 23807 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[6]
.sym 23808 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 23809 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 23811 wb_clk_$glb_clk
.sym 23813 $abc$8301$auto$simplemap.cc:309:simplemap_lut$2082_new_
.sym 23814 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[26]
.sym 23815 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[65]_new_
.sym 23816 tx_to_ble.data_index[1]
.sym 23817 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6058
.sym 23818 $abc$8301$auto$simplemap.cc:309:simplemap_lut$3031_new_inv_
.sym 23819 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[29]
.sym 23820 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[17]_new_
.sym 23829 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[6]
.sym 23831 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 23832 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[6]
.sym 23835 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6490
.sym 23836 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 23838 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 23839 tx_to_ble.data_index[2]
.sym 23840 $abc$8301$auto$simplemap.cc:309:simplemap_lut$3031_new_inv_
.sym 23841 servant.wb_timer_rdt[22]
.sym 23842 $PACKER_VCC_NET
.sym 23843 tx_to_ble.state[0]
.sym 23847 servant.wb_timer_rdt[17]
.sym 23854 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 23855 $abc$8301$new_n1281_
.sym 23856 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[23]_new_
.sym 23857 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[3]
.sym 23859 $abc$8301$new_n1282_
.sym 23860 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 23861 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[7]
.sym 23862 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 23864 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[3]
.sym 23865 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[3]
.sym 23866 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[7]
.sym 23867 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[19]_new_
.sym 23868 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[7]
.sym 23869 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[7]
.sym 23870 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4684[2]_new_inv_
.sym 23871 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[3]
.sym 23872 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[55]_new_
.sym 23874 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 23876 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 23877 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[7]
.sym 23879 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 23880 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[51]_new_
.sym 23881 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[7]_new_inv_
.sym 23882 $abc$8301$new_n1258_
.sym 23884 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 23885 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[3]
.sym 23887 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[3]
.sym 23888 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[3]
.sym 23889 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 23890 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 23893 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[7]
.sym 23894 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[7]
.sym 23895 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 23896 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 23899 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 23902 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[3]
.sym 23905 $abc$8301$new_n1282_
.sym 23906 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[23]_new_
.sym 23907 $abc$8301$new_n1281_
.sym 23908 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[55]_new_
.sym 23911 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[3]
.sym 23912 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 23913 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 23914 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[3]
.sym 23917 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[7]
.sym 23918 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 23919 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[7]
.sym 23920 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 23923 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[7]_new_inv_
.sym 23924 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[7]
.sym 23925 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 23929 $abc$8301$new_n1258_
.sym 23930 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4684[2]_new_inv_
.sym 23931 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[51]_new_
.sym 23932 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[19]_new_
.sym 23938 $abc$8301$auto$wreduce.cc:455:run$1337[2]
.sym 23939 $abc$8301$auto$wreduce.cc:455:run$1337[0]
.sym 23940 $abc$8301$techmap\tx_to_ble.$procmux$1120_Y[0]_new_inv_
.sym 23941 tx_to_ble.data_index[0]
.sym 23942 $abc$8301$techmap\tx_to_ble.$procmux$1120_Y[2]_new_inv_
.sym 23943 tx_to_ble.data_index[2]
.sym 23949 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[29]
.sym 23951 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[1]
.sym 23952 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[23]_new_
.sym 23955 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[19]_new_
.sym 23960 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[23]
.sym 23963 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 23964 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6058
.sym 23965 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 23966 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[17]
.sym 23967 tx_to_ble.data_index[2]
.sym 23968 $abc$8301$auto$rtlil.cc:1906:Mux$1478[10]
.sym 23969 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 23970 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6058
.sym 23971 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 23978 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 23985 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[8]
.sym 23986 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[10]
.sym 23987 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 23988 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[13]
.sym 23990 dat[13]
.sym 23995 $abc$8301$auto$rtlil.cc:1874:Eq$1523
.sym 23997 dat[11]
.sym 24000 dat[15]
.sym 24002 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[8]
.sym 24003 dat[9]
.sym 24006 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 24007 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 24011 dat[9]
.sym 24013 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 24018 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 24019 dat[13]
.sym 24022 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 24023 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 24024 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[8]
.sym 24025 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[8]
.sym 24029 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[13]
.sym 24030 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 24036 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[10]
.sym 24037 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 24040 dat[15]
.sym 24042 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 24048 $abc$8301$auto$rtlil.cc:1874:Eq$1523
.sym 24054 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 24055 dat[11]
.sym 24057 wb_clk_$glb_clk
.sym 24059 $abc$8301$new_n1919_
.sym 24060 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[17]
.sym 24061 servant.timer.mtimecmp[25]
.sym 24062 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[30]
.sym 24063 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[11]
.sym 24064 $abc$8301$new_n1080_
.sym 24065 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[23]
.sym 24066 $abc$8301$new_n1079_
.sym 24073 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 24074 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[13]
.sym 24075 $abc$8301$auto$rtlil.cc:1906:Mux$1478[13]
.sym 24084 servant.wb_timer_rdt[11]
.sym 24085 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 24086 dat[15]
.sym 24088 dat[30]
.sym 24089 dat[29]
.sym 24090 dat[17]
.sym 24091 $abc$8301$new_n1923_
.sym 24092 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 24093 $PACKER_VCC_NET
.sym 24094 $abc$8301$new_n1082_
.sym 24100 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[0]
.sym 24101 servant.timer.mtimecmp[25]
.sym 24102 $abc$8301$new_n1923_
.sym 24103 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 24104 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[58]_new_
.sym 24106 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[10]
.sym 24108 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[10]_new_inv_
.sym 24109 servant.wb_timer_rdt[25]
.sym 24110 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[26]_new_
.sym 24111 dat[22]
.sym 24112 servant.timer.mtimecmp[22]
.sym 24113 servant.wb_timer_rdt[22]
.sym 24114 $abc$8301$new_n1480_
.sym 24117 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 24118 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[10]
.sym 24120 $abc$8301$new_n1918_
.sym 24122 $abc$8301$new_n1481_
.sym 24123 $abc$8301$new_n1074_
.sym 24124 $abc$8301$new_n1919_
.sym 24126 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[10]
.sym 24131 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 24133 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[58]_new_
.sym 24134 $abc$8301$new_n1480_
.sym 24135 $abc$8301$new_n1481_
.sym 24136 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[26]_new_
.sym 24140 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[0]
.sym 24142 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 24145 $abc$8301$new_n1923_
.sym 24146 $abc$8301$new_n1074_
.sym 24147 $abc$8301$new_n1918_
.sym 24148 $abc$8301$new_n1919_
.sym 24151 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[10]_new_inv_
.sym 24152 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[10]
.sym 24153 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 24157 dat[22]
.sym 24165 servant.timer.mtimecmp[22]
.sym 24169 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[10]
.sym 24170 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[10]
.sym 24171 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 24172 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 24175 servant.timer.mtimecmp[22]
.sym 24176 servant.wb_timer_rdt[22]
.sym 24177 servant.timer.mtimecmp[25]
.sym 24178 servant.wb_timer_rdt[25]
.sym 24179 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6202_$glb_ce
.sym 24180 wb_clk_$glb_clk
.sym 24181 wb_rst_$glb_sr
.sym 24182 servant.timer.mtimecmp[11]
.sym 24183 servant.timer.mtimecmp[30]
.sym 24185 servant.timer.mtimecmp[13]
.sym 24186 servant.timer.mtimecmp[17]
.sym 24187 servant.timer.mtimecmp[23]
.sym 24188 servant.timer.mtimecmp[15]
.sym 24189 servant.timer.mtimecmp[29]
.sym 24194 servant.wb_timer_rdt[30]
.sym 24197 dat[25]
.sym 24201 servant.wb_timer_rdt[23]
.sym 24202 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[10]
.sym 24205 servant.timer.mtimecmp[25]
.sym 24207 servant.timer.mtimecmp[26]
.sym 24208 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[30]
.sym 24209 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[16]_new_
.sym 24211 $PACKER_VCC_NET
.sym 24213 servant.timer.mtimecmp[29]
.sym 24224 servant.wb_timer_rdt[10]
.sym 24226 servant.wb_timer_rdt[9]
.sym 24229 servant.timer.mtimecmp[26]
.sym 24230 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 24231 servant.wb_timer_rdt[15]
.sym 24233 dat[9]
.sym 24237 servant.wb_timer_rdt[13]
.sym 24238 servant.timer.mtimecmp[9]
.sym 24239 $abc$8301$new_n1084_
.sym 24241 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 24244 servant.timer.mtimecmp[10]
.sym 24245 servant.timer.mtimecmp[15]
.sym 24246 servant.wb_timer_rdt[26]
.sym 24248 $abc$8301$new_n1083_
.sym 24249 dat[10]
.sym 24250 servant.timer.mtimecmp[13]
.sym 24252 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[10]
.sym 24256 servant.timer.mtimecmp[26]
.sym 24257 servant.wb_timer_rdt[26]
.sym 24258 servant.timer.mtimecmp[15]
.sym 24259 servant.wb_timer_rdt[15]
.sym 24262 servant.wb_timer_rdt[13]
.sym 24263 servant.timer.mtimecmp[9]
.sym 24264 servant.wb_timer_rdt[9]
.sym 24265 servant.timer.mtimecmp[13]
.sym 24268 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[10]
.sym 24271 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 24274 servant.wb_timer_rdt[10]
.sym 24275 $abc$8301$new_n1084_
.sym 24276 servant.timer.mtimecmp[10]
.sym 24277 $abc$8301$new_n1083_
.sym 24280 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 24281 dat[10]
.sym 24288 dat[10]
.sym 24292 servant.timer.mtimecmp[13]
.sym 24300 dat[9]
.sym 24302 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6202_$glb_ce
.sym 24303 wb_clk_$glb_clk
.sym 24304 wb_rst_$glb_sr
.sym 24327 $abc$8301$auto$rtlil.cc:1906:Mux$1478[10]
.sym 24346 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[0]
.sym 24349 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[3]
.sym 24352 dat[26]
.sym 24354 servant.timer.mtimecmp[27]
.sym 24356 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[2]
.sym 24357 servant.wb_timer_rdt[27]
.sym 24359 servant.wb_timer_rdt[26]
.sym 24360 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[6]
.sym 24361 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[7]
.sym 24368 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 24376 servant.timer.mtimecmp[26]
.sym 24379 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 24380 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[3]
.sym 24386 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[7]
.sym 24388 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 24394 servant.timer.mtimecmp[27]
.sym 24397 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[6]
.sym 24400 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 24403 servant.wb_timer_rdt[26]
.sym 24404 servant.timer.mtimecmp[27]
.sym 24405 servant.wb_timer_rdt[27]
.sym 24406 servant.timer.mtimecmp[26]
.sym 24409 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[2]
.sym 24410 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 24417 dat[26]
.sym 24422 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[0]
.sym 24424 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 24425 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6202_$glb_ce
.sym 24426 wb_clk_$glb_clk
.sym 24427 wb_rst_$glb_sr
.sym 24478 dat[27]
.sym 24504 dat[27]
.sym 24548 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6202_$glb_ce
.sym 24549 wb_clk_$glb_clk
.sym 24550 wb_rst_$glb_sr
.sym 24658 ram.rx_from_ble.data_index[2]
.sym 24660 $abc$8301$auto$alumacc.cc:491:replace_alu$1417[6]
.sym 24665 $PACKER_VCC_NET
.sym 24667 tx_to_ble.state[1]
.sym 24685 ram.from_ble[0]
.sym 24686 $abc$8301$new_n1149_
.sym 24687 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6505
.sym 24690 ram.rx_from_ble.data_index[1]
.sym 24694 $abc$8301$new_n1163_
.sym 24695 ram.from_ble[4]
.sym 24696 $abc$8301$techmap$techmap\ram.rx_from_ble.$procmux$794.$and$/usr/bin/../share/yosys/techmap.v:434$2356_Y_new_
.sym 24697 $abc$8301$auto$ice40_ffinit.cc:141:execute$8027
.sym 24699 ram.from_ble[6]
.sym 24700 $abc$8301$auto$alumacc.cc:491:replace_alu$1417[6]
.sym 24701 $abc$8301$new_n1129_
.sym 24707 $abc$8301$auto$simplemap.cc:309:simplemap_lut$1972_new_
.sym 24708 ram.rx_from_ble.data_index[2]
.sym 24710 ram.rx_from_ble.data_index[0]
.sym 24713 $abc$8301$techmap$techmap\ram.rx_from_ble.$procmux$911.$and$/usr/bin/../share/yosys/techmap.v:434$2356_Y_new_
.sym 24714 $abc$8301$techmap$techmap\ram.rx_from_ble.$procmux$829.$and$/usr/bin/../share/yosys/techmap.v:434$2356_Y_new_
.sym 24716 $abc$8301$new_n1160_
.sym 24718 $abc$8301$new_n1129_
.sym 24719 $abc$8301$techmap$techmap\ram.rx_from_ble.$procmux$911.$and$/usr/bin/../share/yosys/techmap.v:434$2356_Y_new_
.sym 24720 ram.from_ble[0]
.sym 24724 ram.rx_from_ble.data_index[1]
.sym 24725 $abc$8301$auto$alumacc.cc:491:replace_alu$1417[6]
.sym 24726 ram.rx_from_ble.data_index[2]
.sym 24727 ram.rx_from_ble.data_index[0]
.sym 24730 $abc$8301$techmap$techmap\ram.rx_from_ble.$procmux$829.$and$/usr/bin/../share/yosys/techmap.v:434$2356_Y_new_
.sym 24732 $abc$8301$new_n1129_
.sym 24733 ram.from_ble[4]
.sym 24736 $abc$8301$auto$ice40_ffinit.cc:141:execute$8027
.sym 24737 $abc$8301$new_n1163_
.sym 24738 ram.from_ble[6]
.sym 24739 $abc$8301$auto$simplemap.cc:309:simplemap_lut$1972_new_
.sym 24742 ram.from_ble[0]
.sym 24743 $abc$8301$new_n1149_
.sym 24744 $abc$8301$auto$simplemap.cc:309:simplemap_lut$1972_new_
.sym 24745 $abc$8301$auto$ice40_ffinit.cc:141:execute$8027
.sym 24748 ram.from_ble[4]
.sym 24749 $abc$8301$auto$simplemap.cc:309:simplemap_lut$1972_new_
.sym 24750 $abc$8301$auto$ice40_ffinit.cc:141:execute$8027
.sym 24751 $abc$8301$new_n1160_
.sym 24754 $abc$8301$techmap$techmap\ram.rx_from_ble.$procmux$794.$and$/usr/bin/../share/yosys/techmap.v:434$2356_Y_new_
.sym 24755 ram.from_ble[6]
.sym 24756 $abc$8301$new_n1129_
.sym 24760 ram.rx_from_ble.data_index[1]
.sym 24761 ram.rx_from_ble.data_index[0]
.sym 24762 ram.rx_from_ble.data_index[2]
.sym 24763 $abc$8301$auto$alumacc.cc:491:replace_alu$1417[6]
.sym 24764 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6505
.sym 24765 i_clk$SB_IO_IN_$glb_clk
.sym 24855 ram.rx_from_ble.clock_count[1]
.sym 24868 ram.rx_from_ble.clock_count[0]
.sym 24870 ram.rx_from_ble.clock_count[2]
.sym 24871 ram.rx_from_ble.clock_count[3]
.sym 24872 ram.rx_from_ble.clock_count[6]
.sym 24873 ram.rx_from_ble.clock_count[4]
.sym 24874 $PACKER_VCC_NET
.sym 24875 ram.rx_from_ble.clock_count[5]
.sym 24884 $nextpnr_ICESTORM_LC_5$O
.sym 24887 ram.rx_from_ble.clock_count[0]
.sym 24890 $auto$alumacc.cc:474:replace_alu$1415.C[2]
.sym 24893 ram.rx_from_ble.clock_count[1]
.sym 24896 $auto$alumacc.cc:474:replace_alu$1415.C[3]
.sym 24899 ram.rx_from_ble.clock_count[2]
.sym 24902 $auto$alumacc.cc:474:replace_alu$1415.C[4]
.sym 24904 $PACKER_VCC_NET
.sym 24905 ram.rx_from_ble.clock_count[3]
.sym 24908 $auto$alumacc.cc:474:replace_alu$1415.C[5]
.sym 24910 ram.rx_from_ble.clock_count[4]
.sym 24911 $PACKER_VCC_NET
.sym 24914 $auto$alumacc.cc:474:replace_alu$1415.C[6]
.sym 24917 ram.rx_from_ble.clock_count[5]
.sym 24920 $nextpnr_ICESTORM_LC_6$I3
.sym 24923 ram.rx_from_ble.clock_count[6]
.sym 24926 $nextpnr_ICESTORM_LC_6$COUT
.sym 24928 $PACKER_VCC_NET
.sym 24930 $nextpnr_ICESTORM_LC_6$I3
.sym 24940 ram.rx_from_ble.state[1]
.sym 24946 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6505
.sym 25002 $nextpnr_ICESTORM_LC_6$COUT
.sym 25010 ram.rx_from_ble.state[0]
.sym 25011 $abc$8301$auto$rtlil.cc:1969:NotGate$8199
.sym 25016 ram.rx_from_ble.data_index[0]
.sym 25022 $abc$8301$auto$alumacc.cc:491:replace_alu$1417[6]
.sym 25026 ram.rx_from_ble.data_index[2]
.sym 25027 ram.rx_from_ble.data_index[1]
.sym 25028 $abc$8301$techmap\ram.rx_from_ble.$procmux$959_Y[1]_new_
.sym 25034 ram.rx_from_ble.state[1]
.sym 25038 $abc$8301$auto$rtlil.cc:1969:NotGate$8199
.sym 25040 ram.rx_from_ble.data_index[0]
.sym 25041 ram.rx_from_ble.data_index[2]
.sym 25042 ram.rx_from_ble.data_index[1]
.sym 25043 $nextpnr_ICESTORM_LC_6$COUT
.sym 25058 $abc$8301$techmap\ram.rx_from_ble.$procmux$959_Y[1]_new_
.sym 25059 ram.rx_from_ble.state[1]
.sym 25060 ram.rx_from_ble.state[0]
.sym 25061 $abc$8301$auto$alumacc.cc:491:replace_alu$1417[6]
.sym 25064 $abc$8301$auto$rtlil.cc:1969:NotGate$8199
.sym 25083 ram.rx_from_ble.state[1]
.sym 25084 ram.rx_from_ble.state[0]
.sym 25087 i_clk$SB_IO_IN_$glb_clk
.sym 25088 $abc$8301$auto$rtlil.cc:1969:NotGate$8199
.sym 25091 i_data$SB_IO_IN
.sym 25096 servant.timer.mtimecmp[25]
.sym 25103 $PACKER_VCC_NET
.sym 25166 $abc$8301$auto$rtlil.cc:1969:NotGate$8037
.sym 25173 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6046
.sym 25177 $abc$8301$auto$alumacc.cc:491:replace_alu$1399[6]
.sym 25183 tx_to_ble.clock_count[1]
.sym 25186 tx_to_ble.clock_count[0]
.sym 25192 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6505
.sym 25193 $abc$8301$auto$rtlil.cc:1969:NotGate$8037
.sym 25208 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6505
.sym 25214 $abc$8301$auto$alumacc.cc:491:replace_alu$1399[6]
.sym 25215 tx_to_ble.clock_count[0]
.sym 25216 $abc$8301$auto$rtlil.cc:1969:NotGate$8037
.sym 25221 $abc$8301$auto$rtlil.cc:1969:NotGate$8037
.sym 25225 tx_to_ble.clock_count[1]
.sym 25228 $abc$8301$auto$alumacc.cc:491:replace_alu$1399[6]
.sym 25241 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6046
.sym 25242 i_clk$SB_IO_IN_$glb_clk
.sym 25243 $abc$8301$auto$rtlil.cc:1969:NotGate$8037
.sym 25317 $abc$8301$auto$simplemap.cc:309:simplemap_lut$1972_new_
.sym 25318 $abc$8301$new_n1129_
.sym 25319 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6505
.sym 25321 ram.rx_from_ble.data_index[1]
.sym 25322 $abc$8301$auto$ice40_ffinit.cc:141:execute$8027
.sym 25324 $abc$8301$new_n1136_
.sym 25326 ram.from_ble[1]
.sym 25328 $abc$8301$auto$alumacc.cc:491:replace_alu$1417[6]
.sym 25330 ram.from_ble[7]
.sym 25332 $PACKER_VCC_NET
.sym 25338 ram.rx_from_ble.data_index[0]
.sym 25340 ram.rx_from_ble.data_index[2]
.sym 25343 $abc$8301$techmap\ram.rx_from_ble.$procmux$952_Y[0]_new_
.sym 25344 $abc$8301$new_n1155_
.sym 25345 $abc$8301$techmap$techmap\ram.rx_from_ble.$procmux$889.$and$/usr/bin/../share/yosys/techmap.v:434$2356_Y_new_
.sym 25346 $abc$8301$auto$ice40_ffinit.cc:141:execute$7987
.sym 25350 $PACKER_VCC_NET
.sym 25356 $abc$8301$new_n1129_
.sym 25357 ram.from_ble[1]
.sym 25358 $abc$8301$techmap$techmap\ram.rx_from_ble.$procmux$889.$and$/usr/bin/../share/yosys/techmap.v:434$2356_Y_new_
.sym 25362 $abc$8301$auto$alumacc.cc:491:replace_alu$1417[6]
.sym 25363 ram.rx_from_ble.data_index[0]
.sym 25364 ram.rx_from_ble.data_index[1]
.sym 25365 ram.rx_from_ble.data_index[2]
.sym 25368 $abc$8301$auto$ice40_ffinit.cc:141:execute$8027
.sym 25369 $abc$8301$auto$simplemap.cc:309:simplemap_lut$1972_new_
.sym 25370 $abc$8301$techmap\ram.rx_from_ble.$procmux$952_Y[0]_new_
.sym 25374 ram.from_ble[1]
.sym 25375 $abc$8301$auto$ice40_ffinit.cc:141:execute$8027
.sym 25376 $abc$8301$auto$simplemap.cc:309:simplemap_lut$1972_new_
.sym 25377 $abc$8301$new_n1136_
.sym 25380 $abc$8301$techmap\ram.rx_from_ble.$procmux$952_Y[0]_new_
.sym 25381 $abc$8301$new_n1155_
.sym 25382 $abc$8301$new_n1129_
.sym 25383 ram.from_ble[7]
.sym 25386 $abc$8301$auto$ice40_ffinit.cc:141:execute$7987
.sym 25392 ram.rx_from_ble.data_index[0]
.sym 25393 ram.rx_from_ble.data_index[1]
.sym 25394 ram.rx_from_ble.data_index[2]
.sym 25395 $abc$8301$auto$alumacc.cc:491:replace_alu$1417[6]
.sym 25396 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6505
.sym 25397 i_clk$SB_IO_IN_$glb_clk
.sym 25406 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[11]
.sym 25472 $abc$8301$new_n1847_
.sym 25473 $abc$8301$new_n996_
.sym 25474 $abc$8301$auto$ice40_ffinit.cc:141:execute$7983
.sym 25478 $abc$8301$new_n1009_
.sym 25479 $abc$8301$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.$4\buffer[7:0][0]_new_inv_
.sym 25482 tx_to_ble.data_index[2]
.sym 25483 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6076
.sym 25484 tx_to_ble.state[0]
.sym 25486 $abc$8301$auto$ice40_ffinit.cc:141:execute$7943
.sym 25487 $abc$8301$auto$alumacc.cc:491:replace_alu$1399[6]
.sym 25488 $abc$8301$auto$ice40_ffinit.cc:141:execute$7963
.sym 25491 $abc$8301$new_n1010_
.sym 25492 data_to_ble[0]
.sym 25494 tx_to_ble.data_index[0]
.sym 25495 data_to_ble[3]
.sym 25496 data_to_ble[4]
.sym 25497 $abc$8301$techmap$techmap\tx_to_ble.$procmux$1128.$and$/usr/bin/../share/yosys/techmap.v:434$2403_Y[1]_new_
.sym 25498 tx_to_ble.data_index[1]
.sym 25500 tx_to_ble.state[1]
.sym 25501 $abc$8301$auto$ice40_ffinit.cc:141:execute$7971
.sym 25502 data_to_ble[7]
.sym 25505 $abc$8301$auto$ice40_ffinit.cc:141:execute$7963
.sym 25506 $abc$8301$new_n996_
.sym 25507 $abc$8301$techmap$techmap\tx_to_ble.$procmux$1128.$and$/usr/bin/../share/yosys/techmap.v:434$2403_Y[1]_new_
.sym 25508 data_to_ble[3]
.sym 25511 tx_to_ble.state[1]
.sym 25512 $abc$8301$auto$alumacc.cc:491:replace_alu$1399[6]
.sym 25513 tx_to_ble.state[0]
.sym 25517 $abc$8301$auto$ice40_ffinit.cc:141:execute$7983
.sym 25518 $abc$8301$new_n996_
.sym 25519 $abc$8301$techmap$techmap\tx_to_ble.$procmux$1128.$and$/usr/bin/../share/yosys/techmap.v:434$2403_Y[1]_new_
.sym 25520 data_to_ble[7]
.sym 25523 tx_to_ble.data_index[1]
.sym 25524 $abc$8301$auto$ice40_ffinit.cc:141:execute$7963
.sym 25525 tx_to_ble.data_index[2]
.sym 25526 $abc$8301$auto$ice40_ffinit.cc:141:execute$7983
.sym 25529 tx_to_ble.data_index[0]
.sym 25530 $abc$8301$new_n1010_
.sym 25531 $abc$8301$new_n1009_
.sym 25532 $abc$8301$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.$4\buffer[7:0][0]_new_inv_
.sym 25535 data_to_ble[4]
.sym 25536 $abc$8301$techmap$techmap\tx_to_ble.$procmux$1128.$and$/usr/bin/../share/yosys/techmap.v:434$2403_Y[1]_new_
.sym 25537 $abc$8301$new_n996_
.sym 25538 $abc$8301$auto$ice40_ffinit.cc:141:execute$7971
.sym 25541 $abc$8301$techmap$techmap\tx_to_ble.$procmux$1128.$and$/usr/bin/../share/yosys/techmap.v:434$2403_Y[1]_new_
.sym 25542 $abc$8301$new_n996_
.sym 25543 data_to_ble[0]
.sym 25544 $abc$8301$auto$ice40_ffinit.cc:141:execute$7943
.sym 25547 tx_to_ble.data_index[1]
.sym 25548 $abc$8301$new_n1847_
.sym 25549 $abc$8301$auto$ice40_ffinit.cc:141:execute$7943
.sym 25550 $abc$8301$auto$ice40_ffinit.cc:141:execute$7971
.sym 25551 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6076
.sym 25552 i_clk$SB_IO_IN_$glb_clk
.sym 25566 tx_to_ble.data_index[2]
.sym 25627 ram.rx_from_ble.data_index[2]
.sym 25628 $abc$8301$techmap$techmap\tx_to_ble.$procmux$1128.$and$/usr/bin/../share/yosys/techmap.v:434$2403_Y[1]_new_
.sym 25629 data_to_ble[1]
.sym 25630 data_to_ble[6]
.sym 25633 $abc$8301$new_n996_
.sym 25634 tx_to_ble.data_index[1]
.sym 25636 $abc$8301$auto$ice40_ffinit.cc:141:execute$7979
.sym 25637 $abc$8301$auto$ice40_ffinit.cc:141:execute$7967
.sym 25638 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6076
.sym 25640 data_to_ble[2]
.sym 25642 data_to_ble[5]
.sym 25644 $abc$8301$new_n996_
.sym 25645 $abc$8301$auto$ice40_ffinit.cc:141:execute$7967
.sym 25646 tx_to_ble.state[1]
.sym 25647 $abc$8301$auto$ice40_ffinit.cc:141:execute$7959
.sym 25648 $abc$8301$auto$alumacc.cc:491:replace_alu$1417[6]
.sym 25650 $abc$8301$auto$ice40_ffinit.cc:141:execute$7975
.sym 25652 $abc$8301$auto$wreduce.cc:455:run$1332[2]
.sym 25654 tx_to_ble.data_index[2]
.sym 25658 $abc$8301$auto$ice40_ffinit.cc:141:execute$7975
.sym 25660 $abc$8301$auto$ice40_ffinit.cc:141:execute$7979
.sym 25661 tx_to_ble.data_index[1]
.sym 25662 tx_to_ble.data_index[2]
.sym 25663 $abc$8301$auto$ice40_ffinit.cc:141:execute$7967
.sym 25666 $abc$8301$techmap$techmap\tx_to_ble.$procmux$1128.$and$/usr/bin/../share/yosys/techmap.v:434$2403_Y[1]_new_
.sym 25667 $abc$8301$auto$ice40_ffinit.cc:141:execute$7979
.sym 25668 data_to_ble[6]
.sym 25669 $abc$8301$new_n996_
.sym 25672 data_to_ble[2]
.sym 25673 $abc$8301$techmap$techmap\tx_to_ble.$procmux$1128.$and$/usr/bin/../share/yosys/techmap.v:434$2403_Y[1]_new_
.sym 25674 $abc$8301$auto$ice40_ffinit.cc:141:execute$7967
.sym 25675 $abc$8301$new_n996_
.sym 25680 tx_to_ble.state[1]
.sym 25684 data_to_ble[1]
.sym 25685 $abc$8301$techmap$techmap\tx_to_ble.$procmux$1128.$and$/usr/bin/../share/yosys/techmap.v:434$2403_Y[1]_new_
.sym 25686 $abc$8301$auto$ice40_ffinit.cc:141:execute$7959
.sym 25687 $abc$8301$new_n996_
.sym 25691 ram.rx_from_ble.data_index[2]
.sym 25692 $abc$8301$auto$alumacc.cc:491:replace_alu$1417[6]
.sym 25693 $abc$8301$auto$wreduce.cc:455:run$1332[2]
.sym 25696 $abc$8301$auto$ice40_ffinit.cc:141:execute$7959
.sym 25697 $abc$8301$auto$ice40_ffinit.cc:141:execute$7975
.sym 25698 tx_to_ble.data_index[2]
.sym 25699 tx_to_ble.data_index[1]
.sym 25702 $abc$8301$techmap$techmap\tx_to_ble.$procmux$1128.$and$/usr/bin/../share/yosys/techmap.v:434$2403_Y[1]_new_
.sym 25703 data_to_ble[5]
.sym 25704 $abc$8301$new_n996_
.sym 25705 $abc$8301$auto$ice40_ffinit.cc:141:execute$7975
.sym 25706 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6076
.sym 25707 i_clk$SB_IO_IN_$glb_clk
.sym 25716 ram.rx_done
.sym 25726 $PACKER_VCC_NET
.sym 25784 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6553
.sym 25786 ram.rx_from_ble.data_index[0]
.sym 25787 $abc$8301$new_n1783_
.sym 25791 $abc$8301$techmap\ram.rx_from_ble.$procmux$952_Y[0]_new_
.sym 25792 ram.rx_done
.sym 25793 $techmap\ram.$0\my_adr[31:0][1]
.sym 25794 ram.rx_from_ble.data_index[0]
.sym 25795 ram.rx_from_ble.state[0]
.sym 25796 $abc$8301$auto$simplemap.cc:309:simplemap_lut$1972_new_
.sym 25804 $PACKER_VCC_NET
.sym 25807 $abc$8301$new_n1780_
.sym 25808 $abc$8301$auto$alumacc.cc:491:replace_alu$1417[6]
.sym 25809 $abc$8301$auto$wreduce.cc:455:run$1332[0]
.sym 25813 ram.rx_from_ble.data_index[1]
.sym 25815 $abc$8301$techmap\ram.rx_from_ble.$procmux$952_Y[0]_new_
.sym 25816 $abc$8301$new_n1783_
.sym 25818 $abc$8301$auto$simplemap.cc:309:simplemap_lut$1972_new_
.sym 25821 $abc$8301$auto$alumacc.cc:491:replace_alu$1417[6]
.sym 25822 $abc$8301$auto$wreduce.cc:455:run$1332[0]
.sym 25823 ram.rx_from_ble.data_index[0]
.sym 25827 $techmap\ram.$0\my_adr[31:0][1]
.sym 25828 ram.rx_done
.sym 25833 ram.rx_from_ble.data_index[0]
.sym 25836 $PACKER_VCC_NET
.sym 25839 $abc$8301$new_n1780_
.sym 25841 $abc$8301$techmap\ram.rx_from_ble.$procmux$952_Y[0]_new_
.sym 25842 $abc$8301$auto$simplemap.cc:309:simplemap_lut$1972_new_
.sym 25848 $techmap\ram.$0\my_adr[31:0][1]
.sym 25853 ram.rx_from_ble.state[0]
.sym 25857 $abc$8301$auto$simplemap.cc:309:simplemap_lut$1972_new_
.sym 25858 ram.rx_from_ble.data_index[1]
.sym 25859 $abc$8301$auto$alumacc.cc:491:replace_alu$1417[6]
.sym 25860 ram.rx_from_ble.data_index[0]
.sym 25861 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6553
.sym 25862 i_clk$SB_IO_IN_$glb_clk
.sym 25871 servant.timer.mtimecmp[15]
.sym 25878 $abc$8301$auto$dff2dffe.cc:175:make_patterns_logic$5982
.sym 25937 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[1]_new_inv_
.sym 25939 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[1]
.sym 25950 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6505
.sym 25954 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 25955 ram.rx_done
.sym 25957 servant.timer.mtimecmp[25]
.sym 25959 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6571
.sym 25961 ram.rx_from_ble.state[0]
.sym 25962 $abc$8301$auto$alumacc.cc:491:replace_alu$1417[6]
.sym 25963 ram.rx_from_ble.state[1]
.sym 25964 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6571
.sym 25968 servant.timer.mtimecmp[15]
.sym 25970 servant.timer.mtimecmp[25]
.sym 25982 ram.rx_done
.sym 25983 ram.rx_from_ble.state[0]
.sym 25984 $abc$8301$auto$alumacc.cc:491:replace_alu$1417[6]
.sym 25985 ram.rx_from_ble.state[1]
.sym 25991 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6571
.sym 25994 servant.timer.mtimecmp[15]
.sym 26006 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6505
.sym 26013 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[1]_new_inv_
.sym 26014 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 26015 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[1]
.sym 26016 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6571
.sym 26017 i_clk$SB_IO_IN_$glb_clk
.sym 26033 ram.rx_done
.sym 26094 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[65]_new_
.sym 26102 tx_to_ble.state[1]
.sym 26105 $abc$8301$auto$rtlil.cc:1969:NotGate$8037
.sym 26106 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4668[1]_new_inv_
.sym 26107 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[17]_new_
.sym 26110 tx_to_ble.state[0]
.sym 26112 servant.timer.mtimecmp[15]
.sym 26118 $abc$8301$new_n1246_
.sym 26120 $abc$8301$auto$alumacc.cc:491:replace_alu$1399[6]
.sym 26125 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[65]_new_
.sym 26126 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4668[1]_new_inv_
.sym 26127 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[17]_new_
.sym 26128 $abc$8301$new_n1246_
.sym 26138 tx_to_ble.state[1]
.sym 26139 tx_to_ble.state[0]
.sym 26140 $abc$8301$auto$alumacc.cc:491:replace_alu$1399[6]
.sym 26144 servant.timer.mtimecmp[15]
.sym 26172 i_clk$SB_IO_IN_$glb_clk
.sym 26173 $abc$8301$auto$rtlil.cc:1969:NotGate$8037
.sym 26248 $abc$8301$auto$alumacc.cc:491:replace_alu$1399[6]
.sym 26249 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6058
.sym 26250 tx_to_ble.data_index[1]
.sym 26252 servant.timer.mtimecmp[26]
.sym 26253 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[1]
.sym 26254 tx_to_ble.data_index[2]
.sym 26257 tx_to_ble.state[1]
.sym 26258 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 26260 tx_to_ble.data_index[0]
.sym 26262 servant.timer.mtimecmp[29]
.sym 26263 $abc$8301$auto$simplemap.cc:309:simplemap_lut$2082_new_
.sym 26265 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[1]
.sym 26270 tx_to_ble.state[0]
.sym 26272 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 26274 tx_to_ble.data_index[1]
.sym 26281 tx_to_ble.state[0]
.sym 26283 tx_to_ble.state[1]
.sym 26286 servant.timer.mtimecmp[26]
.sym 26292 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[1]
.sym 26294 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 26298 tx_to_ble.data_index[1]
.sym 26299 tx_to_ble.data_index[0]
.sym 26300 $abc$8301$auto$alumacc.cc:491:replace_alu$1399[6]
.sym 26301 $abc$8301$auto$simplemap.cc:309:simplemap_lut$2082_new_
.sym 26307 tx_to_ble.state[0]
.sym 26310 tx_to_ble.data_index[2]
.sym 26311 tx_to_ble.data_index[0]
.sym 26313 tx_to_ble.data_index[1]
.sym 26318 servant.timer.mtimecmp[29]
.sym 26323 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[1]
.sym 26325 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 26326 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6058
.sym 26327 i_clk$SB_IO_IN_$glb_clk
.sym 26339 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 26341 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6058
.sym 26342 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 26346 $PACKER_VCC_NET
.sym 26403 $PACKER_VCC_NET
.sym 26405 tx_to_ble.data_index[1]
.sym 26406 $abc$8301$techmap\tx_to_ble.$procmux$1120_Y[0]_new_inv_
.sym 26410 $abc$8301$auto$simplemap.cc:309:simplemap_lut$2082_new_
.sym 26414 $abc$8301$auto$alumacc.cc:491:replace_alu$1399[6]
.sym 26415 $abc$8301$auto$simplemap.cc:309:simplemap_lut$3031_new_inv_
.sym 26416 $abc$8301$techmap\tx_to_ble.$procmux$1120_Y[2]_new_inv_
.sym 26417 tx_to_ble.data_index[2]
.sym 26420 $abc$8301$auto$wreduce.cc:455:run$1337[2]
.sym 26421 $abc$8301$auto$wreduce.cc:455:run$1337[0]
.sym 26425 tx_to_ble.data_index[2]
.sym 26429 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6058
.sym 26431 tx_to_ble.data_index[0]
.sym 26434 $nextpnr_ICESTORM_LC_8$O
.sym 26437 tx_to_ble.data_index[0]
.sym 26440 $auto$alumacc.cc:474:replace_alu$1441.C[2]
.sym 26443 tx_to_ble.data_index[1]
.sym 26449 tx_to_ble.data_index[2]
.sym 26450 $auto$alumacc.cc:474:replace_alu$1441.C[2]
.sym 26455 $PACKER_VCC_NET
.sym 26456 tx_to_ble.data_index[0]
.sym 26459 $abc$8301$auto$simplemap.cc:309:simplemap_lut$3031_new_inv_
.sym 26460 $abc$8301$auto$alumacc.cc:491:replace_alu$1399[6]
.sym 26461 tx_to_ble.data_index[0]
.sym 26462 $abc$8301$auto$wreduce.cc:455:run$1337[0]
.sym 26466 $abc$8301$techmap\tx_to_ble.$procmux$1120_Y[0]_new_inv_
.sym 26467 $abc$8301$auto$simplemap.cc:309:simplemap_lut$2082_new_
.sym 26471 $abc$8301$auto$simplemap.cc:309:simplemap_lut$3031_new_inv_
.sym 26472 $abc$8301$auto$alumacc.cc:491:replace_alu$1399[6]
.sym 26473 $abc$8301$auto$wreduce.cc:455:run$1337[2]
.sym 26474 tx_to_ble.data_index[2]
.sym 26477 $abc$8301$auto$simplemap.cc:309:simplemap_lut$2082_new_
.sym 26479 $abc$8301$techmap\tx_to_ble.$procmux$1120_Y[2]_new_inv_
.sym 26481 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6058
.sym 26482 i_clk$SB_IO_IN_$glb_clk
.sym 26500 $PACKER_GND_NET
.sym 26503 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 26557 servant.wb_timer_rdt[23]
.sym 26558 servant.timer.mtimecmp[30]
.sym 26561 servant.timer.mtimecmp[17]
.sym 26562 servant.wb_timer_rdt[30]
.sym 26564 servant.timer.mtimecmp[29]
.sym 26565 servant.timer.mtimecmp[11]
.sym 26566 servant.timer.mtimecmp[30]
.sym 26567 servant.wb_timer_rdt[29]
.sym 26568 servant.wb_timer_rdt[17]
.sym 26570 servant.timer.mtimecmp[23]
.sym 26571 dat[25]
.sym 26581 servant.wb_timer_rdt[11]
.sym 26586 $abc$8301$new_n1080_
.sym 26590 servant.wb_timer_rdt[17]
.sym 26591 servant.wb_timer_rdt[29]
.sym 26592 servant.timer.mtimecmp[17]
.sym 26593 servant.timer.mtimecmp[29]
.sym 26599 servant.timer.mtimecmp[17]
.sym 26605 dat[25]
.sym 26611 servant.timer.mtimecmp[30]
.sym 26615 servant.timer.mtimecmp[11]
.sym 26620 servant.timer.mtimecmp[11]
.sym 26621 servant.wb_timer_rdt[23]
.sym 26622 servant.wb_timer_rdt[11]
.sym 26623 servant.timer.mtimecmp[23]
.sym 26626 servant.timer.mtimecmp[23]
.sym 26632 servant.timer.mtimecmp[30]
.sym 26633 $abc$8301$new_n1080_
.sym 26634 servant.wb_timer_rdt[30]
.sym 26636 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6202_$glb_ce
.sym 26637 wb_clk_$glb_clk
.sym 26638 wb_rst_$glb_sr
.sym 26645 dat[13]
.sym 26713 dat[11]
.sym 26714 dat[29]
.sym 26715 dat[17]
.sym 26716 dat[23]
.sym 26719 dat[15]
.sym 26721 dat[30]
.sym 26734 dat[13]
.sym 26746 dat[11]
.sym 26752 dat[30]
.sym 26766 dat[13]
.sym 26772 dat[17]
.sym 26778 dat[23]
.sym 26784 dat[15]
.sym 26788 dat[29]
.sym 26791 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6202_$glb_ce
.sym 26792 wb_clk_$glb_clk
.sym 26793 wb_rst_$glb_sr
.sym 26803 dat[11]
.sym 26805 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6058
.sym 26808 dat[23]
.sym 26958 dat[17]
.sym 26959 $abc$8301$new_n1082_
.sym 27310 o_data$SB_IO_OUT
.sym 27325 o_data$SB_IO_OUT
.sym 27397 q$SB_IO_OUT
.sym 27425 wb_mem_rdt[7]
.sym 27429 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6202
.sym 27453 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6202
.sym 27459 wb_rst
.sym 27463 q$SB_IO_OUT
.sym 27481 wb_rst
.sym 27483 q$SB_IO_OUT
.sym 27519 $PACKER_VCC_NET
.sym 27522 $PACKER_GND_NET
.sym 27540 $PACKER_GND_NET
.sym 27543 $PACKER_VCC_NET
.sym 27549 $PACKER_GND_NET
.sym 27552 $PACKER_GND_NET
.sym 27564 $PACKER_GND_NET
.sym 27572 $PACKER_GND_NET
.sym 27682 clock_gen.pll.locked
.sym 27714 servant.wb_ibus_adr[27]
.sym 27718 servant.wb_ibus_adr[25]
.sym 27722 servant.wb_ibus_adr[25]
.sym 27723 servant.wb_ibus_adr[28]
.sym 27724 servant.wb_ibus_adr[29]
.sym 27725 servant.wb_ibus_adr[31]
.sym 27726 servant.wb_ibus_adr[30]
.sym 27730 servant.wb_ibus_adr[29]
.sym 27734 servant.wb_ibus_adr[26]
.sym 27738 servant.wb_ibus_adr[24]
.sym 27742 servant.wb_ibus_adr[28]
.sym 27754 $abc$8301$new_n1855_
.sym 27755 $abc$8301$new_n1199_
.sym 27756 servant.mdu_rs1[23]
.sym 27757 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 27758 servant.wb_dbus_ack
.sym 27759 $abc$8301$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 27766 servant.wb_ibus_adr[26]
.sym 27767 servant.wb_ibus_adr[27]
.sym 27768 servant.wb_ibus_adr[30]
.sym 27769 $abc$8301$new_n1200_
.sym 27770 servant.wb_ibus_adr[21]
.sym 27771 servant.wb_ibus_adr[23]
.sym 27772 $abc$8301$new_n1201_
.sym 27773 $abc$8301$new_n1202_
.sym 27778 servant.cpu.rf_rreq
.sym 27782 servant.cpu.rf_wreq
.sym 27783 servant.cpu.rf_ram_if.rgnt
.sym 27784 servant.cpu.cpu.cnt_en
.sym 27785 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:169$640_Y_new_
.sym 27786 servant.cpu.cpu.cnt_done
.sym 27787 servant.cpu.cpu.state.o_cnt_r[3]
.sym 27790 servant.cpu.cpu.state.o_cnt_r[2]
.sym 27794 servant.cpu.cpu.state.o_cnt_r[1]
.sym 27798 servant.cpu.cpu.state.o_cnt_r[0]
.sym 27802 $abc$8301$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 27803 $abc$8301$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$130_Y_new_
.sym 27804 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 27805 wb_mem_ack
.sym 27806 servant.cpu.rf_ram_if.rreq_r
.sym 27810 $abc$8301$servant.cpu.cpu.ctrl.pc_plus_offset_aligned_new_
.sym 27811 servant.cpu.cpu.jump
.sym 27812 $abc$8301$new_n1587_
.sym 27813 $abc$8301$new_n1586_
.sym 27814 servant.cpu.cpu.state.o_cnt_r[0]
.sym 27815 servant.cpu.cpu.state.o_cnt_r[1]
.sym 27816 $abc$8301$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 27818 servant.cpu.rf_ram_if.rcnt[0]
.sym 27819 servant.cpu.raddr[0]
.sym 27826 servant.cpu.cpu.jump
.sym 27827 $abc$8301$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 27828 $abc$8301$servant.cpu.cpu.csr.i_mret_new_
.sym 27829 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 27830 $abc$8301$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 27831 servant.cpu.cpu.state.o_cnt_r[2]
.sym 27832 servant.wb_ibus_adr[0]
.sym 27833 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 27834 servant.cpu.cpu.state.o_cnt_r[3]
.sym 27835 servant.cpu.cpu.state.o_cnt_r[2]
.sym 27836 servant.cpu.cpu.state.o_cnt_r[1]
.sym 27837 servant.cpu.cpu.state.o_cnt_r[0]
.sym 27838 servant.wb_ibus_adr[31]
.sym 27843 servant.cpu.cpu.state.o_cnt_r[3]
.sym 27844 servant.cpu.cpu.state.o_cnt[2]
.sym 27848 servant.cpu.cpu.mem_bytecnt[0]
.sym 27849 $auto$alumacc.cc:474:replace_alu$1462.C[1]
.sym 27852 servant.cpu.cpu.mem_bytecnt[1]
.sym 27853 $auto$alumacc.cc:474:replace_alu$1462.C[2]
.sym 27854 $abc$8301$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 27855 servant.cpu.cpu.state.o_cnt_r[0]
.sym 27858 servant.cpu.cpu.state.o_cnt_r[2]
.sym 27859 servant.cpu.cpu.state.o_cnt[2]
.sym 27860 servant.cpu.cpu.mem_bytecnt[0]
.sym 27861 servant.cpu.cpu.mem_bytecnt[1]
.sym 27862 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 27863 servant.cpu.cpu.cnt_done
.sym 27866 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 27867 $abc$8301$servant.cpu.cpu.csr.i_mret_new_
.sym 27868 $abc$8301$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$354_Y_new_inv_
.sym 27869 $abc$8301$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 27870 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 27871 wb_mem_ack
.sym 27874 servant.cpu.rf_rreq
.sym 27875 $abc$8301$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$170_Y[2]
.sym 27878 $abc$8301$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$354_Y_new_inv_
.sym 27879 $abc$8301$auto$alumacc.cc:474:replace_alu$1459.lcu.p[0]_new_
.sym 27880 $abc$8301$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 27882 servant.cpu.rf_rreq
.sym 27883 servant.cpu.waddr[0]
.sym 27886 $abc$8301$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$354_Y_new_inv_
.sym 27887 $abc$8301$auto$alumacc.cc:474:replace_alu$1459.lcu.p[0]_new_
.sym 27888 $abc$8301$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 27889 $abc$8301$servant.cpu.cpu.ctrl.i_utype_new_
.sym 27890 servant.cpu.rf_rreq
.sym 27891 $abc$8301$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$170_Y[4]
.sym 27894 servant.cpu.rf_rreq
.sym 27895 $abc$8301$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$170_Y[0]
.sym 27899 $PACKER_VCC_NET
.sym 27900 servant.cpu.rf_ram_if.rcnt[0]
.sym 27902 servant.cpu.rf_rreq
.sym 27903 $abc$8301$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$170_Y[3]
.sym 27907 servant.cpu.rf_ram_if.rcnt[0]
.sym 27912 servant.cpu.raddr[0]
.sym 27916 servant.cpu.raddr[1]
.sym 27917 $auto$alumacc.cc:474:replace_alu$1465.C[2]
.sym 27920 servant.cpu.raddr[2]
.sym 27921 $auto$alumacc.cc:474:replace_alu$1465.C[3]
.sym 27924 servant.cpu.raddr[3]
.sym 27925 $auto$alumacc.cc:474:replace_alu$1465.C[4]
.sym 27926 $abc$8301$new_n1395_
.sym 27927 $abc$8301$new_n1862_
.sym 27930 $abc$8301$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:61$339_Y_new_
.sym 27931 $abc$8301$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:58$283_Y_new_inv_
.sym 27932 $abc$8301$new_n1865_
.sym 27933 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 27934 $abc$8301$servant.cpu.cpu.alu.i_buf_new_
.sym 27935 $abc$8301$servant.cpu.cpu.ctrl.pc_plus_offset_aligned_new_
.sym 27936 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 27937 servant.cpu.cpu.branch_op
.sym 27938 servant.cpu.cpu.branch_op
.sym 27939 servant.cpu.cpu.decode.opcode[2]
.sym 27940 servant.cpu.cpu.decode.opcode[0]
.sym 27942 servant.mdu_op[2]
.sym 27943 servant.cpu.cpu.mem_if.signbit
.sym 27944 servant.cpu.cpu.bufreg2_q
.sym 27945 servant.cpu.cpu.mem_if.dat_valid
.sym 27946 servant.cpu.cpu.bufreg_en
.sym 27947 servant.mdu_rs1[0]
.sym 27950 $abc$8301$servant.cpu.cpu.rf_if.i_mem_rd_new_
.sym 27951 $abc$8301$new_n1864_
.sym 27952 servant.cpu.cpu.decode.opcode[0]
.sym 27953 $abc$8301$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:59$285_Y_new_inv_
.sym 27954 servant.mdu_op[0]
.sym 27955 servant.cpu.cpu.mem_bytecnt[0]
.sym 27956 servant.cpu.cpu.mem_bytecnt[1]
.sym 27957 servant.mdu_op[1]
.sym 27958 servant.cpu.cpu.bufreg2_q
.sym 27962 $abc$8301$new_n1862_
.sym 27963 $abc$8301$new_n1395_
.sym 27964 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 27965 servant.cpu.rf_ram_if.wcnt[0]
.sym 27966 servant.cpu.cpu.branch_op
.sym 27967 $abc$8301$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 27968 servant.cpu.cpu.decode.opcode[2]
.sym 27969 servant.cpu.cpu.decode.opcode[0]
.sym 27970 servant.wb_ibus_adr[0]
.sym 27971 servant.cpu.cpu.csr_in
.sym 27972 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 27982 servant.cpu.cpu.ebreak
.sym 27983 servant.cpu.cpu.state.o_cnt[2]
.sym 27984 servant.cpu.cpu.decode.op22
.sym 27985 servant.cpu.cpu.state.o_cnt_r[3]
.sym 27986 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 27990 servant.cpu.cpu.state.o_cnt[2]
.sym 27991 servant.cpu.cpu.mem_bytecnt[0]
.sym 27992 servant.cpu.cpu.mem_bytecnt[1]
.sym 27994 $abc$8301$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 27995 servant.cpu.cpu.state.o_cnt_r[3]
.sym 27998 servant.cpu.rf_ram_if.wdata0_r
.sym 27999 servant.cpu.rf_ram_if.wdata1_r[0]
.sym 28000 servant.cpu.rf_ram_if.wcnt[0]
.sym 28002 servant.cpu.cpu.ebreak
.sym 28003 servant.cpu.cpu.cnt_en
.sym 28004 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:193$530_Y_new_
.sym 28006 $abc$8301$servant.cpu.cpu.decode.csr_op_new_
.sym 28007 servant.cpu.cpu.decode.op21
.sym 28010 servant.cpu.cpu.decode.op22
.sym 28011 servant.cpu.cpu.decode.op26
.sym 28012 $abc$8301$servant.cpu.cpu.decode.csr_op_new_
.sym 28013 $abc$8301$servant.cpu.cpu.csr.i_cnt3_new_
.sym 28017 wb_mem_rdt[7]
.sym 28018 wb_mem_rdt[21]
.sym 28022 wb_mem_rdt[22]
.sym 28026 servant.cpu.cpu.ebreak
.sym 28027 servant.cpu.cpu.cnt_done
.sym 28028 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:193$530_Y_new_
.sym 28029 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 28030 $abc$8301$servant.cpu.cpu.csr.mcause_new_
.sym 28031 $abc$8301$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$210_Y_new_
.sym 28032 $abc$8301$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$188_Y_new_inv_
.sym 28034 servant.cpu.cpu.ebreak
.sym 28035 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$518_Y_new_
.sym 28036 $abc$8301$servant.cpu.cpu.decode.csr_op_new_
.sym 28038 $abc$8301$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$210_Y_new_
.sym 28039 $abc$8301$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 28040 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6964
.sym 28042 servant.cpu.raddr[5]
.sym 28043 servant.cpu.raddr[9]
.sym 28044 $abc$8301$new_n1215_
.sym 28046 servant.cpu.rf_ram.regzero
.sym 28047 servant.cpu.rf_ram.rdata[0]
.sym 28048 servant.cpu.rf_ram_if.rdata1
.sym 28049 servant.cpu.rf_ram_if.rtrig1
.sym 28050 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 28051 servant.cpu.cpu.cnt_done
.sym 28054 servant.cpu.rf_ram.regzero
.sym 28055 servant.cpu.rf_ram.rdata[0]
.sym 28056 servant.cpu.rf_ram_if.rdata0[1]
.sym 28057 servant.cpu.rf_ram_if.rcnt[0]
.sym 28058 $abc$8301$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$203_Y_new_
.sym 28059 servant.cpu.cpu.csr.mstatus_mie
.sym 28060 $abc$8301$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 28061 $abc$8301$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 28062 servant.cpu.rf_ram.regzero
.sym 28063 servant.cpu.rf_ram.rdata[1]
.sym 28066 $abc$8301$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$203_Y_new_
.sym 28067 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6964
.sym 28068 $abc$8301$servant.cpu.cpu.csr.i_mret_new_
.sym 28073 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6964
.sym 28074 servant.cpu.rreg0[1]
.sym 28075 $abc$8301$servant.cpu.rf_ram_if.i_rreg1[1]_new_inv_
.sym 28076 servant.cpu.rf_ram_if.rcnt[0]
.sym 28078 servant.cpu.cpu.csr.mstatus_mie
.sym 28082 $abc$8301$servant.cpu.cpu.csr.i_mret_new_
.sym 28083 $abc$8301$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 28084 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 28085 servant.cpu.rf_ram_if.rcnt[0]
.sym 28086 servant.cpu.cpu.ebreak
.sym 28087 $abc$8301$servant.cpu.cpu.decode.csr_op_new_
.sym 28088 servant.cpu.cpu.decode.op26
.sym 28089 $abc$8301$servant.cpu.cpu.csr.i_mret_new_
.sym 28090 $abc$8301$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 28091 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 28092 servant.cpu.cpu.rs2_addr[1]
.sym 28093 $abc$8301$techmap\servant.cpu.cpu.rf_if.$or$src/serv_1.2.1/rtl/serv_rf_if.v:115$303_Y[1]_new_inv_
.sym 28098 servant.cpu.rdata[1]
.sym 28103 servant.cpu.rf_ram_if.rcnt[0]
.sym 28105 $PACKER_VCC_NET
.sym 28110 servant.cpu.cpu.branch_op
.sym 28111 servant.wb_dbus_we
.sym 28112 servant.cpu.cpu.decode.opcode[2]
.sym 28113 servant.cpu.cpu.decode.opcode[0]
.sym 28134 servant.cpu.rf_ram_if.rcnt[0]
.sym 28146 servant.cpu.rdata[1]
.sym 28153 $abc$8301$auto$rtlil.cc:1969:NotGate$8203
.sym 28194 servant.mdu_rs1[17]
.sym 28198 servant.mdu_rs1[16]
.sym 28210 servant.mdu_rs1[18]
.sym 28218 servant.mdu_rs1[15]
.sym 28219 servant.mdu_rs1[16]
.sym 28220 servant.mdu_rs1[17]
.sym 28221 servant.mdu_rs1[18]
.sym 28226 servant.mdu_rs1[24]
.sym 28227 servant.mdu_rs1[25]
.sym 28228 servant.mdu_rs1[28]
.sym 28230 servant.mdu_rs1[19]
.sym 28237 servant.cpu.wen
.sym 28238 servant.mdu_rs1[25]
.sym 28242 servant.mdu_rs1[24]
.sym 28250 servant.mdu_rs1[26]
.sym 28258 servant.wb_ibus_adr[20]
.sym 28262 servant.wb_ibus_adr[18]
.sym 28266 servant.wb_ibus_adr[15]
.sym 28270 servant.wb_ibus_adr[14]
.sym 28271 servant.wb_ibus_adr[15]
.sym 28272 servant.wb_ibus_adr[17]
.sym 28273 servant.wb_ibus_adr[24]
.sym 28274 servant.wb_ibus_adr[13]
.sym 28275 servant.wb_ibus_adr[16]
.sym 28276 servant.wb_ibus_adr[18]
.sym 28277 servant.wb_ibus_adr[19]
.sym 28278 servant.wb_ibus_adr[16]
.sym 28282 servant.wb_ibus_adr[19]
.sym 28286 servant.wb_ibus_adr[17]
.sym 28306 servant.wb_ibus_adr[13]
.sym 28313 $PACKER_VCC_NET
.sym 28314 servant.wb_ibus_adr[0]
.sym 28315 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 28316 $abc$8301$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 28317 servant.cpu.cpu.state.o_cnt_r[2]
.sym 28318 servant.wb_ibus_adr[14]
.sym 28323 servant.cpu.rf_ram_if.rcnt[0]
.sym 28327 servant.cpu.raddr[0]
.sym 28331 servant.cpu.raddr[1]
.sym 28332 $PACKER_VCC_NET
.sym 28333 $auto$alumacc.cc:474:replace_alu$1468.C[2]
.sym 28335 servant.cpu.raddr[2]
.sym 28336 $PACKER_VCC_NET
.sym 28337 $auto$alumacc.cc:474:replace_alu$1468.C[3]
.sym 28339 servant.cpu.raddr[3]
.sym 28340 $PACKER_VCC_NET
.sym 28341 $auto$alumacc.cc:474:replace_alu$1468.C[4]
.sym 28342 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 28346 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$634_Y
.sym 28347 servant.mdu_rs1[1]
.sym 28348 $abc$8301$new_n1735_
.sym 28350 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$634_Y
.sym 28354 $abc$8301$servant.cpu.cpu.ctrl.offset_a_new_
.sym 28355 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 28358 $abc$8301$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 28359 $abc$8301$servant.cpu.cpu.ctrl.offset_a_new_
.sym 28360 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 28361 $abc$8301$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 28362 $abc$8301$techmap\servant.cpu.cpu.bufreg.$or$src/serv_1.2.1/rtl/serv_bufreg.v:42$394_Y_new_
.sym 28363 servant.cpu.cpu.bufreg_en
.sym 28364 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 28366 servant.cpu.cpu.decode.opcode[2]
.sym 28367 servant.cpu.cpu.branch_op
.sym 28368 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 28369 $abc$8301$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$606_Y_new_inv_
.sym 28370 servant.cpu.cpu.decode.opcode[0]
.sym 28371 servant.cpu.cpu.alu_cmp
.sym 28372 servant.mdu_op[0]
.sym 28373 $abc$8301$new_n1734_
.sym 28374 servant.cpu.cpu.cnt_done
.sym 28375 clock_gen.pll.rst_reg[1]
.sym 28378 servant.cpu.cpu.state.stage_two_req
.sym 28379 servant.cpu.cpu.state.misalign_trap_sync
.sym 28380 servant.wb_ibus_ack
.sym 28382 servant.wb_ibus_ack
.sym 28383 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6907
.sym 28386 $abc$8301$techmap\servant.cpu.cpu.state.$or$src/serv_1.2.1/rtl/serv_state.v:97$601_Y_new_inv_
.sym 28387 servant.cpu.cpu.cnt_en
.sym 28388 servant.cpu.cpu.state.misalign_trap_sync
.sym 28389 servant.cpu.cpu.state.init_done
.sym 28390 $abc$8301$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 28391 servant.cpu.cpu.state.init_done
.sym 28392 servant.cpu.cpu.new_irq
.sym 28393 servant.cpu.cpu.branch_op
.sym 28394 servant.cpu.cpu.bufreg_en
.sym 28395 servant.mdu_rs1[0]
.sym 28396 $abc$8301$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:64$343_Y_new_
.sym 28397 $abc$8301$servant.cpu.cpu.ctrl.i_utype_new_
.sym 28398 servant.cpu.cpu.alu.cmp_r
.sym 28399 $abc$8301$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$354_Y_new_inv_
.sym 28400 $abc$8301$techmap\servant.cpu.cpu.alu.$logic_not$src/serv_1.2.1/rtl/serv_alu.v:38$317_Y_new_inv_
.sym 28402 servant.mdu_op[2]
.sym 28403 $abc$8301$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$354_Y_new_inv_
.sym 28404 servant.mdu_op[1]
.sym 28405 servant.cpu.cpu.alu.cmp_r
.sym 28406 servant.cpu.cpu.alu_cmp
.sym 28410 $abc$8301$servant.cpu.cpu.alu.result_eq_new_
.sym 28411 $abc$8301$servant.cpu.cpu.alu.result_lt_new_
.sym 28412 servant.mdu_op[2]
.sym 28413 servant.mdu_op[1]
.sym 28414 servant.cpu.cpu.mem_bytecnt[1]
.sym 28415 servant.mdu_rs1[1]
.sym 28416 servant.mdu_rs1[0]
.sym 28417 servant.cpu.cpu.mem_bytecnt[0]
.sym 28418 $abc$8301$techmap\servant.cpu.cpu.alu.$logic_not$src/serv_1.2.1/rtl/serv_alu.v:38$317_Y_new_inv_
.sym 28419 $abc$8301$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$505_Y_new_
.sym 28422 servant.cpu.rdata0
.sym 28423 servant.cpu.cpu.alu.add_cy_r
.sym 28424 $abc$8301$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 28425 $abc$8301$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 28426 $abc$8301$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:57$327_Y_new_
.sym 28427 $abc$8301$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:58$330_Y_new_
.sym 28428 $abc$8301$new_n1860_
.sym 28429 $abc$8301$servant.cpu.cpu.rf_if.i_rd_alu_en_new_
.sym 28430 $abc$8301$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 28431 $abc$8301$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 28432 servant.cpu.cpu.cnt_en
.sym 28434 servant.cpu.cpu.state.o_cnt[2]
.sym 28435 servant.cpu.cpu.mem_bytecnt[0]
.sym 28436 servant.cpu.cpu.mem_bytecnt[1]
.sym 28437 $abc$8301$servant.cpu.cpu.bufreg.i_imm_new_
.sym 28438 $abc$8301$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 28439 $abc$8301$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 28440 servant.cpu.rdata0
.sym 28441 servant.cpu.cpu.alu.add_cy_r
.sym 28442 servant.mdu_op[0]
.sym 28443 servant.mdu_op[2]
.sym 28444 servant.mdu_op[1]
.sym 28446 $abc$8301$servant.cpu.cpu.alu.i_cmp_sig_new_inv_
.sym 28447 $abc$8301$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 28448 servant.cpu.rdata0
.sym 28449 $abc$8301$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 28450 servant.mdu_op[0]
.sym 28451 servant.mdu_op[2]
.sym 28452 servant.mdu_op[1]
.sym 28454 servant.cpu.cpu.bufreg_sh_signed
.sym 28455 servant.wb_dbus_we
.sym 28456 servant.mdu_op[1]
.sym 28457 servant.mdu_op[0]
.sym 28459 servant.cpu.cpu.state.o_cnt_r[3]
.sym 28460 servant.cpu.cpu.state.o_cnt[2]
.sym 28462 servant.cpu.cpu.branch_op
.sym 28463 $abc$8301$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:161$515_Y_new_inv_
.sym 28466 servant.mdu_op[1]
.sym 28467 servant.mdu_op[0]
.sym 28468 $abc$8301$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 28469 servant.cpu.rdata0
.sym 28470 $abc$8301$new_n1404_
.sym 28471 $abc$8301$new_n1405_
.sym 28474 $abc$8301$new_n1405_
.sym 28475 $abc$8301$new_n1404_
.sym 28476 $abc$8301$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 28477 servant.wb_dbus_we
.sym 28478 servant.mdu_rs1[0]
.sym 28479 servant.cpu.cpu.bufreg_en
.sym 28480 servant.mdu_op[2]
.sym 28481 $abc$8301$servant.cpu.cpu.alu.result_bool_new_
.sym 28482 servant.cpu.rdata0
.sym 28483 servant.cpu.rreg0[0]
.sym 28484 servant.mdu_op[2]
.sym 28486 wb_mem_rdt[14]
.sym 28490 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$518_Y_new_
.sym 28491 servant.cpu.cpu.rd_addr[0]
.sym 28492 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 28493 servant.cpu.rf_ram_if.wcnt[0]
.sym 28494 servant.cpu.cpu.rs2_addr[0]
.sym 28495 servant.cpu.cpu.rd_addr[0]
.sym 28496 servant.cpu.cpu.cnt_done
.sym 28497 $abc$8301$servant.cpu.cpu.immdec.i_ctrl[0]_new_
.sym 28498 servant.mdu_op[2]
.sym 28499 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$484_Y_new_
.sym 28500 servant.cpu.cpu.immdec.imm31
.sym 28501 servant.cpu.cpu.cnt_done
.sym 28502 $abc$8301$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:59$285_Y_new_inv_
.sym 28503 $abc$8301$techmap\servant.cpu.cpu.csr.$not$src/serv_1.2.1/rtl/serv_csr.v:58$179_Y_new_
.sym 28504 servant.mdu_op[1]
.sym 28505 servant.mdu_op[0]
.sym 28506 wb_mem_rdt[13]
.sym 28510 wb_mem_rdt[12]
.sym 28514 servant.cpu.cpu.cnt_done
.sym 28515 servant.cpu.cpu.csr.mcause31
.sym 28516 servant.cpu.cpu.csr.mcause3_0[0]
.sym 28517 $abc$8301$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 28518 $abc$8301$new_n1177_
.sym 28519 $abc$8301$new_n1176_
.sym 28520 clock_gen.pll.rst_reg[1]
.sym 28522 servant.cpu.cpu.csr_in
.sym 28523 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 28526 servant.cpu.cpu.mem_bytecnt[0]
.sym 28527 servant.cpu.cpu.mem_bytecnt[1]
.sym 28528 servant.cpu.cpu.decode.op26
.sym 28529 $abc$8301$servant.cpu.cpu.decode.csr_op_new_
.sym 28530 servant.mdu_op[2]
.sym 28531 servant.mdu_op[1]
.sym 28532 servant.mdu_op[0]
.sym 28534 $abc$8301$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$217_Y_new_
.sym 28535 servant.cpu.cpu.new_irq
.sym 28538 servant.mdu_op[2]
.sym 28539 servant.mdu_op[1]
.sym 28540 servant.mdu_op[0]
.sym 28541 servant.cpu.cpu.decode.op21
.sym 28542 $abc$8301$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$505_Y_new_
.sym 28543 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$484_Y_new_
.sym 28546 servant.cpu.cpu.rd_addr[2]
.sym 28547 $abc$8301$ram.o_wb_rdt[8]_new_inv_
.sym 28548 servant.wb_ibus_ack
.sym 28550 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$484_Y_new_
.sym 28551 $abc$8301$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$505_Y_new_
.sym 28552 servant.cpu.cpu.decode.op21
.sym 28554 servant.cpu.cpu.rd_addr[3]
.sym 28555 $abc$8301$ram.o_wb_rdt[9]_new_inv_
.sym 28556 servant.wb_ibus_ack
.sym 28558 servant.cpu.cpu.decode.op21
.sym 28559 servant.cpu.cpu.decode.op26
.sym 28562 servant.cpu.cpu.rd_addr[1]
.sym 28563 wb_mem_rdt[7]
.sym 28564 servant.wb_ibus_ack
.sym 28566 servant.cpu.raddr[4]
.sym 28567 servant.cpu.raddr[8]
.sym 28568 servant.cpu.raddr[7]
.sym 28569 servant.cpu.raddr[6]
.sym 28570 servant.cpu.waddr[9]
.sym 28571 servant.cpu.cpu.rd_addr[3]
.sym 28574 servant.cpu.waddr[9]
.sym 28575 servant.cpu.cpu.rd_addr[2]
.sym 28578 servant.cpu.waddr[9]
.sym 28579 servant.cpu.cpu.rd_addr[4]
.sym 28582 $abc$8301$servant.cpu.cpu.csr.i_mret_new_
.sym 28583 servant.cpu.cpu.csr.mstatus_mpie
.sym 28584 servant.cpu.cpu.csr_in
.sym 28585 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 28586 $abc$8301$servant.cpu.cpu.csr.i_mret_new_
.sym 28587 servant.cpu.cpu.rs2_addr[0]
.sym 28588 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$518_Y_new_
.sym 28589 $abc$8301$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 28590 servant.cpu.rreg0[2]
.sym 28591 servant.cpu.cpu.rs2_addr[2]
.sym 28592 servant.cpu.raddr[9]
.sym 28593 servant.cpu.rf_ram_if.rcnt[0]
.sym 28594 $abc$8301$new_n1853_
.sym 28595 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 28596 servant.cpu.rreg0[0]
.sym 28597 servant.cpu.rf_ram_if.rcnt[0]
.sym 28598 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 28599 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[14]
.sym 28602 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 28603 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[6]
.sym 28606 servant.cpu.rf_ram_if.wcnt[0]
.sym 28607 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 28610 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 28611 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[0]
.sym 28614 servant.cpu.rreg0[3]
.sym 28615 servant.cpu.cpu.rs2_addr[3]
.sym 28616 servant.cpu.raddr[9]
.sym 28617 servant.cpu.rf_ram_if.rcnt[0]
.sym 28618 servant.cpu.cpu.rd_addr[4]
.sym 28619 servant.cpu.cpu.rd_addr[3]
.sym 28620 servant.cpu.cpu.rd_addr[2]
.sym 28621 servant.cpu.cpu.rd_addr[0]
.sym 28622 $abc$8301$servant.cpu.cpu.immdec.i_immdec_en[2]_new_inv_
.sym 28623 servant.cpu.cpu.cnt_en
.sym 28624 servant.wb_ibus_ack
.sym 28626 servant.cpu.rreg0[4]
.sym 28627 servant.cpu.cpu.rs2_addr[4]
.sym 28628 servant.cpu.raddr[9]
.sym 28629 servant.cpu.rf_ram_if.rcnt[0]
.sym 28630 $abc$8301$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 28631 servant.cpu.cpu.cnt_en
.sym 28632 servant.wb_ibus_ack
.sym 28634 servant.cpu.cpu.csr_in
.sym 28638 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$484_Y_new_
.sym 28639 servant.cpu.cpu.decode.opcode[0]
.sym 28640 servant.wb_dbus_we
.sym 28642 servant.cpu.rf_ram_if.wen0_r
.sym 28643 servant.cpu.rf_ram_if.wen1_r
.sym 28644 servant.cpu.rf_ram_if.wcnt[0]
.sym 28646 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 28647 $abc$8301$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 28648 servant.cpu.cpu.cnt_en
.sym 28650 servant.cpu.cpu.decode.op26
.sym 28651 servant.cpu.cpu.ebreak
.sym 28652 servant.cpu.cpu.rd_addr[1]
.sym 28653 servant.cpu.rf_ram_if.wcnt[0]
.sym 28654 servant.cpu.cpu.rd_addr[1]
.sym 28655 $abc$8301$new_n1771_
.sym 28656 $abc$8301$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 28658 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 28659 $abc$8301$new_n1770_
.sym 28660 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 28661 servant.cpu.cpu.cnt_en
.sym 28662 servant.cpu.rf_ram_if.rcnt[0]
.sym 28670 $abc$8301$new_n1388_
.sym 28671 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 28698 wb_mem_rdt[26]
.sym 28702 wb_mem_rdt[31]
.sym 28707 tx_to_pc.clock_count[0]
.sym 28712 tx_to_pc.clock_count[1]
.sym 28716 tx_to_pc.clock_count[2]
.sym 28717 $auto$alumacc.cc:474:replace_alu$1435.C[2]
.sym 28720 tx_to_pc.clock_count[3]
.sym 28721 $auto$alumacc.cc:474:replace_alu$1435.C[3]
.sym 28724 tx_to_pc.clock_count[4]
.sym 28725 $auto$alumacc.cc:474:replace_alu$1435.C[4]
.sym 28728 tx_to_pc.clock_count[5]
.sym 28729 $auto$alumacc.cc:474:replace_alu$1435.C[5]
.sym 28732 tx_to_pc.clock_count[6]
.sym 28733 $auto$alumacc.cc:474:replace_alu$1435.C[6]
.sym 28738 servant.mdu_rs1[19]
.sym 28739 servant.mdu_rs1[26]
.sym 28740 servant.mdu_rs1[27]
.sym 28741 servant.mdu_rs1[29]
.sym 28742 servant.mdu_rs1[15]
.sym 28746 servant.mdu_rs1[27]
.sym 28750 servant.mdu_rs1[29]
.sym 28754 servant.mdu_rs1[28]
.sym 28762 servant.mdu_rs1[30]
.sym 28766 servant.mdu_rs1[20]
.sym 28777 $abc$8301$auto$rtlil.cc:1906:Mux$1478[17]
.sym 28778 servant.wb_ibus_adr[23]
.sym 28782 servant.wb_ibus_adr[21]
.sym 28786 servant.wb_ibus_adr[22]
.sym 28790 servant.mdu_rs1[13]
.sym 28791 servant.mdu_rs1[14]
.sym 28792 $abc$8301$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$130_Y_new_
.sym 28793 $abc$8301$new_n1205_
.sym 28798 $abc$8301$new_n1207_
.sym 28799 $abc$8301$new_n1204_
.sym 28800 $abc$8301$new_n1206_
.sym 28801 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 28802 servant.wb_ibus_adr[5]
.sym 28806 servant.wb_ibus_adr[2]
.sym 28810 servant.wb_ibus_adr[4]
.sym 28814 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$2033_new_inv_
.sym 28815 $abc$8301$ram.we[2]_new_
.sym 28818 servant.wb_ibus_adr[6]
.sym 28822 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$2033_new_inv_
.sym 28823 $abc$8301$ram.we[3]_new_
.sym 28826 servant.wb_ibus_adr[3]
.sym 28830 servant.wb_ibus_adr[1]
.sym 28834 servant.mdu_rs1[3]
.sym 28838 servant.mdu_rs1[4]
.sym 28842 servant.mdu_rs1[5]
.sym 28843 servant.wb_ibus_adr[5]
.sym 28844 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 28846 servant.mdu_rs1[5]
.sym 28850 servant.mdu_rs1[2]
.sym 28851 servant.wb_ibus_adr[2]
.sym 28852 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 28854 servant.mdu_rs1[3]
.sym 28855 servant.wb_ibus_adr[3]
.sym 28856 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 28858 servant.wb_ibus_adr[1]
.sym 28859 servant.wb_ibus_adr[0]
.sym 28860 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 28861 servant.mdu_rs1[2]
.sym 28862 servant.mdu_rs1[4]
.sym 28863 servant.wb_ibus_adr[4]
.sym 28864 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 28866 servant.cpu.cpu.state.stage_two_req
.sym 28867 $abc$8301$new_n1401_
.sym 28870 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$4141_new_inv_
.sym 28871 $abc$8301$ram.we[3]_new_
.sym 28874 $abc$8301$techmap\servant.cpu.cpu.bufreg.$logic_not$src/serv_1.2.1/rtl/serv_bufreg.v:33$386_Y_new_inv_
.sym 28875 servant.cpu.cpu.decode.opcode[2]
.sym 28876 $abc$8301$servant.cpu.cpu.bufreg.i_imm_new_
.sym 28878 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7162
.sym 28882 $abc$8301$ram.we[2]_new_
.sym 28883 $abc$8301$ram.we[3]_new_
.sym 28884 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$4141_new_inv_
.sym 28886 servant.cpu.cpu.decode.opcode[1]
.sym 28887 servant.cpu.cpu.decode.opcode[0]
.sym 28888 servant.cpu.cpu.branch_op
.sym 28889 $abc$8301$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$354_Y_new_inv_
.sym 28890 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$4141_new_inv_
.sym 28891 $abc$8301$ram.we[2]_new_
.sym 28894 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 28895 servant.cpu.cpu.cnt_en
.sym 28898 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$613_Y_new_
.sym 28899 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 28900 servant.cpu.cpu.cnt_en
.sym 28901 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$620_Y_new_
.sym 28902 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 28903 servant.mdu_rs1[2]
.sym 28904 $abc$8301$new_n1447_
.sym 28906 servant.mdu_rs1[1]
.sym 28910 dat[5]
.sym 28911 servant.mdu_op[2]
.sym 28912 servant.cpu.cpu.state.init_done
.sym 28913 $abc$8301$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 28914 servant.mdu_op[0]
.sym 28915 servant.mdu_rs1[1]
.sym 28916 servant.mdu_op[1]
.sym 28917 servant.mdu_rs1[0]
.sym 28918 $abc$8301$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$606_Y_new_inv_
.sym 28919 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:99$605_Y_new_
.sym 28922 servant.cpu.cpu.branch_op
.sym 28923 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 28924 $abc$8301$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 28926 servant.cpu.cpu.cnt_en
.sym 28927 servant.cpu.cpu.decode.opcode[2]
.sym 28928 servant.cpu.cpu.branch_op
.sym 28929 servant.cpu.cpu.state.init_done
.sym 28930 servant.cpu.cpu.branch_op
.sym 28931 servant.cpu.cpu.decode.opcode[0]
.sym 28932 servant.cpu.cpu.decode.opcode[2]
.sym 28934 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$2850_new_inv_
.sym 28935 $abc$8301$ram.we[3]_new_
.sym 28938 servant.cpu.cpu.branch_op
.sym 28939 servant.cpu.cpu.decode.opcode[0]
.sym 28940 $abc$8301$new_n1181_
.sym 28941 servant.cpu.cpu.decode.opcode[2]
.sym 28942 $abc$8301$new_n1098_
.sym 28943 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$484_Y_new_
.sym 28944 servant.cpu.cpu.new_irq
.sym 28945 servant.cpu.cpu.state.misalign_trap_sync
.sym 28946 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$2850_new_inv_
.sym 28947 $abc$8301$ram.we[2]_new_
.sym 28950 servant.cpu.cpu.decode.opcode[2]
.sym 28951 servant.cpu.cpu.decode.opcode[1]
.sym 28952 servant.cpu.cpu.decode.opcode[0]
.sym 28953 $abc$8301$new_n1411_
.sym 28954 $abc$8301$ram.we[2]_new_
.sym 28955 $abc$8301$ram.we[3]_new_
.sym 28956 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$2850_new_inv_
.sym 28958 $abc$8301$servant.cpu.cpu.ctrl.i_pc_rel_new_inv_
.sym 28959 servant.wb_ibus_adr[0]
.sym 28962 servant.cpu.cpu.decode.opcode[2]
.sym 28963 servant.cpu.cpu.ebreak
.sym 28964 servant.wb_dbus_we
.sym 28965 servant.cpu.cpu.branch_op
.sym 28966 $abc$8301$ram.we[2]_new_
.sym 28967 $abc$8301$ram.we[3]_new_
.sym 28968 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3146_new_inv_
.sym 28970 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 28971 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[14]
.sym 28974 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3146_new_inv_
.sym 28975 $abc$8301$ram.we[2]_new_
.sym 28978 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3146_new_inv_
.sym 28979 $abc$8301$ram.we[3]_new_
.sym 28982 servant.cpu.cpu.decode.opcode[1]
.sym 28983 servant.cpu.cpu.decode.opcode[2]
.sym 28984 servant.cpu.cpu.decode.opcode[0]
.sym 28985 servant.wb_dbus_we
.sym 28986 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 28987 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[8]
.sym 28988 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 28989 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[8]
.sym 28990 wb_mem_rdt[30]
.sym 28994 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 28995 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[14]
.sym 28996 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 28997 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[14]
.sym 28998 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[30]_new_
.sym 28999 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[62]_new_
.sym 29000 $abc$8301$new_n1329_
.sym 29001 $abc$8301$new_n1330_
.sym 29002 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 29003 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[7]
.sym 29004 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 29005 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[7]
.sym 29006 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 29007 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[2]
.sym 29008 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 29009 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[2]
.sym 29010 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 29011 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[14]
.sym 29012 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 29013 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[14]
.sym 29014 $abc$8301$auto$simplemap.cc:168:logic_reduce$2295_new_inv_
.sym 29015 $abc$8301$ram.we[3]_new_
.sym 29018 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 29019 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[7]
.sym 29020 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 29021 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[7]
.sym 29022 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 29023 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[14]
.sym 29024 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[14]_new_inv_
.sym 29026 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 29027 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[10]
.sym 29028 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 29029 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[10]
.sym 29030 $abc$8301$auto$simplemap.cc:168:logic_reduce$2295_new_inv_
.sym 29031 $abc$8301$ram.we[2]_new_
.sym 29034 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 29035 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[6]
.sym 29036 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 29037 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[6]
.sym 29038 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 29039 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[11]
.sym 29040 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 29041 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[11]
.sym 29042 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 29043 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[3]
.sym 29044 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 29045 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[3]
.sym 29046 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 29047 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[13]
.sym 29048 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 29049 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[13]
.sym 29050 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 29051 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[0]
.sym 29052 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 29053 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[0]
.sym 29054 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 29055 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[4]
.sym 29056 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 29057 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[4]
.sym 29058 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 29059 dat[20]
.sym 29062 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 29063 dat[17]
.sym 29066 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 29067 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[1]
.sym 29068 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 29069 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[1]
.sym 29070 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 29071 dat[21]
.sym 29074 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 29075 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[15]
.sym 29076 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 29077 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[15]
.sym 29078 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 29079 dat[28]
.sym 29082 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 29083 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[15]
.sym 29084 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 29085 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[15]
.sym 29086 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 29087 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[9]
.sym 29088 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 29089 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[9]
.sym 29090 servant.cpu.cpu.rs2_addr[1]
.sym 29091 wb_mem_rdt[20]
.sym 29092 servant.wb_ibus_ack
.sym 29094 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 29095 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[10]
.sym 29098 servant.cpu.cpu.rs2_addr[2]
.sym 29099 wb_mem_rdt[21]
.sym 29100 servant.wb_ibus_ack
.sym 29102 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3175_new_inv_
.sym 29103 $abc$8301$ram.we[3]_new_
.sym 29106 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 29107 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[1]
.sym 29108 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 29109 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[1]
.sym 29110 servant.cpu.cpu.rs2_addr[3]
.sym 29111 wb_mem_rdt[22]
.sym 29112 servant.wb_ibus_ack
.sym 29114 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 29115 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[0]
.sym 29118 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3175_new_inv_
.sym 29119 $abc$8301$ram.we[2]_new_
.sym 29122 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[26]_new_
.sym 29123 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[58]_new_
.sym 29124 $abc$8301$new_n1323_
.sym 29125 $abc$8301$new_n1324_
.sym 29126 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 29127 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[0]
.sym 29128 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 29129 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[0]
.sym 29130 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 29131 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[10]
.sym 29134 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 29135 dat[18]
.sym 29138 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[16]_new_
.sym 29139 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[48]_new_
.sym 29140 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4426[2]_new_inv_
.sym 29141 $abc$8301$new_n1558_
.sym 29142 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 29143 dat[29]
.sym 29146 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 29147 dat[26]
.sym 29150 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 29151 dat[30]
.sym 29154 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 29155 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[13]
.sym 29156 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 29157 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[13]
.sym 29158 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3455_new_inv_
.sym 29159 $abc$8301$ram.we[2]_new_
.sym 29162 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 29163 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[11]
.sym 29164 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 29165 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[11]
.sym 29166 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3455_new_inv_
.sym 29167 $abc$8301$ram.we[3]_new_
.sym 29170 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 29171 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[8]
.sym 29172 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 29173 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[8]
.sym 29174 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 29175 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[10]
.sym 29176 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[10]_new_inv_
.sym 29178 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 29179 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[10]
.sym 29180 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 29181 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[10]
.sym 29182 $abc$8301$ram.we[2]_new_
.sym 29183 $abc$8301$ram.we[3]_new_
.sym 29184 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3455_new_inv_
.sym 29186 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 29187 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[11]
.sym 29190 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 29191 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[8]
.sym 29194 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 29195 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[8]
.sym 29198 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[24]_new_
.sym 29199 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[56]_new_
.sym 29200 $abc$8301$new_n1504_
.sym 29201 $abc$8301$new_n1505_
.sym 29202 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[11]
.sym 29203 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 29204 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[11]_new_inv_
.sym 29206 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[27]_new_
.sym 29207 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[59]_new_
.sym 29208 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4466[2]_new_inv_
.sym 29209 $abc$8301$new_n1520_
.sym 29210 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[8]
.sym 29211 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 29212 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[8]_new_inv_
.sym 29214 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 29215 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[11]
.sym 29218 $abc$8301$auto$alumacc.cc:491:replace_alu$1394[6]
.sym 29219 $abc$8301$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:53$28_Y[3]
.sym 29222 $abc$8301$auto$alumacc.cc:491:replace_alu$1394[6]
.sym 29223 $abc$8301$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:53$28_Y[6]
.sym 29227 $PACKER_VCC_NET
.sym 29228 tx_to_pc.clock_count[0]
.sym 29230 $abc$8301$auto$alumacc.cc:491:replace_alu$1394[6]
.sym 29231 tx_to_pc.state[0]
.sym 29232 tx_to_pc.state[1]
.sym 29234 $abc$8301$auto$alumacc.cc:491:replace_alu$1394[6]
.sym 29235 $abc$8301$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:53$28_Y[5]
.sym 29238 $abc$8301$auto$alumacc.cc:491:replace_alu$1394[6]
.sym 29239 $abc$8301$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:53$28_Y[4]
.sym 29242 $abc$8301$auto$alumacc.cc:491:replace_alu$1394[6]
.sym 29243 $abc$8301$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:53$28_Y[2]
.sym 29246 $abc$8301$auto$alumacc.cc:491:replace_alu$1394[6]
.sym 29247 $abc$8301$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:53$28_Y[0]
.sym 29251 tx_to_pc.clock_count[0]
.sym 29255 tx_to_pc.clock_count[1]
.sym 29259 tx_to_pc.clock_count[2]
.sym 29263 tx_to_pc.clock_count[3]
.sym 29264 $PACKER_VCC_NET
.sym 29267 tx_to_pc.clock_count[4]
.sym 29268 $PACKER_VCC_NET
.sym 29271 tx_to_pc.clock_count[5]
.sym 29275 tx_to_pc.clock_count[6]
.sym 29279 $PACKER_VCC_NET
.sym 29281 $nextpnr_ICESTORM_LC_2$I3
.sym 29282 $abc$8301$auto$simplemap.cc:309:simplemap_lut$2478_new_inv_
.sym 29283 tx_to_pc.state[1]
.sym 29284 tx_to_pc.state[0]
.sym 29285 $nextpnr_ICESTORM_LC_2$COUT
.sym 29294 servant.mdu_rs1[20]
.sym 29295 servant.wb_ibus_adr[20]
.sym 29296 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 29298 clock_gen.pll.rst_reg[0]
.sym 29302 $abc$8301$servant.cpu.cpu.ctrl.pc_plus_4_cy_new_inv_
.sym 29303 $abc$8301$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 29310 $abc$8301$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$387_Y_new_
.sym 29311 $abc$8301$auto$alumacc.cc:474:replace_alu$1444.AA[0]_new_
.sym 29312 servant.cpu.cpu.bufreg.c_r
.sym 29313 servant.cpu.cpu.bufreg_en
.sym 29314 servant.mdu_rs1[22]
.sym 29318 servant.mdu_rs1[22]
.sym 29319 servant.wb_ibus_adr[22]
.sym 29320 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 29322 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 29323 servant.mdu_rs1[21]
.sym 29324 $abc$8301$new_n1857_
.sym 29325 $abc$8301$new_n1856_
.sym 29326 servant.mdu_rs1[23]
.sym 29330 adr[2]
.sym 29331 $abc$8301$new_n1203_
.sym 29332 $abc$8301$new_n1194_
.sym 29333 $abc$8301$new_n1191_
.sym 29334 adr[3]
.sym 29335 adr[4]
.sym 29336 adr[5]
.sym 29337 adr[6]
.sym 29338 servant.mdu_rs1[21]
.sym 29342 servant.mdu_rs1[14]
.sym 29346 $abc$8301$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 29347 clock_gen.pll.rst_reg[1]
.sym 29350 servant.mdu_rs1[6]
.sym 29351 servant.wb_ibus_adr[6]
.sym 29352 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 29354 servant.mdu_rs1[13]
.sym 29358 servant.mdu_rs1[8]
.sym 29362 adr[9]
.sym 29363 $abc$8301$new_n1197_
.sym 29364 $abc$8301$auto$rtlil.cc:1874:Eq$1484
.sym 29365 $abc$8301$new_n1196_
.sym 29366 servant.mdu_rs1[6]
.sym 29370 adr[7]
.sym 29371 adr[8]
.sym 29374 servant.mdu_rs1[7]
.sym 29378 servant.mdu_rs1[7]
.sym 29379 servant.wb_ibus_adr[7]
.sym 29380 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 29382 $abc$8301$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$387_Y_new_
.sym 29383 $abc$8301$auto$alumacc.cc:474:replace_alu$1444.AA[0]_new_
.sym 29384 servant.cpu.cpu.bufreg.c_r
.sym 29385 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 29386 servant.wb_ibus_adr[8]
.sym 29390 servant.wb_ibus_adr[9]
.sym 29398 servant.mdu_rs1[8]
.sym 29399 servant.wb_ibus_adr[8]
.sym 29400 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 29402 clock_gen.pll.rst_reg[1]
.sym 29403 servant.cpu.cpu.state.ibus_cyc
.sym 29406 servant.wb_ibus_adr[7]
.sym 29410 $abc$8301$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 29411 servant.mdu_op[2]
.sym 29412 $abc$8301$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 29413 $abc$8301$new_n1729_
.sym 29414 $abc$8301$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 29415 servant.cpu.cpu.state.init_done
.sym 29416 servant.cpu.cpu.new_irq
.sym 29418 $abc$8301$servant.cpu.cpu.bufreg2.i_byte_valid_new_inv_
.sym 29419 servant.cpu.cpu.cnt_en
.sym 29420 $abc$8301$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 29421 servant.wb_dbus_ack
.sym 29422 servant.mdu_rs1[9]
.sym 29426 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 29427 servant.mdu_rs1[31]
.sym 29428 servant.cpu.cpu.bufreg_sh_signed
.sym 29429 $abc$8301$new_n1447_
.sym 29430 servant.mdu_op[1]
.sym 29431 servant.cpu.cpu.decode.opcode[2]
.sym 29434 servant.mdu_op[2]
.sym 29435 servant.wb_dbus_we
.sym 29436 servant.cpu.cpu.bufreg_sh_signed
.sym 29437 servant.mdu_op[1]
.sym 29438 servant.cpu.cpu.decode.opcode[2]
.sym 29439 $abc$8301$new_n1730_
.sym 29440 servant.wb_dbus_ack
.sym 29441 servant.cpu.cpu.branch_op
.sym 29442 servant.mdu_rs1[30]
.sym 29443 servant.mdu_rs1[31]
.sym 29446 servant.cpu.cpu.decode.opcode[1]
.sym 29447 servant.cpu.cpu.decode.opcode[0]
.sym 29448 servant.cpu.cpu.branch_op
.sym 29449 servant.cpu.rdata0
.sym 29450 wb_mem_rdt[4]
.sym 29454 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 29455 $abc$8301$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 29456 $abc$8301$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$130_Y_new_
.sym 29457 servant.wb_dbus_we
.sym 29458 wb_mem_rdt[3]
.sym 29462 wb_mem_rdt[6]
.sym 29466 wb_mem_rdt[5]
.sym 29470 wb_mem_rdt[2]
.sym 29475 $PACKER_VCC_NET
.sym 29476 servant.wb_timer_rdt[0]
.sym 29478 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 29479 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[2]
.sym 29482 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 29483 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[7]
.sym 29486 servant.mdu_rs1[0]
.sym 29487 servant.mdu_rs1[1]
.sym 29488 servant.mdu_op[1]
.sym 29489 $abc$8301$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$50_Y_new_
.sym 29490 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 29491 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[15]
.sym 29494 servant.mdu_op[0]
.sym 29495 servant.mdu_rs1[0]
.sym 29498 servant.cpu.cpu.decode.opcode[2]
.sym 29499 servant.cpu.cpu.branch_op
.sym 29502 $abc$8301$new_n1053_
.sym 29503 servant.mdu_rs1[1]
.sym 29504 servant.mdu_op[1]
.sym 29505 $abc$8301$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$50_Y_new_
.sym 29506 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[23]_new_
.sym 29507 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[55]_new_
.sym 29508 $abc$8301$new_n1497_
.sym 29509 $abc$8301$new_n1498_
.sym 29510 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[18]_new_
.sym 29511 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[50]_new_
.sym 29512 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4394[2]_new_inv_
.sym 29513 $abc$8301$new_n1572_
.sym 29514 wb_mem_rdt[20]
.sym 29518 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 29519 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[4]
.sym 29522 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[2]
.sym 29523 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 29524 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[2]_new_inv_
.sym 29526 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 29527 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[7]
.sym 29530 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 29531 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[2]
.sym 29532 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 29533 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[2]
.sym 29534 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[7]
.sym 29535 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 29536 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[7]_new_inv_
.sym 29538 servant.cpu.cpu.immdec.imm19_12_20[2]
.sym 29539 wb_mem_rdt[12]
.sym 29540 servant.wb_ibus_ack
.sym 29542 servant.cpu.rreg0[0]
.sym 29543 wb_mem_rdt[14]
.sym 29544 servant.wb_ibus_ack
.sym 29546 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 29547 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[4]
.sym 29548 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 29549 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[4]
.sym 29550 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 29551 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[4]
.sym 29552 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[4]_new_inv_
.sym 29554 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[20]_new_
.sym 29555 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[52]_new_
.sym 29556 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4442[2]_new_inv_
.sym 29557 $abc$8301$new_n1306_
.sym 29558 servant.cpu.cpu.immdec.imm19_12_20[3]
.sym 29559 wb_mem_rdt[13]
.sym 29560 servant.wb_ibus_ack
.sym 29562 servant.cpu.cpu.immdec.imm19_12_20[1]
.sym 29563 wb_mem_rdt[20]
.sym 29564 servant.wb_ibus_ack
.sym 29566 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 29567 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[5]
.sym 29568 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 29569 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[5]
.sym 29570 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 29571 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[6]
.sym 29572 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[6]_new_inv_
.sym 29574 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 29575 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[15]
.sym 29576 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[15]_new_inv_
.sym 29578 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 29579 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[4]
.sym 29582 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 29583 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[6]
.sym 29586 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 29587 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[15]
.sym 29590 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[31]_new_
.sym 29591 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[79]_new_
.sym 29592 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4498[1]_new_inv_
.sym 29593 $abc$8301$new_n1336_
.sym 29594 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 29595 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[6]
.sym 29596 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 29597 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[6]
.sym 29598 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[22]_new_
.sym 29599 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[54]_new_
.sym 29600 $abc$8301$new_n1317_
.sym 29601 $abc$8301$new_n1318_
.sym 29602 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 29603 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[1]
.sym 29606 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[1]
.sym 29607 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 29608 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[1]_new_inv_
.sym 29610 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 29611 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[1]
.sym 29614 $abc$8301$new_n1098_
.sym 29615 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$484_Y_new_
.sym 29616 servant.cpu.cpu.new_irq
.sym 29618 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 29619 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[2]
.sym 29622 servant.cpu.cpu.ebreak
.sym 29623 $abc$8301$new_n1098_
.sym 29624 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$484_Y_new_
.sym 29625 $abc$8301$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$217_Y_new_
.sym 29626 servant.cpu.cpu.csr.mcause3_0[3]
.sym 29627 $abc$8301$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$216_Y_new_
.sym 29628 servant.cpu.cpu.new_irq
.sym 29629 servant.cpu.cpu.branch_op
.sym 29630 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[17]_new_
.sym 29631 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[49]_new_
.sym 29632 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4434[2]_new_inv_
.sym 29633 $abc$8301$new_n1565_
.sym 29634 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 29635 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[3]
.sym 29638 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 29639 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[3]
.sym 29640 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 29641 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[3]
.sym 29642 servant.cpu.rreg0[3]
.sym 29643 $abc$8301$ram.o_wb_rdt[17]_new_inv_
.sym 29644 servant.wb_ibus_ack
.sym 29646 servant.cpu.cpu.state.misalign_trap_sync
.sym 29647 servant.cpu.cpu.csr.mcause3_0[2]
.sym 29648 servant.cpu.cpu.branch_op
.sym 29649 servant.wb_dbus_we
.sym 29650 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[19]_new_
.sym 29651 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[51]_new_
.sym 29652 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4402[2]_new_inv_
.sym 29653 $abc$8301$new_n1580_
.sym 29654 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[0]
.sym 29655 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 29656 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[0]_new_inv_
.sym 29658 servant.cpu.rreg0[2]
.sym 29659 $abc$8301$ram.o_wb_rdt[16]_new_inv_
.sym 29660 servant.wb_ibus_ack
.sym 29662 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 29663 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[3]
.sym 29666 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 29667 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[9]
.sym 29668 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 29669 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[9]
.sym 29670 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[25]_new_
.sym 29671 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[57]_new_
.sym 29672 $abc$8301$new_n1511_
.sym 29673 $abc$8301$new_n1512_
.sym 29674 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[13]
.sym 29675 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 29676 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[13]_new_inv_
.sym 29678 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 29679 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[9]
.sym 29682 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 29683 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[9]
.sym 29686 servant.cpu.cpu.state.misalign_trap_sync
.sym 29687 servant.cpu.cpu.csr.mcause3_0[1]
.sym 29688 $abc$8301$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$223_Y_new_inv_
.sym 29690 $abc$8301$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$223_Y_new_inv_
.sym 29691 $abc$8301$new_n1754_
.sym 29694 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[9]
.sym 29695 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 29696 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[9]_new_inv_
.sym 29698 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 29699 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[13]
.sym 29706 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[29]_new_
.sym 29707 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[61]_new_
.sym 29708 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4482[2]_new_inv_
.sym 29709 $abc$8301$new_n1534_
.sym 29714 servant.cpu.cpu.rs2_addr[4]
.sym 29715 $abc$8301$ram.o_wb_rdt[23]_new_inv_
.sym 29716 servant.wb_ibus_ack
.sym 29718 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 29719 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[13]
.sym 29725 wb_mem_rdt[30]
.sym 29726 servant.cpu.cpu.immdec.imm30_25[0]
.sym 29727 $abc$8301$ram.o_wb_rdt[24]_new_inv_
.sym 29728 servant.wb_ibus_ack
.sym 29734 tx_to_pc.state[0]
.sym 29735 tx_to_pc.state[1]
.sym 29745 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6124
.sym 29753 $abc$8301$auto$rtlil.cc:1969:NotGate$8039
.sym 29754 $abc$8301$auto$alumacc.cc:491:replace_alu$1394[6]
.sym 29755 tx_to_pc.clock_count[1]
.sym 29758 $abc$8301$auto$rtlil.cc:1969:NotGate$8039
.sym 29759 tx_to_pc.clock_count[0]
.sym 29760 $abc$8301$auto$alumacc.cc:491:replace_alu$1394[6]
.sym 29762 $abc$8301$auto$rtlil.cc:1969:NotGate$8039
.sym 29763 pc_active
.sym 29764 $abc$8301$techmap$techmap\tx_to_pc.$procmux$1128.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$2404_Y_new_inv_
.sym 29766 tx_to_pc.state[1]
.sym 29770 $abc$8301$new_n1019_
.sym 29771 $abc$8301$new_n1022_
.sym 29772 tx_to_pc.state[0]
.sym 29773 tx_to_pc.state[1]
.sym 29774 $abc$8301$auto$ice40_ffinit.cc:141:execute$7995
.sym 29775 $abc$8301$auto$ice40_ffinit.cc:141:execute$7991
.sym 29776 tx_to_pc.data_index[2]
.sym 29778 tx_to_pc.state[0]
.sym 29779 $abc$8301$auto$alumacc.cc:491:replace_alu$1394[6]
.sym 29780 tx_to_pc.state[1]
.sym 29786 tx_to_pc.state[1]
.sym 29787 tx_to_pc.state[0]
.sym 29788 $abc$8301$auto$alumacc.cc:491:replace_alu$1394[6]
.sym 29790 $abc$8301$auto$ice40_ffinit.cc:141:execute$8015
.sym 29791 $abc$8301$auto$ice40_ffinit.cc:141:execute$8003
.sym 29792 tx_to_pc.data_index[2]
.sym 29795 tx_to_pc.data_index[0]
.sym 29800 tx_to_pc.data_index[1]
.sym 29804 tx_to_pc.data_index[2]
.sym 29805 $auto$alumacc.cc:474:replace_alu$1429.C[2]
.sym 29806 $abc$8301$new_n993_
.sym 29807 data_to[7]
.sym 29808 $abc$8301$auto$ice40_ffinit.cc:141:execute$7991
.sym 29809 $abc$8301$techmap$techmap\tx_to_pc.$procmux$1128.$and$/usr/bin/../share/yosys/techmap.v:434$2403_Y[1]_new_
.sym 29810 $abc$8301$new_n993_
.sym 29811 data_to[3]
.sym 29812 $abc$8301$auto$ice40_ffinit.cc:141:execute$7995
.sym 29813 $abc$8301$techmap$techmap\tx_to_pc.$procmux$1128.$and$/usr/bin/../share/yosys/techmap.v:434$2403_Y[1]_new_
.sym 29814 $abc$8301$new_n993_
.sym 29815 data_to[2]
.sym 29816 $abc$8301$auto$ice40_ffinit.cc:141:execute$8003
.sym 29817 $abc$8301$techmap$techmap\tx_to_pc.$procmux$1128.$and$/usr/bin/../share/yosys/techmap.v:434$2403_Y[1]_new_
.sym 29818 $abc$8301$new_n993_
.sym 29819 data_to[6]
.sym 29820 $abc$8301$auto$ice40_ffinit.cc:141:execute$8015
.sym 29821 $abc$8301$techmap$techmap\tx_to_pc.$procmux$1128.$and$/usr/bin/../share/yosys/techmap.v:434$2403_Y[1]_new_
.sym 29822 $abc$8301$auto$simplemap.cc:309:simplemap_lut$2478_new_inv_
.sym 29823 $abc$8301$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$33_Y[2]
.sym 29824 tx_to_pc.data_index[2]
.sym 29825 $abc$8301$auto$alumacc.cc:491:replace_alu$1394[6]
.sym 29826 wb_mem_rdt[2]
.sym 29830 wb_mem_rdt[3]
.sym 29834 wb_mem_rdt[4]
.sym 29838 wb_mem_rdt[7]
.sym 29842 wb_mem_rdt[6]
.sym 29847 $PACKER_VCC_NET
.sym 29848 tx_to_pc.data_index[0]
.sym 29850 $abc$8301$auto$simplemap.cc:309:simplemap_lut$2478_new_inv_
.sym 29851 $abc$8301$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$33_Y[0]
.sym 29852 tx_to_pc.data_index[0]
.sym 29853 $abc$8301$auto$alumacc.cc:491:replace_alu$1394[6]
.sym 29854 wb_mem_rdt[0]
.sym 29858 $abc$8301$techmap\tx_to_pc.$procmux$1120_Y[2]_new_inv_
.sym 29859 $abc$8301$auto$simplemap.cc:309:simplemap_lut$2230_new_
.sym 29865 tx_to_pc.data_index[1]
.sym 29878 tx_to_pc.state[0]
.sym 29886 tx_to_pc.state[0]
.sym 29887 tx_to_pc.state[1]
.sym 29890 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 29891 $abc$8301$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 29894 $abc$8301$auto$wreduce.cc:455:run$1335[5]
.sym 29895 servant.cpu.cpu.cnt_done
.sym 29896 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 29897 $abc$8301$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 29902 $abc$8301$adr[11]_new_inv_
.sym 29903 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2280[2]_new_
.sym 29904 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2800[0]_new_
.sym 29906 dat[0]
.sym 29910 $abc$8301$adr[11]_new_inv_
.sym 29911 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2280[2]_new_
.sym 29912 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2800[0]_new_
.sym 29914 servant.mdu_rs1[12]
.sym 29915 servant.wb_ibus_adr[12]
.sym 29916 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 29918 $abc$8301$auto$ice40_ffinit.cc:141:execute$8019
.sym 29922 servant.mdu_rs1[10]
.sym 29926 servant.mdu_rs1[11]
.sym 29927 servant.wb_ibus_adr[11]
.sym 29928 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 29930 servant.mdu_rs1[12]
.sym 29934 servant.mdu_rs1[10]
.sym 29935 servant.wb_ibus_adr[10]
.sym 29936 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 29938 servant.mdu_rs1[31]
.sym 29939 servant.mdu_rs1[30]
.sym 29940 $abc$8301$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 29941 servant.wb_dbus_we
.sym 29942 servant.mdu_rs1[9]
.sym 29943 servant.wb_ibus_adr[9]
.sym 29944 $abc$8301$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$139_Y_new_inv_
.sym 29946 dat[6]
.sym 29947 $abc$8301$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$363_Y_new_
.sym 29948 $abc$8301$new_n1606_
.sym 29950 servant.mdu_rs1[11]
.sym 29954 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2800[0]_new_
.sym 29955 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2280[2]_new_
.sym 29956 $abc$8301$adr[11]_new_inv_
.sym 29958 $abc$8301$auto$ice40_ffinit.cc:141:execute$7955
.sym 29962 servant.wb_ibus_adr[11]
.sym 29966 servant.wb_ibus_adr[12]
.sym 29970 servant.wb_ibus_adr[10]
.sym 29974 servant.wb_dbus_we
.sym 29975 $abc$8301$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 29976 servant.mdu_rs1[31]
.sym 29977 clock_gen.pll.rst_reg[1]
.sym 29978 adr[7]
.sym 29979 $abc$8301$auto$ice40_ffinit.cc:141:execute$7955
.sym 29980 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 29982 adr[5]
.sym 29983 $abc$8301$auto$ice40_ffinit.cc:141:execute$7951
.sym 29984 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 29986 servant.wb_dbus_ack
.sym 29987 $abc$8301$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$363_Y_new_
.sym 29988 dat[0]
.sym 29989 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7354
.sym 29990 servant.mdu_rs1[0]
.sym 29991 servant.mdu_rs1[1]
.sym 29992 $abc$8301$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$50_Y_new_
.sym 29994 dat[2]
.sym 29995 dat[1]
.sym 29996 $abc$8301$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$363_Y_new_
.sym 29998 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[1]_new_inv_
.sym 29999 $abc$8301$servant.cpu.cpu.bufreg2.dat_shamt[1]_new_inv_
.sym 30000 servant.wb_dbus_ack
.sym 30002 dat[0]
.sym 30003 dat[16]
.sym 30004 servant.mdu_rs1[0]
.sym 30005 $abc$8301$new_n1866_
.sym 30006 dat[8]
.sym 30007 dat[24]
.sym 30008 servant.mdu_rs1[0]
.sym 30009 servant.mdu_rs1[1]
.sym 30010 $abc$8301$new_n1053_
.sym 30011 servant.mdu_rs1[1]
.sym 30012 servant.mdu_op[1]
.sym 30013 $abc$8301$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$50_Y_new_
.sym 30014 $abc$8301$ram.we[2]_new_
.sym 30015 $abc$8301$ram.we[3]_new_
.sym 30016 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$2033_new_inv_
.sym 30018 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2280[2]_new_
.sym 30019 $abc$8301$adr[11]_new_inv_
.sym 30020 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2800[0]_new_
.sym 30022 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$484_Y_new_
.sym 30023 servant.mdu_op[2]
.sym 30024 $abc$8301$new_n1749_
.sym 30025 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6970
.sym 30026 servant.wb_ibus_ack
.sym 30027 servant.cpu.cpu.cnt_en
.sym 30030 $abc$8301$servant.cpu.cpu.immdec.signbit_new_
.sym 30031 wb_mem_rdt[7]
.sym 30032 servant.wb_ibus_ack
.sym 30034 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2280[2]_new_
.sym 30035 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2800[0]_new_
.sym 30036 $abc$8301$adr[11]_new_inv_
.sym 30038 servant.cpu.cpu.decode.opcode[0]
.sym 30039 servant.cpu.cpu.decode.opcode[1]
.sym 30040 servant.wb_ibus_ack
.sym 30041 servant.cpu.cpu.decode.opcode[2]
.sym 30042 servant.cpu.cpu.decode.opcode[0]
.sym 30043 servant.cpu.cpu.decode.opcode[2]
.sym 30044 servant.cpu.cpu.decode.opcode[1]
.sym 30046 servant.mdu_op[2]
.sym 30047 $abc$8301$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$484_Y_new_
.sym 30048 servant.cpu.cpu.immdec.imm31
.sym 30050 $abc$8301$techmap\tx_to_pc.$procmux$1120_Y[0]_new_inv_
.sym 30051 $abc$8301$auto$simplemap.cc:309:simplemap_lut$2230_new_
.sym 30054 $abc$8301$ram.we[2]_new_
.sym 30055 $abc$8301$ram.we[3]_new_
.sym 30056 $abc$8301$auto$simplemap.cc:168:logic_reduce$2295_new_inv_
.sym 30058 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 30059 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[5]
.sym 30062 servant.cpu.cpu.immdec.imm19_12_20[0]
.sym 30063 $abc$8301$servant.cpu.cpu.immdec.signbit_new_
.sym 30064 $abc$8301$servant.cpu.cpu.immdec.i_ctrl[1]_new_
.sym 30066 $abc$8301$auto$alumacc.cc:491:replace_alu$1394[6]
.sym 30067 tx_to_pc.data_index[0]
.sym 30068 tx_to_pc.data_index[1]
.sym 30069 $abc$8301$auto$simplemap.cc:309:simplemap_lut$2230_new_
.sym 30070 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 30071 dat[24]
.sym 30074 servant.cpu.cpu.immdec.imm7
.sym 30075 $abc$8301$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$413_Y_new_
.sym 30076 servant.cpu.cpu.decode.opcode[0]
.sym 30077 servant.cpu.cpu.branch_op
.sym 30078 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 30079 dat[16]
.sym 30082 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 30083 dat[22]
.sym 30086 servant.cpu.cpu.rs2_addr[0]
.sym 30087 $abc$8301$servant.cpu.cpu.immdec.signbit_new_
.sym 30088 servant.cpu.cpu.branch_op
.sym 30090 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 30091 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[5]
.sym 30092 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[5]_new_inv_
.sym 30094 $abc$8301$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$633_Y
.sym 30095 servant.cpu.cpu.cnt_done
.sym 30098 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 30099 $abc$8301$auto$memory_bram.cc:922:replace_cell$1591[12]
.sym 30102 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 30103 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[5]
.sym 30104 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 30105 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[5]
.sym 30106 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[21]_new_
.sym 30107 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[53]_new_
.sym 30108 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4410[2]_new_inv_
.sym 30109 $abc$8301$new_n1312_
.sym 30110 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 30111 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[5]
.sym 30114 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 30115 dat[23]
.sym 30118 $abc$8301$ram.we[2]_new_
.sym 30119 $abc$8301$ram.we[3]_new_
.sym 30120 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3175_new_inv_
.sym 30122 servant.cpu.rreg0[1]
.sym 30123 $abc$8301$ram.o_wb_rdt[15]_new_inv_
.sym 30124 servant.wb_ibus_ack
.sym 30126 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 30127 dat[27]
.sym 30130 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 30131 dat[31]
.sym 30134 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 30135 dat[19]
.sym 30138 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 30139 dat[25]
.sym 30142 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 30143 $abc$8301$auto$memory_bram.cc:922:replace_cell$1617[12]
.sym 30144 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 30145 $abc$8301$auto$memory_bram.cc:922:replace_cell$1604[12]
.sym 30146 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 30147 $abc$8301$auto$memory_bram.cc:922:replace_cell$1630[12]
.sym 30150 servant.cpu.cpu.decode.opcode[2]
.sym 30151 servant.wb_dbus_we
.sym 30152 servant.cpu.cpu.branch_op
.sym 30153 servant.cpu.cpu.decode.opcode[0]
.sym 30154 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[28]_new_
.sym 30155 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.B_AND_S[76]_new_
.sym 30156 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4474[1]_new_inv_
.sym 30157 $abc$8301$new_n1527_
.sym 30158 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 30159 $abc$8301$auto$memory_bram.cc:922:replace_cell$1643[12]
.sym 30160 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 30161 $abc$8301$auto$memory_bram.cc:922:replace_cell$1578[12]
.sym 30162 servant.cpu.cpu.immdec.imm30_25[0]
.sym 30163 $abc$8301$ram.o_wb_rdt[11]_new_inv_
.sym 30164 servant.wb_ibus_ack
.sym 30166 servant.cpu.cpu.rd_addr[4]
.sym 30167 $abc$8301$ram.o_wb_rdt[10]_new_inv_
.sym 30168 servant.wb_ibus_ack
.sym 30170 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[12]
.sym 30171 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 30172 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[12]_new_inv_
.sym 30174 $abc$8301$auto$memory_bram.cc:922:replace_cell$1656[3]
.sym 30175 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 30176 $abc$8301$auto$memory_bram.cc:983:replace_cell$1665.Y_B[3]_new_inv_
.sym 30178 servant.cpu.cpu.immdec.imm30_25[3]
.sym 30179 $abc$8301$ram.o_wb_rdt[27]_new_inv_
.sym 30180 servant.wb_ibus_ack
.sym 30182 $abc$8301$servant.cpu.cpu.immdec.i_immdec_en[3]_new_inv_
.sym 30183 servant.cpu.cpu.cnt_en
.sym 30184 servant.wb_ibus_ack
.sym 30186 servant.cpu.cpu.immdec.imm30_25[4]
.sym 30187 $abc$8301$ram.o_wb_rdt[28]_new_inv_
.sym 30188 servant.wb_ibus_ack
.sym 30190 servant.cpu.cpu.immdec.imm30_25[2]
.sym 30191 wb_mem_rdt[26]
.sym 30192 servant.wb_ibus_ack
.sym 30194 wb_mem_rdt[30]
.sym 30195 $abc$8301$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$414_Y_new_inv_
.sym 30196 servant.wb_ibus_ack
.sym 30198 servant.mdu_rs1[30]
.sym 30199 $abc$8301$ram.o_wb_rdt[25]_new_inv_
.sym 30200 servant.wb_timer_rdt[25]
.sym 30201 servant.mdu_rs1[31]
.sym 30202 servant.cpu.cpu.immdec.imm30_25[5]
.sym 30203 $abc$8301$ram.o_wb_rdt[29]_new_inv_
.sym 30204 servant.wb_ibus_ack
.sym 30206 servant.cpu.cpu.immdec.imm30_25[1]
.sym 30207 $abc$8301$ram.o_wb_rdt[25]_new_inv_
.sym 30208 servant.wb_ibus_ack
.sym 30210 servant.mdu_rs1[30]
.sym 30211 wb_mem_rdt[26]
.sym 30212 servant.wb_timer_rdt[26]
.sym 30213 servant.mdu_rs1[31]
.sym 30214 servant.mdu_rs1[30]
.sym 30215 wb_mem_rdt[31]
.sym 30216 servant.wb_timer_rdt[31]
.sym 30217 servant.mdu_rs1[31]
.sym 30218 dat[26]
.sym 30219 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[25]_new_
.sym 30220 servant.wb_dbus_ack
.sym 30222 dat[27]
.sym 30223 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[26]_new_
.sym 30224 servant.wb_dbus_ack
.sym 30226 $abc$8301$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 30227 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[31]_new_inv_
.sym 30228 servant.wb_dbus_ack
.sym 30230 dat[25]
.sym 30231 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[24]_new_
.sym 30232 servant.wb_dbus_ack
.sym 30238 servant.mdu_rs1[30]
.sym 30239 $abc$8301$ram.o_wb_rdt[24]_new_inv_
.sym 30240 servant.wb_timer_rdt[24]
.sym 30241 servant.mdu_rs1[31]
.sym 30254 $auto$ice40_ffinit.cc:140:execute$8026
.sym 30262 dat[1]
.sym 30263 $abc$8301$auto$wreduce.cc:455:run$1335[0]
.sym 30264 $abc$8301$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$363_Y_new_
.sym 30271 dat[0]
.sym 30273 $PACKER_VCC_NET
.sym 30274 $abc$8301$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.$1\buffer[7:0][3]_new_
.sym 30275 $abc$8301$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.$1\buffer[7:0][1]_new_
.sym 30276 tx_to_pc.data_index[1]
.sym 30277 tx_to_pc.data_index[0]
.sym 30278 $abc$8301$auto$ice40_ffinit.cc:141:execute$8007
.sym 30279 $abc$8301$auto$ice40_ffinit.cc:141:execute$7935
.sym 30280 tx_to_pc.data_index[2]
.sym 30282 $abc$8301$auto$ice40_ffinit.cc:141:execute$8011
.sym 30283 $abc$8301$auto$ice40_ffinit.cc:141:execute$7999
.sym 30284 tx_to_pc.data_index[2]
.sym 30286 servant.mdu_rs1[30]
.sym 30287 servant.wb_gpio_rdt
.sym 30288 servant.wb_timer_rdt[0]
.sym 30289 servant.mdu_rs1[31]
.sym 30290 q$SB_IO_OUT
.sym 30294 $0\pc_active[0:0]
.sym 30298 $abc$8301$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$130_Y_new_
.sym 30299 wb_mem_rdt[0]
.sym 30300 $abc$8301$new_n1591_
.sym 30302 $abc$8301$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.$1\buffer[7:0][2]_new_
.sym 30303 $abc$8301$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.$1\buffer[7:0][0]_new_
.sym 30304 tx_to_pc.data_index[0]
.sym 30305 tx_to_pc.data_index[1]
.sym 30306 $abc$8301$new_n1858_
.sym 30307 $abc$8301$adr[20]_new_inv_
.sym 30308 $abc$8301$adr[22]_new_inv_
.sym 30310 $abc$8301$new_n993_
.sym 30311 data_to[5]
.sym 30312 $abc$8301$auto$ice40_ffinit.cc:141:execute$8011
.sym 30313 $abc$8301$techmap$techmap\tx_to_pc.$procmux$1128.$and$/usr/bin/../share/yosys/techmap.v:434$2403_Y[1]_new_
.sym 30314 $abc$8301$new_n993_
.sym 30315 data_to[4]
.sym 30316 $abc$8301$auto$ice40_ffinit.cc:141:execute$8007
.sym 30317 $abc$8301$techmap$techmap\tx_to_pc.$procmux$1128.$and$/usr/bin/../share/yosys/techmap.v:434$2403_Y[1]_new_
.sym 30318 $abc$8301$new_n993_
.sym 30319 data_to[1]
.sym 30320 $abc$8301$auto$ice40_ffinit.cc:141:execute$7999
.sym 30321 $abc$8301$techmap$techmap\tx_to_pc.$procmux$1128.$and$/usr/bin/../share/yosys/techmap.v:434$2403_Y[1]_new_
.sym 30322 servant.mdu_rs1[31]
.sym 30323 servant.wb_timer_rdt[3]
.sym 30324 wb_mem_rdt[3]
.sym 30325 $abc$8301$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$130_Y_new_
.sym 30326 $abc$8301$new_n993_
.sym 30327 data_to[0]
.sym 30328 $abc$8301$auto$ice40_ffinit.cc:141:execute$7935
.sym 30329 $abc$8301$techmap$techmap\tx_to_pc.$procmux$1128.$and$/usr/bin/../share/yosys/techmap.v:434$2403_Y[1]_new_
.sym 30330 servant.mdu_rs1[31]
.sym 30331 servant.wb_timer_rdt[2]
.sym 30332 wb_mem_rdt[2]
.sym 30333 $abc$8301$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$130_Y_new_
.sym 30334 servant.mdu_rs1[31]
.sym 30335 servant.wb_timer_rdt[4]
.sym 30336 wb_mem_rdt[4]
.sym 30337 $abc$8301$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$130_Y_new_
.sym 30338 dat[4]
.sym 30342 servant.wb_timer_rdt[3]
.sym 30343 servant.timer.mtimecmp[3]
.sym 30344 servant.wb_timer_rdt[4]
.sym 30345 servant.timer.mtimecmp[4]
.sym 30346 servant.timer.mtimecmp[1]
.sym 30350 servant.timer.mtimecmp[4]
.sym 30354 servant.timer.mtimecmp[6]
.sym 30358 tx_to_pc.data_index[0]
.sym 30359 tx_to_pc.data_index[1]
.sym 30360 tx_to_pc.data_index[2]
.sym 30362 dat[6]
.sym 30366 dat[1]
.sym 30371 servant.wb_timer_rdt[0]
.sym 30376 servant.wb_timer_rdt[1]
.sym 30380 servant.wb_timer_rdt[2]
.sym 30381 $auto$alumacc.cc:474:replace_alu$1456.C[2]
.sym 30384 servant.wb_timer_rdt[3]
.sym 30385 $auto$alumacc.cc:474:replace_alu$1456.C[3]
.sym 30388 servant.wb_timer_rdt[4]
.sym 30389 $auto$alumacc.cc:474:replace_alu$1456.C[4]
.sym 30392 servant.wb_timer_rdt[5]
.sym 30393 $auto$alumacc.cc:474:replace_alu$1456.C[5]
.sym 30396 servant.wb_timer_rdt[6]
.sym 30397 $auto$alumacc.cc:474:replace_alu$1456.C[6]
.sym 30400 servant.wb_timer_rdt[7]
.sym 30401 $auto$alumacc.cc:474:replace_alu$1456.C[7]
.sym 30404 servant.wb_timer_rdt[8]
.sym 30405 $auto$alumacc.cc:474:replace_alu$1456.C[8]
.sym 30408 servant.wb_timer_rdt[9]
.sym 30409 $auto$alumacc.cc:474:replace_alu$1456.C[9]
.sym 30412 servant.wb_timer_rdt[10]
.sym 30413 $auto$alumacc.cc:474:replace_alu$1456.C[10]
.sym 30416 servant.wb_timer_rdt[11]
.sym 30417 $auto$alumacc.cc:474:replace_alu$1456.C[11]
.sym 30420 servant.wb_timer_rdt[12]
.sym 30421 $auto$alumacc.cc:474:replace_alu$1456.C[12]
.sym 30424 servant.wb_timer_rdt[13]
.sym 30425 $auto$alumacc.cc:474:replace_alu$1456.C[13]
.sym 30428 servant.wb_timer_rdt[14]
.sym 30429 $auto$alumacc.cc:474:replace_alu$1456.C[14]
.sym 30432 servant.wb_timer_rdt[15]
.sym 30433 $auto$alumacc.cc:474:replace_alu$1456.C[15]
.sym 30436 servant.wb_timer_rdt[16]
.sym 30437 $auto$alumacc.cc:474:replace_alu$1456.C[16]
.sym 30440 servant.wb_timer_rdt[17]
.sym 30441 $auto$alumacc.cc:474:replace_alu$1456.C[17]
.sym 30444 servant.wb_timer_rdt[18]
.sym 30445 $auto$alumacc.cc:474:replace_alu$1456.C[18]
.sym 30448 servant.wb_timer_rdt[19]
.sym 30449 $auto$alumacc.cc:474:replace_alu$1456.C[19]
.sym 30452 servant.wb_timer_rdt[20]
.sym 30453 $auto$alumacc.cc:474:replace_alu$1456.C[20]
.sym 30456 servant.wb_timer_rdt[21]
.sym 30457 $auto$alumacc.cc:474:replace_alu$1456.C[21]
.sym 30460 servant.wb_timer_rdt[22]
.sym 30461 $auto$alumacc.cc:474:replace_alu$1456.C[22]
.sym 30464 servant.wb_timer_rdt[23]
.sym 30465 $auto$alumacc.cc:474:replace_alu$1456.C[23]
.sym 30468 servant.wb_timer_rdt[24]
.sym 30469 $auto$alumacc.cc:474:replace_alu$1456.C[24]
.sym 30472 servant.wb_timer_rdt[25]
.sym 30473 $auto$alumacc.cc:474:replace_alu$1456.C[25]
.sym 30476 servant.wb_timer_rdt[26]
.sym 30477 $auto$alumacc.cc:474:replace_alu$1456.C[26]
.sym 30480 servant.wb_timer_rdt[27]
.sym 30481 $auto$alumacc.cc:474:replace_alu$1456.C[27]
.sym 30484 servant.wb_timer_rdt[28]
.sym 30485 $auto$alumacc.cc:474:replace_alu$1456.C[28]
.sym 30488 servant.wb_timer_rdt[29]
.sym 30489 $auto$alumacc.cc:474:replace_alu$1456.C[29]
.sym 30492 servant.wb_timer_rdt[30]
.sym 30493 $auto$alumacc.cc:474:replace_alu$1456.C[30]
.sym 30496 servant.wb_timer_rdt[31]
.sym 30497 $auto$alumacc.cc:474:replace_alu$1456.C[31]
.sym 30498 servant.mdu_rs1[31]
.sym 30499 servant.wb_timer_rdt[1]
.sym 30500 wb_mem_rdt[1]
.sym 30501 $abc$8301$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$130_Y_new_
.sym 30502 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[5]_new_inv_
.sym 30503 $abc$8301$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 30504 servant.wb_dbus_ack
.sym 30506 servant.mdu_rs1[30]
.sym 30507 wb_mem_rdt[7]
.sym 30508 servant.wb_timer_rdt[7]
.sym 30509 servant.mdu_rs1[31]
.sym 30510 dat[8]
.sym 30511 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[7]_new_
.sym 30512 servant.wb_dbus_ack
.sym 30514 servant.mdu_rs1[30]
.sym 30515 wb_mem_rdt[5]
.sym 30516 servant.wb_timer_rdt[5]
.sym 30517 servant.mdu_rs1[31]
.sym 30518 clock_gen.pll.rst_reg[1]
.sym 30522 servant.wb_timer_rdt[14]
.sym 30523 servant.timer.mtimecmp[14]
.sym 30526 servant.wb_timer_rdt[12]
.sym 30527 servant.timer.mtimecmp[12]
.sym 30528 $abc$8301$auto$alumacc.cc:490:replace_alu$1403[14]_new_
.sym 30529 $abc$8301$new_n1077_
.sym 30530 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2845[0]_new_
.sym 30531 $abc$8301$auto$rtlil.cc:1906:Mux$1476[10]_new_inv_
.sym 30532 $abc$8301$auto$rtlil.cc:1906:Mux$1476[9]_new_inv_
.sym 30534 servant.wb_timer_rdt[1]
.sym 30538 $abc$8301$adr[11]_new_inv_
.sym 30539 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2280[2]_new_
.sym 30540 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2800[0]_new_
.sym 30542 $abc$8301$auto$rtlil.cc:1906:Mux$1476[9]_new_inv_
.sym 30543 $abc$8301$auto$rtlil.cc:1906:Mux$1476[10]_new_inv_
.sym 30544 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2845[0]_new_
.sym 30546 servant.wb_timer_rdt[0]
.sym 30547 clock_gen.pll.rst_reg[1]
.sym 30550 servant.wb_timer_rdt[1]
.sym 30551 servant.timer.mtimecmp[1]
.sym 30552 servant.wb_timer_rdt[20]
.sym 30553 servant.timer.mtimecmp[20]
.sym 30554 $abc$8301$auto$rtlil.cc:1906:Mux$1476[9]_new_inv_
.sym 30555 $abc$8301$auto$rtlil.cc:1906:Mux$1476[10]_new_inv_
.sym 30556 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2845[0]_new_
.sym 30558 $abc$8301$adr[11]_new_inv_
.sym 30559 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2800[0]_new_
.sym 30560 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2280[2]_new_
.sym 30562 $abc$8301$adr[11]_new_inv_
.sym 30563 ram.my_adr[11]
.sym 30564 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 30566 servant.cpu.cpu.csr.timer_irq_r
.sym 30567 servant.cpu.cpu.csr.timer_irq
.sym 30570 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$7126
.sym 30571 clock_gen.pll.rst_reg[1]
.sym 30574 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2280[2]_new_
.sym 30575 ram.my_adr[12]
.sym 30576 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 30578 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2800[0]_new_
.sym 30579 ram.my_adr[10]
.sym 30580 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 30593 servant.timer.mtimecmp[20]
.sym 30594 $abc$8301$auto$rtlil.cc:1906:Mux$1476[9]_new_inv_
.sym 30595 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2845[0]_new_
.sym 30596 $abc$8301$auto$rtlil.cc:1906:Mux$1476[10]_new_inv_
.sym 30598 servant.mdu_rs1[30]
.sym 30599 wb_mem_rdt[21]
.sym 30600 servant.wb_timer_rdt[21]
.sym 30601 servant.mdu_rs1[31]
.sym 30602 servant.cpu.cpu.csr.mie_mtie
.sym 30603 servant.timer_irq
.sym 30604 servant.cpu.cpu.csr.mstatus_mie
.sym 30606 servant.mdu_rs1[30]
.sym 30607 wb_mem_rdt[20]
.sym 30608 servant.wb_timer_rdt[20]
.sym 30609 servant.mdu_rs1[31]
.sym 30610 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[8]
.sym 30611 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 30612 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[8]_new_inv_
.sym 30614 $abc$8301$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$50_Y_new_
.sym 30615 ram.rx_done
.sym 30618 servant.cpu.cpu.csr.timer_irq
.sym 30622 servant.mdu_rs1[30]
.sym 30623 $abc$8301$ram.o_wb_rdt[8]_new_inv_
.sym 30624 servant.wb_timer_rdt[8]
.sym 30625 servant.mdu_rs1[31]
.sym 30626 dat[9]
.sym 30627 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[8]_new_
.sym 30628 servant.wb_dbus_ack
.sym 30630 servant.mdu_rs1[30]
.sym 30631 $abc$8301$ram.o_wb_rdt[19]_new_inv_
.sym 30632 servant.wb_timer_rdt[19]
.sym 30633 servant.mdu_rs1[31]
.sym 30634 dat[21]
.sym 30635 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[20]_new_
.sym 30636 servant.wb_dbus_ack
.sym 30638 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[9]
.sym 30639 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 30640 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[9]_new_inv_
.sym 30642 dat[20]
.sym 30643 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[19]_new_
.sym 30644 servant.wb_dbus_ack
.sym 30646 servant.mdu_rs1[30]
.sym 30647 wb_mem_rdt[22]
.sym 30648 servant.wb_timer_rdt[22]
.sym 30649 servant.mdu_rs1[31]
.sym 30650 dat[22]
.sym 30651 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[21]_new_
.sym 30652 servant.wb_dbus_ack
.sym 30654 dat[23]
.sym 30655 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[22]_new_
.sym 30656 servant.wb_dbus_ack
.sym 30658 servant.cpu.rreg0[4]
.sym 30659 $abc$8301$ram.o_wb_rdt[18]_new_inv_
.sym 30660 servant.wb_ibus_ack
.sym 30662 servant.mdu_rs1[30]
.sym 30663 $abc$8301$ram.o_wb_rdt[9]_new_inv_
.sym 30664 servant.wb_timer_rdt[9]
.sym 30665 servant.mdu_rs1[31]
.sym 30666 $abc$8301$ram.o_wb_rdt[19]_new_inv_
.sym 30667 $abc$8301$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:47$407_Y_new_inv_
.sym 30668 servant.wb_ibus_ack
.sym 30670 servant.mdu_rs1[30]
.sym 30671 $abc$8301$ram.o_wb_rdt[17]_new_inv_
.sym 30672 servant.wb_timer_rdt[17]
.sym 30673 servant.mdu_rs1[31]
.sym 30674 servant.mdu_rs1[30]
.sym 30675 $abc$8301$ram.o_wb_rdt[15]_new_inv_
.sym 30676 servant.wb_timer_rdt[15]
.sym 30677 servant.mdu_rs1[31]
.sym 30678 servant.mdu_rs1[30]
.sym 30679 wb_mem_rdt[30]
.sym 30680 servant.wb_timer_rdt[30]
.sym 30681 servant.mdu_rs1[31]
.sym 30682 servant.mdu_rs1[30]
.sym 30683 $abc$8301$ram.o_wb_rdt[16]_new_inv_
.sym 30684 servant.wb_timer_rdt[16]
.sym 30685 servant.mdu_rs1[31]
.sym 30686 servant.mdu_rs1[30]
.sym 30687 $abc$8301$ram.o_wb_rdt[23]_new_inv_
.sym 30688 servant.wb_timer_rdt[23]
.sym 30689 servant.mdu_rs1[31]
.sym 30690 dat[18]
.sym 30691 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[17]_new_
.sym 30692 servant.wb_dbus_ack
.sym 30694 dat[17]
.sym 30695 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[16]_new_
.sym 30696 servant.wb_dbus_ack
.sym 30698 servant.mdu_rs1[30]
.sym 30699 $abc$8301$ram.o_wb_rdt[28]_new_inv_
.sym 30700 servant.wb_timer_rdt[28]
.sym 30701 servant.mdu_rs1[31]
.sym 30702 dat[29]
.sym 30703 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[28]_new_
.sym 30704 servant.wb_dbus_ack
.sym 30706 dat[30]
.sym 30707 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[29]_new_
.sym 30708 servant.wb_dbus_ack
.sym 30710 servant.mdu_rs1[30]
.sym 30711 $abc$8301$ram.o_wb_rdt[18]_new_inv_
.sym 30712 servant.wb_timer_rdt[18]
.sym 30713 servant.mdu_rs1[31]
.sym 30714 dat[24]
.sym 30715 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[23]_new_
.sym 30716 servant.wb_dbus_ack
.sym 30718 servant.mdu_rs1[30]
.sym 30719 $abc$8301$ram.o_wb_rdt[29]_new_inv_
.sym 30720 servant.wb_timer_rdt[29]
.sym 30721 servant.mdu_rs1[31]
.sym 30729 servant.wb_timer_rdt[18]
.sym 30734 dat[19]
.sym 30735 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[18]_new_
.sym 30736 servant.wb_dbus_ack
.sym 30742 servant.mdu_rs1[30]
.sym 30743 $abc$8301$ram.o_wb_rdt[27]_new_inv_
.sym 30744 servant.wb_timer_rdt[27]
.sym 30745 servant.mdu_rs1[31]
.sym 30746 dat[28]
.sym 30747 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[27]_new_
.sym 30748 servant.wb_dbus_ack
.sym 30774 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[0]_new_inv_
.sym 30775 $abc$8301$servant.cpu.cpu.bufreg2.dat_shamt[0]_new_inv_
.sym 30776 servant.wb_dbus_ack
.sym 30786 dat[3]
.sym 30787 $abc$8301$auto$wreduce.cc:455:run$1335[2]
.sym 30788 $abc$8301$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$363_Y_new_
.sym 30790 servant.mdu_rs1[30]
.sym 30791 wb_mem_rdt[6]
.sym 30792 servant.wb_timer_rdt[6]
.sym 30793 servant.mdu_rs1[31]
.sym 30794 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[4]_new_inv_
.sym 30795 $abc$8301$servant.cpu.cpu.bufreg2.dat_shamt[4]_new_inv_
.sym 30796 servant.wb_dbus_ack
.sym 30798 dat[4]
.sym 30799 $abc$8301$auto$wreduce.cc:455:run$1335[3]
.sym 30800 $abc$8301$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$363_Y_new_
.sym 30802 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[3]_new_inv_
.sym 30803 $abc$8301$servant.cpu.cpu.bufreg2.dat_shamt[3]_new_inv_
.sym 30804 servant.wb_dbus_ack
.sym 30806 dat[7]
.sym 30807 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[6]_new_
.sym 30808 servant.wb_dbus_ack
.sym 30810 dat[5]
.sym 30811 $abc$8301$auto$wreduce.cc:455:run$1335[4]
.sym 30812 $abc$8301$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$363_Y_new_
.sym 30814 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[2]_new_inv_
.sym 30815 $abc$8301$servant.cpu.cpu.bufreg2.dat_shamt[2]_new_inv_
.sym 30816 servant.wb_dbus_ack
.sym 30819 dat[0]
.sym 30823 dat[1]
.sym 30824 $PACKER_VCC_NET
.sym 30827 dat[2]
.sym 30828 $PACKER_VCC_NET
.sym 30829 $auto$alumacc.cc:474:replace_alu$1447.C[2]
.sym 30831 dat[3]
.sym 30832 $PACKER_VCC_NET
.sym 30833 $auto$alumacc.cc:474:replace_alu$1447.C[3]
.sym 30835 dat[4]
.sym 30836 $PACKER_VCC_NET
.sym 30837 $auto$alumacc.cc:474:replace_alu$1447.C[4]
.sym 30839 dat[5]
.sym 30840 $PACKER_VCC_NET
.sym 30841 $auto$alumacc.cc:474:replace_alu$1447.C[5]
.sym 30842 wb_mem_rdt[5]
.sym 30846 wb_mem_rdt[1]
.sym 30851 servant.wb_timer_rdt[0]
.sym 30852 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[0]
.sym 30855 servant.wb_timer_rdt[1]
.sym 30856 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[1]
.sym 30859 servant.wb_timer_rdt[2]
.sym 30860 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[2]
.sym 30863 servant.wb_timer_rdt[3]
.sym 30864 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[3]
.sym 30867 servant.wb_timer_rdt[4]
.sym 30868 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[4]
.sym 30871 servant.wb_timer_rdt[5]
.sym 30872 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[5]
.sym 30875 servant.wb_timer_rdt[6]
.sym 30876 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[6]
.sym 30879 servant.wb_timer_rdt[7]
.sym 30880 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[7]
.sym 30883 servant.wb_timer_rdt[8]
.sym 30884 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[8]
.sym 30887 servant.wb_timer_rdt[9]
.sym 30888 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[9]
.sym 30891 servant.wb_timer_rdt[10]
.sym 30892 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[10]
.sym 30895 servant.wb_timer_rdt[11]
.sym 30896 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[11]
.sym 30899 servant.wb_timer_rdt[12]
.sym 30900 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[12]
.sym 30903 servant.wb_timer_rdt[13]
.sym 30904 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[13]
.sym 30907 servant.wb_timer_rdt[14]
.sym 30908 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[14]
.sym 30911 servant.wb_timer_rdt[15]
.sym 30912 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[15]
.sym 30915 servant.wb_timer_rdt[16]
.sym 30916 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[16]
.sym 30919 servant.wb_timer_rdt[17]
.sym 30920 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[17]
.sym 30923 servant.wb_timer_rdt[18]
.sym 30924 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[18]
.sym 30927 servant.wb_timer_rdt[19]
.sym 30928 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[19]
.sym 30931 servant.wb_timer_rdt[20]
.sym 30932 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[20]
.sym 30935 servant.wb_timer_rdt[21]
.sym 30936 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[21]
.sym 30939 servant.wb_timer_rdt[22]
.sym 30940 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[22]
.sym 30943 servant.wb_timer_rdt[23]
.sym 30944 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[23]
.sym 30947 servant.wb_timer_rdt[24]
.sym 30948 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[24]
.sym 30951 servant.wb_timer_rdt[25]
.sym 30952 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[25]
.sym 30955 servant.wb_timer_rdt[26]
.sym 30956 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[26]
.sym 30959 servant.wb_timer_rdt[27]
.sym 30960 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[27]
.sym 30963 servant.wb_timer_rdt[28]
.sym 30964 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[28]
.sym 30967 servant.wb_timer_rdt[29]
.sym 30968 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[29]
.sym 30971 servant.wb_timer_rdt[30]
.sym 30972 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[30]
.sym 30975 servant.wb_timer_rdt[31]
.sym 30976 $abc$8301$auto$alumacc.cc:474:replace_alu$1402.BB[31]
.sym 30978 $abc$8301$new_n1925_
.sym 30979 $abc$8301$new_n1078_
.sym 30980 $abc$8301$new_n1081_
.sym 30981 $abc$8301$auto$alumacc.cc:491:replace_alu$1404[31]
.sym 30982 servant.timer.mtimecmp[14]
.sym 30986 servant.timer.mtimecmp[5]
.sym 30990 servant.timer.mtimecmp[7]
.sym 30994 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 30995 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[5]
.sym 30996 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[5]_new_inv_
.sym 30998 adr[8]
.sym 30999 ram.my_adr[8]
.sym 31000 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 31002 servant.timer.mtimecmp[12]
.sym 31006 adr[2]
.sym 31007 ram.my_adr[2]
.sym 31008 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 31010 servant.timer.mtimecmp[6]
.sym 31011 servant.wb_timer_rdt[6]
.sym 31012 servant.wb_timer_rdt[7]
.sym 31013 servant.timer.mtimecmp[7]
.sym 31014 $abc$8301$new_n1922_
.sym 31015 $abc$8301$new_n1924_
.sym 31016 $abc$8301$new_n1075_
.sym 31017 $abc$8301$new_n1850_
.sym 31018 $abc$8301$ram.we[0]_new_
.sym 31019 $abc$8301$ram.we[1]_new_
.sym 31020 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$2033_new_inv_
.sym 31022 dat[5]
.sym 31026 dat[7]
.sym 31030 servant.wb_timer_rdt[6]
.sym 31031 servant.timer.mtimecmp[6]
.sym 31032 servant.wb_timer_rdt[5]
.sym 31033 servant.timer.mtimecmp[5]
.sym 31034 dat[12]
.sym 31038 dat[0]
.sym 31042 $abc$8301$new_n1849_
.sym 31043 $abc$8301$new_n1065_
.sym 31044 $abc$8301$new_n1066_
.sym 31045 $abc$8301$new_n1071_
.sym 31046 $abc$8301$auto$rtlil.cc:1906:Mux$1476[9]_new_inv_
.sym 31047 $abc$8301$auto$rtlil.cc:1906:Mux$1476[10]_new_inv_
.sym 31048 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2845[0]_new_
.sym 31050 servant.timer.mtimecmp[20]
.sym 31054 $abc$8301$auto$rtlil.cc:1906:Mux$1476[10]_new_inv_
.sym 31055 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2845[0]_new_
.sym 31056 $abc$8301$auto$rtlil.cc:1906:Mux$1476[9]_new_inv_
.sym 31058 servant.wb_timer_rdt[2]
.sym 31059 servant.timer.mtimecmp[2]
.sym 31060 servant.wb_timer_rdt[21]
.sym 31061 servant.timer.mtimecmp[21]
.sym 31062 servant.timer.mtimecmp[2]
.sym 31066 servant.timer.mtimecmp[21]
.sym 31070 dat[2]
.sym 31074 servant.mdu_rs1[30]
.sym 31075 wb_mem_rdt[14]
.sym 31076 servant.wb_timer_rdt[14]
.sym 31077 servant.mdu_rs1[31]
.sym 31078 servant.mdu_rs1[30]
.sym 31079 wb_mem_rdt[12]
.sym 31080 servant.wb_timer_rdt[12]
.sym 31081 servant.mdu_rs1[31]
.sym 31082 dat[8]
.sym 31086 servant.timer.mtimecmp[28]
.sym 31090 servant.timer.mtimecmp[8]
.sym 31094 $abc$8301$ram.we[0]_new_
.sym 31095 $abc$8301$ram.we[1]_new_
.sym 31096 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3175_new_inv_
.sym 31098 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 31099 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[12]
.sym 31100 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[12]_new_inv_
.sym 31102 servant.wb_timer_rdt[8]
.sym 31103 servant.timer.mtimecmp[8]
.sym 31104 servant.wb_timer_rdt[28]
.sym 31105 servant.timer.mtimecmp[28]
.sym 31106 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[24]_new_
.sym 31107 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[56]_new_
.sym 31108 $abc$8301$new_n1466_
.sym 31109 $abc$8301$new_n1467_
.sym 31110 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 31111 dat[8]
.sym 31114 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 31115 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[13]
.sym 31116 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[13]_new_inv_
.sym 31118 $abc$8301$auto$rtlil.cc:1906:Mux$1476[10]_new_inv_
.sym 31119 $abc$8301$auto$rtlil.cc:1906:Mux$1476[9]_new_inv_
.sym 31120 $abc$8301$auto$simplemap.cc:250:simplemap_eqne$2845[0]_new_
.sym 31122 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 31123 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[8]
.sym 31126 dat[28]
.sym 31130 dat[20]
.sym 31134 dat[21]
.sym 31138 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[25]_new_
.sym 31139 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[57]_new_
.sym 31140 $abc$8301$new_n1473_
.sym 31141 $abc$8301$new_n1474_
.sym 31142 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[15]
.sym 31143 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 31144 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[15]_new_inv_
.sym 31146 servant.wb_timer_rdt[19]
.sym 31147 servant.timer.mtimecmp[19]
.sym 31148 $abc$8301$new_n1079_
.sym 31150 servant.timer.mtimecmp[16]
.sym 31154 dat[14]
.sym 31158 dat[16]
.sym 31162 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 31163 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[9]
.sym 31166 servant.mdu_rs1[30]
.sym 31167 wb_mem_rdt[13]
.sym 31168 servant.wb_timer_rdt[13]
.sym 31169 servant.mdu_rs1[31]
.sym 31170 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[11]
.sym 31171 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 31172 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[11]_new_inv_
.sym 31174 $abc$8301$auto$rtlil.cc:1874:Eq$1549
.sym 31178 servant.wb_timer_rdt[16]
.sym 31179 servant.timer.mtimecmp[16]
.sym 31182 servant.timer.mtimecmp[9]
.sym 31186 servant.mdu_rs1[30]
.sym 31187 $abc$8301$ram.o_wb_rdt[10]_new_inv_
.sym 31188 servant.wb_timer_rdt[10]
.sym 31189 servant.mdu_rs1[31]
.sym 31190 $abc$8301$auto$rtlil.cc:1874:Eq$1536
.sym 31194 servant.mdu_rs1[30]
.sym 31195 $abc$8301$ram.o_wb_rdt[11]_new_inv_
.sym 31196 servant.wb_timer_rdt[11]
.sym 31197 servant.mdu_rs1[31]
.sym 31198 servant.timer.mtimecmp[10]
.sym 31202 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 31203 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[9]
.sym 31206 dat[16]
.sym 31207 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[15]_new_
.sym 31208 servant.wb_dbus_ack
.sym 31210 $abc$8301$new_n1082_
.sym 31211 $abc$8301$auto$alumacc.cc:490:replace_alu$1403[18]_new_
.sym 31212 $abc$8301$auto$alumacc.cc:490:replace_alu$1403[16]_new_
.sym 31213 $abc$8301$new_n1087_
.sym 31214 dat[15]
.sym 31215 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[14]_new_
.sym 31216 servant.wb_dbus_ack
.sym 31218 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 31219 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 31220 $abc$8301$new_n1235_
.sym 31222 dat[31]
.sym 31223 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[30]_new_
.sym 31224 servant.wb_dbus_ack
.sym 31226 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 31227 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[8]
.sym 31230 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 31231 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 31232 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 31233 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 31234 servant.timer.mtimecmp[18]
.sym 31238 servant.wb_timer_rdt[24]
.sym 31239 servant.timer.mtimecmp[24]
.sym 31240 servant.wb_timer_rdt[31]
.sym 31241 servant.timer.mtimecmp[31]
.sym 31246 servant.wb_timer_rdt[18]
.sym 31247 servant.timer.mtimecmp[18]
.sym 31250 servant.mdu_rs1[31]
.sym 31254 servant.timer.mtimecmp[31]
.sym 31258 servant.timer.mtimecmp[19]
.sym 31262 servant.timer.mtimecmp[24]
.sym 31267 ram.rx_from_ble.clock_count[0]
.sym 31272 ram.rx_from_ble.clock_count[1]
.sym 31276 ram.rx_from_ble.clock_count[2]
.sym 31277 $auto$alumacc.cc:474:replace_alu$1423.C[2]
.sym 31280 ram.rx_from_ble.clock_count[3]
.sym 31281 $auto$alumacc.cc:474:replace_alu$1423.C[3]
.sym 31284 ram.rx_from_ble.clock_count[4]
.sym 31285 $auto$alumacc.cc:474:replace_alu$1423.C[4]
.sym 31288 ram.rx_from_ble.clock_count[5]
.sym 31289 $auto$alumacc.cc:474:replace_alu$1423.C[5]
.sym 31292 ram.rx_from_ble.clock_count[6]
.sym 31293 $auto$alumacc.cc:474:replace_alu$1423.C[6]
.sym 31298 ram.rx_from_ble.data_index[2]
.sym 31299 ram.rx_from_ble.data_index[1]
.sym 31300 ram.rx_from_ble.data_index[0]
.sym 31301 $abc$8301$auto$alumacc.cc:491:replace_alu$1417[6]
.sym 31302 ram.from_ble[5]
.sym 31303 $abc$8301$auto$ice40_ffinit.cc:141:execute$8027
.sym 31304 $abc$8301$new_n1153_
.sym 31305 $abc$8301$auto$simplemap.cc:309:simplemap_lut$1972_new_
.sym 31306 $abc$8301$new_n1129_
.sym 31307 ram.from_ble[2]
.sym 31308 $abc$8301$techmap$techmap\ram.rx_from_ble.$procmux$868.$and$/usr/bin/../share/yosys/techmap.v:434$2356_Y_new_
.sym 31310 $abc$8301$new_n1129_
.sym 31311 ram.from_ble[5]
.sym 31312 $abc$8301$techmap$techmap\ram.rx_from_ble.$procmux$811.$and$/usr/bin/../share/yosys/techmap.v:434$2356_Y_new_
.sym 31314 ram.from_ble[3]
.sym 31315 $abc$8301$auto$ice40_ffinit.cc:141:execute$8027
.sym 31316 $abc$8301$new_n1166_
.sym 31317 $abc$8301$auto$simplemap.cc:309:simplemap_lut$1972_new_
.sym 31318 ram.rx_from_ble.data_index[1]
.sym 31319 ram.rx_from_ble.data_index[0]
.sym 31320 ram.rx_from_ble.data_index[2]
.sym 31321 $abc$8301$auto$alumacc.cc:491:replace_alu$1417[6]
.sym 31322 ram.from_ble[2]
.sym 31323 $abc$8301$auto$ice40_ffinit.cc:141:execute$8027
.sym 31324 $abc$8301$new_n1132_
.sym 31325 $abc$8301$auto$simplemap.cc:309:simplemap_lut$1972_new_
.sym 31326 $abc$8301$new_n1129_
.sym 31327 ram.from_ble[3]
.sym 31328 $abc$8301$techmap$techmap\ram.rx_from_ble.$procmux$848.$and$/usr/bin/../share/yosys/techmap.v:434$2356_Y_new_
.sym 31331 tx_to_ble.clock_count[0]
.sym 31336 tx_to_ble.clock_count[1]
.sym 31340 tx_to_ble.clock_count[2]
.sym 31341 $auto$alumacc.cc:474:replace_alu$1450.C[2]
.sym 31344 tx_to_ble.clock_count[3]
.sym 31345 $auto$alumacc.cc:474:replace_alu$1450.C[3]
.sym 31348 tx_to_ble.clock_count[4]
.sym 31349 $auto$alumacc.cc:474:replace_alu$1450.C[4]
.sym 31352 tx_to_ble.clock_count[5]
.sym 31353 $auto$alumacc.cc:474:replace_alu$1450.C[5]
.sym 31356 tx_to_ble.clock_count[6]
.sym 31357 $auto$alumacc.cc:474:replace_alu$1450.C[6]
.sym 31358 i_data$SB_IO_IN
.sym 31362 servant.timer.mtimecmp[3]
.sym 31366 dat[5]
.sym 31367 ram.from_ble[5]
.sym 31368 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 31370 dat[3]
.sym 31378 dat[4]
.sym 31379 ram.from_ble[4]
.sym 31380 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 31382 dat[3]
.sym 31383 ram.from_ble[3]
.sym 31384 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 31386 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3175_new_inv_
.sym 31387 $abc$8301$ram.we[0]_new_
.sym 31390 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3175_new_inv_
.sym 31391 $abc$8301$ram.we[1]_new_
.sym 31395 ram.rx_from_ble.data_index[0]
.sym 31400 ram.rx_from_ble.data_index[1]
.sym 31404 ram.rx_from_ble.data_index[2]
.sym 31405 $auto$alumacc.cc:474:replace_alu$1426.C[2]
.sym 31406 $abc$8301$auto$ice40_ffinit.cc:141:execute$8031
.sym 31410 servant.timer.mtimecmp[0]
.sym 31414 $abc$8301$auto$ice40_ffinit.cc:141:execute$7947
.sym 31418 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$2033_new_inv_
.sym 31419 $abc$8301$ram.we[0]_new_
.sym 31422 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 31423 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[14]
.sym 31427 ram.my_adr[1]
.sym 31432 ram.my_adr[2]
.sym 31436 ram.my_adr[3]
.sym 31437 $auto$alumacc.cc:474:replace_alu$1420.C[3]
.sym 31440 ram.my_adr[4]
.sym 31441 $auto$alumacc.cc:474:replace_alu$1420.C[4]
.sym 31444 ram.my_adr[5]
.sym 31445 $auto$alumacc.cc:474:replace_alu$1420.C[5]
.sym 31448 ram.my_adr[6]
.sym 31449 $auto$alumacc.cc:474:replace_alu$1420.C[6]
.sym 31452 ram.my_adr[7]
.sym 31453 $auto$alumacc.cc:474:replace_alu$1420.C[7]
.sym 31456 ram.my_adr[8]
.sym 31457 $auto$alumacc.cc:474:replace_alu$1420.C[8]
.sym 31460 ram.my_adr[9]
.sym 31461 $auto$alumacc.cc:474:replace_alu$1420.C[9]
.sym 31464 ram.my_adr[10]
.sym 31465 $auto$alumacc.cc:474:replace_alu$1420.C[10]
.sym 31468 ram.my_adr[11]
.sym 31469 $auto$alumacc.cc:474:replace_alu$1420.C[11]
.sym 31472 ram.my_adr[12]
.sym 31473 $auto$alumacc.cc:474:replace_alu$1420.C[12]
.sym 31474 $techmap\ram.$0\my_adr[31:0][4]
.sym 31478 $techmap\ram.$0\my_adr[31:0][3]
.sym 31482 $abc$8301$auto$ice40_ffinit.cc:141:execute$7951
.sym 31486 $techmap\ram.$0\my_adr[31:0][5]
.sym 31490 dat[2]
.sym 31491 ram.from_ble[2]
.sym 31492 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 31494 ram.my_adr[2]
.sym 31498 adr[9]
.sym 31499 ram.my_adr[9]
.sym 31500 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 31502 $abc$8301$ram.we[0]_new_
.sym 31503 $abc$8301$ram.we[1]_new_
.sym 31504 $abc$8301$auto$simplemap.cc:168:logic_reduce$2295_new_inv_
.sym 31506 adr[4]
.sym 31507 $abc$8301$auto$ice40_ffinit.cc:141:execute$7947
.sym 31508 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 31510 adr[6]
.sym 31511 ram.my_adr[6]
.sym 31512 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 31514 $abc$8301$auto$simplemap.cc:168:logic_reduce$2295_new_inv_
.sym 31515 $abc$8301$ram.we[0]_new_
.sym 31518 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 31519 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[5]
.sym 31522 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3455_new_inv_
.sym 31523 $abc$8301$ram.we[1]_new_
.sym 31526 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3455_new_inv_
.sym 31527 $abc$8301$ram.we[0]_new_
.sym 31530 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 31531 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[8]
.sym 31532 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 31533 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[8]
.sym 31534 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 31535 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[5]
.sym 31536 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 31537 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[5]
.sym 31538 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[21]_new_
.sym 31539 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[53]_new_
.sym 31540 $abc$8301$new_n1269_
.sym 31541 $abc$8301$new_n1270_
.sym 31542 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 31543 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[11]
.sym 31544 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 31545 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[11]
.sym 31546 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 31547 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[4]
.sym 31548 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[4]_new_inv_
.sym 31550 $abc$8301$ram.we[0]_new_
.sym 31551 $abc$8301$ram.we[1]_new_
.sym 31552 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3455_new_inv_
.sym 31554 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[20]_new_
.sym 31555 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[52]_new_
.sym 31556 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4692[2]_new_inv_
.sym 31557 $abc$8301$new_n1264_
.sym 31558 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[30]_new_
.sym 31559 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[62]_new_
.sym 31560 $abc$8301$new_n1299_
.sym 31561 $abc$8301$new_n1300_
.sym 31562 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 31563 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[4]
.sym 31564 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 31565 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[4]
.sym 31566 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 31567 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[14]
.sym 31568 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 31569 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[14]
.sym 31570 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 31571 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[14]
.sym 31572 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 31573 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[14]
.sym 31574 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 31575 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[4]
.sym 31576 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 31577 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[4]
.sym 31578 adr[3]
.sym 31579 $abc$8301$auto$ice40_ffinit.cc:141:execute$8031
.sym 31580 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 31582 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 31583 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[14]
.sym 31584 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[14]_new_inv_
.sym 31586 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 31587 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[9]
.sym 31588 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 31589 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[9]
.sym 31590 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 31591 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[12]
.sym 31592 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 31593 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[12]
.sym 31594 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 31595 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[13]
.sym 31596 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 31597 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[13]
.sym 31598 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3146_new_inv_
.sym 31599 $abc$8301$ram.we[0]_new_
.sym 31602 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3146_new_inv_
.sym 31603 $abc$8301$ram.we[1]_new_
.sym 31606 $abc$8301$ram.we[0]_new_
.sym 31607 $abc$8301$ram.we[1]_new_
.sym 31608 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3146_new_inv_
.sym 31610 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 31611 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[15]
.sym 31612 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 31613 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[15]
.sym 31614 $abc$8301$auto$rtlil.cc:1874:Eq$1510
.sym 31618 dat[13]
.sym 31619 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[12]_new_
.sym 31620 servant.wb_dbus_ack
.sym 31622 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 31623 dat[12]
.sym 31626 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 31627 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[5]
.sym 31628 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 31629 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[5]
.sym 31630 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[28]_new_
.sym 31631 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[60]_new_
.sym 31632 $abc$8301$new_n1287_
.sym 31633 $abc$8301$new_n1288_
.sym 31634 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 31635 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[12]
.sym 31638 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 31639 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[13]
.sym 31640 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 31641 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[13]
.sym 31642 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[29]_new_
.sym 31643 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[61]_new_
.sym 31644 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4508[2]_new_inv_
.sym 31645 $abc$8301$new_n1294_
.sym 31646 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 31647 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[12]
.sym 31648 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 31649 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[12]
.sym 31650 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 31651 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[15]
.sym 31654 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 31655 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[15]
.sym 31656 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 31657 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[15]
.sym 31658 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[31]_new_
.sym 31659 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[63]_new_
.sym 31660 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4524[2]_new_inv_
.sym 31661 $abc$8301$new_n1551_
.sym 31662 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 31663 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[9]
.sym 31664 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 31665 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[9]
.sym 31666 $abc$8301$ram.we[0]_new_
.sym 31667 $abc$8301$ram.we[1]_new_
.sym 31668 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$4141_new_inv_
.sym 31670 dat[14]
.sym 31671 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[13]_new_
.sym 31672 servant.wb_dbus_ack
.sym 31674 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$4141_new_inv_
.sym 31675 $abc$8301$ram.we[1]_new_
.sym 31678 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$4141_new_inv_
.sym 31679 $abc$8301$ram.we[0]_new_
.sym 31682 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$2850_new_inv_
.sym 31683 $abc$8301$ram.we[0]_new_
.sym 31686 dat[11]
.sym 31687 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[10]_new_
.sym 31688 servant.wb_dbus_ack
.sym 31690 $abc$8301$ram.we[0]_new_
.sym 31691 $abc$8301$ram.we[1]_new_
.sym 31692 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$2850_new_inv_
.sym 31694 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 31695 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[11]
.sym 31696 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 31697 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[11]
.sym 31698 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 31699 dat[14]
.sym 31702 dat[10]
.sym 31703 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[9]_new_
.sym 31704 servant.wb_dbus_ack
.sym 31706 dat[12]
.sym 31707 $abc$8301$servant.cpu.cpu.bufreg2.i_dat[11]_new_
.sym 31708 servant.wb_dbus_ack
.sym 31710 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$2850_new_inv_
.sym 31711 $abc$8301$ram.we[1]_new_
.sym 31714 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 31715 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[14]
.sym 31718 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 31719 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[4]
.sym 31722 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 31723 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[5]
.sym 31726 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 31727 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[11]
.sym 31730 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 31731 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[12]
.sym 31734 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[27]_new_
.sym 31735 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[59]_new_
.sym 31736 $abc$8301$new_n1487_
.sym 31737 $abc$8301$new_n1488_
.sym 31738 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 31739 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[13]
.sym 31742 $abc$8301$auto$rtlil.cc:1874:Eq$1497
.sym 31746 dat[19]
.sym 31750 dat[31]
.sym 31754 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 31755 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[11]
.sym 31762 dat[18]
.sym 31770 dat[24]
.sym 31774 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 31775 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[15]
.sym 31778 $abc$8301$new_n1138_
.sym 31779 $abc$8301$auto$wreduce.cc:455:run$1331[0]
.sym 31780 $abc$8301$new_n1139_
.sym 31782 ram.rx_from_ble.data_index[0]
.sym 31783 ram.rx_from_ble.data_index[1]
.sym 31784 ram.rx_from_ble.data_index[2]
.sym 31785 $abc$8301$auto$alumacc.cc:491:replace_alu$1417[6]
.sym 31786 $abc$8301$new_n1138_
.sym 31787 $abc$8301$auto$wreduce.cc:455:run$1331[2]
.sym 31790 $abc$8301$new_n1138_
.sym 31791 $abc$8301$auto$wreduce.cc:455:run$1331[3]
.sym 31794 $abc$8301$new_n1138_
.sym 31795 $abc$8301$auto$wreduce.cc:455:run$1331[6]
.sym 31798 $abc$8301$new_n1138_
.sym 31799 $abc$8301$auto$wreduce.cc:455:run$1331[4]
.sym 31800 $abc$8301$new_n1139_
.sym 31803 $PACKER_VCC_NET
.sym 31804 ram.rx_from_ble.clock_count[0]
.sym 31806 $abc$8301$new_n1138_
.sym 31807 $abc$8301$auto$wreduce.cc:455:run$1331[5]
.sym 31808 $abc$8301$new_n1139_
.sym 31810 $abc$8301$techmap\ram.rx_from_ble.$procmux$959_Y[1]_new_
.sym 31811 ram.rx_from_ble.state[1]
.sym 31812 ram.rx_from_ble.state[0]
.sym 31814 ram.rx_from_ble.clock_count[6]
.sym 31815 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$3010[0]_new_inv_
.sym 31816 ram.rx_from_ble.clock_count[4]
.sym 31817 ram.rx_from_ble.clock_count[5]
.sym 31818 ram.rx_from_ble.clock_count[2]
.sym 31819 ram.rx_from_ble.clock_count[3]
.sym 31820 ram.rx_from_ble.clock_count[0]
.sym 31821 ram.rx_from_ble.clock_count[1]
.sym 31822 $abc$8301$new_n1139_
.sym 31823 $abc$8301$new_n1138_
.sym 31824 ram.rx_from_ble.clock_count[0]
.sym 31825 ram.rx_from_ble.clock_count[1]
.sym 31826 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3004_new_inv_
.sym 31827 $abc$8301$new_n1129_
.sym 31830 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3004_new_inv_
.sym 31831 $abc$8301$auto$ice40_ffinit.cc:141:execute$8027
.sym 31834 ram.rx_from_ble.state[0]
.sym 31835 ram.rx_from_ble.state[1]
.sym 31838 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$3004_new_inv_
.sym 31839 ram.rx_from_ble.state[0]
.sym 31840 $abc$8301$auto$alumacc.cc:491:replace_alu$1417[6]
.sym 31841 ram.rx_from_ble.state[1]
.sym 31842 $abc$8301$auto$alumacc.cc:491:replace_alu$1399[6]
.sym 31843 $abc$8301$auto$wreduce.cc:455:run$1336[0]
.sym 31846 $abc$8301$auto$alumacc.cc:491:replace_alu$1399[6]
.sym 31847 $abc$8301$auto$wreduce.cc:455:run$1336[4]
.sym 31850 $abc$8301$auto$alumacc.cc:491:replace_alu$1399[6]
.sym 31851 $abc$8301$auto$wreduce.cc:455:run$1336[3]
.sym 31855 $PACKER_VCC_NET
.sym 31856 tx_to_ble.clock_count[0]
.sym 31858 $abc$8301$auto$alumacc.cc:491:replace_alu$1399[6]
.sym 31859 $abc$8301$auto$wreduce.cc:455:run$1336[5]
.sym 31862 $abc$8301$auto$alumacc.cc:491:replace_alu$1399[6]
.sym 31863 $abc$8301$auto$wreduce.cc:455:run$1336[2]
.sym 31866 $abc$8301$auto$alumacc.cc:491:replace_alu$1399[6]
.sym 31867 $abc$8301$auto$wreduce.cc:455:run$1336[6]
.sym 31870 ram.rx_from_ble.state[0]
.sym 31871 $abc$8301$auto$ice40_ffinit.cc:141:execute$8027
.sym 31872 $abc$8301$new_n1138_
.sym 31875 tx_to_ble.clock_count[0]
.sym 31879 tx_to_ble.clock_count[1]
.sym 31883 tx_to_ble.clock_count[2]
.sym 31887 tx_to_ble.clock_count[3]
.sym 31888 $PACKER_VCC_NET
.sym 31891 tx_to_ble.clock_count[4]
.sym 31892 $PACKER_VCC_NET
.sym 31895 tx_to_ble.clock_count[5]
.sym 31899 tx_to_ble.clock_count[6]
.sym 31903 $PACKER_VCC_NET
.sym 31905 $nextpnr_ICESTORM_LC_4$I3
.sym 31906 $abc$8301$auto$simplemap.cc:309:simplemap_lut$3031_new_inv_
.sym 31907 tx_to_ble.state[1]
.sym 31908 tx_to_ble.state[0]
.sym 31909 $nextpnr_ICESTORM_LC_4$COUT
.sym 31910 $0\tx_active[0:0]
.sym 31914 dat[0]
.sym 31915 ram.from_ble[0]
.sym 31916 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 31918 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 31919 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[2]
.sym 31925 $PACKER_VCC_NET
.sym 31926 $abc$8301$auto$simplemap.cc:256:simplemap_eqne$2033_new_inv_
.sym 31927 $abc$8301$ram.we[1]_new_
.sym 31930 ram.rx_from_ble.state[0]
.sym 31931 ram.rx_from_ble.state[1]
.sym 31934 tx_to_ble.state[0]
.sym 31935 tx_to_ble.state[1]
.sym 31938 $abc$8301$adr[20]_new_inv_
.sym 31939 $abc$8301$adr[22]_new_inv_
.sym 31940 $abc$8301$new_n1858_
.sym 31942 tx_to_ble.state[0]
.sym 31943 $abc$8301$auto$alumacc.cc:491:replace_alu$1399[6]
.sym 31944 tx_to_ble.state[1]
.sym 31946 dat[1]
.sym 31947 ram.from_ble[1]
.sym 31948 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 31950 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 31951 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[6]
.sym 31952 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[6]_new_inv_
.sym 31954 $abc$8301$auto$rtlil.cc:1969:NotGate$8037
.sym 31955 tx_active
.sym 31956 $abc$8301$techmap$techmap\tx_to_ble.$procmux$1128.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$2404_Y_new_inv_
.sym 31958 $abc$8301$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.buffer[0]_new_inv_
.sym 31959 tx_to_ble.state[0]
.sym 31960 tx_to_ble.state[1]
.sym 31962 $abc$8301$techmap\ram.rx_from_ble.$procmux$952_Y[0]_new_
.sym 31963 $abc$8301$new_n1687_
.sym 31964 $abc$8301$auto$simplemap.cc:309:simplemap_lut$1972_new_
.sym 31966 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 31967 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[0]
.sym 31968 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[0]_new_inv_
.sym 31970 wb_mem_rdt[4]
.sym 31974 wb_mem_rdt[5]
.sym 31978 wb_mem_rdt[1]
.sym 31982 wb_mem_rdt[6]
.sym 31986 wb_mem_rdt[0]
.sym 31990 wb_mem_rdt[2]
.sym 31994 wb_mem_rdt[7]
.sym 31998 wb_mem_rdt[3]
.sym 32002 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 32003 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[2]
.sym 32004 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[2]_new_inv_
.sym 32006 dat[7]
.sym 32007 ram.from_ble[7]
.sym 32008 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 32010 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 32011 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[3]
.sym 32012 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[3]_new_inv_
.sym 32014 ram.my_adr[1]
.sym 32018 dat[6]
.sym 32019 ram.from_ble[6]
.sym 32020 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 32022 $abc$8301$auto$simplemap.cc:168:logic_reduce$2295_new_inv_
.sym 32023 $abc$8301$ram.we[1]_new_
.sym 32026 $techmap\ram.$0\my_adr[31:0][7]
.sym 32030 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 32031 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[7]
.sym 32034 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 32035 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[0]
.sym 32036 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 32037 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[0]
.sym 32038 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 32039 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[2]
.sym 32040 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 32041 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[2]
.sym 32042 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 32043 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[1]
.sym 32044 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 32045 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[1]
.sym 32046 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 32047 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[10]
.sym 32048 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 32049 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[10]
.sym 32050 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 32051 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[6]
.sym 32054 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 32055 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[2]
.sym 32056 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 32057 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[2]
.sym 32058 servant.timer.mtimecmp[15]
.sym 32059 servant.wb_timer_rdt[15]
.sym 32060 servant.wb_timer_rdt[0]
.sym 32061 servant.timer.mtimecmp[0]
.sym 32062 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[18]_new_
.sym 32063 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[50]_new_
.sym 32064 $abc$8301$new_n1251_
.sym 32065 $abc$8301$new_n1252_
.sym 32066 $abc$8301$auto$rtlil.cc:1874:Eq$1484
.sym 32070 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[16]_new_
.sym 32071 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[64]_new_
.sym 32072 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4660[1]_new_inv_
.sym 32073 $abc$8301$new_n1240_
.sym 32074 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 32075 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[0]
.sym 32076 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 32077 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[0]
.sym 32078 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 32079 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[4]
.sym 32082 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 32083 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[6]
.sym 32084 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 32085 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[6]
.sym 32086 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[22]_new_
.sym 32087 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[54]_new_
.sym 32088 $abc$8301$new_n1275_
.sym 32089 $abc$8301$new_n1276_
.sym 32090 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 32091 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[1]
.sym 32092 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 32093 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[1]
.sym 32094 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 32095 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[6]
.sym 32096 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 32097 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[6]
.sym 32098 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 32099 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[3]
.sym 32100 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 32101 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[3]
.sym 32102 $abc$8301$auto$memory_bram.cc:960:replace_cell$1553
.sym 32103 $abc$8301$auto$memory_bram.cc:922:replace_cell$1552[7]
.sym 32104 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 32105 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[7]
.sym 32106 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 32107 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[3]
.sym 32110 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[23]_new_
.sym 32111 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[55]_new_
.sym 32112 $abc$8301$new_n1281_
.sym 32113 $abc$8301$new_n1282_
.sym 32114 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 32115 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[3]
.sym 32116 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 32117 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[3]
.sym 32118 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 32119 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[7]
.sym 32120 $abc$8301$auto$memory_bram.cc:960:replace_cell$1488
.sym 32121 $abc$8301$auto$memory_bram.cc:922:replace_cell$1487[7]
.sym 32122 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 32123 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[7]
.sym 32124 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[7]_new_inv_
.sym 32126 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[19]_new_
.sym 32127 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[51]_new_
.sym 32128 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4684[2]_new_inv_
.sym 32129 $abc$8301$new_n1258_
.sym 32130 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 32131 dat[9]
.sym 32134 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 32135 dat[13]
.sym 32138 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 32139 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[8]
.sym 32140 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 32141 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[8]
.sym 32142 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 32143 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[13]
.sym 32146 $abc$8301$auto$memory_bram.cc:960:replace_cell$1527
.sym 32147 $abc$8301$auto$memory_bram.cc:922:replace_cell$1526[10]
.sym 32150 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 32151 dat[15]
.sym 32154 $abc$8301$auto$rtlil.cc:1874:Eq$1523
.sym 32158 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 32159 dat[11]
.sym 32162 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[26]_new_
.sym 32163 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[58]_new_
.sym 32164 $abc$8301$new_n1480_
.sym 32165 $abc$8301$new_n1481_
.sym 32166 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 32167 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[0]
.sym 32170 $abc$8301$new_n1923_
.sym 32171 $abc$8301$new_n1074_
.sym 32172 $abc$8301$new_n1918_
.sym 32173 $abc$8301$new_n1919_
.sym 32174 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[10]
.sym 32175 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 32176 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[10]_new_inv_
.sym 32178 dat[22]
.sym 32182 servant.timer.mtimecmp[22]
.sym 32186 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 32187 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[10]
.sym 32188 $abc$8301$auto$memory_bram.cc:960:replace_cell$1514
.sym 32189 $abc$8301$auto$memory_bram.cc:922:replace_cell$1513[10]
.sym 32190 servant.wb_timer_rdt[22]
.sym 32191 servant.timer.mtimecmp[22]
.sym 32192 servant.wb_timer_rdt[25]
.sym 32193 servant.timer.mtimecmp[25]
.sym 32194 servant.timer.mtimecmp[26]
.sym 32195 servant.wb_timer_rdt[26]
.sym 32196 servant.wb_timer_rdt[15]
.sym 32197 servant.timer.mtimecmp[15]
.sym 32198 servant.wb_timer_rdt[9]
.sym 32199 servant.timer.mtimecmp[9]
.sym 32200 servant.wb_timer_rdt[13]
.sym 32201 servant.timer.mtimecmp[13]
.sym 32202 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 32203 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[10]
.sym 32206 servant.wb_timer_rdt[10]
.sym 32207 servant.timer.mtimecmp[10]
.sym 32208 $abc$8301$new_n1083_
.sym 32209 $abc$8301$new_n1084_
.sym 32210 $abc$8301$auto$rtlil.cc:1836:ReduceOr$1474_new_
.sym 32211 dat[10]
.sym 32214 dat[10]
.sym 32218 servant.timer.mtimecmp[13]
.sym 32222 dat[9]
.sym 32226 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 32227 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[3]
.sym 32230 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 32231 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[7]
.sym 32234 servant.timer.mtimecmp[27]
.sym 32238 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 32239 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[6]
.sym 32242 servant.wb_timer_rdt[26]
.sym 32243 servant.timer.mtimecmp[26]
.sym 32244 servant.wb_timer_rdt[27]
.sym 32245 servant.timer.mtimecmp[27]
.sym 32246 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 32247 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[2]
.sym 32250 dat[26]
.sym 32254 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 32255 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[0]
.sym 32258 dat[27]
.sym 32290 $abc$8301$new_n1129_
.sym 32291 ram.from_ble[0]
.sym 32292 $abc$8301$techmap$techmap\ram.rx_from_ble.$procmux$911.$and$/usr/bin/../share/yosys/techmap.v:434$2356_Y_new_
.sym 32294 ram.rx_from_ble.data_index[0]
.sym 32295 ram.rx_from_ble.data_index[1]
.sym 32296 ram.rx_from_ble.data_index[2]
.sym 32297 $abc$8301$auto$alumacc.cc:491:replace_alu$1417[6]
.sym 32298 $abc$8301$new_n1129_
.sym 32299 ram.from_ble[4]
.sym 32300 $abc$8301$techmap$techmap\ram.rx_from_ble.$procmux$829.$and$/usr/bin/../share/yosys/techmap.v:434$2356_Y_new_
.sym 32302 ram.from_ble[6]
.sym 32303 $abc$8301$auto$ice40_ffinit.cc:141:execute$8027
.sym 32304 $abc$8301$new_n1163_
.sym 32305 $abc$8301$auto$simplemap.cc:309:simplemap_lut$1972_new_
.sym 32306 ram.from_ble[0]
.sym 32307 $abc$8301$auto$ice40_ffinit.cc:141:execute$8027
.sym 32308 $abc$8301$new_n1149_
.sym 32309 $abc$8301$auto$simplemap.cc:309:simplemap_lut$1972_new_
.sym 32310 ram.from_ble[4]
.sym 32311 $abc$8301$auto$ice40_ffinit.cc:141:execute$8027
.sym 32312 $abc$8301$new_n1160_
.sym 32313 $abc$8301$auto$simplemap.cc:309:simplemap_lut$1972_new_
.sym 32314 $abc$8301$new_n1129_
.sym 32315 ram.from_ble[6]
.sym 32316 $abc$8301$techmap$techmap\ram.rx_from_ble.$procmux$794.$and$/usr/bin/../share/yosys/techmap.v:434$2356_Y_new_
.sym 32318 ram.rx_from_ble.data_index[0]
.sym 32319 ram.rx_from_ble.data_index[1]
.sym 32320 ram.rx_from_ble.data_index[2]
.sym 32321 $abc$8301$auto$alumacc.cc:491:replace_alu$1417[6]
.sym 32323 ram.rx_from_ble.clock_count[0]
.sym 32327 ram.rx_from_ble.clock_count[1]
.sym 32331 ram.rx_from_ble.clock_count[2]
.sym 32335 ram.rx_from_ble.clock_count[3]
.sym 32336 $PACKER_VCC_NET
.sym 32339 ram.rx_from_ble.clock_count[4]
.sym 32340 $PACKER_VCC_NET
.sym 32343 ram.rx_from_ble.clock_count[5]
.sym 32347 ram.rx_from_ble.clock_count[6]
.sym 32351 $PACKER_VCC_NET
.sym 32353 $nextpnr_ICESTORM_LC_6$I3
.sym 32354 ram.rx_from_ble.data_index[0]
.sym 32355 ram.rx_from_ble.data_index[2]
.sym 32356 ram.rx_from_ble.data_index[1]
.sym 32357 $nextpnr_ICESTORM_LC_6$COUT
.sym 32366 $abc$8301$techmap\ram.rx_from_ble.$procmux$959_Y[1]_new_
.sym 32367 $abc$8301$auto$alumacc.cc:491:replace_alu$1417[6]
.sym 32368 ram.rx_from_ble.state[0]
.sym 32369 ram.rx_from_ble.state[1]
.sym 32373 $abc$8301$auto$rtlil.cc:1969:NotGate$8199
.sym 32382 ram.rx_from_ble.state[0]
.sym 32383 ram.rx_from_ble.state[1]
.sym 32397 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6505
.sym 32398 $abc$8301$auto$rtlil.cc:1969:NotGate$8037
.sym 32399 tx_to_ble.clock_count[0]
.sym 32400 $abc$8301$auto$alumacc.cc:491:replace_alu$1399[6]
.sym 32405 $abc$8301$auto$rtlil.cc:1969:NotGate$8037
.sym 32406 $abc$8301$auto$alumacc.cc:491:replace_alu$1399[6]
.sym 32407 tx_to_ble.clock_count[1]
.sym 32421 $PACKER_VCC_NET
.sym 32422 $abc$8301$new_n1129_
.sym 32423 ram.from_ble[1]
.sym 32424 $abc$8301$techmap$techmap\ram.rx_from_ble.$procmux$889.$and$/usr/bin/../share/yosys/techmap.v:434$2356_Y_new_
.sym 32426 ram.rx_from_ble.data_index[0]
.sym 32427 ram.rx_from_ble.data_index[1]
.sym 32428 ram.rx_from_ble.data_index[2]
.sym 32429 $abc$8301$auto$alumacc.cc:491:replace_alu$1417[6]
.sym 32430 $abc$8301$auto$ice40_ffinit.cc:141:execute$8027
.sym 32431 $abc$8301$techmap\ram.rx_from_ble.$procmux$952_Y[0]_new_
.sym 32432 $abc$8301$auto$simplemap.cc:309:simplemap_lut$1972_new_
.sym 32434 ram.from_ble[1]
.sym 32435 $abc$8301$auto$ice40_ffinit.cc:141:execute$8027
.sym 32436 $abc$8301$new_n1136_
.sym 32437 $abc$8301$auto$simplemap.cc:309:simplemap_lut$1972_new_
.sym 32438 $abc$8301$new_n1129_
.sym 32439 $abc$8301$techmap\ram.rx_from_ble.$procmux$952_Y[0]_new_
.sym 32440 $abc$8301$new_n1155_
.sym 32441 ram.from_ble[7]
.sym 32442 $abc$8301$auto$ice40_ffinit.cc:141:execute$7987
.sym 32446 ram.rx_from_ble.data_index[1]
.sym 32447 ram.rx_from_ble.data_index[2]
.sym 32448 ram.rx_from_ble.data_index[0]
.sym 32449 $abc$8301$auto$alumacc.cc:491:replace_alu$1417[6]
.sym 32450 $abc$8301$new_n996_
.sym 32451 data_to_ble[3]
.sym 32452 $abc$8301$auto$ice40_ffinit.cc:141:execute$7963
.sym 32453 $abc$8301$techmap$techmap\tx_to_ble.$procmux$1128.$and$/usr/bin/../share/yosys/techmap.v:434$2403_Y[1]_new_
.sym 32454 tx_to_ble.state[1]
.sym 32455 tx_to_ble.state[0]
.sym 32456 $abc$8301$auto$alumacc.cc:491:replace_alu$1399[6]
.sym 32458 $abc$8301$new_n996_
.sym 32459 data_to_ble[7]
.sym 32460 $abc$8301$auto$ice40_ffinit.cc:141:execute$7983
.sym 32461 $abc$8301$techmap$techmap\tx_to_ble.$procmux$1128.$and$/usr/bin/../share/yosys/techmap.v:434$2403_Y[1]_new_
.sym 32462 $abc$8301$auto$ice40_ffinit.cc:141:execute$7983
.sym 32463 $abc$8301$auto$ice40_ffinit.cc:141:execute$7963
.sym 32464 tx_to_ble.data_index[2]
.sym 32465 tx_to_ble.data_index[1]
.sym 32466 $abc$8301$new_n1009_
.sym 32467 $abc$8301$new_n1010_
.sym 32468 $abc$8301$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.$4\buffer[7:0][0]_new_inv_
.sym 32469 tx_to_ble.data_index[0]
.sym 32470 $abc$8301$new_n996_
.sym 32471 data_to_ble[4]
.sym 32472 $abc$8301$auto$ice40_ffinit.cc:141:execute$7971
.sym 32473 $abc$8301$techmap$techmap\tx_to_ble.$procmux$1128.$and$/usr/bin/../share/yosys/techmap.v:434$2403_Y[1]_new_
.sym 32474 $abc$8301$new_n996_
.sym 32475 data_to_ble[0]
.sym 32476 $abc$8301$auto$ice40_ffinit.cc:141:execute$7943
.sym 32477 $abc$8301$techmap$techmap\tx_to_ble.$procmux$1128.$and$/usr/bin/../share/yosys/techmap.v:434$2403_Y[1]_new_
.sym 32478 $abc$8301$auto$ice40_ffinit.cc:141:execute$7943
.sym 32479 $abc$8301$auto$ice40_ffinit.cc:141:execute$7971
.sym 32480 tx_to_ble.data_index[1]
.sym 32481 $abc$8301$new_n1847_
.sym 32482 $abc$8301$auto$ice40_ffinit.cc:141:execute$7967
.sym 32483 $abc$8301$auto$ice40_ffinit.cc:141:execute$7979
.sym 32484 tx_to_ble.data_index[1]
.sym 32485 tx_to_ble.data_index[2]
.sym 32486 $abc$8301$new_n996_
.sym 32487 data_to_ble[6]
.sym 32488 $abc$8301$auto$ice40_ffinit.cc:141:execute$7979
.sym 32489 $abc$8301$techmap$techmap\tx_to_ble.$procmux$1128.$and$/usr/bin/../share/yosys/techmap.v:434$2403_Y[1]_new_
.sym 32490 $abc$8301$new_n996_
.sym 32491 data_to_ble[2]
.sym 32492 $abc$8301$auto$ice40_ffinit.cc:141:execute$7967
.sym 32493 $abc$8301$techmap$techmap\tx_to_ble.$procmux$1128.$and$/usr/bin/../share/yosys/techmap.v:434$2403_Y[1]_new_
.sym 32494 tx_to_ble.state[1]
.sym 32498 $abc$8301$new_n996_
.sym 32499 data_to_ble[1]
.sym 32500 $abc$8301$auto$ice40_ffinit.cc:141:execute$7959
.sym 32501 $abc$8301$techmap$techmap\tx_to_ble.$procmux$1128.$and$/usr/bin/../share/yosys/techmap.v:434$2403_Y[1]_new_
.sym 32502 $abc$8301$auto$wreduce.cc:455:run$1332[2]
.sym 32503 ram.rx_from_ble.data_index[2]
.sym 32504 $abc$8301$auto$alumacc.cc:491:replace_alu$1417[6]
.sym 32506 $abc$8301$auto$ice40_ffinit.cc:141:execute$7975
.sym 32507 $abc$8301$auto$ice40_ffinit.cc:141:execute$7959
.sym 32508 tx_to_ble.data_index[1]
.sym 32509 tx_to_ble.data_index[2]
.sym 32510 $abc$8301$new_n996_
.sym 32511 data_to_ble[5]
.sym 32512 $abc$8301$auto$ice40_ffinit.cc:141:execute$7975
.sym 32513 $abc$8301$techmap$techmap\tx_to_ble.$procmux$1128.$and$/usr/bin/../share/yosys/techmap.v:434$2403_Y[1]_new_
.sym 32514 $abc$8301$techmap\ram.rx_from_ble.$procmux$952_Y[0]_new_
.sym 32515 $abc$8301$new_n1783_
.sym 32516 $abc$8301$auto$simplemap.cc:309:simplemap_lut$1972_new_
.sym 32518 $abc$8301$auto$wreduce.cc:455:run$1332[0]
.sym 32519 ram.rx_from_ble.data_index[0]
.sym 32520 $abc$8301$auto$alumacc.cc:491:replace_alu$1417[6]
.sym 32522 $techmap\ram.$0\my_adr[31:0][1]
.sym 32523 ram.rx_done
.sym 32527 $PACKER_VCC_NET
.sym 32528 ram.rx_from_ble.data_index[0]
.sym 32530 $abc$8301$techmap\ram.rx_from_ble.$procmux$952_Y[0]_new_
.sym 32531 $abc$8301$new_n1780_
.sym 32532 $abc$8301$auto$simplemap.cc:309:simplemap_lut$1972_new_
.sym 32534 $techmap\ram.$0\my_adr[31:0][1]
.sym 32538 ram.rx_from_ble.state[0]
.sym 32542 ram.rx_from_ble.data_index[0]
.sym 32543 $abc$8301$auto$alumacc.cc:491:replace_alu$1417[6]
.sym 32544 ram.rx_from_ble.data_index[1]
.sym 32545 $abc$8301$auto$simplemap.cc:309:simplemap_lut$1972_new_
.sym 32546 servant.timer.mtimecmp[25]
.sym 32554 $abc$8301$auto$alumacc.cc:491:replace_alu$1417[6]
.sym 32555 ram.rx_done
.sym 32556 ram.rx_from_ble.state[1]
.sym 32557 ram.rx_from_ble.state[0]
.sym 32561 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6571
.sym 32562 servant.timer.mtimecmp[15]
.sym 32570 $abc$8301$auto$dff2dffe.cc:158:make_patterns_logic$6505
.sym 32574 $abc$8301$techmap$auto$memory_bram.cc:983:replace_cell$1665.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2252_Y_new_inv_
.sym 32575 $abc$8301$auto$memory_bram.cc:922:replace_cell$1565[1]
.sym 32576 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.Y_B[1]_new_inv_
.sym 32578 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[17]_new_
.sym 32579 $abc$8301$auto$memory_bram.cc:983:replace_cell$1666.B_AND_S[65]_new_
.sym 32580 $abc$8301$auto$simplemap.cc:127:simplemap_reduce$4668[1]_new_inv_
.sym 32581 $abc$8301$new_n1246_
.sym 32586 $abc$8301$auto$alumacc.cc:491:replace_alu$1399[6]
.sym 32587 tx_to_ble.state[0]
.sym 32588 tx_to_ble.state[1]
.sym 32593 servant.timer.mtimecmp[15]
.sym 32610 tx_to_ble.state[0]
.sym 32611 tx_to_ble.state[1]
.sym 32614 servant.timer.mtimecmp[26]
.sym 32618 $abc$8301$auto$memory_bram.cc:960:replace_cell$1540
.sym 32619 $abc$8301$auto$memory_bram.cc:922:replace_cell$1539[1]
.sym 32622 $abc$8301$auto$alumacc.cc:491:replace_alu$1399[6]
.sym 32623 tx_to_ble.data_index[0]
.sym 32624 tx_to_ble.data_index[1]
.sym 32625 $abc$8301$auto$simplemap.cc:309:simplemap_lut$2082_new_
.sym 32626 tx_to_ble.state[0]
.sym 32630 tx_to_ble.data_index[0]
.sym 32631 tx_to_ble.data_index[1]
.sym 32632 tx_to_ble.data_index[2]
.sym 32634 servant.timer.mtimecmp[29]
.sym 32638 $abc$8301$auto$memory_bram.cc:960:replace_cell$1501
.sym 32639 $abc$8301$auto$memory_bram.cc:922:replace_cell$1500[1]
.sym 32643 tx_to_ble.data_index[0]
.sym 32648 tx_to_ble.data_index[1]
.sym 32652 tx_to_ble.data_index[2]
.sym 32653 $auto$alumacc.cc:474:replace_alu$1441.C[2]
.sym 32655 $PACKER_VCC_NET
.sym 32656 tx_to_ble.data_index[0]
.sym 32658 $abc$8301$auto$simplemap.cc:309:simplemap_lut$3031_new_inv_
.sym 32659 $abc$8301$auto$wreduce.cc:455:run$1337[0]
.sym 32660 tx_to_ble.data_index[0]
.sym 32661 $abc$8301$auto$alumacc.cc:491:replace_alu$1399[6]
.sym 32662 $abc$8301$techmap\tx_to_ble.$procmux$1120_Y[0]_new_inv_
.sym 32663 $abc$8301$auto$simplemap.cc:309:simplemap_lut$2082_new_
.sym 32666 $abc$8301$auto$simplemap.cc:309:simplemap_lut$3031_new_inv_
.sym 32667 $abc$8301$auto$wreduce.cc:455:run$1337[2]
.sym 32668 tx_to_ble.data_index[2]
.sym 32669 $abc$8301$auto$alumacc.cc:491:replace_alu$1399[6]
.sym 32670 $abc$8301$techmap\tx_to_ble.$procmux$1120_Y[2]_new_inv_
.sym 32671 $abc$8301$auto$simplemap.cc:309:simplemap_lut$2082_new_
.sym 32674 servant.wb_timer_rdt[17]
.sym 32675 servant.timer.mtimecmp[17]
.sym 32676 servant.wb_timer_rdt[29]
.sym 32677 servant.timer.mtimecmp[29]
.sym 32678 servant.timer.mtimecmp[17]
.sym 32682 dat[25]
.sym 32686 servant.timer.mtimecmp[30]
.sym 32690 servant.timer.mtimecmp[11]
.sym 32694 servant.wb_timer_rdt[11]
.sym 32695 servant.timer.mtimecmp[11]
.sym 32696 servant.wb_timer_rdt[23]
.sym 32697 servant.timer.mtimecmp[23]
.sym 32698 servant.timer.mtimecmp[23]
.sym 32702 servant.wb_timer_rdt[30]
.sym 32703 servant.timer.mtimecmp[30]
.sym 32704 $abc$8301$new_n1080_
.sym 32706 dat[11]
.sym 32710 dat[30]
.sym 32718 dat[13]
.sym 32722 dat[17]
.sym 32726 dat[23]
.sym 32730 dat[15]
.sym 32734 dat[29]
