<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>SPIMSP432DMA.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_2298ed0e5bfee6f293aea6c715ac7f7c.html">exports</a></li><li class="navelem"><a class="el" href="dir_1395dc6568e73d67e90e363c4035e4f6.html">tidrivers_msp432</a></li><li class="navelem"><a class="el" href="dir_2ad5680906f12c9eddf121ba68442a90.html">source</a></li><li class="navelem"><a class="el" href="dir_0da705fc44f28017c66964e8e9f342d2.html">ti</a></li><li class="navelem"><a class="el" href="dir_5cee8d03ec8e05f2dc78c474d8f4ba05.html">drivers</a></li><li class="navelem"><a class="el" href="dir_598b773727c07b25342b386f5e5ac11d.html">spi</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">SPIMSP432DMA.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_s_p_i_m_s_p432_d_m_a_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2015-2019, Texas Instruments Incorporated</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * are met:</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * *  Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * *  Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * *  Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    from this software without specific prior written permission.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">/*!***************************************************************************</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *  @file       SPIMSP432DMA.h</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> *  @brief      SPI driver implementation for a EUSCI peripheral on MSP432</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *              using the micro DMA controller.</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> *  The SPI header file should be included in an application as follows:</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *  @code</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *  #include &lt;ti/drivers/SPI.h&gt;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> *  #include &lt;ti/drivers/spi/SPIMSP432DMA.h&gt;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> *  @endcode</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> *  Refer to @ref SPI.h for a complete description of APIs &amp; example of use.</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> *  This SPI driver implementation is designed to operate on a EUCSI controller</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> *  in SPI mode using a micro DMA controller.</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"> *  @warning This driver does not support queueing multiple SPI transactions.</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> *  ## Frame Formats #</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"> *  This SPI controller supports 4 phase &amp; polarity formats. Refer to the device</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"> *  specific data sheets &amp; technical reference manuals for specifics on each</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"> *  format.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"> *  ## SPI Chip Select #</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"> *  The SPI driver can be used in 3-pin or 4-pin mode.  When in 4-pin mode the</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"> *  hardware manages a pin as the chip select.  In 3-pin mode it is the</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"> *  application&#39;s responsibility to assert and de-assert a GPIO pin for chip</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"> *  select purposes.</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"> *  &lt;table&gt;</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"> *  &lt;tr&gt;</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"> *  &lt;th&gt;Chip select type&lt;/th&gt;</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"> *  &lt;th&gt;SPI_MASTER mode&lt;/th&gt;</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"> *  &lt;th&gt;SPI_SLAVE mode&lt;/th&gt;</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"> *  &lt;/tr&gt;</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"> *  &lt;tr&gt;</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment"> *  &lt;td&gt;Hardware chip select&lt;/td&gt;</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment"> *  &lt;td&gt;No action is needed by the application to select the peripheral.&lt;/td&gt;</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"> *  &lt;td&gt;See the device documentation on it&#39;s chip select requirements.&lt;/td&gt;</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"> *  &lt;/tr&gt;</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"> *  &lt;tr&gt;</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"> *  &lt;td&gt;Software chip select&lt;/td&gt;</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> *  &lt;td&gt;The application is responsible to ensure that correct SPI slave is</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> *      selected before performing a SPI_transfer().&lt;/td&gt;</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> *  &lt;td&gt;Up to the application&#39;s implementation.&lt;/td&gt;</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> *  &lt;/tr&gt;</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment"> *  &lt;/table&gt;</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment"> *  ## SPI data frames #</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"> *  The EUSCI controller only supports 8-bit data frames.</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"> *  dataSize  | buffer element size |</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> *  --------  | ------------------- |</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> *  8 bits    | uint8_t             |</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> *  ## DMA operation #</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> *  DMA use in this driver varies based on the #SPI_TransferMode set when the</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> *  driver instance was opened. If the driver was opened in #SPI_MODE_CALLBACK,</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> *  all transfers make use of the DMA regardless of the amount of data.</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> *  If the driver was opened in #SPI_MODE_BLOCKING, it verifies the amount of</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> *  data frames to be transfered exceeds the</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> *  SPIMSP432DMA_HwAttrsV1.minDmaTransferSize before performing a transfer using</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> *  the DMA.  SPIMSP432DMA_HwAttrsV1.minDmaTransferSize allows users to set a</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> *  minimum amount of data frames a transfer must have to perform a transfer</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> *  using the DMA.  If the amount of data is less than this limit, the driver</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"> *  performs a polling transfer (unless the device is a slave with a timeout</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"> *  configured). This feature is provided for situations where there is little</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"> *  data to be transfered &amp; it is more efficient to simply perform a polling</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"> *  transfer instead of configuring the DMA &amp; waiting until the task is</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"> *  unblocked.</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> *  ## DMA Interrupts #</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"> *  The MSP432 DMA controller has 4 interrupt vectors to handle all DMA</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"> *  related IRQ. Due to the &quot;shared&quot; nature of the DMA interrupts, this driver</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"> *  implementation requires each SPI instance to explicitly use a single DMA</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"> *  interrupt.  It is up to the application to ensure no two peripherals are</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"> *  configured to respond to a given DMA interrupt at any moment.</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"> *  ## DMA transfer size limit #</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment"> *  The DMA controller only supports data transfers of up to 1024</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment"> *  data frames, so large amounts of data will be split &amp; transfered</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment"> *  accordingly.  Each SPI driver instance requires 2 DMA channels (Tx and Rx)</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment"> *  to operate.</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"> *  ## DMA accessible memory #</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment"> *  Ensure that the SPI_Transaction.rxBuf and SPI_Transaction.txBuf point to</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment"> *  memory that is accessible by the DMA.</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment"> *  ## Scratch Buffers #</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment"> *  A uint8_t scratch buffer is used to allow #SPI_Transaction where txBuf or</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"> *  rxBuf are NULL. Rather than requiring txBuf or rxBuf to have a dummy buffer</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"> *  of size of the transfer count, a single DMA accessible uint8_t scratch</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"> *  buffer is used. When txBuf is NULL, an internal scratch buffer is</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment"> *  initialized to the SPIMSP432DMA_HwAttrsV1.defaultTxBufValue so the DMA will</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment"> *  send some known value.</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"> *  ============================================================================</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#ifndef ti_drivers_spi_SPIMSP432DMA__include</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define ti_drivers_spi_SPIMSP432DMA__include</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#include &lt;ti/devices/DeviceFamily.h&gt;</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#include &lt;ti/drivers/dpl/HwiP.h&gt;</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#include &lt;ti/drivers/dpl/SemaphoreP.h&gt;</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="_power_8h.html">ti/drivers/Power.h</a>&gt;</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="_s_p_i_8h.html">ti/drivers/SPI.h</a>&gt;</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="_u_d_m_a_m_s_p432_8h.html">ti/drivers/dma/UDMAMSP432.h</a>&gt;</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment"> *  SPI port/pin defines for pin configuration.  Ports P2, P3, and P7 are</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"> *  configurable through the port mapping controller.</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment"> *  Value specifies the pin function and ranges from 0 to 31</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment"> *  pin range: 0 - 7, port range: 0 - 15</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment"> *    15 - 10   9  8  7 - 4  3 - 0</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"> *  -------------------------------</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"> *  |  VALUE | X | X | PORT | PIN |</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment"> *  -------------------------------</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment"> *  value = pinConfig &gt;&gt; 10</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment"> *  port = (pinConfig &gt;&gt; 4) &amp; 0xf</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment"> *  pin = pinConfig &amp; 0x7</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment"> *  pmap = port * 0x8;  // 2 -&gt; 0x10, 3 -&gt; 0x18, 7 -&gt; 0x38</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment"> *  portMapReconfigure = PMAP_ENABLE_RECONFIGURATION;</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment"> *  Code from pmap.c:</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment"> *   //Get write-access to port mapping registers:</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment"> *   PMAP-&gt;KEYID = PMAP_KEYID_VAL;</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment"> *   //Enable/Disable reconfiguration during runtime</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment"> *   PMAP-&gt;CTL = (PMAP-&gt;CTL &amp; ~PMAP_CTL_PRECFG) | portMapReconfigure;</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment"> *   HWREG8(PMAP_BASE + pin + pmap) = value;</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment"> *  For non-configurable ports (bits 20 - 12 will be 0).</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment"> *  Bits 8 and 9 hold the module function (PRIMARY, SECONDARY, or</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment"> *  TERTIALRY).</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment"> *        9         8      7 - 4  3 - 0</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment"> *  -----------------------------------</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment"> *  | PnSEL1.x | PnSEL0.x | PORT | PIN |</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment"> *  -----------------------------------</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment"> *  moduleFunction = (pinConfig &gt;&gt; 8) &amp; 0x3</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment"> *  port = (pinConfig &gt;&gt; 4) &amp; 0xf</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment"> *  pin = 1 &lt;&lt; (pinConfig &amp; 0xf)</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment"> *  MAP_GPIO_setAsPeripheralModuleFunctionInputPin(port,</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment"> *       pin, moduleFunction);</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment"> *  or:</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment"> *  MAP_GPIO_setAsPeripheralModuleFunctionOutputPin(port,</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment"> *       pin, moduleFunction);</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">/* Port 1 EUSCI A0 defines */</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P1_0_UCA0STE   0x00000110  </span><span class="comment">/* Primary, port 1, pin 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P1_1_UCA0CLK   0x00000111  </span><span class="comment">/* Primary, port 1, pin 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P1_2_UCA0SOMI  0x00000112  </span><span class="comment">/* Primary, port 1, pin 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P1_3_UCA0SIMO  0x00000113  </span><span class="comment">/* Primary, port 1, pin 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">/* Port 1 EUSCI B0 defines */</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P1_4_UCB0STE   0x00000114  </span><span class="comment">/* Primary, port 1, pin 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P1_5_UCB0CLK   0x00000115  </span><span class="comment">/* Primary, port 1, pin 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P1_6_UCB0SIMO  0x00000116  </span><span class="comment">/* Primary, port 1, pin 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P1_7_UCB0SOMI  0x00000117  </span><span class="comment">/* Primary, port 1, pin 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">/* Port 2, pin 0 defines */</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_0_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x20)</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_0_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x20)</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_0_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x20)</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_0_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x20)</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_0_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x20)</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_0_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x20)</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_0_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x20)</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_0_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x20)</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_0_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x20)</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_0_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x20)</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_0_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x20)</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_0_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x20)</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_0_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x20)</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_0_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x20)</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_0_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x20)</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_0_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x20)</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_0_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x20)</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_0_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x20)</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">/* Port 2, pin 1 defines */</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_1_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x21)</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_1_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x21)</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_1_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x21)</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_1_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x21)</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_1_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x21)</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_1_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x21)</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_1_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x21)</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_1_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x21)</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_1_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x21)</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_1_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x21)</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_1_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x21)</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_1_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x21)</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_1_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x21)</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_1_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x21)</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_1_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x21)</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_1_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x21)</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_1_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x21)</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_1_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x21)</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">/* Port 2, pin 2 defines */</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_2_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x22)</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_2_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x22)</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_2_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x22)</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_2_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x22)</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_2_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x22)</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_2_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x22)</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_2_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x22)</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_2_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x22)</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_2_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x22)</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_2_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x22)</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_2_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x22)</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_2_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x22)</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_2_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x22)</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_2_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x22)</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_2_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x22)</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_2_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x22)</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_2_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x22)</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_2_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x22)</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">/* Port 2, pin 3 defines */</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_3_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x23)</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_3_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x23)</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_3_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x23)</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_3_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x23)</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_3_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x23)</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_3_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x23)</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_3_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x23)</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_3_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x23)</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_3_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x23)</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_3_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x23)</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_3_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x23)</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_3_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x23)</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_3_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x23)</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_3_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x23)</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_3_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x23)</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_3_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x23)</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_3_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x23)</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_3_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x23)</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">/* Port 2, pin 4 defines */</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_4_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x24)</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_4_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x24)</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_4_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x24)</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_4_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x24)</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_4_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x24)</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_4_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x24)</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_4_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x24)</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_4_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x24)</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_4_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x24)</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_4_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x24)</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_4_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x24)</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_4_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x24)</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_4_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x24)</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_4_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x24)</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_4_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x24)</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_4_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x24)</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_4_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x24)</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_4_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x24)</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">/* Port 2, pin 5 defines */</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_5_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x25)</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_5_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x25)</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_5_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x25)</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_5_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x25)</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_5_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x25)</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_5_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x25)</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_5_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x25)</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_5_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x25)</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_5_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x25)</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_5_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x25)</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_5_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x25)</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_5_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x25)</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_5_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x25)</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_5_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x25)</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_5_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x25)</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_5_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x25)</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_5_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x25)</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_5_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x25)</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">/* Port 2, pin 6 defines */</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_6_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x26)</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_6_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x26)</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_6_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x26)</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_6_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x26)</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_6_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x26)</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_6_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x26)</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_6_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x26)</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_6_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x26)</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_6_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x26)</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_6_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x26)</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_6_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x26)</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_6_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x26)</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_6_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x26)</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_6_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x26)</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_6_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x26)</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_6_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x26)</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_6_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x26)</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_6_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x26)</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">/* Port 2, pin 7 defines */</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_7_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x27)</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_7_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x27)</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_7_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x27)</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_7_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x27)</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_7_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x27)</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_7_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x27)</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_7_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x27)</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_7_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x27)</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_7_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x27)</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_7_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x27)</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_7_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x27)</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_7_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x27)</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_7_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x27)</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_7_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x27)</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_7_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x27)</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_7_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x27)</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_7_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x27)</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_7_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x27)</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">/* Port 3, pin 0 defines */</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_0_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x30)</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_0_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x30)</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_0_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x30)</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_0_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x30)</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_0_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x30)</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_0_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x30)</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_0_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x30)</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_0_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x30)</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_0_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x30)</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_0_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x30)</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_0_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x30)</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_0_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x30)</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_0_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x30)</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_0_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x30)</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_0_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x30)</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_0_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x30)</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_0_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x30)</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_0_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x30)</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">/* Port 3, pin 1 defines */</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_1_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x31)</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_1_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x31)</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_1_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x31)</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_1_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x31)</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_1_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x31)</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_1_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x31)</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_1_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x31)</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_1_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x31)</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_1_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x31)</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_1_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x31)</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_1_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x31)</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_1_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x31)</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_1_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x31)</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_1_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x31)</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_1_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x31)</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_1_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x31)</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_1_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x31)</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_1_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x31)</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">/* Port 3, pin 2 defines */</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_2_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x32)</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_2_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x32)</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_2_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x32)</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_2_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x32)</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_2_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x32)</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_2_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x32)</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_2_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x32)</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_2_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x32)</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_2_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x32)</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_2_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x32)</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_2_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x32)</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_2_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x32)</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_2_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x32)</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_2_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x32)</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_2_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x32)</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_2_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x32)</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_2_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x32)</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_2_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x32)</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">/* Port 3, pin 3 defines */</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_3_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x33)</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_3_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x33)</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_3_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x33)</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_3_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x33)</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_3_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x33)</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_3_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x33)</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_3_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x33)</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_3_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x33)</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_3_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x33)</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_3_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x33)</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_3_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x33)</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_3_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x33)</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_3_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x33)</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_3_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x33)</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_3_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x33)</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_3_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x33)</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_3_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x33)</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_3_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x33)</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">/* Port 3, pin 4 defines */</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_4_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x34)</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_4_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x34)</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_4_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x34)</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_4_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x34)</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_4_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x34)</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_4_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x34)</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_4_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x34)</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_4_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x34)</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_4_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x34)</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_4_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x34)</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_4_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x34)</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_4_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x34)</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_4_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x34)</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_4_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x34)</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_4_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x34)</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_4_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x34)</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_4_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x34)</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_4_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x34)</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">/* Port 3, pin 5 defines */</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_5_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x35)</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_5_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x35)</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_5_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x35)</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_5_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x35)</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_5_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x35)</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_5_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x35)</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_5_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x35)</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_5_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x35)</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_5_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x35)</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_5_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x35)</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_5_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x35)</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_5_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x35)</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_5_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x35)</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_5_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x35)</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_5_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x35)</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_5_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x35)</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_5_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x35)</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_5_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x35)</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">/* Port 3, pin 6 defines */</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_6_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x36)</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_6_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x36)</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_6_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x36)</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_6_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x36)</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_6_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x36)</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_6_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x36)</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_6_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x36)</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_6_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x36)</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_6_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x36)</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_6_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x36)</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_6_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x36)</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_6_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x36)</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_6_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x36)</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_6_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x36)</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_6_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x36)</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_6_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x36)</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_6_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x36)</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_6_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x36)</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">/* Port 3, pin 7 defines */</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_7_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x37)</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_7_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x37)</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_7_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x37)</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_7_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x37)</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_7_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x37)</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_7_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x37)</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_7_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x37)</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_7_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x37)</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_7_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x37)</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_7_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x37)</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_7_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x37)</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_7_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x37)</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_7_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x37)</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_7_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x37)</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_7_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x37)</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_7_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x37)</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_7_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x37)</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_7_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x37)</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment">/* Port 6 EUSCI B1, B3 defines */</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P6_2_UCB1STE   0x00000162  </span><span class="comment">/* Primary, port 6, pin 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P6_3_UCB1CLK   0x00000163  </span><span class="comment">/* Primary, port 6, pin 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P6_4_UCB1SIMO  0x00000164  </span><span class="comment">/* Primary, port 6, pin 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P6_5_UCB1SOMI  0x00000165  </span><span class="comment">/* Primary, port 6, pin 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P6_6_UCB3SIMO  0x00000266  </span><span class="comment">/* Secondary, port 6, pin 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P6_7_UCB3SOMI  0x00000267  </span><span class="comment">/* Secondary, port 6, pin 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment">/* Port 7, pin 0 defines */</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_0_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x70)</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_0_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x70)</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_0_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x70)</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_0_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x70)</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_0_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x70)</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_0_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x70)</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_0_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x70)</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_0_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x70)</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_0_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x70)</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_0_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x70)</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_0_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x70)</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_0_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x70)</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_0_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x70)</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_0_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x70)</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_0_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x70)</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_0_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x70)</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_0_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x70)</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_0_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x70)</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment">/* Port 7, pin 1 defines */</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_1_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x71)</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_1_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x71)</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_1_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x71)</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_1_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x71)</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_1_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x71)</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_1_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x71)</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_1_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x71)</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_1_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x71)</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_1_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x71)</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_1_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x71)</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_1_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x71)</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_1_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x71)</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_1_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x71)</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_1_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x71)</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_1_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x71)</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_1_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x71)</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_1_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x71)</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_1_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x71)</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment">/* Port 7, pin 2 defines */</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_2_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x72)</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_2_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x72)</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_2_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x72)</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_2_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x72)</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_2_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x72)</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_2_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x72)</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_2_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x72)</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_2_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x72)</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_2_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x72)</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_2_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x72)</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_2_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x72)</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_2_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x72)</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_2_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x72)</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_2_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x72)</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_2_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x72)</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_2_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x72)</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_2_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x72)</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_2_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x72)</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment">/* Port 7, pin 3 defines */</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_3_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x73)</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_3_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x73)</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_3_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x73)</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_3_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x73)</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_3_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x73)</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_3_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x73)</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_3_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x73)</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_3_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x73)</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_3_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x73)</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_3_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x73)</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_3_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x73)</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_3_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x73)</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_3_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x73)</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_3_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x73)</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_3_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x73)</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_3_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x73)</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_3_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x73)</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_3_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x73)</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment">/* Port 7, pin 4 defines */</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_4_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x74)</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_4_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x74)</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_4_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x74)</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_4_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x74)</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_4_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x74)</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_4_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x74)</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_4_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x74)</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_4_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x74)</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_4_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x74)</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_4_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x74)</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_4_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x74)</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_4_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x74)</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_4_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x74)</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_4_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x74)</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_4_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x74)</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_4_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x74)</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_4_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x74)</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_4_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x74)</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment">/* Port 7, pin 5 defines */</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_5_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x75)</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_5_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x75)</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_5_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x75)</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_5_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x75)</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_5_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x75)</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_5_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x75)</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_5_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x75)</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_5_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x75)</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_5_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x75)</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_5_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x75)</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_5_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x75)</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_5_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x75)</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_5_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x75)</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_5_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x75)</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_5_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x75)</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_5_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x75)</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_5_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x75)</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_5_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x75)</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment">/* Port 7, pin 6 defines */</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_6_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x76)</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_6_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x76)</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_6_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x76)</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_6_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x76)</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_6_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x76)</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_6_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x76)</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_6_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x76)</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_6_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x76)</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_6_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x76)</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_6_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x76)</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_6_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x76)</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_6_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x76)</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_6_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x76)</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_6_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x76)</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_6_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x76)</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_6_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x76)</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_6_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x76)</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_6_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x76)</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment">/* Port 7, pin 7 defines */</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_7_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x77)</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_7_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x77)</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_7_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x77)</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_7_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x77)</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_7_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x77)</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_7_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x77)</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_7_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x77)</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_7_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x77)</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_7_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x77)</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_7_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x77)</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_7_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x77)</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_7_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x77)</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_7_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x77)</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_7_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x77)</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_7_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x77)</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_7_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x77)</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_7_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x77)</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_7_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x77)</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment">/* Port 8 EUSCI B3 defines */</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P8_0_UCB3STE   0x00000180  </span><span class="comment">/* Primary, port 8, pin 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P8_1_UCB3CLK   0x00000181  </span><span class="comment">/* Primary, port 8, pin 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="comment">/* Port 9 EUSCI A3 defines */</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P9_4_UCA3STE   0x00000194  </span><span class="comment">/* Primary, port 9, pin 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P9_5_UCA3CLK   0x00000195  </span><span class="comment">/* Primary, port 9, pin 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P9_6_UCA3SOMI  0x00000196  </span><span class="comment">/* Primary, port 9, pin 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P9_7_UCA3SIMO  0x00000197  </span><span class="comment">/* Primary, port 9, pin 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="comment">/* Port 10 EUSCI B3 defines */</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P10_0_UCB3STE   0x000001A0  </span><span class="comment">/* Primary, port 10, pin 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P10_1_UCB3CLK   0x000001A1  </span><span class="comment">/* Primary, port 10, pin 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P10_2_UCB3SIMO  0x000001A2  </span><span class="comment">/* Primary, port 10, pin 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P10_3_UCB3SOMI  0x000001A3  </span><span class="comment">/* Primary, port 10, pin 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;</div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a7d33a0422c0eda3f15f38e7fa62a64c4">  750</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_PIN_NO_CONFIG    (0x0000FFFF)</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="comment">/* Add SPIMSP432DMA_STATUS_* macros here */</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="comment">/* Add SPIMSP432DMA_CMD_* macros here */</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="comment">/* SPI function table pointer */</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct_s_p_i___fxn_table.html">SPI_FxnTable</a> <a class="code" href="_s_p_i_m_s_p432_d_m_a_8h.html#aee524b32bcdc37f4035099dff00abbc2">SPIMSP432DMA_fxnTable</a>;</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;</div><div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html">  844</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a97c30dfb57206b78c37e3f5368552eea">  845</a></span>&#160;    uint32_t <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a97c30dfb57206b78c37e3f5368552eea">baseAddr</a>;           </div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#aca5933516729786004dfb121ab7ed53d">  846</a></span>&#160;    uint16_t <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#aca5933516729786004dfb121ab7ed53d">bitOrder</a>;           </div><div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#acbd29e5871505e97677d19ce7df4bc66">  847</a></span>&#160;    uint8_t  <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#acbd29e5871505e97677d19ce7df4bc66">clockSource</a>;        </div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a8bc0707956d14c3c2ff472f7c6d0d440">  849</a></span>&#160;    uint8_t  <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a8bc0707956d14c3c2ff472f7c6d0d440">defaultTxBufValue</a>;  </div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a2eb2527aee7bae3a6a6129f2e65ad8e0">  851</a></span>&#160;    uint8_t  <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a2eb2527aee7bae3a6a6129f2e65ad8e0">dmaIntNum</a>;          </div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a710f7756658ee736d9cd6c5933064ebf">  852</a></span>&#160;    uint32_t <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a710f7756658ee736d9cd6c5933064ebf">intPriority</a>;        </div><div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#ab2b1fd9579aa99f80d457f4c30ad5d39">  853</a></span>&#160;    uint32_t <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#ab2b1fd9579aa99f80d457f4c30ad5d39">rxDMAChannelIndex</a>;  </div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a62499bab06a4b5fe9032b6cba41e4919">  854</a></span>&#160;    uint32_t <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a62499bab06a4b5fe9032b6cba41e4919">txDMAChannelIndex</a>;  </div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a6028e683ba82abe5f072efd8fd874afa">  856</a></span>&#160;    uint16_t <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a6028e683ba82abe5f072efd8fd874afa">simoPin</a>;            </div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#aa4111d6eb8e0c0f72c0c37b960a38a7b">  857</a></span>&#160;    uint16_t <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#aa4111d6eb8e0c0f72c0c37b960a38a7b">somiPin</a>;            </div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a635790744d188b614753847b418baa89">  858</a></span>&#160;    uint16_t <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a635790744d188b614753847b418baa89">clkPin</a>;             </div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a88c941960fc028593e8db022dce91c26">  859</a></span>&#160;    uint16_t <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a88c941960fc028593e8db022dce91c26">stePin</a>;             </div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#aa91eb696e96bb96d9cb199f60b98e0fd">  860</a></span>&#160;    uint16_t <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#aa91eb696e96bb96d9cb199f60b98e0fd">pinMode</a>;            </div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a9f6a019c0c37e6e11074884fa655d981">  862</a></span>&#160;    uint16_t <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a9f6a019c0c37e6e11074884fa655d981">minDmaTransferSize</a>; </div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;} <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html">SPIMSP432DMA_HWAttrsV1</a>;</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;</div><div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___object.html">  870</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___object.html#ae7a15463b7e1b39158c622e10f8dd188">  871</a></span>&#160;    HwiP_Handle        <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___object.html#ae7a15463b7e1b39158c622e10f8dd188">hwiHandle</a>;</div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___object.html#afec2111a389af94c8e34e8233b5f73e2">  872</a></span>&#160;    <a class="code" href="struct_power___notify_obj.html">Power_NotifyObj</a>    <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___object.html#afec2111a389af94c8e34e8233b5f73e2">perfChangeNotify</a>;</div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___object.html#aaeab9f08da3f972b118eed52f910ad97">  873</a></span>&#160;    SemaphoreP_Handle  <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___object.html#aaeab9f08da3f972b118eed52f910ad97">transferComplete</a>;</div><div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___object.html#ad0c5ac127447fb06a8c828ef3fd4ba7a">  874</a></span>&#160;    <a class="code" href="_s_p_i_8h.html#a207e2d5a7e7ea5606b6995b6485ca015">SPI_CallbackFxn</a>    <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___object.html#ad0c5ac127447fb06a8c828ef3fd4ba7a">transferCallbackFxn</a>;</div><div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___object.html#a05b6c0fd159850420ff9a570c3ff1d63">  875</a></span>&#160;    <a class="code" href="struct_s_p_i___transaction.html">SPI_Transaction</a>   *<a class="code" href="struct_s_p_i_m_s_p432_d_m_a___object.html#a05b6c0fd159850420ff9a570c3ff1d63">transaction</a>;</div><div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___object.html#ab8aff1486652b822a9b54010526e844c">  876</a></span>&#160;    <a class="code" href="struct_u_d_m_a_m_s_p432___config.html">UDMAMSP432_Handle</a>  <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___object.html#ab8aff1486652b822a9b54010526e844c">dmaHandle</a>;</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;</div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___object.html#a9aa360c2ced4cb15652bf12ad356a2f8">  878</a></span>&#160;    <span class="keywordtype">size_t</span>             <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___object.html#a9aa360c2ced4cb15652bf12ad356a2f8">amtDataXferred</a>;</div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___object.html#aa8014d8a8ee7f245a51b3a4bc668d989">  879</a></span>&#160;    <span class="keywordtype">size_t</span>             <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___object.html#aa8014d8a8ee7f245a51b3a4bc668d989">currentXferAmt</a>;</div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___object.html#a5bf783201ee3399790af448309d33468">  880</a></span>&#160;    uint32_t           <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___object.html#a5bf783201ee3399790af448309d33468">bitRate</a>;</div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___object.html#ab06a1117c1056a9af4bce3eca2d77d8e">  881</a></span>&#160;    uint32_t           <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___object.html#ab06a1117c1056a9af4bce3eca2d77d8e">perfConstraintMask</a>;</div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___object.html#a09eb796fcf9e89948efc9c6c8cf98048">  882</a></span>&#160;    uint32_t           <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___object.html#a09eb796fcf9e89948efc9c6c8cf98048">transferTimeout</a>;</div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___object.html#a220f50e882118ee1e7ae2aff7d760fa2">  883</a></span>&#160;    uint16_t           <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___object.html#a220f50e882118ee1e7ae2aff7d760fa2">clockPolarity</a>;</div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___object.html#ac24d2509614352fc8c402630361e0af4">  884</a></span>&#160;    uint16_t           <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___object.html#ac24d2509614352fc8c402630361e0af4">clockPhase</a>;</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;</div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___object.html#a98354f5be961668bc9f84f8b72cd1e2c">  886</a></span>&#160;    <a class="code" href="_s_p_i_8h.html#a60a7e3d74577b38aa79ea6983362f942">SPI_Mode</a>           <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___object.html#a98354f5be961668bc9f84f8b72cd1e2c">spiMode</a>;</div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___object.html#af414c465c1098091d71e78dfdee87d32">  887</a></span>&#160;    <a class="code" href="_s_p_i_8h.html#ab9ea76c6529d6076eee5e1c4a5a92c6f">SPI_TransferMode</a>   <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___object.html#af414c465c1098091d71e78dfdee87d32">transferMode</a>;</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;</div><div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___object.html#a95df62773e52928e2e719a5c4c151907">  889</a></span>&#160;    <span class="keywordtype">bool</span>               <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___object.html#a95df62773e52928e2e719a5c4c151907">cancelInProgress</a>;</div><div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___object.html#a571c98c29615c8dd011411ec82c41238">  890</a></span>&#160;    <span class="keywordtype">bool</span>               <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___object.html#a571c98c29615c8dd011411ec82c41238">isOpen</a>;</div><div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___object.html#a3ac4986e89011038ca16b0f6d8b84ab5">  891</a></span>&#160;    uint8_t            <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___object.html#a3ac4986e89011038ca16b0f6d8b84ab5">scratchBuffer</a>;</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;} <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___object.html">SPIMSP432DMA_Object</a>, *<a class="code" href="_s_p_i_m_s_p432_d_m_a_8h.html#a0fe3f3e8b44accb489d129aea007bfc3">SPIMSP432DMA_Handle</a>;</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;}</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ti_drivers_spi_SPIMSP432DMA__include */</span><span class="preprocessor"></span></div><div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___object_html_af414c465c1098091d71e78dfdee87d32"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___object.html#af414c465c1098091d71e78dfdee87d32">SPIMSP432DMA_Object::transferMode</a></div><div class="ttdeci">SPI_TransferMode transferMode</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:887</div></div>
<div class="ttc" id="_s_p_i_8h_html"><div class="ttname"><a href="_s_p_i_8h.html">SPI.h</a></div><div class="ttdoc">Serial Peripheral Interface (SPI) Driver Interface. </div></div>
<div class="ttc" id="_s_p_i_8h_html_a207e2d5a7e7ea5606b6995b6485ca015"><div class="ttname"><a href="_s_p_i_8h.html#a207e2d5a7e7ea5606b6995b6485ca015">SPI_CallbackFxn</a></div><div class="ttdeci">void(* SPI_CallbackFxn)(SPI_Handle handle, SPI_Transaction *transaction)</div><div class="ttdoc">The definition of a callback function used by the SPI driver when used in SPI_MODE_CALLBACK. </div><div class="ttdef"><b>Definition:</b> SPI.h:584</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___object_html_ac24d2509614352fc8c402630361e0af4"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___object.html#ac24d2509614352fc8c402630361e0af4">SPIMSP432DMA_Object::clockPhase</a></div><div class="ttdeci">uint16_t clockPhase</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:884</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_html"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html">SPIMSP432DMA_HWAttrsV1</a></div><div class="ttdoc">SPIMSP432DMA Hardware attributes These fields, with the exception of intPriority, are used by driverl...</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:844</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___object_html_a98354f5be961668bc9f84f8b72cd1e2c"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___object.html#a98354f5be961668bc9f84f8b72cd1e2c">SPIMSP432DMA_Object::spiMode</a></div><div class="ttdeci">SPI_Mode spiMode</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:886</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_html_aa91eb696e96bb96d9cb199f60b98e0fd"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#aa91eb696e96bb96d9cb199f60b98e0fd">SPIMSP432DMA_HWAttrsV1::pinMode</a></div><div class="ttdeci">uint16_t pinMode</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:860</div></div>
<div class="ttc" id="_s_p_i_8h_html_ab9ea76c6529d6076eee5e1c4a5a92c6f"><div class="ttname"><a href="_s_p_i_8h.html#ab9ea76c6529d6076eee5e1c4a5a92c6f">SPI_TransferMode</a></div><div class="ttdeci">SPI_TransferMode</div><div class="ttdoc">SPI transfer mode determines the whether the SPI controller operates synchronously or asynchronously...</div><div class="ttdef"><b>Definition:</b> SPI.h:620</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_html_aca5933516729786004dfb121ab7ed53d"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#aca5933516729786004dfb121ab7ed53d">SPIMSP432DMA_HWAttrsV1::bitOrder</a></div><div class="ttdeci">uint16_t bitOrder</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:846</div></div>
<div class="ttc" id="_power_8h_html"><div class="ttname"><a href="_power_8h.html">Power.h</a></div><div class="ttdoc">Power Manager. </div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_html_a97c30dfb57206b78c37e3f5368552eea"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a97c30dfb57206b78c37e3f5368552eea">SPIMSP432DMA_HWAttrsV1::baseAddr</a></div><div class="ttdeci">uint32_t baseAddr</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:845</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___object_html_ab8aff1486652b822a9b54010526e844c"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___object.html#ab8aff1486652b822a9b54010526e844c">SPIMSP432DMA_Object::dmaHandle</a></div><div class="ttdeci">UDMAMSP432_Handle dmaHandle</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:876</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___object_html_ae7a15463b7e1b39158c622e10f8dd188"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___object.html#ae7a15463b7e1b39158c622e10f8dd188">SPIMSP432DMA_Object::hwiHandle</a></div><div class="ttdeci">HwiP_Handle hwiHandle</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:871</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___object_html_a95df62773e52928e2e719a5c4c151907"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___object.html#a95df62773e52928e2e719a5c4c151907">SPIMSP432DMA_Object::cancelInProgress</a></div><div class="ttdeci">bool cancelInProgress</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:889</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_html_a62499bab06a4b5fe9032b6cba41e4919"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a62499bab06a4b5fe9032b6cba41e4919">SPIMSP432DMA_HWAttrsV1::txDMAChannelIndex</a></div><div class="ttdeci">uint32_t txDMAChannelIndex</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:854</div></div>
<div class="ttc" id="_s_p_i_m_s_p432_d_m_a_8h_html_a0fe3f3e8b44accb489d129aea007bfc3"><div class="ttname"><a href="_s_p_i_m_s_p432_d_m_a_8h.html#a0fe3f3e8b44accb489d129aea007bfc3">SPIMSP432DMA_Handle</a></div><div class="ttdeci">struct SPIMSP432DMA_Object * SPIMSP432DMA_Handle</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___object_html"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___object.html">SPIMSP432DMA_Object</a></div><div class="ttdoc">SPIMSP432DMA Object. </div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:870</div></div>
<div class="ttc" id="struct_s_p_i___fxn_table_html"><div class="ttname"><a href="struct_s_p_i___fxn_table.html">SPI_FxnTable</a></div><div class="ttdoc">The definition of a SPI function table that contains the required set of functions to control a speci...</div><div class="ttdef"><b>Definition:</b> SPI.h:711</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___object_html_a9aa360c2ced4cb15652bf12ad356a2f8"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___object.html#a9aa360c2ced4cb15652bf12ad356a2f8">SPIMSP432DMA_Object::amtDataXferred</a></div><div class="ttdeci">size_t amtDataXferred</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:878</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_html_a8bc0707956d14c3c2ff472f7c6d0d440"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a8bc0707956d14c3c2ff472f7c6d0d440">SPIMSP432DMA_HWAttrsV1::defaultTxBufValue</a></div><div class="ttdeci">uint8_t defaultTxBufValue</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:849</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___object_html_a05b6c0fd159850420ff9a570c3ff1d63"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___object.html#a05b6c0fd159850420ff9a570c3ff1d63">SPIMSP432DMA_Object::transaction</a></div><div class="ttdeci">SPI_Transaction * transaction</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:875</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_html_a88c941960fc028593e8db022dce91c26"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a88c941960fc028593e8db022dce91c26">SPIMSP432DMA_HWAttrsV1::stePin</a></div><div class="ttdeci">uint16_t stePin</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:859</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_html_a9f6a019c0c37e6e11074884fa655d981"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a9f6a019c0c37e6e11074884fa655d981">SPIMSP432DMA_HWAttrsV1::minDmaTransferSize</a></div><div class="ttdeci">uint16_t minDmaTransferSize</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:862</div></div>
<div class="ttc" id="struct_s_p_i___transaction_html"><div class="ttname"><a href="struct_s_p_i___transaction.html">SPI_Transaction</a></div><div class="ttdoc">A SPI_Transaction data structure is used with SPI_transfer(). It indicates how many SPI_FrameFormat f...</div><div class="ttdef"><b>Definition:</b> SPI.h:563</div></div>
<div class="ttc" id="_u_d_m_a_m_s_p432_8h_html"><div class="ttname"><a href="_u_d_m_a_m_s_p432_8h.html">UDMAMSP432.h</a></div><div class="ttdoc">uDMA driver implementation for MSP432. </div></div>
<div class="ttc" id="struct_power___notify_obj_html"><div class="ttname"><a href="struct_power___notify_obj.html">Power_NotifyObj</a></div><div class="ttdoc">Power notify object structure. </div><div class="ttdef"><b>Definition:</b> Power.h:443</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_html_a2eb2527aee7bae3a6a6129f2e65ad8e0"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a2eb2527aee7bae3a6a6129f2e65ad8e0">SPIMSP432DMA_HWAttrsV1::dmaIntNum</a></div><div class="ttdeci">uint8_t dmaIntNum</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:851</div></div>
<div class="ttc" id="_s_p_i_8h_html_a60a7e3d74577b38aa79ea6983362f942"><div class="ttname"><a href="_s_p_i_8h.html#a60a7e3d74577b38aa79ea6983362f942">SPI_Mode</a></div><div class="ttdeci">SPI_Mode</div><div class="ttdoc">Definitions for various SPI modes of operation. </div><div class="ttdef"><b>Definition:</b> SPI.h:590</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_html_aa4111d6eb8e0c0f72c0c37b960a38a7b"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#aa4111d6eb8e0c0f72c0c37b960a38a7b">SPIMSP432DMA_HWAttrsV1::somiPin</a></div><div class="ttdeci">uint16_t somiPin</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:857</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___object_html_a3ac4986e89011038ca16b0f6d8b84ab5"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___object.html#a3ac4986e89011038ca16b0f6d8b84ab5">SPIMSP432DMA_Object::scratchBuffer</a></div><div class="ttdeci">uint8_t scratchBuffer</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:891</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___object_html_a220f50e882118ee1e7ae2aff7d760fa2"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___object.html#a220f50e882118ee1e7ae2aff7d760fa2">SPIMSP432DMA_Object::clockPolarity</a></div><div class="ttdeci">uint16_t clockPolarity</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:883</div></div>
<div class="ttc" id="struct_u_d_m_a_m_s_p432___config_html"><div class="ttname"><a href="struct_u_d_m_a_m_s_p432___config.html">UDMAMSP432_Config</a></div><div class="ttdoc">UDMAMSP432 Global configuration. </div><div class="ttdef"><b>Definition:</b> UDMAMSP432.h:127</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___object_html_a09eb796fcf9e89948efc9c6c8cf98048"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___object.html#a09eb796fcf9e89948efc9c6c8cf98048">SPIMSP432DMA_Object::transferTimeout</a></div><div class="ttdeci">uint32_t transferTimeout</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:882</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___object_html_afec2111a389af94c8e34e8233b5f73e2"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___object.html#afec2111a389af94c8e34e8233b5f73e2">SPIMSP432DMA_Object::perfChangeNotify</a></div><div class="ttdeci">Power_NotifyObj perfChangeNotify</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:872</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___object_html_ab06a1117c1056a9af4bce3eca2d77d8e"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___object.html#ab06a1117c1056a9af4bce3eca2d77d8e">SPIMSP432DMA_Object::perfConstraintMask</a></div><div class="ttdeci">uint32_t perfConstraintMask</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:881</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___object_html_a5bf783201ee3399790af448309d33468"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___object.html#a5bf783201ee3399790af448309d33468">SPIMSP432DMA_Object::bitRate</a></div><div class="ttdeci">uint32_t bitRate</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:880</div></div>
<div class="ttc" id="_s_p_i_m_s_p432_d_m_a_8h_html_aee524b32bcdc37f4035099dff00abbc2"><div class="ttname"><a href="_s_p_i_m_s_p432_d_m_a_8h.html#aee524b32bcdc37f4035099dff00abbc2">SPIMSP432DMA_fxnTable</a></div><div class="ttdeci">const SPI_FxnTable SPIMSP432DMA_fxnTable</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___object_html_ad0c5ac127447fb06a8c828ef3fd4ba7a"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___object.html#ad0c5ac127447fb06a8c828ef3fd4ba7a">SPIMSP432DMA_Object::transferCallbackFxn</a></div><div class="ttdeci">SPI_CallbackFxn transferCallbackFxn</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:874</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___object_html_aaeab9f08da3f972b118eed52f910ad97"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___object.html#aaeab9f08da3f972b118eed52f910ad97">SPIMSP432DMA_Object::transferComplete</a></div><div class="ttdeci">SemaphoreP_Handle transferComplete</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:873</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_html_acbd29e5871505e97677d19ce7df4bc66"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#acbd29e5871505e97677d19ce7df4bc66">SPIMSP432DMA_HWAttrsV1::clockSource</a></div><div class="ttdeci">uint8_t clockSource</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:847</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___object_html_a571c98c29615c8dd011411ec82c41238"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___object.html#a571c98c29615c8dd011411ec82c41238">SPIMSP432DMA_Object::isOpen</a></div><div class="ttdeci">bool isOpen</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:890</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_html_a710f7756658ee736d9cd6c5933064ebf"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a710f7756658ee736d9cd6c5933064ebf">SPIMSP432DMA_HWAttrsV1::intPriority</a></div><div class="ttdeci">uint32_t intPriority</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:852</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_html_a635790744d188b614753847b418baa89"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a635790744d188b614753847b418baa89">SPIMSP432DMA_HWAttrsV1::clkPin</a></div><div class="ttdeci">uint16_t clkPin</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:858</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___object_html_aa8014d8a8ee7f245a51b3a4bc668d989"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___object.html#aa8014d8a8ee7f245a51b3a4bc668d989">SPIMSP432DMA_Object::currentXferAmt</a></div><div class="ttdeci">size_t currentXferAmt</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:879</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_html_ab2b1fd9579aa99f80d457f4c30ad5d39"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#ab2b1fd9579aa99f80d457f4c30ad5d39">SPIMSP432DMA_HWAttrsV1::rxDMAChannelIndex</a></div><div class="ttdeci">uint32_t rxDMAChannelIndex</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:853</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_html_a6028e683ba82abe5f072efd8fd874afa"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a6028e683ba82abe5f072efd8fd874afa">SPIMSP432DMA_HWAttrsV1::simoPin</a></div><div class="ttdeci">uint16_t simoPin</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:856</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="http://www.ti.com/corp/docs/legal/copyright.shtml">&copy; Copyright 1995-2019</a>, Texas Instruments Incorporated. All rights reserved. <br>
  <a href="http://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="http://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="http://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="http://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
