Pin Freeze File:  version P.20131013

95144XL100 XC95144XL-10-TQ100
A<0> S:PIN53
A<12> S:PIN67
A<13> S:PIN66
A<16> S:PIN68
A<17> S:PIN71
A<18> S:PIN74
A<19> S:PIN59
A<1> S:PIN52
A<20> S:PIN72
A<21> S:PIN78
A<22> S:PIN77
A<23> S:PIN76
A<24> S:PIN81
A<25> S:PIN3
A<26> S:PIN79
A<27> S:PIN85
A<28> S:PIN86
A<29> S:PIN82
A<30> S:PIN89
A<31> S:PIN87
A<4> S:PIN55
A<5> S:PIN54
A<6> S:PIN60
A<9> S:PIN64
A<10> S:PIN63
A<11> S:PIN61
IDE_WAIT S:PIN39
A<2> S:PIN50
A<3> S:PIN56
RW S:PIN10
SIZ<0> S:PIN6
SIZ<1> S:PIN4
clk S:PIN22
nAS S:PIN1
nDS S:PIN9
reset S:PIN99
BYTE<0> S:PIN14
BYTE<1> S:PIN15
BYTE<2> S:PIN18
BYTE<3> S:PIN17
CIIN S:PIN49
DSACK<1> S:PIN12
STERM S:PIN90
D<0> S:PIN28
D<3> S:PIN20
IDE_A<0> S:PIN93
IDE_A<1> S:PIN95
IDE_A<2> S:PIN94
IDE_CS<0> S:PIN91
IDE_CS<1> S:PIN92
ROM_EN S:PIN8
IDE_R S:PIN96
IDE_DIR S:PIN2
IDE_W S:PIN97
ROM_WE S:PIN7
INT2 S:PIN42
DSACK<0> S:PIN13
IO4 S:PIN40
IO5 S:PIN41
OE<0> S:PIN32
OE<1> S:PIN34
ROM_OE S:PIN16
WE<0> S:PIN30
WE<1> S:PIN33
D<2> S:PIN25
D<1> S:PIN29
nRAM_SEL S:PIN11


;The remaining section of the .gyd file is for documentation purposes only.
;It shows where your internal equations were placed in the last successful fit.

PARTITION FB1_2 nRAM_SEL_OBUF DSACK_1_OBUFE
PARTITION FB1_5 INT2_OBUF$BUF1 BYTE_0_OBUF
PARTITION FB1_8 BYTE_1_OBUF ROM_OE_S EXP12_ BYTE_3_OBUF
		 BYTE_2_OBUF EXP13_ EXP14_ D_3_IOBUFE
		 EXP15_ EXP16_

PARTITION FB2_1 IDE_DSACK<2> EXP17_ AUTO_CONFIG_and000016/AUTO_CONFIG_and000016_D2 EXP18_
		 IDE_DSACK<1> IDE_R_S$BUF0 EXP19_ EXP20_
		 EXP21_ EXP22_ IDE_DSACK<3> INT2_OBUF
		 nRAM_SEL_OBUF/nRAM_SEL_OBUF_D2 IDE_ENABLE DSACK_16BIT AUTO_CONFIG_DONE<1>
		 Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D EXP23_
PARTITION FB3_1 BASEADR_4MB<1> BASEADR_4MB<2> BASEADR<0> BASEADR<1>
		 BASEADR<2> _10_ BASEADR_4MB<0> EXP24_
		 D_0_IOBUFE EXP25_ _11_ WE_0_OBUF
		 IDE_BASEADR<5> OE_0_OBUF WE_1_OBUF EXP26_
		 OE_1_OBUF SHUT_UP<0>
PARTITION FB4_1 Mcompar_RAM4MB_cmp_eq0000_AEB_or0000/Mcompar_RAM4MB_cmp_eq0000_AEB_or0000_D2 AUTO_CONFIG_DONE<0> Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0000_D Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0001_D
		 Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000_D DSACK_32BIT<0> EXP27_ IDE_CS_0_OBUF
		 IDE_CS_1_OBUF Mcompar_RAM2MB_cmp_eq0000_or0000_xor0000/Mcompar_RAM2MB_cmp_eq0000_or0000_xor0000_D IDE_A_0_OBUF$BUF0 IDE_A_2_OBUF$BUF0
		 Mcompar_RAM2MB_cmp_eq0000_or0000_xor0001/Mcompar_RAM2MB_cmp_eq0000_or0000_xor0001_D IDE_A_1_OBUF$BUF0 IDE_R_S Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000/Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000_D
		 IDE_W_S nAS_D0
PARTITION FB5_1 AUTO_CONFIG_DONE_CYCLE_1_mux00006/AUTO_CONFIG_DONE_CYCLE_1_mux00006_D2 AUTO_CONFIG_DONE_CYCLE_0_mux00006/AUTO_CONFIG_DONE_CYCLE_0_mux00006_D2 $OpTx$Dout1_mux0002<1>9/Dout1_mux0002<1>9_D2_INV$73 $OpTx$Dout1_mux0002<0>1/Dout1_mux0002<0>1_D2_INV$70
		 $OpTx$AUTO_CONFIG_and000015/AUTO_CONFIG_and000015_D2_INV$69 IDE_BASEADR<3> IDE_BASEADR<2> IDE_BASEADR<1>
		 IO4_OBUF$BUF0 IDE_BASEADR<0> IO5_OBUF$BUF0 INT2_OBUF$BUF0
		 Dout1_and0000/Dout1_and0000_D2 AUTO_CONFIG_D0 AUTO_CONFIG/AUTO_CONFIG_D2 EXP28_
		 CIIN_mux0000 AUTO_CONFIG_CYCLE
PARTITION FB6_1 D<1>_BUFR.MC EXP29_ EXP30_
PARTITION FB6_8 SHUT_UP<1> IDE_BASEADR_0_not00019/IDE_BASEADR_0_not00019_D2 Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D IDE_BASEADR<7>
		 IDE_BASEADR<6> IDE_BASEADR<4> Dout1<3> AUTO_CONFIG_DONE_CYCLE<1>
		 AUTO_CONFIG_DONE_CYCLE<0> Dout1<2> EXP31_
PARTITION FB7_1 EXP32_ EXP33_ EXP34_ D<2>_BUFR.MC
		 EXP35_ Dout1<0> Dout2<3> Dout2<1>
		 EXP36_ EXP37_ EXP38_ IDE_DSACK<0>
		 EXP39_ EXP40_ EXP41_ EXP42_
		 IDE_CYCLE EXP43_
PARTITION FB8_5 IDE_BASEADR_4_and00007/IDE_BASEADR_4_and00007_D2 IDE_BASEADR_4_and00006/IDE_BASEADR_4_and00006_D2 IDE_BASEADR_4_and00001/IDE_BASEADR_4_and00001_D2 Dout1_mux0002<0>8/Dout1_mux0002<0>8_D2
		 Dout1_mux0002<0>7/Dout1_mux0002<0>7_D2 Dout1_mux0002<0>2/Dout1_mux0002<0>2_D2 $OpTx$Dout1_mux0002<1>2/Dout1_mux0002<1>2_D2_INV$72 $OpTx$Dout1_mux0002<1>1/Dout1_mux0002<1>1_D2_INV$71
		 Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D Dout1<1>
		 Dout2<2> Dout2<0>

