Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=E:/zpstr/Device/SNR_NIOS/ --output-directory=E:/zpstr/Device/SNR_NIOS/nios/ --report-file=bsf:E:/zpstr/Device/SNR_NIOS/nios.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE6E22C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=E:/zpstr/Device/SNR_NIOS/nios.qsys
Progress: Loading SNR_NIOS/nios.qsys
Progress: Reading input file
Progress: Adding CPU [altera_nios2_qsys 13.0]
Progress: Parameterizing module CPU
Progress: Adding RAM [altera_avalon_onchip_memory2 13.0.1]
Progress: Parameterizing module RAM
Progress: Adding JTAG [altera_avalon_jtag_uart 13.0.1]
Progress: Parameterizing module JTAG
Progress: Adding CLK [clock_source 13.0]
Progress: Parameterizing module CLK
Progress: Adding PIO [altera_avalon_pio 13.0.1]
Progress: Parameterizing module PIO
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios.PIO: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: nios.PIO: PIO.external_connection must be exported, or connected to a matching conduit.
Warning: nios.JTAG: Interrupt sender JTAG.irq is not connected to an interrupt receiver
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=E:/zpstr/Device/SNR_NIOS/ --output-directory=E:/zpstr/Device/SNR_NIOS/nios/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:E:/zpstr/Device/SNR_NIOS/nios.sopcinfo --report-file=html:E:/zpstr/Device/SNR_NIOS/nios.html --report-file=qip:E:/zpstr/Device/SNR_NIOS/nios/synthesis/nios.qip --report-file=cmp:E:/zpstr/Device/SNR_NIOS/nios.cmp --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE6E22C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=E:/zpstr/Device/SNR_NIOS/nios.qsys --language=VERILOG
Progress: Loading SNR_NIOS/nios.qsys
Progress: Reading input file
Progress: Adding CPU [altera_nios2_qsys 13.0]
Progress: Parameterizing module CPU
Progress: Adding RAM [altera_avalon_onchip_memory2 13.0.1]
Progress: Parameterizing module RAM
Progress: Adding JTAG [altera_avalon_jtag_uart 13.0.1]
Progress: Parameterizing module JTAG
Progress: Adding CLK [clock_source 13.0]
Progress: Parameterizing module CLK
Progress: Adding PIO [altera_avalon_pio 13.0.1]
Progress: Parameterizing module PIO
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios.PIO: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: nios.PIO: PIO.external_connection must be exported, or connected to a matching conduit.
Warning: nios.JTAG: Interrupt sender JTAG.irq is not connected to an interrupt receiver
Info: nios: Generating nios "nios" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 5 modules, 18 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 11 modules, 42 connections
Info: merlin_domain_transform: After transform: 22 modules, 114 connections
Info: merlin_router_transform: After transform: 28 modules, 138 connections
Info: merlin_traffic_limiter_transform: After transform: 30 modules, 148 connections
Info: reset_adaptation_transform: After transform: 31 modules, 117 connections
Info: merlin_network_to_switch_transform: After transform: 42 modules, 141 connections
Info: limiter_update_transform: After transform: 42 modules, 143 connections
Info: merlin_mm_transform: After transform: 42 modules, 143 connections
Info: merlin_interrupt_mapper_transform: After transform: 43 modules, 146 connections
Info: CPU: Starting RTL generation for module 'nios_CPU'
Info: CPU:   Generation command is [exec C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_CPU --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7049_6217959328246171926.dir/0001_CPU_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7049_6217959328246171926.dir/0001_CPU_gen//nios_CPU_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: CPU: # 2016.09.05 20:47:36 (*) Starting Nios II generation
Info: CPU: # 2016.09.05 20:47:36 (*)   Checking for plaintext license.
Info: CPU: # 2016.09.05 20:47:38 (*)   Plaintext license not found.
Info: CPU: # 2016.09.05 20:47:38 (*)   Checking for encrypted license (non-evaluation).
Info: CPU: # 2016.09.05 20:47:38 (*)   Encrypted license found.  SOF will not be time-limited.
Info: CPU: # 2016.09.05 20:47:38 (*)   Elaborating CPU configuration settings
Info: CPU: # 2016.09.05 20:47:38 (*)   Creating all objects for CPU
Info: CPU: # 2016.09.05 20:47:38 (*)     Testbench
Info: CPU: # 2016.09.05 20:47:39 (*)     Instruction decoding
Info: CPU: # 2016.09.05 20:47:39 (*)       Instruction fields
Info: CPU: # 2016.09.05 20:47:39 (*)       Instruction decodes
Info: CPU: # 2016.09.05 20:47:40 (*)       Signals for RTL simulation waveforms
Info: CPU: # 2016.09.05 20:47:40 (*)       Instruction controls
Info: CPU: # 2016.09.05 20:47:40 (*)     Pipeline frontend
Info: CPU: # 2016.09.05 20:47:40 (*)     Pipeline backend
Info: CPU: # 2016.09.05 20:47:45 (*)   Generating RTL from CPU objects
Info: CPU: # 2016.09.05 20:47:51 (*)   Creating encrypted RTL
Info: CPU: # 2016.09.05 20:47:53 (*) Done Nios II generation
Info: CPU: Done RTL generation for module 'nios_CPU'
Info: CPU: "nios" instantiated altera_nios2_qsys "CPU"
Info: RAM: Starting RTL generation for module 'nios_RAM'
Info: RAM:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_RAM --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7049_6217959328246171926.dir/0002_RAM_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7049_6217959328246171926.dir/0002_RAM_gen//nios_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: RAM: Done RTL generation for module 'nios_RAM'
Info: RAM: "nios" instantiated altera_avalon_onchip_memory2 "RAM"
Info: JTAG: Starting RTL generation for module 'nios_JTAG'
Info: JTAG:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_JTAG --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7049_6217959328246171926.dir/0003_JTAG_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7049_6217959328246171926.dir/0003_JTAG_gen//nios_JTAG_component_configuration.pl  --do_build_sim=0  ]
Info: JTAG: Done RTL generation for module 'nios_JTAG'
Info: JTAG: "nios" instantiated altera_avalon_jtag_uart "JTAG"
Info: PIO: Starting RTL generation for module 'nios_PIO'
Info: PIO:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_PIO --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7049_6217959328246171926.dir/0004_PIO_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7049_6217959328246171926.dir/0004_PIO_gen//nios_PIO_component_configuration.pl  --do_build_sim=0  ]
Info: PIO: Done RTL generation for module 'nios_PIO'
Info: PIO: "nios" instantiated altera_avalon_pio "PIO"
Info: CPU_instruction_master_translator: "nios" instantiated altera_merlin_master_translator "CPU_instruction_master_translator"
Info: CPU_jtag_debug_module_translator: "nios" instantiated altera_merlin_slave_translator "CPU_jtag_debug_module_translator"
Info: CPU_instruction_master_translator_avalon_universal_master_0_agent: "nios" instantiated altera_merlin_master_agent "CPU_instruction_master_translator_avalon_universal_master_0_agent"
Info: CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent: "nios" instantiated altera_merlin_slave_agent "CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "nios" instantiated altera_avalon_sc_fifo "CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "nios" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "nios" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "nios" instantiated altera_merlin_router "id_router"
Info: id_router_002: "nios" instantiated altera_merlin_router "id_router_002"
Info: limiter: "nios" instantiated altera_merlin_traffic_limiter "limiter"
Info: rst_controller: "nios" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "nios" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "nios" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "nios" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "nios" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_002: "nios" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "nios" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file E:/zpstr/Device/SNR_NIOS/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "nios" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file E:/zpstr/Device/SNR_NIOS/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "nios" instantiated altera_irq_mapper "irq_mapper"
Info: nios: Done nios" with 24 modules, 66 files, 1372840 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
