
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>../src/lowrisc_ip_usbdev_0.1/rtl/usbdev_reg_top.sv Cov: 100% </h3>
<pre style="margin:0; padding:0 ">   1: // Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">   2: // Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">   3: // SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">   4: //</pre>
<pre style="margin:0; padding:0 ">   5: // Register Top module auto-generated by `reggen`</pre>
<pre style="margin:0; padding:0 ">   6: </pre>
<pre style="margin:0; padding:0 ">   7: `include "prim_assert.sv"</pre>
<pre style="margin:0; padding:0 ">   8: </pre>
<pre style="margin:0; padding:0 ">   9: module usbdev_reg_top (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  10:   input clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  11:   input rst_ni,</pre>
<pre style="margin:0; padding:0 ">  12: </pre>
<pre style="margin:0; padding:0 ">  13:   // Below Regster interface can be changed</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  14:   input  tlul_pkg::tl_h2d_t tl_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  15:   output tlul_pkg::tl_d2h_t tl_o,</pre>
<pre style="margin:0; padding:0 ">  16: </pre>
<pre style="margin:0; padding:0 ">  17:   // Output port for window</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  18:   output tlul_pkg::tl_h2d_t tl_win_o  [1],</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  19:   input  tlul_pkg::tl_d2h_t tl_win_i  [1],</pre>
<pre style="margin:0; padding:0 ">  20: </pre>
<pre style="margin:0; padding:0 ">  21:   // To HW</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  22:   output usbdev_reg_pkg::usbdev_reg2hw_t reg2hw, // Write</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  23:   input  usbdev_reg_pkg::usbdev_hw2reg_t hw2reg, // Read</pre>
<pre style="margin:0; padding:0 ">  24: </pre>
<pre style="margin:0; padding:0 ">  25:   // Config</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  26:   input devmode_i // If 1, explicit error return for unmapped register access</pre>
<pre style="margin:0; padding:0 ">  27: );</pre>
<pre style="margin:0; padding:0 ">  28: </pre>
<pre style="margin:0; padding:0 ">  29:   import usbdev_reg_pkg::* ;</pre>
<pre style="margin:0; padding:0 ">  30: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  31:   localparam int AW = 12;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  32:   localparam int DW = 32;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  33:   localparam int DBW = DW/8;                    // Byte Width</pre>
<pre style="margin:0; padding:0 ">  34: </pre>
<pre style="margin:0; padding:0 ">  35:   // register signals</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  36:   logic           reg_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  37:   logic           reg_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  38:   logic [AW-1:0]  reg_addr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  39:   logic [DW-1:0]  reg_wdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  40:   logic [DBW-1:0] reg_be;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  41:   logic [DW-1:0]  reg_rdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  42:   logic           reg_error;</pre>
<pre style="margin:0; padding:0 ">  43: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  44:   logic          addrmiss, wr_err;</pre>
<pre style="margin:0; padding:0 ">  45: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  46:   logic [DW-1:0] reg_rdata_next;</pre>
<pre style="margin:0; padding:0 ">  47: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  48:   tlul_pkg::tl_h2d_t tl_reg_h2d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  49:   tlul_pkg::tl_d2h_t tl_reg_d2h;</pre>
<pre style="margin:0; padding:0 ">  50: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  51:   tlul_pkg::tl_h2d_t tl_socket_h2d [2];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  52:   tlul_pkg::tl_d2h_t tl_socket_d2h [2];</pre>
<pre style="margin:0; padding:0 ">  53: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  54:   logic [1:0] reg_steer;</pre>
<pre style="margin:0; padding:0 ">  55: </pre>
<pre style="margin:0; padding:0 ">  56:   // socket_1n connection</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  57:   assign tl_reg_h2d = tl_socket_h2d[1];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  58:   assign tl_socket_d2h[1] = tl_reg_d2h;</pre>
<pre style="margin:0; padding:0 ">  59: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  60:   assign tl_win_o[0] = tl_socket_h2d[0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  61:   assign tl_socket_d2h[0] = tl_win_i[0];</pre>
<pre style="margin:0; padding:0 ">  62: </pre>
<pre style="margin:0; padding:0 ">  63:   // Create Socket_1n</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  64:   tlul_socket_1n #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  65:     .N          (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  66:     .HReqPass   (1'b1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  67:     .HRspPass   (1'b1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  68:     .DReqPass   ({2{1'b1}}),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  69:     .DRspPass   ({2{1'b1}}),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  70:     .HReqDepth  (4'h0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  71:     .HRspDepth  (4'h0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  72:     .DReqDepth  ({2{4'h0}}),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  73:     .DRspDepth  ({2{4'h0}})</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  74:   ) u_socket (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  75:     .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  76:     .rst_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  77:     .tl_h_i (tl_i),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  78:     .tl_h_o (tl_o),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  79:     .tl_d_o (tl_socket_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  80:     .tl_d_i (tl_socket_d2h),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  81:     .dev_select (reg_steer)</pre>
<pre style="margin:0; padding:0 ">  82:   );</pre>
<pre style="margin:0; padding:0 ">  83: </pre>
<pre style="margin:0; padding:0 ">  84:   // Create steering logic</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  85:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  86:     reg_steer = 1;       // Default set to register</pre>
<pre style="margin:0; padding:0 ">  87: </pre>
<pre style="margin:0; padding:0 ">  88:     // TODO: Can below codes be unique case () inside ?</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  89:     if (tl_i.a_address[AW-1:0] >= 2048) begin</pre>
<pre style="margin:0; padding:0 ">  90:       // Exceed or meet the address range. Removed the comparison of limit addr 'h 1000</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  91:       reg_steer = 0;</pre>
<pre style="margin:0; padding:0 ">  92:     end</pre>
<pre style="margin:0; padding:0 ">  93:   end</pre>
<pre style="margin:0; padding:0 ">  94: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  95:   tlul_adapter_reg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  96:     .RegAw(AW),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  97:     .RegDw(DW)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  98:   ) u_reg_if (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  99:     .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 100:     .rst_ni,</pre>
<pre style="margin:0; padding:0 "> 101: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 102:     .tl_i (tl_reg_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 103:     .tl_o (tl_reg_d2h),</pre>
<pre style="margin:0; padding:0 "> 104: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 105:     .we_o    (reg_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 106:     .re_o    (reg_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 107:     .addr_o  (reg_addr),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 108:     .wdata_o (reg_wdata),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 109:     .be_o    (reg_be),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 110:     .rdata_i (reg_rdata),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 111:     .error_i (reg_error)</pre>
<pre style="margin:0; padding:0 "> 112:   );</pre>
<pre style="margin:0; padding:0 "> 113: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 114:   assign reg_rdata = reg_rdata_next ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 115:   assign reg_error = (devmode_i & addrmiss) | wr_err ;</pre>
<pre style="margin:0; padding:0 "> 116: </pre>
<pre style="margin:0; padding:0 "> 117:   // Define SW related signals</pre>
<pre style="margin:0; padding:0 "> 118:   // Format: <reg>_<field>_{wd|we|qs}</pre>
<pre style="margin:0; padding:0 "> 119:   //        or <reg>_{wd|we|qs} if field == 1 or 0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 120:   logic intr_state_pkt_received_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 121:   logic intr_state_pkt_received_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 122:   logic intr_state_pkt_received_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 123:   logic intr_state_pkt_sent_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 124:   logic intr_state_pkt_sent_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 125:   logic intr_state_pkt_sent_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 126:   logic intr_state_disconnected_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 127:   logic intr_state_disconnected_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 128:   logic intr_state_disconnected_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 129:   logic intr_state_host_lost_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 130:   logic intr_state_host_lost_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 131:   logic intr_state_host_lost_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 132:   logic intr_state_link_reset_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 133:   logic intr_state_link_reset_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 134:   logic intr_state_link_reset_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 135:   logic intr_state_link_suspend_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 136:   logic intr_state_link_suspend_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 137:   logic intr_state_link_suspend_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 138:   logic intr_state_link_resume_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 139:   logic intr_state_link_resume_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 140:   logic intr_state_link_resume_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 141:   logic intr_state_av_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 142:   logic intr_state_av_empty_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 143:   logic intr_state_av_empty_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 144:   logic intr_state_rx_full_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 145:   logic intr_state_rx_full_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 146:   logic intr_state_rx_full_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 147:   logic intr_state_av_overflow_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 148:   logic intr_state_av_overflow_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 149:   logic intr_state_av_overflow_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 150:   logic intr_state_link_in_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 151:   logic intr_state_link_in_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 152:   logic intr_state_link_in_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 153:   logic intr_state_rx_crc_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 154:   logic intr_state_rx_crc_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 155:   logic intr_state_rx_crc_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 156:   logic intr_state_rx_pid_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 157:   logic intr_state_rx_pid_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 158:   logic intr_state_rx_pid_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 159:   logic intr_state_rx_bitstuff_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 160:   logic intr_state_rx_bitstuff_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 161:   logic intr_state_rx_bitstuff_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 162:   logic intr_state_frame_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 163:   logic intr_state_frame_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 164:   logic intr_state_frame_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 165:   logic intr_state_connected_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 166:   logic intr_state_connected_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 167:   logic intr_state_connected_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 168:   logic intr_enable_pkt_received_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 169:   logic intr_enable_pkt_received_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 170:   logic intr_enable_pkt_received_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 171:   logic intr_enable_pkt_sent_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 172:   logic intr_enable_pkt_sent_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 173:   logic intr_enable_pkt_sent_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 174:   logic intr_enable_disconnected_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 175:   logic intr_enable_disconnected_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 176:   logic intr_enable_disconnected_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 177:   logic intr_enable_host_lost_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 178:   logic intr_enable_host_lost_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 179:   logic intr_enable_host_lost_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 180:   logic intr_enable_link_reset_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 181:   logic intr_enable_link_reset_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 182:   logic intr_enable_link_reset_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 183:   logic intr_enable_link_suspend_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 184:   logic intr_enable_link_suspend_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 185:   logic intr_enable_link_suspend_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 186:   logic intr_enable_link_resume_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 187:   logic intr_enable_link_resume_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 188:   logic intr_enable_link_resume_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 189:   logic intr_enable_av_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 190:   logic intr_enable_av_empty_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 191:   logic intr_enable_av_empty_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 192:   logic intr_enable_rx_full_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 193:   logic intr_enable_rx_full_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 194:   logic intr_enable_rx_full_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 195:   logic intr_enable_av_overflow_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 196:   logic intr_enable_av_overflow_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 197:   logic intr_enable_av_overflow_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 198:   logic intr_enable_link_in_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 199:   logic intr_enable_link_in_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 200:   logic intr_enable_link_in_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 201:   logic intr_enable_rx_crc_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 202:   logic intr_enable_rx_crc_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 203:   logic intr_enable_rx_crc_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 204:   logic intr_enable_rx_pid_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 205:   logic intr_enable_rx_pid_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 206:   logic intr_enable_rx_pid_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 207:   logic intr_enable_rx_bitstuff_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 208:   logic intr_enable_rx_bitstuff_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 209:   logic intr_enable_rx_bitstuff_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 210:   logic intr_enable_frame_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 211:   logic intr_enable_frame_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 212:   logic intr_enable_frame_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 213:   logic intr_enable_connected_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 214:   logic intr_enable_connected_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 215:   logic intr_enable_connected_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 216:   logic intr_test_pkt_received_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 217:   logic intr_test_pkt_received_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 218:   logic intr_test_pkt_sent_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 219:   logic intr_test_pkt_sent_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 220:   logic intr_test_disconnected_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 221:   logic intr_test_disconnected_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 222:   logic intr_test_host_lost_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 223:   logic intr_test_host_lost_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 224:   logic intr_test_link_reset_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 225:   logic intr_test_link_reset_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 226:   logic intr_test_link_suspend_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 227:   logic intr_test_link_suspend_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 228:   logic intr_test_link_resume_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 229:   logic intr_test_link_resume_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 230:   logic intr_test_av_empty_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 231:   logic intr_test_av_empty_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 232:   logic intr_test_rx_full_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 233:   logic intr_test_rx_full_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 234:   logic intr_test_av_overflow_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 235:   logic intr_test_av_overflow_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 236:   logic intr_test_link_in_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 237:   logic intr_test_link_in_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 238:   logic intr_test_rx_crc_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 239:   logic intr_test_rx_crc_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 240:   logic intr_test_rx_pid_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 241:   logic intr_test_rx_pid_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 242:   logic intr_test_rx_bitstuff_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 243:   logic intr_test_rx_bitstuff_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 244:   logic intr_test_frame_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 245:   logic intr_test_frame_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 246:   logic intr_test_connected_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 247:   logic intr_test_connected_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 248:   logic usbctrl_enable_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 249:   logic usbctrl_enable_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 250:   logic usbctrl_enable_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 251:   logic [6:0] usbctrl_device_address_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 252:   logic [6:0] usbctrl_device_address_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 253:   logic usbctrl_device_address_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 254:   logic [10:0] usbstat_frame_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 255:   logic usbstat_frame_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 256:   logic usbstat_host_lost_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 257:   logic usbstat_host_lost_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 258:   logic [2:0] usbstat_link_state_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 259:   logic usbstat_link_state_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 260:   logic usbstat_sense_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 261:   logic usbstat_sense_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 262:   logic [2:0] usbstat_av_depth_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 263:   logic usbstat_av_depth_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 264:   logic usbstat_av_full_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 265:   logic usbstat_av_full_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 266:   logic [2:0] usbstat_rx_depth_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 267:   logic usbstat_rx_depth_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 268:   logic usbstat_rx_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 269:   logic usbstat_rx_empty_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 270:   logic [4:0] avbuffer_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 271:   logic avbuffer_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 272:   logic [4:0] rxfifo_buffer_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 273:   logic rxfifo_buffer_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 274:   logic [6:0] rxfifo_size_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 275:   logic rxfifo_size_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 276:   logic rxfifo_setup_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 277:   logic rxfifo_setup_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 278:   logic [3:0] rxfifo_ep_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 279:   logic rxfifo_ep_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 280:   logic rxenable_setup_setup0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 281:   logic rxenable_setup_setup0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 282:   logic rxenable_setup_setup0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 283:   logic rxenable_setup_setup1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 284:   logic rxenable_setup_setup1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 285:   logic rxenable_setup_setup1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 286:   logic rxenable_setup_setup2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 287:   logic rxenable_setup_setup2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 288:   logic rxenable_setup_setup2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 289:   logic rxenable_setup_setup3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 290:   logic rxenable_setup_setup3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 291:   logic rxenable_setup_setup3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 292:   logic rxenable_setup_setup4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 293:   logic rxenable_setup_setup4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 294:   logic rxenable_setup_setup4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 295:   logic rxenable_setup_setup5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 296:   logic rxenable_setup_setup5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 297:   logic rxenable_setup_setup5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 298:   logic rxenable_setup_setup6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 299:   logic rxenable_setup_setup6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 300:   logic rxenable_setup_setup6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 301:   logic rxenable_setup_setup7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 302:   logic rxenable_setup_setup7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 303:   logic rxenable_setup_setup7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 304:   logic rxenable_setup_setup8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 305:   logic rxenable_setup_setup8_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 306:   logic rxenable_setup_setup8_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 307:   logic rxenable_setup_setup9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 308:   logic rxenable_setup_setup9_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 309:   logic rxenable_setup_setup9_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 310:   logic rxenable_setup_setup10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 311:   logic rxenable_setup_setup10_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 312:   logic rxenable_setup_setup10_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 313:   logic rxenable_setup_setup11_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 314:   logic rxenable_setup_setup11_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 315:   logic rxenable_setup_setup11_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 316:   logic rxenable_out_out0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 317:   logic rxenable_out_out0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 318:   logic rxenable_out_out0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 319:   logic rxenable_out_out1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 320:   logic rxenable_out_out1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 321:   logic rxenable_out_out1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 322:   logic rxenable_out_out2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 323:   logic rxenable_out_out2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 324:   logic rxenable_out_out2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 325:   logic rxenable_out_out3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 326:   logic rxenable_out_out3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 327:   logic rxenable_out_out3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 328:   logic rxenable_out_out4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 329:   logic rxenable_out_out4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 330:   logic rxenable_out_out4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 331:   logic rxenable_out_out5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 332:   logic rxenable_out_out5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 333:   logic rxenable_out_out5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 334:   logic rxenable_out_out6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 335:   logic rxenable_out_out6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 336:   logic rxenable_out_out6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 337:   logic rxenable_out_out7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 338:   logic rxenable_out_out7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 339:   logic rxenable_out_out7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 340:   logic rxenable_out_out8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 341:   logic rxenable_out_out8_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 342:   logic rxenable_out_out8_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 343:   logic rxenable_out_out9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 344:   logic rxenable_out_out9_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 345:   logic rxenable_out_out9_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 346:   logic rxenable_out_out10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 347:   logic rxenable_out_out10_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 348:   logic rxenable_out_out10_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 349:   logic rxenable_out_out11_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 350:   logic rxenable_out_out11_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 351:   logic rxenable_out_out11_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 352:   logic in_sent_sent0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 353:   logic in_sent_sent0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 354:   logic in_sent_sent0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 355:   logic in_sent_sent1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 356:   logic in_sent_sent1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 357:   logic in_sent_sent1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 358:   logic in_sent_sent2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 359:   logic in_sent_sent2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 360:   logic in_sent_sent2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 361:   logic in_sent_sent3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 362:   logic in_sent_sent3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 363:   logic in_sent_sent3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 364:   logic in_sent_sent4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 365:   logic in_sent_sent4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 366:   logic in_sent_sent4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 367:   logic in_sent_sent5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 368:   logic in_sent_sent5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 369:   logic in_sent_sent5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 370:   logic in_sent_sent6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 371:   logic in_sent_sent6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 372:   logic in_sent_sent6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 373:   logic in_sent_sent7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 374:   logic in_sent_sent7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 375:   logic in_sent_sent7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 376:   logic in_sent_sent8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 377:   logic in_sent_sent8_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 378:   logic in_sent_sent8_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 379:   logic in_sent_sent9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 380:   logic in_sent_sent9_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 381:   logic in_sent_sent9_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 382:   logic in_sent_sent10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 383:   logic in_sent_sent10_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 384:   logic in_sent_sent10_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 385:   logic in_sent_sent11_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 386:   logic in_sent_sent11_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 387:   logic in_sent_sent11_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 388:   logic stall_stall0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 389:   logic stall_stall0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 390:   logic stall_stall0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 391:   logic stall_stall1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 392:   logic stall_stall1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 393:   logic stall_stall1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 394:   logic stall_stall2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 395:   logic stall_stall2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 396:   logic stall_stall2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 397:   logic stall_stall3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 398:   logic stall_stall3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 399:   logic stall_stall3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 400:   logic stall_stall4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 401:   logic stall_stall4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 402:   logic stall_stall4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 403:   logic stall_stall5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 404:   logic stall_stall5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 405:   logic stall_stall5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 406:   logic stall_stall6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 407:   logic stall_stall6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 408:   logic stall_stall6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 409:   logic stall_stall7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 410:   logic stall_stall7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 411:   logic stall_stall7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 412:   logic stall_stall8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 413:   logic stall_stall8_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 414:   logic stall_stall8_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 415:   logic stall_stall9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 416:   logic stall_stall9_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 417:   logic stall_stall9_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 418:   logic stall_stall10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 419:   logic stall_stall10_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 420:   logic stall_stall10_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 421:   logic stall_stall11_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 422:   logic stall_stall11_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 423:   logic stall_stall11_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 424:   logic [4:0] configin0_buffer0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 425:   logic [4:0] configin0_buffer0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 426:   logic configin0_buffer0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 427:   logic [6:0] configin0_size0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 428:   logic [6:0] configin0_size0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 429:   logic configin0_size0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 430:   logic configin0_pend0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 431:   logic configin0_pend0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 432:   logic configin0_pend0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 433:   logic configin0_rdy0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 434:   logic configin0_rdy0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 435:   logic configin0_rdy0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 436:   logic [4:0] configin1_buffer1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 437:   logic [4:0] configin1_buffer1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 438:   logic configin1_buffer1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 439:   logic [6:0] configin1_size1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 440:   logic [6:0] configin1_size1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 441:   logic configin1_size1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 442:   logic configin1_pend1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 443:   logic configin1_pend1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 444:   logic configin1_pend1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 445:   logic configin1_rdy1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 446:   logic configin1_rdy1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 447:   logic configin1_rdy1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 448:   logic [4:0] configin2_buffer2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 449:   logic [4:0] configin2_buffer2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 450:   logic configin2_buffer2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 451:   logic [6:0] configin2_size2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 452:   logic [6:0] configin2_size2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 453:   logic configin2_size2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 454:   logic configin2_pend2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 455:   logic configin2_pend2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 456:   logic configin2_pend2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 457:   logic configin2_rdy2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 458:   logic configin2_rdy2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 459:   logic configin2_rdy2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 460:   logic [4:0] configin3_buffer3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 461:   logic [4:0] configin3_buffer3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 462:   logic configin3_buffer3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 463:   logic [6:0] configin3_size3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 464:   logic [6:0] configin3_size3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 465:   logic configin3_size3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 466:   logic configin3_pend3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 467:   logic configin3_pend3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 468:   logic configin3_pend3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 469:   logic configin3_rdy3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 470:   logic configin3_rdy3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 471:   logic configin3_rdy3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 472:   logic [4:0] configin4_buffer4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 473:   logic [4:0] configin4_buffer4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 474:   logic configin4_buffer4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 475:   logic [6:0] configin4_size4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 476:   logic [6:0] configin4_size4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 477:   logic configin4_size4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 478:   logic configin4_pend4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 479:   logic configin4_pend4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 480:   logic configin4_pend4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 481:   logic configin4_rdy4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 482:   logic configin4_rdy4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 483:   logic configin4_rdy4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 484:   logic [4:0] configin5_buffer5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 485:   logic [4:0] configin5_buffer5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 486:   logic configin5_buffer5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 487:   logic [6:0] configin5_size5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 488:   logic [6:0] configin5_size5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 489:   logic configin5_size5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 490:   logic configin5_pend5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 491:   logic configin5_pend5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 492:   logic configin5_pend5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 493:   logic configin5_rdy5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 494:   logic configin5_rdy5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 495:   logic configin5_rdy5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 496:   logic [4:0] configin6_buffer6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 497:   logic [4:0] configin6_buffer6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 498:   logic configin6_buffer6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 499:   logic [6:0] configin6_size6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 500:   logic [6:0] configin6_size6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 501:   logic configin6_size6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 502:   logic configin6_pend6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 503:   logic configin6_pend6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 504:   logic configin6_pend6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 505:   logic configin6_rdy6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 506:   logic configin6_rdy6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 507:   logic configin6_rdy6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 508:   logic [4:0] configin7_buffer7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 509:   logic [4:0] configin7_buffer7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 510:   logic configin7_buffer7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 511:   logic [6:0] configin7_size7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 512:   logic [6:0] configin7_size7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 513:   logic configin7_size7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 514:   logic configin7_pend7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 515:   logic configin7_pend7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 516:   logic configin7_pend7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 517:   logic configin7_rdy7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 518:   logic configin7_rdy7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 519:   logic configin7_rdy7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 520:   logic [4:0] configin8_buffer8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 521:   logic [4:0] configin8_buffer8_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 522:   logic configin8_buffer8_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 523:   logic [6:0] configin8_size8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 524:   logic [6:0] configin8_size8_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 525:   logic configin8_size8_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 526:   logic configin8_pend8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 527:   logic configin8_pend8_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 528:   logic configin8_pend8_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 529:   logic configin8_rdy8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 530:   logic configin8_rdy8_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 531:   logic configin8_rdy8_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 532:   logic [4:0] configin9_buffer9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 533:   logic [4:0] configin9_buffer9_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 534:   logic configin9_buffer9_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 535:   logic [6:0] configin9_size9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 536:   logic [6:0] configin9_size9_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 537:   logic configin9_size9_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 538:   logic configin9_pend9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 539:   logic configin9_pend9_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 540:   logic configin9_pend9_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 541:   logic configin9_rdy9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 542:   logic configin9_rdy9_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 543:   logic configin9_rdy9_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 544:   logic [4:0] configin10_buffer10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 545:   logic [4:0] configin10_buffer10_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 546:   logic configin10_buffer10_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 547:   logic [6:0] configin10_size10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 548:   logic [6:0] configin10_size10_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 549:   logic configin10_size10_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 550:   logic configin10_pend10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 551:   logic configin10_pend10_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 552:   logic configin10_pend10_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 553:   logic configin10_rdy10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 554:   logic configin10_rdy10_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 555:   logic configin10_rdy10_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 556:   logic [4:0] configin11_buffer11_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 557:   logic [4:0] configin11_buffer11_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 558:   logic configin11_buffer11_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 559:   logic [6:0] configin11_size11_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 560:   logic [6:0] configin11_size11_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 561:   logic configin11_size11_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 562:   logic configin11_pend11_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 563:   logic configin11_pend11_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 564:   logic configin11_pend11_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 565:   logic configin11_rdy11_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 566:   logic configin11_rdy11_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 567:   logic configin11_rdy11_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 568:   logic iso_iso0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 569:   logic iso_iso0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 570:   logic iso_iso0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 571:   logic iso_iso1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 572:   logic iso_iso1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 573:   logic iso_iso1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 574:   logic iso_iso2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 575:   logic iso_iso2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 576:   logic iso_iso2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 577:   logic iso_iso3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 578:   logic iso_iso3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 579:   logic iso_iso3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 580:   logic iso_iso4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 581:   logic iso_iso4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 582:   logic iso_iso4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 583:   logic iso_iso5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 584:   logic iso_iso5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 585:   logic iso_iso5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 586:   logic iso_iso6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 587:   logic iso_iso6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 588:   logic iso_iso6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 589:   logic iso_iso7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 590:   logic iso_iso7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 591:   logic iso_iso7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 592:   logic iso_iso8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 593:   logic iso_iso8_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 594:   logic iso_iso8_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 595:   logic iso_iso9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 596:   logic iso_iso9_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 597:   logic iso_iso9_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 598:   logic iso_iso10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 599:   logic iso_iso10_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 600:   logic iso_iso10_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 601:   logic iso_iso11_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 602:   logic iso_iso11_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 603:   logic iso_iso11_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 604:   logic data_toggle_clear_clear0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 605:   logic data_toggle_clear_clear0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 606:   logic data_toggle_clear_clear1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 607:   logic data_toggle_clear_clear1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 608:   logic data_toggle_clear_clear2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 609:   logic data_toggle_clear_clear2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 610:   logic data_toggle_clear_clear3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 611:   logic data_toggle_clear_clear3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 612:   logic data_toggle_clear_clear4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 613:   logic data_toggle_clear_clear4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 614:   logic data_toggle_clear_clear5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 615:   logic data_toggle_clear_clear5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 616:   logic data_toggle_clear_clear6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 617:   logic data_toggle_clear_clear6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 618:   logic data_toggle_clear_clear7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 619:   logic data_toggle_clear_clear7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 620:   logic data_toggle_clear_clear8_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 621:   logic data_toggle_clear_clear8_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 622:   logic data_toggle_clear_clear9_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 623:   logic data_toggle_clear_clear9_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 624:   logic data_toggle_clear_clear10_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 625:   logic data_toggle_clear_clear10_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 626:   logic data_toggle_clear_clear11_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 627:   logic data_toggle_clear_clear11_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 628:   logic phy_config_rx_differential_mode_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 629:   logic phy_config_rx_differential_mode_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 630:   logic phy_config_rx_differential_mode_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 631:   logic phy_config_tx_differential_mode_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 632:   logic phy_config_tx_differential_mode_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 633:   logic phy_config_tx_differential_mode_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 634:   logic phy_config_eop_single_bit_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 635:   logic phy_config_eop_single_bit_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 636:   logic phy_config_eop_single_bit_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 637:   logic phy_config_override_pwr_sense_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 638:   logic phy_config_override_pwr_sense_en_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 639:   logic phy_config_override_pwr_sense_en_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 640:   logic phy_config_override_pwr_sense_val_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 641:   logic phy_config_override_pwr_sense_val_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 642:   logic phy_config_override_pwr_sense_val_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 643:   logic phy_config_pinflip_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 644:   logic phy_config_pinflip_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 645:   logic phy_config_pinflip_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 646:   logic phy_config_usb_ref_disable_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 647:   logic phy_config_usb_ref_disable_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 648:   logic phy_config_usb_ref_disable_we;</pre>
<pre style="margin:0; padding:0 "> 649: </pre>
<pre style="margin:0; padding:0 "> 650:   // Register instances</pre>
<pre style="margin:0; padding:0 "> 651:   // R[intr_state]: V(False)</pre>
<pre style="margin:0; padding:0 "> 652: </pre>
<pre style="margin:0; padding:0 "> 653:   //   F[pkt_received]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 654:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 655:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 656:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 657:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 658:   ) u_intr_state_pkt_received (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 659:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 660:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 661: </pre>
<pre style="margin:0; padding:0 "> 662:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 663:     .we     (intr_state_pkt_received_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 664:     .wd     (intr_state_pkt_received_wd),</pre>
<pre style="margin:0; padding:0 "> 665: </pre>
<pre style="margin:0; padding:0 "> 666:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 667:     .de     (hw2reg.intr_state.pkt_received.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 668:     .d      (hw2reg.intr_state.pkt_received.d ),</pre>
<pre style="margin:0; padding:0 "> 669: </pre>
<pre style="margin:0; padding:0 "> 670:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 671:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 672:     .q      (reg2hw.intr_state.pkt_received.q ),</pre>
<pre style="margin:0; padding:0 "> 673: </pre>
<pre style="margin:0; padding:0 "> 674:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 675:     .qs     (intr_state_pkt_received_qs)</pre>
<pre style="margin:0; padding:0 "> 676:   );</pre>
<pre style="margin:0; padding:0 "> 677: </pre>
<pre style="margin:0; padding:0 "> 678: </pre>
<pre style="margin:0; padding:0 "> 679:   //   F[pkt_sent]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 680:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 681:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 682:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 683:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 684:   ) u_intr_state_pkt_sent (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 685:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 686:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 687: </pre>
<pre style="margin:0; padding:0 "> 688:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 689:     .we     (intr_state_pkt_sent_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 690:     .wd     (intr_state_pkt_sent_wd),</pre>
<pre style="margin:0; padding:0 "> 691: </pre>
<pre style="margin:0; padding:0 "> 692:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 693:     .de     (hw2reg.intr_state.pkt_sent.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 694:     .d      (hw2reg.intr_state.pkt_sent.d ),</pre>
<pre style="margin:0; padding:0 "> 695: </pre>
<pre style="margin:0; padding:0 "> 696:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 697:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 698:     .q      (reg2hw.intr_state.pkt_sent.q ),</pre>
<pre style="margin:0; padding:0 "> 699: </pre>
<pre style="margin:0; padding:0 "> 700:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 701:     .qs     (intr_state_pkt_sent_qs)</pre>
<pre style="margin:0; padding:0 "> 702:   );</pre>
<pre style="margin:0; padding:0 "> 703: </pre>
<pre style="margin:0; padding:0 "> 704: </pre>
<pre style="margin:0; padding:0 "> 705:   //   F[disconnected]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 706:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 707:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 708:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 709:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 710:   ) u_intr_state_disconnected (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 711:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 712:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 713: </pre>
<pre style="margin:0; padding:0 "> 714:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 715:     .we     (intr_state_disconnected_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 716:     .wd     (intr_state_disconnected_wd),</pre>
<pre style="margin:0; padding:0 "> 717: </pre>
<pre style="margin:0; padding:0 "> 718:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 719:     .de     (hw2reg.intr_state.disconnected.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 720:     .d      (hw2reg.intr_state.disconnected.d ),</pre>
<pre style="margin:0; padding:0 "> 721: </pre>
<pre style="margin:0; padding:0 "> 722:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 723:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 724:     .q      (reg2hw.intr_state.disconnected.q ),</pre>
<pre style="margin:0; padding:0 "> 725: </pre>
<pre style="margin:0; padding:0 "> 726:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 727:     .qs     (intr_state_disconnected_qs)</pre>
<pre style="margin:0; padding:0 "> 728:   );</pre>
<pre style="margin:0; padding:0 "> 729: </pre>
<pre style="margin:0; padding:0 "> 730: </pre>
<pre style="margin:0; padding:0 "> 731:   //   F[host_lost]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 732:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 733:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 734:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 735:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 736:   ) u_intr_state_host_lost (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 737:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 738:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 739: </pre>
<pre style="margin:0; padding:0 "> 740:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 741:     .we     (intr_state_host_lost_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 742:     .wd     (intr_state_host_lost_wd),</pre>
<pre style="margin:0; padding:0 "> 743: </pre>
<pre style="margin:0; padding:0 "> 744:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 745:     .de     (hw2reg.intr_state.host_lost.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 746:     .d      (hw2reg.intr_state.host_lost.d ),</pre>
<pre style="margin:0; padding:0 "> 747: </pre>
<pre style="margin:0; padding:0 "> 748:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 749:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 750:     .q      (reg2hw.intr_state.host_lost.q ),</pre>
<pre style="margin:0; padding:0 "> 751: </pre>
<pre style="margin:0; padding:0 "> 752:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 753:     .qs     (intr_state_host_lost_qs)</pre>
<pre style="margin:0; padding:0 "> 754:   );</pre>
<pre style="margin:0; padding:0 "> 755: </pre>
<pre style="margin:0; padding:0 "> 756: </pre>
<pre style="margin:0; padding:0 "> 757:   //   F[link_reset]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 758:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 759:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 760:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 761:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 762:   ) u_intr_state_link_reset (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 763:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 764:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 765: </pre>
<pre style="margin:0; padding:0 "> 766:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 767:     .we     (intr_state_link_reset_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 768:     .wd     (intr_state_link_reset_wd),</pre>
<pre style="margin:0; padding:0 "> 769: </pre>
<pre style="margin:0; padding:0 "> 770:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 771:     .de     (hw2reg.intr_state.link_reset.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 772:     .d      (hw2reg.intr_state.link_reset.d ),</pre>
<pre style="margin:0; padding:0 "> 773: </pre>
<pre style="margin:0; padding:0 "> 774:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 775:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 776:     .q      (reg2hw.intr_state.link_reset.q ),</pre>
<pre style="margin:0; padding:0 "> 777: </pre>
<pre style="margin:0; padding:0 "> 778:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 779:     .qs     (intr_state_link_reset_qs)</pre>
<pre style="margin:0; padding:0 "> 780:   );</pre>
<pre style="margin:0; padding:0 "> 781: </pre>
<pre style="margin:0; padding:0 "> 782: </pre>
<pre style="margin:0; padding:0 "> 783:   //   F[link_suspend]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 784:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 785:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 786:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 787:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 788:   ) u_intr_state_link_suspend (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 789:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 790:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 791: </pre>
<pre style="margin:0; padding:0 "> 792:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 793:     .we     (intr_state_link_suspend_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 794:     .wd     (intr_state_link_suspend_wd),</pre>
<pre style="margin:0; padding:0 "> 795: </pre>
<pre style="margin:0; padding:0 "> 796:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 797:     .de     (hw2reg.intr_state.link_suspend.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 798:     .d      (hw2reg.intr_state.link_suspend.d ),</pre>
<pre style="margin:0; padding:0 "> 799: </pre>
<pre style="margin:0; padding:0 "> 800:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 801:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 802:     .q      (reg2hw.intr_state.link_suspend.q ),</pre>
<pre style="margin:0; padding:0 "> 803: </pre>
<pre style="margin:0; padding:0 "> 804:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 805:     .qs     (intr_state_link_suspend_qs)</pre>
<pre style="margin:0; padding:0 "> 806:   );</pre>
<pre style="margin:0; padding:0 "> 807: </pre>
<pre style="margin:0; padding:0 "> 808: </pre>
<pre style="margin:0; padding:0 "> 809:   //   F[link_resume]: 6:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 810:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 811:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 812:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 813:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 814:   ) u_intr_state_link_resume (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 815:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 816:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 817: </pre>
<pre style="margin:0; padding:0 "> 818:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 819:     .we     (intr_state_link_resume_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 820:     .wd     (intr_state_link_resume_wd),</pre>
<pre style="margin:0; padding:0 "> 821: </pre>
<pre style="margin:0; padding:0 "> 822:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 823:     .de     (hw2reg.intr_state.link_resume.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 824:     .d      (hw2reg.intr_state.link_resume.d ),</pre>
<pre style="margin:0; padding:0 "> 825: </pre>
<pre style="margin:0; padding:0 "> 826:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 827:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 828:     .q      (reg2hw.intr_state.link_resume.q ),</pre>
<pre style="margin:0; padding:0 "> 829: </pre>
<pre style="margin:0; padding:0 "> 830:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 831:     .qs     (intr_state_link_resume_qs)</pre>
<pre style="margin:0; padding:0 "> 832:   );</pre>
<pre style="margin:0; padding:0 "> 833: </pre>
<pre style="margin:0; padding:0 "> 834: </pre>
<pre style="margin:0; padding:0 "> 835:   //   F[av_empty]: 7:7</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 836:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 837:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 838:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 839:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 840:   ) u_intr_state_av_empty (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 841:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 842:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 843: </pre>
<pre style="margin:0; padding:0 "> 844:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 845:     .we     (intr_state_av_empty_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 846:     .wd     (intr_state_av_empty_wd),</pre>
<pre style="margin:0; padding:0 "> 847: </pre>
<pre style="margin:0; padding:0 "> 848:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 849:     .de     (hw2reg.intr_state.av_empty.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 850:     .d      (hw2reg.intr_state.av_empty.d ),</pre>
<pre style="margin:0; padding:0 "> 851: </pre>
<pre style="margin:0; padding:0 "> 852:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 853:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 854:     .q      (reg2hw.intr_state.av_empty.q ),</pre>
<pre style="margin:0; padding:0 "> 855: </pre>
<pre style="margin:0; padding:0 "> 856:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 857:     .qs     (intr_state_av_empty_qs)</pre>
<pre style="margin:0; padding:0 "> 858:   );</pre>
<pre style="margin:0; padding:0 "> 859: </pre>
<pre style="margin:0; padding:0 "> 860: </pre>
<pre style="margin:0; padding:0 "> 861:   //   F[rx_full]: 8:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 862:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 863:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 864:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 865:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 866:   ) u_intr_state_rx_full (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 867:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 868:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 869: </pre>
<pre style="margin:0; padding:0 "> 870:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 871:     .we     (intr_state_rx_full_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 872:     .wd     (intr_state_rx_full_wd),</pre>
<pre style="margin:0; padding:0 "> 873: </pre>
<pre style="margin:0; padding:0 "> 874:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 875:     .de     (hw2reg.intr_state.rx_full.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 876:     .d      (hw2reg.intr_state.rx_full.d ),</pre>
<pre style="margin:0; padding:0 "> 877: </pre>
<pre style="margin:0; padding:0 "> 878:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 879:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 880:     .q      (reg2hw.intr_state.rx_full.q ),</pre>
<pre style="margin:0; padding:0 "> 881: </pre>
<pre style="margin:0; padding:0 "> 882:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 883:     .qs     (intr_state_rx_full_qs)</pre>
<pre style="margin:0; padding:0 "> 884:   );</pre>
<pre style="margin:0; padding:0 "> 885: </pre>
<pre style="margin:0; padding:0 "> 886: </pre>
<pre style="margin:0; padding:0 "> 887:   //   F[av_overflow]: 9:9</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 888:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 889:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 890:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 891:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 892:   ) u_intr_state_av_overflow (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 893:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 894:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 895: </pre>
<pre style="margin:0; padding:0 "> 896:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 897:     .we     (intr_state_av_overflow_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 898:     .wd     (intr_state_av_overflow_wd),</pre>
<pre style="margin:0; padding:0 "> 899: </pre>
<pre style="margin:0; padding:0 "> 900:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 901:     .de     (hw2reg.intr_state.av_overflow.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 902:     .d      (hw2reg.intr_state.av_overflow.d ),</pre>
<pre style="margin:0; padding:0 "> 903: </pre>
<pre style="margin:0; padding:0 "> 904:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 905:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 906:     .q      (reg2hw.intr_state.av_overflow.q ),</pre>
<pre style="margin:0; padding:0 "> 907: </pre>
<pre style="margin:0; padding:0 "> 908:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 909:     .qs     (intr_state_av_overflow_qs)</pre>
<pre style="margin:0; padding:0 "> 910:   );</pre>
<pre style="margin:0; padding:0 "> 911: </pre>
<pre style="margin:0; padding:0 "> 912: </pre>
<pre style="margin:0; padding:0 "> 913:   //   F[link_in_err]: 10:10</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 914:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 915:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 916:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 917:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 918:   ) u_intr_state_link_in_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 919:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 920:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 921: </pre>
<pre style="margin:0; padding:0 "> 922:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 923:     .we     (intr_state_link_in_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 924:     .wd     (intr_state_link_in_err_wd),</pre>
<pre style="margin:0; padding:0 "> 925: </pre>
<pre style="margin:0; padding:0 "> 926:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 927:     .de     (hw2reg.intr_state.link_in_err.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 928:     .d      (hw2reg.intr_state.link_in_err.d ),</pre>
<pre style="margin:0; padding:0 "> 929: </pre>
<pre style="margin:0; padding:0 "> 930:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 931:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 932:     .q      (reg2hw.intr_state.link_in_err.q ),</pre>
<pre style="margin:0; padding:0 "> 933: </pre>
<pre style="margin:0; padding:0 "> 934:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 935:     .qs     (intr_state_link_in_err_qs)</pre>
<pre style="margin:0; padding:0 "> 936:   );</pre>
<pre style="margin:0; padding:0 "> 937: </pre>
<pre style="margin:0; padding:0 "> 938: </pre>
<pre style="margin:0; padding:0 "> 939:   //   F[rx_crc_err]: 11:11</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 940:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 941:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 942:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 943:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 944:   ) u_intr_state_rx_crc_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 945:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 946:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 947: </pre>
<pre style="margin:0; padding:0 "> 948:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 949:     .we     (intr_state_rx_crc_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 950:     .wd     (intr_state_rx_crc_err_wd),</pre>
<pre style="margin:0; padding:0 "> 951: </pre>
<pre style="margin:0; padding:0 "> 952:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 953:     .de     (hw2reg.intr_state.rx_crc_err.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 954:     .d      (hw2reg.intr_state.rx_crc_err.d ),</pre>
<pre style="margin:0; padding:0 "> 955: </pre>
<pre style="margin:0; padding:0 "> 956:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 957:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 958:     .q      (reg2hw.intr_state.rx_crc_err.q ),</pre>
<pre style="margin:0; padding:0 "> 959: </pre>
<pre style="margin:0; padding:0 "> 960:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 961:     .qs     (intr_state_rx_crc_err_qs)</pre>
<pre style="margin:0; padding:0 "> 962:   );</pre>
<pre style="margin:0; padding:0 "> 963: </pre>
<pre style="margin:0; padding:0 "> 964: </pre>
<pre style="margin:0; padding:0 "> 965:   //   F[rx_pid_err]: 12:12</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 966:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 967:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 968:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 969:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 970:   ) u_intr_state_rx_pid_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 971:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 972:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 973: </pre>
<pre style="margin:0; padding:0 "> 974:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 975:     .we     (intr_state_rx_pid_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 976:     .wd     (intr_state_rx_pid_err_wd),</pre>
<pre style="margin:0; padding:0 "> 977: </pre>
<pre style="margin:0; padding:0 "> 978:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 979:     .de     (hw2reg.intr_state.rx_pid_err.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 980:     .d      (hw2reg.intr_state.rx_pid_err.d ),</pre>
<pre style="margin:0; padding:0 "> 981: </pre>
<pre style="margin:0; padding:0 "> 982:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 983:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 984:     .q      (reg2hw.intr_state.rx_pid_err.q ),</pre>
<pre style="margin:0; padding:0 "> 985: </pre>
<pre style="margin:0; padding:0 "> 986:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 987:     .qs     (intr_state_rx_pid_err_qs)</pre>
<pre style="margin:0; padding:0 "> 988:   );</pre>
<pre style="margin:0; padding:0 "> 989: </pre>
<pre style="margin:0; padding:0 "> 990: </pre>
<pre style="margin:0; padding:0 "> 991:   //   F[rx_bitstuff_err]: 13:13</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 992:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 993:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 994:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 995:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 996:   ) u_intr_state_rx_bitstuff_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 997:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 998:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 999: </pre>
<pre style="margin:0; padding:0 ">1000:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1001:     .we     (intr_state_rx_bitstuff_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1002:     .wd     (intr_state_rx_bitstuff_err_wd),</pre>
<pre style="margin:0; padding:0 ">1003: </pre>
<pre style="margin:0; padding:0 ">1004:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1005:     .de     (hw2reg.intr_state.rx_bitstuff_err.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1006:     .d      (hw2reg.intr_state.rx_bitstuff_err.d ),</pre>
<pre style="margin:0; padding:0 ">1007: </pre>
<pre style="margin:0; padding:0 ">1008:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1009:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1010:     .q      (reg2hw.intr_state.rx_bitstuff_err.q ),</pre>
<pre style="margin:0; padding:0 ">1011: </pre>
<pre style="margin:0; padding:0 ">1012:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1013:     .qs     (intr_state_rx_bitstuff_err_qs)</pre>
<pre style="margin:0; padding:0 ">1014:   );</pre>
<pre style="margin:0; padding:0 ">1015: </pre>
<pre style="margin:0; padding:0 ">1016: </pre>
<pre style="margin:0; padding:0 ">1017:   //   F[frame]: 14:14</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1018:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1019:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1020:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1021:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1022:   ) u_intr_state_frame (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1023:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1024:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1025: </pre>
<pre style="margin:0; padding:0 ">1026:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1027:     .we     (intr_state_frame_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1028:     .wd     (intr_state_frame_wd),</pre>
<pre style="margin:0; padding:0 ">1029: </pre>
<pre style="margin:0; padding:0 ">1030:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1031:     .de     (hw2reg.intr_state.frame.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1032:     .d      (hw2reg.intr_state.frame.d ),</pre>
<pre style="margin:0; padding:0 ">1033: </pre>
<pre style="margin:0; padding:0 ">1034:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1035:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1036:     .q      (reg2hw.intr_state.frame.q ),</pre>
<pre style="margin:0; padding:0 ">1037: </pre>
<pre style="margin:0; padding:0 ">1038:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1039:     .qs     (intr_state_frame_qs)</pre>
<pre style="margin:0; padding:0 ">1040:   );</pre>
<pre style="margin:0; padding:0 ">1041: </pre>
<pre style="margin:0; padding:0 ">1042: </pre>
<pre style="margin:0; padding:0 ">1043:   //   F[connected]: 15:15</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1044:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1045:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1046:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1047:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1048:   ) u_intr_state_connected (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1049:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1050:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1051: </pre>
<pre style="margin:0; padding:0 ">1052:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1053:     .we     (intr_state_connected_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1054:     .wd     (intr_state_connected_wd),</pre>
<pre style="margin:0; padding:0 ">1055: </pre>
<pre style="margin:0; padding:0 ">1056:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1057:     .de     (hw2reg.intr_state.connected.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1058:     .d      (hw2reg.intr_state.connected.d ),</pre>
<pre style="margin:0; padding:0 ">1059: </pre>
<pre style="margin:0; padding:0 ">1060:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1061:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1062:     .q      (reg2hw.intr_state.connected.q ),</pre>
<pre style="margin:0; padding:0 ">1063: </pre>
<pre style="margin:0; padding:0 ">1064:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1065:     .qs     (intr_state_connected_qs)</pre>
<pre style="margin:0; padding:0 ">1066:   );</pre>
<pre style="margin:0; padding:0 ">1067: </pre>
<pre style="margin:0; padding:0 ">1068: </pre>
<pre style="margin:0; padding:0 ">1069:   // R[intr_enable]: V(False)</pre>
<pre style="margin:0; padding:0 ">1070: </pre>
<pre style="margin:0; padding:0 ">1071:   //   F[pkt_received]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1072:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1073:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1074:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1075:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1076:   ) u_intr_enable_pkt_received (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1077:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1078:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1079: </pre>
<pre style="margin:0; padding:0 ">1080:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1081:     .we     (intr_enable_pkt_received_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1082:     .wd     (intr_enable_pkt_received_wd),</pre>
<pre style="margin:0; padding:0 ">1083: </pre>
<pre style="margin:0; padding:0 ">1084:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1085:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1086:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1087: </pre>
<pre style="margin:0; padding:0 ">1088:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1089:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1090:     .q      (reg2hw.intr_enable.pkt_received.q ),</pre>
<pre style="margin:0; padding:0 ">1091: </pre>
<pre style="margin:0; padding:0 ">1092:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1093:     .qs     (intr_enable_pkt_received_qs)</pre>
<pre style="margin:0; padding:0 ">1094:   );</pre>
<pre style="margin:0; padding:0 ">1095: </pre>
<pre style="margin:0; padding:0 ">1096: </pre>
<pre style="margin:0; padding:0 ">1097:   //   F[pkt_sent]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1098:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1099:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1100:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1101:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1102:   ) u_intr_enable_pkt_sent (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1103:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1104:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1105: </pre>
<pre style="margin:0; padding:0 ">1106:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1107:     .we     (intr_enable_pkt_sent_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1108:     .wd     (intr_enable_pkt_sent_wd),</pre>
<pre style="margin:0; padding:0 ">1109: </pre>
<pre style="margin:0; padding:0 ">1110:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1111:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1112:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1113: </pre>
<pre style="margin:0; padding:0 ">1114:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1115:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1116:     .q      (reg2hw.intr_enable.pkt_sent.q ),</pre>
<pre style="margin:0; padding:0 ">1117: </pre>
<pre style="margin:0; padding:0 ">1118:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1119:     .qs     (intr_enable_pkt_sent_qs)</pre>
<pre style="margin:0; padding:0 ">1120:   );</pre>
<pre style="margin:0; padding:0 ">1121: </pre>
<pre style="margin:0; padding:0 ">1122: </pre>
<pre style="margin:0; padding:0 ">1123:   //   F[disconnected]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1124:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1125:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1126:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1127:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1128:   ) u_intr_enable_disconnected (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1129:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1130:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1131: </pre>
<pre style="margin:0; padding:0 ">1132:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1133:     .we     (intr_enable_disconnected_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1134:     .wd     (intr_enable_disconnected_wd),</pre>
<pre style="margin:0; padding:0 ">1135: </pre>
<pre style="margin:0; padding:0 ">1136:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1137:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1138:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1139: </pre>
<pre style="margin:0; padding:0 ">1140:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1141:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1142:     .q      (reg2hw.intr_enable.disconnected.q ),</pre>
<pre style="margin:0; padding:0 ">1143: </pre>
<pre style="margin:0; padding:0 ">1144:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1145:     .qs     (intr_enable_disconnected_qs)</pre>
<pre style="margin:0; padding:0 ">1146:   );</pre>
<pre style="margin:0; padding:0 ">1147: </pre>
<pre style="margin:0; padding:0 ">1148: </pre>
<pre style="margin:0; padding:0 ">1149:   //   F[host_lost]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1150:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1151:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1152:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1153:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1154:   ) u_intr_enable_host_lost (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1155:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1156:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1157: </pre>
<pre style="margin:0; padding:0 ">1158:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1159:     .we     (intr_enable_host_lost_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1160:     .wd     (intr_enable_host_lost_wd),</pre>
<pre style="margin:0; padding:0 ">1161: </pre>
<pre style="margin:0; padding:0 ">1162:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1163:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1164:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1165: </pre>
<pre style="margin:0; padding:0 ">1166:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1167:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1168:     .q      (reg2hw.intr_enable.host_lost.q ),</pre>
<pre style="margin:0; padding:0 ">1169: </pre>
<pre style="margin:0; padding:0 ">1170:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1171:     .qs     (intr_enable_host_lost_qs)</pre>
<pre style="margin:0; padding:0 ">1172:   );</pre>
<pre style="margin:0; padding:0 ">1173: </pre>
<pre style="margin:0; padding:0 ">1174: </pre>
<pre style="margin:0; padding:0 ">1175:   //   F[link_reset]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1176:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1177:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1178:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1179:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1180:   ) u_intr_enable_link_reset (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1181:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1182:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1183: </pre>
<pre style="margin:0; padding:0 ">1184:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1185:     .we     (intr_enable_link_reset_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1186:     .wd     (intr_enable_link_reset_wd),</pre>
<pre style="margin:0; padding:0 ">1187: </pre>
<pre style="margin:0; padding:0 ">1188:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1189:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1190:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1191: </pre>
<pre style="margin:0; padding:0 ">1192:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1193:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1194:     .q      (reg2hw.intr_enable.link_reset.q ),</pre>
<pre style="margin:0; padding:0 ">1195: </pre>
<pre style="margin:0; padding:0 ">1196:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1197:     .qs     (intr_enable_link_reset_qs)</pre>
<pre style="margin:0; padding:0 ">1198:   );</pre>
<pre style="margin:0; padding:0 ">1199: </pre>
<pre style="margin:0; padding:0 ">1200: </pre>
<pre style="margin:0; padding:0 ">1201:   //   F[link_suspend]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1202:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1203:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1204:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1205:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1206:   ) u_intr_enable_link_suspend (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1207:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1208:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1209: </pre>
<pre style="margin:0; padding:0 ">1210:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1211:     .we     (intr_enable_link_suspend_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1212:     .wd     (intr_enable_link_suspend_wd),</pre>
<pre style="margin:0; padding:0 ">1213: </pre>
<pre style="margin:0; padding:0 ">1214:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1215:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1216:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1217: </pre>
<pre style="margin:0; padding:0 ">1218:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1219:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1220:     .q      (reg2hw.intr_enable.link_suspend.q ),</pre>
<pre style="margin:0; padding:0 ">1221: </pre>
<pre style="margin:0; padding:0 ">1222:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1223:     .qs     (intr_enable_link_suspend_qs)</pre>
<pre style="margin:0; padding:0 ">1224:   );</pre>
<pre style="margin:0; padding:0 ">1225: </pre>
<pre style="margin:0; padding:0 ">1226: </pre>
<pre style="margin:0; padding:0 ">1227:   //   F[link_resume]: 6:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1228:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1229:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1230:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1231:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1232:   ) u_intr_enable_link_resume (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1233:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1234:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1235: </pre>
<pre style="margin:0; padding:0 ">1236:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1237:     .we     (intr_enable_link_resume_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1238:     .wd     (intr_enable_link_resume_wd),</pre>
<pre style="margin:0; padding:0 ">1239: </pre>
<pre style="margin:0; padding:0 ">1240:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1241:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1242:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1243: </pre>
<pre style="margin:0; padding:0 ">1244:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1245:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1246:     .q      (reg2hw.intr_enable.link_resume.q ),</pre>
<pre style="margin:0; padding:0 ">1247: </pre>
<pre style="margin:0; padding:0 ">1248:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1249:     .qs     (intr_enable_link_resume_qs)</pre>
<pre style="margin:0; padding:0 ">1250:   );</pre>
<pre style="margin:0; padding:0 ">1251: </pre>
<pre style="margin:0; padding:0 ">1252: </pre>
<pre style="margin:0; padding:0 ">1253:   //   F[av_empty]: 7:7</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1254:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1255:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1256:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1257:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1258:   ) u_intr_enable_av_empty (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1259:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1260:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1261: </pre>
<pre style="margin:0; padding:0 ">1262:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1263:     .we     (intr_enable_av_empty_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1264:     .wd     (intr_enable_av_empty_wd),</pre>
<pre style="margin:0; padding:0 ">1265: </pre>
<pre style="margin:0; padding:0 ">1266:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1267:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1268:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1269: </pre>
<pre style="margin:0; padding:0 ">1270:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1271:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1272:     .q      (reg2hw.intr_enable.av_empty.q ),</pre>
<pre style="margin:0; padding:0 ">1273: </pre>
<pre style="margin:0; padding:0 ">1274:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1275:     .qs     (intr_enable_av_empty_qs)</pre>
<pre style="margin:0; padding:0 ">1276:   );</pre>
<pre style="margin:0; padding:0 ">1277: </pre>
<pre style="margin:0; padding:0 ">1278: </pre>
<pre style="margin:0; padding:0 ">1279:   //   F[rx_full]: 8:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1280:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1281:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1282:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1283:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1284:   ) u_intr_enable_rx_full (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1285:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1286:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1287: </pre>
<pre style="margin:0; padding:0 ">1288:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1289:     .we     (intr_enable_rx_full_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1290:     .wd     (intr_enable_rx_full_wd),</pre>
<pre style="margin:0; padding:0 ">1291: </pre>
<pre style="margin:0; padding:0 ">1292:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1293:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1294:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1295: </pre>
<pre style="margin:0; padding:0 ">1296:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1297:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1298:     .q      (reg2hw.intr_enable.rx_full.q ),</pre>
<pre style="margin:0; padding:0 ">1299: </pre>
<pre style="margin:0; padding:0 ">1300:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1301:     .qs     (intr_enable_rx_full_qs)</pre>
<pre style="margin:0; padding:0 ">1302:   );</pre>
<pre style="margin:0; padding:0 ">1303: </pre>
<pre style="margin:0; padding:0 ">1304: </pre>
<pre style="margin:0; padding:0 ">1305:   //   F[av_overflow]: 9:9</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1306:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1307:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1308:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1309:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1310:   ) u_intr_enable_av_overflow (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1311:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1312:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1313: </pre>
<pre style="margin:0; padding:0 ">1314:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1315:     .we     (intr_enable_av_overflow_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1316:     .wd     (intr_enable_av_overflow_wd),</pre>
<pre style="margin:0; padding:0 ">1317: </pre>
<pre style="margin:0; padding:0 ">1318:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1319:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1320:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1321: </pre>
<pre style="margin:0; padding:0 ">1322:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1323:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1324:     .q      (reg2hw.intr_enable.av_overflow.q ),</pre>
<pre style="margin:0; padding:0 ">1325: </pre>
<pre style="margin:0; padding:0 ">1326:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1327:     .qs     (intr_enable_av_overflow_qs)</pre>
<pre style="margin:0; padding:0 ">1328:   );</pre>
<pre style="margin:0; padding:0 ">1329: </pre>
<pre style="margin:0; padding:0 ">1330: </pre>
<pre style="margin:0; padding:0 ">1331:   //   F[link_in_err]: 10:10</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1332:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1333:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1334:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1335:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1336:   ) u_intr_enable_link_in_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1337:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1338:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1339: </pre>
<pre style="margin:0; padding:0 ">1340:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1341:     .we     (intr_enable_link_in_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1342:     .wd     (intr_enable_link_in_err_wd),</pre>
<pre style="margin:0; padding:0 ">1343: </pre>
<pre style="margin:0; padding:0 ">1344:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1345:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1346:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1347: </pre>
<pre style="margin:0; padding:0 ">1348:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1349:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1350:     .q      (reg2hw.intr_enable.link_in_err.q ),</pre>
<pre style="margin:0; padding:0 ">1351: </pre>
<pre style="margin:0; padding:0 ">1352:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1353:     .qs     (intr_enable_link_in_err_qs)</pre>
<pre style="margin:0; padding:0 ">1354:   );</pre>
<pre style="margin:0; padding:0 ">1355: </pre>
<pre style="margin:0; padding:0 ">1356: </pre>
<pre style="margin:0; padding:0 ">1357:   //   F[rx_crc_err]: 11:11</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1358:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1359:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1360:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1361:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1362:   ) u_intr_enable_rx_crc_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1363:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1364:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1365: </pre>
<pre style="margin:0; padding:0 ">1366:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1367:     .we     (intr_enable_rx_crc_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1368:     .wd     (intr_enable_rx_crc_err_wd),</pre>
<pre style="margin:0; padding:0 ">1369: </pre>
<pre style="margin:0; padding:0 ">1370:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1371:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1372:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1373: </pre>
<pre style="margin:0; padding:0 ">1374:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1375:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1376:     .q      (reg2hw.intr_enable.rx_crc_err.q ),</pre>
<pre style="margin:0; padding:0 ">1377: </pre>
<pre style="margin:0; padding:0 ">1378:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1379:     .qs     (intr_enable_rx_crc_err_qs)</pre>
<pre style="margin:0; padding:0 ">1380:   );</pre>
<pre style="margin:0; padding:0 ">1381: </pre>
<pre style="margin:0; padding:0 ">1382: </pre>
<pre style="margin:0; padding:0 ">1383:   //   F[rx_pid_err]: 12:12</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1384:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1385:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1386:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1387:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1388:   ) u_intr_enable_rx_pid_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1389:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1390:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1391: </pre>
<pre style="margin:0; padding:0 ">1392:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1393:     .we     (intr_enable_rx_pid_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1394:     .wd     (intr_enable_rx_pid_err_wd),</pre>
<pre style="margin:0; padding:0 ">1395: </pre>
<pre style="margin:0; padding:0 ">1396:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1397:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1398:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1399: </pre>
<pre style="margin:0; padding:0 ">1400:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1401:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1402:     .q      (reg2hw.intr_enable.rx_pid_err.q ),</pre>
<pre style="margin:0; padding:0 ">1403: </pre>
<pre style="margin:0; padding:0 ">1404:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1405:     .qs     (intr_enable_rx_pid_err_qs)</pre>
<pre style="margin:0; padding:0 ">1406:   );</pre>
<pre style="margin:0; padding:0 ">1407: </pre>
<pre style="margin:0; padding:0 ">1408: </pre>
<pre style="margin:0; padding:0 ">1409:   //   F[rx_bitstuff_err]: 13:13</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1410:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1411:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1412:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1413:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1414:   ) u_intr_enable_rx_bitstuff_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1415:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1416:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1417: </pre>
<pre style="margin:0; padding:0 ">1418:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1419:     .we     (intr_enable_rx_bitstuff_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1420:     .wd     (intr_enable_rx_bitstuff_err_wd),</pre>
<pre style="margin:0; padding:0 ">1421: </pre>
<pre style="margin:0; padding:0 ">1422:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1423:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1424:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1425: </pre>
<pre style="margin:0; padding:0 ">1426:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1427:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1428:     .q      (reg2hw.intr_enable.rx_bitstuff_err.q ),</pre>
<pre style="margin:0; padding:0 ">1429: </pre>
<pre style="margin:0; padding:0 ">1430:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1431:     .qs     (intr_enable_rx_bitstuff_err_qs)</pre>
<pre style="margin:0; padding:0 ">1432:   );</pre>
<pre style="margin:0; padding:0 ">1433: </pre>
<pre style="margin:0; padding:0 ">1434: </pre>
<pre style="margin:0; padding:0 ">1435:   //   F[frame]: 14:14</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1436:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1437:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1438:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1439:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1440:   ) u_intr_enable_frame (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1441:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1442:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1443: </pre>
<pre style="margin:0; padding:0 ">1444:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1445:     .we     (intr_enable_frame_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1446:     .wd     (intr_enable_frame_wd),</pre>
<pre style="margin:0; padding:0 ">1447: </pre>
<pre style="margin:0; padding:0 ">1448:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1449:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1450:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1451: </pre>
<pre style="margin:0; padding:0 ">1452:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1453:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1454:     .q      (reg2hw.intr_enable.frame.q ),</pre>
<pre style="margin:0; padding:0 ">1455: </pre>
<pre style="margin:0; padding:0 ">1456:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1457:     .qs     (intr_enable_frame_qs)</pre>
<pre style="margin:0; padding:0 ">1458:   );</pre>
<pre style="margin:0; padding:0 ">1459: </pre>
<pre style="margin:0; padding:0 ">1460: </pre>
<pre style="margin:0; padding:0 ">1461:   //   F[connected]: 15:15</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1462:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1463:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1464:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1465:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1466:   ) u_intr_enable_connected (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1467:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1468:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1469: </pre>
<pre style="margin:0; padding:0 ">1470:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1471:     .we     (intr_enable_connected_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1472:     .wd     (intr_enable_connected_wd),</pre>
<pre style="margin:0; padding:0 ">1473: </pre>
<pre style="margin:0; padding:0 ">1474:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1475:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1476:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1477: </pre>
<pre style="margin:0; padding:0 ">1478:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1479:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1480:     .q      (reg2hw.intr_enable.connected.q ),</pre>
<pre style="margin:0; padding:0 ">1481: </pre>
<pre style="margin:0; padding:0 ">1482:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1483:     .qs     (intr_enable_connected_qs)</pre>
<pre style="margin:0; padding:0 ">1484:   );</pre>
<pre style="margin:0; padding:0 ">1485: </pre>
<pre style="margin:0; padding:0 ">1486: </pre>
<pre style="margin:0; padding:0 ">1487:   // R[intr_test]: V(True)</pre>
<pre style="margin:0; padding:0 ">1488: </pre>
<pre style="margin:0; padding:0 ">1489:   //   F[pkt_received]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1490:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1491:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1492:   ) u_intr_test_pkt_received (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1493:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1494:     .we     (intr_test_pkt_received_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1495:     .wd     (intr_test_pkt_received_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1496:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1497:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1498:     .qe     (reg2hw.intr_test.pkt_received.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1499:     .q      (reg2hw.intr_test.pkt_received.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1500:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">1501:   );</pre>
<pre style="margin:0; padding:0 ">1502: </pre>
<pre style="margin:0; padding:0 ">1503: </pre>
<pre style="margin:0; padding:0 ">1504:   //   F[pkt_sent]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1505:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1506:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1507:   ) u_intr_test_pkt_sent (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1508:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1509:     .we     (intr_test_pkt_sent_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1510:     .wd     (intr_test_pkt_sent_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1511:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1512:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1513:     .qe     (reg2hw.intr_test.pkt_sent.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1514:     .q      (reg2hw.intr_test.pkt_sent.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1515:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">1516:   );</pre>
<pre style="margin:0; padding:0 ">1517: </pre>
<pre style="margin:0; padding:0 ">1518: </pre>
<pre style="margin:0; padding:0 ">1519:   //   F[disconnected]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1520:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1521:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1522:   ) u_intr_test_disconnected (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1523:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1524:     .we     (intr_test_disconnected_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1525:     .wd     (intr_test_disconnected_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1526:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1527:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1528:     .qe     (reg2hw.intr_test.disconnected.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1529:     .q      (reg2hw.intr_test.disconnected.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1530:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">1531:   );</pre>
<pre style="margin:0; padding:0 ">1532: </pre>
<pre style="margin:0; padding:0 ">1533: </pre>
<pre style="margin:0; padding:0 ">1534:   //   F[host_lost]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1535:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1536:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1537:   ) u_intr_test_host_lost (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1538:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1539:     .we     (intr_test_host_lost_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1540:     .wd     (intr_test_host_lost_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1541:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1542:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1543:     .qe     (reg2hw.intr_test.host_lost.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1544:     .q      (reg2hw.intr_test.host_lost.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1545:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">1546:   );</pre>
<pre style="margin:0; padding:0 ">1547: </pre>
<pre style="margin:0; padding:0 ">1548: </pre>
<pre style="margin:0; padding:0 ">1549:   //   F[link_reset]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1550:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1551:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1552:   ) u_intr_test_link_reset (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1553:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1554:     .we     (intr_test_link_reset_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1555:     .wd     (intr_test_link_reset_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1556:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1557:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1558:     .qe     (reg2hw.intr_test.link_reset.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1559:     .q      (reg2hw.intr_test.link_reset.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1560:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">1561:   );</pre>
<pre style="margin:0; padding:0 ">1562: </pre>
<pre style="margin:0; padding:0 ">1563: </pre>
<pre style="margin:0; padding:0 ">1564:   //   F[link_suspend]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1565:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1566:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1567:   ) u_intr_test_link_suspend (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1568:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1569:     .we     (intr_test_link_suspend_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1570:     .wd     (intr_test_link_suspend_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1571:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1572:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1573:     .qe     (reg2hw.intr_test.link_suspend.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1574:     .q      (reg2hw.intr_test.link_suspend.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1575:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">1576:   );</pre>
<pre style="margin:0; padding:0 ">1577: </pre>
<pre style="margin:0; padding:0 ">1578: </pre>
<pre style="margin:0; padding:0 ">1579:   //   F[link_resume]: 6:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1580:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1581:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1582:   ) u_intr_test_link_resume (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1583:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1584:     .we     (intr_test_link_resume_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1585:     .wd     (intr_test_link_resume_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1586:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1587:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1588:     .qe     (reg2hw.intr_test.link_resume.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1589:     .q      (reg2hw.intr_test.link_resume.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1590:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">1591:   );</pre>
<pre style="margin:0; padding:0 ">1592: </pre>
<pre style="margin:0; padding:0 ">1593: </pre>
<pre style="margin:0; padding:0 ">1594:   //   F[av_empty]: 7:7</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1595:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1596:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1597:   ) u_intr_test_av_empty (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1598:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1599:     .we     (intr_test_av_empty_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1600:     .wd     (intr_test_av_empty_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1601:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1602:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1603:     .qe     (reg2hw.intr_test.av_empty.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1604:     .q      (reg2hw.intr_test.av_empty.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1605:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">1606:   );</pre>
<pre style="margin:0; padding:0 ">1607: </pre>
<pre style="margin:0; padding:0 ">1608: </pre>
<pre style="margin:0; padding:0 ">1609:   //   F[rx_full]: 8:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1610:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1611:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1612:   ) u_intr_test_rx_full (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1613:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1614:     .we     (intr_test_rx_full_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1615:     .wd     (intr_test_rx_full_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1616:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1617:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1618:     .qe     (reg2hw.intr_test.rx_full.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1619:     .q      (reg2hw.intr_test.rx_full.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1620:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">1621:   );</pre>
<pre style="margin:0; padding:0 ">1622: </pre>
<pre style="margin:0; padding:0 ">1623: </pre>
<pre style="margin:0; padding:0 ">1624:   //   F[av_overflow]: 9:9</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1625:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1626:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1627:   ) u_intr_test_av_overflow (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1628:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1629:     .we     (intr_test_av_overflow_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1630:     .wd     (intr_test_av_overflow_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1631:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1632:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1633:     .qe     (reg2hw.intr_test.av_overflow.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1634:     .q      (reg2hw.intr_test.av_overflow.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1635:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">1636:   );</pre>
<pre style="margin:0; padding:0 ">1637: </pre>
<pre style="margin:0; padding:0 ">1638: </pre>
<pre style="margin:0; padding:0 ">1639:   //   F[link_in_err]: 10:10</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1640:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1641:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1642:   ) u_intr_test_link_in_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1643:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1644:     .we     (intr_test_link_in_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1645:     .wd     (intr_test_link_in_err_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1646:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1647:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1648:     .qe     (reg2hw.intr_test.link_in_err.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1649:     .q      (reg2hw.intr_test.link_in_err.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1650:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">1651:   );</pre>
<pre style="margin:0; padding:0 ">1652: </pre>
<pre style="margin:0; padding:0 ">1653: </pre>
<pre style="margin:0; padding:0 ">1654:   //   F[rx_crc_err]: 11:11</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1655:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1656:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1657:   ) u_intr_test_rx_crc_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1658:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1659:     .we     (intr_test_rx_crc_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1660:     .wd     (intr_test_rx_crc_err_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1661:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1662:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1663:     .qe     (reg2hw.intr_test.rx_crc_err.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1664:     .q      (reg2hw.intr_test.rx_crc_err.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1665:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">1666:   );</pre>
<pre style="margin:0; padding:0 ">1667: </pre>
<pre style="margin:0; padding:0 ">1668: </pre>
<pre style="margin:0; padding:0 ">1669:   //   F[rx_pid_err]: 12:12</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1670:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1671:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1672:   ) u_intr_test_rx_pid_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1673:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1674:     .we     (intr_test_rx_pid_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1675:     .wd     (intr_test_rx_pid_err_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1676:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1677:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1678:     .qe     (reg2hw.intr_test.rx_pid_err.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1679:     .q      (reg2hw.intr_test.rx_pid_err.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1680:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">1681:   );</pre>
<pre style="margin:0; padding:0 ">1682: </pre>
<pre style="margin:0; padding:0 ">1683: </pre>
<pre style="margin:0; padding:0 ">1684:   //   F[rx_bitstuff_err]: 13:13</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1685:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1686:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1687:   ) u_intr_test_rx_bitstuff_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1688:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1689:     .we     (intr_test_rx_bitstuff_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1690:     .wd     (intr_test_rx_bitstuff_err_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1691:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1692:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1693:     .qe     (reg2hw.intr_test.rx_bitstuff_err.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1694:     .q      (reg2hw.intr_test.rx_bitstuff_err.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1695:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">1696:   );</pre>
<pre style="margin:0; padding:0 ">1697: </pre>
<pre style="margin:0; padding:0 ">1698: </pre>
<pre style="margin:0; padding:0 ">1699:   //   F[frame]: 14:14</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1700:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1701:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1702:   ) u_intr_test_frame (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1703:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1704:     .we     (intr_test_frame_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1705:     .wd     (intr_test_frame_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1706:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1707:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1708:     .qe     (reg2hw.intr_test.frame.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1709:     .q      (reg2hw.intr_test.frame.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1710:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">1711:   );</pre>
<pre style="margin:0; padding:0 ">1712: </pre>
<pre style="margin:0; padding:0 ">1713: </pre>
<pre style="margin:0; padding:0 ">1714:   //   F[connected]: 15:15</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1715:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1716:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1717:   ) u_intr_test_connected (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1718:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1719:     .we     (intr_test_connected_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1720:     .wd     (intr_test_connected_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1721:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1722:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1723:     .qe     (reg2hw.intr_test.connected.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1724:     .q      (reg2hw.intr_test.connected.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1725:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">1726:   );</pre>
<pre style="margin:0; padding:0 ">1727: </pre>
<pre style="margin:0; padding:0 ">1728: </pre>
<pre style="margin:0; padding:0 ">1729:   // R[usbctrl]: V(False)</pre>
<pre style="margin:0; padding:0 ">1730: </pre>
<pre style="margin:0; padding:0 ">1731:   //   F[enable]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1732:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1733:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1734:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1735:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1736:   ) u_usbctrl_enable (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1737:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1738:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1739: </pre>
<pre style="margin:0; padding:0 ">1740:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1741:     .we     (usbctrl_enable_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1742:     .wd     (usbctrl_enable_wd),</pre>
<pre style="margin:0; padding:0 ">1743: </pre>
<pre style="margin:0; padding:0 ">1744:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1745:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1746:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1747: </pre>
<pre style="margin:0; padding:0 ">1748:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1749:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1750:     .q      (reg2hw.usbctrl.enable.q ),</pre>
<pre style="margin:0; padding:0 ">1751: </pre>
<pre style="margin:0; padding:0 ">1752:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1753:     .qs     (usbctrl_enable_qs)</pre>
<pre style="margin:0; padding:0 ">1754:   );</pre>
<pre style="margin:0; padding:0 ">1755: </pre>
<pre style="margin:0; padding:0 ">1756: </pre>
<pre style="margin:0; padding:0 ">1757:   //   F[device_address]: 22:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1758:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1759:     .DW      (7),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1760:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1761:     .RESVAL  (7'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1762:   ) u_usbctrl_device_address (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1763:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1764:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1765: </pre>
<pre style="margin:0; padding:0 ">1766:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1767:     .we     (usbctrl_device_address_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1768:     .wd     (usbctrl_device_address_wd),</pre>
<pre style="margin:0; padding:0 ">1769: </pre>
<pre style="margin:0; padding:0 ">1770:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1771:     .de     (hw2reg.usbctrl.device_address.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1772:     .d      (hw2reg.usbctrl.device_address.d ),</pre>
<pre style="margin:0; padding:0 ">1773: </pre>
<pre style="margin:0; padding:0 ">1774:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1775:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1776:     .q      (reg2hw.usbctrl.device_address.q ),</pre>
<pre style="margin:0; padding:0 ">1777: </pre>
<pre style="margin:0; padding:0 ">1778:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1779:     .qs     (usbctrl_device_address_qs)</pre>
<pre style="margin:0; padding:0 ">1780:   );</pre>
<pre style="margin:0; padding:0 ">1781: </pre>
<pre style="margin:0; padding:0 ">1782: </pre>
<pre style="margin:0; padding:0 ">1783:   // R[usbstat]: V(True)</pre>
<pre style="margin:0; padding:0 ">1784: </pre>
<pre style="margin:0; padding:0 ">1785:   //   F[frame]: 10:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1786:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1787:     .DW    (11)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1788:   ) u_usbstat_frame (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1789:     .re     (usbstat_frame_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1790:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1791:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1792:     .d      (hw2reg.usbstat.frame.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1793:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1794:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1795:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1796:     .qs     (usbstat_frame_qs)</pre>
<pre style="margin:0; padding:0 ">1797:   );</pre>
<pre style="margin:0; padding:0 ">1798: </pre>
<pre style="margin:0; padding:0 ">1799: </pre>
<pre style="margin:0; padding:0 ">1800:   //   F[host_lost]: 11:11</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1801:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1802:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1803:   ) u_usbstat_host_lost (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1804:     .re     (usbstat_host_lost_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1805:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1806:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1807:     .d      (hw2reg.usbstat.host_lost.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1808:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1809:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1810:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1811:     .qs     (usbstat_host_lost_qs)</pre>
<pre style="margin:0; padding:0 ">1812:   );</pre>
<pre style="margin:0; padding:0 ">1813: </pre>
<pre style="margin:0; padding:0 ">1814: </pre>
<pre style="margin:0; padding:0 ">1815:   //   F[link_state]: 14:12</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1816:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1817:     .DW    (3)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1818:   ) u_usbstat_link_state (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1819:     .re     (usbstat_link_state_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1820:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1821:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1822:     .d      (hw2reg.usbstat.link_state.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1823:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1824:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1825:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1826:     .qs     (usbstat_link_state_qs)</pre>
<pre style="margin:0; padding:0 ">1827:   );</pre>
<pre style="margin:0; padding:0 ">1828: </pre>
<pre style="margin:0; padding:0 ">1829: </pre>
<pre style="margin:0; padding:0 ">1830:   //   F[sense]: 15:15</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1831:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1832:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1833:   ) u_usbstat_sense (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1834:     .re     (usbstat_sense_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1835:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1836:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1837:     .d      (hw2reg.usbstat.sense.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1838:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1839:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1840:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1841:     .qs     (usbstat_sense_qs)</pre>
<pre style="margin:0; padding:0 ">1842:   );</pre>
<pre style="margin:0; padding:0 ">1843: </pre>
<pre style="margin:0; padding:0 ">1844: </pre>
<pre style="margin:0; padding:0 ">1845:   //   F[av_depth]: 18:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1846:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1847:     .DW    (3)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1848:   ) u_usbstat_av_depth (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1849:     .re     (usbstat_av_depth_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1850:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1851:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1852:     .d      (hw2reg.usbstat.av_depth.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1853:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1854:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1855:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1856:     .qs     (usbstat_av_depth_qs)</pre>
<pre style="margin:0; padding:0 ">1857:   );</pre>
<pre style="margin:0; padding:0 ">1858: </pre>
<pre style="margin:0; padding:0 ">1859: </pre>
<pre style="margin:0; padding:0 ">1860:   //   F[av_full]: 23:23</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1861:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1862:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1863:   ) u_usbstat_av_full (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1864:     .re     (usbstat_av_full_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1865:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1866:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1867:     .d      (hw2reg.usbstat.av_full.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1868:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1869:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1870:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1871:     .qs     (usbstat_av_full_qs)</pre>
<pre style="margin:0; padding:0 ">1872:   );</pre>
<pre style="margin:0; padding:0 ">1873: </pre>
<pre style="margin:0; padding:0 ">1874: </pre>
<pre style="margin:0; padding:0 ">1875:   //   F[rx_depth]: 26:24</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1876:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1877:     .DW    (3)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1878:   ) u_usbstat_rx_depth (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1879:     .re     (usbstat_rx_depth_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1880:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1881:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1882:     .d      (hw2reg.usbstat.rx_depth.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1883:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1884:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1885:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1886:     .qs     (usbstat_rx_depth_qs)</pre>
<pre style="margin:0; padding:0 ">1887:   );</pre>
<pre style="margin:0; padding:0 ">1888: </pre>
<pre style="margin:0; padding:0 ">1889: </pre>
<pre style="margin:0; padding:0 ">1890:   //   F[rx_empty]: 31:31</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1891:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1892:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1893:   ) u_usbstat_rx_empty (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1894:     .re     (usbstat_rx_empty_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1895:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1896:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1897:     .d      (hw2reg.usbstat.rx_empty.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1898:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1899:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1900:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1901:     .qs     (usbstat_rx_empty_qs)</pre>
<pre style="margin:0; padding:0 ">1902:   );</pre>
<pre style="margin:0; padding:0 ">1903: </pre>
<pre style="margin:0; padding:0 ">1904: </pre>
<pre style="margin:0; padding:0 ">1905:   // R[avbuffer]: V(False)</pre>
<pre style="margin:0; padding:0 ">1906: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1907:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1908:     .DW      (5),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1909:     .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1910:     .RESVAL  (5'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1911:   ) u_avbuffer (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1912:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1913:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1914: </pre>
<pre style="margin:0; padding:0 ">1915:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1916:     .we     (avbuffer_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1917:     .wd     (avbuffer_wd),</pre>
<pre style="margin:0; padding:0 ">1918: </pre>
<pre style="margin:0; padding:0 ">1919:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1920:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1921:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1922: </pre>
<pre style="margin:0; padding:0 ">1923:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1924:     .qe     (reg2hw.avbuffer.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1925:     .q      (reg2hw.avbuffer.q ),</pre>
<pre style="margin:0; padding:0 ">1926: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1927:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">1928:   );</pre>
<pre style="margin:0; padding:0 ">1929: </pre>
<pre style="margin:0; padding:0 ">1930: </pre>
<pre style="margin:0; padding:0 ">1931:   // R[rxfifo]: V(True)</pre>
<pre style="margin:0; padding:0 ">1932: </pre>
<pre style="margin:0; padding:0 ">1933:   //   F[buffer]: 4:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1934:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1935:     .DW    (5)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1936:   ) u_rxfifo_buffer (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1937:     .re     (rxfifo_buffer_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1938:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1939:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1940:     .d      (hw2reg.rxfifo.buffer.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1941:     .qre    (reg2hw.rxfifo.buffer.re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1942:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1943:     .q      (reg2hw.rxfifo.buffer.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1944:     .qs     (rxfifo_buffer_qs)</pre>
<pre style="margin:0; padding:0 ">1945:   );</pre>
<pre style="margin:0; padding:0 ">1946: </pre>
<pre style="margin:0; padding:0 ">1947: </pre>
<pre style="margin:0; padding:0 ">1948:   //   F[size]: 14:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1949:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1950:     .DW    (7)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1951:   ) u_rxfifo_size (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1952:     .re     (rxfifo_size_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1953:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1954:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1955:     .d      (hw2reg.rxfifo.size.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1956:     .qre    (reg2hw.rxfifo.size.re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1957:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1958:     .q      (reg2hw.rxfifo.size.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1959:     .qs     (rxfifo_size_qs)</pre>
<pre style="margin:0; padding:0 ">1960:   );</pre>
<pre style="margin:0; padding:0 ">1961: </pre>
<pre style="margin:0; padding:0 ">1962: </pre>
<pre style="margin:0; padding:0 ">1963:   //   F[setup]: 19:19</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1964:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1965:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1966:   ) u_rxfifo_setup (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1967:     .re     (rxfifo_setup_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1968:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1969:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1970:     .d      (hw2reg.rxfifo.setup.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1971:     .qre    (reg2hw.rxfifo.setup.re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1972:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1973:     .q      (reg2hw.rxfifo.setup.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1974:     .qs     (rxfifo_setup_qs)</pre>
<pre style="margin:0; padding:0 ">1975:   );</pre>
<pre style="margin:0; padding:0 ">1976: </pre>
<pre style="margin:0; padding:0 ">1977: </pre>
<pre style="margin:0; padding:0 ">1978:   //   F[ep]: 23:20</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1979:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1980:     .DW    (4)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1981:   ) u_rxfifo_ep (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1982:     .re     (rxfifo_ep_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1983:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1984:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1985:     .d      (hw2reg.rxfifo.ep.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1986:     .qre    (reg2hw.rxfifo.ep.re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1987:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1988:     .q      (reg2hw.rxfifo.ep.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1989:     .qs     (rxfifo_ep_qs)</pre>
<pre style="margin:0; padding:0 ">1990:   );</pre>
<pre style="margin:0; padding:0 ">1991: </pre>
<pre style="margin:0; padding:0 ">1992: </pre>
<pre style="margin:0; padding:0 ">1993: </pre>
<pre style="margin:0; padding:0 ">1994:   // Subregister 0 of Multireg rxenable_setup</pre>
<pre style="margin:0; padding:0 ">1995:   // R[rxenable_setup]: V(False)</pre>
<pre style="margin:0; padding:0 ">1996: </pre>
<pre style="margin:0; padding:0 ">1997:   // F[setup0]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1998:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1999:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2000:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2001:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2002:   ) u_rxenable_setup_setup0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2003:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2004:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2005: </pre>
<pre style="margin:0; padding:0 ">2006:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2007:     .we     (rxenable_setup_setup0_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2008:     .wd     (rxenable_setup_setup0_wd),</pre>
<pre style="margin:0; padding:0 ">2009: </pre>
<pre style="margin:0; padding:0 ">2010:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2011:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2012:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2013: </pre>
<pre style="margin:0; padding:0 ">2014:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2015:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2016:     .q      (reg2hw.rxenable_setup[0].q ),</pre>
<pre style="margin:0; padding:0 ">2017: </pre>
<pre style="margin:0; padding:0 ">2018:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2019:     .qs     (rxenable_setup_setup0_qs)</pre>
<pre style="margin:0; padding:0 ">2020:   );</pre>
<pre style="margin:0; padding:0 ">2021: </pre>
<pre style="margin:0; padding:0 ">2022: </pre>
<pre style="margin:0; padding:0 ">2023:   // F[setup1]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2024:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2025:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2026:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2027:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2028:   ) u_rxenable_setup_setup1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2029:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2030:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2031: </pre>
<pre style="margin:0; padding:0 ">2032:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2033:     .we     (rxenable_setup_setup1_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2034:     .wd     (rxenable_setup_setup1_wd),</pre>
<pre style="margin:0; padding:0 ">2035: </pre>
<pre style="margin:0; padding:0 ">2036:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2037:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2038:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2039: </pre>
<pre style="margin:0; padding:0 ">2040:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2041:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2042:     .q      (reg2hw.rxenable_setup[1].q ),</pre>
<pre style="margin:0; padding:0 ">2043: </pre>
<pre style="margin:0; padding:0 ">2044:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2045:     .qs     (rxenable_setup_setup1_qs)</pre>
<pre style="margin:0; padding:0 ">2046:   );</pre>
<pre style="margin:0; padding:0 ">2047: </pre>
<pre style="margin:0; padding:0 ">2048: </pre>
<pre style="margin:0; padding:0 ">2049:   // F[setup2]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2050:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2051:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2052:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2053:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2054:   ) u_rxenable_setup_setup2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2055:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2056:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2057: </pre>
<pre style="margin:0; padding:0 ">2058:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2059:     .we     (rxenable_setup_setup2_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2060:     .wd     (rxenable_setup_setup2_wd),</pre>
<pre style="margin:0; padding:0 ">2061: </pre>
<pre style="margin:0; padding:0 ">2062:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2063:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2064:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2065: </pre>
<pre style="margin:0; padding:0 ">2066:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2067:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2068:     .q      (reg2hw.rxenable_setup[2].q ),</pre>
<pre style="margin:0; padding:0 ">2069: </pre>
<pre style="margin:0; padding:0 ">2070:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2071:     .qs     (rxenable_setup_setup2_qs)</pre>
<pre style="margin:0; padding:0 ">2072:   );</pre>
<pre style="margin:0; padding:0 ">2073: </pre>
<pre style="margin:0; padding:0 ">2074: </pre>
<pre style="margin:0; padding:0 ">2075:   // F[setup3]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2076:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2077:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2078:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2079:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2080:   ) u_rxenable_setup_setup3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2081:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2082:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2083: </pre>
<pre style="margin:0; padding:0 ">2084:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2085:     .we     (rxenable_setup_setup3_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2086:     .wd     (rxenable_setup_setup3_wd),</pre>
<pre style="margin:0; padding:0 ">2087: </pre>
<pre style="margin:0; padding:0 ">2088:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2089:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2090:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2091: </pre>
<pre style="margin:0; padding:0 ">2092:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2093:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2094:     .q      (reg2hw.rxenable_setup[3].q ),</pre>
<pre style="margin:0; padding:0 ">2095: </pre>
<pre style="margin:0; padding:0 ">2096:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2097:     .qs     (rxenable_setup_setup3_qs)</pre>
<pre style="margin:0; padding:0 ">2098:   );</pre>
<pre style="margin:0; padding:0 ">2099: </pre>
<pre style="margin:0; padding:0 ">2100: </pre>
<pre style="margin:0; padding:0 ">2101:   // F[setup4]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2102:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2103:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2104:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2105:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2106:   ) u_rxenable_setup_setup4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2107:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2108:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2109: </pre>
<pre style="margin:0; padding:0 ">2110:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2111:     .we     (rxenable_setup_setup4_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2112:     .wd     (rxenable_setup_setup4_wd),</pre>
<pre style="margin:0; padding:0 ">2113: </pre>
<pre style="margin:0; padding:0 ">2114:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2115:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2116:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2117: </pre>
<pre style="margin:0; padding:0 ">2118:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2119:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2120:     .q      (reg2hw.rxenable_setup[4].q ),</pre>
<pre style="margin:0; padding:0 ">2121: </pre>
<pre style="margin:0; padding:0 ">2122:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2123:     .qs     (rxenable_setup_setup4_qs)</pre>
<pre style="margin:0; padding:0 ">2124:   );</pre>
<pre style="margin:0; padding:0 ">2125: </pre>
<pre style="margin:0; padding:0 ">2126: </pre>
<pre style="margin:0; padding:0 ">2127:   // F[setup5]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2128:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2129:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2130:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2131:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2132:   ) u_rxenable_setup_setup5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2133:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2134:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2135: </pre>
<pre style="margin:0; padding:0 ">2136:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2137:     .we     (rxenable_setup_setup5_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2138:     .wd     (rxenable_setup_setup5_wd),</pre>
<pre style="margin:0; padding:0 ">2139: </pre>
<pre style="margin:0; padding:0 ">2140:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2141:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2142:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2143: </pre>
<pre style="margin:0; padding:0 ">2144:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2145:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2146:     .q      (reg2hw.rxenable_setup[5].q ),</pre>
<pre style="margin:0; padding:0 ">2147: </pre>
<pre style="margin:0; padding:0 ">2148:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2149:     .qs     (rxenable_setup_setup5_qs)</pre>
<pre style="margin:0; padding:0 ">2150:   );</pre>
<pre style="margin:0; padding:0 ">2151: </pre>
<pre style="margin:0; padding:0 ">2152: </pre>
<pre style="margin:0; padding:0 ">2153:   // F[setup6]: 6:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2154:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2155:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2156:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2157:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2158:   ) u_rxenable_setup_setup6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2159:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2160:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2161: </pre>
<pre style="margin:0; padding:0 ">2162:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2163:     .we     (rxenable_setup_setup6_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2164:     .wd     (rxenable_setup_setup6_wd),</pre>
<pre style="margin:0; padding:0 ">2165: </pre>
<pre style="margin:0; padding:0 ">2166:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2167:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2168:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2169: </pre>
<pre style="margin:0; padding:0 ">2170:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2171:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2172:     .q      (reg2hw.rxenable_setup[6].q ),</pre>
<pre style="margin:0; padding:0 ">2173: </pre>
<pre style="margin:0; padding:0 ">2174:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2175:     .qs     (rxenable_setup_setup6_qs)</pre>
<pre style="margin:0; padding:0 ">2176:   );</pre>
<pre style="margin:0; padding:0 ">2177: </pre>
<pre style="margin:0; padding:0 ">2178: </pre>
<pre style="margin:0; padding:0 ">2179:   // F[setup7]: 7:7</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2180:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2181:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2182:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2183:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2184:   ) u_rxenable_setup_setup7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2185:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2186:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2187: </pre>
<pre style="margin:0; padding:0 ">2188:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2189:     .we     (rxenable_setup_setup7_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2190:     .wd     (rxenable_setup_setup7_wd),</pre>
<pre style="margin:0; padding:0 ">2191: </pre>
<pre style="margin:0; padding:0 ">2192:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2193:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2194:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2195: </pre>
<pre style="margin:0; padding:0 ">2196:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2197:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2198:     .q      (reg2hw.rxenable_setup[7].q ),</pre>
<pre style="margin:0; padding:0 ">2199: </pre>
<pre style="margin:0; padding:0 ">2200:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2201:     .qs     (rxenable_setup_setup7_qs)</pre>
<pre style="margin:0; padding:0 ">2202:   );</pre>
<pre style="margin:0; padding:0 ">2203: </pre>
<pre style="margin:0; padding:0 ">2204: </pre>
<pre style="margin:0; padding:0 ">2205:   // F[setup8]: 8:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2206:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2207:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2208:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2209:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2210:   ) u_rxenable_setup_setup8 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2211:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2212:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2213: </pre>
<pre style="margin:0; padding:0 ">2214:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2215:     .we     (rxenable_setup_setup8_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2216:     .wd     (rxenable_setup_setup8_wd),</pre>
<pre style="margin:0; padding:0 ">2217: </pre>
<pre style="margin:0; padding:0 ">2218:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2219:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2220:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2221: </pre>
<pre style="margin:0; padding:0 ">2222:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2223:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2224:     .q      (reg2hw.rxenable_setup[8].q ),</pre>
<pre style="margin:0; padding:0 ">2225: </pre>
<pre style="margin:0; padding:0 ">2226:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2227:     .qs     (rxenable_setup_setup8_qs)</pre>
<pre style="margin:0; padding:0 ">2228:   );</pre>
<pre style="margin:0; padding:0 ">2229: </pre>
<pre style="margin:0; padding:0 ">2230: </pre>
<pre style="margin:0; padding:0 ">2231:   // F[setup9]: 9:9</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2232:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2233:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2234:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2235:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2236:   ) u_rxenable_setup_setup9 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2237:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2238:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2239: </pre>
<pre style="margin:0; padding:0 ">2240:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2241:     .we     (rxenable_setup_setup9_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2242:     .wd     (rxenable_setup_setup9_wd),</pre>
<pre style="margin:0; padding:0 ">2243: </pre>
<pre style="margin:0; padding:0 ">2244:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2245:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2246:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2247: </pre>
<pre style="margin:0; padding:0 ">2248:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2249:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2250:     .q      (reg2hw.rxenable_setup[9].q ),</pre>
<pre style="margin:0; padding:0 ">2251: </pre>
<pre style="margin:0; padding:0 ">2252:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2253:     .qs     (rxenable_setup_setup9_qs)</pre>
<pre style="margin:0; padding:0 ">2254:   );</pre>
<pre style="margin:0; padding:0 ">2255: </pre>
<pre style="margin:0; padding:0 ">2256: </pre>
<pre style="margin:0; padding:0 ">2257:   // F[setup10]: 10:10</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2258:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2259:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2260:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2261:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2262:   ) u_rxenable_setup_setup10 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2263:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2264:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2265: </pre>
<pre style="margin:0; padding:0 ">2266:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2267:     .we     (rxenable_setup_setup10_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2268:     .wd     (rxenable_setup_setup10_wd),</pre>
<pre style="margin:0; padding:0 ">2269: </pre>
<pre style="margin:0; padding:0 ">2270:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2271:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2272:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2273: </pre>
<pre style="margin:0; padding:0 ">2274:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2275:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2276:     .q      (reg2hw.rxenable_setup[10].q ),</pre>
<pre style="margin:0; padding:0 ">2277: </pre>
<pre style="margin:0; padding:0 ">2278:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2279:     .qs     (rxenable_setup_setup10_qs)</pre>
<pre style="margin:0; padding:0 ">2280:   );</pre>
<pre style="margin:0; padding:0 ">2281: </pre>
<pre style="margin:0; padding:0 ">2282: </pre>
<pre style="margin:0; padding:0 ">2283:   // F[setup11]: 11:11</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2284:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2285:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2286:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2287:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2288:   ) u_rxenable_setup_setup11 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2289:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2290:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2291: </pre>
<pre style="margin:0; padding:0 ">2292:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2293:     .we     (rxenable_setup_setup11_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2294:     .wd     (rxenable_setup_setup11_wd),</pre>
<pre style="margin:0; padding:0 ">2295: </pre>
<pre style="margin:0; padding:0 ">2296:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2297:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2298:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2299: </pre>
<pre style="margin:0; padding:0 ">2300:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2301:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2302:     .q      (reg2hw.rxenable_setup[11].q ),</pre>
<pre style="margin:0; padding:0 ">2303: </pre>
<pre style="margin:0; padding:0 ">2304:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2305:     .qs     (rxenable_setup_setup11_qs)</pre>
<pre style="margin:0; padding:0 ">2306:   );</pre>
<pre style="margin:0; padding:0 ">2307: </pre>
<pre style="margin:0; padding:0 ">2308: </pre>
<pre style="margin:0; padding:0 ">2309: </pre>
<pre style="margin:0; padding:0 ">2310: </pre>
<pre style="margin:0; padding:0 ">2311:   // Subregister 0 of Multireg rxenable_out</pre>
<pre style="margin:0; padding:0 ">2312:   // R[rxenable_out]: V(False)</pre>
<pre style="margin:0; padding:0 ">2313: </pre>
<pre style="margin:0; padding:0 ">2314:   // F[out0]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2315:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2316:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2317:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2318:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2319:   ) u_rxenable_out_out0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2320:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2321:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2322: </pre>
<pre style="margin:0; padding:0 ">2323:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2324:     .we     (rxenable_out_out0_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2325:     .wd     (rxenable_out_out0_wd),</pre>
<pre style="margin:0; padding:0 ">2326: </pre>
<pre style="margin:0; padding:0 ">2327:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2328:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2329:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2330: </pre>
<pre style="margin:0; padding:0 ">2331:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2332:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2333:     .q      (reg2hw.rxenable_out[0].q ),</pre>
<pre style="margin:0; padding:0 ">2334: </pre>
<pre style="margin:0; padding:0 ">2335:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2336:     .qs     (rxenable_out_out0_qs)</pre>
<pre style="margin:0; padding:0 ">2337:   );</pre>
<pre style="margin:0; padding:0 ">2338: </pre>
<pre style="margin:0; padding:0 ">2339: </pre>
<pre style="margin:0; padding:0 ">2340:   // F[out1]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2341:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2342:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2343:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2344:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2345:   ) u_rxenable_out_out1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2346:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2347:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2348: </pre>
<pre style="margin:0; padding:0 ">2349:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2350:     .we     (rxenable_out_out1_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2351:     .wd     (rxenable_out_out1_wd),</pre>
<pre style="margin:0; padding:0 ">2352: </pre>
<pre style="margin:0; padding:0 ">2353:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2354:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2355:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2356: </pre>
<pre style="margin:0; padding:0 ">2357:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2358:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2359:     .q      (reg2hw.rxenable_out[1].q ),</pre>
<pre style="margin:0; padding:0 ">2360: </pre>
<pre style="margin:0; padding:0 ">2361:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2362:     .qs     (rxenable_out_out1_qs)</pre>
<pre style="margin:0; padding:0 ">2363:   );</pre>
<pre style="margin:0; padding:0 ">2364: </pre>
<pre style="margin:0; padding:0 ">2365: </pre>
<pre style="margin:0; padding:0 ">2366:   // F[out2]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2367:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2368:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2369:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2370:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2371:   ) u_rxenable_out_out2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2372:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2373:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2374: </pre>
<pre style="margin:0; padding:0 ">2375:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2376:     .we     (rxenable_out_out2_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2377:     .wd     (rxenable_out_out2_wd),</pre>
<pre style="margin:0; padding:0 ">2378: </pre>
<pre style="margin:0; padding:0 ">2379:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2380:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2381:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2382: </pre>
<pre style="margin:0; padding:0 ">2383:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2384:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2385:     .q      (reg2hw.rxenable_out[2].q ),</pre>
<pre style="margin:0; padding:0 ">2386: </pre>
<pre style="margin:0; padding:0 ">2387:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2388:     .qs     (rxenable_out_out2_qs)</pre>
<pre style="margin:0; padding:0 ">2389:   );</pre>
<pre style="margin:0; padding:0 ">2390: </pre>
<pre style="margin:0; padding:0 ">2391: </pre>
<pre style="margin:0; padding:0 ">2392:   // F[out3]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2393:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2394:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2395:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2396:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2397:   ) u_rxenable_out_out3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2398:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2399:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2400: </pre>
<pre style="margin:0; padding:0 ">2401:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2402:     .we     (rxenable_out_out3_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2403:     .wd     (rxenable_out_out3_wd),</pre>
<pre style="margin:0; padding:0 ">2404: </pre>
<pre style="margin:0; padding:0 ">2405:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2406:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2407:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2408: </pre>
<pre style="margin:0; padding:0 ">2409:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2410:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2411:     .q      (reg2hw.rxenable_out[3].q ),</pre>
<pre style="margin:0; padding:0 ">2412: </pre>
<pre style="margin:0; padding:0 ">2413:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2414:     .qs     (rxenable_out_out3_qs)</pre>
<pre style="margin:0; padding:0 ">2415:   );</pre>
<pre style="margin:0; padding:0 ">2416: </pre>
<pre style="margin:0; padding:0 ">2417: </pre>
<pre style="margin:0; padding:0 ">2418:   // F[out4]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2419:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2420:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2421:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2422:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2423:   ) u_rxenable_out_out4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2424:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2425:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2426: </pre>
<pre style="margin:0; padding:0 ">2427:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2428:     .we     (rxenable_out_out4_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2429:     .wd     (rxenable_out_out4_wd),</pre>
<pre style="margin:0; padding:0 ">2430: </pre>
<pre style="margin:0; padding:0 ">2431:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2432:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2433:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2434: </pre>
<pre style="margin:0; padding:0 ">2435:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2436:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2437:     .q      (reg2hw.rxenable_out[4].q ),</pre>
<pre style="margin:0; padding:0 ">2438: </pre>
<pre style="margin:0; padding:0 ">2439:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2440:     .qs     (rxenable_out_out4_qs)</pre>
<pre style="margin:0; padding:0 ">2441:   );</pre>
<pre style="margin:0; padding:0 ">2442: </pre>
<pre style="margin:0; padding:0 ">2443: </pre>
<pre style="margin:0; padding:0 ">2444:   // F[out5]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2445:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2446:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2447:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2448:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2449:   ) u_rxenable_out_out5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2450:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2451:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2452: </pre>
<pre style="margin:0; padding:0 ">2453:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2454:     .we     (rxenable_out_out5_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2455:     .wd     (rxenable_out_out5_wd),</pre>
<pre style="margin:0; padding:0 ">2456: </pre>
<pre style="margin:0; padding:0 ">2457:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2458:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2459:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2460: </pre>
<pre style="margin:0; padding:0 ">2461:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2462:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2463:     .q      (reg2hw.rxenable_out[5].q ),</pre>
<pre style="margin:0; padding:0 ">2464: </pre>
<pre style="margin:0; padding:0 ">2465:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2466:     .qs     (rxenable_out_out5_qs)</pre>
<pre style="margin:0; padding:0 ">2467:   );</pre>
<pre style="margin:0; padding:0 ">2468: </pre>
<pre style="margin:0; padding:0 ">2469: </pre>
<pre style="margin:0; padding:0 ">2470:   // F[out6]: 6:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2471:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2472:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2473:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2474:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2475:   ) u_rxenable_out_out6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2476:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2477:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2478: </pre>
<pre style="margin:0; padding:0 ">2479:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2480:     .we     (rxenable_out_out6_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2481:     .wd     (rxenable_out_out6_wd),</pre>
<pre style="margin:0; padding:0 ">2482: </pre>
<pre style="margin:0; padding:0 ">2483:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2484:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2485:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2486: </pre>
<pre style="margin:0; padding:0 ">2487:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2488:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2489:     .q      (reg2hw.rxenable_out[6].q ),</pre>
<pre style="margin:0; padding:0 ">2490: </pre>
<pre style="margin:0; padding:0 ">2491:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2492:     .qs     (rxenable_out_out6_qs)</pre>
<pre style="margin:0; padding:0 ">2493:   );</pre>
<pre style="margin:0; padding:0 ">2494: </pre>
<pre style="margin:0; padding:0 ">2495: </pre>
<pre style="margin:0; padding:0 ">2496:   // F[out7]: 7:7</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2497:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2498:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2499:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2500:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2501:   ) u_rxenable_out_out7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2502:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2503:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2504: </pre>
<pre style="margin:0; padding:0 ">2505:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2506:     .we     (rxenable_out_out7_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2507:     .wd     (rxenable_out_out7_wd),</pre>
<pre style="margin:0; padding:0 ">2508: </pre>
<pre style="margin:0; padding:0 ">2509:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2510:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2511:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2512: </pre>
<pre style="margin:0; padding:0 ">2513:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2514:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2515:     .q      (reg2hw.rxenable_out[7].q ),</pre>
<pre style="margin:0; padding:0 ">2516: </pre>
<pre style="margin:0; padding:0 ">2517:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2518:     .qs     (rxenable_out_out7_qs)</pre>
<pre style="margin:0; padding:0 ">2519:   );</pre>
<pre style="margin:0; padding:0 ">2520: </pre>
<pre style="margin:0; padding:0 ">2521: </pre>
<pre style="margin:0; padding:0 ">2522:   // F[out8]: 8:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2523:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2524:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2525:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2526:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2527:   ) u_rxenable_out_out8 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2528:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2529:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2530: </pre>
<pre style="margin:0; padding:0 ">2531:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2532:     .we     (rxenable_out_out8_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2533:     .wd     (rxenable_out_out8_wd),</pre>
<pre style="margin:0; padding:0 ">2534: </pre>
<pre style="margin:0; padding:0 ">2535:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2536:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2537:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2538: </pre>
<pre style="margin:0; padding:0 ">2539:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2540:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2541:     .q      (reg2hw.rxenable_out[8].q ),</pre>
<pre style="margin:0; padding:0 ">2542: </pre>
<pre style="margin:0; padding:0 ">2543:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2544:     .qs     (rxenable_out_out8_qs)</pre>
<pre style="margin:0; padding:0 ">2545:   );</pre>
<pre style="margin:0; padding:0 ">2546: </pre>
<pre style="margin:0; padding:0 ">2547: </pre>
<pre style="margin:0; padding:0 ">2548:   // F[out9]: 9:9</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2549:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2550:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2551:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2552:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2553:   ) u_rxenable_out_out9 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2554:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2555:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2556: </pre>
<pre style="margin:0; padding:0 ">2557:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2558:     .we     (rxenable_out_out9_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2559:     .wd     (rxenable_out_out9_wd),</pre>
<pre style="margin:0; padding:0 ">2560: </pre>
<pre style="margin:0; padding:0 ">2561:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2562:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2563:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2564: </pre>
<pre style="margin:0; padding:0 ">2565:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2566:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2567:     .q      (reg2hw.rxenable_out[9].q ),</pre>
<pre style="margin:0; padding:0 ">2568: </pre>
<pre style="margin:0; padding:0 ">2569:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2570:     .qs     (rxenable_out_out9_qs)</pre>
<pre style="margin:0; padding:0 ">2571:   );</pre>
<pre style="margin:0; padding:0 ">2572: </pre>
<pre style="margin:0; padding:0 ">2573: </pre>
<pre style="margin:0; padding:0 ">2574:   // F[out10]: 10:10</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2575:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2576:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2577:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2578:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2579:   ) u_rxenable_out_out10 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2580:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2581:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2582: </pre>
<pre style="margin:0; padding:0 ">2583:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2584:     .we     (rxenable_out_out10_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2585:     .wd     (rxenable_out_out10_wd),</pre>
<pre style="margin:0; padding:0 ">2586: </pre>
<pre style="margin:0; padding:0 ">2587:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2588:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2589:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2590: </pre>
<pre style="margin:0; padding:0 ">2591:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2592:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2593:     .q      (reg2hw.rxenable_out[10].q ),</pre>
<pre style="margin:0; padding:0 ">2594: </pre>
<pre style="margin:0; padding:0 ">2595:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2596:     .qs     (rxenable_out_out10_qs)</pre>
<pre style="margin:0; padding:0 ">2597:   );</pre>
<pre style="margin:0; padding:0 ">2598: </pre>
<pre style="margin:0; padding:0 ">2599: </pre>
<pre style="margin:0; padding:0 ">2600:   // F[out11]: 11:11</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2601:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2602:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2603:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2604:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2605:   ) u_rxenable_out_out11 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2606:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2607:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2608: </pre>
<pre style="margin:0; padding:0 ">2609:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2610:     .we     (rxenable_out_out11_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2611:     .wd     (rxenable_out_out11_wd),</pre>
<pre style="margin:0; padding:0 ">2612: </pre>
<pre style="margin:0; padding:0 ">2613:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2614:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2615:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2616: </pre>
<pre style="margin:0; padding:0 ">2617:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2618:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2619:     .q      (reg2hw.rxenable_out[11].q ),</pre>
<pre style="margin:0; padding:0 ">2620: </pre>
<pre style="margin:0; padding:0 ">2621:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2622:     .qs     (rxenable_out_out11_qs)</pre>
<pre style="margin:0; padding:0 ">2623:   );</pre>
<pre style="margin:0; padding:0 ">2624: </pre>
<pre style="margin:0; padding:0 ">2625: </pre>
<pre style="margin:0; padding:0 ">2626: </pre>
<pre style="margin:0; padding:0 ">2627: </pre>
<pre style="margin:0; padding:0 ">2628:   // Subregister 0 of Multireg in_sent</pre>
<pre style="margin:0; padding:0 ">2629:   // R[in_sent]: V(False)</pre>
<pre style="margin:0; padding:0 ">2630: </pre>
<pre style="margin:0; padding:0 ">2631:   // F[sent0]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2632:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2633:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2634:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2635:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2636:   ) u_in_sent_sent0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2637:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2638:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2639: </pre>
<pre style="margin:0; padding:0 ">2640:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2641:     .we     (in_sent_sent0_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2642:     .wd     (in_sent_sent0_wd),</pre>
<pre style="margin:0; padding:0 ">2643: </pre>
<pre style="margin:0; padding:0 ">2644:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2645:     .de     (hw2reg.in_sent[0].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2646:     .d      (hw2reg.in_sent[0].d ),</pre>
<pre style="margin:0; padding:0 ">2647: </pre>
<pre style="margin:0; padding:0 ">2648:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2649:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2650:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2651: </pre>
<pre style="margin:0; padding:0 ">2652:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2653:     .qs     (in_sent_sent0_qs)</pre>
<pre style="margin:0; padding:0 ">2654:   );</pre>
<pre style="margin:0; padding:0 ">2655: </pre>
<pre style="margin:0; padding:0 ">2656: </pre>
<pre style="margin:0; padding:0 ">2657:   // F[sent1]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2658:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2659:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2660:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2661:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2662:   ) u_in_sent_sent1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2663:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2664:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2665: </pre>
<pre style="margin:0; padding:0 ">2666:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2667:     .we     (in_sent_sent1_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2668:     .wd     (in_sent_sent1_wd),</pre>
<pre style="margin:0; padding:0 ">2669: </pre>
<pre style="margin:0; padding:0 ">2670:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2671:     .de     (hw2reg.in_sent[1].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2672:     .d      (hw2reg.in_sent[1].d ),</pre>
<pre style="margin:0; padding:0 ">2673: </pre>
<pre style="margin:0; padding:0 ">2674:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2675:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2676:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2677: </pre>
<pre style="margin:0; padding:0 ">2678:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2679:     .qs     (in_sent_sent1_qs)</pre>
<pre style="margin:0; padding:0 ">2680:   );</pre>
<pre style="margin:0; padding:0 ">2681: </pre>
<pre style="margin:0; padding:0 ">2682: </pre>
<pre style="margin:0; padding:0 ">2683:   // F[sent2]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2684:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2685:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2686:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2687:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2688:   ) u_in_sent_sent2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2689:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2690:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2691: </pre>
<pre style="margin:0; padding:0 ">2692:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2693:     .we     (in_sent_sent2_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2694:     .wd     (in_sent_sent2_wd),</pre>
<pre style="margin:0; padding:0 ">2695: </pre>
<pre style="margin:0; padding:0 ">2696:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2697:     .de     (hw2reg.in_sent[2].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2698:     .d      (hw2reg.in_sent[2].d ),</pre>
<pre style="margin:0; padding:0 ">2699: </pre>
<pre style="margin:0; padding:0 ">2700:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2701:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2702:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2703: </pre>
<pre style="margin:0; padding:0 ">2704:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2705:     .qs     (in_sent_sent2_qs)</pre>
<pre style="margin:0; padding:0 ">2706:   );</pre>
<pre style="margin:0; padding:0 ">2707: </pre>
<pre style="margin:0; padding:0 ">2708: </pre>
<pre style="margin:0; padding:0 ">2709:   // F[sent3]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2710:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2711:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2712:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2713:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2714:   ) u_in_sent_sent3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2715:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2716:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2717: </pre>
<pre style="margin:0; padding:0 ">2718:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2719:     .we     (in_sent_sent3_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2720:     .wd     (in_sent_sent3_wd),</pre>
<pre style="margin:0; padding:0 ">2721: </pre>
<pre style="margin:0; padding:0 ">2722:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2723:     .de     (hw2reg.in_sent[3].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2724:     .d      (hw2reg.in_sent[3].d ),</pre>
<pre style="margin:0; padding:0 ">2725: </pre>
<pre style="margin:0; padding:0 ">2726:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2727:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2728:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2729: </pre>
<pre style="margin:0; padding:0 ">2730:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2731:     .qs     (in_sent_sent3_qs)</pre>
<pre style="margin:0; padding:0 ">2732:   );</pre>
<pre style="margin:0; padding:0 ">2733: </pre>
<pre style="margin:0; padding:0 ">2734: </pre>
<pre style="margin:0; padding:0 ">2735:   // F[sent4]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2736:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2737:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2738:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2739:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2740:   ) u_in_sent_sent4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2741:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2742:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2743: </pre>
<pre style="margin:0; padding:0 ">2744:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2745:     .we     (in_sent_sent4_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2746:     .wd     (in_sent_sent4_wd),</pre>
<pre style="margin:0; padding:0 ">2747: </pre>
<pre style="margin:0; padding:0 ">2748:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2749:     .de     (hw2reg.in_sent[4].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2750:     .d      (hw2reg.in_sent[4].d ),</pre>
<pre style="margin:0; padding:0 ">2751: </pre>
<pre style="margin:0; padding:0 ">2752:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2753:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2754:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2755: </pre>
<pre style="margin:0; padding:0 ">2756:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2757:     .qs     (in_sent_sent4_qs)</pre>
<pre style="margin:0; padding:0 ">2758:   );</pre>
<pre style="margin:0; padding:0 ">2759: </pre>
<pre style="margin:0; padding:0 ">2760: </pre>
<pre style="margin:0; padding:0 ">2761:   // F[sent5]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2762:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2763:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2764:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2765:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2766:   ) u_in_sent_sent5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2767:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2768:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2769: </pre>
<pre style="margin:0; padding:0 ">2770:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2771:     .we     (in_sent_sent5_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2772:     .wd     (in_sent_sent5_wd),</pre>
<pre style="margin:0; padding:0 ">2773: </pre>
<pre style="margin:0; padding:0 ">2774:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2775:     .de     (hw2reg.in_sent[5].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2776:     .d      (hw2reg.in_sent[5].d ),</pre>
<pre style="margin:0; padding:0 ">2777: </pre>
<pre style="margin:0; padding:0 ">2778:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2779:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2780:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2781: </pre>
<pre style="margin:0; padding:0 ">2782:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2783:     .qs     (in_sent_sent5_qs)</pre>
<pre style="margin:0; padding:0 ">2784:   );</pre>
<pre style="margin:0; padding:0 ">2785: </pre>
<pre style="margin:0; padding:0 ">2786: </pre>
<pre style="margin:0; padding:0 ">2787:   // F[sent6]: 6:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2788:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2789:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2790:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2791:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2792:   ) u_in_sent_sent6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2793:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2794:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2795: </pre>
<pre style="margin:0; padding:0 ">2796:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2797:     .we     (in_sent_sent6_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2798:     .wd     (in_sent_sent6_wd),</pre>
<pre style="margin:0; padding:0 ">2799: </pre>
<pre style="margin:0; padding:0 ">2800:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2801:     .de     (hw2reg.in_sent[6].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2802:     .d      (hw2reg.in_sent[6].d ),</pre>
<pre style="margin:0; padding:0 ">2803: </pre>
<pre style="margin:0; padding:0 ">2804:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2805:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2806:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2807: </pre>
<pre style="margin:0; padding:0 ">2808:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2809:     .qs     (in_sent_sent6_qs)</pre>
<pre style="margin:0; padding:0 ">2810:   );</pre>
<pre style="margin:0; padding:0 ">2811: </pre>
<pre style="margin:0; padding:0 ">2812: </pre>
<pre style="margin:0; padding:0 ">2813:   // F[sent7]: 7:7</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2814:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2815:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2816:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2817:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2818:   ) u_in_sent_sent7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2819:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2820:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2821: </pre>
<pre style="margin:0; padding:0 ">2822:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2823:     .we     (in_sent_sent7_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2824:     .wd     (in_sent_sent7_wd),</pre>
<pre style="margin:0; padding:0 ">2825: </pre>
<pre style="margin:0; padding:0 ">2826:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2827:     .de     (hw2reg.in_sent[7].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2828:     .d      (hw2reg.in_sent[7].d ),</pre>
<pre style="margin:0; padding:0 ">2829: </pre>
<pre style="margin:0; padding:0 ">2830:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2831:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2832:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2833: </pre>
<pre style="margin:0; padding:0 ">2834:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2835:     .qs     (in_sent_sent7_qs)</pre>
<pre style="margin:0; padding:0 ">2836:   );</pre>
<pre style="margin:0; padding:0 ">2837: </pre>
<pre style="margin:0; padding:0 ">2838: </pre>
<pre style="margin:0; padding:0 ">2839:   // F[sent8]: 8:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2840:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2841:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2842:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2843:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2844:   ) u_in_sent_sent8 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2845:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2846:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2847: </pre>
<pre style="margin:0; padding:0 ">2848:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2849:     .we     (in_sent_sent8_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2850:     .wd     (in_sent_sent8_wd),</pre>
<pre style="margin:0; padding:0 ">2851: </pre>
<pre style="margin:0; padding:0 ">2852:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2853:     .de     (hw2reg.in_sent[8].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2854:     .d      (hw2reg.in_sent[8].d ),</pre>
<pre style="margin:0; padding:0 ">2855: </pre>
<pre style="margin:0; padding:0 ">2856:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2857:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2858:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2859: </pre>
<pre style="margin:0; padding:0 ">2860:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2861:     .qs     (in_sent_sent8_qs)</pre>
<pre style="margin:0; padding:0 ">2862:   );</pre>
<pre style="margin:0; padding:0 ">2863: </pre>
<pre style="margin:0; padding:0 ">2864: </pre>
<pre style="margin:0; padding:0 ">2865:   // F[sent9]: 9:9</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2866:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2867:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2868:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2869:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2870:   ) u_in_sent_sent9 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2871:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2872:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2873: </pre>
<pre style="margin:0; padding:0 ">2874:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2875:     .we     (in_sent_sent9_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2876:     .wd     (in_sent_sent9_wd),</pre>
<pre style="margin:0; padding:0 ">2877: </pre>
<pre style="margin:0; padding:0 ">2878:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2879:     .de     (hw2reg.in_sent[9].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2880:     .d      (hw2reg.in_sent[9].d ),</pre>
<pre style="margin:0; padding:0 ">2881: </pre>
<pre style="margin:0; padding:0 ">2882:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2883:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2884:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2885: </pre>
<pre style="margin:0; padding:0 ">2886:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2887:     .qs     (in_sent_sent9_qs)</pre>
<pre style="margin:0; padding:0 ">2888:   );</pre>
<pre style="margin:0; padding:0 ">2889: </pre>
<pre style="margin:0; padding:0 ">2890: </pre>
<pre style="margin:0; padding:0 ">2891:   // F[sent10]: 10:10</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2892:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2893:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2894:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2895:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2896:   ) u_in_sent_sent10 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2897:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2898:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2899: </pre>
<pre style="margin:0; padding:0 ">2900:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2901:     .we     (in_sent_sent10_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2902:     .wd     (in_sent_sent10_wd),</pre>
<pre style="margin:0; padding:0 ">2903: </pre>
<pre style="margin:0; padding:0 ">2904:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2905:     .de     (hw2reg.in_sent[10].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2906:     .d      (hw2reg.in_sent[10].d ),</pre>
<pre style="margin:0; padding:0 ">2907: </pre>
<pre style="margin:0; padding:0 ">2908:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2909:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2910:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2911: </pre>
<pre style="margin:0; padding:0 ">2912:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2913:     .qs     (in_sent_sent10_qs)</pre>
<pre style="margin:0; padding:0 ">2914:   );</pre>
<pre style="margin:0; padding:0 ">2915: </pre>
<pre style="margin:0; padding:0 ">2916: </pre>
<pre style="margin:0; padding:0 ">2917:   // F[sent11]: 11:11</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2918:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2919:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2920:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2921:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2922:   ) u_in_sent_sent11 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2923:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2924:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2925: </pre>
<pre style="margin:0; padding:0 ">2926:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2927:     .we     (in_sent_sent11_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2928:     .wd     (in_sent_sent11_wd),</pre>
<pre style="margin:0; padding:0 ">2929: </pre>
<pre style="margin:0; padding:0 ">2930:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2931:     .de     (hw2reg.in_sent[11].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2932:     .d      (hw2reg.in_sent[11].d ),</pre>
<pre style="margin:0; padding:0 ">2933: </pre>
<pre style="margin:0; padding:0 ">2934:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2935:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2936:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2937: </pre>
<pre style="margin:0; padding:0 ">2938:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2939:     .qs     (in_sent_sent11_qs)</pre>
<pre style="margin:0; padding:0 ">2940:   );</pre>
<pre style="margin:0; padding:0 ">2941: </pre>
<pre style="margin:0; padding:0 ">2942: </pre>
<pre style="margin:0; padding:0 ">2943: </pre>
<pre style="margin:0; padding:0 ">2944: </pre>
<pre style="margin:0; padding:0 ">2945:   // Subregister 0 of Multireg stall</pre>
<pre style="margin:0; padding:0 ">2946:   // R[stall]: V(False)</pre>
<pre style="margin:0; padding:0 ">2947: </pre>
<pre style="margin:0; padding:0 ">2948:   // F[stall0]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2949:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2950:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2951:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2952:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2953:   ) u_stall_stall0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2954:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2955:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2956: </pre>
<pre style="margin:0; padding:0 ">2957:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2958:     .we     (stall_stall0_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2959:     .wd     (stall_stall0_wd),</pre>
<pre style="margin:0; padding:0 ">2960: </pre>
<pre style="margin:0; padding:0 ">2961:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2962:     .de     (hw2reg.stall[0].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2963:     .d      (hw2reg.stall[0].d ),</pre>
<pre style="margin:0; padding:0 ">2964: </pre>
<pre style="margin:0; padding:0 ">2965:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2966:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2967:     .q      (reg2hw.stall[0].q ),</pre>
<pre style="margin:0; padding:0 ">2968: </pre>
<pre style="margin:0; padding:0 ">2969:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2970:     .qs     (stall_stall0_qs)</pre>
<pre style="margin:0; padding:0 ">2971:   );</pre>
<pre style="margin:0; padding:0 ">2972: </pre>
<pre style="margin:0; padding:0 ">2973: </pre>
<pre style="margin:0; padding:0 ">2974:   // F[stall1]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2975:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2976:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2977:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2978:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2979:   ) u_stall_stall1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2980:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2981:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2982: </pre>
<pre style="margin:0; padding:0 ">2983:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2984:     .we     (stall_stall1_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2985:     .wd     (stall_stall1_wd),</pre>
<pre style="margin:0; padding:0 ">2986: </pre>
<pre style="margin:0; padding:0 ">2987:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2988:     .de     (hw2reg.stall[1].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2989:     .d      (hw2reg.stall[1].d ),</pre>
<pre style="margin:0; padding:0 ">2990: </pre>
<pre style="margin:0; padding:0 ">2991:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2992:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2993:     .q      (reg2hw.stall[1].q ),</pre>
<pre style="margin:0; padding:0 ">2994: </pre>
<pre style="margin:0; padding:0 ">2995:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2996:     .qs     (stall_stall1_qs)</pre>
<pre style="margin:0; padding:0 ">2997:   );</pre>
<pre style="margin:0; padding:0 ">2998: </pre>
<pre style="margin:0; padding:0 ">2999: </pre>
<pre style="margin:0; padding:0 ">3000:   // F[stall2]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3001:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3002:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3003:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3004:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3005:   ) u_stall_stall2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3006:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3007:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3008: </pre>
<pre style="margin:0; padding:0 ">3009:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3010:     .we     (stall_stall2_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3011:     .wd     (stall_stall2_wd),</pre>
<pre style="margin:0; padding:0 ">3012: </pre>
<pre style="margin:0; padding:0 ">3013:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3014:     .de     (hw2reg.stall[2].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3015:     .d      (hw2reg.stall[2].d ),</pre>
<pre style="margin:0; padding:0 ">3016: </pre>
<pre style="margin:0; padding:0 ">3017:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3018:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3019:     .q      (reg2hw.stall[2].q ),</pre>
<pre style="margin:0; padding:0 ">3020: </pre>
<pre style="margin:0; padding:0 ">3021:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3022:     .qs     (stall_stall2_qs)</pre>
<pre style="margin:0; padding:0 ">3023:   );</pre>
<pre style="margin:0; padding:0 ">3024: </pre>
<pre style="margin:0; padding:0 ">3025: </pre>
<pre style="margin:0; padding:0 ">3026:   // F[stall3]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3027:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3028:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3029:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3030:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3031:   ) u_stall_stall3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3032:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3033:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3034: </pre>
<pre style="margin:0; padding:0 ">3035:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3036:     .we     (stall_stall3_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3037:     .wd     (stall_stall3_wd),</pre>
<pre style="margin:0; padding:0 ">3038: </pre>
<pre style="margin:0; padding:0 ">3039:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3040:     .de     (hw2reg.stall[3].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3041:     .d      (hw2reg.stall[3].d ),</pre>
<pre style="margin:0; padding:0 ">3042: </pre>
<pre style="margin:0; padding:0 ">3043:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3044:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3045:     .q      (reg2hw.stall[3].q ),</pre>
<pre style="margin:0; padding:0 ">3046: </pre>
<pre style="margin:0; padding:0 ">3047:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3048:     .qs     (stall_stall3_qs)</pre>
<pre style="margin:0; padding:0 ">3049:   );</pre>
<pre style="margin:0; padding:0 ">3050: </pre>
<pre style="margin:0; padding:0 ">3051: </pre>
<pre style="margin:0; padding:0 ">3052:   // F[stall4]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3053:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3054:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3055:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3056:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3057:   ) u_stall_stall4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3058:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3059:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3060: </pre>
<pre style="margin:0; padding:0 ">3061:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3062:     .we     (stall_stall4_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3063:     .wd     (stall_stall4_wd),</pre>
<pre style="margin:0; padding:0 ">3064: </pre>
<pre style="margin:0; padding:0 ">3065:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3066:     .de     (hw2reg.stall[4].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3067:     .d      (hw2reg.stall[4].d ),</pre>
<pre style="margin:0; padding:0 ">3068: </pre>
<pre style="margin:0; padding:0 ">3069:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3070:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3071:     .q      (reg2hw.stall[4].q ),</pre>
<pre style="margin:0; padding:0 ">3072: </pre>
<pre style="margin:0; padding:0 ">3073:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3074:     .qs     (stall_stall4_qs)</pre>
<pre style="margin:0; padding:0 ">3075:   );</pre>
<pre style="margin:0; padding:0 ">3076: </pre>
<pre style="margin:0; padding:0 ">3077: </pre>
<pre style="margin:0; padding:0 ">3078:   // F[stall5]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3079:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3080:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3081:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3082:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3083:   ) u_stall_stall5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3084:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3085:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3086: </pre>
<pre style="margin:0; padding:0 ">3087:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3088:     .we     (stall_stall5_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3089:     .wd     (stall_stall5_wd),</pre>
<pre style="margin:0; padding:0 ">3090: </pre>
<pre style="margin:0; padding:0 ">3091:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3092:     .de     (hw2reg.stall[5].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3093:     .d      (hw2reg.stall[5].d ),</pre>
<pre style="margin:0; padding:0 ">3094: </pre>
<pre style="margin:0; padding:0 ">3095:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3096:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3097:     .q      (reg2hw.stall[5].q ),</pre>
<pre style="margin:0; padding:0 ">3098: </pre>
<pre style="margin:0; padding:0 ">3099:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3100:     .qs     (stall_stall5_qs)</pre>
<pre style="margin:0; padding:0 ">3101:   );</pre>
<pre style="margin:0; padding:0 ">3102: </pre>
<pre style="margin:0; padding:0 ">3103: </pre>
<pre style="margin:0; padding:0 ">3104:   // F[stall6]: 6:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3105:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3106:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3107:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3108:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3109:   ) u_stall_stall6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3110:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3111:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3112: </pre>
<pre style="margin:0; padding:0 ">3113:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3114:     .we     (stall_stall6_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3115:     .wd     (stall_stall6_wd),</pre>
<pre style="margin:0; padding:0 ">3116: </pre>
<pre style="margin:0; padding:0 ">3117:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3118:     .de     (hw2reg.stall[6].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3119:     .d      (hw2reg.stall[6].d ),</pre>
<pre style="margin:0; padding:0 ">3120: </pre>
<pre style="margin:0; padding:0 ">3121:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3122:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3123:     .q      (reg2hw.stall[6].q ),</pre>
<pre style="margin:0; padding:0 ">3124: </pre>
<pre style="margin:0; padding:0 ">3125:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3126:     .qs     (stall_stall6_qs)</pre>
<pre style="margin:0; padding:0 ">3127:   );</pre>
<pre style="margin:0; padding:0 ">3128: </pre>
<pre style="margin:0; padding:0 ">3129: </pre>
<pre style="margin:0; padding:0 ">3130:   // F[stall7]: 7:7</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3131:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3132:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3133:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3134:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3135:   ) u_stall_stall7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3136:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3137:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3138: </pre>
<pre style="margin:0; padding:0 ">3139:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3140:     .we     (stall_stall7_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3141:     .wd     (stall_stall7_wd),</pre>
<pre style="margin:0; padding:0 ">3142: </pre>
<pre style="margin:0; padding:0 ">3143:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3144:     .de     (hw2reg.stall[7].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3145:     .d      (hw2reg.stall[7].d ),</pre>
<pre style="margin:0; padding:0 ">3146: </pre>
<pre style="margin:0; padding:0 ">3147:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3148:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3149:     .q      (reg2hw.stall[7].q ),</pre>
<pre style="margin:0; padding:0 ">3150: </pre>
<pre style="margin:0; padding:0 ">3151:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3152:     .qs     (stall_stall7_qs)</pre>
<pre style="margin:0; padding:0 ">3153:   );</pre>
<pre style="margin:0; padding:0 ">3154: </pre>
<pre style="margin:0; padding:0 ">3155: </pre>
<pre style="margin:0; padding:0 ">3156:   // F[stall8]: 8:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3157:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3158:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3159:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3160:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3161:   ) u_stall_stall8 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3162:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3163:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3164: </pre>
<pre style="margin:0; padding:0 ">3165:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3166:     .we     (stall_stall8_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3167:     .wd     (stall_stall8_wd),</pre>
<pre style="margin:0; padding:0 ">3168: </pre>
<pre style="margin:0; padding:0 ">3169:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3170:     .de     (hw2reg.stall[8].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3171:     .d      (hw2reg.stall[8].d ),</pre>
<pre style="margin:0; padding:0 ">3172: </pre>
<pre style="margin:0; padding:0 ">3173:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3174:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3175:     .q      (reg2hw.stall[8].q ),</pre>
<pre style="margin:0; padding:0 ">3176: </pre>
<pre style="margin:0; padding:0 ">3177:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3178:     .qs     (stall_stall8_qs)</pre>
<pre style="margin:0; padding:0 ">3179:   );</pre>
<pre style="margin:0; padding:0 ">3180: </pre>
<pre style="margin:0; padding:0 ">3181: </pre>
<pre style="margin:0; padding:0 ">3182:   // F[stall9]: 9:9</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3183:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3184:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3185:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3186:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3187:   ) u_stall_stall9 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3188:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3189:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3190: </pre>
<pre style="margin:0; padding:0 ">3191:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3192:     .we     (stall_stall9_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3193:     .wd     (stall_stall9_wd),</pre>
<pre style="margin:0; padding:0 ">3194: </pre>
<pre style="margin:0; padding:0 ">3195:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3196:     .de     (hw2reg.stall[9].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3197:     .d      (hw2reg.stall[9].d ),</pre>
<pre style="margin:0; padding:0 ">3198: </pre>
<pre style="margin:0; padding:0 ">3199:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3200:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3201:     .q      (reg2hw.stall[9].q ),</pre>
<pre style="margin:0; padding:0 ">3202: </pre>
<pre style="margin:0; padding:0 ">3203:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3204:     .qs     (stall_stall9_qs)</pre>
<pre style="margin:0; padding:0 ">3205:   );</pre>
<pre style="margin:0; padding:0 ">3206: </pre>
<pre style="margin:0; padding:0 ">3207: </pre>
<pre style="margin:0; padding:0 ">3208:   // F[stall10]: 10:10</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3209:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3210:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3211:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3212:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3213:   ) u_stall_stall10 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3214:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3215:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3216: </pre>
<pre style="margin:0; padding:0 ">3217:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3218:     .we     (stall_stall10_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3219:     .wd     (stall_stall10_wd),</pre>
<pre style="margin:0; padding:0 ">3220: </pre>
<pre style="margin:0; padding:0 ">3221:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3222:     .de     (hw2reg.stall[10].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3223:     .d      (hw2reg.stall[10].d ),</pre>
<pre style="margin:0; padding:0 ">3224: </pre>
<pre style="margin:0; padding:0 ">3225:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3226:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3227:     .q      (reg2hw.stall[10].q ),</pre>
<pre style="margin:0; padding:0 ">3228: </pre>
<pre style="margin:0; padding:0 ">3229:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3230:     .qs     (stall_stall10_qs)</pre>
<pre style="margin:0; padding:0 ">3231:   );</pre>
<pre style="margin:0; padding:0 ">3232: </pre>
<pre style="margin:0; padding:0 ">3233: </pre>
<pre style="margin:0; padding:0 ">3234:   // F[stall11]: 11:11</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3235:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3236:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3237:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3238:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3239:   ) u_stall_stall11 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3240:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3241:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3242: </pre>
<pre style="margin:0; padding:0 ">3243:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3244:     .we     (stall_stall11_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3245:     .wd     (stall_stall11_wd),</pre>
<pre style="margin:0; padding:0 ">3246: </pre>
<pre style="margin:0; padding:0 ">3247:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3248:     .de     (hw2reg.stall[11].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3249:     .d      (hw2reg.stall[11].d ),</pre>
<pre style="margin:0; padding:0 ">3250: </pre>
<pre style="margin:0; padding:0 ">3251:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3252:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3253:     .q      (reg2hw.stall[11].q ),</pre>
<pre style="margin:0; padding:0 ">3254: </pre>
<pre style="margin:0; padding:0 ">3255:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3256:     .qs     (stall_stall11_qs)</pre>
<pre style="margin:0; padding:0 ">3257:   );</pre>
<pre style="margin:0; padding:0 ">3258: </pre>
<pre style="margin:0; padding:0 ">3259: </pre>
<pre style="margin:0; padding:0 ">3260: </pre>
<pre style="margin:0; padding:0 ">3261: </pre>
<pre style="margin:0; padding:0 ">3262:   // Subregister 0 of Multireg configin</pre>
<pre style="margin:0; padding:0 ">3263:   // R[configin0]: V(False)</pre>
<pre style="margin:0; padding:0 ">3264: </pre>
<pre style="margin:0; padding:0 ">3265:   // F[buffer0]: 4:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3266:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3267:     .DW      (5),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3268:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3269:     .RESVAL  (5'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3270:   ) u_configin0_buffer0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3271:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3272:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3273: </pre>
<pre style="margin:0; padding:0 ">3274:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3275:     .we     (configin0_buffer0_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3276:     .wd     (configin0_buffer0_wd),</pre>
<pre style="margin:0; padding:0 ">3277: </pre>
<pre style="margin:0; padding:0 ">3278:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3279:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3280:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3281: </pre>
<pre style="margin:0; padding:0 ">3282:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3283:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3284:     .q      (reg2hw.configin[0].buffer.q ),</pre>
<pre style="margin:0; padding:0 ">3285: </pre>
<pre style="margin:0; padding:0 ">3286:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3287:     .qs     (configin0_buffer0_qs)</pre>
<pre style="margin:0; padding:0 ">3288:   );</pre>
<pre style="margin:0; padding:0 ">3289: </pre>
<pre style="margin:0; padding:0 ">3290: </pre>
<pre style="margin:0; padding:0 ">3291:   // F[size0]: 14:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3292:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3293:     .DW      (7),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3294:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3295:     .RESVAL  (7'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3296:   ) u_configin0_size0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3297:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3298:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3299: </pre>
<pre style="margin:0; padding:0 ">3300:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3301:     .we     (configin0_size0_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3302:     .wd     (configin0_size0_wd),</pre>
<pre style="margin:0; padding:0 ">3303: </pre>
<pre style="margin:0; padding:0 ">3304:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3305:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3306:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3307: </pre>
<pre style="margin:0; padding:0 ">3308:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3309:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3310:     .q      (reg2hw.configin[0].size.q ),</pre>
<pre style="margin:0; padding:0 ">3311: </pre>
<pre style="margin:0; padding:0 ">3312:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3313:     .qs     (configin0_size0_qs)</pre>
<pre style="margin:0; padding:0 ">3314:   );</pre>
<pre style="margin:0; padding:0 ">3315: </pre>
<pre style="margin:0; padding:0 ">3316: </pre>
<pre style="margin:0; padding:0 ">3317:   // F[pend0]: 30:30</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3318:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3319:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3320:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3321:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3322:   ) u_configin0_pend0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3323:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3324:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3325: </pre>
<pre style="margin:0; padding:0 ">3326:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3327:     .we     (configin0_pend0_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3328:     .wd     (configin0_pend0_wd),</pre>
<pre style="margin:0; padding:0 ">3329: </pre>
<pre style="margin:0; padding:0 ">3330:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3331:     .de     (hw2reg.configin[0].pend.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3332:     .d      (hw2reg.configin[0].pend.d ),</pre>
<pre style="margin:0; padding:0 ">3333: </pre>
<pre style="margin:0; padding:0 ">3334:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3335:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3336:     .q      (reg2hw.configin[0].pend.q ),</pre>
<pre style="margin:0; padding:0 ">3337: </pre>
<pre style="margin:0; padding:0 ">3338:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3339:     .qs     (configin0_pend0_qs)</pre>
<pre style="margin:0; padding:0 ">3340:   );</pre>
<pre style="margin:0; padding:0 ">3341: </pre>
<pre style="margin:0; padding:0 ">3342: </pre>
<pre style="margin:0; padding:0 ">3343:   // F[rdy0]: 31:31</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3344:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3345:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3346:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3347:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3348:   ) u_configin0_rdy0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3349:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3350:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3351: </pre>
<pre style="margin:0; padding:0 ">3352:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3353:     .we     (configin0_rdy0_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3354:     .wd     (configin0_rdy0_wd),</pre>
<pre style="margin:0; padding:0 ">3355: </pre>
<pre style="margin:0; padding:0 ">3356:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3357:     .de     (hw2reg.configin[0].rdy.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3358:     .d      (hw2reg.configin[0].rdy.d ),</pre>
<pre style="margin:0; padding:0 ">3359: </pre>
<pre style="margin:0; padding:0 ">3360:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3361:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3362:     .q      (reg2hw.configin[0].rdy.q ),</pre>
<pre style="margin:0; padding:0 ">3363: </pre>
<pre style="margin:0; padding:0 ">3364:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3365:     .qs     (configin0_rdy0_qs)</pre>
<pre style="margin:0; padding:0 ">3366:   );</pre>
<pre style="margin:0; padding:0 ">3367: </pre>
<pre style="margin:0; padding:0 ">3368: </pre>
<pre style="margin:0; padding:0 ">3369:   // Subregister 1 of Multireg configin</pre>
<pre style="margin:0; padding:0 ">3370:   // R[configin1]: V(False)</pre>
<pre style="margin:0; padding:0 ">3371: </pre>
<pre style="margin:0; padding:0 ">3372:   // F[buffer1]: 4:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3373:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3374:     .DW      (5),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3375:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3376:     .RESVAL  (5'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3377:   ) u_configin1_buffer1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3378:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3379:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3380: </pre>
<pre style="margin:0; padding:0 ">3381:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3382:     .we     (configin1_buffer1_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3383:     .wd     (configin1_buffer1_wd),</pre>
<pre style="margin:0; padding:0 ">3384: </pre>
<pre style="margin:0; padding:0 ">3385:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3386:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3387:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3388: </pre>
<pre style="margin:0; padding:0 ">3389:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3390:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3391:     .q      (reg2hw.configin[1].buffer.q ),</pre>
<pre style="margin:0; padding:0 ">3392: </pre>
<pre style="margin:0; padding:0 ">3393:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3394:     .qs     (configin1_buffer1_qs)</pre>
<pre style="margin:0; padding:0 ">3395:   );</pre>
<pre style="margin:0; padding:0 ">3396: </pre>
<pre style="margin:0; padding:0 ">3397: </pre>
<pre style="margin:0; padding:0 ">3398:   // F[size1]: 14:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3399:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3400:     .DW      (7),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3401:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3402:     .RESVAL  (7'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3403:   ) u_configin1_size1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3404:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3405:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3406: </pre>
<pre style="margin:0; padding:0 ">3407:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3408:     .we     (configin1_size1_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3409:     .wd     (configin1_size1_wd),</pre>
<pre style="margin:0; padding:0 ">3410: </pre>
<pre style="margin:0; padding:0 ">3411:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3412:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3413:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3414: </pre>
<pre style="margin:0; padding:0 ">3415:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3416:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3417:     .q      (reg2hw.configin[1].size.q ),</pre>
<pre style="margin:0; padding:0 ">3418: </pre>
<pre style="margin:0; padding:0 ">3419:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3420:     .qs     (configin1_size1_qs)</pre>
<pre style="margin:0; padding:0 ">3421:   );</pre>
<pre style="margin:0; padding:0 ">3422: </pre>
<pre style="margin:0; padding:0 ">3423: </pre>
<pre style="margin:0; padding:0 ">3424:   // F[pend1]: 30:30</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3425:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3426:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3427:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3428:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3429:   ) u_configin1_pend1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3430:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3431:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3432: </pre>
<pre style="margin:0; padding:0 ">3433:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3434:     .we     (configin1_pend1_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3435:     .wd     (configin1_pend1_wd),</pre>
<pre style="margin:0; padding:0 ">3436: </pre>
<pre style="margin:0; padding:0 ">3437:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3438:     .de     (hw2reg.configin[1].pend.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3439:     .d      (hw2reg.configin[1].pend.d ),</pre>
<pre style="margin:0; padding:0 ">3440: </pre>
<pre style="margin:0; padding:0 ">3441:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3442:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3443:     .q      (reg2hw.configin[1].pend.q ),</pre>
<pre style="margin:0; padding:0 ">3444: </pre>
<pre style="margin:0; padding:0 ">3445:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3446:     .qs     (configin1_pend1_qs)</pre>
<pre style="margin:0; padding:0 ">3447:   );</pre>
<pre style="margin:0; padding:0 ">3448: </pre>
<pre style="margin:0; padding:0 ">3449: </pre>
<pre style="margin:0; padding:0 ">3450:   // F[rdy1]: 31:31</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3451:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3452:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3453:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3454:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3455:   ) u_configin1_rdy1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3456:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3457:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3458: </pre>
<pre style="margin:0; padding:0 ">3459:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3460:     .we     (configin1_rdy1_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3461:     .wd     (configin1_rdy1_wd),</pre>
<pre style="margin:0; padding:0 ">3462: </pre>
<pre style="margin:0; padding:0 ">3463:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3464:     .de     (hw2reg.configin[1].rdy.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3465:     .d      (hw2reg.configin[1].rdy.d ),</pre>
<pre style="margin:0; padding:0 ">3466: </pre>
<pre style="margin:0; padding:0 ">3467:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3468:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3469:     .q      (reg2hw.configin[1].rdy.q ),</pre>
<pre style="margin:0; padding:0 ">3470: </pre>
<pre style="margin:0; padding:0 ">3471:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3472:     .qs     (configin1_rdy1_qs)</pre>
<pre style="margin:0; padding:0 ">3473:   );</pre>
<pre style="margin:0; padding:0 ">3474: </pre>
<pre style="margin:0; padding:0 ">3475: </pre>
<pre style="margin:0; padding:0 ">3476:   // Subregister 2 of Multireg configin</pre>
<pre style="margin:0; padding:0 ">3477:   // R[configin2]: V(False)</pre>
<pre style="margin:0; padding:0 ">3478: </pre>
<pre style="margin:0; padding:0 ">3479:   // F[buffer2]: 4:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3480:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3481:     .DW      (5),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3482:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3483:     .RESVAL  (5'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3484:   ) u_configin2_buffer2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3485:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3486:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3487: </pre>
<pre style="margin:0; padding:0 ">3488:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3489:     .we     (configin2_buffer2_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3490:     .wd     (configin2_buffer2_wd),</pre>
<pre style="margin:0; padding:0 ">3491: </pre>
<pre style="margin:0; padding:0 ">3492:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3493:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3494:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3495: </pre>
<pre style="margin:0; padding:0 ">3496:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3497:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3498:     .q      (reg2hw.configin[2].buffer.q ),</pre>
<pre style="margin:0; padding:0 ">3499: </pre>
<pre style="margin:0; padding:0 ">3500:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3501:     .qs     (configin2_buffer2_qs)</pre>
<pre style="margin:0; padding:0 ">3502:   );</pre>
<pre style="margin:0; padding:0 ">3503: </pre>
<pre style="margin:0; padding:0 ">3504: </pre>
<pre style="margin:0; padding:0 ">3505:   // F[size2]: 14:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3506:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3507:     .DW      (7),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3508:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3509:     .RESVAL  (7'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3510:   ) u_configin2_size2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3511:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3512:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3513: </pre>
<pre style="margin:0; padding:0 ">3514:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3515:     .we     (configin2_size2_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3516:     .wd     (configin2_size2_wd),</pre>
<pre style="margin:0; padding:0 ">3517: </pre>
<pre style="margin:0; padding:0 ">3518:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3519:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3520:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3521: </pre>
<pre style="margin:0; padding:0 ">3522:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3523:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3524:     .q      (reg2hw.configin[2].size.q ),</pre>
<pre style="margin:0; padding:0 ">3525: </pre>
<pre style="margin:0; padding:0 ">3526:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3527:     .qs     (configin2_size2_qs)</pre>
<pre style="margin:0; padding:0 ">3528:   );</pre>
<pre style="margin:0; padding:0 ">3529: </pre>
<pre style="margin:0; padding:0 ">3530: </pre>
<pre style="margin:0; padding:0 ">3531:   // F[pend2]: 30:30</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3532:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3533:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3534:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3535:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3536:   ) u_configin2_pend2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3537:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3538:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3539: </pre>
<pre style="margin:0; padding:0 ">3540:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3541:     .we     (configin2_pend2_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3542:     .wd     (configin2_pend2_wd),</pre>
<pre style="margin:0; padding:0 ">3543: </pre>
<pre style="margin:0; padding:0 ">3544:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3545:     .de     (hw2reg.configin[2].pend.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3546:     .d      (hw2reg.configin[2].pend.d ),</pre>
<pre style="margin:0; padding:0 ">3547: </pre>
<pre style="margin:0; padding:0 ">3548:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3549:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3550:     .q      (reg2hw.configin[2].pend.q ),</pre>
<pre style="margin:0; padding:0 ">3551: </pre>
<pre style="margin:0; padding:0 ">3552:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3553:     .qs     (configin2_pend2_qs)</pre>
<pre style="margin:0; padding:0 ">3554:   );</pre>
<pre style="margin:0; padding:0 ">3555: </pre>
<pre style="margin:0; padding:0 ">3556: </pre>
<pre style="margin:0; padding:0 ">3557:   // F[rdy2]: 31:31</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3558:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3559:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3560:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3561:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3562:   ) u_configin2_rdy2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3563:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3564:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3565: </pre>
<pre style="margin:0; padding:0 ">3566:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3567:     .we     (configin2_rdy2_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3568:     .wd     (configin2_rdy2_wd),</pre>
<pre style="margin:0; padding:0 ">3569: </pre>
<pre style="margin:0; padding:0 ">3570:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3571:     .de     (hw2reg.configin[2].rdy.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3572:     .d      (hw2reg.configin[2].rdy.d ),</pre>
<pre style="margin:0; padding:0 ">3573: </pre>
<pre style="margin:0; padding:0 ">3574:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3575:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3576:     .q      (reg2hw.configin[2].rdy.q ),</pre>
<pre style="margin:0; padding:0 ">3577: </pre>
<pre style="margin:0; padding:0 ">3578:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3579:     .qs     (configin2_rdy2_qs)</pre>
<pre style="margin:0; padding:0 ">3580:   );</pre>
<pre style="margin:0; padding:0 ">3581: </pre>
<pre style="margin:0; padding:0 ">3582: </pre>
<pre style="margin:0; padding:0 ">3583:   // Subregister 3 of Multireg configin</pre>
<pre style="margin:0; padding:0 ">3584:   // R[configin3]: V(False)</pre>
<pre style="margin:0; padding:0 ">3585: </pre>
<pre style="margin:0; padding:0 ">3586:   // F[buffer3]: 4:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3587:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3588:     .DW      (5),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3589:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3590:     .RESVAL  (5'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3591:   ) u_configin3_buffer3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3592:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3593:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3594: </pre>
<pre style="margin:0; padding:0 ">3595:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3596:     .we     (configin3_buffer3_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3597:     .wd     (configin3_buffer3_wd),</pre>
<pre style="margin:0; padding:0 ">3598: </pre>
<pre style="margin:0; padding:0 ">3599:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3600:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3601:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3602: </pre>
<pre style="margin:0; padding:0 ">3603:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3604:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3605:     .q      (reg2hw.configin[3].buffer.q ),</pre>
<pre style="margin:0; padding:0 ">3606: </pre>
<pre style="margin:0; padding:0 ">3607:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3608:     .qs     (configin3_buffer3_qs)</pre>
<pre style="margin:0; padding:0 ">3609:   );</pre>
<pre style="margin:0; padding:0 ">3610: </pre>
<pre style="margin:0; padding:0 ">3611: </pre>
<pre style="margin:0; padding:0 ">3612:   // F[size3]: 14:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3613:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3614:     .DW      (7),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3615:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3616:     .RESVAL  (7'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3617:   ) u_configin3_size3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3618:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3619:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3620: </pre>
<pre style="margin:0; padding:0 ">3621:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3622:     .we     (configin3_size3_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3623:     .wd     (configin3_size3_wd),</pre>
<pre style="margin:0; padding:0 ">3624: </pre>
<pre style="margin:0; padding:0 ">3625:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3626:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3627:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3628: </pre>
<pre style="margin:0; padding:0 ">3629:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3630:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3631:     .q      (reg2hw.configin[3].size.q ),</pre>
<pre style="margin:0; padding:0 ">3632: </pre>
<pre style="margin:0; padding:0 ">3633:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3634:     .qs     (configin3_size3_qs)</pre>
<pre style="margin:0; padding:0 ">3635:   );</pre>
<pre style="margin:0; padding:0 ">3636: </pre>
<pre style="margin:0; padding:0 ">3637: </pre>
<pre style="margin:0; padding:0 ">3638:   // F[pend3]: 30:30</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3639:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3640:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3641:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3642:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3643:   ) u_configin3_pend3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3644:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3645:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3646: </pre>
<pre style="margin:0; padding:0 ">3647:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3648:     .we     (configin3_pend3_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3649:     .wd     (configin3_pend3_wd),</pre>
<pre style="margin:0; padding:0 ">3650: </pre>
<pre style="margin:0; padding:0 ">3651:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3652:     .de     (hw2reg.configin[3].pend.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3653:     .d      (hw2reg.configin[3].pend.d ),</pre>
<pre style="margin:0; padding:0 ">3654: </pre>
<pre style="margin:0; padding:0 ">3655:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3656:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3657:     .q      (reg2hw.configin[3].pend.q ),</pre>
<pre style="margin:0; padding:0 ">3658: </pre>
<pre style="margin:0; padding:0 ">3659:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3660:     .qs     (configin3_pend3_qs)</pre>
<pre style="margin:0; padding:0 ">3661:   );</pre>
<pre style="margin:0; padding:0 ">3662: </pre>
<pre style="margin:0; padding:0 ">3663: </pre>
<pre style="margin:0; padding:0 ">3664:   // F[rdy3]: 31:31</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3665:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3666:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3667:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3668:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3669:   ) u_configin3_rdy3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3670:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3671:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3672: </pre>
<pre style="margin:0; padding:0 ">3673:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3674:     .we     (configin3_rdy3_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3675:     .wd     (configin3_rdy3_wd),</pre>
<pre style="margin:0; padding:0 ">3676: </pre>
<pre style="margin:0; padding:0 ">3677:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3678:     .de     (hw2reg.configin[3].rdy.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3679:     .d      (hw2reg.configin[3].rdy.d ),</pre>
<pre style="margin:0; padding:0 ">3680: </pre>
<pre style="margin:0; padding:0 ">3681:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3682:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3683:     .q      (reg2hw.configin[3].rdy.q ),</pre>
<pre style="margin:0; padding:0 ">3684: </pre>
<pre style="margin:0; padding:0 ">3685:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3686:     .qs     (configin3_rdy3_qs)</pre>
<pre style="margin:0; padding:0 ">3687:   );</pre>
<pre style="margin:0; padding:0 ">3688: </pre>
<pre style="margin:0; padding:0 ">3689: </pre>
<pre style="margin:0; padding:0 ">3690:   // Subregister 4 of Multireg configin</pre>
<pre style="margin:0; padding:0 ">3691:   // R[configin4]: V(False)</pre>
<pre style="margin:0; padding:0 ">3692: </pre>
<pre style="margin:0; padding:0 ">3693:   // F[buffer4]: 4:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3694:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3695:     .DW      (5),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3696:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3697:     .RESVAL  (5'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3698:   ) u_configin4_buffer4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3699:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3700:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3701: </pre>
<pre style="margin:0; padding:0 ">3702:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3703:     .we     (configin4_buffer4_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3704:     .wd     (configin4_buffer4_wd),</pre>
<pre style="margin:0; padding:0 ">3705: </pre>
<pre style="margin:0; padding:0 ">3706:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3707:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3708:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3709: </pre>
<pre style="margin:0; padding:0 ">3710:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3711:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3712:     .q      (reg2hw.configin[4].buffer.q ),</pre>
<pre style="margin:0; padding:0 ">3713: </pre>
<pre style="margin:0; padding:0 ">3714:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3715:     .qs     (configin4_buffer4_qs)</pre>
<pre style="margin:0; padding:0 ">3716:   );</pre>
<pre style="margin:0; padding:0 ">3717: </pre>
<pre style="margin:0; padding:0 ">3718: </pre>
<pre style="margin:0; padding:0 ">3719:   // F[size4]: 14:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3720:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3721:     .DW      (7),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3722:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3723:     .RESVAL  (7'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3724:   ) u_configin4_size4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3725:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3726:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3727: </pre>
<pre style="margin:0; padding:0 ">3728:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3729:     .we     (configin4_size4_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3730:     .wd     (configin4_size4_wd),</pre>
<pre style="margin:0; padding:0 ">3731: </pre>
<pre style="margin:0; padding:0 ">3732:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3733:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3734:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3735: </pre>
<pre style="margin:0; padding:0 ">3736:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3737:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3738:     .q      (reg2hw.configin[4].size.q ),</pre>
<pre style="margin:0; padding:0 ">3739: </pre>
<pre style="margin:0; padding:0 ">3740:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3741:     .qs     (configin4_size4_qs)</pre>
<pre style="margin:0; padding:0 ">3742:   );</pre>
<pre style="margin:0; padding:0 ">3743: </pre>
<pre style="margin:0; padding:0 ">3744: </pre>
<pre style="margin:0; padding:0 ">3745:   // F[pend4]: 30:30</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3746:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3747:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3748:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3749:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3750:   ) u_configin4_pend4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3751:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3752:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3753: </pre>
<pre style="margin:0; padding:0 ">3754:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3755:     .we     (configin4_pend4_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3756:     .wd     (configin4_pend4_wd),</pre>
<pre style="margin:0; padding:0 ">3757: </pre>
<pre style="margin:0; padding:0 ">3758:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3759:     .de     (hw2reg.configin[4].pend.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3760:     .d      (hw2reg.configin[4].pend.d ),</pre>
<pre style="margin:0; padding:0 ">3761: </pre>
<pre style="margin:0; padding:0 ">3762:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3763:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3764:     .q      (reg2hw.configin[4].pend.q ),</pre>
<pre style="margin:0; padding:0 ">3765: </pre>
<pre style="margin:0; padding:0 ">3766:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3767:     .qs     (configin4_pend4_qs)</pre>
<pre style="margin:0; padding:0 ">3768:   );</pre>
<pre style="margin:0; padding:0 ">3769: </pre>
<pre style="margin:0; padding:0 ">3770: </pre>
<pre style="margin:0; padding:0 ">3771:   // F[rdy4]: 31:31</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3772:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3773:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3774:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3775:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3776:   ) u_configin4_rdy4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3777:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3778:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3779: </pre>
<pre style="margin:0; padding:0 ">3780:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3781:     .we     (configin4_rdy4_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3782:     .wd     (configin4_rdy4_wd),</pre>
<pre style="margin:0; padding:0 ">3783: </pre>
<pre style="margin:0; padding:0 ">3784:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3785:     .de     (hw2reg.configin[4].rdy.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3786:     .d      (hw2reg.configin[4].rdy.d ),</pre>
<pre style="margin:0; padding:0 ">3787: </pre>
<pre style="margin:0; padding:0 ">3788:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3789:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3790:     .q      (reg2hw.configin[4].rdy.q ),</pre>
<pre style="margin:0; padding:0 ">3791: </pre>
<pre style="margin:0; padding:0 ">3792:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3793:     .qs     (configin4_rdy4_qs)</pre>
<pre style="margin:0; padding:0 ">3794:   );</pre>
<pre style="margin:0; padding:0 ">3795: </pre>
<pre style="margin:0; padding:0 ">3796: </pre>
<pre style="margin:0; padding:0 ">3797:   // Subregister 5 of Multireg configin</pre>
<pre style="margin:0; padding:0 ">3798:   // R[configin5]: V(False)</pre>
<pre style="margin:0; padding:0 ">3799: </pre>
<pre style="margin:0; padding:0 ">3800:   // F[buffer5]: 4:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3801:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3802:     .DW      (5),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3803:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3804:     .RESVAL  (5'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3805:   ) u_configin5_buffer5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3806:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3807:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3808: </pre>
<pre style="margin:0; padding:0 ">3809:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3810:     .we     (configin5_buffer5_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3811:     .wd     (configin5_buffer5_wd),</pre>
<pre style="margin:0; padding:0 ">3812: </pre>
<pre style="margin:0; padding:0 ">3813:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3814:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3815:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3816: </pre>
<pre style="margin:0; padding:0 ">3817:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3818:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3819:     .q      (reg2hw.configin[5].buffer.q ),</pre>
<pre style="margin:0; padding:0 ">3820: </pre>
<pre style="margin:0; padding:0 ">3821:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3822:     .qs     (configin5_buffer5_qs)</pre>
<pre style="margin:0; padding:0 ">3823:   );</pre>
<pre style="margin:0; padding:0 ">3824: </pre>
<pre style="margin:0; padding:0 ">3825: </pre>
<pre style="margin:0; padding:0 ">3826:   // F[size5]: 14:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3827:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3828:     .DW      (7),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3829:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3830:     .RESVAL  (7'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3831:   ) u_configin5_size5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3832:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3833:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3834: </pre>
<pre style="margin:0; padding:0 ">3835:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3836:     .we     (configin5_size5_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3837:     .wd     (configin5_size5_wd),</pre>
<pre style="margin:0; padding:0 ">3838: </pre>
<pre style="margin:0; padding:0 ">3839:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3840:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3841:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3842: </pre>
<pre style="margin:0; padding:0 ">3843:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3844:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3845:     .q      (reg2hw.configin[5].size.q ),</pre>
<pre style="margin:0; padding:0 ">3846: </pre>
<pre style="margin:0; padding:0 ">3847:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3848:     .qs     (configin5_size5_qs)</pre>
<pre style="margin:0; padding:0 ">3849:   );</pre>
<pre style="margin:0; padding:0 ">3850: </pre>
<pre style="margin:0; padding:0 ">3851: </pre>
<pre style="margin:0; padding:0 ">3852:   // F[pend5]: 30:30</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3853:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3854:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3855:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3856:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3857:   ) u_configin5_pend5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3858:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3859:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3860: </pre>
<pre style="margin:0; padding:0 ">3861:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3862:     .we     (configin5_pend5_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3863:     .wd     (configin5_pend5_wd),</pre>
<pre style="margin:0; padding:0 ">3864: </pre>
<pre style="margin:0; padding:0 ">3865:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3866:     .de     (hw2reg.configin[5].pend.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3867:     .d      (hw2reg.configin[5].pend.d ),</pre>
<pre style="margin:0; padding:0 ">3868: </pre>
<pre style="margin:0; padding:0 ">3869:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3870:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3871:     .q      (reg2hw.configin[5].pend.q ),</pre>
<pre style="margin:0; padding:0 ">3872: </pre>
<pre style="margin:0; padding:0 ">3873:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3874:     .qs     (configin5_pend5_qs)</pre>
<pre style="margin:0; padding:0 ">3875:   );</pre>
<pre style="margin:0; padding:0 ">3876: </pre>
<pre style="margin:0; padding:0 ">3877: </pre>
<pre style="margin:0; padding:0 ">3878:   // F[rdy5]: 31:31</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3879:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3880:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3881:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3882:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3883:   ) u_configin5_rdy5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3884:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3885:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3886: </pre>
<pre style="margin:0; padding:0 ">3887:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3888:     .we     (configin5_rdy5_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3889:     .wd     (configin5_rdy5_wd),</pre>
<pre style="margin:0; padding:0 ">3890: </pre>
<pre style="margin:0; padding:0 ">3891:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3892:     .de     (hw2reg.configin[5].rdy.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3893:     .d      (hw2reg.configin[5].rdy.d ),</pre>
<pre style="margin:0; padding:0 ">3894: </pre>
<pre style="margin:0; padding:0 ">3895:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3896:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3897:     .q      (reg2hw.configin[5].rdy.q ),</pre>
<pre style="margin:0; padding:0 ">3898: </pre>
<pre style="margin:0; padding:0 ">3899:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3900:     .qs     (configin5_rdy5_qs)</pre>
<pre style="margin:0; padding:0 ">3901:   );</pre>
<pre style="margin:0; padding:0 ">3902: </pre>
<pre style="margin:0; padding:0 ">3903: </pre>
<pre style="margin:0; padding:0 ">3904:   // Subregister 6 of Multireg configin</pre>
<pre style="margin:0; padding:0 ">3905:   // R[configin6]: V(False)</pre>
<pre style="margin:0; padding:0 ">3906: </pre>
<pre style="margin:0; padding:0 ">3907:   // F[buffer6]: 4:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3908:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3909:     .DW      (5),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3910:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3911:     .RESVAL  (5'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3912:   ) u_configin6_buffer6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3913:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3914:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3915: </pre>
<pre style="margin:0; padding:0 ">3916:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3917:     .we     (configin6_buffer6_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3918:     .wd     (configin6_buffer6_wd),</pre>
<pre style="margin:0; padding:0 ">3919: </pre>
<pre style="margin:0; padding:0 ">3920:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3921:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3922:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3923: </pre>
<pre style="margin:0; padding:0 ">3924:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3925:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3926:     .q      (reg2hw.configin[6].buffer.q ),</pre>
<pre style="margin:0; padding:0 ">3927: </pre>
<pre style="margin:0; padding:0 ">3928:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3929:     .qs     (configin6_buffer6_qs)</pre>
<pre style="margin:0; padding:0 ">3930:   );</pre>
<pre style="margin:0; padding:0 ">3931: </pre>
<pre style="margin:0; padding:0 ">3932: </pre>
<pre style="margin:0; padding:0 ">3933:   // F[size6]: 14:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3934:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3935:     .DW      (7),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3936:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3937:     .RESVAL  (7'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3938:   ) u_configin6_size6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3939:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3940:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3941: </pre>
<pre style="margin:0; padding:0 ">3942:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3943:     .we     (configin6_size6_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3944:     .wd     (configin6_size6_wd),</pre>
<pre style="margin:0; padding:0 ">3945: </pre>
<pre style="margin:0; padding:0 ">3946:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3947:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3948:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3949: </pre>
<pre style="margin:0; padding:0 ">3950:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3951:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3952:     .q      (reg2hw.configin[6].size.q ),</pre>
<pre style="margin:0; padding:0 ">3953: </pre>
<pre style="margin:0; padding:0 ">3954:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3955:     .qs     (configin6_size6_qs)</pre>
<pre style="margin:0; padding:0 ">3956:   );</pre>
<pre style="margin:0; padding:0 ">3957: </pre>
<pre style="margin:0; padding:0 ">3958: </pre>
<pre style="margin:0; padding:0 ">3959:   // F[pend6]: 30:30</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3960:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3961:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3962:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3963:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3964:   ) u_configin6_pend6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3965:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3966:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3967: </pre>
<pre style="margin:0; padding:0 ">3968:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3969:     .we     (configin6_pend6_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3970:     .wd     (configin6_pend6_wd),</pre>
<pre style="margin:0; padding:0 ">3971: </pre>
<pre style="margin:0; padding:0 ">3972:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3973:     .de     (hw2reg.configin[6].pend.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3974:     .d      (hw2reg.configin[6].pend.d ),</pre>
<pre style="margin:0; padding:0 ">3975: </pre>
<pre style="margin:0; padding:0 ">3976:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3977:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3978:     .q      (reg2hw.configin[6].pend.q ),</pre>
<pre style="margin:0; padding:0 ">3979: </pre>
<pre style="margin:0; padding:0 ">3980:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3981:     .qs     (configin6_pend6_qs)</pre>
<pre style="margin:0; padding:0 ">3982:   );</pre>
<pre style="margin:0; padding:0 ">3983: </pre>
<pre style="margin:0; padding:0 ">3984: </pre>
<pre style="margin:0; padding:0 ">3985:   // F[rdy6]: 31:31</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3986:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3987:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3988:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3989:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3990:   ) u_configin6_rdy6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3991:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3992:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3993: </pre>
<pre style="margin:0; padding:0 ">3994:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3995:     .we     (configin6_rdy6_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3996:     .wd     (configin6_rdy6_wd),</pre>
<pre style="margin:0; padding:0 ">3997: </pre>
<pre style="margin:0; padding:0 ">3998:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3999:     .de     (hw2reg.configin[6].rdy.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4000:     .d      (hw2reg.configin[6].rdy.d ),</pre>
<pre style="margin:0; padding:0 ">4001: </pre>
<pre style="margin:0; padding:0 ">4002:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4003:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4004:     .q      (reg2hw.configin[6].rdy.q ),</pre>
<pre style="margin:0; padding:0 ">4005: </pre>
<pre style="margin:0; padding:0 ">4006:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4007:     .qs     (configin6_rdy6_qs)</pre>
<pre style="margin:0; padding:0 ">4008:   );</pre>
<pre style="margin:0; padding:0 ">4009: </pre>
<pre style="margin:0; padding:0 ">4010: </pre>
<pre style="margin:0; padding:0 ">4011:   // Subregister 7 of Multireg configin</pre>
<pre style="margin:0; padding:0 ">4012:   // R[configin7]: V(False)</pre>
<pre style="margin:0; padding:0 ">4013: </pre>
<pre style="margin:0; padding:0 ">4014:   // F[buffer7]: 4:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4015:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4016:     .DW      (5),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4017:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4018:     .RESVAL  (5'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4019:   ) u_configin7_buffer7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4020:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4021:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4022: </pre>
<pre style="margin:0; padding:0 ">4023:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4024:     .we     (configin7_buffer7_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4025:     .wd     (configin7_buffer7_wd),</pre>
<pre style="margin:0; padding:0 ">4026: </pre>
<pre style="margin:0; padding:0 ">4027:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4028:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4029:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4030: </pre>
<pre style="margin:0; padding:0 ">4031:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4032:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4033:     .q      (reg2hw.configin[7].buffer.q ),</pre>
<pre style="margin:0; padding:0 ">4034: </pre>
<pre style="margin:0; padding:0 ">4035:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4036:     .qs     (configin7_buffer7_qs)</pre>
<pre style="margin:0; padding:0 ">4037:   );</pre>
<pre style="margin:0; padding:0 ">4038: </pre>
<pre style="margin:0; padding:0 ">4039: </pre>
<pre style="margin:0; padding:0 ">4040:   // F[size7]: 14:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4041:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4042:     .DW      (7),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4043:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4044:     .RESVAL  (7'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4045:   ) u_configin7_size7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4046:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4047:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4048: </pre>
<pre style="margin:0; padding:0 ">4049:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4050:     .we     (configin7_size7_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4051:     .wd     (configin7_size7_wd),</pre>
<pre style="margin:0; padding:0 ">4052: </pre>
<pre style="margin:0; padding:0 ">4053:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4054:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4055:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4056: </pre>
<pre style="margin:0; padding:0 ">4057:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4058:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4059:     .q      (reg2hw.configin[7].size.q ),</pre>
<pre style="margin:0; padding:0 ">4060: </pre>
<pre style="margin:0; padding:0 ">4061:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4062:     .qs     (configin7_size7_qs)</pre>
<pre style="margin:0; padding:0 ">4063:   );</pre>
<pre style="margin:0; padding:0 ">4064: </pre>
<pre style="margin:0; padding:0 ">4065: </pre>
<pre style="margin:0; padding:0 ">4066:   // F[pend7]: 30:30</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4067:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4068:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4069:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4070:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4071:   ) u_configin7_pend7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4072:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4073:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4074: </pre>
<pre style="margin:0; padding:0 ">4075:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4076:     .we     (configin7_pend7_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4077:     .wd     (configin7_pend7_wd),</pre>
<pre style="margin:0; padding:0 ">4078: </pre>
<pre style="margin:0; padding:0 ">4079:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4080:     .de     (hw2reg.configin[7].pend.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4081:     .d      (hw2reg.configin[7].pend.d ),</pre>
<pre style="margin:0; padding:0 ">4082: </pre>
<pre style="margin:0; padding:0 ">4083:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4084:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4085:     .q      (reg2hw.configin[7].pend.q ),</pre>
<pre style="margin:0; padding:0 ">4086: </pre>
<pre style="margin:0; padding:0 ">4087:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4088:     .qs     (configin7_pend7_qs)</pre>
<pre style="margin:0; padding:0 ">4089:   );</pre>
<pre style="margin:0; padding:0 ">4090: </pre>
<pre style="margin:0; padding:0 ">4091: </pre>
<pre style="margin:0; padding:0 ">4092:   // F[rdy7]: 31:31</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4093:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4094:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4095:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4096:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4097:   ) u_configin7_rdy7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4098:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4099:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4100: </pre>
<pre style="margin:0; padding:0 ">4101:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4102:     .we     (configin7_rdy7_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4103:     .wd     (configin7_rdy7_wd),</pre>
<pre style="margin:0; padding:0 ">4104: </pre>
<pre style="margin:0; padding:0 ">4105:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4106:     .de     (hw2reg.configin[7].rdy.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4107:     .d      (hw2reg.configin[7].rdy.d ),</pre>
<pre style="margin:0; padding:0 ">4108: </pre>
<pre style="margin:0; padding:0 ">4109:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4110:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4111:     .q      (reg2hw.configin[7].rdy.q ),</pre>
<pre style="margin:0; padding:0 ">4112: </pre>
<pre style="margin:0; padding:0 ">4113:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4114:     .qs     (configin7_rdy7_qs)</pre>
<pre style="margin:0; padding:0 ">4115:   );</pre>
<pre style="margin:0; padding:0 ">4116: </pre>
<pre style="margin:0; padding:0 ">4117: </pre>
<pre style="margin:0; padding:0 ">4118:   // Subregister 8 of Multireg configin</pre>
<pre style="margin:0; padding:0 ">4119:   // R[configin8]: V(False)</pre>
<pre style="margin:0; padding:0 ">4120: </pre>
<pre style="margin:0; padding:0 ">4121:   // F[buffer8]: 4:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4122:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4123:     .DW      (5),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4124:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4125:     .RESVAL  (5'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4126:   ) u_configin8_buffer8 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4127:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4128:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4129: </pre>
<pre style="margin:0; padding:0 ">4130:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4131:     .we     (configin8_buffer8_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4132:     .wd     (configin8_buffer8_wd),</pre>
<pre style="margin:0; padding:0 ">4133: </pre>
<pre style="margin:0; padding:0 ">4134:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4135:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4136:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4137: </pre>
<pre style="margin:0; padding:0 ">4138:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4139:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4140:     .q      (reg2hw.configin[8].buffer.q ),</pre>
<pre style="margin:0; padding:0 ">4141: </pre>
<pre style="margin:0; padding:0 ">4142:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4143:     .qs     (configin8_buffer8_qs)</pre>
<pre style="margin:0; padding:0 ">4144:   );</pre>
<pre style="margin:0; padding:0 ">4145: </pre>
<pre style="margin:0; padding:0 ">4146: </pre>
<pre style="margin:0; padding:0 ">4147:   // F[size8]: 14:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4148:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4149:     .DW      (7),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4150:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4151:     .RESVAL  (7'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4152:   ) u_configin8_size8 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4153:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4154:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4155: </pre>
<pre style="margin:0; padding:0 ">4156:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4157:     .we     (configin8_size8_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4158:     .wd     (configin8_size8_wd),</pre>
<pre style="margin:0; padding:0 ">4159: </pre>
<pre style="margin:0; padding:0 ">4160:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4161:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4162:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4163: </pre>
<pre style="margin:0; padding:0 ">4164:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4165:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4166:     .q      (reg2hw.configin[8].size.q ),</pre>
<pre style="margin:0; padding:0 ">4167: </pre>
<pre style="margin:0; padding:0 ">4168:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4169:     .qs     (configin8_size8_qs)</pre>
<pre style="margin:0; padding:0 ">4170:   );</pre>
<pre style="margin:0; padding:0 ">4171: </pre>
<pre style="margin:0; padding:0 ">4172: </pre>
<pre style="margin:0; padding:0 ">4173:   // F[pend8]: 30:30</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4174:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4175:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4176:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4177:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4178:   ) u_configin8_pend8 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4179:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4180:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4181: </pre>
<pre style="margin:0; padding:0 ">4182:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4183:     .we     (configin8_pend8_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4184:     .wd     (configin8_pend8_wd),</pre>
<pre style="margin:0; padding:0 ">4185: </pre>
<pre style="margin:0; padding:0 ">4186:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4187:     .de     (hw2reg.configin[8].pend.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4188:     .d      (hw2reg.configin[8].pend.d ),</pre>
<pre style="margin:0; padding:0 ">4189: </pre>
<pre style="margin:0; padding:0 ">4190:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4191:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4192:     .q      (reg2hw.configin[8].pend.q ),</pre>
<pre style="margin:0; padding:0 ">4193: </pre>
<pre style="margin:0; padding:0 ">4194:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4195:     .qs     (configin8_pend8_qs)</pre>
<pre style="margin:0; padding:0 ">4196:   );</pre>
<pre style="margin:0; padding:0 ">4197: </pre>
<pre style="margin:0; padding:0 ">4198: </pre>
<pre style="margin:0; padding:0 ">4199:   // F[rdy8]: 31:31</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4200:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4201:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4202:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4203:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4204:   ) u_configin8_rdy8 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4205:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4206:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4207: </pre>
<pre style="margin:0; padding:0 ">4208:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4209:     .we     (configin8_rdy8_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4210:     .wd     (configin8_rdy8_wd),</pre>
<pre style="margin:0; padding:0 ">4211: </pre>
<pre style="margin:0; padding:0 ">4212:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4213:     .de     (hw2reg.configin[8].rdy.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4214:     .d      (hw2reg.configin[8].rdy.d ),</pre>
<pre style="margin:0; padding:0 ">4215: </pre>
<pre style="margin:0; padding:0 ">4216:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4217:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4218:     .q      (reg2hw.configin[8].rdy.q ),</pre>
<pre style="margin:0; padding:0 ">4219: </pre>
<pre style="margin:0; padding:0 ">4220:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4221:     .qs     (configin8_rdy8_qs)</pre>
<pre style="margin:0; padding:0 ">4222:   );</pre>
<pre style="margin:0; padding:0 ">4223: </pre>
<pre style="margin:0; padding:0 ">4224: </pre>
<pre style="margin:0; padding:0 ">4225:   // Subregister 9 of Multireg configin</pre>
<pre style="margin:0; padding:0 ">4226:   // R[configin9]: V(False)</pre>
<pre style="margin:0; padding:0 ">4227: </pre>
<pre style="margin:0; padding:0 ">4228:   // F[buffer9]: 4:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4229:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4230:     .DW      (5),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4231:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4232:     .RESVAL  (5'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4233:   ) u_configin9_buffer9 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4234:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4235:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4236: </pre>
<pre style="margin:0; padding:0 ">4237:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4238:     .we     (configin9_buffer9_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4239:     .wd     (configin9_buffer9_wd),</pre>
<pre style="margin:0; padding:0 ">4240: </pre>
<pre style="margin:0; padding:0 ">4241:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4242:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4243:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4244: </pre>
<pre style="margin:0; padding:0 ">4245:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4246:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4247:     .q      (reg2hw.configin[9].buffer.q ),</pre>
<pre style="margin:0; padding:0 ">4248: </pre>
<pre style="margin:0; padding:0 ">4249:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4250:     .qs     (configin9_buffer9_qs)</pre>
<pre style="margin:0; padding:0 ">4251:   );</pre>
<pre style="margin:0; padding:0 ">4252: </pre>
<pre style="margin:0; padding:0 ">4253: </pre>
<pre style="margin:0; padding:0 ">4254:   // F[size9]: 14:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4255:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4256:     .DW      (7),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4257:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4258:     .RESVAL  (7'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4259:   ) u_configin9_size9 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4260:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4261:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4262: </pre>
<pre style="margin:0; padding:0 ">4263:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4264:     .we     (configin9_size9_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4265:     .wd     (configin9_size9_wd),</pre>
<pre style="margin:0; padding:0 ">4266: </pre>
<pre style="margin:0; padding:0 ">4267:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4268:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4269:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4270: </pre>
<pre style="margin:0; padding:0 ">4271:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4272:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4273:     .q      (reg2hw.configin[9].size.q ),</pre>
<pre style="margin:0; padding:0 ">4274: </pre>
<pre style="margin:0; padding:0 ">4275:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4276:     .qs     (configin9_size9_qs)</pre>
<pre style="margin:0; padding:0 ">4277:   );</pre>
<pre style="margin:0; padding:0 ">4278: </pre>
<pre style="margin:0; padding:0 ">4279: </pre>
<pre style="margin:0; padding:0 ">4280:   // F[pend9]: 30:30</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4281:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4282:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4283:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4284:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4285:   ) u_configin9_pend9 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4286:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4287:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4288: </pre>
<pre style="margin:0; padding:0 ">4289:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4290:     .we     (configin9_pend9_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4291:     .wd     (configin9_pend9_wd),</pre>
<pre style="margin:0; padding:0 ">4292: </pre>
<pre style="margin:0; padding:0 ">4293:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4294:     .de     (hw2reg.configin[9].pend.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4295:     .d      (hw2reg.configin[9].pend.d ),</pre>
<pre style="margin:0; padding:0 ">4296: </pre>
<pre style="margin:0; padding:0 ">4297:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4298:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4299:     .q      (reg2hw.configin[9].pend.q ),</pre>
<pre style="margin:0; padding:0 ">4300: </pre>
<pre style="margin:0; padding:0 ">4301:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4302:     .qs     (configin9_pend9_qs)</pre>
<pre style="margin:0; padding:0 ">4303:   );</pre>
<pre style="margin:0; padding:0 ">4304: </pre>
<pre style="margin:0; padding:0 ">4305: </pre>
<pre style="margin:0; padding:0 ">4306:   // F[rdy9]: 31:31</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4307:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4308:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4309:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4310:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4311:   ) u_configin9_rdy9 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4312:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4313:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4314: </pre>
<pre style="margin:0; padding:0 ">4315:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4316:     .we     (configin9_rdy9_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4317:     .wd     (configin9_rdy9_wd),</pre>
<pre style="margin:0; padding:0 ">4318: </pre>
<pre style="margin:0; padding:0 ">4319:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4320:     .de     (hw2reg.configin[9].rdy.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4321:     .d      (hw2reg.configin[9].rdy.d ),</pre>
<pre style="margin:0; padding:0 ">4322: </pre>
<pre style="margin:0; padding:0 ">4323:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4324:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4325:     .q      (reg2hw.configin[9].rdy.q ),</pre>
<pre style="margin:0; padding:0 ">4326: </pre>
<pre style="margin:0; padding:0 ">4327:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4328:     .qs     (configin9_rdy9_qs)</pre>
<pre style="margin:0; padding:0 ">4329:   );</pre>
<pre style="margin:0; padding:0 ">4330: </pre>
<pre style="margin:0; padding:0 ">4331: </pre>
<pre style="margin:0; padding:0 ">4332:   // Subregister 10 of Multireg configin</pre>
<pre style="margin:0; padding:0 ">4333:   // R[configin10]: V(False)</pre>
<pre style="margin:0; padding:0 ">4334: </pre>
<pre style="margin:0; padding:0 ">4335:   // F[buffer10]: 4:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4336:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4337:     .DW      (5),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4338:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4339:     .RESVAL  (5'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4340:   ) u_configin10_buffer10 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4341:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4342:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4343: </pre>
<pre style="margin:0; padding:0 ">4344:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4345:     .we     (configin10_buffer10_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4346:     .wd     (configin10_buffer10_wd),</pre>
<pre style="margin:0; padding:0 ">4347: </pre>
<pre style="margin:0; padding:0 ">4348:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4349:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4350:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4351: </pre>
<pre style="margin:0; padding:0 ">4352:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4353:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4354:     .q      (reg2hw.configin[10].buffer.q ),</pre>
<pre style="margin:0; padding:0 ">4355: </pre>
<pre style="margin:0; padding:0 ">4356:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4357:     .qs     (configin10_buffer10_qs)</pre>
<pre style="margin:0; padding:0 ">4358:   );</pre>
<pre style="margin:0; padding:0 ">4359: </pre>
<pre style="margin:0; padding:0 ">4360: </pre>
<pre style="margin:0; padding:0 ">4361:   // F[size10]: 14:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4362:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4363:     .DW      (7),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4364:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4365:     .RESVAL  (7'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4366:   ) u_configin10_size10 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4367:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4368:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4369: </pre>
<pre style="margin:0; padding:0 ">4370:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4371:     .we     (configin10_size10_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4372:     .wd     (configin10_size10_wd),</pre>
<pre style="margin:0; padding:0 ">4373: </pre>
<pre style="margin:0; padding:0 ">4374:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4375:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4376:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4377: </pre>
<pre style="margin:0; padding:0 ">4378:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4379:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4380:     .q      (reg2hw.configin[10].size.q ),</pre>
<pre style="margin:0; padding:0 ">4381: </pre>
<pre style="margin:0; padding:0 ">4382:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4383:     .qs     (configin10_size10_qs)</pre>
<pre style="margin:0; padding:0 ">4384:   );</pre>
<pre style="margin:0; padding:0 ">4385: </pre>
<pre style="margin:0; padding:0 ">4386: </pre>
<pre style="margin:0; padding:0 ">4387:   // F[pend10]: 30:30</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4388:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4389:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4390:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4391:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4392:   ) u_configin10_pend10 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4393:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4394:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4395: </pre>
<pre style="margin:0; padding:0 ">4396:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4397:     .we     (configin10_pend10_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4398:     .wd     (configin10_pend10_wd),</pre>
<pre style="margin:0; padding:0 ">4399: </pre>
<pre style="margin:0; padding:0 ">4400:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4401:     .de     (hw2reg.configin[10].pend.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4402:     .d      (hw2reg.configin[10].pend.d ),</pre>
<pre style="margin:0; padding:0 ">4403: </pre>
<pre style="margin:0; padding:0 ">4404:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4405:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4406:     .q      (reg2hw.configin[10].pend.q ),</pre>
<pre style="margin:0; padding:0 ">4407: </pre>
<pre style="margin:0; padding:0 ">4408:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4409:     .qs     (configin10_pend10_qs)</pre>
<pre style="margin:0; padding:0 ">4410:   );</pre>
<pre style="margin:0; padding:0 ">4411: </pre>
<pre style="margin:0; padding:0 ">4412: </pre>
<pre style="margin:0; padding:0 ">4413:   // F[rdy10]: 31:31</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4414:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4415:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4416:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4417:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4418:   ) u_configin10_rdy10 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4419:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4420:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4421: </pre>
<pre style="margin:0; padding:0 ">4422:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4423:     .we     (configin10_rdy10_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4424:     .wd     (configin10_rdy10_wd),</pre>
<pre style="margin:0; padding:0 ">4425: </pre>
<pre style="margin:0; padding:0 ">4426:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4427:     .de     (hw2reg.configin[10].rdy.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4428:     .d      (hw2reg.configin[10].rdy.d ),</pre>
<pre style="margin:0; padding:0 ">4429: </pre>
<pre style="margin:0; padding:0 ">4430:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4431:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4432:     .q      (reg2hw.configin[10].rdy.q ),</pre>
<pre style="margin:0; padding:0 ">4433: </pre>
<pre style="margin:0; padding:0 ">4434:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4435:     .qs     (configin10_rdy10_qs)</pre>
<pre style="margin:0; padding:0 ">4436:   );</pre>
<pre style="margin:0; padding:0 ">4437: </pre>
<pre style="margin:0; padding:0 ">4438: </pre>
<pre style="margin:0; padding:0 ">4439:   // Subregister 11 of Multireg configin</pre>
<pre style="margin:0; padding:0 ">4440:   // R[configin11]: V(False)</pre>
<pre style="margin:0; padding:0 ">4441: </pre>
<pre style="margin:0; padding:0 ">4442:   // F[buffer11]: 4:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4443:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4444:     .DW      (5),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4445:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4446:     .RESVAL  (5'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4447:   ) u_configin11_buffer11 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4448:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4449:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4450: </pre>
<pre style="margin:0; padding:0 ">4451:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4452:     .we     (configin11_buffer11_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4453:     .wd     (configin11_buffer11_wd),</pre>
<pre style="margin:0; padding:0 ">4454: </pre>
<pre style="margin:0; padding:0 ">4455:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4456:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4457:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4458: </pre>
<pre style="margin:0; padding:0 ">4459:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4460:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4461:     .q      (reg2hw.configin[11].buffer.q ),</pre>
<pre style="margin:0; padding:0 ">4462: </pre>
<pre style="margin:0; padding:0 ">4463:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4464:     .qs     (configin11_buffer11_qs)</pre>
<pre style="margin:0; padding:0 ">4465:   );</pre>
<pre style="margin:0; padding:0 ">4466: </pre>
<pre style="margin:0; padding:0 ">4467: </pre>
<pre style="margin:0; padding:0 ">4468:   // F[size11]: 14:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4469:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4470:     .DW      (7),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4471:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4472:     .RESVAL  (7'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4473:   ) u_configin11_size11 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4474:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4475:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4476: </pre>
<pre style="margin:0; padding:0 ">4477:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4478:     .we     (configin11_size11_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4479:     .wd     (configin11_size11_wd),</pre>
<pre style="margin:0; padding:0 ">4480: </pre>
<pre style="margin:0; padding:0 ">4481:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4482:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4483:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4484: </pre>
<pre style="margin:0; padding:0 ">4485:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4486:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4487:     .q      (reg2hw.configin[11].size.q ),</pre>
<pre style="margin:0; padding:0 ">4488: </pre>
<pre style="margin:0; padding:0 ">4489:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4490:     .qs     (configin11_size11_qs)</pre>
<pre style="margin:0; padding:0 ">4491:   );</pre>
<pre style="margin:0; padding:0 ">4492: </pre>
<pre style="margin:0; padding:0 ">4493: </pre>
<pre style="margin:0; padding:0 ">4494:   // F[pend11]: 30:30</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4495:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4496:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4497:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4498:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4499:   ) u_configin11_pend11 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4500:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4501:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4502: </pre>
<pre style="margin:0; padding:0 ">4503:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4504:     .we     (configin11_pend11_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4505:     .wd     (configin11_pend11_wd),</pre>
<pre style="margin:0; padding:0 ">4506: </pre>
<pre style="margin:0; padding:0 ">4507:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4508:     .de     (hw2reg.configin[11].pend.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4509:     .d      (hw2reg.configin[11].pend.d ),</pre>
<pre style="margin:0; padding:0 ">4510: </pre>
<pre style="margin:0; padding:0 ">4511:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4512:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4513:     .q      (reg2hw.configin[11].pend.q ),</pre>
<pre style="margin:0; padding:0 ">4514: </pre>
<pre style="margin:0; padding:0 ">4515:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4516:     .qs     (configin11_pend11_qs)</pre>
<pre style="margin:0; padding:0 ">4517:   );</pre>
<pre style="margin:0; padding:0 ">4518: </pre>
<pre style="margin:0; padding:0 ">4519: </pre>
<pre style="margin:0; padding:0 ">4520:   // F[rdy11]: 31:31</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4521:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4522:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4523:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4524:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4525:   ) u_configin11_rdy11 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4526:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4527:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4528: </pre>
<pre style="margin:0; padding:0 ">4529:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4530:     .we     (configin11_rdy11_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4531:     .wd     (configin11_rdy11_wd),</pre>
<pre style="margin:0; padding:0 ">4532: </pre>
<pre style="margin:0; padding:0 ">4533:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4534:     .de     (hw2reg.configin[11].rdy.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4535:     .d      (hw2reg.configin[11].rdy.d ),</pre>
<pre style="margin:0; padding:0 ">4536: </pre>
<pre style="margin:0; padding:0 ">4537:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4538:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4539:     .q      (reg2hw.configin[11].rdy.q ),</pre>
<pre style="margin:0; padding:0 ">4540: </pre>
<pre style="margin:0; padding:0 ">4541:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4542:     .qs     (configin11_rdy11_qs)</pre>
<pre style="margin:0; padding:0 ">4543:   );</pre>
<pre style="margin:0; padding:0 ">4544: </pre>
<pre style="margin:0; padding:0 ">4545: </pre>
<pre style="margin:0; padding:0 ">4546: </pre>
<pre style="margin:0; padding:0 ">4547: </pre>
<pre style="margin:0; padding:0 ">4548:   // Subregister 0 of Multireg iso</pre>
<pre style="margin:0; padding:0 ">4549:   // R[iso]: V(False)</pre>
<pre style="margin:0; padding:0 ">4550: </pre>
<pre style="margin:0; padding:0 ">4551:   // F[iso0]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4552:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4553:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4554:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4555:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4556:   ) u_iso_iso0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4557:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4558:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4559: </pre>
<pre style="margin:0; padding:0 ">4560:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4561:     .we     (iso_iso0_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4562:     .wd     (iso_iso0_wd),</pre>
<pre style="margin:0; padding:0 ">4563: </pre>
<pre style="margin:0; padding:0 ">4564:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4565:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4566:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4567: </pre>
<pre style="margin:0; padding:0 ">4568:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4569:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4570:     .q      (reg2hw.iso[0].q ),</pre>
<pre style="margin:0; padding:0 ">4571: </pre>
<pre style="margin:0; padding:0 ">4572:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4573:     .qs     (iso_iso0_qs)</pre>
<pre style="margin:0; padding:0 ">4574:   );</pre>
<pre style="margin:0; padding:0 ">4575: </pre>
<pre style="margin:0; padding:0 ">4576: </pre>
<pre style="margin:0; padding:0 ">4577:   // F[iso1]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4578:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4579:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4580:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4581:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4582:   ) u_iso_iso1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4583:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4584:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4585: </pre>
<pre style="margin:0; padding:0 ">4586:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4587:     .we     (iso_iso1_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4588:     .wd     (iso_iso1_wd),</pre>
<pre style="margin:0; padding:0 ">4589: </pre>
<pre style="margin:0; padding:0 ">4590:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4591:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4592:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4593: </pre>
<pre style="margin:0; padding:0 ">4594:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4595:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4596:     .q      (reg2hw.iso[1].q ),</pre>
<pre style="margin:0; padding:0 ">4597: </pre>
<pre style="margin:0; padding:0 ">4598:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4599:     .qs     (iso_iso1_qs)</pre>
<pre style="margin:0; padding:0 ">4600:   );</pre>
<pre style="margin:0; padding:0 ">4601: </pre>
<pre style="margin:0; padding:0 ">4602: </pre>
<pre style="margin:0; padding:0 ">4603:   // F[iso2]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4604:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4605:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4606:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4607:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4608:   ) u_iso_iso2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4609:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4610:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4611: </pre>
<pre style="margin:0; padding:0 ">4612:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4613:     .we     (iso_iso2_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4614:     .wd     (iso_iso2_wd),</pre>
<pre style="margin:0; padding:0 ">4615: </pre>
<pre style="margin:0; padding:0 ">4616:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4617:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4618:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4619: </pre>
<pre style="margin:0; padding:0 ">4620:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4621:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4622:     .q      (reg2hw.iso[2].q ),</pre>
<pre style="margin:0; padding:0 ">4623: </pre>
<pre style="margin:0; padding:0 ">4624:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4625:     .qs     (iso_iso2_qs)</pre>
<pre style="margin:0; padding:0 ">4626:   );</pre>
<pre style="margin:0; padding:0 ">4627: </pre>
<pre style="margin:0; padding:0 ">4628: </pre>
<pre style="margin:0; padding:0 ">4629:   // F[iso3]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4630:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4631:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4632:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4633:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4634:   ) u_iso_iso3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4635:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4636:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4637: </pre>
<pre style="margin:0; padding:0 ">4638:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4639:     .we     (iso_iso3_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4640:     .wd     (iso_iso3_wd),</pre>
<pre style="margin:0; padding:0 ">4641: </pre>
<pre style="margin:0; padding:0 ">4642:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4643:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4644:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4645: </pre>
<pre style="margin:0; padding:0 ">4646:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4647:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4648:     .q      (reg2hw.iso[3].q ),</pre>
<pre style="margin:0; padding:0 ">4649: </pre>
<pre style="margin:0; padding:0 ">4650:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4651:     .qs     (iso_iso3_qs)</pre>
<pre style="margin:0; padding:0 ">4652:   );</pre>
<pre style="margin:0; padding:0 ">4653: </pre>
<pre style="margin:0; padding:0 ">4654: </pre>
<pre style="margin:0; padding:0 ">4655:   // F[iso4]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4656:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4657:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4658:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4659:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4660:   ) u_iso_iso4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4661:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4662:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4663: </pre>
<pre style="margin:0; padding:0 ">4664:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4665:     .we     (iso_iso4_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4666:     .wd     (iso_iso4_wd),</pre>
<pre style="margin:0; padding:0 ">4667: </pre>
<pre style="margin:0; padding:0 ">4668:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4669:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4670:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4671: </pre>
<pre style="margin:0; padding:0 ">4672:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4673:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4674:     .q      (reg2hw.iso[4].q ),</pre>
<pre style="margin:0; padding:0 ">4675: </pre>
<pre style="margin:0; padding:0 ">4676:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4677:     .qs     (iso_iso4_qs)</pre>
<pre style="margin:0; padding:0 ">4678:   );</pre>
<pre style="margin:0; padding:0 ">4679: </pre>
<pre style="margin:0; padding:0 ">4680: </pre>
<pre style="margin:0; padding:0 ">4681:   // F[iso5]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4682:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4683:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4684:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4685:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4686:   ) u_iso_iso5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4687:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4688:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4689: </pre>
<pre style="margin:0; padding:0 ">4690:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4691:     .we     (iso_iso5_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4692:     .wd     (iso_iso5_wd),</pre>
<pre style="margin:0; padding:0 ">4693: </pre>
<pre style="margin:0; padding:0 ">4694:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4695:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4696:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4697: </pre>
<pre style="margin:0; padding:0 ">4698:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4699:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4700:     .q      (reg2hw.iso[5].q ),</pre>
<pre style="margin:0; padding:0 ">4701: </pre>
<pre style="margin:0; padding:0 ">4702:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4703:     .qs     (iso_iso5_qs)</pre>
<pre style="margin:0; padding:0 ">4704:   );</pre>
<pre style="margin:0; padding:0 ">4705: </pre>
<pre style="margin:0; padding:0 ">4706: </pre>
<pre style="margin:0; padding:0 ">4707:   // F[iso6]: 6:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4708:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4709:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4710:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4711:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4712:   ) u_iso_iso6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4713:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4714:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4715: </pre>
<pre style="margin:0; padding:0 ">4716:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4717:     .we     (iso_iso6_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4718:     .wd     (iso_iso6_wd),</pre>
<pre style="margin:0; padding:0 ">4719: </pre>
<pre style="margin:0; padding:0 ">4720:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4721:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4722:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4723: </pre>
<pre style="margin:0; padding:0 ">4724:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4725:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4726:     .q      (reg2hw.iso[6].q ),</pre>
<pre style="margin:0; padding:0 ">4727: </pre>
<pre style="margin:0; padding:0 ">4728:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4729:     .qs     (iso_iso6_qs)</pre>
<pre style="margin:0; padding:0 ">4730:   );</pre>
<pre style="margin:0; padding:0 ">4731: </pre>
<pre style="margin:0; padding:0 ">4732: </pre>
<pre style="margin:0; padding:0 ">4733:   // F[iso7]: 7:7</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4734:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4735:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4736:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4737:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4738:   ) u_iso_iso7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4739:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4740:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4741: </pre>
<pre style="margin:0; padding:0 ">4742:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4743:     .we     (iso_iso7_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4744:     .wd     (iso_iso7_wd),</pre>
<pre style="margin:0; padding:0 ">4745: </pre>
<pre style="margin:0; padding:0 ">4746:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4747:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4748:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4749: </pre>
<pre style="margin:0; padding:0 ">4750:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4751:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4752:     .q      (reg2hw.iso[7].q ),</pre>
<pre style="margin:0; padding:0 ">4753: </pre>
<pre style="margin:0; padding:0 ">4754:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4755:     .qs     (iso_iso7_qs)</pre>
<pre style="margin:0; padding:0 ">4756:   );</pre>
<pre style="margin:0; padding:0 ">4757: </pre>
<pre style="margin:0; padding:0 ">4758: </pre>
<pre style="margin:0; padding:0 ">4759:   // F[iso8]: 8:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4760:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4761:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4762:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4763:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4764:   ) u_iso_iso8 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4765:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4766:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4767: </pre>
<pre style="margin:0; padding:0 ">4768:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4769:     .we     (iso_iso8_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4770:     .wd     (iso_iso8_wd),</pre>
<pre style="margin:0; padding:0 ">4771: </pre>
<pre style="margin:0; padding:0 ">4772:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4773:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4774:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4775: </pre>
<pre style="margin:0; padding:0 ">4776:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4777:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4778:     .q      (reg2hw.iso[8].q ),</pre>
<pre style="margin:0; padding:0 ">4779: </pre>
<pre style="margin:0; padding:0 ">4780:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4781:     .qs     (iso_iso8_qs)</pre>
<pre style="margin:0; padding:0 ">4782:   );</pre>
<pre style="margin:0; padding:0 ">4783: </pre>
<pre style="margin:0; padding:0 ">4784: </pre>
<pre style="margin:0; padding:0 ">4785:   // F[iso9]: 9:9</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4786:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4787:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4788:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4789:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4790:   ) u_iso_iso9 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4791:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4792:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4793: </pre>
<pre style="margin:0; padding:0 ">4794:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4795:     .we     (iso_iso9_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4796:     .wd     (iso_iso9_wd),</pre>
<pre style="margin:0; padding:0 ">4797: </pre>
<pre style="margin:0; padding:0 ">4798:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4799:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4800:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4801: </pre>
<pre style="margin:0; padding:0 ">4802:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4803:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4804:     .q      (reg2hw.iso[9].q ),</pre>
<pre style="margin:0; padding:0 ">4805: </pre>
<pre style="margin:0; padding:0 ">4806:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4807:     .qs     (iso_iso9_qs)</pre>
<pre style="margin:0; padding:0 ">4808:   );</pre>
<pre style="margin:0; padding:0 ">4809: </pre>
<pre style="margin:0; padding:0 ">4810: </pre>
<pre style="margin:0; padding:0 ">4811:   // F[iso10]: 10:10</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4812:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4813:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4814:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4815:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4816:   ) u_iso_iso10 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4817:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4818:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4819: </pre>
<pre style="margin:0; padding:0 ">4820:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4821:     .we     (iso_iso10_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4822:     .wd     (iso_iso10_wd),</pre>
<pre style="margin:0; padding:0 ">4823: </pre>
<pre style="margin:0; padding:0 ">4824:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4825:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4826:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4827: </pre>
<pre style="margin:0; padding:0 ">4828:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4829:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4830:     .q      (reg2hw.iso[10].q ),</pre>
<pre style="margin:0; padding:0 ">4831: </pre>
<pre style="margin:0; padding:0 ">4832:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4833:     .qs     (iso_iso10_qs)</pre>
<pre style="margin:0; padding:0 ">4834:   );</pre>
<pre style="margin:0; padding:0 ">4835: </pre>
<pre style="margin:0; padding:0 ">4836: </pre>
<pre style="margin:0; padding:0 ">4837:   // F[iso11]: 11:11</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4838:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4839:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4840:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4841:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4842:   ) u_iso_iso11 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4843:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4844:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4845: </pre>
<pre style="margin:0; padding:0 ">4846:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4847:     .we     (iso_iso11_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4848:     .wd     (iso_iso11_wd),</pre>
<pre style="margin:0; padding:0 ">4849: </pre>
<pre style="margin:0; padding:0 ">4850:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4851:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4852:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4853: </pre>
<pre style="margin:0; padding:0 ">4854:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4855:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4856:     .q      (reg2hw.iso[11].q ),</pre>
<pre style="margin:0; padding:0 ">4857: </pre>
<pre style="margin:0; padding:0 ">4858:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4859:     .qs     (iso_iso11_qs)</pre>
<pre style="margin:0; padding:0 ">4860:   );</pre>
<pre style="margin:0; padding:0 ">4861: </pre>
<pre style="margin:0; padding:0 ">4862: </pre>
<pre style="margin:0; padding:0 ">4863: </pre>
<pre style="margin:0; padding:0 ">4864: </pre>
<pre style="margin:0; padding:0 ">4865:   // Subregister 0 of Multireg data_toggle_clear</pre>
<pre style="margin:0; padding:0 ">4866:   // R[data_toggle_clear]: V(False)</pre>
<pre style="margin:0; padding:0 ">4867: </pre>
<pre style="margin:0; padding:0 ">4868:   // F[clear0]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4869:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4870:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4871:     .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4872:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4873:   ) u_data_toggle_clear_clear0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4874:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4875:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4876: </pre>
<pre style="margin:0; padding:0 ">4877:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4878:     .we     (data_toggle_clear_clear0_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4879:     .wd     (data_toggle_clear_clear0_wd),</pre>
<pre style="margin:0; padding:0 ">4880: </pre>
<pre style="margin:0; padding:0 ">4881:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4882:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4883:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4884: </pre>
<pre style="margin:0; padding:0 ">4885:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4886:     .qe     (reg2hw.data_toggle_clear[0].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4887:     .q      (reg2hw.data_toggle_clear[0].q ),</pre>
<pre style="margin:0; padding:0 ">4888: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4889:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">4890:   );</pre>
<pre style="margin:0; padding:0 ">4891: </pre>
<pre style="margin:0; padding:0 ">4892: </pre>
<pre style="margin:0; padding:0 ">4893:   // F[clear1]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4894:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4895:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4896:     .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4897:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4898:   ) u_data_toggle_clear_clear1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4899:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4900:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4901: </pre>
<pre style="margin:0; padding:0 ">4902:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4903:     .we     (data_toggle_clear_clear1_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4904:     .wd     (data_toggle_clear_clear1_wd),</pre>
<pre style="margin:0; padding:0 ">4905: </pre>
<pre style="margin:0; padding:0 ">4906:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4907:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4908:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4909: </pre>
<pre style="margin:0; padding:0 ">4910:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4911:     .qe     (reg2hw.data_toggle_clear[1].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4912:     .q      (reg2hw.data_toggle_clear[1].q ),</pre>
<pre style="margin:0; padding:0 ">4913: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4914:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">4915:   );</pre>
<pre style="margin:0; padding:0 ">4916: </pre>
<pre style="margin:0; padding:0 ">4917: </pre>
<pre style="margin:0; padding:0 ">4918:   // F[clear2]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4919:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4920:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4921:     .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4922:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4923:   ) u_data_toggle_clear_clear2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4924:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4925:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4926: </pre>
<pre style="margin:0; padding:0 ">4927:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4928:     .we     (data_toggle_clear_clear2_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4929:     .wd     (data_toggle_clear_clear2_wd),</pre>
<pre style="margin:0; padding:0 ">4930: </pre>
<pre style="margin:0; padding:0 ">4931:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4932:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4933:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4934: </pre>
<pre style="margin:0; padding:0 ">4935:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4936:     .qe     (reg2hw.data_toggle_clear[2].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4937:     .q      (reg2hw.data_toggle_clear[2].q ),</pre>
<pre style="margin:0; padding:0 ">4938: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4939:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">4940:   );</pre>
<pre style="margin:0; padding:0 ">4941: </pre>
<pre style="margin:0; padding:0 ">4942: </pre>
<pre style="margin:0; padding:0 ">4943:   // F[clear3]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4944:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4945:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4946:     .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4947:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4948:   ) u_data_toggle_clear_clear3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4949:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4950:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4951: </pre>
<pre style="margin:0; padding:0 ">4952:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4953:     .we     (data_toggle_clear_clear3_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4954:     .wd     (data_toggle_clear_clear3_wd),</pre>
<pre style="margin:0; padding:0 ">4955: </pre>
<pre style="margin:0; padding:0 ">4956:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4957:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4958:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4959: </pre>
<pre style="margin:0; padding:0 ">4960:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4961:     .qe     (reg2hw.data_toggle_clear[3].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4962:     .q      (reg2hw.data_toggle_clear[3].q ),</pre>
<pre style="margin:0; padding:0 ">4963: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4964:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">4965:   );</pre>
<pre style="margin:0; padding:0 ">4966: </pre>
<pre style="margin:0; padding:0 ">4967: </pre>
<pre style="margin:0; padding:0 ">4968:   // F[clear4]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4969:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4970:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4971:     .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4972:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4973:   ) u_data_toggle_clear_clear4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4974:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4975:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4976: </pre>
<pre style="margin:0; padding:0 ">4977:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4978:     .we     (data_toggle_clear_clear4_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4979:     .wd     (data_toggle_clear_clear4_wd),</pre>
<pre style="margin:0; padding:0 ">4980: </pre>
<pre style="margin:0; padding:0 ">4981:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4982:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4983:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4984: </pre>
<pre style="margin:0; padding:0 ">4985:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4986:     .qe     (reg2hw.data_toggle_clear[4].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4987:     .q      (reg2hw.data_toggle_clear[4].q ),</pre>
<pre style="margin:0; padding:0 ">4988: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4989:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">4990:   );</pre>
<pre style="margin:0; padding:0 ">4991: </pre>
<pre style="margin:0; padding:0 ">4992: </pre>
<pre style="margin:0; padding:0 ">4993:   // F[clear5]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4994:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4995:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4996:     .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4997:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4998:   ) u_data_toggle_clear_clear5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4999:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5000:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5001: </pre>
<pre style="margin:0; padding:0 ">5002:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5003:     .we     (data_toggle_clear_clear5_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5004:     .wd     (data_toggle_clear_clear5_wd),</pre>
<pre style="margin:0; padding:0 ">5005: </pre>
<pre style="margin:0; padding:0 ">5006:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5007:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5008:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5009: </pre>
<pre style="margin:0; padding:0 ">5010:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5011:     .qe     (reg2hw.data_toggle_clear[5].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5012:     .q      (reg2hw.data_toggle_clear[5].q ),</pre>
<pre style="margin:0; padding:0 ">5013: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5014:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">5015:   );</pre>
<pre style="margin:0; padding:0 ">5016: </pre>
<pre style="margin:0; padding:0 ">5017: </pre>
<pre style="margin:0; padding:0 ">5018:   // F[clear6]: 6:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5019:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5020:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5021:     .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5022:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5023:   ) u_data_toggle_clear_clear6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5024:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5025:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5026: </pre>
<pre style="margin:0; padding:0 ">5027:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5028:     .we     (data_toggle_clear_clear6_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5029:     .wd     (data_toggle_clear_clear6_wd),</pre>
<pre style="margin:0; padding:0 ">5030: </pre>
<pre style="margin:0; padding:0 ">5031:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5032:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5033:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5034: </pre>
<pre style="margin:0; padding:0 ">5035:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5036:     .qe     (reg2hw.data_toggle_clear[6].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5037:     .q      (reg2hw.data_toggle_clear[6].q ),</pre>
<pre style="margin:0; padding:0 ">5038: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5039:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">5040:   );</pre>
<pre style="margin:0; padding:0 ">5041: </pre>
<pre style="margin:0; padding:0 ">5042: </pre>
<pre style="margin:0; padding:0 ">5043:   // F[clear7]: 7:7</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5044:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5045:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5046:     .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5047:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5048:   ) u_data_toggle_clear_clear7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5049:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5050:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5051: </pre>
<pre style="margin:0; padding:0 ">5052:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5053:     .we     (data_toggle_clear_clear7_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5054:     .wd     (data_toggle_clear_clear7_wd),</pre>
<pre style="margin:0; padding:0 ">5055: </pre>
<pre style="margin:0; padding:0 ">5056:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5057:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5058:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5059: </pre>
<pre style="margin:0; padding:0 ">5060:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5061:     .qe     (reg2hw.data_toggle_clear[7].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5062:     .q      (reg2hw.data_toggle_clear[7].q ),</pre>
<pre style="margin:0; padding:0 ">5063: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5064:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">5065:   );</pre>
<pre style="margin:0; padding:0 ">5066: </pre>
<pre style="margin:0; padding:0 ">5067: </pre>
<pre style="margin:0; padding:0 ">5068:   // F[clear8]: 8:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5069:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5070:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5071:     .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5072:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5073:   ) u_data_toggle_clear_clear8 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5074:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5075:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5076: </pre>
<pre style="margin:0; padding:0 ">5077:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5078:     .we     (data_toggle_clear_clear8_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5079:     .wd     (data_toggle_clear_clear8_wd),</pre>
<pre style="margin:0; padding:0 ">5080: </pre>
<pre style="margin:0; padding:0 ">5081:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5082:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5083:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5084: </pre>
<pre style="margin:0; padding:0 ">5085:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5086:     .qe     (reg2hw.data_toggle_clear[8].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5087:     .q      (reg2hw.data_toggle_clear[8].q ),</pre>
<pre style="margin:0; padding:0 ">5088: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5089:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">5090:   );</pre>
<pre style="margin:0; padding:0 ">5091: </pre>
<pre style="margin:0; padding:0 ">5092: </pre>
<pre style="margin:0; padding:0 ">5093:   // F[clear9]: 9:9</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5094:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5095:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5096:     .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5097:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5098:   ) u_data_toggle_clear_clear9 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5099:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5100:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5101: </pre>
<pre style="margin:0; padding:0 ">5102:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5103:     .we     (data_toggle_clear_clear9_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5104:     .wd     (data_toggle_clear_clear9_wd),</pre>
<pre style="margin:0; padding:0 ">5105: </pre>
<pre style="margin:0; padding:0 ">5106:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5107:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5108:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5109: </pre>
<pre style="margin:0; padding:0 ">5110:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5111:     .qe     (reg2hw.data_toggle_clear[9].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5112:     .q      (reg2hw.data_toggle_clear[9].q ),</pre>
<pre style="margin:0; padding:0 ">5113: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5114:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">5115:   );</pre>
<pre style="margin:0; padding:0 ">5116: </pre>
<pre style="margin:0; padding:0 ">5117: </pre>
<pre style="margin:0; padding:0 ">5118:   // F[clear10]: 10:10</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5119:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5120:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5121:     .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5122:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5123:   ) u_data_toggle_clear_clear10 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5124:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5125:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5126: </pre>
<pre style="margin:0; padding:0 ">5127:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5128:     .we     (data_toggle_clear_clear10_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5129:     .wd     (data_toggle_clear_clear10_wd),</pre>
<pre style="margin:0; padding:0 ">5130: </pre>
<pre style="margin:0; padding:0 ">5131:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5132:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5133:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5134: </pre>
<pre style="margin:0; padding:0 ">5135:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5136:     .qe     (reg2hw.data_toggle_clear[10].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5137:     .q      (reg2hw.data_toggle_clear[10].q ),</pre>
<pre style="margin:0; padding:0 ">5138: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5139:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">5140:   );</pre>
<pre style="margin:0; padding:0 ">5141: </pre>
<pre style="margin:0; padding:0 ">5142: </pre>
<pre style="margin:0; padding:0 ">5143:   // F[clear11]: 11:11</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5144:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5145:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5146:     .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5147:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5148:   ) u_data_toggle_clear_clear11 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5149:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5150:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5151: </pre>
<pre style="margin:0; padding:0 ">5152:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5153:     .we     (data_toggle_clear_clear11_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5154:     .wd     (data_toggle_clear_clear11_wd),</pre>
<pre style="margin:0; padding:0 ">5155: </pre>
<pre style="margin:0; padding:0 ">5156:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5157:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5158:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5159: </pre>
<pre style="margin:0; padding:0 ">5160:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5161:     .qe     (reg2hw.data_toggle_clear[11].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5162:     .q      (reg2hw.data_toggle_clear[11].q ),</pre>
<pre style="margin:0; padding:0 ">5163: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5164:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">5165:   );</pre>
<pre style="margin:0; padding:0 ">5166: </pre>
<pre style="margin:0; padding:0 ">5167: </pre>
<pre style="margin:0; padding:0 ">5168: </pre>
<pre style="margin:0; padding:0 ">5169:   // R[phy_config]: V(False)</pre>
<pre style="margin:0; padding:0 ">5170: </pre>
<pre style="margin:0; padding:0 ">5171:   //   F[rx_differential_mode]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5172:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5173:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5174:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5175:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5176:   ) u_phy_config_rx_differential_mode (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5177:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5178:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5179: </pre>
<pre style="margin:0; padding:0 ">5180:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5181:     .we     (phy_config_rx_differential_mode_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5182:     .wd     (phy_config_rx_differential_mode_wd),</pre>
<pre style="margin:0; padding:0 ">5183: </pre>
<pre style="margin:0; padding:0 ">5184:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5185:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5186:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5187: </pre>
<pre style="margin:0; padding:0 ">5188:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5189:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5190:     .q      (reg2hw.phy_config.rx_differential_mode.q ),</pre>
<pre style="margin:0; padding:0 ">5191: </pre>
<pre style="margin:0; padding:0 ">5192:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5193:     .qs     (phy_config_rx_differential_mode_qs)</pre>
<pre style="margin:0; padding:0 ">5194:   );</pre>
<pre style="margin:0; padding:0 ">5195: </pre>
<pre style="margin:0; padding:0 ">5196: </pre>
<pre style="margin:0; padding:0 ">5197:   //   F[tx_differential_mode]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5198:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5199:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5200:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5201:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5202:   ) u_phy_config_tx_differential_mode (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5203:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5204:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5205: </pre>
<pre style="margin:0; padding:0 ">5206:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5207:     .we     (phy_config_tx_differential_mode_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5208:     .wd     (phy_config_tx_differential_mode_wd),</pre>
<pre style="margin:0; padding:0 ">5209: </pre>
<pre style="margin:0; padding:0 ">5210:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5211:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5212:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5213: </pre>
<pre style="margin:0; padding:0 ">5214:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5215:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5216:     .q      (reg2hw.phy_config.tx_differential_mode.q ),</pre>
<pre style="margin:0; padding:0 ">5217: </pre>
<pre style="margin:0; padding:0 ">5218:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5219:     .qs     (phy_config_tx_differential_mode_qs)</pre>
<pre style="margin:0; padding:0 ">5220:   );</pre>
<pre style="margin:0; padding:0 ">5221: </pre>
<pre style="margin:0; padding:0 ">5222: </pre>
<pre style="margin:0; padding:0 ">5223:   //   F[eop_single_bit]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5224:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5225:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5226:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5227:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5228:   ) u_phy_config_eop_single_bit (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5229:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5230:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5231: </pre>
<pre style="margin:0; padding:0 ">5232:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5233:     .we     (phy_config_eop_single_bit_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5234:     .wd     (phy_config_eop_single_bit_wd),</pre>
<pre style="margin:0; padding:0 ">5235: </pre>
<pre style="margin:0; padding:0 ">5236:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5237:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5238:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5239: </pre>
<pre style="margin:0; padding:0 ">5240:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5241:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5242:     .q      (reg2hw.phy_config.eop_single_bit.q ),</pre>
<pre style="margin:0; padding:0 ">5243: </pre>
<pre style="margin:0; padding:0 ">5244:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5245:     .qs     (phy_config_eop_single_bit_qs)</pre>
<pre style="margin:0; padding:0 ">5246:   );</pre>
<pre style="margin:0; padding:0 ">5247: </pre>
<pre style="margin:0; padding:0 ">5248: </pre>
<pre style="margin:0; padding:0 ">5249:   //   F[override_pwr_sense_en]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5250:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5251:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5252:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5253:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5254:   ) u_phy_config_override_pwr_sense_en (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5255:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5256:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5257: </pre>
<pre style="margin:0; padding:0 ">5258:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5259:     .we     (phy_config_override_pwr_sense_en_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5260:     .wd     (phy_config_override_pwr_sense_en_wd),</pre>
<pre style="margin:0; padding:0 ">5261: </pre>
<pre style="margin:0; padding:0 ">5262:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5263:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5264:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5265: </pre>
<pre style="margin:0; padding:0 ">5266:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5267:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5268:     .q      (reg2hw.phy_config.override_pwr_sense_en.q ),</pre>
<pre style="margin:0; padding:0 ">5269: </pre>
<pre style="margin:0; padding:0 ">5270:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5271:     .qs     (phy_config_override_pwr_sense_en_qs)</pre>
<pre style="margin:0; padding:0 ">5272:   );</pre>
<pre style="margin:0; padding:0 ">5273: </pre>
<pre style="margin:0; padding:0 ">5274: </pre>
<pre style="margin:0; padding:0 ">5275:   //   F[override_pwr_sense_val]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5276:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5277:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5278:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5279:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5280:   ) u_phy_config_override_pwr_sense_val (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5281:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5282:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5283: </pre>
<pre style="margin:0; padding:0 ">5284:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5285:     .we     (phy_config_override_pwr_sense_val_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5286:     .wd     (phy_config_override_pwr_sense_val_wd),</pre>
<pre style="margin:0; padding:0 ">5287: </pre>
<pre style="margin:0; padding:0 ">5288:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5289:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5290:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5291: </pre>
<pre style="margin:0; padding:0 ">5292:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5293:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5294:     .q      (reg2hw.phy_config.override_pwr_sense_val.q ),</pre>
<pre style="margin:0; padding:0 ">5295: </pre>
<pre style="margin:0; padding:0 ">5296:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5297:     .qs     (phy_config_override_pwr_sense_val_qs)</pre>
<pre style="margin:0; padding:0 ">5298:   );</pre>
<pre style="margin:0; padding:0 ">5299: </pre>
<pre style="margin:0; padding:0 ">5300: </pre>
<pre style="margin:0; padding:0 ">5301:   //   F[pinflip]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5302:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5303:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5304:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5305:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5306:   ) u_phy_config_pinflip (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5307:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5308:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5309: </pre>
<pre style="margin:0; padding:0 ">5310:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5311:     .we     (phy_config_pinflip_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5312:     .wd     (phy_config_pinflip_wd),</pre>
<pre style="margin:0; padding:0 ">5313: </pre>
<pre style="margin:0; padding:0 ">5314:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5315:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5316:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5317: </pre>
<pre style="margin:0; padding:0 ">5318:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5319:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5320:     .q      (reg2hw.phy_config.pinflip.q ),</pre>
<pre style="margin:0; padding:0 ">5321: </pre>
<pre style="margin:0; padding:0 ">5322:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5323:     .qs     (phy_config_pinflip_qs)</pre>
<pre style="margin:0; padding:0 ">5324:   );</pre>
<pre style="margin:0; padding:0 ">5325: </pre>
<pre style="margin:0; padding:0 ">5326: </pre>
<pre style="margin:0; padding:0 ">5327:   //   F[usb_ref_disable]: 6:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5328:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5329:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5330:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5331:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5332:   ) u_phy_config_usb_ref_disable (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5333:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5334:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5335: </pre>
<pre style="margin:0; padding:0 ">5336:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5337:     .we     (phy_config_usb_ref_disable_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5338:     .wd     (phy_config_usb_ref_disable_wd),</pre>
<pre style="margin:0; padding:0 ">5339: </pre>
<pre style="margin:0; padding:0 ">5340:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5341:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5342:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5343: </pre>
<pre style="margin:0; padding:0 ">5344:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5345:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5346:     .q      (reg2hw.phy_config.usb_ref_disable.q ),</pre>
<pre style="margin:0; padding:0 ">5347: </pre>
<pre style="margin:0; padding:0 ">5348:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5349:     .qs     (phy_config_usb_ref_disable_qs)</pre>
<pre style="margin:0; padding:0 ">5350:   );</pre>
<pre style="margin:0; padding:0 ">5351: </pre>
<pre style="margin:0; padding:0 ">5352: </pre>
<pre style="margin:0; padding:0 ">5353: </pre>
<pre style="margin:0; padding:0 ">5354: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5355:   logic [25:0] addr_hit;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5356:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5357:     addr_hit = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5358:     addr_hit[ 0] = (reg_addr == USBDEV_INTR_STATE_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5359:     addr_hit[ 1] = (reg_addr == USBDEV_INTR_ENABLE_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5360:     addr_hit[ 2] = (reg_addr == USBDEV_INTR_TEST_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5361:     addr_hit[ 3] = (reg_addr == USBDEV_USBCTRL_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5362:     addr_hit[ 4] = (reg_addr == USBDEV_USBSTAT_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5363:     addr_hit[ 5] = (reg_addr == USBDEV_AVBUFFER_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5364:     addr_hit[ 6] = (reg_addr == USBDEV_RXFIFO_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5365:     addr_hit[ 7] = (reg_addr == USBDEV_RXENABLE_SETUP_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5366:     addr_hit[ 8] = (reg_addr == USBDEV_RXENABLE_OUT_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5367:     addr_hit[ 9] = (reg_addr == USBDEV_IN_SENT_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5368:     addr_hit[10] = (reg_addr == USBDEV_STALL_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5369:     addr_hit[11] = (reg_addr == USBDEV_CONFIGIN0_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5370:     addr_hit[12] = (reg_addr == USBDEV_CONFIGIN1_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5371:     addr_hit[13] = (reg_addr == USBDEV_CONFIGIN2_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5372:     addr_hit[14] = (reg_addr == USBDEV_CONFIGIN3_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5373:     addr_hit[15] = (reg_addr == USBDEV_CONFIGIN4_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5374:     addr_hit[16] = (reg_addr == USBDEV_CONFIGIN5_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5375:     addr_hit[17] = (reg_addr == USBDEV_CONFIGIN6_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5376:     addr_hit[18] = (reg_addr == USBDEV_CONFIGIN7_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5377:     addr_hit[19] = (reg_addr == USBDEV_CONFIGIN8_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5378:     addr_hit[20] = (reg_addr == USBDEV_CONFIGIN9_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5379:     addr_hit[21] = (reg_addr == USBDEV_CONFIGIN10_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5380:     addr_hit[22] = (reg_addr == USBDEV_CONFIGIN11_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5381:     addr_hit[23] = (reg_addr == USBDEV_ISO_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5382:     addr_hit[24] = (reg_addr == USBDEV_DATA_TOGGLE_CLEAR_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5383:     addr_hit[25] = (reg_addr == USBDEV_PHY_CONFIG_OFFSET);</pre>
<pre style="margin:0; padding:0 ">5384:   end</pre>
<pre style="margin:0; padding:0 ">5385: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5386:   assign addrmiss = (reg_re || reg_we) ? ~|addr_hit : 1'b0 ;</pre>
<pre style="margin:0; padding:0 ">5387: </pre>
<pre style="margin:0; padding:0 ">5388:   // Check sub-word write is permitted</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5389:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5390:     wr_err = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5391:     if (addr_hit[ 0] && reg_we && (USBDEV_PERMIT[ 0] != (USBDEV_PERMIT[ 0] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5392:     if (addr_hit[ 1] && reg_we && (USBDEV_PERMIT[ 1] != (USBDEV_PERMIT[ 1] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5393:     if (addr_hit[ 2] && reg_we && (USBDEV_PERMIT[ 2] != (USBDEV_PERMIT[ 2] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5394:     if (addr_hit[ 3] && reg_we && (USBDEV_PERMIT[ 3] != (USBDEV_PERMIT[ 3] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5395:     if (addr_hit[ 4] && reg_we && (USBDEV_PERMIT[ 4] != (USBDEV_PERMIT[ 4] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5396:     if (addr_hit[ 5] && reg_we && (USBDEV_PERMIT[ 5] != (USBDEV_PERMIT[ 5] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5397:     if (addr_hit[ 6] && reg_we && (USBDEV_PERMIT[ 6] != (USBDEV_PERMIT[ 6] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5398:     if (addr_hit[ 7] && reg_we && (USBDEV_PERMIT[ 7] != (USBDEV_PERMIT[ 7] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5399:     if (addr_hit[ 8] && reg_we && (USBDEV_PERMIT[ 8] != (USBDEV_PERMIT[ 8] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5400:     if (addr_hit[ 9] && reg_we && (USBDEV_PERMIT[ 9] != (USBDEV_PERMIT[ 9] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5401:     if (addr_hit[10] && reg_we && (USBDEV_PERMIT[10] != (USBDEV_PERMIT[10] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5402:     if (addr_hit[11] && reg_we && (USBDEV_PERMIT[11] != (USBDEV_PERMIT[11] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5403:     if (addr_hit[12] && reg_we && (USBDEV_PERMIT[12] != (USBDEV_PERMIT[12] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5404:     if (addr_hit[13] && reg_we && (USBDEV_PERMIT[13] != (USBDEV_PERMIT[13] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5405:     if (addr_hit[14] && reg_we && (USBDEV_PERMIT[14] != (USBDEV_PERMIT[14] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5406:     if (addr_hit[15] && reg_we && (USBDEV_PERMIT[15] != (USBDEV_PERMIT[15] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5407:     if (addr_hit[16] && reg_we && (USBDEV_PERMIT[16] != (USBDEV_PERMIT[16] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5408:     if (addr_hit[17] && reg_we && (USBDEV_PERMIT[17] != (USBDEV_PERMIT[17] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5409:     if (addr_hit[18] && reg_we && (USBDEV_PERMIT[18] != (USBDEV_PERMIT[18] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5410:     if (addr_hit[19] && reg_we && (USBDEV_PERMIT[19] != (USBDEV_PERMIT[19] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5411:     if (addr_hit[20] && reg_we && (USBDEV_PERMIT[20] != (USBDEV_PERMIT[20] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5412:     if (addr_hit[21] && reg_we && (USBDEV_PERMIT[21] != (USBDEV_PERMIT[21] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5413:     if (addr_hit[22] && reg_we && (USBDEV_PERMIT[22] != (USBDEV_PERMIT[22] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5414:     if (addr_hit[23] && reg_we && (USBDEV_PERMIT[23] != (USBDEV_PERMIT[23] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5415:     if (addr_hit[24] && reg_we && (USBDEV_PERMIT[24] != (USBDEV_PERMIT[24] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5416:     if (addr_hit[25] && reg_we && (USBDEV_PERMIT[25] != (USBDEV_PERMIT[25] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="margin:0; padding:0 ">5417:   end</pre>
<pre style="margin:0; padding:0 ">5418: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5419:   assign intr_state_pkt_received_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5420:   assign intr_state_pkt_received_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">5421: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5422:   assign intr_state_pkt_sent_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5423:   assign intr_state_pkt_sent_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">5424: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5425:   assign intr_state_disconnected_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5426:   assign intr_state_disconnected_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">5427: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5428:   assign intr_state_host_lost_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5429:   assign intr_state_host_lost_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">5430: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5431:   assign intr_state_link_reset_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5432:   assign intr_state_link_reset_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">5433: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5434:   assign intr_state_link_suspend_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5435:   assign intr_state_link_suspend_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">5436: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5437:   assign intr_state_link_resume_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5438:   assign intr_state_link_resume_wd = reg_wdata[6];</pre>
<pre style="margin:0; padding:0 ">5439: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5440:   assign intr_state_av_empty_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5441:   assign intr_state_av_empty_wd = reg_wdata[7];</pre>
<pre style="margin:0; padding:0 ">5442: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5443:   assign intr_state_rx_full_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5444:   assign intr_state_rx_full_wd = reg_wdata[8];</pre>
<pre style="margin:0; padding:0 ">5445: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5446:   assign intr_state_av_overflow_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5447:   assign intr_state_av_overflow_wd = reg_wdata[9];</pre>
<pre style="margin:0; padding:0 ">5448: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5449:   assign intr_state_link_in_err_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5450:   assign intr_state_link_in_err_wd = reg_wdata[10];</pre>
<pre style="margin:0; padding:0 ">5451: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5452:   assign intr_state_rx_crc_err_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5453:   assign intr_state_rx_crc_err_wd = reg_wdata[11];</pre>
<pre style="margin:0; padding:0 ">5454: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5455:   assign intr_state_rx_pid_err_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5456:   assign intr_state_rx_pid_err_wd = reg_wdata[12];</pre>
<pre style="margin:0; padding:0 ">5457: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5458:   assign intr_state_rx_bitstuff_err_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5459:   assign intr_state_rx_bitstuff_err_wd = reg_wdata[13];</pre>
<pre style="margin:0; padding:0 ">5460: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5461:   assign intr_state_frame_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5462:   assign intr_state_frame_wd = reg_wdata[14];</pre>
<pre style="margin:0; padding:0 ">5463: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5464:   assign intr_state_connected_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5465:   assign intr_state_connected_wd = reg_wdata[15];</pre>
<pre style="margin:0; padding:0 ">5466: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5467:   assign intr_enable_pkt_received_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5468:   assign intr_enable_pkt_received_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">5469: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5470:   assign intr_enable_pkt_sent_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5471:   assign intr_enable_pkt_sent_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">5472: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5473:   assign intr_enable_disconnected_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5474:   assign intr_enable_disconnected_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">5475: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5476:   assign intr_enable_host_lost_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5477:   assign intr_enable_host_lost_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">5478: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5479:   assign intr_enable_link_reset_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5480:   assign intr_enable_link_reset_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">5481: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5482:   assign intr_enable_link_suspend_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5483:   assign intr_enable_link_suspend_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">5484: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5485:   assign intr_enable_link_resume_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5486:   assign intr_enable_link_resume_wd = reg_wdata[6];</pre>
<pre style="margin:0; padding:0 ">5487: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5488:   assign intr_enable_av_empty_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5489:   assign intr_enable_av_empty_wd = reg_wdata[7];</pre>
<pre style="margin:0; padding:0 ">5490: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5491:   assign intr_enable_rx_full_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5492:   assign intr_enable_rx_full_wd = reg_wdata[8];</pre>
<pre style="margin:0; padding:0 ">5493: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5494:   assign intr_enable_av_overflow_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5495:   assign intr_enable_av_overflow_wd = reg_wdata[9];</pre>
<pre style="margin:0; padding:0 ">5496: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5497:   assign intr_enable_link_in_err_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5498:   assign intr_enable_link_in_err_wd = reg_wdata[10];</pre>
<pre style="margin:0; padding:0 ">5499: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5500:   assign intr_enable_rx_crc_err_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5501:   assign intr_enable_rx_crc_err_wd = reg_wdata[11];</pre>
<pre style="margin:0; padding:0 ">5502: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5503:   assign intr_enable_rx_pid_err_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5504:   assign intr_enable_rx_pid_err_wd = reg_wdata[12];</pre>
<pre style="margin:0; padding:0 ">5505: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5506:   assign intr_enable_rx_bitstuff_err_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5507:   assign intr_enable_rx_bitstuff_err_wd = reg_wdata[13];</pre>
<pre style="margin:0; padding:0 ">5508: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5509:   assign intr_enable_frame_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5510:   assign intr_enable_frame_wd = reg_wdata[14];</pre>
<pre style="margin:0; padding:0 ">5511: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5512:   assign intr_enable_connected_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5513:   assign intr_enable_connected_wd = reg_wdata[15];</pre>
<pre style="margin:0; padding:0 ">5514: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5515:   assign intr_test_pkt_received_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5516:   assign intr_test_pkt_received_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">5517: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5518:   assign intr_test_pkt_sent_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5519:   assign intr_test_pkt_sent_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">5520: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5521:   assign intr_test_disconnected_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5522:   assign intr_test_disconnected_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">5523: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5524:   assign intr_test_host_lost_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5525:   assign intr_test_host_lost_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">5526: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5527:   assign intr_test_link_reset_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5528:   assign intr_test_link_reset_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">5529: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5530:   assign intr_test_link_suspend_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5531:   assign intr_test_link_suspend_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">5532: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5533:   assign intr_test_link_resume_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5534:   assign intr_test_link_resume_wd = reg_wdata[6];</pre>
<pre style="margin:0; padding:0 ">5535: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5536:   assign intr_test_av_empty_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5537:   assign intr_test_av_empty_wd = reg_wdata[7];</pre>
<pre style="margin:0; padding:0 ">5538: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5539:   assign intr_test_rx_full_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5540:   assign intr_test_rx_full_wd = reg_wdata[8];</pre>
<pre style="margin:0; padding:0 ">5541: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5542:   assign intr_test_av_overflow_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5543:   assign intr_test_av_overflow_wd = reg_wdata[9];</pre>
<pre style="margin:0; padding:0 ">5544: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5545:   assign intr_test_link_in_err_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5546:   assign intr_test_link_in_err_wd = reg_wdata[10];</pre>
<pre style="margin:0; padding:0 ">5547: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5548:   assign intr_test_rx_crc_err_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5549:   assign intr_test_rx_crc_err_wd = reg_wdata[11];</pre>
<pre style="margin:0; padding:0 ">5550: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5551:   assign intr_test_rx_pid_err_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5552:   assign intr_test_rx_pid_err_wd = reg_wdata[12];</pre>
<pre style="margin:0; padding:0 ">5553: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5554:   assign intr_test_rx_bitstuff_err_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5555:   assign intr_test_rx_bitstuff_err_wd = reg_wdata[13];</pre>
<pre style="margin:0; padding:0 ">5556: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5557:   assign intr_test_frame_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5558:   assign intr_test_frame_wd = reg_wdata[14];</pre>
<pre style="margin:0; padding:0 ">5559: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5560:   assign intr_test_connected_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5561:   assign intr_test_connected_wd = reg_wdata[15];</pre>
<pre style="margin:0; padding:0 ">5562: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5563:   assign usbctrl_enable_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5564:   assign usbctrl_enable_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">5565: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5566:   assign usbctrl_device_address_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5567:   assign usbctrl_device_address_wd = reg_wdata[22:16];</pre>
<pre style="margin:0; padding:0 ">5568: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5569:   assign usbstat_frame_re = addr_hit[4] && reg_re;</pre>
<pre style="margin:0; padding:0 ">5570: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5571:   assign usbstat_host_lost_re = addr_hit[4] && reg_re;</pre>
<pre style="margin:0; padding:0 ">5572: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5573:   assign usbstat_link_state_re = addr_hit[4] && reg_re;</pre>
<pre style="margin:0; padding:0 ">5574: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5575:   assign usbstat_sense_re = addr_hit[4] && reg_re;</pre>
<pre style="margin:0; padding:0 ">5576: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5577:   assign usbstat_av_depth_re = addr_hit[4] && reg_re;</pre>
<pre style="margin:0; padding:0 ">5578: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5579:   assign usbstat_av_full_re = addr_hit[4] && reg_re;</pre>
<pre style="margin:0; padding:0 ">5580: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5581:   assign usbstat_rx_depth_re = addr_hit[4] && reg_re;</pre>
<pre style="margin:0; padding:0 ">5582: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5583:   assign usbstat_rx_empty_re = addr_hit[4] && reg_re;</pre>
<pre style="margin:0; padding:0 ">5584: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5585:   assign avbuffer_we = addr_hit[5] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5586:   assign avbuffer_wd = reg_wdata[4:0];</pre>
<pre style="margin:0; padding:0 ">5587: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5588:   assign rxfifo_buffer_re = addr_hit[6] && reg_re;</pre>
<pre style="margin:0; padding:0 ">5589: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5590:   assign rxfifo_size_re = addr_hit[6] && reg_re;</pre>
<pre style="margin:0; padding:0 ">5591: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5592:   assign rxfifo_setup_re = addr_hit[6] && reg_re;</pre>
<pre style="margin:0; padding:0 ">5593: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5594:   assign rxfifo_ep_re = addr_hit[6] && reg_re;</pre>
<pre style="margin:0; padding:0 ">5595: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5596:   assign rxenable_setup_setup0_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5597:   assign rxenable_setup_setup0_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">5598: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5599:   assign rxenable_setup_setup1_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5600:   assign rxenable_setup_setup1_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">5601: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5602:   assign rxenable_setup_setup2_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5603:   assign rxenable_setup_setup2_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">5604: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5605:   assign rxenable_setup_setup3_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5606:   assign rxenable_setup_setup3_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">5607: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5608:   assign rxenable_setup_setup4_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5609:   assign rxenable_setup_setup4_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">5610: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5611:   assign rxenable_setup_setup5_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5612:   assign rxenable_setup_setup5_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">5613: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5614:   assign rxenable_setup_setup6_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5615:   assign rxenable_setup_setup6_wd = reg_wdata[6];</pre>
<pre style="margin:0; padding:0 ">5616: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5617:   assign rxenable_setup_setup7_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5618:   assign rxenable_setup_setup7_wd = reg_wdata[7];</pre>
<pre style="margin:0; padding:0 ">5619: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5620:   assign rxenable_setup_setup8_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5621:   assign rxenable_setup_setup8_wd = reg_wdata[8];</pre>
<pre style="margin:0; padding:0 ">5622: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5623:   assign rxenable_setup_setup9_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5624:   assign rxenable_setup_setup9_wd = reg_wdata[9];</pre>
<pre style="margin:0; padding:0 ">5625: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5626:   assign rxenable_setup_setup10_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5627:   assign rxenable_setup_setup10_wd = reg_wdata[10];</pre>
<pre style="margin:0; padding:0 ">5628: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5629:   assign rxenable_setup_setup11_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5630:   assign rxenable_setup_setup11_wd = reg_wdata[11];</pre>
<pre style="margin:0; padding:0 ">5631: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5632:   assign rxenable_out_out0_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5633:   assign rxenable_out_out0_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">5634: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5635:   assign rxenable_out_out1_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5636:   assign rxenable_out_out1_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">5637: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5638:   assign rxenable_out_out2_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5639:   assign rxenable_out_out2_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">5640: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5641:   assign rxenable_out_out3_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5642:   assign rxenable_out_out3_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">5643: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5644:   assign rxenable_out_out4_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5645:   assign rxenable_out_out4_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">5646: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5647:   assign rxenable_out_out5_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5648:   assign rxenable_out_out5_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">5649: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5650:   assign rxenable_out_out6_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5651:   assign rxenable_out_out6_wd = reg_wdata[6];</pre>
<pre style="margin:0; padding:0 ">5652: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5653:   assign rxenable_out_out7_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5654:   assign rxenable_out_out7_wd = reg_wdata[7];</pre>
<pre style="margin:0; padding:0 ">5655: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5656:   assign rxenable_out_out8_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5657:   assign rxenable_out_out8_wd = reg_wdata[8];</pre>
<pre style="margin:0; padding:0 ">5658: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5659:   assign rxenable_out_out9_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5660:   assign rxenable_out_out9_wd = reg_wdata[9];</pre>
<pre style="margin:0; padding:0 ">5661: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5662:   assign rxenable_out_out10_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5663:   assign rxenable_out_out10_wd = reg_wdata[10];</pre>
<pre style="margin:0; padding:0 ">5664: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5665:   assign rxenable_out_out11_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5666:   assign rxenable_out_out11_wd = reg_wdata[11];</pre>
<pre style="margin:0; padding:0 ">5667: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5668:   assign in_sent_sent0_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5669:   assign in_sent_sent0_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">5670: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5671:   assign in_sent_sent1_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5672:   assign in_sent_sent1_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">5673: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5674:   assign in_sent_sent2_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5675:   assign in_sent_sent2_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">5676: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5677:   assign in_sent_sent3_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5678:   assign in_sent_sent3_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">5679: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5680:   assign in_sent_sent4_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5681:   assign in_sent_sent4_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">5682: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5683:   assign in_sent_sent5_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5684:   assign in_sent_sent5_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">5685: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5686:   assign in_sent_sent6_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5687:   assign in_sent_sent6_wd = reg_wdata[6];</pre>
<pre style="margin:0; padding:0 ">5688: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5689:   assign in_sent_sent7_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5690:   assign in_sent_sent7_wd = reg_wdata[7];</pre>
<pre style="margin:0; padding:0 ">5691: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5692:   assign in_sent_sent8_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5693:   assign in_sent_sent8_wd = reg_wdata[8];</pre>
<pre style="margin:0; padding:0 ">5694: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5695:   assign in_sent_sent9_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5696:   assign in_sent_sent9_wd = reg_wdata[9];</pre>
<pre style="margin:0; padding:0 ">5697: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5698:   assign in_sent_sent10_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5699:   assign in_sent_sent10_wd = reg_wdata[10];</pre>
<pre style="margin:0; padding:0 ">5700: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5701:   assign in_sent_sent11_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5702:   assign in_sent_sent11_wd = reg_wdata[11];</pre>
<pre style="margin:0; padding:0 ">5703: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5704:   assign stall_stall0_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5705:   assign stall_stall0_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">5706: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5707:   assign stall_stall1_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5708:   assign stall_stall1_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">5709: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5710:   assign stall_stall2_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5711:   assign stall_stall2_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">5712: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5713:   assign stall_stall3_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5714:   assign stall_stall3_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">5715: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5716:   assign stall_stall4_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5717:   assign stall_stall4_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">5718: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5719:   assign stall_stall5_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5720:   assign stall_stall5_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">5721: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5722:   assign stall_stall6_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5723:   assign stall_stall6_wd = reg_wdata[6];</pre>
<pre style="margin:0; padding:0 ">5724: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5725:   assign stall_stall7_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5726:   assign stall_stall7_wd = reg_wdata[7];</pre>
<pre style="margin:0; padding:0 ">5727: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5728:   assign stall_stall8_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5729:   assign stall_stall8_wd = reg_wdata[8];</pre>
<pre style="margin:0; padding:0 ">5730: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5731:   assign stall_stall9_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5732:   assign stall_stall9_wd = reg_wdata[9];</pre>
<pre style="margin:0; padding:0 ">5733: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5734:   assign stall_stall10_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5735:   assign stall_stall10_wd = reg_wdata[10];</pre>
<pre style="margin:0; padding:0 ">5736: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5737:   assign stall_stall11_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5738:   assign stall_stall11_wd = reg_wdata[11];</pre>
<pre style="margin:0; padding:0 ">5739: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5740:   assign configin0_buffer0_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5741:   assign configin0_buffer0_wd = reg_wdata[4:0];</pre>
<pre style="margin:0; padding:0 ">5742: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5743:   assign configin0_size0_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5744:   assign configin0_size0_wd = reg_wdata[14:8];</pre>
<pre style="margin:0; padding:0 ">5745: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5746:   assign configin0_pend0_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5747:   assign configin0_pend0_wd = reg_wdata[30];</pre>
<pre style="margin:0; padding:0 ">5748: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5749:   assign configin0_rdy0_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5750:   assign configin0_rdy0_wd = reg_wdata[31];</pre>
<pre style="margin:0; padding:0 ">5751: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5752:   assign configin1_buffer1_we = addr_hit[12] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5753:   assign configin1_buffer1_wd = reg_wdata[4:0];</pre>
<pre style="margin:0; padding:0 ">5754: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5755:   assign configin1_size1_we = addr_hit[12] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5756:   assign configin1_size1_wd = reg_wdata[14:8];</pre>
<pre style="margin:0; padding:0 ">5757: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5758:   assign configin1_pend1_we = addr_hit[12] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5759:   assign configin1_pend1_wd = reg_wdata[30];</pre>
<pre style="margin:0; padding:0 ">5760: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5761:   assign configin1_rdy1_we = addr_hit[12] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5762:   assign configin1_rdy1_wd = reg_wdata[31];</pre>
<pre style="margin:0; padding:0 ">5763: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5764:   assign configin2_buffer2_we = addr_hit[13] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5765:   assign configin2_buffer2_wd = reg_wdata[4:0];</pre>
<pre style="margin:0; padding:0 ">5766: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5767:   assign configin2_size2_we = addr_hit[13] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5768:   assign configin2_size2_wd = reg_wdata[14:8];</pre>
<pre style="margin:0; padding:0 ">5769: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5770:   assign configin2_pend2_we = addr_hit[13] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5771:   assign configin2_pend2_wd = reg_wdata[30];</pre>
<pre style="margin:0; padding:0 ">5772: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5773:   assign configin2_rdy2_we = addr_hit[13] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5774:   assign configin2_rdy2_wd = reg_wdata[31];</pre>
<pre style="margin:0; padding:0 ">5775: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5776:   assign configin3_buffer3_we = addr_hit[14] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5777:   assign configin3_buffer3_wd = reg_wdata[4:0];</pre>
<pre style="margin:0; padding:0 ">5778: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5779:   assign configin3_size3_we = addr_hit[14] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5780:   assign configin3_size3_wd = reg_wdata[14:8];</pre>
<pre style="margin:0; padding:0 ">5781: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5782:   assign configin3_pend3_we = addr_hit[14] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5783:   assign configin3_pend3_wd = reg_wdata[30];</pre>
<pre style="margin:0; padding:0 ">5784: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5785:   assign configin3_rdy3_we = addr_hit[14] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5786:   assign configin3_rdy3_wd = reg_wdata[31];</pre>
<pre style="margin:0; padding:0 ">5787: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5788:   assign configin4_buffer4_we = addr_hit[15] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5789:   assign configin4_buffer4_wd = reg_wdata[4:0];</pre>
<pre style="margin:0; padding:0 ">5790: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5791:   assign configin4_size4_we = addr_hit[15] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5792:   assign configin4_size4_wd = reg_wdata[14:8];</pre>
<pre style="margin:0; padding:0 ">5793: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5794:   assign configin4_pend4_we = addr_hit[15] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5795:   assign configin4_pend4_wd = reg_wdata[30];</pre>
<pre style="margin:0; padding:0 ">5796: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5797:   assign configin4_rdy4_we = addr_hit[15] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5798:   assign configin4_rdy4_wd = reg_wdata[31];</pre>
<pre style="margin:0; padding:0 ">5799: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5800:   assign configin5_buffer5_we = addr_hit[16] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5801:   assign configin5_buffer5_wd = reg_wdata[4:0];</pre>
<pre style="margin:0; padding:0 ">5802: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5803:   assign configin5_size5_we = addr_hit[16] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5804:   assign configin5_size5_wd = reg_wdata[14:8];</pre>
<pre style="margin:0; padding:0 ">5805: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5806:   assign configin5_pend5_we = addr_hit[16] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5807:   assign configin5_pend5_wd = reg_wdata[30];</pre>
<pre style="margin:0; padding:0 ">5808: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5809:   assign configin5_rdy5_we = addr_hit[16] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5810:   assign configin5_rdy5_wd = reg_wdata[31];</pre>
<pre style="margin:0; padding:0 ">5811: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5812:   assign configin6_buffer6_we = addr_hit[17] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5813:   assign configin6_buffer6_wd = reg_wdata[4:0];</pre>
<pre style="margin:0; padding:0 ">5814: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5815:   assign configin6_size6_we = addr_hit[17] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5816:   assign configin6_size6_wd = reg_wdata[14:8];</pre>
<pre style="margin:0; padding:0 ">5817: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5818:   assign configin6_pend6_we = addr_hit[17] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5819:   assign configin6_pend6_wd = reg_wdata[30];</pre>
<pre style="margin:0; padding:0 ">5820: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5821:   assign configin6_rdy6_we = addr_hit[17] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5822:   assign configin6_rdy6_wd = reg_wdata[31];</pre>
<pre style="margin:0; padding:0 ">5823: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5824:   assign configin7_buffer7_we = addr_hit[18] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5825:   assign configin7_buffer7_wd = reg_wdata[4:0];</pre>
<pre style="margin:0; padding:0 ">5826: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5827:   assign configin7_size7_we = addr_hit[18] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5828:   assign configin7_size7_wd = reg_wdata[14:8];</pre>
<pre style="margin:0; padding:0 ">5829: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5830:   assign configin7_pend7_we = addr_hit[18] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5831:   assign configin7_pend7_wd = reg_wdata[30];</pre>
<pre style="margin:0; padding:0 ">5832: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5833:   assign configin7_rdy7_we = addr_hit[18] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5834:   assign configin7_rdy7_wd = reg_wdata[31];</pre>
<pre style="margin:0; padding:0 ">5835: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5836:   assign configin8_buffer8_we = addr_hit[19] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5837:   assign configin8_buffer8_wd = reg_wdata[4:0];</pre>
<pre style="margin:0; padding:0 ">5838: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5839:   assign configin8_size8_we = addr_hit[19] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5840:   assign configin8_size8_wd = reg_wdata[14:8];</pre>
<pre style="margin:0; padding:0 ">5841: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5842:   assign configin8_pend8_we = addr_hit[19] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5843:   assign configin8_pend8_wd = reg_wdata[30];</pre>
<pre style="margin:0; padding:0 ">5844: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5845:   assign configin8_rdy8_we = addr_hit[19] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5846:   assign configin8_rdy8_wd = reg_wdata[31];</pre>
<pre style="margin:0; padding:0 ">5847: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5848:   assign configin9_buffer9_we = addr_hit[20] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5849:   assign configin9_buffer9_wd = reg_wdata[4:0];</pre>
<pre style="margin:0; padding:0 ">5850: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5851:   assign configin9_size9_we = addr_hit[20] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5852:   assign configin9_size9_wd = reg_wdata[14:8];</pre>
<pre style="margin:0; padding:0 ">5853: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5854:   assign configin9_pend9_we = addr_hit[20] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5855:   assign configin9_pend9_wd = reg_wdata[30];</pre>
<pre style="margin:0; padding:0 ">5856: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5857:   assign configin9_rdy9_we = addr_hit[20] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5858:   assign configin9_rdy9_wd = reg_wdata[31];</pre>
<pre style="margin:0; padding:0 ">5859: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5860:   assign configin10_buffer10_we = addr_hit[21] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5861:   assign configin10_buffer10_wd = reg_wdata[4:0];</pre>
<pre style="margin:0; padding:0 ">5862: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5863:   assign configin10_size10_we = addr_hit[21] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5864:   assign configin10_size10_wd = reg_wdata[14:8];</pre>
<pre style="margin:0; padding:0 ">5865: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5866:   assign configin10_pend10_we = addr_hit[21] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5867:   assign configin10_pend10_wd = reg_wdata[30];</pre>
<pre style="margin:0; padding:0 ">5868: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5869:   assign configin10_rdy10_we = addr_hit[21] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5870:   assign configin10_rdy10_wd = reg_wdata[31];</pre>
<pre style="margin:0; padding:0 ">5871: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5872:   assign configin11_buffer11_we = addr_hit[22] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5873:   assign configin11_buffer11_wd = reg_wdata[4:0];</pre>
<pre style="margin:0; padding:0 ">5874: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5875:   assign configin11_size11_we = addr_hit[22] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5876:   assign configin11_size11_wd = reg_wdata[14:8];</pre>
<pre style="margin:0; padding:0 ">5877: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5878:   assign configin11_pend11_we = addr_hit[22] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5879:   assign configin11_pend11_wd = reg_wdata[30];</pre>
<pre style="margin:0; padding:0 ">5880: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5881:   assign configin11_rdy11_we = addr_hit[22] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5882:   assign configin11_rdy11_wd = reg_wdata[31];</pre>
<pre style="margin:0; padding:0 ">5883: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5884:   assign iso_iso0_we = addr_hit[23] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5885:   assign iso_iso0_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">5886: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5887:   assign iso_iso1_we = addr_hit[23] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5888:   assign iso_iso1_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">5889: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5890:   assign iso_iso2_we = addr_hit[23] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5891:   assign iso_iso2_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">5892: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5893:   assign iso_iso3_we = addr_hit[23] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5894:   assign iso_iso3_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">5895: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5896:   assign iso_iso4_we = addr_hit[23] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5897:   assign iso_iso4_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">5898: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5899:   assign iso_iso5_we = addr_hit[23] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5900:   assign iso_iso5_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">5901: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5902:   assign iso_iso6_we = addr_hit[23] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5903:   assign iso_iso6_wd = reg_wdata[6];</pre>
<pre style="margin:0; padding:0 ">5904: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5905:   assign iso_iso7_we = addr_hit[23] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5906:   assign iso_iso7_wd = reg_wdata[7];</pre>
<pre style="margin:0; padding:0 ">5907: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5908:   assign iso_iso8_we = addr_hit[23] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5909:   assign iso_iso8_wd = reg_wdata[8];</pre>
<pre style="margin:0; padding:0 ">5910: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5911:   assign iso_iso9_we = addr_hit[23] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5912:   assign iso_iso9_wd = reg_wdata[9];</pre>
<pre style="margin:0; padding:0 ">5913: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5914:   assign iso_iso10_we = addr_hit[23] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5915:   assign iso_iso10_wd = reg_wdata[10];</pre>
<pre style="margin:0; padding:0 ">5916: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5917:   assign iso_iso11_we = addr_hit[23] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5918:   assign iso_iso11_wd = reg_wdata[11];</pre>
<pre style="margin:0; padding:0 ">5919: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5920:   assign data_toggle_clear_clear0_we = addr_hit[24] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5921:   assign data_toggle_clear_clear0_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">5922: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5923:   assign data_toggle_clear_clear1_we = addr_hit[24] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5924:   assign data_toggle_clear_clear1_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">5925: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5926:   assign data_toggle_clear_clear2_we = addr_hit[24] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5927:   assign data_toggle_clear_clear2_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">5928: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5929:   assign data_toggle_clear_clear3_we = addr_hit[24] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5930:   assign data_toggle_clear_clear3_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">5931: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5932:   assign data_toggle_clear_clear4_we = addr_hit[24] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5933:   assign data_toggle_clear_clear4_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">5934: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5935:   assign data_toggle_clear_clear5_we = addr_hit[24] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5936:   assign data_toggle_clear_clear5_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">5937: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5938:   assign data_toggle_clear_clear6_we = addr_hit[24] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5939:   assign data_toggle_clear_clear6_wd = reg_wdata[6];</pre>
<pre style="margin:0; padding:0 ">5940: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5941:   assign data_toggle_clear_clear7_we = addr_hit[24] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5942:   assign data_toggle_clear_clear7_wd = reg_wdata[7];</pre>
<pre style="margin:0; padding:0 ">5943: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5944:   assign data_toggle_clear_clear8_we = addr_hit[24] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5945:   assign data_toggle_clear_clear8_wd = reg_wdata[8];</pre>
<pre style="margin:0; padding:0 ">5946: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5947:   assign data_toggle_clear_clear9_we = addr_hit[24] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5948:   assign data_toggle_clear_clear9_wd = reg_wdata[9];</pre>
<pre style="margin:0; padding:0 ">5949: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5950:   assign data_toggle_clear_clear10_we = addr_hit[24] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5951:   assign data_toggle_clear_clear10_wd = reg_wdata[10];</pre>
<pre style="margin:0; padding:0 ">5952: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5953:   assign data_toggle_clear_clear11_we = addr_hit[24] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5954:   assign data_toggle_clear_clear11_wd = reg_wdata[11];</pre>
<pre style="margin:0; padding:0 ">5955: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5956:   assign phy_config_rx_differential_mode_we = addr_hit[25] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5957:   assign phy_config_rx_differential_mode_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">5958: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5959:   assign phy_config_tx_differential_mode_we = addr_hit[25] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5960:   assign phy_config_tx_differential_mode_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">5961: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5962:   assign phy_config_eop_single_bit_we = addr_hit[25] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5963:   assign phy_config_eop_single_bit_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">5964: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5965:   assign phy_config_override_pwr_sense_en_we = addr_hit[25] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5966:   assign phy_config_override_pwr_sense_en_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">5967: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5968:   assign phy_config_override_pwr_sense_val_we = addr_hit[25] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5969:   assign phy_config_override_pwr_sense_val_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">5970: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5971:   assign phy_config_pinflip_we = addr_hit[25] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5972:   assign phy_config_pinflip_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">5973: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5974:   assign phy_config_usb_ref_disable_we = addr_hit[25] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5975:   assign phy_config_usb_ref_disable_wd = reg_wdata[6];</pre>
<pre style="margin:0; padding:0 ">5976: </pre>
<pre style="margin:0; padding:0 ">5977:   // Read data return</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5978:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5979:     reg_rdata_next = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5980:     unique case (1'b1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5981:       addr_hit[0]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5982:         reg_rdata_next[0] = intr_state_pkt_received_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5983:         reg_rdata_next[1] = intr_state_pkt_sent_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5984:         reg_rdata_next[2] = intr_state_disconnected_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5985:         reg_rdata_next[3] = intr_state_host_lost_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5986:         reg_rdata_next[4] = intr_state_link_reset_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5987:         reg_rdata_next[5] = intr_state_link_suspend_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5988:         reg_rdata_next[6] = intr_state_link_resume_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5989:         reg_rdata_next[7] = intr_state_av_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5990:         reg_rdata_next[8] = intr_state_rx_full_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5991:         reg_rdata_next[9] = intr_state_av_overflow_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5992:         reg_rdata_next[10] = intr_state_link_in_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5993:         reg_rdata_next[11] = intr_state_rx_crc_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5994:         reg_rdata_next[12] = intr_state_rx_pid_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5995:         reg_rdata_next[13] = intr_state_rx_bitstuff_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5996:         reg_rdata_next[14] = intr_state_frame_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5997:         reg_rdata_next[15] = intr_state_connected_qs;</pre>
<pre style="margin:0; padding:0 ">5998:       end</pre>
<pre style="margin:0; padding:0 ">5999: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6000:       addr_hit[1]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6001:         reg_rdata_next[0] = intr_enable_pkt_received_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6002:         reg_rdata_next[1] = intr_enable_pkt_sent_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6003:         reg_rdata_next[2] = intr_enable_disconnected_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6004:         reg_rdata_next[3] = intr_enable_host_lost_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6005:         reg_rdata_next[4] = intr_enable_link_reset_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6006:         reg_rdata_next[5] = intr_enable_link_suspend_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6007:         reg_rdata_next[6] = intr_enable_link_resume_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6008:         reg_rdata_next[7] = intr_enable_av_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6009:         reg_rdata_next[8] = intr_enable_rx_full_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6010:         reg_rdata_next[9] = intr_enable_av_overflow_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6011:         reg_rdata_next[10] = intr_enable_link_in_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6012:         reg_rdata_next[11] = intr_enable_rx_crc_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6013:         reg_rdata_next[12] = intr_enable_rx_pid_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6014:         reg_rdata_next[13] = intr_enable_rx_bitstuff_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6015:         reg_rdata_next[14] = intr_enable_frame_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6016:         reg_rdata_next[15] = intr_enable_connected_qs;</pre>
<pre style="margin:0; padding:0 ">6017:       end</pre>
<pre style="margin:0; padding:0 ">6018: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6019:       addr_hit[2]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6020:         reg_rdata_next[0] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6021:         reg_rdata_next[1] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6022:         reg_rdata_next[2] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6023:         reg_rdata_next[3] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6024:         reg_rdata_next[4] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6025:         reg_rdata_next[5] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6026:         reg_rdata_next[6] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6027:         reg_rdata_next[7] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6028:         reg_rdata_next[8] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6029:         reg_rdata_next[9] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6030:         reg_rdata_next[10] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6031:         reg_rdata_next[11] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6032:         reg_rdata_next[12] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6033:         reg_rdata_next[13] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6034:         reg_rdata_next[14] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6035:         reg_rdata_next[15] = '0;</pre>
<pre style="margin:0; padding:0 ">6036:       end</pre>
<pre style="margin:0; padding:0 ">6037: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6038:       addr_hit[3]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6039:         reg_rdata_next[0] = usbctrl_enable_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6040:         reg_rdata_next[22:16] = usbctrl_device_address_qs;</pre>
<pre style="margin:0; padding:0 ">6041:       end</pre>
<pre style="margin:0; padding:0 ">6042: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6043:       addr_hit[4]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6044:         reg_rdata_next[10:0] = usbstat_frame_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6045:         reg_rdata_next[11] = usbstat_host_lost_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6046:         reg_rdata_next[14:12] = usbstat_link_state_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6047:         reg_rdata_next[15] = usbstat_sense_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6048:         reg_rdata_next[18:16] = usbstat_av_depth_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6049:         reg_rdata_next[23] = usbstat_av_full_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6050:         reg_rdata_next[26:24] = usbstat_rx_depth_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6051:         reg_rdata_next[31] = usbstat_rx_empty_qs;</pre>
<pre style="margin:0; padding:0 ">6052:       end</pre>
<pre style="margin:0; padding:0 ">6053: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6054:       addr_hit[5]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6055:         reg_rdata_next[4:0] = '0;</pre>
<pre style="margin:0; padding:0 ">6056:       end</pre>
<pre style="margin:0; padding:0 ">6057: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6058:       addr_hit[6]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6059:         reg_rdata_next[4:0] = rxfifo_buffer_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6060:         reg_rdata_next[14:8] = rxfifo_size_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6061:         reg_rdata_next[19] = rxfifo_setup_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6062:         reg_rdata_next[23:20] = rxfifo_ep_qs;</pre>
<pre style="margin:0; padding:0 ">6063:       end</pre>
<pre style="margin:0; padding:0 ">6064: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6065:       addr_hit[7]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6066:         reg_rdata_next[0] = rxenable_setup_setup0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6067:         reg_rdata_next[1] = rxenable_setup_setup1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6068:         reg_rdata_next[2] = rxenable_setup_setup2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6069:         reg_rdata_next[3] = rxenable_setup_setup3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6070:         reg_rdata_next[4] = rxenable_setup_setup4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6071:         reg_rdata_next[5] = rxenable_setup_setup5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6072:         reg_rdata_next[6] = rxenable_setup_setup6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6073:         reg_rdata_next[7] = rxenable_setup_setup7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6074:         reg_rdata_next[8] = rxenable_setup_setup8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6075:         reg_rdata_next[9] = rxenable_setup_setup9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6076:         reg_rdata_next[10] = rxenable_setup_setup10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6077:         reg_rdata_next[11] = rxenable_setup_setup11_qs;</pre>
<pre style="margin:0; padding:0 ">6078:       end</pre>
<pre style="margin:0; padding:0 ">6079: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6080:       addr_hit[8]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6081:         reg_rdata_next[0] = rxenable_out_out0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6082:         reg_rdata_next[1] = rxenable_out_out1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6083:         reg_rdata_next[2] = rxenable_out_out2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6084:         reg_rdata_next[3] = rxenable_out_out3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6085:         reg_rdata_next[4] = rxenable_out_out4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6086:         reg_rdata_next[5] = rxenable_out_out5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6087:         reg_rdata_next[6] = rxenable_out_out6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6088:         reg_rdata_next[7] = rxenable_out_out7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6089:         reg_rdata_next[8] = rxenable_out_out8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6090:         reg_rdata_next[9] = rxenable_out_out9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6091:         reg_rdata_next[10] = rxenable_out_out10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6092:         reg_rdata_next[11] = rxenable_out_out11_qs;</pre>
<pre style="margin:0; padding:0 ">6093:       end</pre>
<pre style="margin:0; padding:0 ">6094: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6095:       addr_hit[9]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6096:         reg_rdata_next[0] = in_sent_sent0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6097:         reg_rdata_next[1] = in_sent_sent1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6098:         reg_rdata_next[2] = in_sent_sent2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6099:         reg_rdata_next[3] = in_sent_sent3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6100:         reg_rdata_next[4] = in_sent_sent4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6101:         reg_rdata_next[5] = in_sent_sent5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6102:         reg_rdata_next[6] = in_sent_sent6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6103:         reg_rdata_next[7] = in_sent_sent7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6104:         reg_rdata_next[8] = in_sent_sent8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6105:         reg_rdata_next[9] = in_sent_sent9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6106:         reg_rdata_next[10] = in_sent_sent10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6107:         reg_rdata_next[11] = in_sent_sent11_qs;</pre>
<pre style="margin:0; padding:0 ">6108:       end</pre>
<pre style="margin:0; padding:0 ">6109: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6110:       addr_hit[10]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6111:         reg_rdata_next[0] = stall_stall0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6112:         reg_rdata_next[1] = stall_stall1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6113:         reg_rdata_next[2] = stall_stall2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6114:         reg_rdata_next[3] = stall_stall3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6115:         reg_rdata_next[4] = stall_stall4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6116:         reg_rdata_next[5] = stall_stall5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6117:         reg_rdata_next[6] = stall_stall6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6118:         reg_rdata_next[7] = stall_stall7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6119:         reg_rdata_next[8] = stall_stall8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6120:         reg_rdata_next[9] = stall_stall9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6121:         reg_rdata_next[10] = stall_stall10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6122:         reg_rdata_next[11] = stall_stall11_qs;</pre>
<pre style="margin:0; padding:0 ">6123:       end</pre>
<pre style="margin:0; padding:0 ">6124: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6125:       addr_hit[11]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6126:         reg_rdata_next[4:0] = configin0_buffer0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6127:         reg_rdata_next[14:8] = configin0_size0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6128:         reg_rdata_next[30] = configin0_pend0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6129:         reg_rdata_next[31] = configin0_rdy0_qs;</pre>
<pre style="margin:0; padding:0 ">6130:       end</pre>
<pre style="margin:0; padding:0 ">6131: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6132:       addr_hit[12]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6133:         reg_rdata_next[4:0] = configin1_buffer1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6134:         reg_rdata_next[14:8] = configin1_size1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6135:         reg_rdata_next[30] = configin1_pend1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6136:         reg_rdata_next[31] = configin1_rdy1_qs;</pre>
<pre style="margin:0; padding:0 ">6137:       end</pre>
<pre style="margin:0; padding:0 ">6138: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6139:       addr_hit[13]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6140:         reg_rdata_next[4:0] = configin2_buffer2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6141:         reg_rdata_next[14:8] = configin2_size2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6142:         reg_rdata_next[30] = configin2_pend2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6143:         reg_rdata_next[31] = configin2_rdy2_qs;</pre>
<pre style="margin:0; padding:0 ">6144:       end</pre>
<pre style="margin:0; padding:0 ">6145: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6146:       addr_hit[14]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6147:         reg_rdata_next[4:0] = configin3_buffer3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6148:         reg_rdata_next[14:8] = configin3_size3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6149:         reg_rdata_next[30] = configin3_pend3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6150:         reg_rdata_next[31] = configin3_rdy3_qs;</pre>
<pre style="margin:0; padding:0 ">6151:       end</pre>
<pre style="margin:0; padding:0 ">6152: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6153:       addr_hit[15]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6154:         reg_rdata_next[4:0] = configin4_buffer4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6155:         reg_rdata_next[14:8] = configin4_size4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6156:         reg_rdata_next[30] = configin4_pend4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6157:         reg_rdata_next[31] = configin4_rdy4_qs;</pre>
<pre style="margin:0; padding:0 ">6158:       end</pre>
<pre style="margin:0; padding:0 ">6159: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6160:       addr_hit[16]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6161:         reg_rdata_next[4:0] = configin5_buffer5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6162:         reg_rdata_next[14:8] = configin5_size5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6163:         reg_rdata_next[30] = configin5_pend5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6164:         reg_rdata_next[31] = configin5_rdy5_qs;</pre>
<pre style="margin:0; padding:0 ">6165:       end</pre>
<pre style="margin:0; padding:0 ">6166: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6167:       addr_hit[17]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6168:         reg_rdata_next[4:0] = configin6_buffer6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6169:         reg_rdata_next[14:8] = configin6_size6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6170:         reg_rdata_next[30] = configin6_pend6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6171:         reg_rdata_next[31] = configin6_rdy6_qs;</pre>
<pre style="margin:0; padding:0 ">6172:       end</pre>
<pre style="margin:0; padding:0 ">6173: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6174:       addr_hit[18]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6175:         reg_rdata_next[4:0] = configin7_buffer7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6176:         reg_rdata_next[14:8] = configin7_size7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6177:         reg_rdata_next[30] = configin7_pend7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6178:         reg_rdata_next[31] = configin7_rdy7_qs;</pre>
<pre style="margin:0; padding:0 ">6179:       end</pre>
<pre style="margin:0; padding:0 ">6180: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6181:       addr_hit[19]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6182:         reg_rdata_next[4:0] = configin8_buffer8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6183:         reg_rdata_next[14:8] = configin8_size8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6184:         reg_rdata_next[30] = configin8_pend8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6185:         reg_rdata_next[31] = configin8_rdy8_qs;</pre>
<pre style="margin:0; padding:0 ">6186:       end</pre>
<pre style="margin:0; padding:0 ">6187: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6188:       addr_hit[20]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6189:         reg_rdata_next[4:0] = configin9_buffer9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6190:         reg_rdata_next[14:8] = configin9_size9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6191:         reg_rdata_next[30] = configin9_pend9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6192:         reg_rdata_next[31] = configin9_rdy9_qs;</pre>
<pre style="margin:0; padding:0 ">6193:       end</pre>
<pre style="margin:0; padding:0 ">6194: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6195:       addr_hit[21]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6196:         reg_rdata_next[4:0] = configin10_buffer10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6197:         reg_rdata_next[14:8] = configin10_size10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6198:         reg_rdata_next[30] = configin10_pend10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6199:         reg_rdata_next[31] = configin10_rdy10_qs;</pre>
<pre style="margin:0; padding:0 ">6200:       end</pre>
<pre style="margin:0; padding:0 ">6201: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6202:       addr_hit[22]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6203:         reg_rdata_next[4:0] = configin11_buffer11_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6204:         reg_rdata_next[14:8] = configin11_size11_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6205:         reg_rdata_next[30] = configin11_pend11_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6206:         reg_rdata_next[31] = configin11_rdy11_qs;</pre>
<pre style="margin:0; padding:0 ">6207:       end</pre>
<pre style="margin:0; padding:0 ">6208: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6209:       addr_hit[23]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6210:         reg_rdata_next[0] = iso_iso0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6211:         reg_rdata_next[1] = iso_iso1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6212:         reg_rdata_next[2] = iso_iso2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6213:         reg_rdata_next[3] = iso_iso3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6214:         reg_rdata_next[4] = iso_iso4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6215:         reg_rdata_next[5] = iso_iso5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6216:         reg_rdata_next[6] = iso_iso6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6217:         reg_rdata_next[7] = iso_iso7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6218:         reg_rdata_next[8] = iso_iso8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6219:         reg_rdata_next[9] = iso_iso9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6220:         reg_rdata_next[10] = iso_iso10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6221:         reg_rdata_next[11] = iso_iso11_qs;</pre>
<pre style="margin:0; padding:0 ">6222:       end</pre>
<pre style="margin:0; padding:0 ">6223: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6224:       addr_hit[24]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6225:         reg_rdata_next[0] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6226:         reg_rdata_next[1] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6227:         reg_rdata_next[2] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6228:         reg_rdata_next[3] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6229:         reg_rdata_next[4] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6230:         reg_rdata_next[5] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6231:         reg_rdata_next[6] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6232:         reg_rdata_next[7] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6233:         reg_rdata_next[8] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6234:         reg_rdata_next[9] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6235:         reg_rdata_next[10] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6236:         reg_rdata_next[11] = '0;</pre>
<pre style="margin:0; padding:0 ">6237:       end</pre>
<pre style="margin:0; padding:0 ">6238: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6239:       addr_hit[25]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6240:         reg_rdata_next[0] = phy_config_rx_differential_mode_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6241:         reg_rdata_next[1] = phy_config_tx_differential_mode_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6242:         reg_rdata_next[2] = phy_config_eop_single_bit_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6243:         reg_rdata_next[3] = phy_config_override_pwr_sense_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6244:         reg_rdata_next[4] = phy_config_override_pwr_sense_val_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6245:         reg_rdata_next[5] = phy_config_pinflip_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6246:         reg_rdata_next[6] = phy_config_usb_ref_disable_qs;</pre>
<pre style="margin:0; padding:0 ">6247:       end</pre>
<pre style="margin:0; padding:0 ">6248: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6249:       default: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6250:         reg_rdata_next = '1;</pre>
<pre style="margin:0; padding:0 ">6251:       end</pre>
<pre style="margin:0; padding:0 ">6252:     endcase</pre>
<pre style="margin:0; padding:0 ">6253:   end</pre>
<pre style="margin:0; padding:0 ">6254: </pre>
<pre style="margin:0; padding:0 ">6255:   // Assertions for Register Interface</pre>
<pre style="margin:0; padding:0 ">6256:   `ASSERT_PULSE(wePulse, reg_we)</pre>
<pre style="margin:0; padding:0 ">6257:   `ASSERT_PULSE(rePulse, reg_re)</pre>
<pre style="margin:0; padding:0 ">6258: </pre>
<pre style="margin:0; padding:0 ">6259:   `ASSERT(reAfterRv, $rose(reg_re || reg_we) |=> tl_o.d_valid)</pre>
<pre style="margin:0; padding:0 ">6260: </pre>
<pre style="margin:0; padding:0 ">6261:   `ASSERT(en2addrHit, (reg_we || reg_re) |-> $onehot0(addr_hit))</pre>
<pre style="margin:0; padding:0 ">6262: </pre>
<pre style="margin:0; padding:0 ">6263:   // this is formulated as an assumption such that the FPV testbenches do disprove this</pre>
<pre style="margin:0; padding:0 ">6264:   // property by mistake</pre>
<pre style="margin:0; padding:0 ">6265:   `ASSUME(reqParity, tl_reg_h2d.a_valid |-> tl_reg_h2d.a_user.parity_en == 1'b0)</pre>
<pre style="margin:0; padding:0 ">6266: </pre>
<pre style="margin:0; padding:0 ">6267: endmodule</pre>
<pre style="margin:0; padding:0 ">6268: </pre>
</body>
</html>
