Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Dec 11 21:52:58 2024
| Host         : DESKTOP-D2C712Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file dcpu_onboard_timing_summary_routed.rpt -rpx dcpu_onboard_timing_summary_routed.rpx
| Design       : dcpu_onboard
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1533 register/latch pins with no clock driven by root clock pin: cnt_reg[14]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: seg7x16_inst/cnt_reg[14]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4100 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     87.198        0.000                      0                  113        0.263        0.000                      0                  113       49.500        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            87.198        0.000                      0                   44        0.263        0.000                      0                   44       49.500        0.000                       0                    70  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pin            clk_pin                 90.010        0.000                      0                   69        1.891        0.000                      0                   69  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       87.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             87.198ns  (required time - arrival time)
  Source:                 seg7x16_inst/o_seg_r_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[3]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        7.453ns  (logic 4.141ns (55.567%)  route 3.311ns (44.433%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.711     5.314    seg7x16_inst/clk_in_IBUF_BUFG
    SLICE_X0Y71          FDPE                                         r  seg7x16_inst/o_seg_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDPE (Prop_fdpe_C_Q)         0.419     5.733 r  seg7x16_inst/o_seg_r_reg[3]/Q
                         net (fo=1, routed)           3.311     9.044    o_seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.722    12.766 r  o_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.766    o_seg[3]
    K13                                                               r  o_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -12.766    
  -------------------------------------------------------------------
                         slack                                 87.198    

Slack (MET) :             87.879ns  (required time - arrival time)
  Source:                 seg7x16_inst/o_seg_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[1]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.772ns  (logic 4.149ns (61.276%)  route 2.622ns (38.724%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.711     5.314    seg7x16_inst/clk_in_IBUF_BUFG
    SLICE_X0Y71          FDPE                                         r  seg7x16_inst/o_seg_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDPE (Prop_fdpe_C_Q)         0.419     5.733 r  seg7x16_inst/o_seg_r_reg[1]/Q
                         net (fo=1, routed)           2.622     8.355    o_seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.730    12.085 r  o_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.085    o_seg[1]
    R10                                                               r  o_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -12.085    
  -------------------------------------------------------------------
                         slack                                 87.879    

Slack (MET) :             88.149ns  (required time - arrival time)
  Source:                 seg7x16_inst/o_seg_r_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[6]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 3.993ns (61.416%)  route 2.509ns (38.584%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.711     5.314    seg7x16_inst/clk_in_IBUF_BUFG
    SLICE_X0Y71          FDPE                                         r  seg7x16_inst/o_seg_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDPE (Prop_fdpe_C_Q)         0.456     5.770 r  seg7x16_inst/o_seg_r_reg[6]/Q
                         net (fo=1, routed)           2.509     8.278    o_seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    11.816 r  o_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.816    o_seg[6]
    L18                                                               r  o_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -11.816    
  -------------------------------------------------------------------
                         slack                                 88.149    

Slack (MET) :             88.163ns  (required time - arrival time)
  Source:                 seg7x16_inst/o_seg_r_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[2]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.488ns  (logic 3.949ns (60.865%)  route 2.539ns (39.135%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.711     5.314    seg7x16_inst/clk_in_IBUF_BUFG
    SLICE_X0Y71          FDPE                                         r  seg7x16_inst/o_seg_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDPE (Prop_fdpe_C_Q)         0.456     5.770 r  seg7x16_inst/o_seg_r_reg[2]/Q
                         net (fo=1, routed)           2.539     8.309    o_seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    11.802 r  o_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.802    o_seg[2]
    K16                                                               r  o_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -11.802    
  -------------------------------------------------------------------
                         slack                                 88.163    

Slack (MET) :             88.326ns  (required time - arrival time)
  Source:                 seg7x16_inst/o_seg_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[0]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.324ns  (logic 4.033ns (63.768%)  route 2.291ns (36.232%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.711     5.314    seg7x16_inst/clk_in_IBUF_BUFG
    SLICE_X0Y71          FDPE                                         r  seg7x16_inst/o_seg_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDPE (Prop_fdpe_C_Q)         0.456     5.770 r  seg7x16_inst/o_seg_r_reg[0]/Q
                         net (fo=1, routed)           2.291     8.061    o_seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    11.638 r  o_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.638    o_seg[0]
    T10                                                               r  o_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -11.638    
  -------------------------------------------------------------------
                         slack                                 88.326    

Slack (MET) :             88.564ns  (required time - arrival time)
  Source:                 seg7x16_inst/o_seg_r_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[5]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.087ns  (logic 4.153ns (68.220%)  route 1.934ns (31.780%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.711     5.314    seg7x16_inst/clk_in_IBUF_BUFG
    SLICE_X0Y71          FDPE                                         r  seg7x16_inst/o_seg_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDPE (Prop_fdpe_C_Q)         0.419     5.733 r  seg7x16_inst/o_seg_r_reg[5]/Q
                         net (fo=1, routed)           1.934     7.667    o_seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.734    11.401 r  o_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.401    o_seg[5]
    T11                                                               r  o_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 88.564    

Slack (MET) :             88.870ns  (required time - arrival time)
  Source:                 seg7x16_inst/o_seg_r_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[4]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.781ns  (logic 3.990ns (69.009%)  route 1.792ns (30.991%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.711     5.314    seg7x16_inst/clk_in_IBUF_BUFG
    SLICE_X0Y71          FDPE                                         r  seg7x16_inst/o_seg_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDPE (Prop_fdpe_C_Q)         0.456     5.770 r  seg7x16_inst/o_seg_r_reg[4]/Q
                         net (fo=1, routed)           1.792     7.561    o_seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    11.095 r  o_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.095    o_seg[4]
    P15                                                               r  o_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -11.095    
  -------------------------------------------------------------------
                         slack                                 88.870    

Slack (MET) :             95.871ns  (required time - arrival time)
  Source:                 seg7x16_inst/i_data_store_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_inst/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 1.096ns (26.281%)  route 3.074ns (73.719%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 105.016 - 100.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.624     5.227    seg7x16_inst/clk_in_IBUF_BUFG
    SLICE_X28Y73         FDCE                                         r  seg7x16_inst/i_data_store_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y73         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  seg7x16_inst/i_data_store_reg[30]/Q
                         net (fo=1, routed)           1.153     6.835    seg7x16_inst/i_data_store[30]
    SLICE_X29Y70         LUT6 (Prop_lut6_I0_O)        0.124     6.959 r  seg7x16_inst/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     6.959    seg7x16_inst/o_seg_r[6]_i_7_n_0
    SLICE_X29Y70         MUXF7 (Prop_muxf7_I1_O)      0.217     7.176 r  seg7x16_inst/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.922     9.098    seg7x16_inst/digit[2]
    SLICE_X0Y71          LUT4 (Prop_lut4_I2_O)        0.299     9.397 r  seg7x16_inst/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000     9.397    seg7x16_inst/seg_decoder_return[0]
    SLICE_X0Y71          FDPE                                         r  seg7x16_inst/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.593   105.016    seg7x16_inst/clk_in_IBUF_BUFG
    SLICE_X0Y71          FDPE                                         r  seg7x16_inst/o_seg_r_reg[0]/C
                         clock pessimism              0.259   105.275    
                         clock uncertainty           -0.035   105.239    
    SLICE_X0Y71          FDPE (Setup_fdpe_C_D)        0.029   105.268    seg7x16_inst/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        105.268    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                 95.871    

Slack (MET) :             95.881ns  (required time - arrival time)
  Source:                 seg7x16_inst/i_data_store_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_inst/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.163ns  (logic 1.096ns (26.327%)  route 3.067ns (73.673%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 105.016 - 100.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.624     5.227    seg7x16_inst/clk_in_IBUF_BUFG
    SLICE_X28Y73         FDCE                                         r  seg7x16_inst/i_data_store_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y73         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  seg7x16_inst/i_data_store_reg[30]/Q
                         net (fo=1, routed)           1.153     6.835    seg7x16_inst/i_data_store[30]
    SLICE_X29Y70         LUT6 (Prop_lut6_I0_O)        0.124     6.959 r  seg7x16_inst/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     6.959    seg7x16_inst/o_seg_r[6]_i_7_n_0
    SLICE_X29Y70         MUXF7 (Prop_muxf7_I1_O)      0.217     7.176 r  seg7x16_inst/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.914     9.091    seg7x16_inst/digit[2]
    SLICE_X0Y71          LUT4 (Prop_lut4_I0_O)        0.299     9.390 r  seg7x16_inst/o_seg_r[2]_i_1/O
                         net (fo=1, routed)           0.000     9.390    seg7x16_inst/seg_decoder_return[2]
    SLICE_X0Y71          FDPE                                         r  seg7x16_inst/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.593   105.016    seg7x16_inst/clk_in_IBUF_BUFG
    SLICE_X0Y71          FDPE                                         r  seg7x16_inst/o_seg_r_reg[2]/C
                         clock pessimism              0.259   105.275    
                         clock uncertainty           -0.035   105.239    
    SLICE_X0Y71          FDPE (Setup_fdpe_C_D)        0.031   105.270    seg7x16_inst/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                        105.270    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                                 95.881    

Slack (MET) :             95.884ns  (required time - arrival time)
  Source:                 seg7x16_inst/i_data_store_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_inst/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 1.096ns (26.350%)  route 3.063ns (73.650%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 105.016 - 100.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.624     5.227    seg7x16_inst/clk_in_IBUF_BUFG
    SLICE_X28Y73         FDCE                                         r  seg7x16_inst/i_data_store_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y73         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  seg7x16_inst/i_data_store_reg[30]/Q
                         net (fo=1, routed)           1.153     6.835    seg7x16_inst/i_data_store[30]
    SLICE_X29Y70         LUT6 (Prop_lut6_I0_O)        0.124     6.959 r  seg7x16_inst/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     6.959    seg7x16_inst/o_seg_r[6]_i_7_n_0
    SLICE_X29Y70         MUXF7 (Prop_muxf7_I1_O)      0.217     7.176 r  seg7x16_inst/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.911     9.087    seg7x16_inst/digit[2]
    SLICE_X0Y71          LUT4 (Prop_lut4_I2_O)        0.299     9.386 r  seg7x16_inst/o_seg_r[4]_i_1/O
                         net (fo=1, routed)           0.000     9.386    seg7x16_inst/seg_decoder_return[4]
    SLICE_X0Y71          FDPE                                         r  seg7x16_inst/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.593   105.016    seg7x16_inst/clk_in_IBUF_BUFG
    SLICE_X0Y71          FDPE                                         r  seg7x16_inst/o_seg_r_reg[4]/C
                         clock pessimism              0.259   105.275    
                         clock uncertainty           -0.035   105.239    
    SLICE_X0Y71          FDPE (Setup_fdpe_C_D)        0.031   105.270    seg7x16_inst/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                        105.270    
                         arrival time                          -9.386    
  -------------------------------------------------------------------
                         slack                                 95.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.604     1.523    clk_in_IBUF_BUFG
    SLICE_X1Y93          FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.141     1.664 f  cnt_reg[0]/Q
                         net (fo=2, routed)           0.168     1.833    cnt_reg_n_0_[0]
    SLICE_X1Y93          LUT1 (Prop_lut1_I0_O)        0.045     1.878 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.878    p_1_in[0]
    SLICE_X1Y93          FDCE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.877     2.042    clk_in_IBUF_BUFG
    SLICE_X1Y93          FDCE                                         r  cnt_reg[0]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y93          FDCE (Hold_fdce_C_D)         0.091     1.614    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 seg7x16_inst/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_inst/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.598     1.517    seg7x16_inst/clk_in_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  seg7x16_inst/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  seg7x16_inst/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     1.780    seg7x16_inst/cnt_reg_n_0_[6]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.891 r  seg7x16_inst/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.891    seg7x16_inst/cnt_reg[4]_i_1_n_5
    SLICE_X0Y67          FDCE                                         r  seg7x16_inst/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.869     2.034    seg7x16_inst/clk_in_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  seg7x16_inst/cnt_reg[6]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y67          FDCE (Hold_fdce_C_D)         0.105     1.622    seg7x16_inst/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 seg7x16_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_inst/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.599     1.518    seg7x16_inst/clk_in_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  seg7x16_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  seg7x16_inst/cnt_reg[2]/Q
                         net (fo=1, routed)           0.121     1.781    seg7x16_inst/cnt_reg_n_0_[2]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.892 r  seg7x16_inst/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.892    seg7x16_inst/cnt_reg[0]_i_1_n_5
    SLICE_X0Y66          FDCE                                         r  seg7x16_inst/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.870     2.035    seg7x16_inst/clk_in_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  seg7x16_inst/cnt_reg[2]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X0Y66          FDCE (Hold_fdce_C_D)         0.105     1.623    seg7x16_inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.604     1.523    clk_in_IBUF_BUFG
    SLICE_X0Y95          FDCE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  cnt_reg[11]/Q
                         net (fo=1, routed)           0.121     1.786    cnt_reg_n_0_[11]
    SLICE_X0Y95          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.897 r  cnt_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.897    p_1_in[11]
    SLICE_X0Y95          FDCE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.877     2.042    clk_in_IBUF_BUFG
    SLICE_X0Y95          FDCE                                         r  cnt_reg[11]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y95          FDCE (Hold_fdce_C_D)         0.105     1.628    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.604     1.523    clk_in_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  cnt_reg[3]/Q
                         net (fo=1, routed)           0.121     1.786    cnt_reg_n_0_[3]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.897 r  cnt_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.897    p_1_in[3]
    SLICE_X0Y93          FDCE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.877     2.042    clk_in_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y93          FDCE (Hold_fdce_C_D)         0.105     1.628    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.604     1.523    clk_in_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  cnt_reg[7]/Q
                         net (fo=1, routed)           0.121     1.786    cnt_reg_n_0_[7]
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.897 r  cnt_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.897    p_1_in[7]
    SLICE_X0Y94          FDCE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.877     2.042    clk_in_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  cnt_reg[7]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y94          FDCE (Hold_fdce_C_D)         0.105     1.628    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 seg7x16_inst/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_inst/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.597     1.516    seg7x16_inst/clk_in_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  seg7x16_inst/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  seg7x16_inst/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     1.779    seg7x16_inst/cnt_reg_n_0_[10]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.890 r  seg7x16_inst/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.890    seg7x16_inst/cnt_reg[8]_i_1_n_5
    SLICE_X0Y68          FDCE                                         r  seg7x16_inst/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.868     2.033    seg7x16_inst/clk_in_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  seg7x16_inst/cnt_reg[10]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X0Y68          FDCE (Hold_fdce_C_D)         0.105     1.621    seg7x16_inst/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 seg7x16_inst/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_inst/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.596     1.515    seg7x16_inst/clk_in_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  seg7x16_inst/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  seg7x16_inst/cnt_reg[14]/Q
                         net (fo=4, routed)           0.134     1.790    seg7x16_inst/seg7_clk
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.901 r  seg7x16_inst/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.901    seg7x16_inst/cnt_reg[12]_i_1_n_5
    SLICE_X0Y69          FDCE                                         r  seg7x16_inst/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.867     2.032    seg7x16_inst/clk_in_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  seg7x16_inst/cnt_reg[14]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X0Y69          FDCE (Hold_fdce_C_D)         0.105     1.620    seg7x16_inst/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 seg7x16_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_inst/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.599     1.518    seg7x16_inst/clk_in_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  seg7x16_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  seg7x16_inst/cnt_reg[2]/Q
                         net (fo=1, routed)           0.121     1.781    seg7x16_inst/cnt_reg_n_0_[2]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.925 r  seg7x16_inst/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.925    seg7x16_inst/cnt_reg[0]_i_1_n_4
    SLICE_X0Y66          FDCE                                         r  seg7x16_inst/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.870     2.035    seg7x16_inst/clk_in_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  seg7x16_inst/cnt_reg[3]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X0Y66          FDCE (Hold_fdce_C_D)         0.105     1.623    seg7x16_inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 seg7x16_inst/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_inst/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.598     1.517    seg7x16_inst/clk_in_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  seg7x16_inst/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  seg7x16_inst/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     1.780    seg7x16_inst/cnt_reg_n_0_[6]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.924 r  seg7x16_inst/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.924    seg7x16_inst/cnt_reg[4]_i_1_n_4
    SLICE_X0Y67          FDCE                                         r  seg7x16_inst/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.869     2.034    seg7x16_inst/clk_in_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  seg7x16_inst/cnt_reg[7]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y67          FDCE (Hold_fdce_C_D)         0.105     1.622    seg7x16_inst/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_in_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X1Y93     cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X0Y95     cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X0Y95     cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X0Y95     cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X0Y96     cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X0Y96     cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X0Y93     cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X0Y93     cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X0Y93     cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X29Y71    seg7x16_inst/i_data_store_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y67    seg7x16_inst/i_data_store_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X29Y67    seg7x16_inst/i_data_store_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X29Y67    seg7x16_inst/i_data_store_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X29Y67    seg7x16_inst/i_data_store_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y67    seg7x16_inst/i_data_store_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X1Y93     cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y95     cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y95     cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y95     cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y71    seg7x16_inst/i_data_store_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X29Y72    seg7x16_inst/i_data_store_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X29Y72    seg7x16_inst/i_data_store_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X29Y72    seg7x16_inst/i_data_store_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y73    seg7x16_inst/i_data_store_reg[28]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X0Y71     seg7x16_inst/o_seg_r_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X0Y71     seg7x16_inst/o_seg_r_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X0Y71     seg7x16_inst/o_seg_r_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X0Y71     seg7x16_inst/o_seg_r_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X0Y71     seg7x16_inst/o_seg_r_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       90.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.891ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.010ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_inst/i_data_store_reg[28]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        13.563ns  (logic 1.480ns (10.909%)  route 12.083ns (89.091%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 104.928 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     2.480 f  reset_IBUF_inst/O
                         net (fo=1605, routed)       12.083    14.563    seg7x16_inst/AS[0]
    SLICE_X30Y73         FDCE                                         f  seg7x16_inst/i_data_store_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.505   104.928    seg7x16_inst/clk_in_IBUF_BUFG
    SLICE_X30Y73         FDCE                                         r  seg7x16_inst/i_data_store_reg[28]/C
                         clock pessimism              0.000   104.928    
                         clock uncertainty           -0.035   104.892    
    SLICE_X30Y73         FDCE (Recov_fdce_C_CLR)     -0.319   104.573    seg7x16_inst/i_data_store_reg[28]
  -------------------------------------------------------------------
                         required time                        104.573    
                         arrival time                         -14.563    
  -------------------------------------------------------------------
                         slack                                 90.010    

Slack (MET) :             90.345ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_inst/i_data_store_reg[19]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        13.232ns  (logic 1.480ns (11.182%)  route 11.752ns (88.818%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 104.931 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     2.480 f  reset_IBUF_inst/O
                         net (fo=1605, routed)       11.752    14.232    seg7x16_inst/AS[0]
    SLICE_X30Y71         FDCE                                         f  seg7x16_inst/i_data_store_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.508   104.931    seg7x16_inst/clk_in_IBUF_BUFG
    SLICE_X30Y71         FDCE                                         r  seg7x16_inst/i_data_store_reg[19]/C
                         clock pessimism              0.000   104.931    
                         clock uncertainty           -0.035   104.895    
    SLICE_X30Y71         FDCE (Recov_fdce_C_CLR)     -0.319   104.576    seg7x16_inst/i_data_store_reg[19]
  -------------------------------------------------------------------
                         required time                        104.576    
                         arrival time                         -14.232    
  -------------------------------------------------------------------
                         slack                                 90.345    

Slack (MET) :             90.495ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_inst/i_data_store_reg[5]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        13.001ns  (logic 1.480ns (11.380%)  route 11.522ns (88.620%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 104.937 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     2.480 f  reset_IBUF_inst/O
                         net (fo=1605, routed)       11.522    14.001    seg7x16_inst/AS[0]
    SLICE_X28Y66         FDCE                                         f  seg7x16_inst/i_data_store_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.514   104.937    seg7x16_inst/clk_in_IBUF_BUFG
    SLICE_X28Y66         FDCE                                         r  seg7x16_inst/i_data_store_reg[5]/C
                         clock pessimism              0.000   104.937    
                         clock uncertainty           -0.035   104.901    
    SLICE_X28Y66         FDCE (Recov_fdce_C_CLR)     -0.405   104.496    seg7x16_inst/i_data_store_reg[5]
  -------------------------------------------------------------------
                         required time                        104.496    
                         arrival time                         -14.001    
  -------------------------------------------------------------------
                         slack                                 90.495    

Slack (MET) :             90.495ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_inst/i_data_store_reg[6]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        13.001ns  (logic 1.480ns (11.380%)  route 11.522ns (88.620%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 104.937 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     2.480 f  reset_IBUF_inst/O
                         net (fo=1605, routed)       11.522    14.001    seg7x16_inst/AS[0]
    SLICE_X28Y66         FDCE                                         f  seg7x16_inst/i_data_store_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.514   104.937    seg7x16_inst/clk_in_IBUF_BUFG
    SLICE_X28Y66         FDCE                                         r  seg7x16_inst/i_data_store_reg[6]/C
                         clock pessimism              0.000   104.937    
                         clock uncertainty           -0.035   104.901    
    SLICE_X28Y66         FDCE (Recov_fdce_C_CLR)     -0.405   104.496    seg7x16_inst/i_data_store_reg[6]
  -------------------------------------------------------------------
                         required time                        104.496    
                         arrival time                         -14.001    
  -------------------------------------------------------------------
                         slack                                 90.495    

Slack (MET) :             90.500ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_inst/i_data_store_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        12.997ns  (logic 1.480ns (11.384%)  route 11.517ns (88.616%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 104.937 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     2.480 f  reset_IBUF_inst/O
                         net (fo=1605, routed)       11.517    13.997    seg7x16_inst/AS[0]
    SLICE_X29Y66         FDCE                                         f  seg7x16_inst/i_data_store_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.514   104.937    seg7x16_inst/clk_in_IBUF_BUFG
    SLICE_X29Y66         FDCE                                         r  seg7x16_inst/i_data_store_reg[0]/C
                         clock pessimism              0.000   104.937    
                         clock uncertainty           -0.035   104.901    
    SLICE_X29Y66         FDCE (Recov_fdce_C_CLR)     -0.405   104.496    seg7x16_inst/i_data_store_reg[0]
  -------------------------------------------------------------------
                         required time                        104.496    
                         arrival time                         -13.997    
  -------------------------------------------------------------------
                         slack                                 90.500    

Slack (MET) :             90.635ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_inst/i_data_store_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        12.860ns  (logic 1.480ns (11.505%)  route 11.381ns (88.495%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 104.936 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     2.480 f  reset_IBUF_inst/O
                         net (fo=1605, routed)       11.381    13.860    seg7x16_inst/AS[0]
    SLICE_X28Y67         FDCE                                         f  seg7x16_inst/i_data_store_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.513   104.936    seg7x16_inst/clk_in_IBUF_BUFG
    SLICE_X28Y67         FDCE                                         r  seg7x16_inst/i_data_store_reg[1]/C
                         clock pessimism              0.000   104.936    
                         clock uncertainty           -0.035   104.900    
    SLICE_X28Y67         FDCE (Recov_fdce_C_CLR)     -0.405   104.495    seg7x16_inst/i_data_store_reg[1]
  -------------------------------------------------------------------
                         required time                        104.495    
                         arrival time                         -13.860    
  -------------------------------------------------------------------
                         slack                                 90.635    

Slack (MET) :             90.635ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_inst/i_data_store_reg[8]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        12.860ns  (logic 1.480ns (11.505%)  route 11.381ns (88.495%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 104.936 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     2.480 f  reset_IBUF_inst/O
                         net (fo=1605, routed)       11.381    13.860    seg7x16_inst/AS[0]
    SLICE_X28Y67         FDCE                                         f  seg7x16_inst/i_data_store_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.513   104.936    seg7x16_inst/clk_in_IBUF_BUFG
    SLICE_X28Y67         FDCE                                         r  seg7x16_inst/i_data_store_reg[8]/C
                         clock pessimism              0.000   104.936    
                         clock uncertainty           -0.035   104.900    
    SLICE_X28Y67         FDCE (Recov_fdce_C_CLR)     -0.405   104.495    seg7x16_inst/i_data_store_reg[8]
  -------------------------------------------------------------------
                         required time                        104.495    
                         arrival time                         -13.860    
  -------------------------------------------------------------------
                         slack                                 90.635    

Slack (MET) :             90.639ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_inst/i_data_store_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        12.856ns  (logic 1.480ns (11.509%)  route 11.376ns (88.491%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 104.936 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     2.480 f  reset_IBUF_inst/O
                         net (fo=1605, routed)       11.376    13.856    seg7x16_inst/AS[0]
    SLICE_X29Y67         FDCE                                         f  seg7x16_inst/i_data_store_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.513   104.936    seg7x16_inst/clk_in_IBUF_BUFG
    SLICE_X29Y67         FDCE                                         r  seg7x16_inst/i_data_store_reg[2]/C
                         clock pessimism              0.000   104.936    
                         clock uncertainty           -0.035   104.900    
    SLICE_X29Y67         FDCE (Recov_fdce_C_CLR)     -0.405   104.495    seg7x16_inst/i_data_store_reg[2]
  -------------------------------------------------------------------
                         required time                        104.495    
                         arrival time                         -13.856    
  -------------------------------------------------------------------
                         slack                                 90.639    

Slack (MET) :             90.639ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_inst/i_data_store_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        12.856ns  (logic 1.480ns (11.509%)  route 11.376ns (88.491%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 104.936 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     2.480 f  reset_IBUF_inst/O
                         net (fo=1605, routed)       11.376    13.856    seg7x16_inst/AS[0]
    SLICE_X29Y67         FDCE                                         f  seg7x16_inst/i_data_store_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.513   104.936    seg7x16_inst/clk_in_IBUF_BUFG
    SLICE_X29Y67         FDCE                                         r  seg7x16_inst/i_data_store_reg[4]/C
                         clock pessimism              0.000   104.936    
                         clock uncertainty           -0.035   104.900    
    SLICE_X29Y67         FDCE (Recov_fdce_C_CLR)     -0.405   104.495    seg7x16_inst/i_data_store_reg[4]
  -------------------------------------------------------------------
                         required time                        104.495    
                         arrival time                         -13.856    
  -------------------------------------------------------------------
                         slack                                 90.639    

Slack (MET) :             90.639ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_inst/i_data_store_reg[7]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        12.856ns  (logic 1.480ns (11.509%)  route 11.376ns (88.491%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 104.936 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     2.480 f  reset_IBUF_inst/O
                         net (fo=1605, routed)       11.376    13.856    seg7x16_inst/AS[0]
    SLICE_X29Y67         FDCE                                         f  seg7x16_inst/i_data_store_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.513   104.936    seg7x16_inst/clk_in_IBUF_BUFG
    SLICE_X29Y67         FDCE                                         r  seg7x16_inst/i_data_store_reg[7]/C
                         clock pessimism              0.000   104.936    
                         clock uncertainty           -0.035   104.900    
    SLICE_X29Y67         FDCE (Recov_fdce_C_CLR)     -0.405   104.495    seg7x16_inst/i_data_store_reg[7]
  -------------------------------------------------------------------
                         required time                        104.495    
                         arrival time                         -13.856    
  -------------------------------------------------------------------
                         slack                                 90.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.891ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.247ns (8.708%)  route 2.594ns (91.292%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     1.247 f  reset_IBUF_inst/O
                         net (fo=1605, routed)        2.594     3.841    reset_IBUF
    SLICE_X0Y95          FDCE                                         f  cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.877     2.042    clk_in_IBUF_BUFG
    SLICE_X0Y95          FDCE                                         r  cnt_reg[10]/C
                         clock pessimism              0.000     2.042    
    SLICE_X0Y95          FDCE (Remov_fdce_C_CLR)     -0.092     1.950    cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           3.841    
  -------------------------------------------------------------------
                         slack                                  1.891    

Slack (MET) :             1.891ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.247ns (8.708%)  route 2.594ns (91.292%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     1.247 f  reset_IBUF_inst/O
                         net (fo=1605, routed)        2.594     3.841    reset_IBUF
    SLICE_X0Y95          FDCE                                         f  cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.877     2.042    clk_in_IBUF_BUFG
    SLICE_X0Y95          FDCE                                         r  cnt_reg[11]/C
                         clock pessimism              0.000     2.042    
    SLICE_X0Y95          FDCE (Remov_fdce_C_CLR)     -0.092     1.950    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           3.841    
  -------------------------------------------------------------------
                         slack                                  1.891    

Slack (MET) :             1.891ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.247ns (8.708%)  route 2.594ns (91.292%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     1.247 f  reset_IBUF_inst/O
                         net (fo=1605, routed)        2.594     3.841    reset_IBUF
    SLICE_X0Y95          FDCE                                         f  cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.877     2.042    clk_in_IBUF_BUFG
    SLICE_X0Y95          FDCE                                         r  cnt_reg[12]/C
                         clock pessimism              0.000     2.042    
    SLICE_X0Y95          FDCE (Remov_fdce_C_CLR)     -0.092     1.950    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           3.841    
  -------------------------------------------------------------------
                         slack                                  1.891    

Slack (MET) :             1.891ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.247ns (8.708%)  route 2.594ns (91.292%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     1.247 f  reset_IBUF_inst/O
                         net (fo=1605, routed)        2.594     3.841    reset_IBUF
    SLICE_X0Y95          FDCE                                         f  cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.877     2.042    clk_in_IBUF_BUFG
    SLICE_X0Y95          FDCE                                         r  cnt_reg[9]/C
                         clock pessimism              0.000     2.042    
    SLICE_X0Y95          FDCE (Remov_fdce_C_CLR)     -0.092     1.950    cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           3.841    
  -------------------------------------------------------------------
                         slack                                  1.891    

Slack (MET) :             1.930ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.879ns  (logic 0.247ns (8.593%)  route 2.632ns (91.407%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     1.247 f  reset_IBUF_inst/O
                         net (fo=1605, routed)        2.632     3.879    reset_IBUF
    SLICE_X0Y94          FDCE                                         f  cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.877     2.042    clk_in_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  cnt_reg[5]/C
                         clock pessimism              0.000     2.042    
    SLICE_X0Y94          FDCE (Remov_fdce_C_CLR)     -0.092     1.950    cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           3.879    
  -------------------------------------------------------------------
                         slack                                  1.930    

Slack (MET) :             1.930ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.879ns  (logic 0.247ns (8.593%)  route 2.632ns (91.407%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     1.247 f  reset_IBUF_inst/O
                         net (fo=1605, routed)        2.632     3.879    reset_IBUF
    SLICE_X0Y94          FDCE                                         f  cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.877     2.042    clk_in_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  cnt_reg[6]/C
                         clock pessimism              0.000     2.042    
    SLICE_X0Y94          FDCE (Remov_fdce_C_CLR)     -0.092     1.950    cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           3.879    
  -------------------------------------------------------------------
                         slack                                  1.930    

Slack (MET) :             1.930ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.879ns  (logic 0.247ns (8.593%)  route 2.632ns (91.407%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     1.247 f  reset_IBUF_inst/O
                         net (fo=1605, routed)        2.632     3.879    reset_IBUF
    SLICE_X0Y94          FDCE                                         f  cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.877     2.042    clk_in_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  cnt_reg[7]/C
                         clock pessimism              0.000     2.042    
    SLICE_X0Y94          FDCE (Remov_fdce_C_CLR)     -0.092     1.950    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           3.879    
  -------------------------------------------------------------------
                         slack                                  1.930    

Slack (MET) :             1.930ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.879ns  (logic 0.247ns (8.593%)  route 2.632ns (91.407%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     1.247 f  reset_IBUF_inst/O
                         net (fo=1605, routed)        2.632     3.879    reset_IBUF
    SLICE_X0Y94          FDCE                                         f  cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.877     2.042    clk_in_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  cnt_reg[8]/C
                         clock pessimism              0.000     2.042    
    SLICE_X0Y94          FDCE (Remov_fdce_C_CLR)     -0.092     1.950    cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           3.879    
  -------------------------------------------------------------------
                         slack                                  1.930    

Slack (MET) :             1.973ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.247ns (8.466%)  route 2.675ns (91.534%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     1.247 f  reset_IBUF_inst/O
                         net (fo=1605, routed)        2.675     3.922    reset_IBUF
    SLICE_X0Y93          FDCE                                         f  cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.877     2.042    clk_in_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  cnt_reg[1]/C
                         clock pessimism              0.000     2.042    
    SLICE_X0Y93          FDCE (Remov_fdce_C_CLR)     -0.092     1.950    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           3.922    
  -------------------------------------------------------------------
                         slack                                  1.973    

Slack (MET) :             1.973ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.247ns (8.466%)  route 2.675ns (91.534%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     1.247 f  reset_IBUF_inst/O
                         net (fo=1605, routed)        2.675     3.922    reset_IBUF
    SLICE_X0Y93          FDCE                                         f  cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.877     2.042    clk_in_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  cnt_reg[2]/C
                         clock pessimism              0.000     2.042    
    SLICE_X0Y93          FDCE (Remov_fdce_C_CLR)     -0.092     1.950    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           3.922    
  -------------------------------------------------------------------
                         slack                                  1.973    





