

================================================================
== Vitis HLS Report for 'dataflow_parent_loop_proc'
================================================================
* Date:           Fri Dec  9 11:05:11 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.320 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max    | min |   max   |   Type  |
    +---------+---------+----------+-----------+-----+---------+---------+
    |       50|  8734366|  0.250 us|  43.672 ms|   50|  8734366|       no|
    +---------+---------+----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+-----------------------------------+---------+---------+----------+-----------+-----+-----+----------+
        |                                      |                                   |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline |
        |               Instance               |               Module              |   min   |   max   |    min   |    max    | min | max |   Type   |
        +--------------------------------------+-----------------------------------+---------+---------+----------+-----------+-----+-----+----------+
        |dataflow_in_loop_VITIS_LOOP_208_1_U0  |dataflow_in_loop_VITIS_LOOP_208_1  |       65|     2224|  0.325 us|  11.120 us|   18|  533|  dataflow|
        +--------------------------------------+-----------------------------------+---------+---------+----------+-----------+-----+-----+----------+

        * Loop: 
        +--------------------+---------+---------+-----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+-----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_208_1  |       49|  8734365|  68 ~ 2227|          -|          -|  0 ~ 16384|        no|
        +--------------------+---------+---------+-----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|     444|     102|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |      128|   223|   27217|   29146|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      18|    -|
|Register         |        -|     -|      64|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |      128|   223|   27725|   29266|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       20|    12|       6|      12|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+-----------------------------------+---------+-----+-------+-------+-----+
    |               Instance               |               Module              | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +--------------------------------------+-----------------------------------+---------+-----+-------+-------+-----+
    |dataflow_in_loop_VITIS_LOOP_208_1_U0  |dataflow_in_loop_VITIS_LOOP_208_1  |      128|  223|  27217|  29146|    0|
    +--------------------------------------+-----------------------------------+---------+-----+-------+-------+-----+
    |Total                                 |                                   |      128|  223|  27217|  29146|    0|
    +--------------------------------------+-----------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+-----+----+------------+------------+
    |        Variable Name       | Operation| DSP|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+-----+----+------------+------------+
    |loop_dataflow_input_count   |         +|   0|  148|  34|          32|           1|
    |loop_dataflow_output_count  |         +|   0|  148|  34|          32|           1|
    |bound_minus_1               |         -|   0|  148|  34|          32|           1|
    +----------------------------+----------+----+-----+----+------------+------------+
    |Total                       |          |   0|  444| 102|          96|           3|
    +----------------------------+----------+----+-----+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|   32|         64|
    |loop_dataflow_output_count  |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   64|        128|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |loop_dataflow_input_count   |  32|   0|   32|          0|
    |loop_dataflow_output_count  |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  64|   0|   64|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+---------------------+-----+-----+------------+---------------------------+--------------+
|mul_ln208            |   in|   32|     ap_none|                  mul_ln208|        scalar|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                       gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                       gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                       gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                       gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                       gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                       gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                       gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                       gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                       gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_WDATA     |  out|  128|       m_axi|                       gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|   16|       m_axi|                       gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                       gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                       gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                       gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                       gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                       gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                       gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                       gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                       gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                       gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_RDATA     |   in|  128|       m_axi|                       gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                       gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                       gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                       gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                       gmem|       pointer|
|in_r                 |   in|   64|     ap_none|                       in_r|        scalar|
|in_r_ap_vld          |   in|    1|     ap_none|                       in_r|        scalar|
|ctrl1_regp           |   in|   32|     ap_none|                 ctrl1_regp|       pointer|
|ctrl1_regp_ap_vld    |   in|    1|     ap_none|                 ctrl1_regp|       pointer|
|actp_regp            |   in|   32|     ap_none|                  actp_regp|       pointer|
|actp_regp_ap_vld     |   in|    1|     ap_none|                  actp_regp|       pointer|
|out_st_din           |  out|   64|     ap_fifo|                     out_st|       pointer|
|out_st_full_n        |   in|    1|     ap_fifo|                     out_st|       pointer|
|out_st_write         |  out|    1|     ap_fifo|                     out_st|       pointer|
|ap_clk               |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
+---------------------+-----+-----+------------+---------------------------+--------------+

