Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Jan 25 15:10:20 2024
| Host         : Nostromo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  29          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.236        0.000                      0                 1664        0.106        0.000                      0                 1664        4.020        0.000                       0                   802  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.236        0.000                      0                 1664        0.106        0.000                      0                 1664        4.020        0.000                       0                   802  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.236ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.236ns  (required time - arrival time)
  Source:                 CPU_CHIP_inst/regs/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwALUO/aux_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.742ns  (logic 4.531ns (67.203%)  route 2.211ns (32.797%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.601     5.122    CPU_CHIP_inst/regs/clk_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  CPU_CHIP_inst/regs/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.576 r  CPU_CHIP_inst/regs/regs_reg_1/DOADO[3]
                         net (fo=2, routed)           1.147     8.722    CPU_CHIP_inst/fwPCTOEX/aux0_out[3]
    SLICE_X9Y11          LUT3 (Prop_lut3_I2_O)        0.149     8.871 r  CPU_CHIP_inst/fwPCTOEX/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.615     9.486    CPU_CHIP_inst/core/coreadder/A_ALU[3]
    SLICE_X8Y11          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    10.090 r  CPU_CHIP_inst/core/coreadder/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.090    CPU_CHIP_inst/core/coreadder/plusOp_carry_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.207 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.207    CPU_CHIP_inst/core/coreadder/plusOp_carry__0_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.324 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.324    CPU_CHIP_inst/core/coreadder/plusOp_carry__1_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.441 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.441    CPU_CHIP_inst/core/coreadder/plusOp_carry__2_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.558 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.558    CPU_CHIP_inst/core/coreadder/plusOp_carry__3_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.675 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.675    CPU_CHIP_inst/core/coreadder/plusOp_carry__4_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.792 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.792    CPU_CHIP_inst/core/coreadder/plusOp_carry__5_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.107 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__6/O[3]
                         net (fo=1, routed)           0.450    11.557    CPU_CHIP_inst/fwCU_CONTROL/aux_reg[31][3]
    SLICE_X8Y19          LUT6 (Prop_lut6_I5_O)        0.307    11.864 r  CPU_CHIP_inst/fwCU_CONTROL/aux[31]_i_1__0/O
                         net (fo=1, routed)           0.000    11.864    CPU_CHIP_inst/fwALUO/aux_reg[31]_0[31]
    SLICE_X8Y19          FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.439    14.780    CPU_CHIP_inst/fwALUO/clk_IBUF_BUFG
    SLICE_X8Y19          FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[31]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X8Y19          FDRE (Setup_fdre_C_D)        0.081    15.100    CPU_CHIP_inst/fwALUO/aux_reg[31]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -11.864    
  -------------------------------------------------------------------
                         slack                                  3.236    

Slack (MET) :             3.256ns  (required time - arrival time)
  Source:                 CPU_CHIP_inst/regs/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwALUO/aux_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.671ns  (logic 4.423ns (66.300%)  route 2.248ns (33.700%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.601     5.122    CPU_CHIP_inst/regs/clk_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  CPU_CHIP_inst/regs/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.576 r  CPU_CHIP_inst/regs/regs_reg_1/DOADO[3]
                         net (fo=2, routed)           1.147     8.722    CPU_CHIP_inst/fwPCTOEX/aux0_out[3]
    SLICE_X9Y11          LUT3 (Prop_lut3_I2_O)        0.149     8.871 r  CPU_CHIP_inst/fwPCTOEX/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.615     9.486    CPU_CHIP_inst/core/coreadder/A_ALU[3]
    SLICE_X8Y11          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    10.090 r  CPU_CHIP_inst/core/coreadder/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.090    CPU_CHIP_inst/core/coreadder/plusOp_carry_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.207 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.207    CPU_CHIP_inst/core/coreadder/plusOp_carry__0_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.324 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.324    CPU_CHIP_inst/core/coreadder/plusOp_carry__1_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.441 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.441    CPU_CHIP_inst/core/coreadder/plusOp_carry__2_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.558 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.558    CPU_CHIP_inst/core/coreadder/plusOp_carry__3_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.675 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.675    CPU_CHIP_inst/core/coreadder/plusOp_carry__4_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.792 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.792    CPU_CHIP_inst/core/coreadder/plusOp_carry__5_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.011 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__6/O[0]
                         net (fo=1, routed)           0.487    11.498    CPU_CHIP_inst/fwCU_CONTROL/aux_reg[31][0]
    SLICE_X9Y18          LUT6 (Prop_lut6_I5_O)        0.295    11.793 r  CPU_CHIP_inst/fwCU_CONTROL/aux[28]_i_1__0/O
                         net (fo=1, routed)           0.000    11.793    CPU_CHIP_inst/fwALUO/aux_reg[31]_0[28]
    SLICE_X9Y18          FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.440    14.781    CPU_CHIP_inst/fwALUO/clk_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[28]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X9Y18          FDRE (Setup_fdre_C_D)        0.029    15.049    CPU_CHIP_inst/fwALUO/aux_reg[28]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -11.793    
  -------------------------------------------------------------------
                         slack                                  3.256    

Slack (MET) :             3.286ns  (required time - arrival time)
  Source:                 CPU_CHIP_inst/regs/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwALUO/aux_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.643ns  (logic 4.538ns (68.310%)  route 2.105ns (31.690%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.601     5.122    CPU_CHIP_inst/regs/clk_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  CPU_CHIP_inst/regs/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.576 r  CPU_CHIP_inst/regs/regs_reg_1/DOADO[3]
                         net (fo=2, routed)           1.147     8.722    CPU_CHIP_inst/fwPCTOEX/aux0_out[3]
    SLICE_X9Y11          LUT3 (Prop_lut3_I2_O)        0.149     8.871 r  CPU_CHIP_inst/fwPCTOEX/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.615     9.486    CPU_CHIP_inst/core/coreadder/A_ALU[3]
    SLICE_X8Y11          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    10.090 r  CPU_CHIP_inst/core/coreadder/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.090    CPU_CHIP_inst/core/coreadder/plusOp_carry_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.207 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.207    CPU_CHIP_inst/core/coreadder/plusOp_carry__0_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.324 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.324    CPU_CHIP_inst/core/coreadder/plusOp_carry__1_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.441 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.441    CPU_CHIP_inst/core/coreadder/plusOp_carry__2_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.558 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.558    CPU_CHIP_inst/core/coreadder/plusOp_carry__3_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.675 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.675    CPU_CHIP_inst/core/coreadder/plusOp_carry__4_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.792 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.792    CPU_CHIP_inst/core/coreadder/plusOp_carry__5_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.115 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__6/O[1]
                         net (fo=1, routed)           0.344    11.459    CPU_CHIP_inst/fwCU_CONTROL/aux_reg[31][1]
    SLICE_X9Y18          LUT6 (Prop_lut6_I5_O)        0.306    11.765 r  CPU_CHIP_inst/fwCU_CONTROL/aux[29]_i_1/O
                         net (fo=1, routed)           0.000    11.765    CPU_CHIP_inst/fwALUO/aux_reg[31]_0[29]
    SLICE_X9Y18          FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.440    14.781    CPU_CHIP_inst/fwALUO/clk_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[29]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X9Y18          FDRE (Setup_fdre_C_D)        0.031    15.051    CPU_CHIP_inst/fwALUO/aux_reg[29]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                         -11.765    
  -------------------------------------------------------------------
                         slack                                  3.286    

Slack (MET) :             3.343ns  (required time - arrival time)
  Source:                 CPU_CHIP_inst/regs/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwALUO/aux_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.631ns  (logic 4.449ns (67.095%)  route 2.182ns (32.905%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.601     5.122    CPU_CHIP_inst/regs/clk_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  CPU_CHIP_inst/regs/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.576 r  CPU_CHIP_inst/regs/regs_reg_1/DOADO[3]
                         net (fo=2, routed)           1.147     8.722    CPU_CHIP_inst/fwPCTOEX/aux0_out[3]
    SLICE_X9Y11          LUT3 (Prop_lut3_I2_O)        0.149     8.871 r  CPU_CHIP_inst/fwPCTOEX/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.615     9.486    CPU_CHIP_inst/core/coreadder/A_ALU[3]
    SLICE_X8Y11          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    10.090 r  CPU_CHIP_inst/core/coreadder/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.090    CPU_CHIP_inst/core/coreadder/plusOp_carry_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.207 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.207    CPU_CHIP_inst/core/coreadder/plusOp_carry__0_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.324 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.324    CPU_CHIP_inst/core/coreadder/plusOp_carry__1_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.441 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.441    CPU_CHIP_inst/core/coreadder/plusOp_carry__2_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.558 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.558    CPU_CHIP_inst/core/coreadder/plusOp_carry__3_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.675 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.675    CPU_CHIP_inst/core/coreadder/plusOp_carry__4_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.792 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.792    CPU_CHIP_inst/core/coreadder/plusOp_carry__5_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.031 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__6/O[2]
                         net (fo=1, routed)           0.421    11.452    CPU_CHIP_inst/fwCU_CONTROL/aux_reg[31][2]
    SLICE_X8Y19          LUT6 (Prop_lut6_I5_O)        0.301    11.753 r  CPU_CHIP_inst/fwCU_CONTROL/aux[30]_i_1__0/O
                         net (fo=1, routed)           0.000    11.753    CPU_CHIP_inst/fwALUO/aux_reg[31]_0[30]
    SLICE_X8Y19          FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.439    14.780    CPU_CHIP_inst/fwALUO/clk_IBUF_BUFG
    SLICE_X8Y19          FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[30]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X8Y19          FDRE (Setup_fdre_C_D)        0.077    15.096    CPU_CHIP_inst/fwALUO/aux_reg[30]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -11.753    
  -------------------------------------------------------------------
                         slack                                  3.343    

Slack (MET) :             3.357ns  (required time - arrival time)
  Source:                 CPU_CHIP_inst/regs/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwALUO/aux_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.611ns  (logic 4.414ns (66.767%)  route 2.197ns (33.233%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.601     5.122    CPU_CHIP_inst/regs/clk_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  CPU_CHIP_inst/regs/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.576 r  CPU_CHIP_inst/regs/regs_reg_1/DOADO[3]
                         net (fo=2, routed)           1.147     8.722    CPU_CHIP_inst/fwPCTOEX/aux0_out[3]
    SLICE_X9Y11          LUT3 (Prop_lut3_I2_O)        0.149     8.871 r  CPU_CHIP_inst/fwPCTOEX/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.615     9.486    CPU_CHIP_inst/core/coreadder/A_ALU[3]
    SLICE_X8Y11          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    10.090 r  CPU_CHIP_inst/core/coreadder/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.090    CPU_CHIP_inst/core/coreadder/plusOp_carry_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.207 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.207    CPU_CHIP_inst/core/coreadder/plusOp_carry__0_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.324 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.324    CPU_CHIP_inst/core/coreadder/plusOp_carry__1_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.441 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.441    CPU_CHIP_inst/core/coreadder/plusOp_carry__2_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.558 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.558    CPU_CHIP_inst/core/coreadder/plusOp_carry__3_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.675 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.675    CPU_CHIP_inst/core/coreadder/plusOp_carry__4_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.990 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__5/O[3]
                         net (fo=1, routed)           0.436    11.426    CPU_CHIP_inst/fwCU_CONTROL/aux_reg[27][3]
    SLICE_X10Y17         LUT6 (Prop_lut6_I5_O)        0.307    11.733 r  CPU_CHIP_inst/fwCU_CONTROL/aux[27]_i_1__0/O
                         net (fo=1, routed)           0.000    11.733    CPU_CHIP_inst/fwALUO/aux_reg[31]_0[27]
    SLICE_X10Y17         FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.443    14.784    CPU_CHIP_inst/fwALUO/clk_IBUF_BUFG
    SLICE_X10Y17         FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[27]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X10Y17         FDRE (Setup_fdre_C_D)        0.081    15.090    CPU_CHIP_inst/fwALUO/aux_reg[27]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -11.733    
  -------------------------------------------------------------------
                         slack                                  3.357    

Slack (MET) :             3.382ns  (required time - arrival time)
  Source:                 CPU_CHIP_inst/regs/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwALUO/aux_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.550ns  (logic 4.297ns (65.599%)  route 2.253ns (34.401%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.601     5.122    CPU_CHIP_inst/regs/clk_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  CPU_CHIP_inst/regs/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.576 r  CPU_CHIP_inst/regs/regs_reg_1/DOADO[3]
                         net (fo=2, routed)           1.147     8.722    CPU_CHIP_inst/fwPCTOEX/aux0_out[3]
    SLICE_X9Y11          LUT3 (Prop_lut3_I2_O)        0.149     8.871 r  CPU_CHIP_inst/fwPCTOEX/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.615     9.486    CPU_CHIP_inst/core/coreadder/A_ALU[3]
    SLICE_X8Y11          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    10.090 r  CPU_CHIP_inst/core/coreadder/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.090    CPU_CHIP_inst/core/coreadder/plusOp_carry_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.207 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.207    CPU_CHIP_inst/core/coreadder/plusOp_carry__0_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.324 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.324    CPU_CHIP_inst/core/coreadder/plusOp_carry__1_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.441 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.441    CPU_CHIP_inst/core/coreadder/plusOp_carry__2_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.558 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.558    CPU_CHIP_inst/core/coreadder/plusOp_carry__3_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.873 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__4/O[3]
                         net (fo=1, routed)           0.492    11.365    CPU_CHIP_inst/fwCU_CONTROL/aux_reg[23][3]
    SLICE_X9Y16          LUT6 (Prop_lut6_I5_O)        0.307    11.672 r  CPU_CHIP_inst/fwCU_CONTROL/aux[23]_i_1/O
                         net (fo=1, routed)           0.000    11.672    CPU_CHIP_inst/fwALUO/aux_reg[31]_0[23]
    SLICE_X9Y16          FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.443    14.784    CPU_CHIP_inst/fwALUO/clk_IBUF_BUFG
    SLICE_X9Y16          FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[23]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X9Y16          FDRE (Setup_fdre_C_D)        0.031    15.054    CPU_CHIP_inst/fwALUO/aux_reg[23]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                         -11.672    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.400ns  (required time - arrival time)
  Source:                 CPU_CHIP_inst/regs/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwALUO/aux_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.529ns  (logic 4.421ns (67.711%)  route 2.108ns (32.289%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.601     5.122    CPU_CHIP_inst/regs/clk_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  CPU_CHIP_inst/regs/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.576 r  CPU_CHIP_inst/regs/regs_reg_1/DOADO[3]
                         net (fo=2, routed)           1.147     8.722    CPU_CHIP_inst/fwPCTOEX/aux0_out[3]
    SLICE_X9Y11          LUT3 (Prop_lut3_I2_O)        0.149     8.871 r  CPU_CHIP_inst/fwPCTOEX/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.615     9.486    CPU_CHIP_inst/core/coreadder/A_ALU[3]
    SLICE_X8Y11          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    10.090 r  CPU_CHIP_inst/core/coreadder/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.090    CPU_CHIP_inst/core/coreadder/plusOp_carry_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.207 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.207    CPU_CHIP_inst/core/coreadder/plusOp_carry__0_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.324 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.324    CPU_CHIP_inst/core/coreadder/plusOp_carry__1_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.441 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.441    CPU_CHIP_inst/core/coreadder/plusOp_carry__2_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.558 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.558    CPU_CHIP_inst/core/coreadder/plusOp_carry__3_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.675 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.675    CPU_CHIP_inst/core/coreadder/plusOp_carry__4_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.998 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__5/O[1]
                         net (fo=1, routed)           0.347    11.345    CPU_CHIP_inst/fwCU_CONTROL/aux_reg[27][1]
    SLICE_X9Y17          LUT6 (Prop_lut6_I5_O)        0.306    11.651 r  CPU_CHIP_inst/fwCU_CONTROL/aux[25]_i_1/O
                         net (fo=1, routed)           0.000    11.651    CPU_CHIP_inst/fwALUO/aux_reg[31]_0[25]
    SLICE_X9Y17          FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.442    14.783    CPU_CHIP_inst/fwALUO/clk_IBUF_BUFG
    SLICE_X9Y17          FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[25]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X9Y17          FDRE (Setup_fdre_C_D)        0.029    15.051    CPU_CHIP_inst/fwALUO/aux_reg[25]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                         -11.651    
  -------------------------------------------------------------------
                         slack                                  3.400    

Slack (MET) :             3.425ns  (required time - arrival time)
  Source:                 CPU_CHIP_inst/regs/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwALUO/aux_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.539ns  (logic 4.306ns (65.852%)  route 2.233ns (34.148%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.601     5.122    CPU_CHIP_inst/regs/clk_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  CPU_CHIP_inst/regs/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.576 r  CPU_CHIP_inst/regs/regs_reg_1/DOADO[3]
                         net (fo=2, routed)           1.147     8.722    CPU_CHIP_inst/fwPCTOEX/aux0_out[3]
    SLICE_X9Y11          LUT3 (Prop_lut3_I2_O)        0.149     8.871 r  CPU_CHIP_inst/fwPCTOEX/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.615     9.486    CPU_CHIP_inst/core/coreadder/A_ALU[3]
    SLICE_X8Y11          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    10.090 r  CPU_CHIP_inst/core/coreadder/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.090    CPU_CHIP_inst/core/coreadder/plusOp_carry_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.207 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.207    CPU_CHIP_inst/core/coreadder/plusOp_carry__0_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.324 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.324    CPU_CHIP_inst/core/coreadder/plusOp_carry__1_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.441 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.441    CPU_CHIP_inst/core/coreadder/plusOp_carry__2_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.558 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.558    CPU_CHIP_inst/core/coreadder/plusOp_carry__3_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.675 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.675    CPU_CHIP_inst/core/coreadder/plusOp_carry__4_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.894 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__5/O[0]
                         net (fo=1, routed)           0.472    11.366    CPU_CHIP_inst/fwCU_CONTROL/aux_reg[27][0]
    SLICE_X10Y17         LUT6 (Prop_lut6_I5_O)        0.295    11.661 r  CPU_CHIP_inst/fwCU_CONTROL/aux[24]_i_1/O
                         net (fo=1, routed)           0.000    11.661    CPU_CHIP_inst/fwALUO/aux_reg[31]_0[24]
    SLICE_X10Y17         FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.443    14.784    CPU_CHIP_inst/fwALUO/clk_IBUF_BUFG
    SLICE_X10Y17         FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[24]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X10Y17         FDRE (Setup_fdre_C_D)        0.077    15.086    CPU_CHIP_inst/fwALUO/aux_reg[24]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -11.661    
  -------------------------------------------------------------------
                         slack                                  3.425    

Slack (MET) :             3.493ns  (required time - arrival time)
  Source:                 CPU_CHIP_inst/regs/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwALUO/aux_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.437ns  (logic 4.189ns (65.075%)  route 2.248ns (34.925%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.601     5.122    CPU_CHIP_inst/regs/clk_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  CPU_CHIP_inst/regs/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.576 r  CPU_CHIP_inst/regs/regs_reg_1/DOADO[3]
                         net (fo=2, routed)           1.147     8.722    CPU_CHIP_inst/fwPCTOEX/aux0_out[3]
    SLICE_X9Y11          LUT3 (Prop_lut3_I2_O)        0.149     8.871 r  CPU_CHIP_inst/fwPCTOEX/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.615     9.486    CPU_CHIP_inst/core/coreadder/A_ALU[3]
    SLICE_X8Y11          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    10.090 r  CPU_CHIP_inst/core/coreadder/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.090    CPU_CHIP_inst/core/coreadder/plusOp_carry_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.207 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.207    CPU_CHIP_inst/core/coreadder/plusOp_carry__0_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.324 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.324    CPU_CHIP_inst/core/coreadder/plusOp_carry__1_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.441 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.441    CPU_CHIP_inst/core/coreadder/plusOp_carry__2_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.558 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.558    CPU_CHIP_inst/core/coreadder/plusOp_carry__3_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.777 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__4/O[0]
                         net (fo=1, routed)           0.487    11.264    CPU_CHIP_inst/fwCU_CONTROL/aux_reg[23][0]
    SLICE_X9Y16          LUT6 (Prop_lut6_I5_O)        0.295    11.559 r  CPU_CHIP_inst/fwCU_CONTROL/aux[20]_i_1/O
                         net (fo=1, routed)           0.000    11.559    CPU_CHIP_inst/fwALUO/aux_reg[31]_0[20]
    SLICE_X9Y16          FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.443    14.784    CPU_CHIP_inst/fwALUO/clk_IBUF_BUFG
    SLICE_X9Y16          FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[20]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X9Y16          FDRE (Setup_fdre_C_D)        0.029    15.052    CPU_CHIP_inst/fwALUO/aux_reg[20]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -11.559    
  -------------------------------------------------------------------
                         slack                                  3.493    

Slack (MET) :             3.512ns  (required time - arrival time)
  Source:                 CPU_CHIP_inst/regs/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwALUO/aux_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.422ns  (logic 4.063ns (63.263%)  route 2.359ns (36.737%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.601     5.122    CPU_CHIP_inst/regs/clk_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  CPU_CHIP_inst/regs/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.576 r  CPU_CHIP_inst/regs/regs_reg_1/DOADO[3]
                         net (fo=2, routed)           1.147     8.722    CPU_CHIP_inst/fwPCTOEX/aux0_out[3]
    SLICE_X9Y11          LUT3 (Prop_lut3_I2_O)        0.149     8.871 r  CPU_CHIP_inst/fwPCTOEX/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.615     9.486    CPU_CHIP_inst/core/coreadder/A_ALU[3]
    SLICE_X8Y11          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    10.090 r  CPU_CHIP_inst/core/coreadder/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.090    CPU_CHIP_inst/core/coreadder/plusOp_carry_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.207 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.207    CPU_CHIP_inst/core/coreadder/plusOp_carry__0_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.324 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.324    CPU_CHIP_inst/core/coreadder/plusOp_carry__1_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.639 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__2/O[3]
                         net (fo=1, routed)           0.598    11.237    CPU_CHIP_inst/fwCU_CONTROL/aux_reg[15][3]
    SLICE_X9Y14          LUT6 (Prop_lut6_I5_O)        0.307    11.544 r  CPU_CHIP_inst/fwCU_CONTROL/aux[15]_i_1/O
                         net (fo=1, routed)           0.000    11.544    CPU_CHIP_inst/fwALUO/aux_reg[31]_0[15]
    SLICE_X9Y14          FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.445    14.786    CPU_CHIP_inst/fwALUO/clk_IBUF_BUFG
    SLICE_X9Y14          FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[15]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X9Y14          FDRE (Setup_fdre_C_D)        0.031    15.056    CPU_CHIP_inst/fwALUO/aux_reg[15]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -11.544    
  -------------------------------------------------------------------
                         slack                                  3.512    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 CPU_CHIP_inst/ir/aux_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwFUNCT/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.562     1.445    CPU_CHIP_inst/ir/clk_IBUF_BUFG
    SLICE_X15Y15         FDRE                                         r  CPU_CHIP_inst/ir/aux_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  CPU_CHIP_inst/ir/aux_reg[27]/Q
                         net (fo=1, routed)           0.054     1.640    CPU_CHIP_inst/fwFUNCT/Q[0]
    SLICE_X14Y15         FDRE                                         r  CPU_CHIP_inst/fwFUNCT/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.830     1.957    CPU_CHIP_inst/fwFUNCT/clk_IBUF_BUFG
    SLICE_X14Y15         FDRE                                         r  CPU_CHIP_inst/fwFUNCT/aux_reg[0]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X14Y15         FDRE (Hold_fdre_C_D)         0.076     1.534    CPU_CHIP_inst/fwFUNCT/aux_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 CPU_CHIP_inst/ir/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwADDRB/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.564     1.447    CPU_CHIP_inst/ir/clk_IBUF_BUFG
    SLICE_X11Y10         FDRE                                         r  CPU_CHIP_inst/ir/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  CPU_CHIP_inst/ir/aux_reg[0]/Q
                         net (fo=1, routed)           0.056     1.644    CPU_CHIP_inst/fwADDRB/aux_reg[0]_0
    SLICE_X11Y10         FDRE                                         r  CPU_CHIP_inst/fwADDRB/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.834     1.961    CPU_CHIP_inst/fwADDRB/clk_IBUF_BUFG
    SLICE_X11Y10         FDRE                                         r  CPU_CHIP_inst/fwADDRB/aux_reg[0]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X11Y10         FDRE (Hold_fdre_C_D)         0.075     1.522    CPU_CHIP_inst/fwADDRB/aux_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 CPU_CHIP_inst/ram/b3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwMEM/aux_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.584     1.467    CPU_CHIP_inst/ram/clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  CPU_CHIP_inst/ram/b3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  CPU_CHIP_inst/ram/b3_reg[6]/Q
                         net (fo=1, routed)           0.103     1.711    CPU_CHIP_inst/fwMEM/D[30]
    SLICE_X7Y19          FDRE                                         r  CPU_CHIP_inst/fwMEM/aux_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.854     1.981    CPU_CHIP_inst/fwMEM/clk_IBUF_BUFG
    SLICE_X7Y19          FDRE                                         r  CPU_CHIP_inst/fwMEM/aux_reg[30]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X7Y19          FDRE (Hold_fdre_C_D)         0.072     1.554    CPU_CHIP_inst/fwMEM/aux_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 CPU_CHIP_inst/ram/b1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwMEM/aux_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.587     1.470    CPU_CHIP_inst/ram/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  CPU_CHIP_inst/ram/b1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  CPU_CHIP_inst/ram/b1_reg[7]/Q
                         net (fo=1, routed)           0.102     1.713    CPU_CHIP_inst/fwMEM/D[15]
    SLICE_X6Y17          FDRE                                         r  CPU_CHIP_inst/fwMEM/aux_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.856     1.983    CPU_CHIP_inst/fwMEM/clk_IBUF_BUFG
    SLICE_X6Y17          FDRE                                         r  CPU_CHIP_inst/fwMEM/aux_reg[15]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X6Y17          FDRE (Hold_fdre_C_D)         0.063     1.547    CPU_CHIP_inst/fwMEM/aux_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 CPU_CHIP_inst/fwALUO/aux_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/ram/memory_reg[5][0][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.276%)  route 0.134ns (48.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.562     1.445    CPU_CHIP_inst/fwALUO/clk_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  CPU_CHIP_inst/fwALUO/aux_reg[7]/Q
                         net (fo=18, routed)          0.134     1.720    CPU_CHIP_inst/ram/memory_reg[0][3][7]_0[7]
    SLICE_X11Y13         FDRE                                         r  CPU_CHIP_inst/ram/memory_reg[5][0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.831     1.958    CPU_CHIP_inst/ram/clk_IBUF_BUFG
    SLICE_X11Y13         FDRE                                         r  CPU_CHIP_inst/ram/memory_reg[5][0][7]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X11Y13         FDRE (Hold_fdre_C_D)         0.070     1.550    CPU_CHIP_inst/ram/memory_reg[5][0][7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 CPU_CHIP_inst/ram/memory_reg[2][1][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/ram/b1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.281ns (84.358%)  route 0.052ns (15.642%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.559     1.442    CPU_CHIP_inst/ram/clk_IBUF_BUFG
    SLICE_X15Y18         FDRE                                         r  CPU_CHIP_inst/ram/memory_reg[2][1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  CPU_CHIP_inst/ram/memory_reg[2][1][2]/Q
                         net (fo=1, routed)           0.052     1.635    CPU_CHIP_inst/ram/memory_reg[2][1]_38[2]
    SLICE_X14Y18         LUT6 (Prop_lut6_I1_O)        0.045     1.680 r  CPU_CHIP_inst/ram/b1[2]_i_4/O
                         net (fo=1, routed)           0.000     1.680    CPU_CHIP_inst/ram/b1[2]_i_4_n_0
    SLICE_X14Y18         MUXF7 (Prop_muxf7_I0_O)      0.073     1.753 r  CPU_CHIP_inst/ram/b1_reg[2]_i_2/O
                         net (fo=1, routed)           0.000     1.753    CPU_CHIP_inst/ram/b1_reg[2]_i_2_n_0
    SLICE_X14Y18         MUXF8 (Prop_muxf8_I0_O)      0.022     1.775 r  CPU_CHIP_inst/ram/b1_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.775    CPU_CHIP_inst/ram/memory[0][1]_17[2]
    SLICE_X14Y18         FDRE                                         r  CPU_CHIP_inst/ram/b1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.827     1.954    CPU_CHIP_inst/ram/clk_IBUF_BUFG
    SLICE_X14Y18         FDRE                                         r  CPU_CHIP_inst/ram/b1_reg[2]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X14Y18         FDRE (Hold_fdre_C_D)         0.134     1.589    CPU_CHIP_inst/ram/b1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 CPU_CHIP_inst/fwALUO/aux_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/pc/PC_REG_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.688%)  route 0.160ns (46.312%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.562     1.445    CPU_CHIP_inst/fwALUO/clk_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  CPU_CHIP_inst/fwALUO/aux_reg[6]/Q
                         net (fo=18, routed)          0.160     1.747    CPU_CHIP_inst/pc/PC_REG_reg[8]_0[5]
    SLICE_X10Y12         LUT6 (Prop_lut6_I0_O)        0.045     1.792 r  CPU_CHIP_inst/pc/PC_REG[6]_i_1/O
                         net (fo=1, routed)           0.000     1.792    CPU_CHIP_inst/pc/MUX_OUT[6]
    SLICE_X10Y12         FDRE                                         r  CPU_CHIP_inst/pc/PC_REG_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.832     1.959    CPU_CHIP_inst/pc/clk_IBUF_BUFG
    SLICE_X10Y12         FDRE                                         r  CPU_CHIP_inst/pc/PC_REG_reg[6]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X10Y12         FDRE (Hold_fdre_C_D)         0.121     1.602    CPU_CHIP_inst/pc/PC_REG_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 CPU_CHIP_inst/ram/memory_reg[4][0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/ram/b0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.283ns (83.950%)  route 0.054ns (16.050%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.591     1.474    CPU_CHIP_inst/ram/clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  CPU_CHIP_inst/ram/memory_reg[4][0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  CPU_CHIP_inst/ram/memory_reg[4][0][1]/Q
                         net (fo=1, routed)           0.054     1.669    CPU_CHIP_inst/ram/memory_reg[4][0]_24[1]
    SLICE_X2Y14          LUT6 (Prop_lut6_I5_O)        0.045     1.714 r  CPU_CHIP_inst/ram/b0[1]_i_5/O
                         net (fo=1, routed)           0.000     1.714    CPU_CHIP_inst/ram/b0[1]_i_5_n_0
    SLICE_X2Y14          MUXF7 (Prop_muxf7_I1_O)      0.075     1.789 r  CPU_CHIP_inst/ram/b0_reg[1]_i_2/O
                         net (fo=1, routed)           0.000     1.789    CPU_CHIP_inst/ram/b0_reg[1]_i_2_n_0
    SLICE_X2Y14          MUXF8 (Prop_muxf8_I0_O)      0.022     1.811 r  CPU_CHIP_inst/ram/b0_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.811    CPU_CHIP_inst/ram/memory[0][0]_16[1]
    SLICE_X2Y14          FDRE                                         r  CPU_CHIP_inst/ram/b0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.861     1.988    CPU_CHIP_inst/ram/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  CPU_CHIP_inst/ram/b0_reg[1]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X2Y14          FDRE (Hold_fdre_C_D)         0.134     1.621    CPU_CHIP_inst/ram/b0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 CPU_CHIP_inst/ir/aux_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwOP/aux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.562     1.445    CPU_CHIP_inst/ir/clk_IBUF_BUFG
    SLICE_X15Y15         FDRE                                         r  CPU_CHIP_inst/ir/aux_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  CPU_CHIP_inst/ir/aux_reg[31]/Q
                         net (fo=1, routed)           0.116     1.702    CPU_CHIP_inst/fwOP/aux_reg[1]_0[1]
    SLICE_X15Y15         FDRE                                         r  CPU_CHIP_inst/fwOP/aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.830     1.957    CPU_CHIP_inst/fwOP/clk_IBUF_BUFG
    SLICE_X15Y15         FDRE                                         r  CPU_CHIP_inst/fwOP/aux_reg[1]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X15Y15         FDRE (Hold_fdre_C_D)         0.066     1.511    CPU_CHIP_inst/fwOP/aux_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 CPU_CHIP_inst/ram/b1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwMEM/aux_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.558     1.441    CPU_CHIP_inst/ram/clk_IBUF_BUFG
    SLICE_X10Y19         FDRE                                         r  CPU_CHIP_inst/ram/b1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  CPU_CHIP_inst/ram/b1_reg[4]/Q
                         net (fo=1, routed)           0.113     1.718    CPU_CHIP_inst/fwMEM/D[12]
    SLICE_X10Y18         FDRE                                         r  CPU_CHIP_inst/fwMEM/aux_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.827     1.954    CPU_CHIP_inst/fwMEM/clk_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  CPU_CHIP_inst/fwMEM/aux_reg[12]/C
                         clock pessimism             -0.498     1.456    
    SLICE_X10Y18         FDRE (Hold_fdre_C_D)         0.064     1.520    CPU_CHIP_inst/fwMEM/aux_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y6    CPU_CHIP_inst/regs/regs_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y6    CPU_CHIP_inst/regs/regs_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y7    CPU_CHIP_inst/regs/regs_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y7    CPU_CHIP_inst/regs/regs_reg_2/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y15    CPU_CHIP_inst/fwADDRA/aux_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y15    CPU_CHIP_inst/fwADDRA/aux_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y10   CPU_CHIP_inst/fwADDRB/aux_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y10    CPU_CHIP_inst/fwADDRB/aux_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y11    CPU_CHIP_inst/fwADDRB/aux_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y10   CPU_CHIP_inst/fwADDRB/aux_reg[5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y10   CPU_CHIP_inst/fwADDRB/aux_reg[5]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y14   CPU_CHIP_inst/fwADDRB/aux_reg[8]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y14   CPU_CHIP_inst/fwADDRB/aux_reg[8]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y14   CPU_CHIP_inst/fwCUEX/aux_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y14   CPU_CHIP_inst/fwCUEX/aux_reg[4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y14   CPU_CHIP_inst/fwCUEX/aux_reg[7]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y14   CPU_CHIP_inst/fwCUEX/aux_reg[7]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y10   CPU_CHIP_inst/fwWADDREX/aux_reg[0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y10   CPU_CHIP_inst/fwWADDREX/aux_reg[0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y10   CPU_CHIP_inst/fwADDRB/aux_reg[5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y10   CPU_CHIP_inst/fwADDRB/aux_reg[5]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y14   CPU_CHIP_inst/fwADDRB/aux_reg[8]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y14   CPU_CHIP_inst/fwADDRB/aux_reg[8]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y14   CPU_CHIP_inst/fwCUEX/aux_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y14   CPU_CHIP_inst/fwCUEX/aux_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y14   CPU_CHIP_inst/fwCUEX/aux_reg[7]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y14   CPU_CHIP_inst/fwCUEX/aux_reg[7]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y10   CPU_CHIP_inst/fwWADDREX/aux_reg[0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y10   CPU_CHIP_inst/fwWADDREX/aux_reg[0]_srl4/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_CHIP_inst/pc/PC_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.423ns  (logic 4.527ns (43.436%)  route 5.895ns (56.564%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.565     5.086    CPU_CHIP_inst/pc/clk_IBUF_BUFG
    SLICE_X10Y12         FDRE                                         r  CPU_CHIP_inst/pc/PC_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  CPU_CHIP_inst/pc/PC_REG_reg[0]/Q
                         net (fo=30, routed)          2.473     8.077    CPU_CHIP_inst/pc/Q[0]
    SLICE_X42Y17         LUT6 (Prop_lut6_I3_O)        0.124     8.201 r  CPU_CHIP_inst/pc/display_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.850     9.051    CPU_CHIP_inst/pc/display_OBUF[2]_inst_i_2_n_0
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.146     9.197 r  CPU_CHIP_inst/pc/display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.573    11.770    display_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.739    15.509 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.509    display[2]
    U8                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/fwCONTROLMEM/aux_reg[7]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBUS_PORT[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.928ns  (logic 4.304ns (43.355%)  route 5.624ns (56.645%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.564     5.085    CPU_CHIP_inst/fwCONTROLMEM/clk_IBUF_BUFG
    SLICE_X10Y14         FDRE                                         r  CPU_CHIP_inst/fwCONTROLMEM/aux_reg[7]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDRE (Prop_fdre_C_Q)         0.478     5.563 r  CPU_CHIP_inst/fwCONTROLMEM/aux_reg[7]__0/Q
                         net (fo=32, routed)          1.776     7.339    CPU_CHIP_inst/fwCONTROLMEM_n_0
    SLICE_X10Y18         LUT3 (Prop_lut3_I1_O)        0.301     7.640 r  CPU_CHIP_inst/OBUS_PORT_OBUF[10]_inst_i_1/O
                         net (fo=3, routed)           3.848    11.488    OBUS_PORT_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    15.014 r  OBUS_PORT_OBUF[10]_inst/O
                         net (fo=0)                   0.000    15.014    OBUS_PORT[10]
    W3                                                                r  OBUS_PORT[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/pc/PC_REG_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.709ns  (logic 4.235ns (43.626%)  route 5.473ns (56.374%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.565     5.086    CPU_CHIP_inst/pc/clk_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  CPU_CHIP_inst/pc/PC_REG_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.456     5.542 f  CPU_CHIP_inst/pc/PC_REG_reg[5]/Q
                         net (fo=24, routed)          2.089     7.631    displays_inst/display_OBUF[6]_inst_i_1[1]
    SLICE_X40Y17         LUT3 (Prop_lut3_I2_O)        0.124     7.755 r  displays_inst/display_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.670     8.426    CPU_CHIP_inst/pc/display[6]_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I0_O)        0.124     8.550 r  CPU_CHIP_inst/pc/display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.714    11.263    display_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.795 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.795    display[6]
    U7                                                                r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/pc/PC_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.705ns  (logic 4.270ns (44.001%)  route 5.435ns (55.999%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.567     5.088    CPU_CHIP_inst/pc/clk_IBUF_BUFG
    SLICE_X8Y10          FDRE                                         r  CPU_CHIP_inst/pc/PC_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.518     5.606 r  CPU_CHIP_inst/pc/PC_REG_reg[2]/Q
                         net (fo=28, routed)          2.426     8.032    CPU_CHIP_inst/pc/Q[2]
    SLICE_X40Y17         LUT6 (Prop_lut6_I4_O)        0.124     8.156 r  CPU_CHIP_inst/pc/display_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.488     8.644    CPU_CHIP_inst/pc/display_OBUF[5]_inst_i_2_n_0
    SLICE_X40Y17         LUT5 (Prop_lut5_I0_O)        0.124     8.768 r  CPU_CHIP_inst/pc/display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.521    11.289    display_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.793 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.793    display[5]
    V5                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/pc/PC_REG_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.633ns  (logic 4.474ns (46.444%)  route 5.159ns (53.557%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.565     5.086    CPU_CHIP_inst/pc/clk_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  CPU_CHIP_inst/pc/PC_REG_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  CPU_CHIP_inst/pc/PC_REG_reg[4]/Q
                         net (fo=25, routed)          2.354     7.896    displays_inst/display_OBUF[6]_inst_i_1[0]
    SLICE_X42Y18         LUT3 (Prop_lut3_I0_O)        0.150     8.046 r  displays_inst/display_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.290     8.336    CPU_CHIP_inst/pc/display[4]
    SLICE_X42Y18         LUT6 (Prop_lut6_I0_O)        0.348     8.684 r  CPU_CHIP_inst/pc/display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.515    11.199    display_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.719 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.719    display[4]
    U5                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/fwCONTROLMEM/aux_reg[7]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBUS_PORT[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.579ns  (logic 4.517ns (47.159%)  route 5.061ns (52.841%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.564     5.085    CPU_CHIP_inst/fwCONTROLMEM/clk_IBUF_BUFG
    SLICE_X10Y14         FDRE                                         r  CPU_CHIP_inst/fwCONTROLMEM/aux_reg[7]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDRE (Prop_fdre_C_Q)         0.478     5.563 r  CPU_CHIP_inst/fwCONTROLMEM/aux_reg[7]__0/Q
                         net (fo=32, routed)          1.119     6.682    CPU_CHIP_inst/fwCONTROLMEM_n_0
    SLICE_X11Y12         LUT3 (Prop_lut3_I1_O)        0.329     7.011 r  CPU_CHIP_inst/OBUS_PORT_OBUF[9]_inst_i_1/O
                         net (fo=3, routed)           3.942    10.954    OBUS_PORT_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.710    14.664 r  OBUS_PORT_OBUF[9]_inst/O
                         net (fo=0)                   0.000    14.664    OBUS_PORT[9]
    V3                                                                r  OBUS_PORT[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/pc/PC_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.459ns  (logic 4.178ns (44.167%)  route 5.281ns (55.833%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.567     5.088    CPU_CHIP_inst/pc/clk_IBUF_BUFG
    SLICE_X8Y10          FDRE                                         r  CPU_CHIP_inst/pc/PC_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.518     5.606 r  CPU_CHIP_inst/pc/PC_REG_reg[2]/Q
                         net (fo=28, routed)          2.717     8.323    CPU_CHIP_inst/pc/Q[2]
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.124     8.447 r  CPU_CHIP_inst/pc/display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.564    11.011    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.547 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.547    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/pc/PC_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.319ns  (logic 4.153ns (44.560%)  route 5.167ns (55.440%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.565     5.086    CPU_CHIP_inst/pc/clk_IBUF_BUFG
    SLICE_X10Y12         FDRE                                         r  CPU_CHIP_inst/pc/PC_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  CPU_CHIP_inst/pc/PC_REG_reg[1]/Q
                         net (fo=29, routed)          2.579     8.183    CPU_CHIP_inst/pc/Q[1]
    SLICE_X42Y17         LUT6 (Prop_lut6_I4_O)        0.124     8.307 r  CPU_CHIP_inst/pc/display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.588    10.895    display_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.406 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.406    display[0]
    W7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/pc/PC_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.008ns  (logic 4.171ns (46.306%)  route 4.837ns (53.694%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.565     5.086    CPU_CHIP_inst/pc/clk_IBUF_BUFG
    SLICE_X10Y12         FDRE                                         r  CPU_CHIP_inst/pc/PC_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  CPU_CHIP_inst/pc/PC_REG_reg[1]/Q
                         net (fo=29, routed)          2.268     7.872    CPU_CHIP_inst/pc/Q[1]
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124     7.996 r  CPU_CHIP_inst/pc/display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.569    10.565    display_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.094 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.094    display[1]
    W6                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/ir/aux_reg[31]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INS_BUS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.979ns  (logic 3.977ns (44.296%)  route 5.002ns (55.704%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.555     5.076    CPU_CHIP_inst/ir/clk_IBUF_BUFG
    SLICE_X28Y18         FDRE                                         r  CPU_CHIP_inst/ir/aux_reg[31]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  CPU_CHIP_inst/ir/aux_reg[31]_lopt_replica/Q
                         net (fo=1, routed)           5.002    10.534    lopt_3
    L1                   OBUF (Prop_obuf_I_O)         3.521    14.055 r  INS_BUS_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.055    INS_BUS[4]
    L1                                                                r  INS_BUS[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_CHIP_inst/fwALUMEM/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBUS_PORT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.392ns (69.120%)  route 0.622ns (30.880%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.591     1.474    CPU_CHIP_inst/fwALUMEM/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  CPU_CHIP_inst/fwALUMEM/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  CPU_CHIP_inst/fwALUMEM/aux_reg[0]/Q
                         net (fo=1, routed)           0.156     1.771    CPU_CHIP_inst/fwALUMEM_n_31
    SLICE_X1Y15          LUT3 (Prop_lut3_I2_O)        0.045     1.816 r  CPU_CHIP_inst/OBUS_PORT_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.466     2.282    OBUS_PORT_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.488 r  OBUS_PORT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.488    OBUS_PORT[0]
    U16                                                               r  OBUS_PORT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/fwALUMEM/aux_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBUS_PORT[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 1.431ns (69.956%)  route 0.615ns (30.044%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.588     1.471    CPU_CHIP_inst/fwALUMEM/clk_IBUF_BUFG
    SLICE_X7Y16          FDRE                                         r  CPU_CHIP_inst/fwALUMEM/aux_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.128     1.599 r  CPU_CHIP_inst/fwALUMEM/aux_reg[8]/Q
                         net (fo=1, routed)           0.086     1.685    CPU_CHIP_inst/fwALUMEM_n_23
    SLICE_X7Y16          LUT3 (Prop_lut3_I2_O)        0.098     1.783 r  CPU_CHIP_inst/OBUS_PORT_OBUF[8]_inst_i_1/O
                         net (fo=3, routed)           0.529     2.312    OBUS_PORT_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.517 r  OBUS_PORT_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.517    OBUS_PORT[8]
    V13                                                               r  OBUS_PORT[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/fwMEM/aux_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBUS_PORT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.079ns  (logic 1.459ns (70.188%)  route 0.620ns (29.812%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.591     1.474    CPU_CHIP_inst/fwMEM/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  CPU_CHIP_inst/fwMEM/aux_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  CPU_CHIP_inst/fwMEM/aux_reg[3]/Q
                         net (fo=1, routed)           0.191     1.806    CPU_CHIP_inst/fwMEM_n_28
    SLICE_X1Y15          LUT3 (Prop_lut3_I0_O)        0.046     1.852 r  CPU_CHIP_inst/OBUS_PORT_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.429     2.281    OBUS_PORT_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.272     3.553 r  OBUS_PORT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.553    OBUS_PORT[3]
    V19                                                               r  OBUS_PORT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/fwMEM/aux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBUS_PORT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.143ns  (logic 1.459ns (68.062%)  route 0.684ns (31.938%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.589     1.472    CPU_CHIP_inst/fwMEM/clk_IBUF_BUFG
    SLICE_X7Y14          FDRE                                         r  CPU_CHIP_inst/fwMEM/aux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  CPU_CHIP_inst/fwMEM/aux_reg[4]/Q
                         net (fo=1, routed)           0.191     1.804    CPU_CHIP_inst/fwMEM_n_27
    SLICE_X7Y14          LUT3 (Prop_lut3_I0_O)        0.046     1.850 r  CPU_CHIP_inst/OBUS_PORT_OBUF[4]_inst_i_1/O
                         net (fo=3, routed)           0.493     2.344    OBUS_PORT_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.272     3.615 r  OBUS_PORT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.615    OBUS_PORT[4]
    W18                                                               r  OBUS_PORT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/fwALUMEM/aux_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBUS_PORT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.228ns  (logic 1.388ns (62.305%)  route 0.840ns (37.695%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.563     1.446    CPU_CHIP_inst/fwALUMEM/clk_IBUF_BUFG
    SLICE_X11Y12         FDRE                                         r  CPU_CHIP_inst/fwALUMEM/aux_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  CPU_CHIP_inst/fwALUMEM/aux_reg[7]/Q
                         net (fo=1, routed)           0.156     1.743    CPU_CHIP_inst/fwALUMEM_n_24
    SLICE_X11Y12         LUT3 (Prop_lut3_I2_O)        0.045     1.788 r  CPU_CHIP_inst/OBUS_PORT_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           0.684     2.472    OBUS_PORT_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.674 r  OBUS_PORT_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.674    OBUS_PORT[7]
    V14                                                               r  OBUS_PORT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/fwALUMEM/aux_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBUS_PORT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.309ns  (logic 1.402ns (60.705%)  route 0.907ns (39.295%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.560     1.443    CPU_CHIP_inst/fwALUMEM/clk_IBUF_BUFG
    SLICE_X9Y17          FDRE                                         r  CPU_CHIP_inst/fwALUMEM/aux_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  CPU_CHIP_inst/fwALUMEM/aux_reg[5]/Q
                         net (fo=1, routed)           0.220     1.804    CPU_CHIP_inst/fwALUMEM_n_26
    SLICE_X9Y17          LUT3 (Prop_lut3_I2_O)        0.045     1.849 r  CPU_CHIP_inst/OBUS_PORT_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           0.687     2.536    OBUS_PORT_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.752 r  OBUS_PORT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.752    OBUS_PORT[5]
    U15                                                               r  OBUS_PORT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/fwMEM/aux_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBUS_PORT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.326ns  (logic 1.487ns (63.931%)  route 0.839ns (36.069%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.589     1.472    CPU_CHIP_inst/fwMEM/clk_IBUF_BUFG
    SLICE_X6Y14          FDRE                                         r  CPU_CHIP_inst/fwMEM/aux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  CPU_CHIP_inst/fwMEM/aux_reg[6]/Q
                         net (fo=1, routed)           0.252     1.888    CPU_CHIP_inst/fwMEM_n_25
    SLICE_X6Y14          LUT3 (Prop_lut3_I0_O)        0.043     1.931 r  CPU_CHIP_inst/OBUS_PORT_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           0.587     2.518    OBUS_PORT_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.280     3.799 r  OBUS_PORT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.799    OBUS_PORT[6]
    U14                                                               r  OBUS_PORT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/fwMEM/aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBUS_PORT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.378ns  (logic 1.411ns (59.332%)  route 0.967ns (40.668%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.589     1.472    CPU_CHIP_inst/fwMEM/clk_IBUF_BUFG
    SLICE_X6Y14          FDRE                                         r  CPU_CHIP_inst/fwMEM/aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  CPU_CHIP_inst/fwMEM/aux_reg[2]/Q
                         net (fo=1, routed)           0.148     1.784    CPU_CHIP_inst/fwMEM_n_29
    SLICE_X6Y14          LUT3 (Prop_lut3_I0_O)        0.045     1.829 r  CPU_CHIP_inst/OBUS_PORT_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.819     2.648    OBUS_PORT_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.851 r  OBUS_PORT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.851    OBUS_PORT[2]
    U19                                                               r  OBUS_PORT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/ir/aux_reg[27]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INS_BUS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.465ns  (logic 1.346ns (54.601%)  route 1.119ns (45.399%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.556     1.439    CPU_CHIP_inst/ir/clk_IBUF_BUFG
    SLICE_X28Y18         FDRE                                         r  CPU_CHIP_inst/ir/aux_reg[27]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  CPU_CHIP_inst/ir/aux_reg[27]_lopt_replica/Q
                         net (fo=1, routed)           1.119     2.699    lopt
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.904 r  INS_BUS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.904    INS_BUS[0]
    U3                                                                r  INS_BUS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.473ns  (logic 1.392ns (56.280%)  route 1.081ns (43.720%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.557     1.440    displays_inst/CLK
    SLICE_X39Y17         FDRE                                         r  displays_inst/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  displays_inst/contador_refresco_reg[19]/Q
                         net (fo=14, routed)          0.323     1.904    CPU_CHIP_inst/pc/L[19]
    SLICE_X40Y17         LUT5 (Prop_lut5_I2_O)        0.045     1.949 r  CPU_CHIP_inst/pc/display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.758     2.707    display_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.913 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.913    display[5]
    V5                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_divider_inst/counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.625ns  (logic 1.451ns (40.036%)  route 2.174ns (59.964%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=51, routed)          2.174     3.625    clk_divider_inst/AR[0]
    SLICE_X5Y6           FDCE                                         f  clk_divider_inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.517     4.858    clk_divider_inst/CLK
    SLICE_X5Y6           FDCE                                         r  clk_divider_inst/counter_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_divider_inst/counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.625ns  (logic 1.451ns (40.036%)  route 2.174ns (59.964%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=51, routed)          2.174     3.625    clk_divider_inst/AR[0]
    SLICE_X5Y6           FDCE                                         f  clk_divider_inst/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.517     4.858    clk_divider_inst/CLK
    SLICE_X5Y6           FDCE                                         r  clk_divider_inst/counter_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_divider_inst/counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.625ns  (logic 1.451ns (40.036%)  route 2.174ns (59.964%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=51, routed)          2.174     3.625    clk_divider_inst/AR[0]
    SLICE_X5Y6           FDCE                                         f  clk_divider_inst/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.517     4.858    clk_divider_inst/CLK
    SLICE_X5Y6           FDCE                                         r  clk_divider_inst/counter_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_divider_inst/counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.625ns  (logic 1.451ns (40.036%)  route 2.174ns (59.964%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=51, routed)          2.174     3.625    clk_divider_inst/AR[0]
    SLICE_X5Y6           FDCE                                         f  clk_divider_inst/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.517     4.858    clk_divider_inst/CLK
    SLICE_X5Y6           FDCE                                         r  clk_divider_inst/counter_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_divider_inst/counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.625ns  (logic 1.451ns (40.036%)  route 2.174ns (59.964%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=51, routed)          2.174     3.625    clk_divider_inst/AR[0]
    SLICE_X5Y6           FDCE                                         f  clk_divider_inst/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.517     4.858    clk_divider_inst/CLK
    SLICE_X5Y6           FDCE                                         r  clk_divider_inst/counter_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_divider_inst/counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.484ns  (logic 1.451ns (41.654%)  route 2.033ns (58.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=51, routed)          2.033     3.484    clk_divider_inst/AR[0]
    SLICE_X5Y7           FDCE                                         f  clk_divider_inst/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.516     4.857    clk_divider_inst/CLK
    SLICE_X5Y7           FDCE                                         r  clk_divider_inst/counter_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_divider_inst/counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.484ns  (logic 1.451ns (41.654%)  route 2.033ns (58.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=51, routed)          2.033     3.484    clk_divider_inst/AR[0]
    SLICE_X5Y7           FDCE                                         f  clk_divider_inst/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.516     4.857    clk_divider_inst/CLK
    SLICE_X5Y7           FDCE                                         r  clk_divider_inst/counter_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_divider_inst/counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.484ns  (logic 1.451ns (41.654%)  route 2.033ns (58.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=51, routed)          2.033     3.484    clk_divider_inst/AR[0]
    SLICE_X5Y7           FDCE                                         f  clk_divider_inst/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.516     4.857    clk_divider_inst/CLK
    SLICE_X5Y7           FDCE                                         r  clk_divider_inst/counter_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_divider_inst/counter_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.484ns  (logic 1.451ns (41.654%)  route 2.033ns (58.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=51, routed)          2.033     3.484    clk_divider_inst/AR[0]
    SLICE_X5Y7           FDCE                                         f  clk_divider_inst/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.516     4.857    clk_divider_inst/CLK
    SLICE_X5Y7           FDCE                                         r  clk_divider_inst/counter_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_divider_inst/counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.333ns  (logic 1.451ns (43.538%)  route 1.882ns (56.462%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=51, routed)          1.882     3.333    clk_divider_inst/AR[0]
    SLICE_X5Y8           FDCE                                         f  clk_divider_inst/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.516     4.857    clk_divider_inst/CLK
    SLICE_X5Y8           FDCE                                         r  clk_divider_inst/counter_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 START_BUTTON
                            (input port)
  Destination:            db_start/synchronizer.aux1_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.219ns (33.999%)  route 0.426ns (66.001%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  START_BUTTON (IN)
                         net (fo=0)                   0.000     0.000    START_BUTTON
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  START_BUTTON_IBUF_inst/O
                         net (fo=1, routed)           0.426     0.645    db_start/START_BUTTON_IBUF
    SLICE_X1Y10          FDPE                                         r  db_start/synchronizer.aux1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.864     1.991    db_start/CLK
    SLICE_X1Y10          FDPE                                         r  db_start/synchronizer.aux1_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_start/timer.count_reg[16]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.668ns  (logic 0.219ns (32.819%)  route 0.449ns (67.181%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=51, routed)          0.449     0.668    db_start/AR[0]
    SLICE_X0Y11          FDPE                                         f  db_start/timer.count_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.864     1.991    db_start/CLK
    SLICE_X0Y11          FDPE                                         r  db_start/timer.count_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_start/timer.count_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.668ns  (logic 0.219ns (32.819%)  route 0.449ns (67.181%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=51, routed)          0.449     0.668    db_start/AR[0]
    SLICE_X0Y11          FDCE                                         f  db_start/timer.count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.864     1.991    db_start/CLK
    SLICE_X0Y11          FDCE                                         r  db_start/timer.count_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_start/timer.count_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.668ns  (logic 0.219ns (32.819%)  route 0.449ns (67.181%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=51, routed)          0.449     0.668    db_start/AR[0]
    SLICE_X0Y11          FDCE                                         f  db_start/timer.count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.864     1.991    db_start/CLK
    SLICE_X0Y11          FDCE                                         r  db_start/timer.count_reg[18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_start/timer.count_reg[19]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.668ns  (logic 0.219ns (32.819%)  route 0.449ns (67.181%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=51, routed)          0.449     0.668    db_start/AR[0]
    SLICE_X0Y11          FDPE                                         f  db_start/timer.count_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.864     1.991    db_start/CLK
    SLICE_X0Y11          FDPE                                         r  db_start/timer.count_reg[19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_divider_inst/slow_clk_temp_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.219ns (28.189%)  route 0.559ns (71.811%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=51, routed)          0.559     0.778    clk_divider_inst/AR[0]
    SLICE_X2Y9           FDCE                                         f  clk_divider_inst/slow_clk_temp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.865     1.992    clk_divider_inst/CLK
    SLICE_X2Y9           FDCE                                         r  clk_divider_inst/slow_clk_temp_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_start/timer.count_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.824ns  (logic 0.219ns (26.615%)  route 0.605ns (73.385%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=51, routed)          0.605     0.824    db_start/AR[0]
    SLICE_X0Y9           FDCE                                         f  db_start/timer.count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.865     1.992    db_start/CLK
    SLICE_X0Y9           FDCE                                         r  db_start/timer.count_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_start/timer.count_reg[11]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.824ns  (logic 0.219ns (26.615%)  route 0.605ns (73.385%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=51, routed)          0.605     0.824    db_start/AR[0]
    SLICE_X0Y9           FDPE                                         f  db_start/timer.count_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.865     1.992    db_start/CLK
    SLICE_X0Y9           FDPE                                         r  db_start/timer.count_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_start/timer.count_reg[8]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.824ns  (logic 0.219ns (26.615%)  route 0.605ns (73.385%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=51, routed)          0.605     0.824    db_start/AR[0]
    SLICE_X0Y9           FDPE                                         f  db_start/timer.count_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.865     1.992    db_start/CLK
    SLICE_X0Y9           FDPE                                         r  db_start/timer.count_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_start/timer.count_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.824ns  (logic 0.219ns (26.615%)  route 0.605ns (73.385%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=51, routed)          0.605     0.824    db_start/AR[0]
    SLICE_X0Y9           FDCE                                         f  db_start/timer.count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.865     1.992    db_start/CLK
    SLICE_X0Y9           FDCE                                         r  db_start/timer.count_reg[9]/C





