Analysis & Synthesis report for air_uart_top
Thu Dec  1 03:10:05 2022
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |air_uart_top|uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_cmd_demux:cmd_demux
 17. Source assignments for uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_rsp_demux:rsp_demux
 18. Source assignments for uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_rsp_demux:rsp_demux_001
 19. Source assignments for uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 20. Source assignments for uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 21. Parameter Settings for User Entity Instance: uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0
 22. Parameter Settings for User Entity Instance: uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m
 23. Parameter Settings for User Entity Instance: uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0
 24. Parameter Settings for User Entity Instance: uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0
 25. Parameter Settings for User Entity Instance: uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0
 26. Parameter Settings for User Entity Instance: uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd
 27. Parameter Settings for User Entity Instance: uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd
 28. Parameter Settings for User Entity Instance: uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:packets_to_master_0_avalon_master_translator
 29. Parameter Settings for User Entity Instance: uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
 30. Parameter Settings for User Entity Instance: uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator
 31. Parameter Settings for User Entity Instance: uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:packets_to_master_0_avalon_master_agent
 32. Parameter Settings for User Entity Instance: uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
 33. Parameter Settings for User Entity Instance: uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 34. Parameter Settings for User Entity Instance: uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
 35. Parameter Settings for User Entity Instance: uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent
 36. Parameter Settings for User Entity Instance: uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 37. Parameter Settings for User Entity Instance: uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo
 38. Parameter Settings for User Entity Instance: uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_router:router|uart_bridge_core_mm_interconnect_0_router_default_decode:the_default_decode
 39. Parameter Settings for User Entity Instance: uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_router_001:router_001|uart_bridge_core_mm_interconnect_0_router_001_default_decode:the_default_decode
 40. Parameter Settings for User Entity Instance: uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_router_001:router_002|uart_bridge_core_mm_interconnect_0_router_001_default_decode:the_default_decode
 41. Parameter Settings for User Entity Instance: uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:packets_to_master_0_avalon_master_limiter
 42. Parameter Settings for User Entity Instance: uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 43. Parameter Settings for User Entity Instance: uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 44. Parameter Settings for User Entity Instance: uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 45. Parameter Settings for User Entity Instance: uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
 46. Parameter Settings for User Entity Instance: uart_bridge_core:u0|uart_bridge_core_avalon_st_adapter:avalon_st_adapter
 47. Parameter Settings for User Entity Instance: uart_bridge_core:u0|uart_bridge_core_avalon_st_adapter_001:avalon_st_adapter_001
 48. Parameter Settings for User Entity Instance: uart_bridge_core:u0|altera_reset_controller:rst_controller
 49. Parameter Settings for User Entity Instance: uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 50. Parameter Settings for User Entity Instance: uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 51. Port Connectivity Checks: "uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 52. Port Connectivity Checks: "uart_bridge_core:u0|altera_reset_controller:rst_controller"
 53. Port Connectivity Checks: "uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 54. Port Connectivity Checks: "uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_router_001:router_001|uart_bridge_core_mm_interconnect_0_router_001_default_decode:the_default_decode"
 55. Port Connectivity Checks: "uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_router:router|uart_bridge_core_mm_interconnect_0_router_default_decode:the_default_decode"
 56. Port Connectivity Checks: "uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo"
 57. Port Connectivity Checks: "uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent"
 58. Port Connectivity Checks: "uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
 59. Port Connectivity Checks: "uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
 60. Port Connectivity Checks: "uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:packets_to_master_0_avalon_master_agent"
 61. Port Connectivity Checks: "uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator"
 62. Port Connectivity Checks: "uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
 63. Port Connectivity Checks: "uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:packets_to_master_0_avalon_master_translator"
 64. Port Connectivity Checks: "uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd"
 65. Port Connectivity Checks: "uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd"
 66. Port Connectivity Checks: "uart_bridge_core:u0"
 67. Post-Synthesis Netlist Statistics for Top Partition
 68. Elapsed Time Per Partition
 69. Analysis & Synthesis Messages
 70. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec  1 03:10:05 2022          ;
; Quartus Prime Version              ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                      ; air_uart_top                                   ;
; Top-level Entity Name              ; air_uart_top                                   ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 484                                            ;
;     Total combinational functions  ; 442                                            ;
;     Dedicated logic registers      ; 207                                            ;
; Total registers                    ; 207                                            ;
; Total pins                         ; 6                                              ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; air_uart_top       ; air_uart_top       ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; File Name with User-Entered Path                                                                              ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                                ; Library          ;
+---------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; uart_bridge_core/synthesis/uart_bridge_core.v                                                                 ; yes             ; User Verilog HDL File        ; C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/uart_bridge_core.v                                                                 ; uart_bridge_core ;
; uart_bridge_core/synthesis/submodules/altera_reset_controller.v                                               ; yes             ; User Verilog HDL File        ; C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/altera_reset_controller.v                                               ; uart_bridge_core ;
; uart_bridge_core/synthesis/submodules/altera_reset_synchronizer.v                                             ; yes             ; User Verilog HDL File        ; C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/altera_reset_synchronizer.v                                             ; uart_bridge_core ;
; uart_bridge_core/synthesis/submodules/uart_bridge_core_avalon_st_adapter_001.v                                ; yes             ; User Verilog HDL File        ; C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_avalon_st_adapter_001.v                                ; uart_bridge_core ;
; uart_bridge_core/synthesis/submodules/uart_bridge_core_avalon_st_adapter_001_channel_adapter_0.sv             ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_avalon_st_adapter_001_channel_adapter_0.sv             ; uart_bridge_core ;
; uart_bridge_core/synthesis/submodules/uart_bridge_core_avalon_st_adapter.v                                    ; yes             ; User Verilog HDL File        ; C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_avalon_st_adapter.v                                    ; uart_bridge_core ;
; uart_bridge_core/synthesis/submodules/uart_bridge_core_avalon_st_adapter_channel_adapter_0.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_avalon_st_adapter_channel_adapter_0.sv                 ; uart_bridge_core ;
; uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File        ; C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0.v                                    ; uart_bridge_core ;
; uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File        ; C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0_avalon_st_adapter.v                  ; uart_bridge_core ;
; uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; uart_bridge_core ;
; uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0_rsp_mux.sv                           ; uart_bridge_core ;
; uart_bridge_core/synthesis/submodules/altera_merlin_arbitrator.sv                                             ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/altera_merlin_arbitrator.sv                                             ; uart_bridge_core ;
; uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0_rsp_demux.sv                         ; uart_bridge_core ;
; uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0_cmd_mux.sv                           ; uart_bridge_core ;
; uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0_cmd_demux.sv                         ; uart_bridge_core ;
; uart_bridge_core/synthesis/submodules/altera_merlin_traffic_limiter.sv                                        ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/altera_merlin_traffic_limiter.sv                                        ; uart_bridge_core ;
; uart_bridge_core/synthesis/submodules/altera_avalon_sc_fifo.v                                                 ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/altera_avalon_sc_fifo.v                                                 ; uart_bridge_core ;
; uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0_router_001.sv                        ; uart_bridge_core ;
; uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0_router.sv                            ; uart_bridge_core ;
; uart_bridge_core/synthesis/submodules/altera_merlin_slave_agent.sv                                            ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/altera_merlin_slave_agent.sv                                            ; uart_bridge_core ;
; uart_bridge_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                     ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                     ; uart_bridge_core ;
; uart_bridge_core/synthesis/submodules/altera_merlin_master_agent.sv                                           ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/altera_merlin_master_agent.sv                                           ; uart_bridge_core ;
; uart_bridge_core/synthesis/submodules/altera_merlin_slave_translator.sv                                       ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/altera_merlin_slave_translator.sv                                       ; uart_bridge_core ;
; uart_bridge_core/synthesis/submodules/altera_merlin_master_translator.sv                                      ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/altera_merlin_master_translator.sv                                      ; uart_bridge_core ;
; uart_bridge_core/synthesis/submodules/uart_module.v                                                           ; yes             ; User Verilog HDL File        ; C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_module.v                                                           ; uart_bridge_core ;
; uart_bridge_core/synthesis/submodules/uart_bridge_core_sysid_qsys_0.v                                         ; yes             ; User Verilog HDL File        ; C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_sysid_qsys_0.v                                         ; uart_bridge_core ;
; uart_bridge_core/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                                     ; yes             ; User Verilog HDL File        ; C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                                     ; uart_bridge_core ;
; uart_bridge_core/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                                     ; yes             ; User Verilog HDL File        ; C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                                     ; uart_bridge_core ;
; uart_bridge_core/synthesis/submodules/uart_bridge_core_pio_0.v                                                ; yes             ; User Verilog HDL File        ; C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_pio_0.v                                                ; uart_bridge_core ;
; uart_bridge_core/synthesis/submodules/altera_avalon_packets_to_master.v                                       ; yes             ; User Verilog HDL File        ; C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/altera_avalon_packets_to_master.v                                       ; uart_bridge_core ;
; air_uart_top.v                                                                                                ; yes             ; User Verilog HDL File        ; C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/air_uart_top.v                                                                                                ;                  ;
+---------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 484            ;
;                                             ;                ;
; Total combinational functions               ; 442            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 200            ;
;     -- 3 input functions                    ; 104            ;
;     -- <=2 input functions                  ; 138            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 364            ;
;     -- arithmetic mode                      ; 78             ;
;                                             ;                ;
; Total registers                             ; 207            ;
;     -- Dedicated logic registers            ; 207            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 6              ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 207            ;
; Total fan-out                               ; 2188           ;
; Average fan-out                             ; 3.31           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+------------------+
; Compilation Hierarchy Node                                                         ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                            ; Entity Name                                  ; Library Name     ;
+------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+------------------+
; |air_uart_top                                                                      ; 442 (1)             ; 207 (0)                   ; 0           ; 0            ; 0       ; 0         ; 6    ; 0            ; |air_uart_top                                                                                                                                                  ; air_uart_top                                 ; work             ;
;    |uart_bridge_core:u0|                                                           ; 441 (0)             ; 207 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_uart_top|uart_bridge_core:u0                                                                                                                              ; uart_bridge_core                             ; uart_bridge_core ;
;       |altera_avalon_packets_to_master:packets_to_master_0|                        ; 257 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_uart_top|uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0                                                                          ; altera_avalon_packets_to_master              ; uart_bridge_core ;
;          |packets_to_master:p2m|                                                   ; 257 (257)           ; 90 (90)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_uart_top|uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m                                                    ; packets_to_master                            ; uart_bridge_core ;
;       |altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|                    ; 14 (14)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_uart_top|uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0                                                                      ; altera_avalon_st_bytes_to_packets            ; uart_bridge_core ;
;       |altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|                    ; 30 (30)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_uart_top|uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0                                                                      ; altera_avalon_st_packets_to_bytes            ; uart_bridge_core ;
;       |altera_reset_controller:rst_controller|                                     ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_uart_top|uart_bridge_core:u0|altera_reset_controller:rst_controller                                                                                       ; altera_reset_controller                      ; uart_bridge_core ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_uart_top|uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                            ; altera_reset_synchronizer                    ; uart_bridge_core ;
;       |uart_bridge_core_mm_interconnect_0:mm_interconnect_0|                       ; 56 (0)              ; 23 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_uart_top|uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0                                                                         ; uart_bridge_core_mm_interconnect_0           ; uart_bridge_core ;
;          |altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|                           ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_uart_top|uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                           ; altera_avalon_sc_fifo                        ; uart_bridge_core ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|         ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_uart_top|uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo         ; altera_avalon_sc_fifo                        ; uart_bridge_core ;
;          |altera_merlin_master_agent:packets_to_master_0_avalon_master_agent|      ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_uart_top|uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:packets_to_master_0_avalon_master_agent      ; altera_merlin_master_agent                   ; uart_bridge_core ;
;          |altera_merlin_slave_agent:pio_0_s1_agent|                                ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_uart_top|uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                ; altera_merlin_slave_agent                    ; uart_bridge_core ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_uart_top|uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent              ; altera_merlin_slave_agent                    ; uart_bridge_core ;
;          |altera_merlin_slave_translator:pio_0_s1_translator|                      ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_uart_top|uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                      ; altera_merlin_slave_translator               ; uart_bridge_core ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|    ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_uart_top|uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator    ; altera_merlin_slave_translator               ; uart_bridge_core ;
;          |altera_merlin_traffic_limiter:packets_to_master_0_avalon_master_limiter| ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_uart_top|uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:packets_to_master_0_avalon_master_limiter ; altera_merlin_traffic_limiter                ; uart_bridge_core ;
;          |uart_bridge_core_mm_interconnect_0_cmd_demux:cmd_demux|                  ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_uart_top|uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_cmd_demux:cmd_demux                  ; uart_bridge_core_mm_interconnect_0_cmd_demux ; uart_bridge_core ;
;          |uart_bridge_core_mm_interconnect_0_router:router|                        ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_uart_top|uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_router:router                        ; uart_bridge_core_mm_interconnect_0_router    ; uart_bridge_core ;
;          |uart_bridge_core_mm_interconnect_0_rsp_mux:rsp_mux|                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_uart_top|uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_rsp_mux:rsp_mux                      ; uart_bridge_core_mm_interconnect_0_rsp_mux   ; uart_bridge_core ;
;       |uart_bridge_core_pio_0:pio_0|                                               ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_uart_top|uart_bridge_core:u0|uart_bridge_core_pio_0:pio_0                                                                                                 ; uart_bridge_core_pio_0                       ; uart_bridge_core ;
;       |uart_to_bytes:uart_to_bytes_0|                                              ; 80 (0)              ; 62 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_uart_top|uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0                                                                                                ; uart_to_bytes                                ; uart_bridge_core ;
;          |uart_phy_rxd:u_rxd|                                                      ; 47 (47)             ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_uart_top|uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd                                                                             ; uart_phy_rxd                                 ; uart_bridge_core ;
;          |uart_phy_txd:u_txd|                                                      ; 33 (33)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_uart_top|uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd                                                                             ; uart_phy_txd                                 ; uart_bridge_core ;
+------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
; Vendor ; IP Core Name                      ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                        ; IP Include File       ;
+--------+-----------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
; N/A    ; Qsys                              ; 22.1    ; N/A          ; N/A          ; |air_uart_top|uart_bridge_core:u0                                                                                                                                                                                                                      ; uart_bridge_core.qsys ;
; Altera ; altera_avalon_st_adapter          ; 22.1    ; N/A          ; N/A          ; |air_uart_top|uart_bridge_core:u0|uart_bridge_core_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                 ; uart_bridge_core.qsys ;
; Altera ; channel_adapter                   ; 22.1    ; N/A          ; N/A          ; |air_uart_top|uart_bridge_core:u0|uart_bridge_core_avalon_st_adapter:avalon_st_adapter|uart_bridge_core_avalon_st_adapter_channel_adapter_0:channel_adapter_0                                                                                          ; uart_bridge_core.qsys ;
; Altera ; altera_avalon_st_adapter          ; 22.1    ; N/A          ; N/A          ; |air_uart_top|uart_bridge_core:u0|uart_bridge_core_avalon_st_adapter_001:avalon_st_adapter_001                                                                                                                                                         ; uart_bridge_core.qsys ;
; Altera ; channel_adapter                   ; 22.1    ; N/A          ; N/A          ; |air_uart_top|uart_bridge_core:u0|uart_bridge_core_avalon_st_adapter_001:avalon_st_adapter_001|uart_bridge_core_avalon_st_adapter_001_channel_adapter_0:channel_adapter_0                                                                              ; uart_bridge_core.qsys ;
; Altera ; altera_mm_interconnect            ; 22.1    ; N/A          ; N/A          ; |air_uart_top|uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                 ; uart_bridge_core.qsys ;
; Altera ; altera_avalon_st_adapter          ; 22.1    ; N/A          ; N/A          ; |air_uart_top|uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                          ; uart_bridge_core.qsys ;
; Altera ; error_adapter                     ; 22.1    ; N/A          ; N/A          ; |air_uart_top|uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|uart_bridge_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0     ; uart_bridge_core.qsys ;
; Altera ; altera_avalon_st_adapter          ; 22.1    ; N/A          ; N/A          ; |air_uart_top|uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                      ; uart_bridge_core.qsys ;
; Altera ; error_adapter                     ; 22.1    ; N/A          ; N/A          ; |air_uart_top|uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|uart_bridge_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; uart_bridge_core.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 22.1    ; N/A          ; N/A          ; |air_uart_top|uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                          ; uart_bridge_core.qsys ;
; Altera ; altera_merlin_multiplexer         ; 22.1    ; N/A          ; N/A          ; |air_uart_top|uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                              ; uart_bridge_core.qsys ;
; Altera ; altera_merlin_multiplexer         ; 22.1    ; N/A          ; N/A          ; |air_uart_top|uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                          ; uart_bridge_core.qsys ;
; Altera ; altera_merlin_master_agent        ; 22.1    ; N/A          ; N/A          ; |air_uart_top|uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:packets_to_master_0_avalon_master_agent                                                                                              ; uart_bridge_core.qsys ;
; Altera ; altera_merlin_traffic_limiter     ; 22.1    ; N/A          ; N/A          ; |air_uart_top|uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:packets_to_master_0_avalon_master_limiter                                                                                         ; uart_bridge_core.qsys ;
; Altera ; altera_merlin_master_translator   ; 22.1    ; N/A          ; N/A          ; |air_uart_top|uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:packets_to_master_0_avalon_master_translator                                                                                    ; uart_bridge_core.qsys ;
; Altera ; altera_merlin_slave_agent         ; 22.1    ; N/A          ; N/A          ; |air_uart_top|uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                                                                                                        ; uart_bridge_core.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 22.1    ; N/A          ; N/A          ; |air_uart_top|uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                   ; uart_bridge_core.qsys ;
; Altera ; altera_merlin_slave_translator    ; 22.1    ; N/A          ; N/A          ; |air_uart_top|uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                              ; uart_bridge_core.qsys ;
; Altera ; altera_merlin_router              ; 22.1    ; N/A          ; N/A          ; |air_uart_top|uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_router:router                                                                                                                ; uart_bridge_core.qsys ;
; Altera ; altera_merlin_router              ; 22.1    ; N/A          ; N/A          ; |air_uart_top|uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_router_001:router_001                                                                                                        ; uart_bridge_core.qsys ;
; Altera ; altera_merlin_router              ; 22.1    ; N/A          ; N/A          ; |air_uart_top|uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_router_001:router_002                                                                                                        ; uart_bridge_core.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 22.1    ; N/A          ; N/A          ; |air_uart_top|uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                          ; uart_bridge_core.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 22.1    ; N/A          ; N/A          ; |air_uart_top|uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                      ; uart_bridge_core.qsys ;
; Altera ; altera_merlin_multiplexer         ; 22.1    ; N/A          ; N/A          ; |air_uart_top|uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                              ; uart_bridge_core.qsys ;
; Altera ; altera_merlin_slave_agent         ; 22.1    ; N/A          ; N/A          ; |air_uart_top|uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                      ; uart_bridge_core.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 22.1    ; N/A          ; N/A          ; |air_uart_top|uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                 ; uart_bridge_core.qsys ;
; Altera ; altera_merlin_slave_translator    ; 22.1    ; N/A          ; N/A          ; |air_uart_top|uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                            ; uart_bridge_core.qsys ;
; Altera ; altera_avalon_packets_to_master   ; 22.1    ; N/A          ; N/A          ; |air_uart_top|uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0                                                                                                                                                                  ; uart_bridge_core.qsys ;
; Altera ; altera_avalon_pio                 ; 22.1    ; N/A          ; N/A          ; |air_uart_top|uart_bridge_core:u0|uart_bridge_core_pio_0:pio_0                                                                                                                                                                                         ; uart_bridge_core.qsys ;
; Altera ; altera_reset_controller           ; 22.1    ; N/A          ; N/A          ; |air_uart_top|uart_bridge_core:u0|altera_reset_controller:rst_controller                                                                                                                                                                               ; uart_bridge_core.qsys ;
; Altera ; altera_avalon_st_bytes_to_packets ; 22.1    ; N/A          ; N/A          ; |air_uart_top|uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0                                                                                                                                                              ; uart_bridge_core.qsys ;
; Altera ; altera_avalon_st_packets_to_bytes ; 22.1    ; N/A          ; N/A          ; |air_uart_top|uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0                                                                                                                                                              ; uart_bridge_core.qsys ;
; Altera ; altera_avalon_sysid_qsys          ; 22.1    ; N/A          ; N/A          ; |air_uart_top|uart_bridge_core:u0|uart_bridge_core_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                           ; uart_bridge_core.qsys ;
+--------+-----------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |air_uart_top|uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state                                                                                                                                                                                                                ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 2                                                                                                     ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                         ; Reason for Removal                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][87]                                                                                     ; Lost fanout                                                                                                                                                                   ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][87]                                                                   ; Lost fanout                                                                                                                                                                   ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[2..31]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_chipselect_pre                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[3..5,7,9,10,13,14,19,20,22,26,27,31]                    ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[8]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read_data_buffer[1,2,5,6,11,12,14,18,19,23]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][87]                                                                                     ; Lost fanout                                                                                                                                                                   ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                   ; Lost fanout                                                                                                                                                                   ;
; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|received_varchannel                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[1]                                                                                                                         ; Merged with uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[2]                                                                     ;
; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[2]                                                                                                                         ; Merged with uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[3]                                                                     ;
; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[3]                                                                                                                         ; Merged with uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[4]                                                                     ;
; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[4]                                                                                                                         ; Merged with uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[5]                                                                     ;
; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[5]                                                                                                                         ; Merged with uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[6]                                                                     ;
; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[6]                                                                                                                         ; Merged with uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[7]                                                                     ;
; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[7]                                                                                                                         ; Merged with uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[0]                                                                     ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][76]                                                                                     ; Merged with uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][103]                                ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][68]                                                                                     ; Merged with uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][75]                                 ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][74]                                                                                     ; Merged with uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][75]                                 ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][76]                                                                   ; Merged with uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][103]              ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][74]                                                                   ; Merged with uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][75]               ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                   ; Merged with uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][75]               ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[21]                                                     ; Merged with uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[28] ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[1,2,6,8,11,12,15..18]                                   ; Merged with uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[24] ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|waitrequest_reset_override                                                                ; Merged with uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:packets_to_master_0_avalon_master_agent|hold_waitrequest      ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                              ; Merged with uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:packets_to_master_0_avalon_master_agent|hold_waitrequest      ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:packets_to_master_0_avalon_master_limiter|last_dest_id[0]                                                      ; Merged with uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:packets_to_master_0_avalon_master_limiter|last_channel[0]  ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][76]                                                                   ; Merged with uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][103]              ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][74]                                                                   ; Merged with uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]               ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][75]                                                                   ; Merged with uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]               ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][76]                                                                                     ; Merged with uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][103]                                ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][74]                                                                                     ; Merged with uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68]                                 ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][75]                                                                                     ; Merged with uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68]                                 ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[23,25,29,30]                                            ; Merged with uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0]  ;
; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|ctsin_reg[0]                                                                                                                                     ; Merged with uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0]  ;
; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read_data_buffer[17,21,22]                                                                                              ; Merged with uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read_data_buffer[15]                                                ;
; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read_data_buffer[20]                                                                                                    ; Merged with uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read_data_buffer[13]                                                ;
; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read_data_buffer[3,4,7..10,16]                                                                                          ; Merged with uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read_data_buffer[0]                                                 ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][75]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|channel_needs_esc                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                 ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                   ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3] ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|channel_escaped                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][102]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][102]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][102]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][102]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state~20                                                                                                                ; Lost fanout                                                                                                                                                                   ;
; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state~21                                                                                                                ; Lost fanout                                                                                                                                                                   ;
; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state~22                                                                                                                ; Lost fanout                                                                                                                                                                   ;
; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state~23                                                                                                                ; Lost fanout                                                                                                                                                                   ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0]                                                      ; Merged with uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:packets_to_master_0_avalon_master_agent|hold_waitrequest      ;
; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[29..31]                                                                                                         ; Lost fanout                                                                                                                                                                   ;
; Total Number of Removed Registers = 138                                                                                                                                                                               ;                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                        ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][75]                    ; Stuck at GND              ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68],                                                                                  ;
;                                                                                                                                                      ; due to stuck port data_in ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                   ;
;                                                                                                                                                      ;                           ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                   ;
;                                                                                                                                                      ;                           ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                   ;
;                                                                                                                                                      ;                           ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                    ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][75]  ; Stuck at GND              ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68],                                                                ;
;                                                                                                                                                      ; due to stuck port data_in ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3], ;
;                                                                                                                                                      ;                           ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2], ;
;                                                                                                                                                      ;                           ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1], ;
;                                                                                                                                                      ;                           ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]  ;
; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[31]                                            ; Lost Fanouts              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[30],                                                                                                          ;
;                                                                                                                                                      ;                           ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[29]                                                                                                           ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][87]                    ; Lost Fanouts              ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][87]                                                                                   ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][87]  ; Lost Fanouts              ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                 ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[31]      ; Stuck at GND              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read_data_buffer[23]                                                                                                  ;
;                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[27]      ; Stuck at GND              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read_data_buffer[19]                                                                                                  ;
;                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[26]      ; Stuck at GND              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read_data_buffer[18]                                                                                                  ;
;                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[22]      ; Stuck at GND              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read_data_buffer[14]                                                                                                  ;
;                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[20]      ; Stuck at GND              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read_data_buffer[12]                                                                                                  ;
;                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[19]      ; Stuck at GND              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read_data_buffer[11]                                                                                                  ;
;                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[14]      ; Stuck at GND              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read_data_buffer[6]                                                                                                   ;
;                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[13]      ; Stuck at GND              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read_data_buffer[5]                                                                                                   ;
;                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[10]      ; Stuck at GND              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read_data_buffer[2]                                                                                                   ;
;                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[9]       ; Stuck at GND              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read_data_buffer[1]                                                                                                   ;
;                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[8]                                                        ; Stuck at GND              ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|channel_escaped                                                                                                                         ;
;                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][102] ; Stuck at GND              ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][102]                                                                ;
;                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][102]                   ; Stuck at GND              ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][102]                                                                                  ;
;                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 207   ;
; Number of registers using Synchronous Clear  ; 1     ;
; Number of registers using Synchronous Load   ; 28    ;
; Number of registers using Asynchronous Clear ; 207   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 131   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                            ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[0]                                                                              ; 1       ;
; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[1]                                                                              ; 1       ;
; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                ; 204     ;
; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:packets_to_master_0_avalon_master_agent|hold_waitrequest ; 10      ;
; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[2]                                                                              ; 1       ;
; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                 ; 1       ;
; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[0]                                                                ; 3       ;
; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[3]                                                                              ; 1       ;
; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                 ; 1       ;
; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|rxdin_reg[2]                                                                            ; 6       ;
; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[4]                                                                              ; 1       ;
; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|rxdin_reg[1]                                                                            ; 3       ;
; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[5]                                                                              ; 1       ;
; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|rxdin_reg[0]                                                                            ; 1       ;
; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[6]                                                                              ; 1       ;
; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[7]                                                                              ; 1       ;
; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[8]                                                                              ; 1       ;
; Total number of inverted registers = 17                                                                                                                      ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |air_uart_top|uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[2]                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |air_uart_top|uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[0]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |air_uart_top|uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0] ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |air_uart_top|uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[8]                                                                                  ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |air_uart_top|uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[9]                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |air_uart_top|uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[3]                                                                                  ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |air_uart_top|uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|counter[13]                                                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |air_uart_top|uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|counter[6]                                                              ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |air_uart_top|uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[24]                                                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |air_uart_top|uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]                                                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |air_uart_top|uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[9]                                                              ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |air_uart_top|uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[2]                                                              ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |air_uart_top|uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|out_data[4]                                                                               ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |air_uart_top|uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|current_byte[1]                                                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |air_uart_top|uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[2]                                                                                       ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |air_uart_top|uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state                                                                   ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |air_uart_top|uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                        ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                     ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0 ;
+-----------------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                 ;
+-----------------------+-------+--------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                       ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                       ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                       ;
; FAST_VER              ; 0     ; Signed Integer                                                                       ;
+-----------------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                       ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                             ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                  ;
; ENCODING       ; 0     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                  ;
; ENCODING       ; 0     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0 ;
+-----------------+----------+-------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                              ;
+-----------------+----------+-------------------------------------------------------------------+
; CLOCK_FREQUENCY ; 50000000 ; Signed Integer                                                    ;
; UART_BAUDRATE   ; 115200   ; Signed Integer                                                    ;
; UART_STOPBIT    ; 1        ; Signed Integer                                                    ;
+-----------------+----------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd ;
+-----------------+----------+--------------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                                 ;
+-----------------+----------+--------------------------------------------------------------------------------------+
; CLOCK_FREQUENCY ; 50000000 ; Signed Integer                                                                       ;
; UART_BAUDRATE   ; 115200   ; Signed Integer                                                                       ;
; UART_STOPBIT    ; 1        ; Signed Integer                                                                       ;
+-----------------+----------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd ;
+-----------------+----------+--------------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                                 ;
+-----------------+----------+--------------------------------------------------------------------------------------+
; CLOCK_FREQUENCY ; 50000000 ; Signed Integer                                                                       ;
; UART_BAUDRATE   ; 115200   ; Signed Integer                                                                       ;
; UART_STOPBIT    ; 1        ; Signed Integer                                                                       ;
+-----------------+----------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:packets_to_master_0_avalon_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                         ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                               ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                               ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                               ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                               ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                    ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:packets_to_master_0_avalon_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                                                       ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                                       ;
; PKT_CACHE_H               ; 96    ; Signed Integer                                                                                                                                       ;
; PKT_CACHE_L               ; 93    ; Signed Integer                                                                                                                                       ;
; PKT_THREAD_ID_H           ; 89    ; Signed Integer                                                                                                                                       ;
; PKT_THREAD_ID_L           ; 89    ; Signed Integer                                                                                                                                       ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                       ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                                       ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                       ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                                       ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                                       ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                                       ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                       ;
; ID                        ; 0     ; Signed Integer                                                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                       ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                       ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                               ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                               ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                               ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                        ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                          ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_router:router|uart_bridge_core_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_router_001:router_001|uart_bridge_core_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_router_001:router_002|uart_bridge_core_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:packets_to_master_0_avalon_master_limiter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                            ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                                            ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                            ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                            ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                            ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                                            ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                            ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                                            ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                            ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                            ;
; VALID_WIDTH               ; 2     ; Signed Integer                                                                                                                                            ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                            ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                            ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                            ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                        ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                              ;
; SCHEME         ; no-arb ; String                                                                                                                                                                      ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                              ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                               ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_bridge_core:u0|uart_bridge_core_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 8     ; Signed Integer                                                                              ;
; inUsePackets    ; 1     ; Signed Integer                                                                              ;
; inDataWidth     ; 8     ; Signed Integer                                                                              ;
; inChannelWidth  ; 8     ; Signed Integer                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                              ;
; outDataWidth    ; 8     ; Signed Integer                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                              ;
; outErrorWidth   ; 0     ; Signed Integer                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_bridge_core:u0|uart_bridge_core_avalon_st_adapter_001:avalon_st_adapter_001 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 8     ; Signed Integer                                                                                      ;
; inUsePackets    ; 1     ; Signed Integer                                                                                      ;
; inDataWidth     ; 8     ; Signed Integer                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                      ;
; outDataWidth    ; 8     ; Signed Integer                                                                                      ;
; outChannelWidth ; 8     ; Signed Integer                                                                                      ;
; outErrorWidth   ; 0     ; Signed Integer                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_bridge_core:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                             ;
+---------------------------+----------+------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                   ;
+---------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                 ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                            ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_bridge_core:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+---------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                           ;
+----------------+--------+----------+---------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                            ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                      ;
+----------------+--------+----------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                         ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                         ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_router_001:router_001|uart_bridge_core_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_router:router|uart_bridge_core_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                  ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                      ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                              ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                         ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:packets_to_master_0_avalon_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                     ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:packets_to_master_0_avalon_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                         ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                         ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd" ;
+-----------+--------+----------+------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                          ;
+-----------+--------+----------+------------------------------------------------------------------+
; clk_ena   ; Input  ; Info     ; Stuck at VCC                                                     ;
; out_error ; Output ; Info     ; Explicitly unconnected                                           ;
+-----------+--------+----------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd" ;
+---------+-------+----------+---------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                             ;
+---------+-------+----------+---------------------------------------------------------------------+
; clk_ena ; Input ; Info     ; Stuck at VCC                                                        ;
+---------+-------+----------+---------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "uart_bridge_core:u0"       ;
+----------+--------+----------+------------------------+
; Port     ; Type   ; Severity ; Details                ;
+----------+--------+----------+------------------------+
; uart_cts ; Input  ; Info     ; Stuck at VCC           ;
; uart_rts ; Output ; Info     ; Explicitly unconnected ;
+----------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 6                           ;
; cycloneiii_ff         ; 207                         ;
;     CLR               ; 76                          ;
;     ENA CLR           ; 102                         ;
;     ENA CLR SCLR      ; 1                           ;
;     ENA CLR SLD       ; 28                          ;
; cycloneiii_lcell_comb ; 443                         ;
;     arith             ; 78                          ;
;         2 data inputs ; 77                          ;
;         3 data inputs ; 1                           ;
;     normal            ; 365                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 51                          ;
;         3 data inputs ; 103                         ;
;         4 data inputs ; 200                         ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 4.49                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Thu Dec  1 03:09:47 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off air_uart_top -c air_uart_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file uart_bridge_core/synthesis/uart_bridge_core.v
    Info (12023): Found entity 1: uart_bridge_core File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/uart_bridge_core.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file uart_bridge_core/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file uart_bridge_core/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file uart_bridge_core/synthesis/submodules/uart_bridge_core_avalon_st_adapter_001.v
    Info (12023): Found entity 1: uart_bridge_core_avalon_st_adapter_001 File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file uart_bridge_core/synthesis/submodules/uart_bridge_core_avalon_st_adapter_001_channel_adapter_0.sv
    Info (12023): Found entity 1: uart_bridge_core_avalon_st_adapter_001_channel_adapter_0 File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_avalon_st_adapter_001_channel_adapter_0.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file uart_bridge_core/synthesis/submodules/uart_bridge_core_avalon_st_adapter.v
    Info (12023): Found entity 1: uart_bridge_core_avalon_st_adapter File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file uart_bridge_core/synthesis/submodules/uart_bridge_core_avalon_st_adapter_channel_adapter_0.sv
    Info (12023): Found entity 1: uart_bridge_core_avalon_st_adapter_channel_adapter_0 File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_avalon_st_adapter_channel_adapter_0.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0.v
    Info (12023): Found entity 1: uart_bridge_core_mm_interconnect_0 File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: uart_bridge_core_mm_interconnect_0_avalon_st_adapter File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: uart_bridge_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: uart_bridge_core_mm_interconnect_0_rsp_mux File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file uart_bridge_core/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: uart_bridge_core_mm_interconnect_0_rsp_demux File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: uart_bridge_core_mm_interconnect_0_cmd_mux File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: uart_bridge_core_mm_interconnect_0_cmd_demux File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file uart_bridge_core/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file uart_bridge_core/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file uart_bridge_core/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file uart_bridge_core/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: uart_bridge_core_mm_interconnect_0_router_001_default_decode File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: uart_bridge_core_mm_interconnect_0_router_001 File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: uart_bridge_core_mm_interconnect_0_router_default_decode File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: uart_bridge_core_mm_interconnect_0_router File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file uart_bridge_core/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file uart_bridge_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file uart_bridge_core/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file uart_bridge_core/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file uart_bridge_core/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 3 design units, including 3 entities, in source file uart_bridge_core/synthesis/submodules/uart_module.v
    Info (12023): Found entity 1: uart_phy_txd File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_module.v Line: 42
    Info (12023): Found entity 2: uart_phy_rxd File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_module.v Line: 141
    Info (12023): Found entity 3: uart_to_bytes File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_module.v Line: 287
Info (12021): Found 1 design units, including 1 entities, in source file uart_bridge_core/synthesis/submodules/uart_bridge_core_sysid_qsys_0.v
    Info (12023): Found entity 1: uart_bridge_core_sysid_qsys_0 File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file uart_bridge_core/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file uart_bridge_core/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file uart_bridge_core/synthesis/submodules/uart_bridge_core_pio_0.v
    Info (12023): Found entity 1: uart_bridge_core_pio_0 File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_pio_0.v Line: 21
Info (12021): Found 7 design units, including 7 entities, in source file uart_bridge_core/synthesis/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file air_uart_top.v
    Info (12023): Found entity 1: air_uart_top File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/air_uart_top.v Line: 34
Info (12127): Elaborating entity "air_uart_top" for the top level hierarchy
Info (12128): Elaborating entity "uart_bridge_core" for hierarchy "uart_bridge_core:u0" File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/air_uart_top.v Line: 52
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0" File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/uart_bridge_core.v Line: 86
Info (12128): Elaborating entity "packets_to_master" for hierarchy "uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m" File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/altera_avalon_packets_to_master.v Line: 137
Info (12128): Elaborating entity "uart_bridge_core_pio_0" for hierarchy "uart_bridge_core:u0|uart_bridge_core_pio_0:pio_0" File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/uart_bridge_core.v Line: 97
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0" File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/uart_bridge_core.v Line: 114
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0" File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/uart_bridge_core.v Line: 131
Info (12128): Elaborating entity "uart_bridge_core_sysid_qsys_0" for hierarchy "uart_bridge_core:u0|uart_bridge_core_sysid_qsys_0:sysid_qsys_0" File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/uart_bridge_core.v Line: 138
Info (12128): Elaborating entity "uart_to_bytes" for hierarchy "uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0" File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/uart_bridge_core.v Line: 157
Info (12128): Elaborating entity "uart_phy_txd" for hierarchy "uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd" File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_module.v Line: 330
Info (12128): Elaborating entity "uart_phy_rxd" for hierarchy "uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd" File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_module.v Line: 347
Info (12128): Elaborating entity "uart_bridge_core_mm_interconnect_0" for hierarchy "uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0" File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/uart_bridge_core.v Line: 177
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:packets_to_master_0_avalon_master_translator" File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0.v Line: 242
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0.v Line: 306
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator" File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0.v Line: 370
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:packets_to_master_0_avalon_master_agent" File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0.v Line: 451
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0.v Line: 535
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0.v Line: 576
Info (12128): Elaborating entity "uart_bridge_core_mm_interconnect_0_router" for hierarchy "uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_router:router" File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0.v Line: 717
Info (12128): Elaborating entity "uart_bridge_core_mm_interconnect_0_router_default_decode" for hierarchy "uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_router:router|uart_bridge_core_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0_router.sv Line: 185
Info (12128): Elaborating entity "uart_bridge_core_mm_interconnect_0_router_001" for hierarchy "uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_router_001:router_001" File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0.v Line: 733
Info (12128): Elaborating entity "uart_bridge_core_mm_interconnect_0_router_001_default_decode" for hierarchy "uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_router_001:router_001|uart_bridge_core_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0_router_001.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:packets_to_master_0_avalon_master_limiter" File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0.v Line: 799
Info (12128): Elaborating entity "uart_bridge_core_mm_interconnect_0_cmd_demux" for hierarchy "uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0.v Line: 822
Info (12128): Elaborating entity "uart_bridge_core_mm_interconnect_0_cmd_mux" for hierarchy "uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0.v Line: 839
Info (12128): Elaborating entity "uart_bridge_core_mm_interconnect_0_rsp_demux" for hierarchy "uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0.v Line: 873
Info (12128): Elaborating entity "uart_bridge_core_mm_interconnect_0_rsp_mux" for hierarchy "uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0.v Line: 913
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0_rsp_mux.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "uart_bridge_core_mm_interconnect_0_avalon_st_adapter" for hierarchy "uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0.v Line: 942
Info (12128): Elaborating entity "uart_bridge_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|uart_bridge_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|uart_bridge_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "uart_bridge_core_avalon_st_adapter" for hierarchy "uart_bridge_core:u0|uart_bridge_core_avalon_st_adapter:avalon_st_adapter" File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/uart_bridge_core.v Line: 210
Info (12128): Elaborating entity "uart_bridge_core_avalon_st_adapter_channel_adapter_0" for hierarchy "uart_bridge_core:u0|uart_bridge_core_avalon_st_adapter:avalon_st_adapter|uart_bridge_core_avalon_st_adapter_channel_adapter_0:channel_adapter_0" File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_avalon_st_adapter.v Line: 208
Warning (10036): Verilog HDL or VHDL warning at uart_bridge_core_avalon_st_adapter_channel_adapter_0.sv(78): object "out_channel" assigned a value but never read File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_avalon_st_adapter_channel_adapter_0.sv Line: 78
Warning (10230): Verilog HDL assignment warning at uart_bridge_core_avalon_st_adapter_channel_adapter_0.sv(90): truncated value with size 8 to match size of target (1) File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_avalon_st_adapter_channel_adapter_0.sv Line: 90
Info (12128): Elaborating entity "uart_bridge_core_avalon_st_adapter_001" for hierarchy "uart_bridge_core:u0|uart_bridge_core_avalon_st_adapter_001:avalon_st_adapter_001" File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/uart_bridge_core.v Line: 243
Info (12128): Elaborating entity "uart_bridge_core_avalon_st_adapter_001_channel_adapter_0" for hierarchy "uart_bridge_core:u0|uart_bridge_core_avalon_st_adapter_001:avalon_st_adapter_001|uart_bridge_core_avalon_st_adapter_001_channel_adapter_0:channel_adapter_0" File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_bridge_core_avalon_st_adapter_001.v Line: 208
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "uart_bridge_core:u0|altera_reset_controller:rst_controller" File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/uart_bridge_core.v Line: 306
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/altera_reset_controller.v Line: 220
Info (13000): Registers with preset signals will power-up high File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/uart_module.v Line: 108
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 11 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/output_files/air_uart_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 497 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 3 output pins
    Info (21061): Implemented 491 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4789 megabytes
    Info: Processing ended: Thu Dec  1 03:10:05 2022
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:38


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/output_files/air_uart_top.map.smsg.


