m255
K4
z2
!s11e MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/projects/FIR_FPGA/Sim/FIR_test
Efir_filter
Z1 w1690444873
Z2 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 4
R0
Z5 8C:/projects/FIR_FPGA/Sim/FIR_test/v1_FIR_Filter.vhd
Z6 FC:/projects/FIR_FPGA/Sim/FIR_test/v1_FIR_Filter.vhd
l0
L5 1
V`dWI;;EQe2AJSAS0n?KUz1
!s100 zJIf]:FH?@k<gR4NDTYX=0
Z7 OV;C;2020.1;71
32
Z8 !s110 1690444877
!i10b 1
Z9 !s108 1690444877.000000
Z10 !s90 -reportprogress|300|-work|work|C:/projects/FIR_FPGA/Sim/FIR_test/v1_FIR_Filter.vhd|
Z11 !s107 C:/projects/FIR_FPGA/Sim/FIR_test/v1_FIR_Filter.vhd|
!i113 1
Z12 o-work work
Z13 tExplicit 1 CvgOpt 0
Abehavioral
R2
R3
R4
Z14 DEx4 work 10 fir_filter 0 22 `dWI;;EQe2AJSAS0n?KUz1
!i122 4
l64
L20 99
Vgm5PWEh2di^[L^B^2>X8>3
!s100 6AY[]R`[Ja_^9LN^Y_TgC1
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
