{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673954337569 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673954337572 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 17 08:18:57 2023 " "Processing started: Tue Jan 17 08:18:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673954337572 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673954337572 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bin2BCDdisplay -c bin2BCDdisplay " "Command: quartus_map --read_settings_files=on --write_settings_files=off bin2BCDdisplay -c bin2BCDdisplay" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673954337572 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1673954337970 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1673954337970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file driver7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 driver7seg " "Found entity 1: driver7seg" {  } { { "driver7seg.v" "" { Text "G:/Meu Drive/Academia/PUC/pos_graduacao/FPGA/quartus/bin2BCDdisplay/driver7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673954343736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673954343736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2BCD " "Found entity 1: bin2BCD" {  } { { "bin2BCD.v" "" { Text "G:/Meu Drive/Academia/PUC/pos_graduacao/FPGA/quartus/bin2BCDdisplay/bin2BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673954343745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673954343745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "G:/Meu Drive/Academia/PUC/pos_graduacao/FPGA/quartus/bin2BCDdisplay/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673954343754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673954343754 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1673954343787 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wd2 top.v(24) " "Verilog HDL warning at top.v(24): object wd2 used but never assigned" {  } { { "top.v" "" { Text "G:/Meu Drive/Academia/PUC/pos_graduacao/FPGA/quartus/bin2BCDdisplay/top.v" 24 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1673954343791 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 top.v(34) " "Verilog HDL assignment warning at top.v(34): truncated value with size 8 to match size of target (7)" {  } { { "top.v" "" { Text "G:/Meu Drive/Academia/PUC/pos_graduacao/FPGA/quartus/bin2BCDdisplay/top.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673954343792 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 top.v(38) " "Verilog HDL assignment warning at top.v(38): truncated value with size 8 to match size of target (7)" {  } { { "top.v" "" { Text "G:/Meu Drive/Academia/PUC/pos_graduacao/FPGA/quartus/bin2BCDdisplay/top.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673954343792 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 top.v(42) " "Verilog HDL assignment warning at top.v(42): truncated value with size 8 to match size of target (7)" {  } { { "top.v" "" { Text "G:/Meu Drive/Academia/PUC/pos_graduacao/FPGA/quartus/bin2BCDdisplay/top.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673954343792 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wd2\[6..0\] 0 top.v(24) " "Net \"wd2\[6..0\]\" at top.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "G:/Meu Drive/Academia/PUC/pos_graduacao/FPGA/quartus/bin2BCDdisplay/top.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1673954343792 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2BCD bin2BCD:u0 " "Elaborating entity \"bin2BCD\" for hierarchy \"bin2BCD:u0\"" {  } { { "top.v" "u0" { Text "G:/Meu Drive/Academia/PUC/pos_graduacao/FPGA/quartus/bin2BCDdisplay/top.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673954343794 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2BCD.v(19) " "Verilog HDL assignment warning at bin2BCD.v(19): truncated value with size 32 to match size of target (4)" {  } { { "bin2BCD.v" "" { Text "G:/Meu Drive/Academia/PUC/pos_graduacao/FPGA/quartus/bin2BCDdisplay/bin2BCD.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673954343797 "|bin2BCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2BCD.v(18) " "Verilog HDL assignment warning at bin2BCD.v(18): truncated value with size 32 to match size of target (4)" {  } { { "bin2BCD.v" "" { Text "G:/Meu Drive/Academia/PUC/pos_graduacao/FPGA/quartus/bin2BCDdisplay/bin2BCD.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673954343797 "|bin2BCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "driver7seg driver7seg:u1 " "Elaborating entity \"driver7seg\" for hierarchy \"driver7seg:u1\"" {  } { { "top.v" "u1" { Text "G:/Meu Drive/Academia/PUC/pos_graduacao/FPGA/quartus/bin2BCDdisplay/top.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673954343798 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "driver7seg.v(8) " "Verilog HDL Case Statement warning at driver7seg.v(8): incomplete case statement has no default case item" {  } { { "driver7seg.v" "" { Text "G:/Meu Drive/Academia/PUC/pos_graduacao/FPGA/quartus/bin2BCDdisplay/driver7seg.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1673954343801 "|top|driver7seg:u1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d driver7seg.v(8) " "Verilog HDL Always Construct warning at driver7seg.v(8): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "driver7seg.v" "" { Text "G:/Meu Drive/Academia/PUC/pos_graduacao/FPGA/quartus/bin2BCDdisplay/driver7seg.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1673954343801 "|top|driver7seg:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[0\] driver7seg.v(8) " "Inferred latch for \"d\[0\]\" at driver7seg.v(8)" {  } { { "driver7seg.v" "" { Text "G:/Meu Drive/Academia/PUC/pos_graduacao/FPGA/quartus/bin2BCDdisplay/driver7seg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673954343801 "|top|driver7seg:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[1\] driver7seg.v(8) " "Inferred latch for \"d\[1\]\" at driver7seg.v(8)" {  } { { "driver7seg.v" "" { Text "G:/Meu Drive/Academia/PUC/pos_graduacao/FPGA/quartus/bin2BCDdisplay/driver7seg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673954343801 "|top|driver7seg:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[2\] driver7seg.v(8) " "Inferred latch for \"d\[2\]\" at driver7seg.v(8)" {  } { { "driver7seg.v" "" { Text "G:/Meu Drive/Academia/PUC/pos_graduacao/FPGA/quartus/bin2BCDdisplay/driver7seg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673954343801 "|top|driver7seg:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[3\] driver7seg.v(8) " "Inferred latch for \"d\[3\]\" at driver7seg.v(8)" {  } { { "driver7seg.v" "" { Text "G:/Meu Drive/Academia/PUC/pos_graduacao/FPGA/quartus/bin2BCDdisplay/driver7seg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673954343801 "|top|driver7seg:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[4\] driver7seg.v(8) " "Inferred latch for \"d\[4\]\" at driver7seg.v(8)" {  } { { "driver7seg.v" "" { Text "G:/Meu Drive/Academia/PUC/pos_graduacao/FPGA/quartus/bin2BCDdisplay/driver7seg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673954343801 "|top|driver7seg:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[5\] driver7seg.v(8) " "Inferred latch for \"d\[5\]\" at driver7seg.v(8)" {  } { { "driver7seg.v" "" { Text "G:/Meu Drive/Academia/PUC/pos_graduacao/FPGA/quartus/bin2BCDdisplay/driver7seg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673954343801 "|top|driver7seg:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[6\] driver7seg.v(8) " "Inferred latch for \"d\[6\]\" at driver7seg.v(8)" {  } { { "driver7seg.v" "" { Text "G:/Meu Drive/Academia/PUC/pos_graduacao/FPGA/quartus/bin2BCDdisplay/driver7seg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673954343801 "|top|driver7seg:u1"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wd1\[7\] " "Net \"wd1\[7\]\" is missing source, defaulting to GND" {  } { { "top.v" "wd1\[7\]" { Text "G:/Meu Drive/Academia/PUC/pos_graduacao/FPGA/quartus/bin2BCDdisplay/top.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1673954343849 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1673954343849 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wd1\[7\] " "Net \"wd1\[7\]\" is missing source, defaulting to GND" {  } { { "top.v" "wd1\[7\]" { Text "G:/Meu Drive/Academia/PUC/pos_graduacao/FPGA/quartus/bin2BCDdisplay/top.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1673954343849 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1673954343849 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wd1\[7\] " "Net \"wd1\[7\]\" is missing source, defaulting to GND" {  } { { "top.v" "wd1\[7\]" { Text "G:/Meu Drive/Academia/PUC/pos_graduacao/FPGA/quartus/bin2BCDdisplay/top.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1673954343850 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1673954343850 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1673954344126 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "d\[0\] GND " "Pin \"d\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "G:/Meu Drive/Academia/PUC/pos_graduacao/FPGA/quartus/bin2BCDdisplay/top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673954344149 "|top|d[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d\[1\] GND " "Pin \"d\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "G:/Meu Drive/Academia/PUC/pos_graduacao/FPGA/quartus/bin2BCDdisplay/top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673954344149 "|top|d[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d\[2\] GND " "Pin \"d\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "G:/Meu Drive/Academia/PUC/pos_graduacao/FPGA/quartus/bin2BCDdisplay/top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673954344149 "|top|d[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d\[3\] GND " "Pin \"d\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "G:/Meu Drive/Academia/PUC/pos_graduacao/FPGA/quartus/bin2BCDdisplay/top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673954344149 "|top|d[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d\[4\] GND " "Pin \"d\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "G:/Meu Drive/Academia/PUC/pos_graduacao/FPGA/quartus/bin2BCDdisplay/top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673954344149 "|top|d[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d\[5\] GND " "Pin \"d\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "G:/Meu Drive/Academia/PUC/pos_graduacao/FPGA/quartus/bin2BCDdisplay/top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673954344149 "|top|d[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[0\] VCC " "Pin \"display\[0\]\" is stuck at VCC" {  } { { "top.v" "" { Text "G:/Meu Drive/Academia/PUC/pos_graduacao/FPGA/quartus/bin2BCDdisplay/top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673954344149 "|top|display[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[1\] VCC " "Pin \"display\[1\]\" is stuck at VCC" {  } { { "top.v" "" { Text "G:/Meu Drive/Academia/PUC/pos_graduacao/FPGA/quartus/bin2BCDdisplay/top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673954344149 "|top|display[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[2\] VCC " "Pin \"display\[2\]\" is stuck at VCC" {  } { { "top.v" "" { Text "G:/Meu Drive/Academia/PUC/pos_graduacao/FPGA/quartus/bin2BCDdisplay/top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673954344149 "|top|display[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[3\] VCC " "Pin \"display\[3\]\" is stuck at VCC" {  } { { "top.v" "" { Text "G:/Meu Drive/Academia/PUC/pos_graduacao/FPGA/quartus/bin2BCDdisplay/top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673954344149 "|top|display[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[4\] VCC " "Pin \"display\[4\]\" is stuck at VCC" {  } { { "top.v" "" { Text "G:/Meu Drive/Academia/PUC/pos_graduacao/FPGA/quartus/bin2BCDdisplay/top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673954344149 "|top|display[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[5\] GND " "Pin \"display\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "G:/Meu Drive/Academia/PUC/pos_graduacao/FPGA/quartus/bin2BCDdisplay/top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673954344149 "|top|display[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[6\] VCC " "Pin \"display\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "G:/Meu Drive/Academia/PUC/pos_graduacao/FPGA/quartus/bin2BCDdisplay/top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673954344149 "|top|display[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[7\] VCC " "Pin \"display\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "G:/Meu Drive/Academia/PUC/pos_graduacao/FPGA/quartus/bin2BCDdisplay/top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673954344149 "|top|display[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1673954344149 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1673954344191 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1673954344637 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673954344637 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1673954344795 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1673954344795 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1673954344795 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1673954344795 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673954344864 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 17 08:19:04 2023 " "Processing ended: Tue Jan 17 08:19:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673954344864 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673954344864 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673954344864 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673954344864 ""}
