# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../20240604_RISCV_GPO_GPI_GPIO.srcs/sources_1/imports/Srcfile/sources_1/new/ControlUnit.v" \
"../../../../20240604_RISCV_GPO_GPI_GPIO.srcs/sources_1/imports/Srcfile/sources_1/new/DataPath.v" \
"../../../../20240604_RISCV_GPO_GPI_GPIO.srcs/sources_1/imports/Srcfile/sources_1/new/GPO.v" \
"../../../../20240604_RISCV_GPO_GPI_GPIO.srcs/sources_1/imports/Srcfile/sources_1/new/RAM.v" \
"../../../../20240604_RISCV_GPO_GPI_GPIO.srcs/sources_1/imports/Srcfile/sources_1/new/RV32I.v" \
"../../../../20240604_RISCV_GPO_GPI_GPIO.srcs/sources_1/imports/Srcfile/sources_1/new/RV32I_MCU.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
