and r0, r1, r2, lsl #10 
mvn r1, r0 
ror r2, r1, r0 
orr r3, r0, r2, lsl #13 
