

================================================================
== Vitis HLS Report for 'aggregate_coef'
================================================================
* Date:           Mon Nov 17 18:42:26 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.978 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   192009|   192009|  0.960 ms|  0.960 ms|  192009|  192009|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                           |                |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |          Instance         |     Module     |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------+----------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_gf128_multiply_fu_124  |gf128_multiply  |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
        +---------------------------+----------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_163_1  |   192006|   192006|        12|          5|          5|  38400|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      574|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|     9089|    61405|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|      153|     -|
|Register             |        -|      -|     1185|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|    10274|    62132|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|        1|       14|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|        3|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------+---------+----+------+-------+-----+
    |          Instance         |     Module     | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +---------------------------+----------------+---------+----+------+-------+-----+
    |grp_gf128_multiply_fu_124  |gf128_multiply  |        0|   0|  9089|  61405|    0|
    +---------------------------+----------------+---------+----+------+-------+-----+
    |Total                      |                |        0|   0|  9089|  61405|    0|
    +---------------------------+----------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+----+---+-----+------------+------------+
    |               Variable Name              | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+----+---+-----+------------+------------+
    |i_16_fu_154_p2                            |         +|   0|  0|   23|          16|           1|
    |ap_block_pp0_stage1_01001_grp2            |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_11001_grp1            |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_11001_ignoreCallOp45  |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_subdone               |       and|   0|  0|    2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0_grp1     |       and|   0|  0|    2|           1|           1|
    |icmp_ln163_fu_148_p2                      |      icmp|   0|  0|   23|          16|          16|
    |ap_block_state1                           |        or|   0|  0|    2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0_grp2     |        or|   0|  0|    2|           1|           1|
    |agg_a0_1_fu_180_p2                        |       xor|   0|  0|  128|         128|         128|
    |agg_a1_1_fu_194_p2                        |       xor|   0|  0|  128|         128|         128|
    |ap_enable_pp0                             |       xor|   0|  0|    2|           1|           2|
    |xor_ln182_fu_211_p2                       |       xor|   0|  0|  128|         128|         128|
    |xor_ln183_fu_217_p2                       |       xor|   0|  0|  128|         128|         128|
    +------------------------------------------+----------+----+---+-----+------------+------------+
    |Total                                     |          |   0|  0|  574|         552|         538|
    +------------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |a0_tilde                         |   9|          2|  128|        256|
    |a1_tilde                         |   9|          2|  128|        256|
    |a_strm_blk_n                     |   9|          2|    1|          2|
    |agg_a0_fu_66                     |   9|          2|  128|        256|
    |agg_a1_fu_70                     |   9|          2|  128|        256|
    |ap_NS_fsm                        |  49|          9|    1|          9|
    |ap_done                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2          |   9|          2|    1|          2|
    |ch2_strm_blk_n                   |   9|          2|    1|          2|
    |grp_gf128_multiply_fu_124_b_val  |  14|          3|  128|        384|
    |i_fu_74                          |   9|          2|   16|         32|
    |proof_strm_TDATA_blk_n           |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 153|         32|  662|       1459|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+-----+----+-----+-----------+
    |                    Name                   |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------+-----+----+-----+-----------+
    |a0_reg_265                                 |  128|   0|  128|          0|
    |a0_tilde_preg                              |  128|   0|  128|          0|
    |a1_reg_270                                 |  128|   0|  128|          0|
    |a1_tilde_preg                              |  128|   0|  128|          0|
    |agg_a0_fu_66                               |  128|   0|  128|          0|
    |agg_a1_fu_70                               |  128|   0|  128|          0|
    |ap_CS_fsm                                  |    8|   0|    8|          0|
    |ap_block_pp0_stage1_subdone_grp0_done_reg  |    1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp1_done_reg  |    1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp2_done_reg  |    1|   0|    1|          0|
    |ap_done_reg                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |    1|   0|    1|          0|
    |ch2_strm_read_reg_260                      |  128|   0|  128|          0|
    |i_fu_74                                    |   16|   0|   16|          0|
    |icmp_ln163_reg_256                         |    1|   0|    1|          0|
    |p_read_1_reg_246                           |  128|   0|  128|          0|
    |p_read_2_reg_251                           |  128|   0|  128|          0|
    +-------------------------------------------+-----+----+-----+-----------+
    |Total                                      | 1185|   0| 1185|          0|
    +-------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  aggregate_coef|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  aggregate_coef|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  aggregate_coef|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  aggregate_coef|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|  aggregate_coef|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  aggregate_coef|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  aggregate_coef|  return value|
|p_read                   |   in|  128|     ap_none|          p_read|        scalar|
|p_read1                  |   in|  128|     ap_none|         p_read1|        scalar|
|a_strm_dout              |   in|  256|     ap_fifo|          a_strm|       pointer|
|a_strm_empty_n           |   in|    1|     ap_fifo|          a_strm|       pointer|
|a_strm_read              |  out|    1|     ap_fifo|          a_strm|       pointer|
|a_strm_num_data_valid    |   in|    3|     ap_fifo|          a_strm|       pointer|
|a_strm_fifo_cap          |   in|    3|     ap_fifo|          a_strm|       pointer|
|ch2_strm_dout            |   in|  128|     ap_fifo|        ch2_strm|       pointer|
|ch2_strm_empty_n         |   in|    1|     ap_fifo|        ch2_strm|       pointer|
|ch2_strm_read            |  out|    1|     ap_fifo|        ch2_strm|       pointer|
|ch2_strm_num_data_valid  |   in|    3|     ap_fifo|        ch2_strm|       pointer|
|ch2_strm_fifo_cap        |   in|    3|     ap_fifo|        ch2_strm|       pointer|
|a0_tilde                 |  out|  128|      ap_vld|        a0_tilde|       pointer|
|a0_tilde_ap_vld          |  out|    1|      ap_vld|        a0_tilde|       pointer|
|a1_tilde                 |  out|  128|      ap_vld|        a1_tilde|       pointer|
|a1_tilde_ap_vld          |  out|    1|      ap_vld|        a1_tilde|       pointer|
|proof_strm_TDATA         |  out|  128|        axis|      proof_strm|       pointer|
|proof_strm_TVALID        |  out|    1|        axis|      proof_strm|       pointer|
|proof_strm_TREADY        |   in|    1|        axis|      proof_strm|       pointer|
+-------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 5, D = 12, States = { 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 14 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 2 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.40>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%agg_a0 = alloca i32 1" [gatebygate.cpp:160->gatebygate.cpp:214]   --->   Operation 16 'alloca' 'agg_a0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%agg_a1 = alloca i32 1" [gatebygate.cpp:161->gatebygate.cpp:214]   --->   Operation 17 'alloca' 'agg_a1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [gatebygate.cpp:163->gatebygate.cpp:214]   --->   Operation 18 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %a_strm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ch2_strm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %proof_strm, void @empty_26, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.40ns)   --->   "%p_read_1 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read1"   --->   Operation 22 'read' 'p_read_1' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (1.40ns)   --->   "%p_read_2 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read"   --->   Operation 23 'read' 'p_read_2' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln163 = store i16 0, i16 %i" [gatebygate.cpp:163->gatebygate.cpp:214]   --->   Operation 24 'store' 'store_ln163' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln161 = store i128 0, i128 %agg_a1" [gatebygate.cpp:161->gatebygate.cpp:214]   --->   Operation 25 'store' 'store_ln161' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln160 = store i128 0, i128 %agg_a0" [gatebygate.cpp:160->gatebygate.cpp:214]   --->   Operation 26 'store' 'store_ln160' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln163 = br void %for.inc.i" [gatebygate.cpp:163->gatebygate.cpp:214]   --->   Operation 27 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.17>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i_15 = load i16 %i" [gatebygate.cpp:163->gatebygate.cpp:214]   --->   Operation 28 'load' 'i_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.78ns)   --->   "%icmp_ln163 = icmp_eq  i16 %i_15, i16 38400" [gatebygate.cpp:163->gatebygate.cpp:214]   --->   Operation 29 'icmp' 'icmp_ln163' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.78ns)   --->   "%i_16 = add i16 %i_15, i16 1" [gatebygate.cpp:163->gatebygate.cpp:214]   --->   Operation 30 'add' 'i_16' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %icmp_ln163, void %for.inc.split.i, void %_Z14aggregate_coefR7ap_uintILi128EES1_RN3hls6streamIS_ILi256EELi0EEERNS3_IS0_Li0EEES1_S1_S8_.1.1.exit" [gatebygate.cpp:163->gatebygate.cpp:214]   --->   Operation 31 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln163 = store i16 %i_16, i16 %i" [gatebygate.cpp:163->gatebygate.cpp:214]   --->   Operation 32 'store' 'store_ln163' <Predicate = (!icmp_ln163)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.04>
ST_3 : Operation 33 [1/1] ( I:1.42ns O:1.42ns )   --->   "%a = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %a_strm" [gatebygate.cpp:167->gatebygate.cpp:214]   --->   Operation 33 'read' 'a' <Predicate = (!icmp_ln163)> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_3 : Operation 34 [1/1] ( I:1.40ns O:1.40ns )   --->   "%ch2_strm_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %ch2_strm" [gatebygate.cpp:168->gatebygate.cpp:214]   --->   Operation 34 'read' 'ch2_strm_read' <Predicate = (!icmp_ln163)> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_3 : Operation 35 [1/1] (0.64ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %proof_strm, i128 %ch2_strm_read" [gatebygate.cpp:169->gatebygate.cpp:214]   --->   Operation 35 'write' 'write_ln169' <Predicate = (!icmp_ln163)> <Delay = 0.64> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.80> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%a0 = trunc i256 %a" [gatebygate.cpp:171->gatebygate.cpp:214]   --->   Operation 36 'trunc' 'a0' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%a1 = partselect i128 @_ssdm_op_PartSelect.i128.i256.i32, i256 %a, i32 128" [gatebygate.cpp:172->gatebygate.cpp:214]   --->   Operation 37 'partselect' 'a1' <Predicate = (!icmp_ln163)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.97>
ST_4 : Operation 38 [9/9] (3.97ns)   --->   "%ref_tmp2_i = call i128 @gf128_multiply, i128 %ch2_strm_read, i128 %a0" [gatebygate.cpp:177->gatebygate.cpp:214]   --->   Operation 38 'call' 'ref_tmp2_i' <Predicate = (!icmp_ln163)> <Delay = 3.97> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 4.97>
ST_5 : Operation 39 [8/9] (4.97ns)   --->   "%ref_tmp2_i = call i128 @gf128_multiply, i128 %ch2_strm_read, i128 %a0" [gatebygate.cpp:177->gatebygate.cpp:214]   --->   Operation 39 'call' 'ref_tmp2_i' <Predicate = (!icmp_ln163)> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 40 [9/9] (3.97ns)   --->   "%ref_tmp4_i = call i128 @gf128_multiply, i128 %ch2_strm_read, i128 %a1" [gatebygate.cpp:178->gatebygate.cpp:214]   --->   Operation 40 'call' 'ref_tmp4_i' <Predicate = (!icmp_ln163)> <Delay = 3.97> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 4.97>
ST_6 : Operation 41 [7/9] (4.97ns)   --->   "%ref_tmp2_i = call i128 @gf128_multiply, i128 %ch2_strm_read, i128 %a0" [gatebygate.cpp:177->gatebygate.cpp:214]   --->   Operation 41 'call' 'ref_tmp2_i' <Predicate = (!icmp_ln163)> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 42 [8/9] (4.97ns)   --->   "%ref_tmp4_i = call i128 @gf128_multiply, i128 %ch2_strm_read, i128 %a1" [gatebygate.cpp:178->gatebygate.cpp:214]   --->   Operation 42 'call' 'ref_tmp4_i' <Predicate = (!icmp_ln163)> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 4.97>
ST_7 : Operation 43 [6/9] (4.97ns)   --->   "%ref_tmp2_i = call i128 @gf128_multiply, i128 %ch2_strm_read, i128 %a0" [gatebygate.cpp:177->gatebygate.cpp:214]   --->   Operation 43 'call' 'ref_tmp2_i' <Predicate = (!icmp_ln163)> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 44 [7/9] (4.97ns)   --->   "%ref_tmp4_i = call i128 @gf128_multiply, i128 %ch2_strm_read, i128 %a1" [gatebygate.cpp:178->gatebygate.cpp:214]   --->   Operation 44 'call' 'ref_tmp4_i' <Predicate = (!icmp_ln163)> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 4.97>
ST_8 : Operation 45 [5/9] (4.97ns)   --->   "%ref_tmp2_i = call i128 @gf128_multiply, i128 %ch2_strm_read, i128 %a0" [gatebygate.cpp:177->gatebygate.cpp:214]   --->   Operation 45 'call' 'ref_tmp2_i' <Predicate = true> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core
ST_8 : Operation 46 [6/9] (4.97ns)   --->   "%ref_tmp4_i = call i128 @gf128_multiply, i128 %ch2_strm_read, i128 %a1" [gatebygate.cpp:178->gatebygate.cpp:214]   --->   Operation 46 'call' 'ref_tmp4_i' <Predicate = true> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 4.97>
ST_9 : Operation 47 [4/9] (4.97ns)   --->   "%ref_tmp2_i = call i128 @gf128_multiply, i128 %ch2_strm_read, i128 %a0" [gatebygate.cpp:177->gatebygate.cpp:214]   --->   Operation 47 'call' 'ref_tmp2_i' <Predicate = true> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 48 [5/9] (4.97ns)   --->   "%ref_tmp4_i = call i128 @gf128_multiply, i128 %ch2_strm_read, i128 %a1" [gatebygate.cpp:178->gatebygate.cpp:214]   --->   Operation 48 'call' 'ref_tmp4_i' <Predicate = true> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 4.97>
ST_10 : Operation 49 [3/9] (4.97ns)   --->   "%ref_tmp2_i = call i128 @gf128_multiply, i128 %ch2_strm_read, i128 %a0" [gatebygate.cpp:177->gatebygate.cpp:214]   --->   Operation 49 'call' 'ref_tmp2_i' <Predicate = true> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 50 [4/9] (4.97ns)   --->   "%ref_tmp4_i = call i128 @gf128_multiply, i128 %ch2_strm_read, i128 %a1" [gatebygate.cpp:178->gatebygate.cpp:214]   --->   Operation 50 'call' 'ref_tmp4_i' <Predicate = true> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 4.97>
ST_11 : Operation 51 [2/9] (4.97ns)   --->   "%ref_tmp2_i = call i128 @gf128_multiply, i128 %ch2_strm_read, i128 %a0" [gatebygate.cpp:177->gatebygate.cpp:214]   --->   Operation 51 'call' 'ref_tmp2_i' <Predicate = true> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core
ST_11 : Operation 52 [3/9] (4.97ns)   --->   "%ref_tmp4_i = call i128 @gf128_multiply, i128 %ch2_strm_read, i128 %a1" [gatebygate.cpp:178->gatebygate.cpp:214]   --->   Operation 52 'call' 'ref_tmp4_i' <Predicate = true> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 4.97>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "%agg_a0_load = load i128 %agg_a0" [gatebygate.cpp:177->gatebygate.cpp:214]   --->   Operation 53 'load' 'agg_a0_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 54 [1/9] (0.60ns)   --->   "%ref_tmp2_i = call i128 @gf128_multiply, i128 %ch2_strm_read, i128 %a0" [gatebygate.cpp:177->gatebygate.cpp:214]   --->   Operation 54 'call' 'ref_tmp2_i' <Predicate = (!icmp_ln163)> <Delay = 0.60> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 55 [1/1] (0.30ns)   --->   "%agg_a0_1 = xor i128 %ref_tmp2_i, i128 %agg_a0_load" [gatebygate.cpp:177->gatebygate.cpp:214]   --->   Operation 55 'xor' 'agg_a0_1' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 56 [2/9] (4.97ns)   --->   "%ref_tmp4_i = call i128 @gf128_multiply, i128 %ch2_strm_read, i128 %a1" [gatebygate.cpp:178->gatebygate.cpp:214]   --->   Operation 56 'call' 'ref_tmp4_i' <Predicate = (!icmp_ln163)> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 57 [1/1] (0.38ns)   --->   "%store_ln160 = store i128 %agg_a0_1, i128 %agg_a0" [gatebygate.cpp:160->gatebygate.cpp:214]   --->   Operation 57 'store' 'store_ln160' <Predicate = true> <Delay = 0.38>

State 13 <SV = 12> <Delay = 1.28>
ST_13 : Operation 58 [1/1] (0.00ns)   --->   "%agg_a1_load = load i128 %agg_a1" [gatebygate.cpp:178->gatebygate.cpp:214]   --->   Operation 58 'load' 'agg_a1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln164 = specpipeline void @_ssdm_op_SpecPipeline, i32 5, i32 0, i32 0, i32 0, void @empty_34" [gatebygate.cpp:164->gatebygate.cpp:214]   --->   Operation 59 'specpipeline' 'specpipeline_ln164' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 60 [1/1] (0.00ns)   --->   "%speclooptripcount_ln160 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 38400, i64 38400, i64 38400" [gatebygate.cpp:160->gatebygate.cpp:214]   --->   Operation 60 'speclooptripcount' 'speclooptripcount_ln160' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln163 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [gatebygate.cpp:163->gatebygate.cpp:214]   --->   Operation 61 'specloopname' 'specloopname_ln163' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 62 [1/9] (0.60ns)   --->   "%ref_tmp4_i = call i128 @gf128_multiply, i128 %ch2_strm_read, i128 %a1" [gatebygate.cpp:178->gatebygate.cpp:214]   --->   Operation 62 'call' 'ref_tmp4_i' <Predicate = true> <Delay = 0.60> <CoreType = "Generic">   --->   Generic Core
ST_13 : Operation 63 [1/1] (0.30ns)   --->   "%agg_a1_1 = xor i128 %ref_tmp4_i, i128 %agg_a1_load" [gatebygate.cpp:178->gatebygate.cpp:214]   --->   Operation 63 'xor' 'agg_a1_1' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 64 [1/1] (0.38ns)   --->   "%store_ln161 = store i128 %agg_a1_1, i128 %agg_a1" [gatebygate.cpp:161->gatebygate.cpp:214]   --->   Operation 64 'store' 'store_ln161' <Predicate = true> <Delay = 0.38>
ST_13 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln163 = br void %for.inc.i" [gatebygate.cpp:163->gatebygate.cpp:214]   --->   Operation 65 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>

State 14 <SV = 2> <Delay = 0.30>
ST_14 : Operation 66 [1/1] (0.00ns)   --->   "%agg_a0_load_1 = load i128 %agg_a0" [gatebygate.cpp:182->gatebygate.cpp:214]   --->   Operation 66 'load' 'agg_a0_load_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 67 [1/1] (0.00ns)   --->   "%agg_a1_load_1 = load i128 %agg_a1" [gatebygate.cpp:183->gatebygate.cpp:214]   --->   Operation 67 'load' 'agg_a1_load_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 68 [1/1] (0.30ns)   --->   "%xor_ln182 = xor i128 %agg_a0_load_1, i128 %p_read_1" [gatebygate.cpp:182->gatebygate.cpp:214]   --->   Operation 68 'xor' 'xor_ln182' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 69 [1/1] (0.00ns)   --->   "%write_ln182 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %a0_tilde, i128 %xor_ln182" [gatebygate.cpp:182->gatebygate.cpp:214]   --->   Operation 69 'write' 'write_ln182' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 70 [1/1] (0.30ns)   --->   "%xor_ln183 = xor i128 %agg_a1_load_1, i128 %p_read_2" [gatebygate.cpp:183->gatebygate.cpp:214]   --->   Operation 70 'xor' 'xor_ln183' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 71 [1/1] (0.00ns)   --->   "%write_ln183 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %a1_tilde, i128 %xor_ln183" [gatebygate.cpp:183->gatebygate.cpp:214]   --->   Operation 71 'write' 'write_ln183' <Predicate = true> <Delay = 0.00>

State 15 <SV = 3> <Delay = 0.38>
ST_15 : Operation 72 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 72 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.38>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ch2_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ a0_tilde]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ a1_tilde]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ proof_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
agg_a0                  (alloca           ) [ 0111111111111110]
agg_a1                  (alloca           ) [ 0111111111111110]
i                       (alloca           ) [ 0111111111111100]
specinterface_ln0       (specinterface    ) [ 0000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000]
p_read_1                (read             ) [ 0011111111111110]
p_read_2                (read             ) [ 0011111111111110]
store_ln163             (store            ) [ 0000000000000000]
store_ln161             (store            ) [ 0000000000000000]
store_ln160             (store            ) [ 0000000000000000]
br_ln163                (br               ) [ 0000000000000000]
i_15                    (load             ) [ 0000000000000000]
icmp_ln163              (icmp             ) [ 0011111111111100]
i_16                    (add              ) [ 0000000000000000]
br_ln163                (br               ) [ 0000000000000000]
store_ln163             (store            ) [ 0000000000000000]
a                       (read             ) [ 0000000000000000]
ch2_strm_read           (read             ) [ 0011111111111100]
write_ln169             (write            ) [ 0000000000000000]
a0                      (trunc            ) [ 0011111111111000]
a1                      (partselect       ) [ 0011111111111100]
agg_a0_load             (load             ) [ 0000000000000000]
ref_tmp2_i              (call             ) [ 0000000000000000]
agg_a0_1                (xor              ) [ 0000000000000000]
store_ln160             (store            ) [ 0000000000000000]
agg_a1_load             (load             ) [ 0000000000000000]
specpipeline_ln164      (specpipeline     ) [ 0000000000000000]
speclooptripcount_ln160 (speclooptripcount) [ 0000000000000000]
specloopname_ln163      (specloopname     ) [ 0000000000000000]
ref_tmp4_i              (call             ) [ 0000000000000000]
agg_a1_1                (xor              ) [ 0000000000000000]
store_ln161             (store            ) [ 0000000000000000]
br_ln163                (br               ) [ 0000000000000000]
agg_a0_load_1           (load             ) [ 0000000000000000]
agg_a1_load_1           (load             ) [ 0000000000000000]
xor_ln182               (xor              ) [ 0000000000000000]
write_ln182             (write            ) [ 0000000000000000]
xor_ln183               (xor              ) [ 0000000000000000]
write_ln183             (write            ) [ 0000000000000000]
ret_ln0                 (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_strm">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_strm"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ch2_strm">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch2_strm"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="a0_tilde">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a0_tilde"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="a1_tilde">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a1_tilde"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="proof_strm">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="proof_strm"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i128P128A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i128.i256.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gf128_multiply"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="agg_a0_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_a0/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="agg_a1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_a1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_read_1_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="128" slack="0"/>
<pin id="80" dir="0" index="1" bw="128" slack="0"/>
<pin id="81" dir="1" index="2" bw="128" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_read_2_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="128" slack="0"/>
<pin id="86" dir="0" index="1" bw="128" slack="0"/>
<pin id="87" dir="1" index="2" bw="128" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="a_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="256" slack="0"/>
<pin id="92" dir="0" index="1" bw="256" slack="0"/>
<pin id="93" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="ch2_strm_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="128" slack="0"/>
<pin id="98" dir="0" index="1" bw="128" slack="0"/>
<pin id="99" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ch2_strm_read/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="write_ln169_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="128" slack="0"/>
<pin id="105" dir="0" index="2" bw="128" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln169/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln182_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="128" slack="0"/>
<pin id="113" dir="0" index="2" bw="128" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln182/14 "/>
</bind>
</comp>

<comp id="117" class="1004" name="write_ln183_write_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="0" slack="0"/>
<pin id="119" dir="0" index="1" bw="128" slack="0"/>
<pin id="120" dir="0" index="2" bw="128" slack="0"/>
<pin id="121" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln183/14 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_gf128_multiply_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="128" slack="0"/>
<pin id="126" dir="0" index="1" bw="128" slack="1"/>
<pin id="127" dir="0" index="2" bw="128" slack="1"/>
<pin id="128" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="ref_tmp2_i/4 ref_tmp4_i/5 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln163_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln161_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="128" slack="0"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln161/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln160_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="128" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln160/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="i_15_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="1"/>
<pin id="147" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_15/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln163_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="0" index="1" bw="16" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln163/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="i_16_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_16/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln163_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="1"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="a0_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="256" slack="0"/>
<pin id="167" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="a0/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="a1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="128" slack="0"/>
<pin id="171" dir="0" index="1" bw="256" slack="0"/>
<pin id="172" dir="0" index="2" bw="9" slack="0"/>
<pin id="173" dir="1" index="3" bw="128" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a1/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="agg_a0_load_load_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="128" slack="11"/>
<pin id="179" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_a0_load/12 "/>
</bind>
</comp>

<comp id="180" class="1004" name="agg_a0_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="128" slack="0"/>
<pin id="182" dir="0" index="1" bw="128" slack="0"/>
<pin id="183" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="agg_a0_1/12 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln160_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="128" slack="0"/>
<pin id="188" dir="0" index="1" bw="128" slack="11"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln160/12 "/>
</bind>
</comp>

<comp id="191" class="1004" name="agg_a1_load_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="128" slack="12"/>
<pin id="193" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_a1_load/13 "/>
</bind>
</comp>

<comp id="194" class="1004" name="agg_a1_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="128" slack="0"/>
<pin id="196" dir="0" index="1" bw="128" slack="0"/>
<pin id="197" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="agg_a1_1/13 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln161_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="128" slack="0"/>
<pin id="202" dir="0" index="1" bw="128" slack="12"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln161/13 "/>
</bind>
</comp>

<comp id="205" class="1004" name="agg_a0_load_1_load_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="128" slack="2"/>
<pin id="207" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_a0_load_1/14 "/>
</bind>
</comp>

<comp id="208" class="1004" name="agg_a1_load_1_load_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="128" slack="2"/>
<pin id="210" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_a1_load_1/14 "/>
</bind>
</comp>

<comp id="211" class="1004" name="xor_ln182_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="128" slack="0"/>
<pin id="213" dir="0" index="1" bw="128" slack="2"/>
<pin id="214" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln182/14 "/>
</bind>
</comp>

<comp id="217" class="1004" name="xor_ln183_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="128" slack="0"/>
<pin id="219" dir="0" index="1" bw="128" slack="2"/>
<pin id="220" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln183/14 "/>
</bind>
</comp>

<comp id="223" class="1005" name="agg_a0_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="128" slack="0"/>
<pin id="225" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="agg_a0 "/>
</bind>
</comp>

<comp id="231" class="1005" name="agg_a1_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="128" slack="0"/>
<pin id="233" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="agg_a1 "/>
</bind>
</comp>

<comp id="239" class="1005" name="i_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="0"/>
<pin id="241" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="246" class="1005" name="p_read_1_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="128" slack="2"/>
<pin id="248" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="251" class="1005" name="p_read_2_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="128" slack="2"/>
<pin id="253" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="256" class="1005" name="icmp_ln163_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln163 "/>
</bind>
</comp>

<comp id="260" class="1005" name="ch2_strm_read_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="128" slack="1"/>
<pin id="262" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="ch2_strm_read "/>
</bind>
</comp>

<comp id="265" class="1005" name="a0_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="128" slack="1"/>
<pin id="267" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="a0 "/>
</bind>
</comp>

<comp id="270" class="1005" name="a1_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="128" slack="2"/>
<pin id="272" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opset="a1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="30" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="30" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="40" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="42" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="44" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="12" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="96" pin="2"/><net_sink comp="102" pin=2"/></net>

<net id="115"><net_src comp="64" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="64" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="50" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="32" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="144"><net_src comp="34" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="152"><net_src comp="145" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="36" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="145" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="38" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="154" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="90" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="46" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="90" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="48" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="184"><net_src comp="124" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="177" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="180" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="198"><net_src comp="124" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="191" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="194" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="211" pin="2"/><net_sink comp="110" pin=2"/></net>

<net id="221"><net_src comp="208" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="217" pin="2"/><net_sink comp="117" pin=2"/></net>

<net id="226"><net_src comp="66" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="228"><net_src comp="223" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="229"><net_src comp="223" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="230"><net_src comp="223" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="234"><net_src comp="70" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="236"><net_src comp="231" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="237"><net_src comp="231" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="238"><net_src comp="231" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="242"><net_src comp="74" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="244"><net_src comp="239" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="245"><net_src comp="239" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="249"><net_src comp="78" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="254"><net_src comp="84" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="259"><net_src comp="148" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="96" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="268"><net_src comp="165" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="273"><net_src comp="169" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="124" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a0_tilde | {14 }
	Port: a1_tilde | {14 }
	Port: proof_strm | {3 }
 - Input state : 
	Port: aggregate_coef : p_read | {1 }
	Port: aggregate_coef : p_read1 | {1 }
	Port: aggregate_coef : a_strm | {3 }
	Port: aggregate_coef : ch2_strm | {3 }
	Port: aggregate_coef : a0_tilde | {}
	Port: aggregate_coef : a1_tilde | {}
	Port: aggregate_coef : proof_strm | {}
  - Chain level:
	State 1
		store_ln163 : 1
		store_ln161 : 1
		store_ln160 : 1
	State 2
		icmp_ln163 : 1
		i_16 : 1
		br_ln163 : 2
		store_ln163 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		agg_a0_1 : 1
		store_ln160 : 1
	State 13
		agg_a1_1 : 1
		store_ln161 : 1
	State 14
		xor_ln182 : 1
		write_ln182 : 1
		xor_ln183 : 1
		write_ln183 : 1
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   call   | grp_gf128_multiply_fu_124 |  0.774  |   3906  |  59219  |
|----------|---------------------------|---------|---------|---------|
|          |      agg_a0_1_fu_180      |    0    |    0    |   128   |
|    xor   |      agg_a1_1_fu_194      |    0    |    0    |   128   |
|          |      xor_ln182_fu_211     |    0    |    0    |   128   |
|          |      xor_ln183_fu_217     |    0    |    0    |   128   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |     icmp_ln163_fu_148     |    0    |    0    |    23   |
|----------|---------------------------|---------|---------|---------|
|    add   |        i_16_fu_154        |    0    |    0    |    23   |
|----------|---------------------------|---------|---------|---------|
|          |    p_read_1_read_fu_78    |    0    |    0    |    0    |
|   read   |    p_read_2_read_fu_84    |    0    |    0    |    0    |
|          |        a_read_fu_90       |    0    |    0    |    0    |
|          |  ch2_strm_read_read_fu_96 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |  write_ln169_write_fu_102 |    0    |    0    |    0    |
|   write  |  write_ln182_write_fu_110 |    0    |    0    |    0    |
|          |  write_ln183_write_fu_117 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |         a0_fu_165         |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|partselect|         a1_fu_169         |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |  0.774  |   3906  |  59777  |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|      a0_reg_265     |   128  |
|      a1_reg_270     |   128  |
|    agg_a0_reg_223   |   128  |
|    agg_a1_reg_231   |   128  |
|ch2_strm_read_reg_260|   128  |
|      i_reg_239      |   16   |
|  icmp_ln163_reg_256 |    1   |
|   p_read_1_reg_246  |   128  |
|   p_read_2_reg_251  |   128  |
+---------------------+--------+
|        Total        |   913  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------||---------|
| grp_gf128_multiply_fu_124 |  p2  |   2  |  128 |   256  ||    0    ||    9    |
|---------------------------|------|------|------|--------||---------||---------||---------|
|           Total           |      |      |      |   256  ||  0.387  ||    0    ||    9    |
|---------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |  3906  |  59777 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |    9   |
|  Register |    -   |   913  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  4819  |  59786 |
+-----------+--------+--------+--------+
