The purpose of this assignment was to gain familiarity with Verilog for synthesis.
The task undertaken was to impliement RS232 standard on the Altera DE2 FPGA development board.
The funtionality has then been expanded to allow communication over the IRDA protocol

Assignment Grade: 70%