--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 424051 paths analyzed, 37834 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.960ns.
--------------------------------------------------------------------------------

Paths for end point inst_subfp/blk000004e7 (SLICE_X58Y96.SR), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVirCompensated_mux (FF)
  Destination:          inst_subfp/blk000004e7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.960ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVirCompensated_mux to inst_subfp/blk000004e7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y85.YQ      Tcko                  0.340   tfm_inst/CalculateVirCompensated_mux
                                                       tfm_inst/CalculateVirCompensated_mux
    SLICE_X71Y104.F1     net (fanout=380)      3.900   tfm_inst/CalculateVirCompensated_mux
    SLICE_X71Y104.X      Tilo                  0.194   tfm_inst/subfpce46
                                                       tfm_inst/subfpond46
    SLICE_X68Y106.G3     net (fanout=2)        0.458   tfm_inst/subfpce46
    SLICE_X68Y106.Y      Tilo                  0.195   subfpce
                                                       tfm_inst/subfpce79_SW0
    SLICE_X68Y106.F4     net (fanout=1)        0.159   tfm_inst/subfpce79_SW0/O
    SLICE_X68Y106.X      Tilo                  0.195   subfpce
                                                       tfm_inst/subfpce79
    SLICE_X77Y110.G1     net (fanout=473)      1.116   subfpce
    SLICE_X77Y110.Y      Tilo                  0.194   inst_subfp/sig000005a2
                                                       inst_subfp/blk00000478
    SLICE_X58Y96.SR      net (fanout=11)       2.052   inst_subfp/sig000005a2
    SLICE_X58Y96.CLK     Tsrck                 1.157   subfpr<21>
                                                       inst_subfp/blk000004e7
    -------------------------------------------------  ---------------------------
    Total                                      9.960ns (2.275ns logic, 7.685ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVirCompensated_mux (FF)
  Destination:          inst_subfp/blk000004e7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.955ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVirCompensated_mux to inst_subfp/blk000004e7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y85.YQ      Tcko                  0.340   tfm_inst/CalculateVirCompensated_mux
                                                       tfm_inst/CalculateVirCompensated_mux
    SLICE_X77Y107.F4     net (fanout=380)      3.628   tfm_inst/CalculateVirCompensated_mux
    SLICE_X77Y107.X      Tilo                  0.194   N5046
                                                       tfm_inst/subfpce79_SW0_SW0
    SLICE_X68Y106.G4     net (fanout=1)        0.725   N5046
    SLICE_X68Y106.Y      Tilo                  0.195   subfpce
                                                       tfm_inst/subfpce79_SW0
    SLICE_X68Y106.F4     net (fanout=1)        0.159   tfm_inst/subfpce79_SW0/O
    SLICE_X68Y106.X      Tilo                  0.195   subfpce
                                                       tfm_inst/subfpce79
    SLICE_X77Y110.G1     net (fanout=473)      1.116   subfpce
    SLICE_X77Y110.Y      Tilo                  0.194   inst_subfp/sig000005a2
                                                       inst_subfp/blk00000478
    SLICE_X58Y96.SR      net (fanout=11)       2.052   inst_subfp/sig000005a2
    SLICE_X58Y96.CLK     Tsrck                 1.157   subfpr<21>
                                                       inst_subfp/blk000004e7
    -------------------------------------------------  ---------------------------
    Total                                      9.955ns (2.275ns logic, 7.680ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateAlphaComp_mux (FF)
  Destination:          inst_subfp/blk000004e7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.680ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateAlphaComp_mux to inst_subfp/blk000004e7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y88.YQ      Tcko                  0.340   tfm_inst/CalculateAlphaComp_mux
                                                       tfm_inst/CalculateAlphaComp_mux
    SLICE_X77Y107.F2     net (fanout=400)      3.353   tfm_inst/CalculateAlphaComp_mux
    SLICE_X77Y107.X      Tilo                  0.194   N5046
                                                       tfm_inst/subfpce79_SW0_SW0
    SLICE_X68Y106.G4     net (fanout=1)        0.725   N5046
    SLICE_X68Y106.Y      Tilo                  0.195   subfpce
                                                       tfm_inst/subfpce79_SW0
    SLICE_X68Y106.F4     net (fanout=1)        0.159   tfm_inst/subfpce79_SW0/O
    SLICE_X68Y106.X      Tilo                  0.195   subfpce
                                                       tfm_inst/subfpce79
    SLICE_X77Y110.G1     net (fanout=473)      1.116   subfpce
    SLICE_X77Y110.Y      Tilo                  0.194   inst_subfp/sig000005a2
                                                       inst_subfp/blk00000478
    SLICE_X58Y96.SR      net (fanout=11)       2.052   inst_subfp/sig000005a2
    SLICE_X58Y96.CLK     Tsrck                 1.157   subfpr<21>
                                                       inst_subfp/blk000004e7
    -------------------------------------------------  ---------------------------
    Total                                      9.680ns (2.275ns logic, 7.405ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point inst_subfp/blk000004e3 (SLICE_X58Y96.SR), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVirCompensated_mux (FF)
  Destination:          inst_subfp/blk000004e3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.960ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVirCompensated_mux to inst_subfp/blk000004e3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y85.YQ      Tcko                  0.340   tfm_inst/CalculateVirCompensated_mux
                                                       tfm_inst/CalculateVirCompensated_mux
    SLICE_X71Y104.F1     net (fanout=380)      3.900   tfm_inst/CalculateVirCompensated_mux
    SLICE_X71Y104.X      Tilo                  0.194   tfm_inst/subfpce46
                                                       tfm_inst/subfpond46
    SLICE_X68Y106.G3     net (fanout=2)        0.458   tfm_inst/subfpce46
    SLICE_X68Y106.Y      Tilo                  0.195   subfpce
                                                       tfm_inst/subfpce79_SW0
    SLICE_X68Y106.F4     net (fanout=1)        0.159   tfm_inst/subfpce79_SW0/O
    SLICE_X68Y106.X      Tilo                  0.195   subfpce
                                                       tfm_inst/subfpce79
    SLICE_X77Y110.G1     net (fanout=473)      1.116   subfpce
    SLICE_X77Y110.Y      Tilo                  0.194   inst_subfp/sig000005a2
                                                       inst_subfp/blk00000478
    SLICE_X58Y96.SR      net (fanout=11)       2.052   inst_subfp/sig000005a2
    SLICE_X58Y96.CLK     Tsrck                 1.157   subfpr<21>
                                                       inst_subfp/blk000004e3
    -------------------------------------------------  ---------------------------
    Total                                      9.960ns (2.275ns logic, 7.685ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVirCompensated_mux (FF)
  Destination:          inst_subfp/blk000004e3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.955ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVirCompensated_mux to inst_subfp/blk000004e3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y85.YQ      Tcko                  0.340   tfm_inst/CalculateVirCompensated_mux
                                                       tfm_inst/CalculateVirCompensated_mux
    SLICE_X77Y107.F4     net (fanout=380)      3.628   tfm_inst/CalculateVirCompensated_mux
    SLICE_X77Y107.X      Tilo                  0.194   N5046
                                                       tfm_inst/subfpce79_SW0_SW0
    SLICE_X68Y106.G4     net (fanout=1)        0.725   N5046
    SLICE_X68Y106.Y      Tilo                  0.195   subfpce
                                                       tfm_inst/subfpce79_SW0
    SLICE_X68Y106.F4     net (fanout=1)        0.159   tfm_inst/subfpce79_SW0/O
    SLICE_X68Y106.X      Tilo                  0.195   subfpce
                                                       tfm_inst/subfpce79
    SLICE_X77Y110.G1     net (fanout=473)      1.116   subfpce
    SLICE_X77Y110.Y      Tilo                  0.194   inst_subfp/sig000005a2
                                                       inst_subfp/blk00000478
    SLICE_X58Y96.SR      net (fanout=11)       2.052   inst_subfp/sig000005a2
    SLICE_X58Y96.CLK     Tsrck                 1.157   subfpr<21>
                                                       inst_subfp/blk000004e3
    -------------------------------------------------  ---------------------------
    Total                                      9.955ns (2.275ns logic, 7.680ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateAlphaComp_mux (FF)
  Destination:          inst_subfp/blk000004e3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.680ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateAlphaComp_mux to inst_subfp/blk000004e3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y88.YQ      Tcko                  0.340   tfm_inst/CalculateAlphaComp_mux
                                                       tfm_inst/CalculateAlphaComp_mux
    SLICE_X77Y107.F2     net (fanout=400)      3.353   tfm_inst/CalculateAlphaComp_mux
    SLICE_X77Y107.X      Tilo                  0.194   N5046
                                                       tfm_inst/subfpce79_SW0_SW0
    SLICE_X68Y106.G4     net (fanout=1)        0.725   N5046
    SLICE_X68Y106.Y      Tilo                  0.195   subfpce
                                                       tfm_inst/subfpce79_SW0
    SLICE_X68Y106.F4     net (fanout=1)        0.159   tfm_inst/subfpce79_SW0/O
    SLICE_X68Y106.X      Tilo                  0.195   subfpce
                                                       tfm_inst/subfpce79
    SLICE_X77Y110.G1     net (fanout=473)      1.116   subfpce
    SLICE_X77Y110.Y      Tilo                  0.194   inst_subfp/sig000005a2
                                                       inst_subfp/blk00000478
    SLICE_X58Y96.SR      net (fanout=11)       2.052   inst_subfp/sig000005a2
    SLICE_X58Y96.CLK     Tsrck                 1.157   subfpr<21>
                                                       inst_subfp/blk000004e3
    -------------------------------------------------  ---------------------------
    Total                                      9.680ns (2.275ns logic, 7.405ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point inst_divfp/blk00000996 (SLICE_X46Y106.CIN), 2524 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/ExtractTGCParameters_mux (FF)
  Destination:          inst_divfp/blk00000996 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.609ns (Levels of Logic = 13)
  Clock Path Skew:      -0.257ns (1.710 - 1.967)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/ExtractTGCParameters_mux to inst_divfp/blk00000996
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y107.YQ     Tcko                  0.340   tfm_inst/ExtractTGCParameters_run
                                                       tfm_inst/ExtractTGCParameters_mux
    SLICE_X41Y39.F1      net (fanout=214)      4.720   tfm_inst/ExtractTGCParameters_mux
    SLICE_X41Y39.X       Tilo                  0.194   tfm_inst/divfpb<5>0
                                                       tfm_inst/divfpb<5>0
    SLICE_X47Y96.G4      net (fanout=1)        1.719   tfm_inst/divfpb<5>0
    SLICE_X47Y96.Y       Tilo                  0.194   inst_divfp/sig00000107
                                                       tfm_inst/divfpb<5>83
    SLICE_X46Y96.G1      net (fanout=2)        0.657   divfpb<5>
    SLICE_X46Y96.COUT    Topcyg                0.561   inst_divfp/sig000000a7
                                                       inst_divfp/blk00000bed
                                                       inst_divfp/blk0000096f
    SLICE_X46Y97.CIN     net (fanout=1)        0.000   inst_divfp/sig000000c1
    SLICE_X46Y97.COUT    Tbyp                  0.089   inst_divfp/sig000000a9
                                                       inst_divfp/blk00000971
                                                       inst_divfp/blk00000973
    SLICE_X46Y98.CIN     net (fanout=1)        0.000   inst_divfp/sig000000c3
    SLICE_X46Y98.COUT    Tbyp                  0.089   inst_divfp/sig000000ab
                                                       inst_divfp/blk00000975
                                                       inst_divfp/blk00000977
    SLICE_X46Y99.CIN     net (fanout=1)        0.000   inst_divfp/sig000000ad
    SLICE_X46Y99.COUT    Tbyp                  0.089   inst_divfp/sig00000096
                                                       inst_divfp/blk00000979
                                                       inst_divfp/blk0000097b
    SLICE_X46Y100.CIN    net (fanout=1)        0.000   inst_divfp/sig000000af
    SLICE_X46Y100.COUT   Tbyp                  0.089   inst_divfp/sig00000098
                                                       inst_divfp/blk0000097d
                                                       inst_divfp/blk0000097f
    SLICE_X46Y101.CIN    net (fanout=1)        0.000   inst_divfp/sig000000b1
    SLICE_X46Y101.COUT   Tbyp                  0.089   inst_divfp/sig0000009a
                                                       inst_divfp/blk00000981
                                                       inst_divfp/blk00000983
    SLICE_X46Y102.CIN    net (fanout=1)        0.000   inst_divfp/sig000000b3
    SLICE_X46Y102.COUT   Tbyp                  0.089   inst_divfp/sig0000009c
                                                       inst_divfp/blk00000985
                                                       inst_divfp/blk00000987
    SLICE_X46Y103.CIN    net (fanout=1)        0.000   inst_divfp/sig000000b5
    SLICE_X46Y103.COUT   Tbyp                  0.089   inst_divfp/sig0000009e
                                                       inst_divfp/blk00000989
                                                       inst_divfp/blk0000098b
    SLICE_X46Y104.CIN    net (fanout=1)        0.000   inst_divfp/sig000000b8
    SLICE_X46Y104.COUT   Tbyp                  0.089   inst_divfp/sig000000a1
                                                       inst_divfp/blk0000098d
                                                       inst_divfp/blk0000098f
    SLICE_X46Y105.CIN    net (fanout=1)        0.000   inst_divfp/sig000000ba
    SLICE_X46Y105.COUT   Tbyp                  0.089   inst_divfp/sig000000a3
                                                       inst_divfp/blk00000991
                                                       inst_divfp/blk00000993
    SLICE_X46Y106.CIN    net (fanout=1)        0.000   inst_divfp/sig000000bc
    SLICE_X46Y106.CLK    Tcinck                0.423   inst_divfp/sig000000a5
                                                       inst_divfp/blk00000995
                                                       inst_divfp/blk00000996
    -------------------------------------------------  ---------------------------
    Total                                      9.609ns (2.513ns logic, 7.096ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/ExtractAlphaParameters_mux (FF)
  Destination:          inst_divfp/blk00000996 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.866ns (Levels of Logic = 11)
  Clock Path Skew:      -0.354ns (1.710 - 2.064)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/ExtractAlphaParameters_mux to inst_divfp/blk00000996
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y99.YQ      Tcko                  0.340   tfm_inst/ExtractAlphaParameters_mux
                                                       tfm_inst/ExtractAlphaParameters_mux
    SLICE_X56Y107.F1     net (fanout=462)      3.826   tfm_inst/ExtractAlphaParameters_mux
    SLICE_X56Y107.X      Tilo                  0.195   tfm_inst/divfpa<10>80
                                                       tfm_inst/divfpa<10>80
    SLICE_X48Y103.F2     net (fanout=1)        0.859   tfm_inst/divfpa<10>80
    SLICE_X48Y103.X      Tilo                  0.195   tfm_inst/divfpa<10>98
                                                       tfm_inst/divfpa<10>98
    SLICE_X44Y92.F3      net (fanout=1)        1.004   tfm_inst/divfpa<10>98
    SLICE_X44Y92.X       Tilo                  0.195   inst_divfp/sig000000f6
                                                       tfm_inst/divfpa<10>131
    SLICE_X46Y99.F2      net (fanout=2)        0.719   divfpa<10>
    SLICE_X46Y99.COUT    Topcyf                0.576   inst_divfp/sig00000096
                                                       inst_divfp/blk00000b5d
                                                       inst_divfp/blk00000979
                                                       inst_divfp/blk0000097b
    SLICE_X46Y100.CIN    net (fanout=1)        0.000   inst_divfp/sig000000af
    SLICE_X46Y100.COUT   Tbyp                  0.089   inst_divfp/sig00000098
                                                       inst_divfp/blk0000097d
                                                       inst_divfp/blk0000097f
    SLICE_X46Y101.CIN    net (fanout=1)        0.000   inst_divfp/sig000000b1
    SLICE_X46Y101.COUT   Tbyp                  0.089   inst_divfp/sig0000009a
                                                       inst_divfp/blk00000981
                                                       inst_divfp/blk00000983
    SLICE_X46Y102.CIN    net (fanout=1)        0.000   inst_divfp/sig000000b3
    SLICE_X46Y102.COUT   Tbyp                  0.089   inst_divfp/sig0000009c
                                                       inst_divfp/blk00000985
                                                       inst_divfp/blk00000987
    SLICE_X46Y103.CIN    net (fanout=1)        0.000   inst_divfp/sig000000b5
    SLICE_X46Y103.COUT   Tbyp                  0.089   inst_divfp/sig0000009e
                                                       inst_divfp/blk00000989
                                                       inst_divfp/blk0000098b
    SLICE_X46Y104.CIN    net (fanout=1)        0.000   inst_divfp/sig000000b8
    SLICE_X46Y104.COUT   Tbyp                  0.089   inst_divfp/sig000000a1
                                                       inst_divfp/blk0000098d
                                                       inst_divfp/blk0000098f
    SLICE_X46Y105.CIN    net (fanout=1)        0.000   inst_divfp/sig000000ba
    SLICE_X46Y105.COUT   Tbyp                  0.089   inst_divfp/sig000000a3
                                                       inst_divfp/blk00000991
                                                       inst_divfp/blk00000993
    SLICE_X46Y106.CIN    net (fanout=1)        0.000   inst_divfp/sig000000bc
    SLICE_X46Y106.CLK    Tcinck                0.423   inst_divfp/sig000000a5
                                                       inst_divfp/blk00000995
                                                       inst_divfp/blk00000996
    -------------------------------------------------  ---------------------------
    Total                                      8.866ns (2.458ns logic, 6.408ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOS_mux (FF)
  Destination:          inst_divfp/blk00000996 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.217ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOS_mux to inst_divfp/blk00000996
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y105.YQ     Tcko                  0.340   tfm_inst/CalculatePixOS_mux
                                                       tfm_inst/CalculatePixOS_mux
    SLICE_X27Y136.F2     net (fanout=477)      3.511   tfm_inst/CalculatePixOS_mux
    SLICE_X27Y136.X      Tilo                  0.194   tfm_inst/divfpb<22>35
                                                       tfm_inst/divfpb<22>35
    SLICE_X43Y126.F2     net (fanout=1)        1.729   tfm_inst/divfpb<22>35
    SLICE_X43Y126.X      Tilo                  0.194   tfm_inst/divfpb<22>50
                                                       tfm_inst/divfpb<22>50
    SLICE_X43Y103.G3     net (fanout=1)        0.866   tfm_inst/divfpb<22>50
    SLICE_X43Y103.XMUX   Tif5x                 0.574   inst_divfp/sig00000104
                                                       tfm_inst/divfpb<22>832
                                                       tfm_inst/divfpb<22>83_f5
    SLICE_X46Y105.F1     net (fanout=2)        0.810   divfpb<22>
    SLICE_X46Y105.COUT   Topcyf                0.576   inst_divfp/sig000000a3
                                                       inst_divfp/blk00000abe
                                                       inst_divfp/blk00000991
                                                       inst_divfp/blk00000993
    SLICE_X46Y106.CIN    net (fanout=1)        0.000   inst_divfp/sig000000bc
    SLICE_X46Y106.CLK    Tcinck                0.423   inst_divfp/sig000000a5
                                                       inst_divfp/blk00000995
                                                       inst_divfp/blk00000996
    -------------------------------------------------  ---------------------------
    Total                                      9.217ns (2.301ns logic, 6.916ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X6Y20.ADDRA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.297ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dualmem_addra_3 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.305ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.877 - 0.869)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dualmem_addra_3 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y163.XQ     Tcko                  0.313   dualmem_addra<3>
                                                       dualmem_addra_3
    RAMB16_X6Y20.ADDRA7  net (fanout=2)        0.314   dualmem_addra<3>
    RAMB16_X6Y20.CLKA    Trckc_ADDRA (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.305ns (-0.009ns logic, 0.314ns route)
                                                       (-3.0% logic, 103.0% route)

--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X6Y20.ADDRA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.357ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dualmem_addra_0 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.365ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.877 - 0.869)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dualmem_addra_0 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y162.YQ     Tcko                  0.331   dualmem_addra<1>
                                                       dualmem_addra_0
    RAMB16_X6Y20.ADDRA4  net (fanout=2)        0.356   dualmem_addra<0>
    RAMB16_X6Y20.CLKA    Trckc_ADDRA (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.365ns (0.009ns logic, 0.356ns route)
                                                       (2.5% logic, 97.5% route)

--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X6Y20.ADDRA10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.369ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dualmem_addra_6 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.326ns (Levels of Logic = 0)
  Clock Path Skew:      -0.043ns (0.877 - 0.920)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dualmem_addra_6 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y165.YQ     Tcko                  0.313   dualmem_addra<7>
                                                       dualmem_addra_6
    RAMB16_X6Y20.ADDRA10 net (fanout=2)        0.335   dualmem_addra<6>
    RAMB16_X6Y20.CLKA    Trckc_ADDRA (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.326ns (-0.009ns logic, 0.335ns route)
                                                       (-2.8% logic, 102.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X6Y21.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X6Y20.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateVirCompensated/inst_mem_vir_compensated/RAMB16_S36_inst1/CLKA
  Logical resource: tfm_inst/inst_CalculateVirCompensated/inst_mem_vir_compensated/RAMB16_S36_inst1/CLKA
  Location pin: RAMB16_X6Y14.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.960|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 424051 paths, 0 nets, and 65411 connections

Design statistics:
   Minimum period:   9.960ns{1}   (Maximum frequency: 100.402MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 16 14:33:01 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 721 MB



