/* Generated by Yosys 0.10+12 (git sha1 UNKNOWN, gcc 10.1.0 -fPIC -Os) */

(* top =  1  *)
(* src = "./verilog/b07_C.v:1.1-388.10" *)
module b07_C(START, STATO_REG_0__SCAN_IN, STATO_REG_1__SCAN_IN, PUNTI_RETTA_REG_7__SCAN_IN, PUNTI_RETTA_REG_6__SCAN_IN, PUNTI_RETTA_REG_5__SCAN_IN, PUNTI_RETTA_REG_4__SCAN_IN, PUNTI_RETTA_REG_3__SCAN_IN, PUNTI_RETTA_REG_2__SCAN_IN, PUNTI_RETTA_REG_1__SCAN_IN, PUNTI_RETTA_REG_0__SCAN_IN, CONT_REG_7__SCAN_IN, CONT_REG_6__SCAN_IN, CONT_REG_5__SCAN_IN, CONT_REG_4__SCAN_IN, CONT_REG_3__SCAN_IN, CONT_REG_2__SCAN_IN, CONT_REG_1__SCAN_IN, CONT_REG_0__SCAN_IN, MAR_REG_7__SCAN_IN, MAR_REG_6__SCAN_IN, MAR_REG_5__SCAN_IN, MAR_REG_4__SCAN_IN, MAR_REG_3__SCAN_IN, MAR_REG_2__SCAN_IN, MAR_REG_1__SCAN_IN, MAR_REG_0__SCAN_IN, X_REG_7__SCAN_IN, X_REG_6__SCAN_IN, X_REG_5__SCAN_IN, X_REG_4__SCAN_IN, X_REG_3__SCAN_IN, X_REG_2__SCAN_IN, X_REG_1__SCAN_IN, X_REG_0__SCAN_IN, Y_REG_3__SCAN_IN, Y_REG_1__SCAN_IN, Y_REG_5__SCAN_IN, T_REG_3__SCAN_IN, T_REG_5__SCAN_IN, T_REG_1__SCAN_IN, T_REG_0__SCAN_IN, T_REG_4__SCAN_IN, T_REG_6__SCAN_IN, T_REG_2__SCAN_IN, Y_REG_4__SCAN_IN, Y_REG_0__SCAN_IN, Y_REG_2__SCAN_IN, Y_REG_6__SCAN_IN, STATO_REG_2__SCAN_IN, U324, U325, U326, U327, U328, U329, U330, U331, U332, U333, U334, U335, U336, U337, U338, U339, U340, U341, U342, U343, U344, U345, U346, U347, U348, U349, U350, U351, U352, U353, U354, U355, U356, U357, U358, U388, U389, U390, U391, U394, U395, U396, U397, U398, U399, U400, U401, U402, U403);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  wire _163_;
  wire _164_;
  wire _165_;
  wire _166_;
  wire _167_;
  wire _168_;
  wire _169_;
  wire _170_;
  wire _171_;
  wire _172_;
  wire _173_;
  wire _174_;
  wire _175_;
  wire _176_;
  wire _177_;
  wire _178_;
  wire _179_;
  wire _180_;
  wire _181_;
  wire _182_;
  wire _183_;
  wire _184_;
  wire _185_;
  wire _186_;
  wire _187_;
  wire _188_;
  wire _189_;
  wire _190_;
  wire _191_;
  wire _192_;
  wire _193_;
  wire _194_;
  wire _195_;
  wire _196_;
  wire _197_;
  wire _198_;
  wire _199_;
  wire _200_;
  wire _201_;
  wire _202_;
  wire _203_;
  wire _204_;
  wire _205_;
  wire _206_;
  wire _207_;
  wire _208_;
  wire _209_;
  wire _210_;
  wire _211_;
  wire _212_;
  wire _213_;
  wire _214_;
  wire _215_;
  wire _216_;
  wire _217_;
  wire _218_;
  wire _219_;
  wire _220_;
  wire _221_;
  wire _222_;
  wire _223_;
  wire _224_;
  wire _225_;
  wire _226_;
  wire _227_;
  wire _228_;
  wire _229_;
  wire _230_;
  wire _231_;
  wire _232_;
  wire _233_;
  wire _234_;
  wire _235_;
  wire _236_;
  wire _237_;
  wire _238_;
  wire _239_;
  wire _240_;
  wire _241_;
  wire _242_;
  wire _243_;
  wire _244_;
  wire _245_;
  wire _246_;
  wire _247_;
  wire _248_;
  wire _249_;
  wire _250_;
  wire _251_;
  wire _252_;
  wire _253_;
  wire _254_;
  wire _255_;
  wire _256_;
  wire _257_;
  wire _258_;
  wire _259_;
  wire _260_;
  wire _261_;
  wire _262_;
  wire _263_;
  wire _264_;
  wire _265_;
  wire _266_;
  wire _267_;
  (* src = "./verilog/b07_C.v:2.429-2.448" *)
  wire _268_;
  (* src = "./verilog/b07_C.v:2.408-2.427" *)
  wire _269_;
  (* src = "./verilog/b07_C.v:2.387-2.406" *)
  wire _270_;
  (* src = "./verilog/b07_C.v:2.366-2.385" *)
  wire _271_;
  (* src = "./verilog/b07_C.v:2.345-2.364" *)
  wire _272_;
  (* src = "./verilog/b07_C.v:2.324-2.343" *)
  wire _273_;
  (* src = "./verilog/b07_C.v:2.303-2.322" *)
  wire _274_;
  (* src = "./verilog/b07_C.v:2.282-2.301" *)
  wire _275_;
  (* src = "./verilog/b07_C.v:2.590-2.608" *)
  wire _276_;
  (* src = "./verilog/b07_C.v:2.570-2.588" *)
  wire _277_;
  (* src = "./verilog/b07_C.v:2.550-2.568" *)
  wire _278_;
  (* src = "./verilog/b07_C.v:2.530-2.548" *)
  wire _279_;
  (* src = "./verilog/b07_C.v:2.510-2.528" *)
  wire _280_;
  (* src = "./verilog/b07_C.v:2.490-2.508" *)
  wire _281_;
  (* src = "./verilog/b07_C.v:2.470-2.488" *)
  wire _282_;
  (* src = "./verilog/b07_C.v:2.450-2.468" *)
  wire _283_;
  (* src = "./verilog/b07_C.v:2.254-2.280" *)
  wire _284_;
  (* src = "./verilog/b07_C.v:2.226-2.252" *)
  wire _285_;
  (* src = "./verilog/b07_C.v:2.198-2.224" *)
  wire _286_;
  (* src = "./verilog/b07_C.v:2.170-2.196" *)
  wire _287_;
  (* src = "./verilog/b07_C.v:2.142-2.168" *)
  wire _288_;
  (* src = "./verilog/b07_C.v:2.114-2.140" *)
  wire _289_;
  (* src = "./verilog/b07_C.v:2.86-2.112" *)
  wire _290_;
  (* src = "./verilog/b07_C.v:2.58-2.84" *)
  wire _291_;
  (* src = "./verilog/b07_C.v:2.7-2.12" *)
  wire _292_;
  (* src = "./verilog/b07_C.v:2.14-2.34" *)
  wire _293_;
  (* src = "./verilog/b07_C.v:2.36-2.56" *)
  wire _294_;
  (* src = "./verilog/b07_C.v:2.1006-2.1026" *)
  wire _295_;
  (* src = "./verilog/b07_C.v:2.862-2.878" *)
  wire _296_;
  (* src = "./verilog/b07_C.v:2.844-2.860" *)
  wire _297_;
  (* src = "./verilog/b07_C.v:2.916-2.932" *)
  wire _298_;
  (* src = "./verilog/b07_C.v:2.808-2.824" *)
  wire _299_;
  (* src = "./verilog/b07_C.v:2.880-2.896" *)
  wire _300_;
  (* src = "./verilog/b07_C.v:2.826-2.842" *)
  wire _301_;
  (* src = "./verilog/b07_C.v:2.898-2.914" *)
  wire _302_;
  (* src = "./verilog/b07_C.v:3.8-3.12" *)
  wire _303_;
  (* src = "./verilog/b07_C.v:3.14-3.18" *)
  wire _304_;
  (* src = "./verilog/b07_C.v:3.20-3.24" *)
  wire _305_;
  (* src = "./verilog/b07_C.v:3.26-3.30" *)
  wire _306_;
  (* src = "./verilog/b07_C.v:3.32-3.36" *)
  wire _307_;
  (* src = "./verilog/b07_C.v:3.38-3.42" *)
  wire _308_;
  (* src = "./verilog/b07_C.v:3.44-3.48" *)
  wire _309_;
  (* src = "./verilog/b07_C.v:3.50-3.54" *)
  wire _310_;
  (* src = "./verilog/b07_C.v:3.56-3.60" *)
  wire _311_;
  (* src = "./verilog/b07_C.v:3.62-3.66" *)
  wire _312_;
  (* src = "./verilog/b07_C.v:3.68-3.72" *)
  wire _313_;
  (* src = "./verilog/b07_C.v:3.74-3.78" *)
  wire _314_;
  (* src = "./verilog/b07_C.v:3.80-3.84" *)
  wire _315_;
  (* src = "./verilog/b07_C.v:3.86-3.90" *)
  wire _316_;
  (* src = "./verilog/b07_C.v:3.92-3.96" *)
  wire _317_;
  (* src = "./verilog/b07_C.v:3.98-3.102" *)
  wire _318_;
  (* src = "./verilog/b07_C.v:3.104-3.108" *)
  wire _319_;
  (* src = "./verilog/b07_C.v:3.110-3.114" *)
  wire _320_;
  (* src = "./verilog/b07_C.v:3.116-3.120" *)
  wire _321_;
  (* src = "./verilog/b07_C.v:3.122-3.126" *)
  wire _322_;
  (* src = "./verilog/b07_C.v:3.128-3.132" *)
  wire _323_;
  (* src = "./verilog/b07_C.v:3.134-3.138" *)
  wire _324_;
  (* src = "./verilog/b07_C.v:3.140-3.144" *)
  wire _325_;
  (* src = "./verilog/b07_C.v:3.146-3.150" *)
  wire _326_;
  (* src = "./verilog/b07_C.v:3.152-3.156" *)
  wire _327_;
  (* src = "./verilog/b07_C.v:3.158-3.162" *)
  wire _328_;
  (* src = "./verilog/b07_C.v:3.164-3.168" *)
  wire _329_;
  (* src = "./verilog/b07_C.v:3.170-3.174" *)
  wire _330_;
  (* src = "./verilog/b07_C.v:3.176-3.180" *)
  wire _331_;
  (* src = "./verilog/b07_C.v:3.182-3.186" *)
  wire _332_;
  (* src = "./verilog/b07_C.v:3.188-3.192" *)
  wire _333_;
  (* src = "./verilog/b07_C.v:3.194-3.198" *)
  wire _334_;
  (* src = "./verilog/b07_C.v:3.200-3.204" *)
  wire _335_;
  (* src = "./verilog/b07_C.v:3.206-3.210" *)
  wire _336_;
  (* src = "./verilog/b07_C.v:3.212-3.216" *)
  wire _337_;
  (* src = "./verilog/b07_C.v:3.218-3.222" *)
  wire _338_;
  (* src = "./verilog/b07_C.v:3.224-3.228" *)
  wire _339_;
  (* src = "./verilog/b07_C.v:3.230-3.234" *)
  wire _340_;
  (* src = "./verilog/b07_C.v:3.236-3.240" *)
  wire _341_;
  (* src = "./verilog/b07_C.v:3.242-3.246" *)
  wire _342_;
  (* src = "./verilog/b07_C.v:3.248-3.252" *)
  wire _343_;
  (* src = "./verilog/b07_C.v:3.254-3.258" *)
  wire _344_;
  (* src = "./verilog/b07_C.v:3.260-3.264" *)
  wire _345_;
  (* src = "./verilog/b07_C.v:3.266-3.270" *)
  wire _346_;
  (* src = "./verilog/b07_C.v:3.272-3.276" *)
  wire _347_;
  (* src = "./verilog/b07_C.v:3.278-3.282" *)
  wire _348_;
  (* src = "./verilog/b07_C.v:3.284-3.288" *)
  wire _349_;
  (* src = "./verilog/b07_C.v:3.290-3.294" *)
  wire _350_;
  (* src = "./verilog/b07_C.v:3.296-3.300" *)
  wire _351_;
  (* src = "./verilog/b07_C.v:2.736-2.752" *)
  wire _352_;
  (* src = "./verilog/b07_C.v:2.718-2.734" *)
  wire _353_;
  (* src = "./verilog/b07_C.v:2.700-2.716" *)
  wire _354_;
  (* src = "./verilog/b07_C.v:2.682-2.698" *)
  wire _355_;
  (* src = "./verilog/b07_C.v:2.664-2.680" *)
  wire _356_;
  (* src = "./verilog/b07_C.v:2.646-2.662" *)
  wire _357_;
  (* src = "./verilog/b07_C.v:2.628-2.644" *)
  wire _358_;
  (* src = "./verilog/b07_C.v:2.610-2.626" *)
  wire _359_;
  (* src = "./verilog/b07_C.v:2.952-2.968" *)
  wire _360_;
  (* src = "./verilog/b07_C.v:2.772-2.788" *)
  wire _361_;
  (* src = "./verilog/b07_C.v:2.970-2.986" *)
  wire _362_;
  (* src = "./verilog/b07_C.v:2.754-2.770" *)
  wire _363_;
  (* src = "./verilog/b07_C.v:2.934-2.950" *)
  wire _364_;
  (* src = "./verilog/b07_C.v:2.790-2.806" *)
  wire _365_;
  (* src = "./verilog/b07_C.v:2.988-2.1004" *)
  wire _366_;
  wire _367_;
  wire _368_;
  wire _369_;
  wire _370_;
  wire _371_;
  wire _372_;
  wire _373_;
  wire _374_;
  wire _375_;
  wire _376_;
  wire _377_;
  wire _378_;
  wire _379_;
  wire _380_;
  wire _381_;
  wire _382_;
  wire _383_;
  wire _384_;
  wire _385_;
  wire _386_;
  wire _387_;
  wire _388_;
  wire _389_;
  wire _390_;
  wire _391_;
  wire _392_;
  wire _393_;
  wire _394_;
  wire _395_;
  wire _396_;
  wire _397_;
  wire _398_;
  wire _399_;
  wire _400_;
  wire _401_;
  wire _402_;
  wire _403_;
  wire _404_;
  wire _405_;
  wire _406_;
  wire _407_;
  wire _408_;
  wire _409_;
  wire _410_;
  wire _411_;
  wire _412_;
  wire _413_;
  wire _414_;
  wire _415_;
  wire _416_;
  wire _417_;
  wire _418_;
  wire _419_;
  wire _420_;
  wire _421_;
  wire _422_;
  wire _423_;
  wire _424_;
  wire _425_;
  wire _426_;
  wire _427_;
  wire _428_;
  wire _429_;
  wire _430_;
  wire _431_;
  wire _432_;
  wire _433_;
  wire _434_;
  wire _435_;
  wire _436_;
  wire _437_;
  wire _438_;
  wire _439_;
  wire _440_;
  wire _441_;
  wire _442_;
  wire _443_;
  wire _444_;
  wire _445_;
  wire _446_;
  wire _447_;
  wire _448_;
  wire _449_;
  wire _450_;
  wire _451_;
  wire _452_;
  wire _453_;
  wire _454_;
  wire _455_;
  wire _456_;
  wire _457_;
  wire _458_;
  wire _459_;
  wire _460_;
  wire _461_;
  wire _462_;
  wire _463_;
  wire _464_;
  wire _465_;
  wire _466_;
  wire _467_;
  wire _468_;
  wire _469_;
  wire _470_;
  wire _471_;
  wire _472_;
  wire _473_;
  wire _474_;
  wire _475_;
  wire _476_;
  wire _477_;
  wire _478_;
  wire _479_;
  wire _480_;
  wire _481_;
  wire _482_;
  wire _483_;
  wire _484_;
  wire _485_;
  wire _486_;
  wire _487_;
  wire _488_;
  wire _489_;
  wire _490_;
  wire _491_;
  wire _492_;
  wire _493_;
  wire _494_;
  wire _495_;
  wire _496_;
  wire _497_;
  wire _498_;
  wire _499_;
  wire _500_;
  wire _501_;
  wire _502_;
  wire _503_;
  wire _504_;
  wire _505_;
  wire _506_;
  wire _507_;
  wire _508_;
  wire _509_;
  wire _510_;
  wire _511_;
  wire _512_;
  wire _513_;
  wire _514_;
  wire _515_;
  wire _516_;
  wire _517_;
  wire _518_;
  wire _519_;
  wire _520_;
  wire _521_;
  wire _522_;
  wire _523_;
  wire _524_;
  wire _525_;
  wire _526_;
  wire _527_;
  wire _528_;
  wire _529_;
  wire _530_;
  wire _531_;
  wire _532_;
  wire _533_;
  wire _534_;
  wire _535_;
  wire _536_;
  wire _537_;
  wire _538_;
  wire _539_;
  wire _540_;
  wire _541_;
  wire _542_;
  wire _543_;
  wire _544_;
  wire _545_;
  wire _546_;
  wire _547_;
  wire _548_;
  wire _549_;
  wire _550_;
  wire _551_;
  wire _552_;
  wire _553_;
  wire _554_;
  wire _555_;
  wire _556_;
  wire _557_;
  wire _558_;
  wire _559_;
  wire _560_;
  wire _561_;
  wire _562_;
  wire _563_;
  wire _564_;
  wire _565_;
  wire _566_;
  wire _567_;
  wire _568_;
  wire _569_;
  wire _570_;
  wire _571_;
  wire _572_;
  wire _573_;
  wire _574_;
  wire _575_;
  wire _576_;
  wire _577_;
  wire _578_;
  wire _579_;
  wire _580_;
  wire _581_;
  wire _582_;
  wire _583_;
  wire _584_;
  wire _585_;
  wire _586_;
  wire _587_;
  wire _588_;
  wire _589_;
  wire _590_;
  wire _591_;
  wire _592_;
  wire _593_;
  wire _594_;
  wire _595_;
  wire _596_;
  wire _597_;
  wire _598_;
  wire _599_;
  wire _600_;
  wire _601_;
  wire _602_;
  wire _603_;
  wire _604_;
  wire _605_;
  wire _606_;
  wire _607_;
  wire _608_;
  wire _609_;
  wire _610_;
  wire _611_;
  wire _612_;
  wire _613_;
  wire _614_;
  wire _615_;
  wire _616_;
  wire _617_;
  wire _618_;
  wire _619_;
  wire _620_;
  wire _621_;
  wire _622_;
  wire _623_;
  wire _624_;
  wire _625_;
  wire _626_;
  wire _627_;
  wire _628_;
  wire _629_;
  wire _630_;
  wire _631_;
  wire _632_;
  wire _633_;
  wire _634_;
  wire _635_;
  wire _636_;
  wire _637_;
  wire _638_;
  wire _639_;
  wire _640_;
  wire _641_;
  wire _642_;
  wire _643_;
  wire _644_;
  wire _645_;
  wire _646_;
  wire _647_;
  wire _648_;
  wire _649_;
  wire _650_;
  wire _651_;
  wire _652_;
  (* src = "./verilog/b07_C.v:2.429-2.448" *)
  input CONT_REG_0__SCAN_IN;
  (* src = "./verilog/b07_C.v:2.408-2.427" *)
  input CONT_REG_1__SCAN_IN;
  (* src = "./verilog/b07_C.v:2.387-2.406" *)
  input CONT_REG_2__SCAN_IN;
  (* src = "./verilog/b07_C.v:2.366-2.385" *)
  input CONT_REG_3__SCAN_IN;
  (* src = "./verilog/b07_C.v:2.345-2.364" *)
  input CONT_REG_4__SCAN_IN;
  (* src = "./verilog/b07_C.v:2.324-2.343" *)
  input CONT_REG_5__SCAN_IN;
  (* src = "./verilog/b07_C.v:2.303-2.322" *)
  input CONT_REG_6__SCAN_IN;
  (* src = "./verilog/b07_C.v:2.282-2.301" *)
  input CONT_REG_7__SCAN_IN;
  (* src = "./verilog/b07_C.v:2.590-2.608" *)
  input MAR_REG_0__SCAN_IN;
  (* src = "./verilog/b07_C.v:2.570-2.588" *)
  input MAR_REG_1__SCAN_IN;
  (* src = "./verilog/b07_C.v:2.550-2.568" *)
  input MAR_REG_2__SCAN_IN;
  (* src = "./verilog/b07_C.v:2.530-2.548" *)
  input MAR_REG_3__SCAN_IN;
  (* src = "./verilog/b07_C.v:2.510-2.528" *)
  input MAR_REG_4__SCAN_IN;
  (* src = "./verilog/b07_C.v:2.490-2.508" *)
  input MAR_REG_5__SCAN_IN;
  (* src = "./verilog/b07_C.v:2.470-2.488" *)
  input MAR_REG_6__SCAN_IN;
  (* src = "./verilog/b07_C.v:2.450-2.468" *)
  input MAR_REG_7__SCAN_IN;
  (* src = "./verilog/b07_C.v:2.254-2.280" *)
  input PUNTI_RETTA_REG_0__SCAN_IN;
  (* src = "./verilog/b07_C.v:2.226-2.252" *)
  input PUNTI_RETTA_REG_1__SCAN_IN;
  (* src = "./verilog/b07_C.v:2.198-2.224" *)
  input PUNTI_RETTA_REG_2__SCAN_IN;
  (* src = "./verilog/b07_C.v:2.170-2.196" *)
  input PUNTI_RETTA_REG_3__SCAN_IN;
  (* src = "./verilog/b07_C.v:2.142-2.168" *)
  input PUNTI_RETTA_REG_4__SCAN_IN;
  (* src = "./verilog/b07_C.v:2.114-2.140" *)
  input PUNTI_RETTA_REG_5__SCAN_IN;
  (* src = "./verilog/b07_C.v:2.86-2.112" *)
  input PUNTI_RETTA_REG_6__SCAN_IN;
  (* src = "./verilog/b07_C.v:2.58-2.84" *)
  input PUNTI_RETTA_REG_7__SCAN_IN;
  (* src = "./verilog/b07_C.v:2.7-2.12" *)
  input START;
  (* src = "./verilog/b07_C.v:2.14-2.34" *)
  input STATO_REG_0__SCAN_IN;
  (* src = "./verilog/b07_C.v:2.36-2.56" *)
  input STATO_REG_1__SCAN_IN;
  (* src = "./verilog/b07_C.v:2.1006-2.1026" *)
  input STATO_REG_2__SCAN_IN;
  (* src = "./verilog/b07_C.v:2.862-2.878" *)
  input T_REG_0__SCAN_IN;
  (* src = "./verilog/b07_C.v:2.844-2.860" *)
  input T_REG_1__SCAN_IN;
  (* src = "./verilog/b07_C.v:2.916-2.932" *)
  input T_REG_2__SCAN_IN;
  (* src = "./verilog/b07_C.v:2.808-2.824" *)
  input T_REG_3__SCAN_IN;
  (* src = "./verilog/b07_C.v:2.880-2.896" *)
  input T_REG_4__SCAN_IN;
  (* src = "./verilog/b07_C.v:2.826-2.842" *)
  input T_REG_5__SCAN_IN;
  (* src = "./verilog/b07_C.v:2.898-2.914" *)
  input T_REG_6__SCAN_IN;
  (* src = "./verilog/b07_C.v:3.8-3.12" *)
  output U324;
  (* src = "./verilog/b07_C.v:3.14-3.18" *)
  output U325;
  (* src = "./verilog/b07_C.v:3.20-3.24" *)
  output U326;
  (* src = "./verilog/b07_C.v:3.26-3.30" *)
  output U327;
  (* src = "./verilog/b07_C.v:3.32-3.36" *)
  output U328;
  (* src = "./verilog/b07_C.v:3.38-3.42" *)
  output U329;
  (* src = "./verilog/b07_C.v:3.44-3.48" *)
  output U330;
  (* src = "./verilog/b07_C.v:3.50-3.54" *)
  output U331;
  (* src = "./verilog/b07_C.v:3.56-3.60" *)
  output U332;
  (* src = "./verilog/b07_C.v:3.62-3.66" *)
  output U333;
  (* src = "./verilog/b07_C.v:3.68-3.72" *)
  output U334;
  (* src = "./verilog/b07_C.v:3.74-3.78" *)
  output U335;
  (* src = "./verilog/b07_C.v:3.80-3.84" *)
  output U336;
  (* src = "./verilog/b07_C.v:3.86-3.90" *)
  output U337;
  (* src = "./verilog/b07_C.v:3.92-3.96" *)
  output U338;
  (* src = "./verilog/b07_C.v:3.98-3.102" *)
  output U339;
  (* src = "./verilog/b07_C.v:3.104-3.108" *)
  output U340;
  (* src = "./verilog/b07_C.v:3.110-3.114" *)
  output U341;
  (* src = "./verilog/b07_C.v:3.116-3.120" *)
  output U342;
  (* src = "./verilog/b07_C.v:3.122-3.126" *)
  output U343;
  (* src = "./verilog/b07_C.v:3.128-3.132" *)
  output U344;
  (* src = "./verilog/b07_C.v:3.134-3.138" *)
  output U345;
  (* src = "./verilog/b07_C.v:3.140-3.144" *)
  output U346;
  (* src = "./verilog/b07_C.v:3.146-3.150" *)
  output U347;
  (* src = "./verilog/b07_C.v:3.152-3.156" *)
  output U348;
  (* src = "./verilog/b07_C.v:3.158-3.162" *)
  output U349;
  (* src = "./verilog/b07_C.v:3.164-3.168" *)
  output U350;
  (* src = "./verilog/b07_C.v:3.170-3.174" *)
  output U351;
  (* src = "./verilog/b07_C.v:3.176-3.180" *)
  output U352;
  (* src = "./verilog/b07_C.v:3.182-3.186" *)
  output U353;
  (* src = "./verilog/b07_C.v:3.188-3.192" *)
  output U354;
  (* src = "./verilog/b07_C.v:3.194-3.198" *)
  output U355;
  (* src = "./verilog/b07_C.v:3.200-3.204" *)
  output U356;
  (* src = "./verilog/b07_C.v:3.206-3.210" *)
  output U357;
  (* src = "./verilog/b07_C.v:3.212-3.216" *)
  output U358;
  (* src = "./verilog/b07_C.v:3.218-3.222" *)
  output U388;
  (* src = "./verilog/b07_C.v:3.224-3.228" *)
  output U389;
  (* src = "./verilog/b07_C.v:3.230-3.234" *)
  output U390;
  (* src = "./verilog/b07_C.v:3.236-3.240" *)
  output U391;
  (* src = "./verilog/b07_C.v:3.242-3.246" *)
  output U394;
  (* src = "./verilog/b07_C.v:3.248-3.252" *)
  output U395;
  (* src = "./verilog/b07_C.v:3.254-3.258" *)
  output U396;
  (* src = "./verilog/b07_C.v:3.260-3.264" *)
  output U397;
  (* src = "./verilog/b07_C.v:3.266-3.270" *)
  output U398;
  (* src = "./verilog/b07_C.v:3.272-3.276" *)
  output U399;
  (* src = "./verilog/b07_C.v:3.278-3.282" *)
  output U400;
  (* src = "./verilog/b07_C.v:3.284-3.288" *)
  output U401;
  (* src = "./verilog/b07_C.v:3.290-3.294" *)
  output U402;
  (* src = "./verilog/b07_C.v:3.296-3.300" *)
  output U403;
  (* src = "./verilog/b07_C.v:2.736-2.752" *)
  input X_REG_0__SCAN_IN;
  (* src = "./verilog/b07_C.v:2.718-2.734" *)
  input X_REG_1__SCAN_IN;
  (* src = "./verilog/b07_C.v:2.700-2.716" *)
  input X_REG_2__SCAN_IN;
  (* src = "./verilog/b07_C.v:2.682-2.698" *)
  input X_REG_3__SCAN_IN;
  (* src = "./verilog/b07_C.v:2.664-2.680" *)
  input X_REG_4__SCAN_IN;
  (* src = "./verilog/b07_C.v:2.646-2.662" *)
  input X_REG_5__SCAN_IN;
  (* src = "./verilog/b07_C.v:2.628-2.644" *)
  input X_REG_6__SCAN_IN;
  (* src = "./verilog/b07_C.v:2.610-2.626" *)
  input X_REG_7__SCAN_IN;
  (* src = "./verilog/b07_C.v:2.952-2.968" *)
  input Y_REG_0__SCAN_IN;
  (* src = "./verilog/b07_C.v:2.772-2.788" *)
  input Y_REG_1__SCAN_IN;
  (* src = "./verilog/b07_C.v:2.970-2.986" *)
  input Y_REG_2__SCAN_IN;
  (* src = "./verilog/b07_C.v:2.754-2.770" *)
  input Y_REG_3__SCAN_IN;
  (* src = "./verilog/b07_C.v:2.934-2.950" *)
  input Y_REG_4__SCAN_IN;
  (* src = "./verilog/b07_C.v:2.790-2.806" *)
  input Y_REG_5__SCAN_IN;
  (* src = "./verilog/b07_C.v:2.988-2.1004" *)
  input Y_REG_6__SCAN_IN;
  NOT _653_ (
    .A(_295_),
    .Y(_367_)
  );
  NOT _654_ (
    .A(_278_),
    .Y(_368_)
  );
  NOT _655_ (
    .A(_277_),
    .Y(_369_)
  );
  NOT _656_ (
    .A(_276_),
    .Y(_370_)
  );
  NOT _657_ (
    .A(_354_),
    .Y(_371_)
  );
  NOT _658_ (
    .A(_293_),
    .Y(_372_)
  );
  AND _659_ (
    .A(_294_),
    .B(_295_),
    .Y(_373_)
  );
  NAND _660_ (
    .A(_294_),
    .B(_295_),
    .Y(_374_)
  );
  AND _661_ (
    .A(_277_),
    .B(_276_),
    .Y(_375_)
  );
  AND _662_ (
    .A(_278_),
    .B(_375_),
    .Y(_376_)
  );
  AND _663_ (
    .A(_279_),
    .B(_376_),
    .Y(_377_)
  );
  NOR _664_ (
    .A(_283_),
    .B(_282_),
    .Y(_378_)
  );
  NOR _665_ (
    .A(_281_),
    .B(_280_),
    .Y(_379_)
  );
  AND _666_ (
    .A(_378_),
    .B(_379_),
    .Y(_380_)
  );
  AND _667_ (
    .A(_377_),
    .B(_380_),
    .Y(_381_)
  );
  NOR _668_ (
    .A(_374_),
    .B(_381_),
    .Y(_382_)
  );
  NOR _669_ (
    .A(_358_),
    .B(_359_),
    .Y(_383_)
  );
  NOR _670_ (
    .A(_357_),
    .B(_356_),
    .Y(_384_)
  );
  AND _671_ (
    .A(_383_),
    .B(_384_),
    .Y(_385_)
  );
  AND _672_ (
    .A(_353_),
    .B(_371_),
    .Y(_386_)
  );
  NOR _673_ (
    .A(_352_),
    .B(_355_),
    .Y(_387_)
  );
  AND _674_ (
    .A(_386_),
    .B(_387_),
    .Y(_388_)
  );
  AND _675_ (
    .A(_385_),
    .B(_388_),
    .Y(_389_)
  );
  NAND _676_ (
    .A(_385_),
    .B(_388_),
    .Y(_390_)
  );
  AND _677_ (
    .A(_382_),
    .B(_389_),
    .Y(_391_)
  );
  NAND _678_ (
    .A(_275_),
    .B(_373_),
    .Y(_392_)
  );
  NAND _679_ (
    .A(_274_),
    .B(_373_),
    .Y(_393_)
  );
  NAND _680_ (
    .A(_372_),
    .B(_373_),
    .Y(_394_)
  );
  NAND _681_ (
    .A(_358_),
    .B(_394_),
    .Y(_395_)
  );
  AND _682_ (
    .A(_393_),
    .B(_395_),
    .Y(_396_)
  );
  NOR _683_ (
    .A(_294_),
    .B(_293_),
    .Y(_397_)
  );
  NAND _684_ (
    .A(_302_),
    .B(_397_),
    .Y(_398_)
  );
  NAND _685_ (
    .A(_367_),
    .B(_358_),
    .Y(_399_)
  );
  AND _686_ (
    .A(_295_),
    .B(_293_),
    .Y(_400_)
  );
  NAND _687_ (
    .A(_366_),
    .B(_400_),
    .Y(_401_)
  );
  AND _688_ (
    .A(_398_),
    .B(_401_),
    .Y(_402_)
  );
  AND _689_ (
    .A(_399_),
    .B(_402_),
    .Y(_403_)
  );
  OR _690_ (
    .A(_396_),
    .B(_403_),
    .Y(_404_)
  );
  NAND _691_ (
    .A(_396_),
    .B(_403_),
    .Y(_405_)
  );
  NAND _692_ (
    .A(_357_),
    .B(_394_),
    .Y(_406_)
  );
  NAND _693_ (
    .A(_273_),
    .B(_373_),
    .Y(_407_)
  );
  AND _694_ (
    .A(_406_),
    .B(_407_),
    .Y(_408_)
  );
  NAND _695_ (
    .A(_365_),
    .B(_400_),
    .Y(_409_)
  );
  NAND _696_ (
    .A(_367_),
    .B(_357_),
    .Y(_410_)
  );
  NAND _697_ (
    .A(_301_),
    .B(_397_),
    .Y(_411_)
  );
  AND _698_ (
    .A(_409_),
    .B(_411_),
    .Y(_412_)
  );
  AND _699_ (
    .A(_410_),
    .B(_412_),
    .Y(_413_)
  );
  OR _700_ (
    .A(_408_),
    .B(_413_),
    .Y(_414_)
  );
  NAND _701_ (
    .A(_408_),
    .B(_413_),
    .Y(_415_)
  );
  NAND _702_ (
    .A(_356_),
    .B(_394_),
    .Y(_416_)
  );
  NAND _703_ (
    .A(_272_),
    .B(_373_),
    .Y(_417_)
  );
  AND _704_ (
    .A(_416_),
    .B(_417_),
    .Y(_418_)
  );
  NAND _705_ (
    .A(_364_),
    .B(_400_),
    .Y(_419_)
  );
  NAND _706_ (
    .A(_367_),
    .B(_356_),
    .Y(_420_)
  );
  NAND _707_ (
    .A(_300_),
    .B(_397_),
    .Y(_421_)
  );
  AND _708_ (
    .A(_419_),
    .B(_421_),
    .Y(_422_)
  );
  AND _709_ (
    .A(_420_),
    .B(_422_),
    .Y(_423_)
  );
  OR _710_ (
    .A(_418_),
    .B(_423_),
    .Y(_424_)
  );
  NAND _711_ (
    .A(_418_),
    .B(_423_),
    .Y(_425_)
  );
  NAND _712_ (
    .A(_355_),
    .B(_394_),
    .Y(_426_)
  );
  NAND _713_ (
    .A(_271_),
    .B(_373_),
    .Y(_427_)
  );
  AND _714_ (
    .A(_426_),
    .B(_427_),
    .Y(_428_)
  );
  NAND _715_ (
    .A(_363_),
    .B(_400_),
    .Y(_429_)
  );
  NAND _716_ (
    .A(_367_),
    .B(_355_),
    .Y(_430_)
  );
  NAND _717_ (
    .A(_299_),
    .B(_397_),
    .Y(_431_)
  );
  AND _718_ (
    .A(_429_),
    .B(_431_),
    .Y(_432_)
  );
  AND _719_ (
    .A(_430_),
    .B(_432_),
    .Y(_433_)
  );
  OR _720_ (
    .A(_428_),
    .B(_433_),
    .Y(_434_)
  );
  NAND _721_ (
    .A(_428_),
    .B(_433_),
    .Y(_435_)
  );
  NAND _722_ (
    .A(_354_),
    .B(_394_),
    .Y(_436_)
  );
  NAND _723_ (
    .A(_270_),
    .B(_373_),
    .Y(_437_)
  );
  AND _724_ (
    .A(_436_),
    .B(_437_),
    .Y(_438_)
  );
  NAND _725_ (
    .A(_362_),
    .B(_400_),
    .Y(_439_)
  );
  NAND _726_ (
    .A(_367_),
    .B(_354_),
    .Y(_440_)
  );
  NAND _727_ (
    .A(_298_),
    .B(_397_),
    .Y(_441_)
  );
  AND _728_ (
    .A(_439_),
    .B(_441_),
    .Y(_442_)
  );
  AND _729_ (
    .A(_440_),
    .B(_442_),
    .Y(_443_)
  );
  OR _730_ (
    .A(_438_),
    .B(_443_),
    .Y(_444_)
  );
  NAND _731_ (
    .A(_438_),
    .B(_443_),
    .Y(_445_)
  );
  NAND _732_ (
    .A(_353_),
    .B(_394_),
    .Y(_446_)
  );
  NAND _733_ (
    .A(_269_),
    .B(_373_),
    .Y(_447_)
  );
  AND _734_ (
    .A(_446_),
    .B(_447_),
    .Y(_448_)
  );
  NAND _735_ (
    .A(_297_),
    .B(_397_),
    .Y(_449_)
  );
  NAND _736_ (
    .A(_367_),
    .B(_353_),
    .Y(_450_)
  );
  NAND _737_ (
    .A(_361_),
    .B(_400_),
    .Y(_451_)
  );
  AND _738_ (
    .A(_449_),
    .B(_451_),
    .Y(_452_)
  );
  AND _739_ (
    .A(_450_),
    .B(_452_),
    .Y(_453_)
  );
  OR _740_ (
    .A(_448_),
    .B(_453_),
    .Y(_454_)
  );
  NAND _741_ (
    .A(_448_),
    .B(_453_),
    .Y(_455_)
  );
  NAND _742_ (
    .A(_296_),
    .B(_397_),
    .Y(_456_)
  );
  NAND _743_ (
    .A(_367_),
    .B(_352_),
    .Y(_457_)
  );
  AND _744_ (
    .A(_374_),
    .B(_457_),
    .Y(_458_)
  );
  NAND _745_ (
    .A(_360_),
    .B(_400_),
    .Y(_459_)
  );
  AND _746_ (
    .A(_456_),
    .B(_459_),
    .Y(_460_)
  );
  NAND _747_ (
    .A(_458_),
    .B(_460_),
    .Y(_461_)
  );
  NAND _748_ (
    .A(_352_),
    .B(_394_),
    .Y(_462_)
  );
  NAND _749_ (
    .A(_268_),
    .B(_373_),
    .Y(_463_)
  );
  NAND _750_ (
    .A(_462_),
    .B(_463_),
    .Y(_464_)
  );
  AND _751_ (
    .A(_461_),
    .B(_464_),
    .Y(_465_)
  );
  NAND _752_ (
    .A(_455_),
    .B(_465_),
    .Y(_466_)
  );
  NAND _753_ (
    .A(_454_),
    .B(_466_),
    .Y(_467_)
  );
  NAND _754_ (
    .A(_445_),
    .B(_467_),
    .Y(_468_)
  );
  NAND _755_ (
    .A(_444_),
    .B(_468_),
    .Y(_469_)
  );
  NAND _756_ (
    .A(_435_),
    .B(_469_),
    .Y(_470_)
  );
  NAND _757_ (
    .A(_434_),
    .B(_470_),
    .Y(_471_)
  );
  NAND _758_ (
    .A(_425_),
    .B(_471_),
    .Y(_472_)
  );
  NAND _759_ (
    .A(_424_),
    .B(_472_),
    .Y(_473_)
  );
  NAND _760_ (
    .A(_415_),
    .B(_473_),
    .Y(_474_)
  );
  NAND _761_ (
    .A(_414_),
    .B(_474_),
    .Y(_475_)
  );
  NAND _762_ (
    .A(_405_),
    .B(_475_),
    .Y(_476_)
  );
  AND _763_ (
    .A(_404_),
    .B(_476_),
    .Y(_477_)
  );
  XOR _764_ (
    .A(_392_),
    .B(_477_),
    .Y(_478_)
  );
  NAND _765_ (
    .A(_391_),
    .B(_478_),
    .Y(_479_)
  );
  NAND _766_ (
    .A(_292_),
    .B(_293_),
    .Y(_480_)
  );
  NOR _767_ (
    .A(_294_),
    .B(_295_),
    .Y(_481_)
  );
  OR _768_ (
    .A(_294_),
    .B(_295_),
    .Y(_482_)
  );
  NOR _769_ (
    .A(_480_),
    .B(_482_),
    .Y(_483_)
  );
  NOR _770_ (
    .A(_391_),
    .B(_483_),
    .Y(_484_)
  );
  NAND _771_ (
    .A(_275_),
    .B(_484_),
    .Y(_485_)
  );
  NAND _772_ (
    .A(_479_),
    .B(_485_),
    .Y(_329_)
  );
  NOR _773_ (
    .A(_295_),
    .B(_293_),
    .Y(_486_)
  );
  AND _774_ (
    .A(_294_),
    .B(_293_),
    .Y(_487_)
  );
  NAND _775_ (
    .A(_294_),
    .B(_293_),
    .Y(_488_)
  );
  XOR _776_ (
    .A(_294_),
    .B(_295_),
    .Y(_489_)
  );
  NAND _777_ (
    .A(_488_),
    .B(_489_),
    .Y(_490_)
  );
  NOR _778_ (
    .A(_294_),
    .B(_367_),
    .Y(_491_)
  );
  NAND _779_ (
    .A(_478_),
    .B(_491_),
    .Y(_492_)
  );
  AND _780_ (
    .A(_294_),
    .B(_486_),
    .Y(_493_)
  );
  OR _781_ (
    .A(_277_),
    .B(_276_),
    .Y(_494_)
  );
  NOR _782_ (
    .A(_279_),
    .B(_278_),
    .Y(_495_)
  );
  NAND _783_ (
    .A(_369_),
    .B(_495_),
    .Y(_496_)
  );
  AND _784_ (
    .A(_279_),
    .B(_368_),
    .Y(_497_)
  );
  NAND _785_ (
    .A(_370_),
    .B(_497_),
    .Y(_498_)
  );
  NAND _786_ (
    .A(_496_),
    .B(_498_),
    .Y(_499_)
  );
  NAND _787_ (
    .A(_494_),
    .B(_499_),
    .Y(_500_)
  );
  NOT _788_ (
    .A(_500_),
    .Y(_501_)
  );
  NAND _789_ (
    .A(_493_),
    .B(_501_),
    .Y(_502_)
  );
  NAND _790_ (
    .A(_359_),
    .B(_490_),
    .Y(_503_)
  );
  AND _791_ (
    .A(_502_),
    .B(_503_),
    .Y(_504_)
  );
  NAND _792_ (
    .A(_492_),
    .B(_504_),
    .Y(_317_)
  );
  NAND _793_ (
    .A(_373_),
    .B(_381_),
    .Y(_505_)
  );
  AND _794_ (
    .A(_372_),
    .B(_505_),
    .Y(_506_)
  );
  OR _795_ (
    .A(_292_),
    .B(_506_),
    .Y(_507_)
  );
  NOR _796_ (
    .A(_292_),
    .B(_505_),
    .Y(_508_)
  );
  AND _797_ (
    .A(_482_),
    .B(_505_),
    .Y(_509_)
  );
  OR _798_ (
    .A(_292_),
    .B(_509_),
    .Y(_510_)
  );
  OR _799_ (
    .A(_507_),
    .B(_509_),
    .Y(_511_)
  );
  NAND _800_ (
    .A(_284_),
    .B(_511_),
    .Y(_512_)
  );
  AND _801_ (
    .A(_389_),
    .B(_508_),
    .Y(_513_)
  );
  XOR _802_ (
    .A(_461_),
    .B(_464_),
    .Y(_514_)
  );
  NAND _803_ (
    .A(_513_),
    .B(_514_),
    .Y(_515_)
  );
  AND _804_ (
    .A(_390_),
    .B(_508_),
    .Y(_516_)
  );
  NAND _805_ (
    .A(_268_),
    .B(_516_),
    .Y(_517_)
  );
  AND _806_ (
    .A(_515_),
    .B(_517_),
    .Y(_518_)
  );
  NAND _807_ (
    .A(_512_),
    .B(_518_),
    .Y(_330_)
  );
  AND _808_ (
    .A(_370_),
    .B(_482_),
    .Y(_519_)
  );
  OR _809_ (
    .A(_295_),
    .B(_480_),
    .Y(_520_)
  );
  NAND _810_ (
    .A(_488_),
    .B(_520_),
    .Y(_521_)
  );
  NOR _811_ (
    .A(_382_),
    .B(_521_),
    .Y(_522_)
  );
  OR _812_ (
    .A(_519_),
    .B(_522_),
    .Y(_523_)
  );
  NAND _813_ (
    .A(_277_),
    .B(_523_),
    .Y(_524_)
  );
  NOR _814_ (
    .A(_481_),
    .B(_522_),
    .Y(_525_)
  );
  AND _815_ (
    .A(_369_),
    .B(_276_),
    .Y(_526_)
  );
  NAND _816_ (
    .A(_525_),
    .B(_526_),
    .Y(_527_)
  );
  NAND _817_ (
    .A(_524_),
    .B(_527_),
    .Y(_340_)
  );
  NAND _818_ (
    .A(_370_),
    .B(_522_),
    .Y(_528_)
  );
  AND _819_ (
    .A(_523_),
    .B(_528_),
    .Y(_341_)
  );
  XOR _820_ (
    .A(_418_),
    .B(_423_),
    .Y(_529_)
  );
  XOR _821_ (
    .A(_471_),
    .B(_529_),
    .Y(_530_)
  );
  NAND _822_ (
    .A(_513_),
    .B(_530_),
    .Y(_531_)
  );
  NAND _823_ (
    .A(_272_),
    .B(_516_),
    .Y(_532_)
  );
  NAND _824_ (
    .A(_288_),
    .B(_511_),
    .Y(_533_)
  );
  AND _825_ (
    .A(_532_),
    .B(_533_),
    .Y(_534_)
  );
  NAND _826_ (
    .A(_531_),
    .B(_534_),
    .Y(_334_)
  );
  AND _827_ (
    .A(_295_),
    .B(_397_),
    .Y(_535_)
  );
  NAND _828_ (
    .A(_295_),
    .B(_397_),
    .Y(_536_)
  );
  NAND _829_ (
    .A(_375_),
    .B(_497_),
    .Y(_537_)
  );
  AND _830_ (
    .A(_500_),
    .B(_537_),
    .Y(_538_)
  );
  NOT _831_ (
    .A(_538_),
    .Y(_539_)
  );
  NAND _832_ (
    .A(_496_),
    .B(_538_),
    .Y(_540_)
  );
  OR _833_ (
    .A(_536_),
    .B(_540_),
    .Y(_541_)
  );
  OR _834_ (
    .A(_360_),
    .B(_535_),
    .Y(_542_)
  );
  AND _835_ (
    .A(_541_),
    .B(_542_),
    .Y(_350_)
  );
  XOR _836_ (
    .A(_428_),
    .B(_433_),
    .Y(_543_)
  );
  XOR _837_ (
    .A(_469_),
    .B(_543_),
    .Y(_544_)
  );
  NAND _838_ (
    .A(_391_),
    .B(_544_),
    .Y(_545_)
  );
  NAND _839_ (
    .A(_271_),
    .B(_484_),
    .Y(_546_)
  );
  NAND _840_ (
    .A(_545_),
    .B(_546_),
    .Y(_325_)
  );
  NAND _841_ (
    .A(_491_),
    .B(_514_),
    .Y(_547_)
  );
  NAND _842_ (
    .A(_352_),
    .B(_490_),
    .Y(_548_)
  );
  NAND _843_ (
    .A(_493_),
    .B(_540_),
    .Y(_549_)
  );
  AND _844_ (
    .A(_547_),
    .B(_549_),
    .Y(_550_)
  );
  NAND _845_ (
    .A(_548_),
    .B(_550_),
    .Y(_310_)
  );
  NAND _846_ (
    .A(_391_),
    .B(_514_),
    .Y(_551_)
  );
  NAND _847_ (
    .A(_268_),
    .B(_484_),
    .Y(_552_)
  );
  NAND _848_ (
    .A(_551_),
    .B(_552_),
    .Y(_322_)
  );
  NAND _849_ (
    .A(_513_),
    .B(_544_),
    .Y(_553_)
  );
  NAND _850_ (
    .A(_271_),
    .B(_516_),
    .Y(_554_)
  );
  NAND _851_ (
    .A(_287_),
    .B(_511_),
    .Y(_555_)
  );
  AND _852_ (
    .A(_554_),
    .B(_555_),
    .Y(_556_)
  );
  NAND _853_ (
    .A(_553_),
    .B(_556_),
    .Y(_333_)
  );
  NAND _854_ (
    .A(_302_),
    .B(_488_),
    .Y(_557_)
  );
  XOR _855_ (
    .A(_396_),
    .B(_403_),
    .Y(_558_)
  );
  XOR _856_ (
    .A(_475_),
    .B(_558_),
    .Y(_559_)
  );
  NAND _857_ (
    .A(_487_),
    .B(_559_),
    .Y(_560_)
  );
  NAND _858_ (
    .A(_557_),
    .B(_560_),
    .Y(_348_)
  );
  NAND _859_ (
    .A(_299_),
    .B(_488_),
    .Y(_561_)
  );
  NAND _860_ (
    .A(_487_),
    .B(_544_),
    .Y(_562_)
  );
  NAND _861_ (
    .A(_561_),
    .B(_562_),
    .Y(_343_)
  );
  XOR _862_ (
    .A(_448_),
    .B(_453_),
    .Y(_563_)
  );
  XOR _863_ (
    .A(_465_),
    .B(_563_),
    .Y(_564_)
  );
  NAND _864_ (
    .A(_491_),
    .B(_564_),
    .Y(_565_)
  );
  OR _865_ (
    .A(_369_),
    .B(_498_),
    .Y(_566_)
  );
  NOR _866_ (
    .A(_377_),
    .B(_526_),
    .Y(_567_)
  );
  NAND _867_ (
    .A(_566_),
    .B(_567_),
    .Y(_568_)
  );
  NAND _868_ (
    .A(_493_),
    .B(_568_),
    .Y(_569_)
  );
  NAND _869_ (
    .A(_353_),
    .B(_490_),
    .Y(_570_)
  );
  AND _870_ (
    .A(_569_),
    .B(_570_),
    .Y(_571_)
  );
  NAND _871_ (
    .A(_565_),
    .B(_571_),
    .Y(_311_)
  );
  NAND _872_ (
    .A(_391_),
    .B(_564_),
    .Y(_572_)
  );
  NAND _873_ (
    .A(_269_),
    .B(_484_),
    .Y(_573_)
  );
  NAND _874_ (
    .A(_572_),
    .B(_573_),
    .Y(_323_)
  );
  NAND _875_ (
    .A(_285_),
    .B(_511_),
    .Y(_574_)
  );
  NAND _876_ (
    .A(_269_),
    .B(_516_),
    .Y(_575_)
  );
  NAND _877_ (
    .A(_513_),
    .B(_564_),
    .Y(_576_)
  );
  AND _878_ (
    .A(_575_),
    .B(_576_),
    .Y(_577_)
  );
  NAND _879_ (
    .A(_574_),
    .B(_577_),
    .Y(_331_)
  );
  NAND _880_ (
    .A(_491_),
    .B(_530_),
    .Y(_578_)
  );
  NAND _881_ (
    .A(_356_),
    .B(_490_),
    .Y(_579_)
  );
  AND _882_ (
    .A(_502_),
    .B(_579_),
    .Y(_580_)
  );
  NAND _883_ (
    .A(_578_),
    .B(_580_),
    .Y(_314_)
  );
  NAND _884_ (
    .A(_487_),
    .B(_564_),
    .Y(_581_)
  );
  NAND _885_ (
    .A(_297_),
    .B(_488_),
    .Y(_582_)
  );
  NAND _886_ (
    .A(_581_),
    .B(_582_),
    .Y(_345_)
  );
  NAND _887_ (
    .A(_296_),
    .B(_488_),
    .Y(_583_)
  );
  NAND _888_ (
    .A(_487_),
    .B(_514_),
    .Y(_584_)
  );
  NAND _889_ (
    .A(_583_),
    .B(_584_),
    .Y(_346_)
  );
  XOR _890_ (
    .A(_438_),
    .B(_443_),
    .Y(_585_)
  );
  XOR _891_ (
    .A(_467_),
    .B(_585_),
    .Y(_586_)
  );
  NAND _892_ (
    .A(_491_),
    .B(_586_),
    .Y(_587_)
  );
  NAND _893_ (
    .A(_493_),
    .B(_539_),
    .Y(_588_)
  );
  NAND _894_ (
    .A(_354_),
    .B(_490_),
    .Y(_589_)
  );
  AND _895_ (
    .A(_588_),
    .B(_589_),
    .Y(_590_)
  );
  NAND _896_ (
    .A(_587_),
    .B(_590_),
    .Y(_312_)
  );
  NAND _897_ (
    .A(_391_),
    .B(_586_),
    .Y(_591_)
  );
  NAND _898_ (
    .A(_270_),
    .B(_484_),
    .Y(_592_)
  );
  NAND _899_ (
    .A(_591_),
    .B(_592_),
    .Y(_324_)
  );
  OR _900_ (
    .A(_500_),
    .B(_536_),
    .Y(_593_)
  );
  NAND _901_ (
    .A(_363_),
    .B(_536_),
    .Y(_594_)
  );
  NAND _902_ (
    .A(_593_),
    .B(_594_),
    .Y(_309_)
  );
  NAND _903_ (
    .A(_513_),
    .B(_586_),
    .Y(_595_)
  );
  NAND _904_ (
    .A(_286_),
    .B(_511_),
    .Y(_596_)
  );
  NAND _905_ (
    .A(_270_),
    .B(_516_),
    .Y(_597_)
  );
  AND _906_ (
    .A(_595_),
    .B(_597_),
    .Y(_598_)
  );
  NAND _907_ (
    .A(_596_),
    .B(_598_),
    .Y(_332_)
  );
  OR _908_ (
    .A(_488_),
    .B(_586_),
    .Y(_599_)
  );
  OR _909_ (
    .A(_298_),
    .B(_487_),
    .Y(_600_)
  );
  AND _910_ (
    .A(_599_),
    .B(_600_),
    .Y(_349_)
  );
  NAND _911_ (
    .A(_365_),
    .B(_536_),
    .Y(_601_)
  );
  NAND _912_ (
    .A(_593_),
    .B(_601_),
    .Y(_308_)
  );
  NAND _913_ (
    .A(_300_),
    .B(_488_),
    .Y(_602_)
  );
  NAND _914_ (
    .A(_487_),
    .B(_530_),
    .Y(_603_)
  );
  NAND _915_ (
    .A(_602_),
    .B(_603_),
    .Y(_347_)
  );
  XOR _916_ (
    .A(_294_),
    .B(_293_),
    .Y(_604_)
  );
  AND _917_ (
    .A(_507_),
    .B(_604_),
    .Y(_605_)
  );
  OR _918_ (
    .A(_400_),
    .B(_605_),
    .Y(_304_)
  );
  NAND _919_ (
    .A(_391_),
    .B(_530_),
    .Y(_606_)
  );
  NAND _920_ (
    .A(_272_),
    .B(_484_),
    .Y(_607_)
  );
  NAND _921_ (
    .A(_606_),
    .B(_607_),
    .Y(_326_)
  );
  NAND _922_ (
    .A(_491_),
    .B(_559_),
    .Y(_608_)
  );
  NAND _923_ (
    .A(_358_),
    .B(_490_),
    .Y(_609_)
  );
  AND _924_ (
    .A(_502_),
    .B(_609_),
    .Y(_610_)
  );
  NAND _925_ (
    .A(_608_),
    .B(_610_),
    .Y(_316_)
  );
  NAND _926_ (
    .A(_364_),
    .B(_536_),
    .Y(_611_)
  );
  NAND _927_ (
    .A(_593_),
    .B(_611_),
    .Y(_307_)
  );
  NAND _928_ (
    .A(_491_),
    .B(_544_),
    .Y(_612_)
  );
  NAND _929_ (
    .A(_355_),
    .B(_490_),
    .Y(_613_)
  );
  AND _930_ (
    .A(_502_),
    .B(_613_),
    .Y(_614_)
  );
  NAND _931_ (
    .A(_612_),
    .B(_614_),
    .Y(_313_)
  );
  NAND _932_ (
    .A(_391_),
    .B(_559_),
    .Y(_615_)
  );
  NAND _933_ (
    .A(_274_),
    .B(_484_),
    .Y(_616_)
  );
  NAND _934_ (
    .A(_615_),
    .B(_616_),
    .Y(_328_)
  );
  XOR _935_ (
    .A(_408_),
    .B(_413_),
    .Y(_617_)
  );
  XOR _936_ (
    .A(_473_),
    .B(_617_),
    .Y(_618_)
  );
  NAND _937_ (
    .A(_491_),
    .B(_618_),
    .Y(_619_)
  );
  NAND _938_ (
    .A(_357_),
    .B(_490_),
    .Y(_620_)
  );
  AND _939_ (
    .A(_502_),
    .B(_620_),
    .Y(_621_)
  );
  NAND _940_ (
    .A(_619_),
    .B(_621_),
    .Y(_315_)
  );
  NAND _941_ (
    .A(_391_),
    .B(_618_),
    .Y(_622_)
  );
  NAND _942_ (
    .A(_273_),
    .B(_484_),
    .Y(_623_)
  );
  NAND _943_ (
    .A(_622_),
    .B(_623_),
    .Y(_327_)
  );
  NAND _944_ (
    .A(_366_),
    .B(_536_),
    .Y(_624_)
  );
  NAND _945_ (
    .A(_593_),
    .B(_624_),
    .Y(_306_)
  );
  NAND _946_ (
    .A(_478_),
    .B(_513_),
    .Y(_625_)
  );
  NAND _947_ (
    .A(_291_),
    .B(_511_),
    .Y(_626_)
  );
  NAND _948_ (
    .A(_275_),
    .B(_516_),
    .Y(_627_)
  );
  AND _949_ (
    .A(_626_),
    .B(_627_),
    .Y(_628_)
  );
  NAND _950_ (
    .A(_625_),
    .B(_628_),
    .Y(_337_)
  );
  NAND _951_ (
    .A(_513_),
    .B(_618_),
    .Y(_629_)
  );
  NAND _952_ (
    .A(_273_),
    .B(_516_),
    .Y(_630_)
  );
  NAND _953_ (
    .A(_289_),
    .B(_511_),
    .Y(_631_)
  );
  AND _954_ (
    .A(_630_),
    .B(_631_),
    .Y(_632_)
  );
  NAND _955_ (
    .A(_629_),
    .B(_632_),
    .Y(_335_)
  );
  NAND _956_ (
    .A(_301_),
    .B(_488_),
    .Y(_633_)
  );
  NAND _957_ (
    .A(_487_),
    .B(_618_),
    .Y(_634_)
  );
  NAND _958_ (
    .A(_633_),
    .B(_634_),
    .Y(_344_)
  );
  NAND _959_ (
    .A(_513_),
    .B(_559_),
    .Y(_635_)
  );
  NAND _960_ (
    .A(_274_),
    .B(_516_),
    .Y(_636_)
  );
  NAND _961_ (
    .A(_290_),
    .B(_511_),
    .Y(_637_)
  );
  AND _962_ (
    .A(_636_),
    .B(_637_),
    .Y(_638_)
  );
  NAND _963_ (
    .A(_635_),
    .B(_638_),
    .Y(_336_)
  );
  NAND _964_ (
    .A(_278_),
    .B(_522_),
    .Y(_639_)
  );
  XOR _965_ (
    .A(_278_),
    .B(_375_),
    .Y(_640_)
  );
  NAND _966_ (
    .A(_525_),
    .B(_640_),
    .Y(_641_)
  );
  NAND _967_ (
    .A(_639_),
    .B(_641_),
    .Y(_339_)
  );
  NAND _968_ (
    .A(_279_),
    .B(_522_),
    .Y(_642_)
  );
  XOR _969_ (
    .A(_279_),
    .B(_376_),
    .Y(_643_)
  );
  NAND _970_ (
    .A(_525_),
    .B(_643_),
    .Y(_644_)
  );
  NAND _971_ (
    .A(_642_),
    .B(_644_),
    .Y(_338_)
  );
  NOR _972_ (
    .A(_397_),
    .B(_486_),
    .Y(_645_)
  );
  NAND _973_ (
    .A(_510_),
    .B(_645_),
    .Y(_305_)
  );
  NAND _974_ (
    .A(_292_),
    .B(_381_),
    .Y(_646_)
  );
  NAND _975_ (
    .A(_294_),
    .B(_646_),
    .Y(_647_)
  );
  NAND _976_ (
    .A(_295_),
    .B(_647_),
    .Y(_648_)
  );
  NAND _977_ (
    .A(_488_),
    .B(_648_),
    .Y(_303_)
  );
  NAND _978_ (
    .A(_362_),
    .B(_536_),
    .Y(_649_)
  );
  OR _979_ (
    .A(_536_),
    .B(_538_),
    .Y(_650_)
  );
  NAND _980_ (
    .A(_649_),
    .B(_650_),
    .Y(_351_)
  );
  NAND _981_ (
    .A(_361_),
    .B(_536_),
    .Y(_651_)
  );
  NAND _982_ (
    .A(_535_),
    .B(_568_),
    .Y(_652_)
  );
  NAND _983_ (
    .A(_651_),
    .B(_652_),
    .Y(_342_)
  );
  AND _984_ (
    .A(_283_),
    .B(_522_),
    .Y(_321_)
  );
  AND _985_ (
    .A(_282_),
    .B(_522_),
    .Y(_320_)
  );
  AND _986_ (
    .A(_281_),
    .B(_522_),
    .Y(_319_)
  );
  AND _987_ (
    .A(_280_),
    .B(_522_),
    .Y(_318_)
  );
  assign _294_ = STATO_REG_1__SCAN_IN;
  assign _295_ = STATO_REG_2__SCAN_IN;
  assign _283_ = MAR_REG_7__SCAN_IN;
  assign _282_ = MAR_REG_6__SCAN_IN;
  assign _281_ = MAR_REG_5__SCAN_IN;
  assign _280_ = MAR_REG_4__SCAN_IN;
  assign _279_ = MAR_REG_3__SCAN_IN;
  assign _278_ = MAR_REG_2__SCAN_IN;
  assign _277_ = MAR_REG_1__SCAN_IN;
  assign _276_ = MAR_REG_0__SCAN_IN;
  assign _353_ = X_REG_1__SCAN_IN;
  assign _354_ = X_REG_2__SCAN_IN;
  assign _352_ = X_REG_0__SCAN_IN;
  assign _355_ = X_REG_3__SCAN_IN;
  assign _358_ = X_REG_6__SCAN_IN;
  assign _359_ = X_REG_7__SCAN_IN;
  assign _357_ = X_REG_5__SCAN_IN;
  assign _356_ = X_REG_4__SCAN_IN;
  assign _292_ = START;
  assign _293_ = STATO_REG_0__SCAN_IN;
  assign _275_ = CONT_REG_7__SCAN_IN;
  assign _274_ = CONT_REG_6__SCAN_IN;
  assign _301_ = T_REG_5__SCAN_IN;
  assign _365_ = Y_REG_5__SCAN_IN;
  assign _273_ = CONT_REG_5__SCAN_IN;
  assign _300_ = T_REG_4__SCAN_IN;
  assign _364_ = Y_REG_4__SCAN_IN;
  assign _272_ = CONT_REG_4__SCAN_IN;
  assign _299_ = T_REG_3__SCAN_IN;
  assign _363_ = Y_REG_3__SCAN_IN;
  assign _271_ = CONT_REG_3__SCAN_IN;
  assign _298_ = T_REG_2__SCAN_IN;
  assign _362_ = Y_REG_2__SCAN_IN;
  assign _270_ = CONT_REG_2__SCAN_IN;
  assign _297_ = T_REG_1__SCAN_IN;
  assign _361_ = Y_REG_1__SCAN_IN;
  assign _269_ = CONT_REG_1__SCAN_IN;
  assign _296_ = T_REG_0__SCAN_IN;
  assign _360_ = Y_REG_0__SCAN_IN;
  assign _268_ = CONT_REG_0__SCAN_IN;
  assign _302_ = T_REG_6__SCAN_IN;
  assign _366_ = Y_REG_6__SCAN_IN;
  assign U350 = _329_;
  assign U338 = _317_;
  assign _284_ = PUNTI_RETTA_REG_0__SCAN_IN;
  assign U351 = _330_;
  assign U390 = _340_;
  assign U391 = _341_;
  assign _288_ = PUNTI_RETTA_REG_4__SCAN_IN;
  assign U355 = _334_;
  assign U402 = _350_;
  assign U346 = _325_;
  assign U331 = _310_;
  assign U343 = _322_;
  assign _287_ = PUNTI_RETTA_REG_3__SCAN_IN;
  assign U354 = _333_;
  assign U400 = _348_;
  assign U395 = _343_;
  assign U332 = _311_;
  assign U344 = _323_;
  assign _285_ = PUNTI_RETTA_REG_1__SCAN_IN;
  assign U352 = _331_;
  assign U335 = _314_;
  assign U397 = _345_;
  assign U398 = _346_;
  assign U333 = _312_;
  assign U345 = _324_;
  assign U330 = _309_;
  assign _286_ = PUNTI_RETTA_REG_2__SCAN_IN;
  assign U353 = _332_;
  assign U401 = _349_;
  assign U329 = _308_;
  assign U399 = _347_;
  assign U325 = _304_;
  assign U347 = _326_;
  assign U337 = _316_;
  assign U328 = _307_;
  assign U334 = _313_;
  assign U349 = _328_;
  assign U336 = _315_;
  assign U348 = _327_;
  assign U327 = _306_;
  assign _291_ = PUNTI_RETTA_REG_7__SCAN_IN;
  assign U358 = _337_;
  assign _289_ = PUNTI_RETTA_REG_5__SCAN_IN;
  assign U356 = _335_;
  assign U396 = _344_;
  assign _290_ = PUNTI_RETTA_REG_6__SCAN_IN;
  assign U357 = _336_;
  assign U389 = _339_;
  assign U388 = _338_;
  assign U326 = _305_;
  assign U324 = _303_;
  assign U403 = _351_;
  assign U394 = _342_;
  assign U342 = _321_;
  assign U341 = _320_;
  assign U340 = _319_;
  assign U339 = _318_;
endmodule
