--------------------------------------------------------------------------------
Release 13.2 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

D:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml openmips_min_sopc.twx openmips_min_sopc.ncd -o
openmips_min_sopc.twr openmips_min_sopc.pcf

Design file:              openmips_min_sopc.ncd
Physical constraint file: openmips_min_sopc.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_100mhz_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;

 1258 paths analyzed, 157 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.939ns.
--------------------------------------------------------------------------------

Paths for end point anti_jitter/btn_pulse_0 (SLICE_X17Y26.A6), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anti_jitter/sw_temp_1 (FF)
  Destination:          anti_jitter/btn_pulse_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.877ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.328 - 0.355)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: anti_jitter/sw_temp_1 to anti_jitter/btn_pulse_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y15.BQ      Tcko                  0.391   anti_jitter/sw_temp<3>
                                                       anti_jitter/sw_temp_1
    SLICE_X14Y44.A6      net (fanout=2)        1.907   anti_jitter/sw_temp<1>
    SLICE_X14Y44.A       Tilo                  0.203   anti_jitter/btn_temp<3>
                                                       anti_jitter/btn_temp[4]_sw_temp[7]_OR_362_o6
    SLICE_X16Y15.A6      net (fanout=3)        1.909   anti_jitter/btn_temp[4]_sw_temp[7]_OR_362_o6
    SLICE_X16Y15.A       Tilo                  0.205   anti_jitter/sw_ok<6>
                                                       anti_jitter/_n0054_inv1_rstpot
    SLICE_X17Y26.A6      net (fanout=3)        0.940   anti_jitter/_n0054_inv1_rstpot
    SLICE_X17Y26.CLK     Tas                   0.322   anti_jitter/btn_pulse<0>
                                                       anti_jitter/btn_pulse_0_rstpot
                                                       anti_jitter/btn_pulse_0
    -------------------------------------------------  ---------------------------
    Total                                      5.877ns (1.121ns logic, 4.756ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anti_jitter/btn_temp_0 (FF)
  Destination:          anti_jitter/btn_pulse_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.863ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.415 - 0.449)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: anti_jitter/btn_temp_0 to anti_jitter/btn_pulse_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y44.AQ      Tcko                  0.447   anti_jitter/btn_temp<3>
                                                       anti_jitter/btn_temp_0
    SLICE_X14Y44.A3      net (fanout=1)        0.837   anti_jitter/btn_temp<0>
    SLICE_X14Y44.A       Tilo                  0.203   anti_jitter/btn_temp<3>
                                                       anti_jitter/btn_temp[4]_sw_temp[7]_OR_362_o6
    SLICE_X16Y15.A6      net (fanout=3)        1.909   anti_jitter/btn_temp[4]_sw_temp[7]_OR_362_o6
    SLICE_X16Y15.A       Tilo                  0.205   anti_jitter/sw_ok<6>
                                                       anti_jitter/_n0054_inv1_rstpot
    SLICE_X17Y26.A6      net (fanout=3)        0.940   anti_jitter/_n0054_inv1_rstpot
    SLICE_X17Y26.CLK     Tas                   0.322   anti_jitter/btn_pulse<0>
                                                       anti_jitter/btn_pulse_0_rstpot
                                                       anti_jitter/btn_pulse_0
    -------------------------------------------------  ---------------------------
    Total                                      4.863ns (1.177ns logic, 3.686ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anti_jitter/btn_temp_3 (FF)
  Destination:          anti_jitter/btn_pulse_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.856ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.415 - 0.449)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: anti_jitter/btn_temp_3 to anti_jitter/btn_pulse_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y44.DQ      Tcko                  0.447   anti_jitter/btn_temp<3>
                                                       anti_jitter/btn_temp_3
    SLICE_X15Y44.D2      net (fanout=1)        0.594   anti_jitter/btn_temp<3>
    SLICE_X15Y44.D       Tilo                  0.259   anti_jitter/btn_temp[4]_sw_temp[7]_OR_362_o4
                                                       anti_jitter/btn_temp[4]_sw_temp[7]_OR_362_o4
    SLICE_X16Y15.A3      net (fanout=3)        2.089   anti_jitter/btn_temp[4]_sw_temp[7]_OR_362_o4
    SLICE_X16Y15.A       Tilo                  0.205   anti_jitter/sw_ok<6>
                                                       anti_jitter/_n0054_inv1_rstpot
    SLICE_X17Y26.A6      net (fanout=3)        0.940   anti_jitter/_n0054_inv1_rstpot
    SLICE_X17Y26.CLK     Tas                   0.322   anti_jitter/btn_pulse<0>
                                                       anti_jitter/btn_pulse_0_rstpot
                                                       anti_jitter/btn_pulse_0
    -------------------------------------------------  ---------------------------
    Total                                      4.856ns (1.233ns logic, 3.623ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Paths for end point anti_jitter/sw_ok_6 (SLICE_X16Y15.C1), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anti_jitter/sw_temp_1 (FF)
  Destination:          anti_jitter/sw_ok_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.411ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: anti_jitter/sw_temp_1 to anti_jitter/sw_ok_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y15.BQ      Tcko                  0.391   anti_jitter/sw_temp<3>
                                                       anti_jitter/sw_temp_1
    SLICE_X14Y44.A6      net (fanout=2)        1.907   anti_jitter/sw_temp<1>
    SLICE_X14Y44.A       Tilo                  0.203   anti_jitter/btn_temp<3>
                                                       anti_jitter/btn_temp[4]_sw_temp[7]_OR_362_o6
    SLICE_X16Y15.A6      net (fanout=3)        1.909   anti_jitter/btn_temp[4]_sw_temp[7]_OR_362_o6
    SLICE_X16Y15.A       Tilo                  0.205   anti_jitter/sw_ok<6>
                                                       anti_jitter/_n0054_inv1_rstpot
    SLICE_X16Y15.C1      net (fanout=3)        0.455   anti_jitter/_n0054_inv1_rstpot
    SLICE_X16Y15.CLK     Tas                   0.341   anti_jitter/sw_ok<6>
                                                       anti_jitter/sw_ok_6_dpot
                                                       anti_jitter/sw_ok_6
    -------------------------------------------------  ---------------------------
    Total                                      5.411ns (1.140ns logic, 4.271ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anti_jitter/btn_temp_0 (FF)
  Destination:          anti_jitter/sw_ok_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.397ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.423 - 0.449)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: anti_jitter/btn_temp_0 to anti_jitter/sw_ok_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y44.AQ      Tcko                  0.447   anti_jitter/btn_temp<3>
                                                       anti_jitter/btn_temp_0
    SLICE_X14Y44.A3      net (fanout=1)        0.837   anti_jitter/btn_temp<0>
    SLICE_X14Y44.A       Tilo                  0.203   anti_jitter/btn_temp<3>
                                                       anti_jitter/btn_temp[4]_sw_temp[7]_OR_362_o6
    SLICE_X16Y15.A6      net (fanout=3)        1.909   anti_jitter/btn_temp[4]_sw_temp[7]_OR_362_o6
    SLICE_X16Y15.A       Tilo                  0.205   anti_jitter/sw_ok<6>
                                                       anti_jitter/_n0054_inv1_rstpot
    SLICE_X16Y15.C1      net (fanout=3)        0.455   anti_jitter/_n0054_inv1_rstpot
    SLICE_X16Y15.CLK     Tas                   0.341   anti_jitter/sw_ok<6>
                                                       anti_jitter/sw_ok_6_dpot
                                                       anti_jitter/sw_ok_6
    -------------------------------------------------  ---------------------------
    Total                                      4.397ns (1.196ns logic, 3.201ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anti_jitter/btn_temp_3 (FF)
  Destination:          anti_jitter/sw_ok_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.390ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.423 - 0.449)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: anti_jitter/btn_temp_3 to anti_jitter/sw_ok_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y44.DQ      Tcko                  0.447   anti_jitter/btn_temp<3>
                                                       anti_jitter/btn_temp_3
    SLICE_X15Y44.D2      net (fanout=1)        0.594   anti_jitter/btn_temp<3>
    SLICE_X15Y44.D       Tilo                  0.259   anti_jitter/btn_temp[4]_sw_temp[7]_OR_362_o4
                                                       anti_jitter/btn_temp[4]_sw_temp[7]_OR_362_o4
    SLICE_X16Y15.A3      net (fanout=3)        2.089   anti_jitter/btn_temp[4]_sw_temp[7]_OR_362_o4
    SLICE_X16Y15.A       Tilo                  0.205   anti_jitter/sw_ok<6>
                                                       anti_jitter/_n0054_inv1_rstpot
    SLICE_X16Y15.C1      net (fanout=3)        0.455   anti_jitter/_n0054_inv1_rstpot
    SLICE_X16Y15.CLK     Tas                   0.341   anti_jitter/sw_ok<6>
                                                       anti_jitter/sw_ok_6_dpot
                                                       anti_jitter/sw_ok_6
    -------------------------------------------------  ---------------------------
    Total                                      4.390ns (1.252ns logic, 3.138ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point anti_jitter/sw_ok_7 (SLICE_X16Y15.C1), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anti_jitter/sw_temp_1 (FF)
  Destination:          anti_jitter/sw_ok_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.283ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: anti_jitter/sw_temp_1 to anti_jitter/sw_ok_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y15.BQ      Tcko                  0.391   anti_jitter/sw_temp<3>
                                                       anti_jitter/sw_temp_1
    SLICE_X14Y44.A6      net (fanout=2)        1.907   anti_jitter/sw_temp<1>
    SLICE_X14Y44.A       Tilo                  0.203   anti_jitter/btn_temp<3>
                                                       anti_jitter/btn_temp[4]_sw_temp[7]_OR_362_o6
    SLICE_X16Y15.A6      net (fanout=3)        1.909   anti_jitter/btn_temp[4]_sw_temp[7]_OR_362_o6
    SLICE_X16Y15.A       Tilo                  0.205   anti_jitter/sw_ok<6>
                                                       anti_jitter/_n0054_inv1_rstpot
    SLICE_X16Y15.C1      net (fanout=3)        0.455   anti_jitter/_n0054_inv1_rstpot
    SLICE_X16Y15.CLK     Tas                   0.213   anti_jitter/sw_ok<6>
                                                       anti_jitter/sw_ok_7_dpot
                                                       anti_jitter/sw_ok_7
    -------------------------------------------------  ---------------------------
    Total                                      5.283ns (1.012ns logic, 4.271ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anti_jitter/btn_temp_0 (FF)
  Destination:          anti_jitter/sw_ok_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.269ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.423 - 0.449)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: anti_jitter/btn_temp_0 to anti_jitter/sw_ok_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y44.AQ      Tcko                  0.447   anti_jitter/btn_temp<3>
                                                       anti_jitter/btn_temp_0
    SLICE_X14Y44.A3      net (fanout=1)        0.837   anti_jitter/btn_temp<0>
    SLICE_X14Y44.A       Tilo                  0.203   anti_jitter/btn_temp<3>
                                                       anti_jitter/btn_temp[4]_sw_temp[7]_OR_362_o6
    SLICE_X16Y15.A6      net (fanout=3)        1.909   anti_jitter/btn_temp[4]_sw_temp[7]_OR_362_o6
    SLICE_X16Y15.A       Tilo                  0.205   anti_jitter/sw_ok<6>
                                                       anti_jitter/_n0054_inv1_rstpot
    SLICE_X16Y15.C1      net (fanout=3)        0.455   anti_jitter/_n0054_inv1_rstpot
    SLICE_X16Y15.CLK     Tas                   0.213   anti_jitter/sw_ok<6>
                                                       anti_jitter/sw_ok_7_dpot
                                                       anti_jitter/sw_ok_7
    -------------------------------------------------  ---------------------------
    Total                                      4.269ns (1.068ns logic, 3.201ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anti_jitter/btn_temp_3 (FF)
  Destination:          anti_jitter/sw_ok_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.262ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.423 - 0.449)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: anti_jitter/btn_temp_3 to anti_jitter/sw_ok_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y44.DQ      Tcko                  0.447   anti_jitter/btn_temp<3>
                                                       anti_jitter/btn_temp_3
    SLICE_X15Y44.D2      net (fanout=1)        0.594   anti_jitter/btn_temp<3>
    SLICE_X15Y44.D       Tilo                  0.259   anti_jitter/btn_temp[4]_sw_temp[7]_OR_362_o4
                                                       anti_jitter/btn_temp[4]_sw_temp[7]_OR_362_o4
    SLICE_X16Y15.A3      net (fanout=3)        2.089   anti_jitter/btn_temp[4]_sw_temp[7]_OR_362_o4
    SLICE_X16Y15.A       Tilo                  0.205   anti_jitter/sw_ok<6>
                                                       anti_jitter/_n0054_inv1_rstpot
    SLICE_X16Y15.C1      net (fanout=3)        0.455   anti_jitter/_n0054_inv1_rstpot
    SLICE_X16Y15.CLK     Tas                   0.213   anti_jitter/sw_ok<6>
                                                       anti_jitter/sw_ok_7_dpot
                                                       anti_jitter/sw_ok_7
    -------------------------------------------------  ---------------------------
    Total                                      4.262ns (1.124ns logic, 3.138ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_100mhz_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point anti_jitter/sw_ok_6 (SLICE_X16Y15.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               anti_jitter/sw_ok_6 (FF)
  Destination:          anti_jitter/sw_ok_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: anti_jitter/sw_ok_6 to anti_jitter/sw_ok_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.CQ      Tcko                  0.200   anti_jitter/sw_ok<6>
                                                       anti_jitter/sw_ok_6
    SLICE_X16Y15.C5      net (fanout=9)        0.068   anti_jitter/sw_ok<6>
    SLICE_X16Y15.CLK     Tah         (-Th)    -0.190   anti_jitter/sw_ok<6>
                                                       anti_jitter/sw_ok_6_dpot
                                                       anti_jitter/sw_ok_6
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.390ns logic, 0.068ns route)
                                                       (85.2% logic, 14.8% route)

--------------------------------------------------------------------------------

Paths for end point anti_jitter/counter_4 (SLICE_X15Y25.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.470ns (requirement - (clock path skew + uncertainty - data path))
  Source:               anti_jitter/counter_4 (FF)
  Destination:          anti_jitter/counter_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.470ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: anti_jitter/counter_4 to anti_jitter/counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y25.CQ      Tcko                  0.198   anti_jitter/counter<6>
                                                       anti_jitter/counter_4
    SLICE_X15Y25.C5      net (fanout=2)        0.057   anti_jitter/counter<4>
    SLICE_X15Y25.CLK     Tah         (-Th)    -0.215   anti_jitter/counter<6>
                                                       anti_jitter/counter_4_rstpot
                                                       anti_jitter/counter_4
    -------------------------------------------------  ---------------------------
    Total                                      0.470ns (0.413ns logic, 0.057ns route)
                                                       (87.9% logic, 12.1% route)

--------------------------------------------------------------------------------

Paths for end point anti_jitter/sw_ok_1 (SLICE_X16Y15.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.470ns (requirement - (clock path skew + uncertainty - data path))
  Source:               anti_jitter/sw_ok_1 (FF)
  Destination:          anti_jitter/sw_ok_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.470ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: anti_jitter/sw_ok_1 to anti_jitter/sw_ok_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.BQ      Tcko                  0.200   anti_jitter/sw_ok<6>
                                                       anti_jitter/sw_ok_1
    SLICE_X16Y15.B5      net (fanout=5)        0.080   anti_jitter/sw_ok<1>
    SLICE_X16Y15.CLK     Tah         (-Th)    -0.190   anti_jitter/sw_ok<6>
                                                       anti_jitter/sw_ok_1_dpot
                                                       anti_jitter/sw_ok_1
    -------------------------------------------------  ---------------------------
    Total                                      0.470ns (0.390ns logic, 0.080ns route)
                                                       (83.0% logic, 17.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_100mhz_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_100mhz_BUFGP/BUFG/I0
  Logical resource: clk_100mhz_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_100mhz_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: anti_jitter/pulse/CLK
  Logical resource: anti_jitter/pulse/CK
  Location pin: SLICE_X16Y26.CLK
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: anti_jitter/sw_ok<6>/CLK
  Logical resource: anti_jitter/sw_ok_1/CK
  Location pin: SLICE_X16Y15.CLK
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    5.939|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1258 paths, 0 nets, and 169 connections

Design statistics:
   Minimum period:   5.939ns{1}   (Maximum frequency: 168.379MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 24 17:11:35 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 161 MB



