// Seed: 1392034411
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  pmos id_7 (1, 1);
  wire id_8;
  wire id_9;
  assign module_1.id_15 = 0;
endmodule
module module_1 #(
    parameter id_10 = 32'd98,
    parameter id_9  = 32'd24
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  defparam id_9.id_10 = 1 - 1;
  tri0 id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20;
  assign id_4 = 1'b0;
  module_0 modCall_1 (
      id_20,
      id_12,
      id_20,
      id_14,
      id_19,
      id_6
  );
  wire id_21;
  assign id_20 = 1;
  wire id_22;
  wire id_23;
endmodule
