
---------- Begin Simulation Statistics ----------
final_tick                                 8688779500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 135402                       # Simulator instruction rate (inst/s)
host_mem_usage                                8593164                       # Number of bytes of host memory used
host_op_rate                                   215928                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    81.24                       # Real time elapsed on the host
host_tick_rate                               94032930                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000001                       # Number of instructions simulated
sim_ops                                      17542007                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007639                       # Number of seconds simulated
sim_ticks                                  7639236000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     8                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        37392                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         77587                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads          10015024                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          9193350                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              15783158                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.527847                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.527847                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads           1126034                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           633793                       # number of floating regfile writes
system.switch_cpus.idleCycles                   83132                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       317522                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1524177                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.358002                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5295409                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1684347                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1238506                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4149581                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          732                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         4483                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1982866                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     24363281                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3611062                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       573834                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      20748198                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           2992                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2482463                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         253949                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2486659                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          240                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       171883                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       145639                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          25930519                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              20356840                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.579749                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          15033191                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.332387                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               20521582                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         32853831                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        16478190                       # number of integer regfile writes
system.switch_cpus.ipc                       0.654516                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.654516                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       275521      1.29%      1.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      15003917     70.37%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            8      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv         26093      0.12%     71.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       149739      0.70%     72.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     72.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         1206      0.01%     72.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     72.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     72.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     72.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     72.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     72.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd         5283      0.02%     72.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        61428      0.29%     72.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt        13121      0.06%     72.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       287497      1.35%     74.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     74.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     74.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift         4566      0.02%     74.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     74.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     74.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt        21806      0.10%     74.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        11101      0.05%     74.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     74.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     74.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     74.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3650562     17.12%     91.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1374038      6.44%     97.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        68631      0.32%     98.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       367517      1.72%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       21322034                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1070403                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      2106506                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       983789                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1397376                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              227563                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.010673                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           80892     35.55%     35.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     35.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     35.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     35.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     35.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     35.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     35.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     35.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     35.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     35.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     35.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              6      0.00%     35.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     35.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            153      0.07%     35.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     35.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt            178      0.08%     35.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc         33970     14.93%     50.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     50.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     50.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift           32      0.01%     50.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     50.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     50.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     50.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     50.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     50.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     50.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     50.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     50.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     50.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     50.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     50.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     50.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     50.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     50.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     50.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     50.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     50.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     50.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     50.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     50.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     50.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     50.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     50.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     50.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     50.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     50.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          98011     43.07%     93.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          7999      3.52%     97.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          703      0.31%     97.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         5619      2.47%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       20203673                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     55986187                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     19373051                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     31546182                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           24362425                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          21322034                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          856                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      8580043                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        25724                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          175                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     14401135                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     15195340                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.403196                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.028651                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      8521231     56.08%     56.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1672188     11.00%     67.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1186219      7.81%     74.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1152789      7.59%     82.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1012151      6.66%     89.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       706980      4.65%     93.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       555959      3.66%     97.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       202801      1.33%     98.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       185022      1.22%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     15195340                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.395561                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       280610                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       100218                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4149581                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1982866                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         8856791                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes            657                       # number of misc regfile writes
system.switch_cpus.numCycles                 15278472                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                     751                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           27                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        45255                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1363                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        90849                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1363                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.switch_cpus.data      4252297                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4252297                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4252297                       # number of overall hits
system.cpu.dcache.overall_hits::total         4252297                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data        64054                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          64054                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data        64054                       # number of overall misses
system.cpu.dcache.overall_misses::total         64054                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   4414642996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4414642996                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   4414642996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4414642996                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      4316351                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4316351                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4316351                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4316351                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.014840                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014840                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.014840                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014840                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 68920.645018                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68920.645018                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 68920.645018                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68920.645018                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         9806                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          164                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               217                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    45.188940                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           41                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        35192                       # number of writebacks
system.cpu.dcache.writebacks::total             35192                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        19744                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        19744                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        19744                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        19744                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        44310                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        44310                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        44310                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        44310                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   3224704496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3224704496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   3224704496                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3224704496                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010266                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010266                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010266                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010266                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 72775.998556                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72775.998556                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 72775.998556                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72775.998556                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44309                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2793813                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2793813                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        29218                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         29218                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   1596642500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1596642500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2823031                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2823031                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.010350                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010350                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 54645.851872                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54645.851872                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        19742                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        19742                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         9476                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9476                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    441616500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    441616500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.003357                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003357                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 46603.682989                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46603.682989                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1458484                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1458484                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        34836                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        34836                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2818000496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2818000496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1493320                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1493320                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.023328                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023328                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 80893.342979                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80893.342979                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        34834                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        34834                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2783087996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2783087996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.023327                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023327                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 79895.733938                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79895.733938                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8688779500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4503878                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             45333                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             99.350981                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    18.314423                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data  1005.685577                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.017885                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.982115                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          911                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8677011                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8677011                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8688779500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8688779500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8688779500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8688779500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      2326142                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2326142                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2326142                       # number of overall hits
system.cpu.icache.overall_hits::total         2326142                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst         1689                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1689                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1689                       # number of overall misses
system.cpu.icache.overall_misses::total          1689                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    123019499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    123019499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    123019499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    123019499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      2327831                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2327831                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2327831                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2327831                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000726                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000726                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000726                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000726                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 72835.701007                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72835.701007                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 72835.701007                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72835.701007                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          724                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    72.400000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          946                       # number of writebacks
system.cpu.icache.writebacks::total               946                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          405                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          405                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          405                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          405                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1284                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1284                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1284                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1284                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     98441500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     98441500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     98441500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     98441500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000552                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000552                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000552                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000552                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 76667.834891                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76667.834891                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 76667.834891                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76667.834891                       # average overall mshr miss latency
system.cpu.icache.replacements                    946                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2326142                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2326142                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1689                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1689                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    123019499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    123019499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2327831                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2327831                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000726                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000726                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 72835.701007                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72835.701007                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          405                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          405                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1284                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1284                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     98441500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     98441500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000552                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000552                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 76667.834891                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76667.834891                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8688779500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           955.143528                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3662715                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1940                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1887.997423                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   251.770703                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   703.372826                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.245870                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.686888                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.932757                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          987                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          987                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.963867                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4656946                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4656946                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8688779500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8688779500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8688779500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8688779500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   7639236000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst           97                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data         5289                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5386                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           97                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data         5289                       # number of overall hits
system.l2.overall_hits::total                    5386                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1176                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        39020                       # number of demand (read+write) misses
system.l2.demand_misses::total                  40196                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1176                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        39020                       # number of overall misses
system.l2.overall_misses::total                 40196                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     95423000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   3102169500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3197592500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     95423000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   3102169500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3197592500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         1273                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        44309                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45582                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         1273                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        44309                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45582                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.923802                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.880634                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.881839                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.923802                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.880634                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.881839                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81142.006803                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79502.037417                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79550.017415                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81142.006803                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79502.037417                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79550.017415                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28166                       # number of writebacks
system.l2.writebacks::total                     28166                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1176                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        39020                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             40196                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1176                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        39020                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            40196                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     83663000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   2711969500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2795632500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     83663000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   2711969500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2795632500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.923802                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.880634                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.881839                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.923802                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.880634                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.881839                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71142.006803                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69502.037417                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69550.017415                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71142.006803                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69502.037417                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69550.017415                       # average overall mshr miss latency
system.l2.replacements                          38736                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        35192                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            35192                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        35192                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        35192                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          942                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              942                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          942                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          942                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            4                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             4                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data          361                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   361                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        34472                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               34472                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2726952500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2726952500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        34833                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             34833                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.989636                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.989636                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79106.303667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79106.303667                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        34472                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          34472                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2382232500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2382232500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.989636                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.989636                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 69106.303667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69106.303667                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           97                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 97                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1176                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1176                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     95423000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     95423000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         1273                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1273                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.923802                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.923802                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81142.006803                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81142.006803                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1176                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1176                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     83663000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     83663000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.923802                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.923802                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71142.006803                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71142.006803                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         4928                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4928                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         4548                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4548                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    375217000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    375217000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data         9476                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9476                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.479949                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.479949                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82501.539138                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82501.539138                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         4548                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4548                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    329737000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    329737000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.479949                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.479949                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72501.539138                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72501.539138                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   8688779500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8099.316294                       # Cycle average of tags in use
system.l2.tags.total_refs                      104559                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     46928                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.228073                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      67.122774                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        49.004302                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       670.432505                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   125.119552                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7187.637160                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005982                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.081840                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.015273                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.877397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988686                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8116                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    767330                       # Number of tag accesses
system.l2.tags.data_accesses                   767330                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8688779500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     28166.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     39016.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001823867250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1749                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1749                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              108564                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26437                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       40196                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28166                       # Number of write requests accepted
system.mem_ctrls.readBursts                     40196                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28166                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.07                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40196                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28166                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   38969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1749                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.971984                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.923758                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     38.828951                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           1648     94.23%     94.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            23      1.32%     95.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            24      1.37%     96.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           19      1.09%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            8      0.46%     98.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            9      0.51%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.11%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            5      0.29%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            5      0.29%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            3      0.17%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            2      0.11%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1749                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1749                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.087479                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.082543                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.414011                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1672     95.60%     95.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.29%     95.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               68      3.89%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      0.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1749                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2572544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1802624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    336.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    235.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    7614452000                       # Total gap between requests
system.mem_ctrls.avgGap                     111384.28                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        75264                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      2497024                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1800768                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 9852294.129936553538                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 326868288.923133134842                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 235726190.420089125633                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst         1176                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        39020                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        28166                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst     35262250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data   1118955500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 176372668750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     29984.91                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     28676.46                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   6261899.76                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        75264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      2497280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2572544                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        75264                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        75264                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1802624                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1802624                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst         1176                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        39020                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          40196                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        28166                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         28166                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      9852294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    326901800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        336754094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      9852294                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      9852294                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    235969147                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       235969147                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    235969147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      9852294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    326901800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       572723241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                40192                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               28137                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2689                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2605                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2655                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2557                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2405                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2505                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2453                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2333                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2483                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2322                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2470                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2394                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2400                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2663                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2598                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2660                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1812                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1874                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1814                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1931                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1747                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1802                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1655                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1547                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1709                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1686                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1693                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1681                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1669                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1814                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1836                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1867                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               400617750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             200960000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1154217750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9967.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28717.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               35179                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              25592                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            87.53                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.95                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         7558                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   578.599630                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   365.161469                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   412.827860                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1610     21.30%     21.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          938     12.41%     33.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          677      8.96%     42.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          266      3.52%     46.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          249      3.29%     49.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          350      4.63%     54.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          338      4.47%     58.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          238      3.15%     61.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2892     38.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         7558                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2572288                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1800768                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              336.720583                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              235.726190                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.47                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               88.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   8688779500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        27074880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        14390640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      144242280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      74030040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 602961840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1657463670                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1537648800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    4057812150                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   531.180363                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3968082750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    255060000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3416093250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        26889240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        14291970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      142728600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      72845100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 602961840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1415255850                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1741666560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    4016639160                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   525.790689                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   4500693750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    255060000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2883482250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   8688779500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5724                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28166                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9225                       # Transaction distribution
system.membus.trans_dist::ReadExReq             34472                       # Transaction distribution
system.membus.trans_dist::ReadExResp            34472                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5724                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       117783                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       117783                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 117783                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4375168                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4375168                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4375168                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             40196                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   40196    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               40196                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8688779500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           192160500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          212138000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         2867923                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      2191396                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       253197                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      1608039                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         1427401                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     88.766566                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          208790                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect           15                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups        55417                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits         9829                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses        45588                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted         1323                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      8576669                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls          681                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       253097                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     13970884                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.129718                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.912754                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      8392510     60.07%     60.07% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1884421     13.49%     73.56% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2      1303041      9.33%     82.89% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       984797      7.05%     89.94% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       306554      2.19%     92.13% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5       452982      3.24%     95.37% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6       128469      0.92%     96.29% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7        68556      0.49%     96.78% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8       449554      3.22%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     13970884                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000000                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       15783158                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4236924                       # Number of memory references committed
system.switch_cpus.commit.loads               2743595                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                  16                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1157594                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating             852328                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            15241234                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        171316                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass       192670      1.22%      1.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu     10873441     68.89%     70.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            7      0.00%     70.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv        21182      0.13%     70.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd       143695      0.91%     71.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     71.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt         1168      0.01%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd         3868      0.02%     71.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     71.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu        11824      0.07%     71.26% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     71.26% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt         7980      0.05%     71.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc       282738      1.79%     73.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     73.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift         1460      0.01%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt         4134      0.03%     73.14% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     73.14% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.14% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult         2067      0.01%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      2726868     17.28%     90.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      1153087      7.31%     97.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead        16727      0.11%     97.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite       340242      2.16%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     15783158                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       449554                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          2216662                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       8786797                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           3008725                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        929203                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         253949                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      1331645                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred          1703                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       27372977                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts          8638                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses             3610741                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses             1684354                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                  1445                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                 16504                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8688779500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      2501152                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               17589078                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             2867923                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1646020                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles              12424135                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          511152                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles         1753                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles        12595                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.icacheWaitRetryStallCycles          103                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           2327832                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes         75118                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     15195340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.900921                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.107588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0         10429172     68.63%     68.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           179788      1.18%     69.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           459322      3.02%     72.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           353507      2.33%     75.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           270034      1.78%     76.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           473813      3.12%     80.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           397710      2.62%     82.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           165222      1.09%     83.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          2466772     16.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     15195340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.187710                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.151233                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses             2330166                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                  2481                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8688779500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              787196                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         1405958                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses         1001                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          240                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         489536                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache            180                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   8688779500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         253949                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          2612140                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         3900505                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         9878                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           3496291                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       4922573                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       26311608                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          8677                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         833024                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents         803321                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        3340887                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents           42                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     33420531                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            71621257                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         42993617                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups           1362501                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps      21187688                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps         12232654                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             680                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing          672                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           3891181                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 37872330                       # The number of ROB reads
system.switch_cpus.rob.writes                49953700                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           15783158                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             10760                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        63358                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          946                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           19687                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            34833                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           34833                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1284                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         9476                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3503                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       132929                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                136432                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       142016                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5088064                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                5230080                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           38747                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1803328                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            84330                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.016483                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.127324                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  82940     98.35%     98.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1390      1.65%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              84330                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   8688779500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           81562500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1929493                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          66464000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
