{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 20 12:41:00 2022 " "Info: Processing started: Sat Aug 20 12:41:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetoSD -c projetoSD " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projetoSD -c projetoSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aandb.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file aandb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AandB " "Info: Found entity 1: AandB" {  } { { "AandB.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/AandB.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aigualb.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file aigualb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AigualB " "Info: Found entity 1: AigualB" {  } { { "AigualB.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/AigualB.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axorb.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file axorb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 axorb " "Info: Found entity 1: axorb" {  } { { "axorb.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/axorb.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complementoa2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file complementoa2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ComplementoA2 " "Info: Found entity 1: ComplementoA2" {  } { { "ComplementoA2.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/ComplementoA2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Info: Found entity 1: mux2x1" {  } { { "mux2x1.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/mux2x1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux8x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8x1 " "Info: Found entity 1: Mux8x1" {  } { { "Mux8x1.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/Mux8x1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorcompleto.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file somadorcompleto.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SomadorCompleto " "Info: Found entity 1: SomadorCompleto" {  } { { "SomadorCompleto.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/SomadorCompleto.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorsupremo.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file somadorsupremo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 somadorSupremo " "Info: Found entity 1: somadorSupremo" {  } { { "somadorSupremo.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/somadorSupremo.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somatotal.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file somatotal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SomaTotal " "Info: Found entity 1: SomaTotal" {  } { { "SomaTotal.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/SomaTotal.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subamenosb.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file subamenosb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 subAmenosB " "Info: Found entity 1: subAmenosB" {  } { { "subAmenosB.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/subAmenosB.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amaiorb.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file amaiorb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AmaiorB " "Info: Found entity 1: AmaiorB" {  } { { "AmaiorB.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/AmaiorB.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decidirsinal.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file decidirsinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decidirSinal " "Info: Found entity 1: decidirSinal" {  } { { "decidirSinal.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/decidirSinal.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacao.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file operacao.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 operacao " "Info: Found entity 1: operacao" {  } { { "operacao.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/operacao.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file subtrator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 subtrator " "Info: Found entity 1: subtrator" {  } { { "subtrator.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/subtrator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "Comp2_5.bdf " "Warning: Can't analyze file -- file Comp2_5.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "Mux2x1_5.bdf " "Warning: Can't analyze file -- file Mux2x1_5.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juntar.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file juntar.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 juntar " "Info: Found entity 1: juntar" {  } { { "juntar.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/juntar.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5x1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux5x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mux5x1 " "Info: Found entity 1: Mux5x1" {  } { { "Mux5x1.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/Mux5x1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3x1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux3x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mux3x1 " "Info: Found entity 1: Mux3x1" {  } { { "Mux3x1.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/Mux3x1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mux3x1 " "Info: Elaborating entity \"Mux3x1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Info: Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Info: Implemented 2 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "222 " "Info: Peak virtual memory: 222 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 20 12:41:01 2022 " "Info: Processing ended: Sat Aug 20 12:41:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 20 12:41:02 2022 " "Info: Processing started: Sat Aug 20 12:41:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projetoSD -c projetoSD " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off projetoSD -c projetoSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "projetoSD EP2C5AF256A7 " "Info: Selected device EP2C5AF256A7 for design \"projetoSD\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Info: Low junction temperature is -40 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "Info: High junction temperature is 125 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8AF256A7 " "Info: Device EP2C8AF256A7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C3 " "Info: Pin ~ASDO~ is reserved at location C3" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projeto-ULA/" 0 { } { { 0 { 0 ""} 0 16 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ F4 " "Info: Pin ~nCSO~ is reserved at location F4" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projeto-ULA/" 0 { } { { 0 { 0 ""} 0 17 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ N14 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location N14" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projeto-ULA/" 0 { } { { 0 { 0 ""} 0 18 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "7 7 " "Critical Warning: No exact pin location assignment(s) for 7 pins of 7 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name " "Info: Pin pin_name not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { pin_name } } } { "Mux3x1.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/Mux3x1.bdf" { { 96 928 1104 112 "pin_name" "" } } } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projeto-ULA/" 0 { } { { 0 { 0 ""} 0 3 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1 " "Info: Pin S1 not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { S1 } } } { "Mux3x1.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/Mux3x1.bdf" { { 368 440 456 536 "S1" "" } } } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projeto-ULA/" 0 { } { { 0 { 0 ""} 0 6 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AigualB " "Info: Pin AigualB not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { AigualB } } } { "Mux3x1.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/Mux3x1.bdf" { { 0 48 216 16 "AigualB" "" } } } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AigualB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projeto-ULA/" 0 { } { { 0 { 0 ""} 0 10 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S2 " "Info: Pin S2 not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { S2 } } } { "Mux3x1.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/Mux3x1.bdf" { { 368 392 408 536 "S2" "" } } } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { S2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projeto-ULA/" 0 { } { { 0 { 0 ""} 0 5 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0 " "Info: Pin S0 not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { S0 } } } { "Mux3x1.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/Mux3x1.bdf" { { 368 488 504 536 "S0" "" } } } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projeto-ULA/" 0 { } { { 0 { 0 ""} 0 7 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AmenorB " "Info: Pin AmenorB not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { AmenorB } } } { "Mux3x1.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/Mux3x1.bdf" { { 240 48 216 256 "AmenorB" "" } } } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AmenorB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projeto-ULA/" 0 { } { { 0 { 0 ""} 0 9 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AmaiorB " "Info: Pin AmaiorB not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { AmaiorB } } } { "Mux3x1.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/Mux3x1.bdf" { { 120 48 216 136 "AmaiorB" "" } } } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AmaiorB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projeto-ULA/" 0 { } { { 0 { 0 ""} 0 8 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "7 unused 3.3V 6 1 0 " "Info: Number of I/O pins in group: 7 (unused VREF, 3.3V VCCIO, 6 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 33 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  33 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 38 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "1 " "Warning: Found 1 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name 0 " "Info: Pin \"pin_name\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "257 " "Info: Peak virtual memory: 257 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 20 12:41:03 2022 " "Info: Processing ended: Sat Aug 20 12:41:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 20 12:41:04 2022 " "Info: Processing started: Sat Aug 20 12:41:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off projetoSD -c projetoSD " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off projetoSD -c projetoSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "209 " "Info: Peak virtual memory: 209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 20 12:41:04 2022 " "Info: Processing ended: Sat Aug 20 12:41:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 20 12:41:05 2022 " "Info: Processing started: Sat Aug 20 12:41:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off projetoSD -c projetoSD --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoSD -c projetoSD --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "AmaiorB pin_name 14.777 ns Longest " "Info: Longest tpd from source pin \"AmaiorB\" to destination pin \"pin_name\" is 14.777 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.890 ns) 0.890 ns AmaiorB 1 PIN PIN_T11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.890 ns) = 0.890 ns; Loc. = PIN_T11; Fanout = 1; PIN Node = 'AmaiorB'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AmaiorB } "NODE_NAME" } } { "Mux3x1.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/Mux3x1.bdf" { { 120 48 216 136 "AmaiorB" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.454 ns) + CELL(0.333 ns) 7.677 ns inst12~0 2 COMB LCCOMB_X1_Y11_N0 1 " "Info: 2: + IC(6.454 ns) + CELL(0.333 ns) = 7.677 ns; Loc. = LCCOMB_X1_Y11_N0; Fanout = 1; COMB Node = 'inst12~0'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.787 ns" { AmaiorB inst12~0 } "NODE_NAME" } } { "Mux3x1.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/Mux3x1.bdf" { { 80 824 888 128 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.539 ns) 8.524 ns inst12~1 3 COMB LCCOMB_X1_Y11_N26 1 " "Info: 3: + IC(0.308 ns) + CELL(0.539 ns) = 8.524 ns; Loc. = LCCOMB_X1_Y11_N26; Fanout = 1; COMB Node = 'inst12~1'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.847 ns" { inst12~0 inst12~1 } "NODE_NAME" } } { "Mux3x1.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/Mux3x1.bdf" { { 80 824 888 128 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.328 ns) + CELL(2.925 ns) 14.777 ns pin_name 4 PIN PIN_L16 0 " "Info: 4: + IC(3.328 ns) + CELL(2.925 ns) = 14.777 ns; Loc. = PIN_L16; Fanout = 0; PIN Node = 'pin_name'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.253 ns" { inst12~1 pin_name } "NODE_NAME" } } { "Mux3x1.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/Mux3x1.bdf" { { 96 928 1104 112 "pin_name" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.687 ns ( 31.72 % ) " "Info: Total cell delay = 4.687 ns ( 31.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.090 ns ( 68.28 % ) " "Info: Total interconnect delay = 10.090 ns ( 68.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.777 ns" { AmaiorB inst12~0 inst12~1 pin_name } "NODE_NAME" } } { "f:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.777 ns" { AmaiorB {} AmaiorB~combout {} inst12~0 {} inst12~1 {} pin_name {} } { 0.000ns 0.000ns 6.454ns 0.308ns 3.328ns } { 0.000ns 0.890ns 0.333ns 0.539ns 2.925ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 20 12:41:05 2022 " "Info: Processing ended: Sat Aug 20 12:41:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 6 s " "Info: Quartus II Full Compilation was successful. 0 errors, 6 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
