[tasks]
task_cover_imem  cover imem
task_prove_imem  prove imem
task_cover_dmem  cover dmem
task_prove_dmem  prove dmem

[options]
depth   6

prove: mode bmc
cover: mode cover

[engines]
smtbmc  boolector

[script]
echo on
verilog_defaults -add -IREPO_HOME/rtl/core/
read_verilog -formal REPO_HOME/verif/core/design-assertions/wrapper.sv
read_verilog -formal REPO_HOME/verif/core/design-assertions/fairness.sv
read_verilog -formal REPO_HOME/verif/core/design-assertions/assert_memory_if.sv
read_verilog -formal REPO_HOME/rtl/core/*.sv
prep -flatten -nordff -top design_assertions_wrapper 
chformal -early

[files]
REPO_HOME/extern/riscv-formal/checks/rvfi_macros.vh

[file defines.svh]
imem: `define DESIGNER_ASSERTION_INSTRUCTION_MEMORY_INTERFACE 1
dmem: `define DESIGNER_ASSERTION_DATA_MEMORY_INTERFACE        1

