
SYSTEM.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000018c0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000000e  00802000  000018c0  00001954  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000202  0080200e  0080200e  00001962  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001962  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000002c8  00000000  00000000  00001992  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000a1bf  00000000  00000000  00001c5a  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001a3f  00000000  00000000  0000be19  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00006ac6  00000000  00000000  0000d858  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000008a4  00000000  00000000  00014320  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0002c0ed  00000000  00000000  00014bc4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000462a  00000000  00000000  00040cb1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000003d0  00000000  00000000  000452db  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0000b2ac  00000000  00000000  000456ab  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	46 c2       	rjmp	.+1164   	; 0x48e <__ctors_end>
       2:	00 00       	nop
       4:	65 c2       	rjmp	.+1226   	; 0x4d0 <__bad_interrupt>
       6:	00 00       	nop
       8:	63 c2       	rjmp	.+1222   	; 0x4d0 <__bad_interrupt>
       a:	00 00       	nop
       c:	61 c2       	rjmp	.+1218   	; 0x4d0 <__bad_interrupt>
       e:	00 00       	nop
      10:	5f c2       	rjmp	.+1214   	; 0x4d0 <__bad_interrupt>
      12:	00 00       	nop
      14:	5d c2       	rjmp	.+1210   	; 0x4d0 <__bad_interrupt>
      16:	00 00       	nop
      18:	5b c2       	rjmp	.+1206   	; 0x4d0 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	59 c2       	rjmp	.+1202   	; 0x4d0 <__bad_interrupt>
      1e:	00 00       	nop
      20:	57 c2       	rjmp	.+1198   	; 0x4d0 <__bad_interrupt>
      22:	00 00       	nop
      24:	55 c2       	rjmp	.+1194   	; 0x4d0 <__bad_interrupt>
      26:	00 00       	nop
      28:	53 c2       	rjmp	.+1190   	; 0x4d0 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	51 c2       	rjmp	.+1186   	; 0x4d0 <__bad_interrupt>
      2e:	00 00       	nop
      30:	4f c2       	rjmp	.+1182   	; 0x4d0 <__bad_interrupt>
      32:	00 00       	nop
      34:	4d c2       	rjmp	.+1178   	; 0x4d0 <__bad_interrupt>
      36:	00 00       	nop
      38:	4b c2       	rjmp	.+1174   	; 0x4d0 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	49 c2       	rjmp	.+1170   	; 0x4d0 <__bad_interrupt>
      3e:	00 00       	nop
      40:	47 c2       	rjmp	.+1166   	; 0x4d0 <__bad_interrupt>
      42:	00 00       	nop
      44:	45 c2       	rjmp	.+1162   	; 0x4d0 <__bad_interrupt>
      46:	00 00       	nop
      48:	43 c2       	rjmp	.+1158   	; 0x4d0 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	41 c2       	rjmp	.+1154   	; 0x4d0 <__bad_interrupt>
      4e:	00 00       	nop
      50:	3f c2       	rjmp	.+1150   	; 0x4d0 <__bad_interrupt>
      52:	00 00       	nop
      54:	3d c2       	rjmp	.+1146   	; 0x4d0 <__bad_interrupt>
      56:	00 00       	nop
      58:	3b c2       	rjmp	.+1142   	; 0x4d0 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	39 c2       	rjmp	.+1138   	; 0x4d0 <__bad_interrupt>
      5e:	00 00       	nop
      60:	37 c2       	rjmp	.+1134   	; 0x4d0 <__bad_interrupt>
      62:	00 00       	nop
      64:	35 c2       	rjmp	.+1130   	; 0x4d0 <__bad_interrupt>
      66:	00 00       	nop
      68:	33 c2       	rjmp	.+1126   	; 0x4d0 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	31 c2       	rjmp	.+1122   	; 0x4d0 <__bad_interrupt>
      6e:	00 00       	nop
      70:	2f c2       	rjmp	.+1118   	; 0x4d0 <__bad_interrupt>
      72:	00 00       	nop
      74:	2d c2       	rjmp	.+1114   	; 0x4d0 <__bad_interrupt>
      76:	00 00       	nop
      78:	2b c2       	rjmp	.+1110   	; 0x4d0 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	29 c2       	rjmp	.+1106   	; 0x4d0 <__bad_interrupt>
      7e:	00 00       	nop
      80:	27 c2       	rjmp	.+1102   	; 0x4d0 <__bad_interrupt>
      82:	00 00       	nop
      84:	25 c2       	rjmp	.+1098   	; 0x4d0 <__bad_interrupt>
      86:	00 00       	nop
      88:	23 c2       	rjmp	.+1094   	; 0x4d0 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	21 c2       	rjmp	.+1090   	; 0x4d0 <__bad_interrupt>
      8e:	00 00       	nop
      90:	1f c2       	rjmp	.+1086   	; 0x4d0 <__bad_interrupt>
      92:	00 00       	nop
      94:	1d c2       	rjmp	.+1082   	; 0x4d0 <__bad_interrupt>
      96:	00 00       	nop
      98:	1b c2       	rjmp	.+1078   	; 0x4d0 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	19 c2       	rjmp	.+1074   	; 0x4d0 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	17 c2       	rjmp	.+1070   	; 0x4d0 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	15 c2       	rjmp	.+1066   	; 0x4d0 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	13 c2       	rjmp	.+1062   	; 0x4d0 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	11 c2       	rjmp	.+1058   	; 0x4d0 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	0f c2       	rjmp	.+1054   	; 0x4d0 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	0d c2       	rjmp	.+1050   	; 0x4d0 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	0b c2       	rjmp	.+1046   	; 0x4d0 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	09 c2       	rjmp	.+1042   	; 0x4d0 <__bad_interrupt>
      be:	00 00       	nop
      c0:	07 c2       	rjmp	.+1038   	; 0x4d0 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	05 c2       	rjmp	.+1034   	; 0x4d0 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	03 c2       	rjmp	.+1030   	; 0x4d0 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	01 c2       	rjmp	.+1026   	; 0x4d0 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	ff c1       	rjmp	.+1022   	; 0x4d0 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	fd c1       	rjmp	.+1018   	; 0x4d0 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	fb c1       	rjmp	.+1014   	; 0x4d0 <__bad_interrupt>
      da:	00 00       	nop
      dc:	f9 c1       	rjmp	.+1010   	; 0x4d0 <__bad_interrupt>
      de:	00 00       	nop
      e0:	f7 c1       	rjmp	.+1006   	; 0x4d0 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	f5 c1       	rjmp	.+1002   	; 0x4d0 <__bad_interrupt>
      e6:	00 00       	nop
      e8:	f3 c1       	rjmp	.+998    	; 0x4d0 <__bad_interrupt>
      ea:	00 00       	nop
      ec:	f1 c1       	rjmp	.+994    	; 0x4d0 <__bad_interrupt>
      ee:	00 00       	nop
      f0:	ef c1       	rjmp	.+990    	; 0x4d0 <__bad_interrupt>
      f2:	00 00       	nop
      f4:	ed c1       	rjmp	.+986    	; 0x4d0 <__bad_interrupt>
      f6:	00 00       	nop
      f8:	eb c1       	rjmp	.+982    	; 0x4d0 <__bad_interrupt>
      fa:	00 00       	nop
      fc:	e9 c1       	rjmp	.+978    	; 0x4d0 <__bad_interrupt>
      fe:	00 00       	nop
     100:	e7 c1       	rjmp	.+974    	; 0x4d0 <__bad_interrupt>
     102:	00 00       	nop
     104:	e5 c1       	rjmp	.+970    	; 0x4d0 <__bad_interrupt>
     106:	00 00       	nop
     108:	e3 c1       	rjmp	.+966    	; 0x4d0 <__bad_interrupt>
     10a:	00 00       	nop
     10c:	e1 c1       	rjmp	.+962    	; 0x4d0 <__bad_interrupt>
     10e:	00 00       	nop
     110:	df c1       	rjmp	.+958    	; 0x4d0 <__bad_interrupt>
     112:	00 00       	nop
     114:	dd c1       	rjmp	.+954    	; 0x4d0 <__bad_interrupt>
     116:	00 00       	nop
     118:	db c1       	rjmp	.+950    	; 0x4d0 <__bad_interrupt>
     11a:	00 00       	nop
     11c:	d9 c1       	rjmp	.+946    	; 0x4d0 <__bad_interrupt>
     11e:	00 00       	nop
     120:	d7 c1       	rjmp	.+942    	; 0x4d0 <__bad_interrupt>
     122:	00 00       	nop
     124:	d5 c1       	rjmp	.+938    	; 0x4d0 <__bad_interrupt>
     126:	00 00       	nop
     128:	d3 c1       	rjmp	.+934    	; 0x4d0 <__bad_interrupt>
     12a:	00 00       	nop
     12c:	d1 c1       	rjmp	.+930    	; 0x4d0 <__bad_interrupt>
     12e:	00 00       	nop
     130:	cf c1       	rjmp	.+926    	; 0x4d0 <__bad_interrupt>
     132:	00 00       	nop
     134:	cd c1       	rjmp	.+922    	; 0x4d0 <__bad_interrupt>
     136:	00 00       	nop
     138:	cb c1       	rjmp	.+918    	; 0x4d0 <__bad_interrupt>
     13a:	00 00       	nop
     13c:	c9 c1       	rjmp	.+914    	; 0x4d0 <__bad_interrupt>
     13e:	00 00       	nop
     140:	c7 c1       	rjmp	.+910    	; 0x4d0 <__bad_interrupt>
     142:	00 00       	nop
     144:	c5 c1       	rjmp	.+906    	; 0x4d0 <__bad_interrupt>
     146:	00 00       	nop
     148:	c3 c1       	rjmp	.+902    	; 0x4d0 <__bad_interrupt>
     14a:	00 00       	nop
     14c:	c1 c1       	rjmp	.+898    	; 0x4d0 <__bad_interrupt>
     14e:	00 00       	nop
     150:	bf c1       	rjmp	.+894    	; 0x4d0 <__bad_interrupt>
     152:	00 00       	nop
     154:	bd c1       	rjmp	.+890    	; 0x4d0 <__bad_interrupt>
     156:	00 00       	nop
     158:	bb c1       	rjmp	.+886    	; 0x4d0 <__bad_interrupt>
     15a:	00 00       	nop
     15c:	b9 c1       	rjmp	.+882    	; 0x4d0 <__bad_interrupt>
     15e:	00 00       	nop
     160:	b7 c1       	rjmp	.+878    	; 0x4d0 <__bad_interrupt>
     162:	00 00       	nop
     164:	b5 c1       	rjmp	.+874    	; 0x4d0 <__bad_interrupt>
     166:	00 00       	nop
     168:	b3 c1       	rjmp	.+870    	; 0x4d0 <__bad_interrupt>
     16a:	00 00       	nop
     16c:	b1 c1       	rjmp	.+866    	; 0x4d0 <__bad_interrupt>
     16e:	00 00       	nop
     170:	af c1       	rjmp	.+862    	; 0x4d0 <__bad_interrupt>
     172:	00 00       	nop
     174:	ad c1       	rjmp	.+858    	; 0x4d0 <__bad_interrupt>
     176:	00 00       	nop
     178:	ab c1       	rjmp	.+854    	; 0x4d0 <__bad_interrupt>
     17a:	00 00       	nop
     17c:	a9 c1       	rjmp	.+850    	; 0x4d0 <__bad_interrupt>
     17e:	00 00       	nop
     180:	a7 c1       	rjmp	.+846    	; 0x4d0 <__bad_interrupt>
     182:	00 00       	nop
     184:	a5 c1       	rjmp	.+842    	; 0x4d0 <__bad_interrupt>
     186:	00 00       	nop
     188:	a3 c1       	rjmp	.+838    	; 0x4d0 <__bad_interrupt>
     18a:	00 00       	nop
     18c:	a1 c1       	rjmp	.+834    	; 0x4d0 <__bad_interrupt>
     18e:	00 00       	nop
     190:	9f c1       	rjmp	.+830    	; 0x4d0 <__bad_interrupt>
     192:	00 00       	nop
     194:	9d c1       	rjmp	.+826    	; 0x4d0 <__bad_interrupt>
     196:	00 00       	nop
     198:	9b c1       	rjmp	.+822    	; 0x4d0 <__bad_interrupt>
     19a:	00 00       	nop
     19c:	99 c1       	rjmp	.+818    	; 0x4d0 <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	97 c1       	rjmp	.+814    	; 0x4d0 <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	95 c1       	rjmp	.+810    	; 0x4d0 <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	93 c1       	rjmp	.+806    	; 0x4d0 <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	91 c1       	rjmp	.+802    	; 0x4d0 <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	8f c1       	rjmp	.+798    	; 0x4d0 <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	8d c1       	rjmp	.+794    	; 0x4d0 <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	8b c1       	rjmp	.+790    	; 0x4d0 <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	89 c1       	rjmp	.+786    	; 0x4d0 <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	87 c1       	rjmp	.+782    	; 0x4d0 <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	85 c1       	rjmp	.+778    	; 0x4d0 <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	83 c1       	rjmp	.+774    	; 0x4d0 <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	81 c1       	rjmp	.+770    	; 0x4d0 <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	7f c1       	rjmp	.+766    	; 0x4d0 <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	7d c1       	rjmp	.+762    	; 0x4d0 <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	7b c1       	rjmp	.+758    	; 0x4d0 <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	79 c1       	rjmp	.+754    	; 0x4d0 <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	77 c1       	rjmp	.+750    	; 0x4d0 <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	75 c1       	rjmp	.+746    	; 0x4d0 <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	73 c1       	rjmp	.+742    	; 0x4d0 <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	71 c1       	rjmp	.+738    	; 0x4d0 <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	6f c1       	rjmp	.+734    	; 0x4d0 <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	6d c1       	rjmp	.+730    	; 0x4d0 <__bad_interrupt>
     1f6:	00 00       	nop
     1f8:	6b c1       	rjmp	.+726    	; 0x4d0 <__bad_interrupt>
	...

000001fc <__trampolines_end>:
     1fc:	00 00       	nop
     1fe:	00 00       	nop
     200:	00 00       	nop
     202:	00 20       	and	r0, r0
     204:	20 20       	and	r2, r0
     206:	20 20       	and	r2, r0
     208:	00 20       	and	r0, r0
     20a:	50 50       	subi	r21, 0x00	; 0
     20c:	50 00       	.word	0x0050	; ????
     20e:	00 00       	nop
     210:	00 50       	subi	r16, 0x00	; 0
     212:	50 f8       	bld	r5, 0
     214:	50 f8       	bld	r5, 0
     216:	50 50       	subi	r21, 0x00	; 0
     218:	20 78       	andi	r18, 0x80	; 128
     21a:	a0 70       	andi	r26, 0x00	; 0
     21c:	28 f0       	brcs	.+10     	; 0x228 <__trampolines_end+0x2c>
     21e:	20 c0       	rjmp	.+64     	; 0x260 <__trampolines_end+0x64>
     220:	c8 10       	cpse	r12, r8
     222:	20 40       	sbci	r18, 0x00	; 0
     224:	98 18       	sub	r9, r8
     226:	60 90 a0 40 	lds	r6, 0x40A0
     22a:	a8 90       	.word	0x90a8	; ????
     22c:	68 60       	ori	r22, 0x08	; 8
     22e:	20 40       	sbci	r18, 0x00	; 0
     230:	00 00       	nop
     232:	00 00       	nop
     234:	10 20       	and	r1, r0
     236:	40 40       	sbci	r20, 0x00	; 0
     238:	40 20       	and	r4, r0
     23a:	10 40       	sbci	r17, 0x00	; 0
     23c:	20 10       	cpse	r2, r0
     23e:	10 10       	cpse	r1, r0
     240:	20 40       	sbci	r18, 0x00	; 0
     242:	00 50       	subi	r16, 0x00	; 0
     244:	20 f8       	bld	r2, 0
     246:	20 50       	subi	r18, 0x00	; 0
     248:	00 00       	nop
     24a:	20 20       	and	r2, r0
     24c:	f8 20       	and	r15, r8
     24e:	20 00       	.word	0x0020	; ????
     250:	00 00       	nop
     252:	00 00       	nop
     254:	60 20       	and	r6, r0
     256:	40 00       	.word	0x0040	; ????
     258:	00 00       	nop
     25a:	f8 00       	.word	0x00f8	; ????
     25c:	00 00       	nop
     25e:	00 00       	nop
     260:	00 00       	nop
     262:	00 60       	ori	r16, 0x00	; 0
     264:	60 00       	.word	0x0060	; ????
     266:	08 10       	cpse	r0, r8
     268:	20 40       	sbci	r18, 0x00	; 0
     26a:	80 00       	.word	0x0080	; ????
     26c:	70 88       	ldd	r7, Z+16	; 0x10
     26e:	98 a8       	ldd	r9, Y+48	; 0x30
     270:	c8 88       	ldd	r12, Y+16	; 0x10
     272:	70 20       	and	r7, r0
     274:	60 20       	and	r6, r0
     276:	20 20       	and	r2, r0
     278:	20 70       	andi	r18, 0x00	; 0
     27a:	70 88       	ldd	r7, Z+16	; 0x10
     27c:	08 10       	cpse	r0, r8
     27e:	20 40       	sbci	r18, 0x00	; 0
     280:	f8 f8       	.word	0xf8f8	; ????
     282:	10 20       	and	r1, r0
     284:	10 08       	sbc	r1, r0
     286:	88 70       	andi	r24, 0x08	; 8
     288:	10 30       	cpi	r17, 0x00	; 0
     28a:	50 90 f8 10 	lds	r5, 0x10F8
     28e:	10 f8       	bld	r1, 0
     290:	80 f0       	brcs	.+32     	; 0x2b2 <__trampolines_end+0xb6>
     292:	08 08       	sbc	r0, r8
     294:	88 70       	andi	r24, 0x08	; 8
     296:	30 40       	sbci	r19, 0x00	; 0
     298:	80 f0       	brcs	.+32     	; 0x2ba <__trampolines_end+0xbe>
     29a:	88 88       	ldd	r8, Y+16	; 0x10
     29c:	70 f8       	bld	r7, 0
     29e:	08 10       	cpse	r0, r8
     2a0:	20 40       	sbci	r18, 0x00	; 0
     2a2:	40 40       	sbci	r20, 0x00	; 0
     2a4:	70 88       	ldd	r7, Z+16	; 0x10
     2a6:	88 70       	andi	r24, 0x08	; 8
     2a8:	88 88       	ldd	r8, Y+16	; 0x10
     2aa:	70 70       	andi	r23, 0x00	; 0
     2ac:	88 88       	ldd	r8, Y+16	; 0x10
     2ae:	78 08       	sbc	r7, r8
     2b0:	10 60       	ori	r17, 0x00	; 0
     2b2:	00 60       	ori	r16, 0x00	; 0
     2b4:	60 00       	.word	0x0060	; ????
     2b6:	60 60       	ori	r22, 0x00	; 0
     2b8:	00 00       	nop
     2ba:	60 60       	ori	r22, 0x00	; 0
     2bc:	00 60       	ori	r16, 0x00	; 0
     2be:	20 40       	sbci	r18, 0x00	; 0
     2c0:	08 10       	cpse	r0, r8
     2c2:	20 40       	sbci	r18, 0x00	; 0
     2c4:	20 10       	cpse	r2, r0
     2c6:	08 00       	.word	0x0008	; ????
     2c8:	00 f8       	bld	r0, 0
     2ca:	00 f8       	bld	r0, 0
     2cc:	00 00       	nop
     2ce:	80 40       	sbci	r24, 0x00	; 0
     2d0:	20 10       	cpse	r2, r0
     2d2:	20 40       	sbci	r18, 0x00	; 0
     2d4:	80 70       	andi	r24, 0x00	; 0
     2d6:	88 08       	sbc	r8, r8
     2d8:	10 20       	and	r1, r0
     2da:	00 20       	and	r0, r0
     2dc:	70 88       	ldd	r7, Z+16	; 0x10
     2de:	08 68       	ori	r16, 0x88	; 136
     2e0:	a8 a8       	ldd	r10, Y+48	; 0x30
     2e2:	70 70       	andi	r23, 0x00	; 0
     2e4:	88 88       	ldd	r8, Y+16	; 0x10
     2e6:	88 f8       	.word	0xf888	; ????
     2e8:	88 88       	ldd	r8, Y+16	; 0x10
     2ea:	f0 88       	ldd	r15, Z+16	; 0x10
     2ec:	88 f0       	brcs	.+34     	; 0x310 <__trampolines_end+0x114>
     2ee:	88 88       	ldd	r8, Y+16	; 0x10
     2f0:	f0 70       	andi	r31, 0x00	; 0
     2f2:	88 80       	ld	r8, Y
     2f4:	80 80       	ld	r8, Z
     2f6:	88 70       	andi	r24, 0x08	; 8
     2f8:	e0 90 88 88 	lds	r14, 0x8888
     2fc:	88 90       	.word	0x9088	; ????
     2fe:	e0 f8       	bld	r14, 0
     300:	80 80       	ld	r8, Z
     302:	f0 80       	ld	r15, Z
     304:	80 f8       	bld	r8, 0
     306:	f8 80       	ld	r15, Y
     308:	80 e0       	ldi	r24, 0x00	; 0
     30a:	80 80       	ld	r8, Z
     30c:	80 70       	andi	r24, 0x00	; 0
     30e:	88 80       	ld	r8, Y
     310:	80 98       	cbi	0x10, 0	; 16
     312:	88 70       	andi	r24, 0x08	; 8
     314:	88 88       	ldd	r8, Y+16	; 0x10
     316:	88 f8       	.word	0xf888	; ????
     318:	88 88       	ldd	r8, Y+16	; 0x10
     31a:	88 70       	andi	r24, 0x08	; 8
     31c:	20 20       	and	r2, r0
     31e:	20 20       	and	r2, r0
     320:	20 70       	andi	r18, 0x00	; 0
     322:	38 10       	cpse	r3, r8
     324:	10 10       	cpse	r1, r0
     326:	10 90 60 88 	lds	r1, 0x8860
     32a:	90 a0       	ldd	r9, Z+32	; 0x20
     32c:	c0 a0       	ldd	r12, Z+32	; 0x20
     32e:	90 88       	ldd	r9, Z+16	; 0x10
     330:	80 80       	ld	r8, Z
     332:	80 80       	ld	r8, Z
     334:	80 80       	ld	r8, Z
     336:	f8 88       	ldd	r15, Y+16	; 0x10
     338:	d8 a8       	ldd	r13, Y+48	; 0x30
     33a:	88 88       	ldd	r8, Y+16	; 0x10
     33c:	88 88       	ldd	r8, Y+16	; 0x10
     33e:	88 88       	ldd	r8, Y+16	; 0x10
     340:	c8 a8       	ldd	r12, Y+48	; 0x30
     342:	98 88       	ldd	r9, Y+16	; 0x10
     344:	88 70       	andi	r24, 0x08	; 8
     346:	88 88       	ldd	r8, Y+16	; 0x10
     348:	88 88       	ldd	r8, Y+16	; 0x10
     34a:	88 70       	andi	r24, 0x08	; 8
     34c:	f0 88       	ldd	r15, Z+16	; 0x10
     34e:	88 f0       	brcs	.+34     	; 0x372 <__trampolines_end+0x176>
     350:	80 80       	ld	r8, Z
     352:	80 70       	andi	r24, 0x00	; 0
     354:	88 88       	ldd	r8, Y+16	; 0x10
     356:	88 a8       	ldd	r8, Y+48	; 0x30
     358:	90 68       	ori	r25, 0x80	; 128
     35a:	f0 88       	ldd	r15, Z+16	; 0x10
     35c:	88 f0       	brcs	.+34     	; 0x380 <__trampolines_end+0x184>
     35e:	a0 90 88 78 	lds	r10, 0x7888
     362:	80 80       	ld	r8, Z
     364:	70 08       	sbc	r7, r0
     366:	08 f0       	brcs	.+2      	; 0x36a <__trampolines_end+0x16e>
     368:	f8 20       	and	r15, r8
     36a:	20 20       	and	r2, r0
     36c:	20 20       	and	r2, r0
     36e:	20 88       	ldd	r2, Z+16	; 0x10
     370:	88 88       	ldd	r8, Y+16	; 0x10
     372:	88 88       	ldd	r8, Y+16	; 0x10
     374:	88 70       	andi	r24, 0x08	; 8
     376:	88 88       	ldd	r8, Y+16	; 0x10
     378:	88 88       	ldd	r8, Y+16	; 0x10
     37a:	88 50       	subi	r24, 0x08	; 8
     37c:	20 88       	ldd	r2, Z+16	; 0x10
     37e:	88 88       	ldd	r8, Y+16	; 0x10
     380:	a8 a8       	ldd	r10, Y+48	; 0x30
     382:	d8 88       	ldd	r13, Y+16	; 0x10
     384:	88 88       	ldd	r8, Y+16	; 0x10
     386:	50 20       	and	r5, r0
     388:	50 88       	ldd	r5, Z+16	; 0x10
     38a:	88 88       	ldd	r8, Y+16	; 0x10
     38c:	88 50       	subi	r24, 0x08	; 8
     38e:	20 20       	and	r2, r0
     390:	20 20       	and	r2, r0
     392:	f8 08       	sbc	r15, r8
     394:	10 20       	and	r1, r0
     396:	40 80       	ld	r4, Z
     398:	f8 38       	cpi	r31, 0x88	; 136
     39a:	20 20       	and	r2, r0
     39c:	20 20       	and	r2, r0
     39e:	20 38       	cpi	r18, 0x80	; 128
     3a0:	00 80       	ld	r0, Z
     3a2:	40 20       	and	r4, r0
     3a4:	10 08       	sbc	r1, r0
     3a6:	00 e0       	ldi	r16, 0x00	; 0
     3a8:	20 20       	and	r2, r0
     3aa:	20 20       	and	r2, r0
     3ac:	20 e0       	ldi	r18, 0x00	; 0
     3ae:	20 50       	subi	r18, 0x00	; 0
     3b0:	88 00       	.word	0x0088	; ????
	...
     3ba:	00 f8       	bld	r0, 0
     3bc:	40 20       	and	r4, r0
     3be:	10 00       	.word	0x0010	; ????
     3c0:	00 00       	nop
     3c2:	00 00       	nop
     3c4:	00 70       	andi	r16, 0x00	; 0
     3c6:	08 78       	andi	r16, 0x88	; 136
     3c8:	88 78       	andi	r24, 0x88	; 136
     3ca:	80 80       	ld	r8, Z
     3cc:	b0 c8       	rjmp	.-3744   	; 0xfffff52e <__eeprom_end+0xff7ef52e>
     3ce:	88 88       	ldd	r8, Y+16	; 0x10
     3d0:	f0 00       	.word	0x00f0	; ????
     3d2:	00 70       	andi	r16, 0x00	; 0
     3d4:	80 80       	ld	r8, Z
     3d6:	88 70       	andi	r24, 0x08	; 8
     3d8:	08 08       	sbc	r0, r8
     3da:	68 98       	cbi	0x0d, 0	; 13
     3dc:	88 88       	ldd	r8, Y+16	; 0x10
     3de:	78 00       	.word	0x0078	; ????
     3e0:	00 70       	andi	r16, 0x00	; 0
     3e2:	88 f8       	.word	0xf888	; ????
     3e4:	80 70       	andi	r24, 0x00	; 0
     3e6:	30 48       	sbci	r19, 0x80	; 128
     3e8:	40 e0       	ldi	r20, 0x00	; 0
     3ea:	40 40       	sbci	r20, 0x00	; 0
     3ec:	40 00       	.word	0x0040	; ????
     3ee:	00 78       	andi	r16, 0x80	; 128
     3f0:	88 78       	andi	r24, 0x88	; 136
     3f2:	08 30       	cpi	r16, 0x08	; 8
     3f4:	80 80       	ld	r8, Z
     3f6:	b0 c8       	rjmp	.-3744   	; 0xfffff558 <__eeprom_end+0xff7ef558>
     3f8:	88 88       	ldd	r8, Y+16	; 0x10
     3fa:	88 20       	and	r8, r8
     3fc:	00 60       	ori	r16, 0x00	; 0
     3fe:	20 20       	and	r2, r0
     400:	20 70       	andi	r18, 0x00	; 0
     402:	10 00       	.word	0x0010	; ????
     404:	30 10       	cpse	r3, r0
     406:	10 90 60 40 	lds	r1, 0x4060
     40a:	40 48       	sbci	r20, 0x80	; 128
     40c:	50 60       	ori	r21, 0x00	; 0
     40e:	50 48       	sbci	r21, 0x80	; 128
     410:	60 20       	and	r6, r0
     412:	20 20       	and	r2, r0
     414:	20 20       	and	r2, r0
     416:	70 00       	.word	0x0070	; ????
     418:	00 d0       	rcall	.+0      	; 0x41a <__trampolines_end+0x21e>
     41a:	a8 a8       	ldd	r10, Y+48	; 0x30
     41c:	88 88       	ldd	r8, Y+16	; 0x10
     41e:	00 00       	nop
     420:	b0 c8       	rjmp	.-3744   	; 0xfffff582 <__eeprom_end+0xff7ef582>
     422:	88 88       	ldd	r8, Y+16	; 0x10
     424:	88 00       	.word	0x0088	; ????
     426:	00 70       	andi	r16, 0x00	; 0
     428:	88 88       	ldd	r8, Y+16	; 0x10
     42a:	88 70       	andi	r24, 0x08	; 8
     42c:	00 00       	nop
     42e:	f0 88       	ldd	r15, Z+16	; 0x10
     430:	f0 80       	ld	r15, Z
     432:	80 00       	.word	0x0080	; ????
     434:	00 68       	ori	r16, 0x80	; 128
     436:	98 78       	andi	r25, 0x88	; 136
     438:	08 08       	sbc	r0, r8
     43a:	00 00       	nop
     43c:	b0 c8       	rjmp	.-3744   	; 0xfffff59e <__eeprom_end+0xff7ef59e>
     43e:	80 80       	ld	r8, Z
     440:	80 00       	.word	0x0080	; ????
     442:	00 70       	andi	r16, 0x00	; 0
     444:	80 70       	andi	r24, 0x00	; 0
     446:	08 f0       	brcs	.+2      	; 0x44a <__trampolines_end+0x24e>
     448:	40 40       	sbci	r20, 0x00	; 0
     44a:	e0 40       	sbci	r30, 0x00	; 0
     44c:	40 48       	sbci	r20, 0x80	; 128
     44e:	30 00       	.word	0x0030	; ????
     450:	00 88       	ldd	r0, Z+16	; 0x10
     452:	88 88       	ldd	r8, Y+16	; 0x10
     454:	98 68       	ori	r25, 0x88	; 136
     456:	00 00       	nop
     458:	88 88       	ldd	r8, Y+16	; 0x10
     45a:	88 50       	subi	r24, 0x08	; 8
     45c:	20 00       	.word	0x0020	; ????
     45e:	00 88       	ldd	r0, Z+16	; 0x10
     460:	88 a8       	ldd	r8, Y+48	; 0x30
     462:	a8 50       	subi	r26, 0x08	; 8
     464:	00 00       	nop
     466:	88 50       	subi	r24, 0x08	; 8
     468:	20 50       	subi	r18, 0x00	; 0
     46a:	88 00       	.word	0x0088	; ????
     46c:	00 88       	ldd	r0, Z+16	; 0x10
     46e:	88 78       	andi	r24, 0x88	; 136
     470:	08 70       	andi	r16, 0x08	; 8
     472:	00 00       	nop
     474:	f8 10       	cpse	r15, r8
     476:	20 40       	sbci	r18, 0x00	; 0
     478:	f8 10       	cpse	r15, r8
     47a:	20 20       	and	r2, r0
     47c:	40 20       	and	r4, r0
     47e:	20 10       	cpse	r2, r0
     480:	20 20       	and	r2, r0
     482:	20 20       	and	r2, r0
     484:	20 20       	and	r2, r0
     486:	20 40       	sbci	r18, 0x00	; 0
     488:	20 20       	and	r2, r0
     48a:	10 20       	and	r1, r0
     48c:	20 40       	sbci	r18, 0x00	; 0

0000048e <__ctors_end>:
     48e:	11 24       	eor	r1, r1
     490:	1f be       	out	0x3f, r1	; 63
     492:	cf ef       	ldi	r28, 0xFF	; 255
     494:	cd bf       	out	0x3d, r28	; 61
     496:	df e5       	ldi	r29, 0x5F	; 95
     498:	de bf       	out	0x3e, r29	; 62
     49a:	00 e0       	ldi	r16, 0x00	; 0
     49c:	0c bf       	out	0x3c, r16	; 60

0000049e <__do_copy_data>:
     49e:	10 e2       	ldi	r17, 0x20	; 32
     4a0:	a0 e0       	ldi	r26, 0x00	; 0
     4a2:	b0 e2       	ldi	r27, 0x20	; 32
     4a4:	e0 ec       	ldi	r30, 0xC0	; 192
     4a6:	f8 e1       	ldi	r31, 0x18	; 24
     4a8:	00 e0       	ldi	r16, 0x00	; 0
     4aa:	0b bf       	out	0x3b, r16	; 59
     4ac:	02 c0       	rjmp	.+4      	; 0x4b2 <__do_copy_data+0x14>
     4ae:	07 90       	elpm	r0, Z+
     4b0:	0d 92       	st	X+, r0
     4b2:	ae 30       	cpi	r26, 0x0E	; 14
     4b4:	b1 07       	cpc	r27, r17
     4b6:	d9 f7       	brne	.-10     	; 0x4ae <__do_copy_data+0x10>

000004b8 <__do_clear_bss>:
     4b8:	22 e2       	ldi	r18, 0x22	; 34
     4ba:	ae e0       	ldi	r26, 0x0E	; 14
     4bc:	b0 e2       	ldi	r27, 0x20	; 32
     4be:	01 c0       	rjmp	.+2      	; 0x4c2 <.do_clear_bss_start>

000004c0 <.do_clear_bss_loop>:
     4c0:	1d 92       	st	X+, r1

000004c2 <.do_clear_bss_start>:
     4c2:	a0 31       	cpi	r26, 0x10	; 16
     4c4:	b2 07       	cpc	r27, r18
     4c6:	e1 f7       	brne	.-8      	; 0x4c0 <.do_clear_bss_loop>
     4c8:	0e 94 fe 0b 	call	0x17fc	; 0x17fc <main>
     4cc:	0c 94 5e 0c 	jmp	0x18bc	; 0x18bc <_exit>

000004d0 <__bad_interrupt>:
     4d0:	97 cd       	rjmp	.-1234   	; 0x0 <__vectors>

000004d2 <st7565r_init>:
 * Call this function to initialize the hardware interface and the LCD
 * controller. When initialization is done the display is turned on and ready
 * to receive data.
 */
void st7565r_init(void)
{
     4d2:	bf 92       	push	r11
     4d4:	cf 92       	push	r12
     4d6:	df 92       	push	r13
     4d8:	ef 92       	push	r14
     4da:	ff 92       	push	r15
     4dc:	0f 93       	push	r16
     4de:	1f 93       	push	r17
     4e0:	cf 93       	push	r28
     4e2:	df 93       	push	r29
     4e4:	1f 92       	push	r1
     4e6:	cd b7       	in	r28, 0x3d	; 61
     4e8:	de b7       	in	r29, 0x3e	; 62
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
     4ea:	88 e0       	ldi	r24, 0x08	; 8
     4ec:	e0 e0       	ldi	r30, 0x00	; 0
     4ee:	f6 e0       	ldi	r31, 0x06	; 6
     4f0:	86 83       	std	Z+6, r24	; 0x06
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
     4f2:	85 83       	std	Z+5, r24	; 0x05
	spi_flags_t spi_flags = SPI_MODE_3;
	board_spi_select_id_t spi_select_id = 0;
#endif

#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {
     4f4:	0f 2e       	mov	r0, r31
     4f6:	fb e2       	ldi	r31, 0x2B	; 43
     4f8:	bf 2e       	mov	r11, r31
     4fa:	f0 2d       	mov	r31, r0
     4fc:	b9 82       	std	Y+1, r11	; 0x01
		.id = ST7565R_CS_PIN,
	};
	usart_spi_init(ST7565R_USART_SPI);
     4fe:	80 ea       	ldi	r24, 0xA0	; 160
     500:	99 e0       	ldi	r25, 0x09	; 9
     502:	0e 94 a8 0a 	call	0x1550	; 0x1550 <usart_spi_init>
	usart_spi_setup_device(ST7565R_USART_SPI, &device, spi_flags,
     506:	c1 2c       	mov	r12, r1
     508:	d1 2c       	mov	r13, r1
     50a:	76 01       	movw	r14, r12
     50c:	00 e4       	ldi	r16, 0x40	; 64
     50e:	12 e4       	ldi	r17, 0x42	; 66
     510:	2f e0       	ldi	r18, 0x0F	; 15
     512:	30 e0       	ldi	r19, 0x00	; 0
     514:	43 e0       	ldi	r20, 0x03	; 3
     516:	be 01       	movw	r22, r28
     518:	6f 5f       	subi	r22, 0xFF	; 255
     51a:	7f 4f       	sbci	r23, 0xFF	; 255
     51c:	80 ea       	ldi	r24, 0xA0	; 160
     51e:	99 e0       	ldi	r25, 0x09	; 9
     520:	0e 94 d7 0a 	call	0x15ae	; 0x15ae <usart_spi_setup_device>
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
     524:	00 e6       	ldi	r16, 0x60	; 96
     526:	16 e0       	ldi	r17, 0x06	; 6
     528:	ff 24       	eor	r15, r15
     52a:	f3 94       	inc	r15
     52c:	f8 01       	movw	r30, r16
     52e:	f6 82       	std	Z+6, r15	; 0x06
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     530:	b9 82       	std	Y+1, r11	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     532:	be 01       	movw	r22, r28
     534:	6f 5f       	subi	r22, 0xFF	; 255
     536:	7f 4f       	sbci	r23, 0xFF	; 255
     538:	80 ea       	ldi	r24, 0xA0	; 160
     53a:	99 e0       	ldi	r25, 0x09	; 9
     53c:	0e 94 f1 0a 	call	0x15e2	; 0x15e2 <usart_spi_select_device>
     540:	f8 01       	movw	r30, r16
     542:	f6 82       	std	Z+6, r15	; 0x06
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     544:	e0 ea       	ldi	r30, 0xA0	; 160
     546:	f9 e0       	ldi	r31, 0x09	; 9
     548:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     54a:	85 ff       	sbrs	r24, 5
     54c:	fd cf       	rjmp	.-6      	; 0x548 <st7565r_init+0x76>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     54e:	80 ea       	ldi	r24, 0xA0	; 160
     550:	80 93 a0 09 	sts	0x09A0, r24
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     554:	e0 ea       	ldi	r30, 0xA0	; 160
     556:	f9 e0       	ldi	r31, 0x09	; 9
     558:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     55a:	86 ff       	sbrs	r24, 6
     55c:	fd cf       	rjmp	.-6      	; 0x558 <st7565r_init+0x86>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     55e:	e0 ea       	ldi	r30, 0xA0	; 160
     560:	f9 e0       	ldi	r31, 0x09	; 9
     562:	80 e4       	ldi	r24, 0x40	; 64
     564:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     566:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     568:	be 01       	movw	r22, r28
     56a:	6f 5f       	subi	r22, 0xFF	; 255
     56c:	7f 4f       	sbci	r23, 0xFF	; 255
     56e:	80 ea       	ldi	r24, 0xA0	; 160
     570:	99 e0       	ldi	r25, 0x09	; 9
     572:	0e 94 07 0b 	call	0x160e	; 0x160e <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     576:	8b e2       	ldi	r24, 0x2B	; 43
     578:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     57a:	be 01       	movw	r22, r28
     57c:	6f 5f       	subi	r22, 0xFF	; 255
     57e:	7f 4f       	sbci	r23, 0xFF	; 255
     580:	80 ea       	ldi	r24, 0xA0	; 160
     582:	99 e0       	ldi	r25, 0x09	; 9
     584:	0e 94 f1 0a 	call	0x15e2	; 0x15e2 <usart_spi_select_device>
     588:	81 e0       	ldi	r24, 0x01	; 1
     58a:	e0 e6       	ldi	r30, 0x60	; 96
     58c:	f6 e0       	ldi	r31, 0x06	; 6
     58e:	86 83       	std	Z+6, r24	; 0x06
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     590:	e0 ea       	ldi	r30, 0xA0	; 160
     592:	f9 e0       	ldi	r31, 0x09	; 9
     594:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     596:	85 ff       	sbrs	r24, 5
     598:	fd cf       	rjmp	.-6      	; 0x594 <st7565r_init+0xc2>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     59a:	86 ea       	ldi	r24, 0xA6	; 166
     59c:	80 93 a0 09 	sts	0x09A0, r24
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     5a0:	e0 ea       	ldi	r30, 0xA0	; 160
     5a2:	f9 e0       	ldi	r31, 0x09	; 9
     5a4:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     5a6:	86 ff       	sbrs	r24, 6
     5a8:	fd cf       	rjmp	.-6      	; 0x5a4 <st7565r_init+0xd2>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     5aa:	e0 ea       	ldi	r30, 0xA0	; 160
     5ac:	f9 e0       	ldi	r31, 0x09	; 9
     5ae:	80 e4       	ldi	r24, 0x40	; 64
     5b0:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     5b2:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     5b4:	be 01       	movw	r22, r28
     5b6:	6f 5f       	subi	r22, 0xFF	; 255
     5b8:	7f 4f       	sbci	r23, 0xFF	; 255
     5ba:	80 ea       	ldi	r24, 0xA0	; 160
     5bc:	99 e0       	ldi	r25, 0x09	; 9
     5be:	0e 94 07 0b 	call	0x160e	; 0x160e <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     5c2:	8b e2       	ldi	r24, 0x2B	; 43
     5c4:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     5c6:	be 01       	movw	r22, r28
     5c8:	6f 5f       	subi	r22, 0xFF	; 255
     5ca:	7f 4f       	sbci	r23, 0xFF	; 255
     5cc:	80 ea       	ldi	r24, 0xA0	; 160
     5ce:	99 e0       	ldi	r25, 0x09	; 9
     5d0:	0e 94 f1 0a 	call	0x15e2	; 0x15e2 <usart_spi_select_device>
     5d4:	81 e0       	ldi	r24, 0x01	; 1
     5d6:	e0 e6       	ldi	r30, 0x60	; 96
     5d8:	f6 e0       	ldi	r31, 0x06	; 6
     5da:	86 83       	std	Z+6, r24	; 0x06
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     5dc:	e0 ea       	ldi	r30, 0xA0	; 160
     5de:	f9 e0       	ldi	r31, 0x09	; 9
     5e0:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     5e2:	85 ff       	sbrs	r24, 5
     5e4:	fd cf       	rjmp	.-6      	; 0x5e0 <st7565r_init+0x10e>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     5e6:	88 ec       	ldi	r24, 0xC8	; 200
     5e8:	80 93 a0 09 	sts	0x09A0, r24
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     5ec:	e0 ea       	ldi	r30, 0xA0	; 160
     5ee:	f9 e0       	ldi	r31, 0x09	; 9
     5f0:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     5f2:	86 ff       	sbrs	r24, 6
     5f4:	fd cf       	rjmp	.-6      	; 0x5f0 <st7565r_init+0x11e>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     5f6:	e0 ea       	ldi	r30, 0xA0	; 160
     5f8:	f9 e0       	ldi	r31, 0x09	; 9
     5fa:	80 e4       	ldi	r24, 0x40	; 64
     5fc:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     5fe:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     600:	be 01       	movw	r22, r28
     602:	6f 5f       	subi	r22, 0xFF	; 255
     604:	7f 4f       	sbci	r23, 0xFF	; 255
     606:	80 ea       	ldi	r24, 0xA0	; 160
     608:	99 e0       	ldi	r25, 0x09	; 9
     60a:	0e 94 07 0b 	call	0x160e	; 0x160e <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     60e:	8b e2       	ldi	r24, 0x2B	; 43
     610:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     612:	be 01       	movw	r22, r28
     614:	6f 5f       	subi	r22, 0xFF	; 255
     616:	7f 4f       	sbci	r23, 0xFF	; 255
     618:	80 ea       	ldi	r24, 0xA0	; 160
     61a:	99 e0       	ldi	r25, 0x09	; 9
     61c:	e2 d7       	rcall	.+4036   	; 0x15e2 <usart_spi_select_device>
     61e:	81 e0       	ldi	r24, 0x01	; 1
     620:	e0 e6       	ldi	r30, 0x60	; 96
     622:	f6 e0       	ldi	r31, 0x06	; 6
     624:	86 83       	std	Z+6, r24	; 0x06
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     626:	e0 ea       	ldi	r30, 0xA0	; 160
     628:	f9 e0       	ldi	r31, 0x09	; 9
     62a:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     62c:	85 ff       	sbrs	r24, 5
     62e:	fd cf       	rjmp	.-6      	; 0x62a <st7565r_init+0x158>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     630:	82 ea       	ldi	r24, 0xA2	; 162
     632:	80 93 a0 09 	sts	0x09A0, r24
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     636:	e0 ea       	ldi	r30, 0xA0	; 160
     638:	f9 e0       	ldi	r31, 0x09	; 9
     63a:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     63c:	86 ff       	sbrs	r24, 6
     63e:	fd cf       	rjmp	.-6      	; 0x63a <st7565r_init+0x168>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     640:	e0 ea       	ldi	r30, 0xA0	; 160
     642:	f9 e0       	ldi	r31, 0x09	; 9
     644:	80 e4       	ldi	r24, 0x40	; 64
     646:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     648:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     64a:	be 01       	movw	r22, r28
     64c:	6f 5f       	subi	r22, 0xFF	; 255
     64e:	7f 4f       	sbci	r23, 0xFF	; 255
     650:	80 ea       	ldi	r24, 0xA0	; 160
     652:	99 e0       	ldi	r25, 0x09	; 9
     654:	dc d7       	rcall	.+4024   	; 0x160e <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     656:	8b e2       	ldi	r24, 0x2B	; 43
     658:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     65a:	be 01       	movw	r22, r28
     65c:	6f 5f       	subi	r22, 0xFF	; 255
     65e:	7f 4f       	sbci	r23, 0xFF	; 255
     660:	80 ea       	ldi	r24, 0xA0	; 160
     662:	99 e0       	ldi	r25, 0x09	; 9
     664:	be d7       	rcall	.+3964   	; 0x15e2 <usart_spi_select_device>
     666:	81 e0       	ldi	r24, 0x01	; 1
     668:	e0 e6       	ldi	r30, 0x60	; 96
     66a:	f6 e0       	ldi	r31, 0x06	; 6
     66c:	86 83       	std	Z+6, r24	; 0x06
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     66e:	e0 ea       	ldi	r30, 0xA0	; 160
     670:	f9 e0       	ldi	r31, 0x09	; 9
     672:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     674:	85 ff       	sbrs	r24, 5
     676:	fd cf       	rjmp	.-6      	; 0x672 <st7565r_init+0x1a0>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     678:	8f e2       	ldi	r24, 0x2F	; 47
     67a:	80 93 a0 09 	sts	0x09A0, r24
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     67e:	e0 ea       	ldi	r30, 0xA0	; 160
     680:	f9 e0       	ldi	r31, 0x09	; 9
     682:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     684:	86 ff       	sbrs	r24, 6
     686:	fd cf       	rjmp	.-6      	; 0x682 <st7565r_init+0x1b0>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     688:	e0 ea       	ldi	r30, 0xA0	; 160
     68a:	f9 e0       	ldi	r31, 0x09	; 9
     68c:	80 e4       	ldi	r24, 0x40	; 64
     68e:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     690:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     692:	be 01       	movw	r22, r28
     694:	6f 5f       	subi	r22, 0xFF	; 255
     696:	7f 4f       	sbci	r23, 0xFF	; 255
     698:	80 ea       	ldi	r24, 0xA0	; 160
     69a:	99 e0       	ldi	r25, 0x09	; 9
     69c:	b8 d7       	rcall	.+3952   	; 0x160e <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     69e:	8b e2       	ldi	r24, 0x2B	; 43
     6a0:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     6a2:	be 01       	movw	r22, r28
     6a4:	6f 5f       	subi	r22, 0xFF	; 255
     6a6:	7f 4f       	sbci	r23, 0xFF	; 255
     6a8:	80 ea       	ldi	r24, 0xA0	; 160
     6aa:	99 e0       	ldi	r25, 0x09	; 9
     6ac:	9a d7       	rcall	.+3892   	; 0x15e2 <usart_spi_select_device>
     6ae:	81 e0       	ldi	r24, 0x01	; 1
     6b0:	e0 e6       	ldi	r30, 0x60	; 96
     6b2:	f6 e0       	ldi	r31, 0x06	; 6
     6b4:	86 83       	std	Z+6, r24	; 0x06
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     6b6:	e0 ea       	ldi	r30, 0xA0	; 160
     6b8:	f9 e0       	ldi	r31, 0x09	; 9
     6ba:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     6bc:	85 ff       	sbrs	r24, 5
     6be:	fd cf       	rjmp	.-6      	; 0x6ba <st7565r_init+0x1e8>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     6c0:	88 ef       	ldi	r24, 0xF8	; 248
     6c2:	80 93 a0 09 	sts	0x09A0, r24
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     6c6:	e0 ea       	ldi	r30, 0xA0	; 160
     6c8:	f9 e0       	ldi	r31, 0x09	; 9
     6ca:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     6cc:	86 ff       	sbrs	r24, 6
     6ce:	fd cf       	rjmp	.-6      	; 0x6ca <st7565r_init+0x1f8>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     6d0:	e0 ea       	ldi	r30, 0xA0	; 160
     6d2:	f9 e0       	ldi	r31, 0x09	; 9
     6d4:	80 e4       	ldi	r24, 0x40	; 64
     6d6:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     6d8:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     6da:	be 01       	movw	r22, r28
     6dc:	6f 5f       	subi	r22, 0xFF	; 255
     6de:	7f 4f       	sbci	r23, 0xFF	; 255
     6e0:	80 ea       	ldi	r24, 0xA0	; 160
     6e2:	99 e0       	ldi	r25, 0x09	; 9
     6e4:	94 d7       	rcall	.+3880   	; 0x160e <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     6e6:	8b e2       	ldi	r24, 0x2B	; 43
     6e8:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     6ea:	be 01       	movw	r22, r28
     6ec:	6f 5f       	subi	r22, 0xFF	; 255
     6ee:	7f 4f       	sbci	r23, 0xFF	; 255
     6f0:	80 ea       	ldi	r24, 0xA0	; 160
     6f2:	99 e0       	ldi	r25, 0x09	; 9
     6f4:	76 d7       	rcall	.+3820   	; 0x15e2 <usart_spi_select_device>
     6f6:	81 e0       	ldi	r24, 0x01	; 1
     6f8:	e0 e6       	ldi	r30, 0x60	; 96
     6fa:	f6 e0       	ldi	r31, 0x06	; 6
     6fc:	86 83       	std	Z+6, r24	; 0x06
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     6fe:	e0 ea       	ldi	r30, 0xA0	; 160
     700:	f9 e0       	ldi	r31, 0x09	; 9
     702:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     704:	85 ff       	sbrs	r24, 5
     706:	fd cf       	rjmp	.-6      	; 0x702 <st7565r_init+0x230>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     708:	10 92 a0 09 	sts	0x09A0, r1
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     70c:	e0 ea       	ldi	r30, 0xA0	; 160
     70e:	f9 e0       	ldi	r31, 0x09	; 9
     710:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     712:	86 ff       	sbrs	r24, 6
     714:	fd cf       	rjmp	.-6      	; 0x710 <st7565r_init+0x23e>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     716:	e0 ea       	ldi	r30, 0xA0	; 160
     718:	f9 e0       	ldi	r31, 0x09	; 9
     71a:	80 e4       	ldi	r24, 0x40	; 64
     71c:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     71e:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     720:	be 01       	movw	r22, r28
     722:	6f 5f       	subi	r22, 0xFF	; 255
     724:	7f 4f       	sbci	r23, 0xFF	; 255
     726:	80 ea       	ldi	r24, 0xA0	; 160
     728:	99 e0       	ldi	r25, 0x09	; 9
     72a:	71 d7       	rcall	.+3810   	; 0x160e <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     72c:	8b e2       	ldi	r24, 0x2B	; 43
     72e:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     730:	be 01       	movw	r22, r28
     732:	6f 5f       	subi	r22, 0xFF	; 255
     734:	7f 4f       	sbci	r23, 0xFF	; 255
     736:	80 ea       	ldi	r24, 0xA0	; 160
     738:	99 e0       	ldi	r25, 0x09	; 9
     73a:	53 d7       	rcall	.+3750   	; 0x15e2 <usart_spi_select_device>
     73c:	81 e0       	ldi	r24, 0x01	; 1
     73e:	e0 e6       	ldi	r30, 0x60	; 96
     740:	f6 e0       	ldi	r31, 0x06	; 6
     742:	86 83       	std	Z+6, r24	; 0x06
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     744:	e0 ea       	ldi	r30, 0xA0	; 160
     746:	f9 e0       	ldi	r31, 0x09	; 9
     748:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     74a:	85 ff       	sbrs	r24, 5
     74c:	fd cf       	rjmp	.-6      	; 0x748 <st7565r_init+0x276>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     74e:	81 e2       	ldi	r24, 0x21	; 33
     750:	80 93 a0 09 	sts	0x09A0, r24
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     754:	e0 ea       	ldi	r30, 0xA0	; 160
     756:	f9 e0       	ldi	r31, 0x09	; 9
     758:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     75a:	86 ff       	sbrs	r24, 6
     75c:	fd cf       	rjmp	.-6      	; 0x758 <st7565r_init+0x286>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     75e:	e0 ea       	ldi	r30, 0xA0	; 160
     760:	f9 e0       	ldi	r31, 0x09	; 9
     762:	80 e4       	ldi	r24, 0x40	; 64
     764:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     766:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     768:	be 01       	movw	r22, r28
     76a:	6f 5f       	subi	r22, 0xFF	; 255
     76c:	7f 4f       	sbci	r23, 0xFF	; 255
     76e:	80 ea       	ldi	r24, 0xA0	; 160
     770:	99 e0       	ldi	r25, 0x09	; 9
     772:	4d d7       	rcall	.+3738   	; 0x160e <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     774:	8b e2       	ldi	r24, 0x2B	; 43
     776:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     778:	be 01       	movw	r22, r28
     77a:	6f 5f       	subi	r22, 0xFF	; 255
     77c:	7f 4f       	sbci	r23, 0xFF	; 255
     77e:	80 ea       	ldi	r24, 0xA0	; 160
     780:	99 e0       	ldi	r25, 0x09	; 9
     782:	2f d7       	rcall	.+3678   	; 0x15e2 <usart_spi_select_device>
     784:	81 e0       	ldi	r24, 0x01	; 1
     786:	e0 e6       	ldi	r30, 0x60	; 96
     788:	f6 e0       	ldi	r31, 0x06	; 6
     78a:	86 83       	std	Z+6, r24	; 0x06
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     78c:	e0 ea       	ldi	r30, 0xA0	; 160
     78e:	f9 e0       	ldi	r31, 0x09	; 9
     790:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     792:	85 ff       	sbrs	r24, 5
     794:	fd cf       	rjmp	.-6      	; 0x790 <st7565r_init+0x2be>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     796:	81 e8       	ldi	r24, 0x81	; 129
     798:	80 93 a0 09 	sts	0x09A0, r24
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     79c:	e0 ea       	ldi	r30, 0xA0	; 160
     79e:	f9 e0       	ldi	r31, 0x09	; 9
     7a0:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     7a2:	86 ff       	sbrs	r24, 6
     7a4:	fd cf       	rjmp	.-6      	; 0x7a0 <st7565r_init+0x2ce>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     7a6:	e0 ea       	ldi	r30, 0xA0	; 160
     7a8:	f9 e0       	ldi	r31, 0x09	; 9
     7aa:	80 e4       	ldi	r24, 0x40	; 64
     7ac:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     7ae:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     7b0:	be 01       	movw	r22, r28
     7b2:	6f 5f       	subi	r22, 0xFF	; 255
     7b4:	7f 4f       	sbci	r23, 0xFF	; 255
     7b6:	80 ea       	ldi	r24, 0xA0	; 160
     7b8:	99 e0       	ldi	r25, 0x09	; 9
     7ba:	29 d7       	rcall	.+3666   	; 0x160e <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     7bc:	8b e2       	ldi	r24, 0x2B	; 43
     7be:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     7c0:	be 01       	movw	r22, r28
     7c2:	6f 5f       	subi	r22, 0xFF	; 255
     7c4:	7f 4f       	sbci	r23, 0xFF	; 255
     7c6:	80 ea       	ldi	r24, 0xA0	; 160
     7c8:	99 e0       	ldi	r25, 0x09	; 9
     7ca:	0b d7       	rcall	.+3606   	; 0x15e2 <usart_spi_select_device>
     7cc:	81 e0       	ldi	r24, 0x01	; 1
     7ce:	e0 e6       	ldi	r30, 0x60	; 96
     7d0:	f6 e0       	ldi	r31, 0x06	; 6
     7d2:	86 83       	std	Z+6, r24	; 0x06
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     7d4:	e0 ea       	ldi	r30, 0xA0	; 160
     7d6:	f9 e0       	ldi	r31, 0x09	; 9
     7d8:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     7da:	85 ff       	sbrs	r24, 5
     7dc:	fd cf       	rjmp	.-6      	; 0x7d8 <st7565r_init+0x306>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     7de:	81 e2       	ldi	r24, 0x21	; 33
     7e0:	80 93 a0 09 	sts	0x09A0, r24
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     7e4:	e0 ea       	ldi	r30, 0xA0	; 160
     7e6:	f9 e0       	ldi	r31, 0x09	; 9
     7e8:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     7ea:	86 ff       	sbrs	r24, 6
     7ec:	fd cf       	rjmp	.-6      	; 0x7e8 <st7565r_init+0x316>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     7ee:	e0 ea       	ldi	r30, 0xA0	; 160
     7f0:	f9 e0       	ldi	r31, 0x09	; 9
     7f2:	80 e4       	ldi	r24, 0x40	; 64
     7f4:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     7f6:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     7f8:	be 01       	movw	r22, r28
     7fa:	6f 5f       	subi	r22, 0xFF	; 255
     7fc:	7f 4f       	sbci	r23, 0xFF	; 255
     7fe:	80 ea       	ldi	r24, 0xA0	; 160
     800:	99 e0       	ldi	r25, 0x09	; 9
     802:	05 d7       	rcall	.+3594   	; 0x160e <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     804:	8b e2       	ldi	r24, 0x2B	; 43
     806:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     808:	be 01       	movw	r22, r28
     80a:	6f 5f       	subi	r22, 0xFF	; 255
     80c:	7f 4f       	sbci	r23, 0xFF	; 255
     80e:	80 ea       	ldi	r24, 0xA0	; 160
     810:	99 e0       	ldi	r25, 0x09	; 9
     812:	e7 d6       	rcall	.+3534   	; 0x15e2 <usart_spi_select_device>
     814:	81 e0       	ldi	r24, 0x01	; 1
     816:	e0 e6       	ldi	r30, 0x60	; 96
     818:	f6 e0       	ldi	r31, 0x06	; 6
     81a:	86 83       	std	Z+6, r24	; 0x06
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     81c:	e0 ea       	ldi	r30, 0xA0	; 160
     81e:	f9 e0       	ldi	r31, 0x09	; 9
     820:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     822:	85 ff       	sbrs	r24, 5
     824:	fd cf       	rjmp	.-6      	; 0x820 <st7565r_init+0x34e>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     826:	8f ea       	ldi	r24, 0xAF	; 175
     828:	80 93 a0 09 	sts	0x09A0, r24
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     82c:	e0 ea       	ldi	r30, 0xA0	; 160
     82e:	f9 e0       	ldi	r31, 0x09	; 9
     830:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     832:	86 ff       	sbrs	r24, 6
     834:	fd cf       	rjmp	.-6      	; 0x830 <st7565r_init+0x35e>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     836:	e0 ea       	ldi	r30, 0xA0	; 160
     838:	f9 e0       	ldi	r31, 0x09	; 9
     83a:	80 e4       	ldi	r24, 0x40	; 64
     83c:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     83e:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     840:	be 01       	movw	r22, r28
     842:	6f 5f       	subi	r22, 0xFF	; 255
     844:	7f 4f       	sbci	r23, 0xFF	; 255
     846:	80 ea       	ldi	r24, 0xA0	; 160
     848:	99 e0       	ldi	r25, 0x09	; 9
     84a:	e1 d6       	rcall	.+3522   	; 0x160e <usart_spi_deselect_device>
	is set to the defined min*/
	st7565r_set_contrast(ST7565R_DISPLAY_CONTRAST_MIN);

	// Turn on the display
	st7565r_display_on();
}
     84c:	0f 90       	pop	r0
     84e:	df 91       	pop	r29
     850:	cf 91       	pop	r28
     852:	1f 91       	pop	r17
     854:	0f 91       	pop	r16
     856:	ff 90       	pop	r15
     858:	ef 90       	pop	r14
     85a:	df 90       	pop	r13
     85c:	cf 90       	pop	r12
     85e:	bf 90       	pop	r11
     860:	08 95       	ret

00000862 <gfx_mono_st7565r_put_byte>:
	gfx_mono_st7565r_put_byte(0, 0, 0xFF);
\endcode
 */
void gfx_mono_st7565r_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
     862:	ff 92       	push	r15
     864:	0f 93       	push	r16
     866:	1f 93       	push	r17
     868:	cf 93       	push	r28
     86a:	df 93       	push	r29
     86c:	1f 92       	push	r1
     86e:	cd b7       	in	r28, 0x3d	; 61
     870:	de b7       	in	r29, 0x3e	; 62
     872:	f8 2e       	mov	r15, r24
     874:	06 2f       	mov	r16, r22
     876:	14 2f       	mov	r17, r20
#ifdef CONFIG_ST7565R_FRAMEBUFFER
	gfx_mono_framebuffer_put_byte(page, column, data);
     878:	29 d1       	rcall	.+594    	; 0xacc <gfx_mono_framebuffer_put_byte>
 * \param address the page address
 */
static inline void st7565r_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
     87a:	8f 2d       	mov	r24, r15
     87c:	8f 70       	andi	r24, 0x0F	; 15
	st7565r_write_command(ST7565R_CMD_PAGE_ADDRESS_SET(address));
     87e:	80 6b       	ori	r24, 0xB0	; 176
     880:	f8 2e       	mov	r15, r24
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     882:	8b e2       	ldi	r24, 0x2B	; 43
     884:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     886:	be 01       	movw	r22, r28
     888:	6f 5f       	subi	r22, 0xFF	; 255
     88a:	7f 4f       	sbci	r23, 0xFF	; 255
     88c:	80 ea       	ldi	r24, 0xA0	; 160
     88e:	99 e0       	ldi	r25, 0x09	; 9
     890:	a8 d6       	rcall	.+3408   	; 0x15e2 <usart_spi_select_device>
     892:	81 e0       	ldi	r24, 0x01	; 1
     894:	e0 e6       	ldi	r30, 0x60	; 96
     896:	f6 e0       	ldi	r31, 0x06	; 6
     898:	86 83       	std	Z+6, r24	; 0x06
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     89a:	e0 ea       	ldi	r30, 0xA0	; 160
     89c:	f9 e0       	ldi	r31, 0x09	; 9
     89e:	91 81       	ldd	r25, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     8a0:	95 ff       	sbrs	r25, 5
     8a2:	fd cf       	rjmp	.-6      	; 0x89e <gfx_mono_st7565r_put_byte+0x3c>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     8a4:	f0 92 a0 09 	sts	0x09A0, r15
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     8a8:	e0 ea       	ldi	r30, 0xA0	; 160
     8aa:	f9 e0       	ldi	r31, 0x09	; 9
     8ac:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     8ae:	86 ff       	sbrs	r24, 6
     8b0:	fd cf       	rjmp	.-6      	; 0x8ac <gfx_mono_st7565r_put_byte+0x4a>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     8b2:	e0 ea       	ldi	r30, 0xA0	; 160
     8b4:	f9 e0       	ldi	r31, 0x09	; 9
     8b6:	80 e4       	ldi	r24, 0x40	; 64
     8b8:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     8ba:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     8bc:	be 01       	movw	r22, r28
     8be:	6f 5f       	subi	r22, 0xFF	; 255
     8c0:	7f 4f       	sbci	r23, 0xFF	; 255
     8c2:	80 ea       	ldi	r24, 0xA0	; 160
     8c4:	99 e0       	ldi	r25, 0x09	; 9
     8c6:	a3 d6       	rcall	.+3398   	; 0x160e <usart_spi_deselect_device>
 * \param address the column address
 */
static inline void st7565r_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
     8c8:	80 2f       	mov	r24, r16
     8ca:	8f 77       	andi	r24, 0x7F	; 127
	st7565r_write_command(ST7565R_CMD_COLUMN_ADDRESS_SET_MSB(address >> 4));
     8cc:	82 95       	swap	r24
     8ce:	8f 70       	andi	r24, 0x0F	; 15
     8d0:	80 61       	ori	r24, 0x10	; 16
     8d2:	f8 2e       	mov	r15, r24
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     8d4:	8b e2       	ldi	r24, 0x2B	; 43
     8d6:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     8d8:	be 01       	movw	r22, r28
     8da:	6f 5f       	subi	r22, 0xFF	; 255
     8dc:	7f 4f       	sbci	r23, 0xFF	; 255
     8de:	80 ea       	ldi	r24, 0xA0	; 160
     8e0:	99 e0       	ldi	r25, 0x09	; 9
     8e2:	7f d6       	rcall	.+3326   	; 0x15e2 <usart_spi_select_device>
     8e4:	81 e0       	ldi	r24, 0x01	; 1
     8e6:	e0 e6       	ldi	r30, 0x60	; 96
     8e8:	f6 e0       	ldi	r31, 0x06	; 6
     8ea:	86 83       	std	Z+6, r24	; 0x06
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     8ec:	e0 ea       	ldi	r30, 0xA0	; 160
     8ee:	f9 e0       	ldi	r31, 0x09	; 9
     8f0:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     8f2:	85 ff       	sbrs	r24, 5
     8f4:	fd cf       	rjmp	.-6      	; 0x8f0 <gfx_mono_st7565r_put_byte+0x8e>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     8f6:	f0 92 a0 09 	sts	0x09A0, r15
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     8fa:	e0 ea       	ldi	r30, 0xA0	; 160
     8fc:	f9 e0       	ldi	r31, 0x09	; 9
     8fe:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     900:	86 ff       	sbrs	r24, 6
     902:	fd cf       	rjmp	.-6      	; 0x8fe <gfx_mono_st7565r_put_byte+0x9c>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     904:	e0 ea       	ldi	r30, 0xA0	; 160
     906:	f9 e0       	ldi	r31, 0x09	; 9
     908:	80 e4       	ldi	r24, 0x40	; 64
     90a:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     90c:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     90e:	be 01       	movw	r22, r28
     910:	6f 5f       	subi	r22, 0xFF	; 255
     912:	7f 4f       	sbci	r23, 0xFF	; 255
     914:	80 ea       	ldi	r24, 0xA0	; 160
     916:	99 e0       	ldi	r25, 0x09	; 9
     918:	7a d6       	rcall	.+3316   	; 0x160e <usart_spi_deselect_device>
static inline void st7565r_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	st7565r_write_command(ST7565R_CMD_COLUMN_ADDRESS_SET_MSB(address >> 4));
	st7565r_write_command(ST7565R_CMD_COLUMN_ADDRESS_SET_LSB(address & 0x0F));
     91a:	0f 70       	andi	r16, 0x0F	; 15
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     91c:	8b e2       	ldi	r24, 0x2B	; 43
     91e:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     920:	be 01       	movw	r22, r28
     922:	6f 5f       	subi	r22, 0xFF	; 255
     924:	7f 4f       	sbci	r23, 0xFF	; 255
     926:	80 ea       	ldi	r24, 0xA0	; 160
     928:	99 e0       	ldi	r25, 0x09	; 9
     92a:	5b d6       	rcall	.+3254   	; 0x15e2 <usart_spi_select_device>
     92c:	81 e0       	ldi	r24, 0x01	; 1
     92e:	e0 e6       	ldi	r30, 0x60	; 96
     930:	f6 e0       	ldi	r31, 0x06	; 6
     932:	86 83       	std	Z+6, r24	; 0x06
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     934:	e0 ea       	ldi	r30, 0xA0	; 160
     936:	f9 e0       	ldi	r31, 0x09	; 9
     938:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     93a:	85 ff       	sbrs	r24, 5
     93c:	fd cf       	rjmp	.-6      	; 0x938 <gfx_mono_st7565r_put_byte+0xd6>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     93e:	00 93 a0 09 	sts	0x09A0, r16
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     942:	e0 ea       	ldi	r30, 0xA0	; 160
     944:	f9 e0       	ldi	r31, 0x09	; 9
     946:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     948:	86 ff       	sbrs	r24, 6
     94a:	fd cf       	rjmp	.-6      	; 0x946 <gfx_mono_st7565r_put_byte+0xe4>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     94c:	e0 ea       	ldi	r30, 0xA0	; 160
     94e:	f9 e0       	ldi	r31, 0x09	; 9
     950:	80 e4       	ldi	r24, 0x40	; 64
     952:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     954:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     956:	be 01       	movw	r22, r28
     958:	6f 5f       	subi	r22, 0xFF	; 255
     95a:	7f 4f       	sbci	r23, 0xFF	; 255
     95c:	80 ea       	ldi	r24, 0xA0	; 160
     95e:	99 e0       	ldi	r25, 0x09	; 9
     960:	56 d6       	rcall	.+3244   	; 0x160e <usart_spi_deselect_device>
 * \param data the data to write
 */
static inline void st7565r_write_data(uint8_t data)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     962:	8b e2       	ldi	r24, 0x2B	; 43
     964:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     966:	be 01       	movw	r22, r28
     968:	6f 5f       	subi	r22, 0xFF	; 255
     96a:	7f 4f       	sbci	r23, 0xFF	; 255
     96c:	80 ea       	ldi	r24, 0xA0	; 160
     96e:	99 e0       	ldi	r25, 0x09	; 9
     970:	38 d6       	rcall	.+3184   	; 0x15e2 <usart_spi_select_device>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
     972:	81 e0       	ldi	r24, 0x01	; 1
     974:	e0 e6       	ldi	r30, 0x60	; 96
     976:	f6 e0       	ldi	r31, 0x06	; 6
     978:	85 83       	std	Z+5, r24	; 0x05
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     97a:	e0 ea       	ldi	r30, 0xA0	; 160
     97c:	f9 e0       	ldi	r31, 0x09	; 9
     97e:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     980:	85 ff       	sbrs	r24, 5
     982:	fd cf       	rjmp	.-6      	; 0x97e <gfx_mono_st7565r_put_byte+0x11c>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     984:	10 93 a0 09 	sts	0x09A0, r17
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     988:	e0 ea       	ldi	r30, 0xA0	; 160
     98a:	f9 e0       	ldi	r31, 0x09	; 9
     98c:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     98e:	86 ff       	sbrs	r24, 6
     990:	fd cf       	rjmp	.-6      	; 0x98c <gfx_mono_st7565r_put_byte+0x12a>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     992:	e0 ea       	ldi	r30, 0xA0	; 160
     994:	f9 e0       	ldi	r31, 0x09	; 9
     996:	80 e4       	ldi	r24, 0x40	; 64
     998:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     99a:	80 81       	ld	r24, Z
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
     99c:	81 e0       	ldi	r24, 0x01	; 1
     99e:	e0 e6       	ldi	r30, 0x60	; 96
     9a0:	f6 e0       	ldi	r31, 0x06	; 6
     9a2:	86 83       	std	Z+6, r24	; 0x06
	ioport_set_pin_high(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, data);
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     9a4:	be 01       	movw	r22, r28
     9a6:	6f 5f       	subi	r22, 0xFF	; 255
     9a8:	7f 4f       	sbci	r23, 0xFF	; 255
     9aa:	80 ea       	ldi	r24, 0xA0	; 160
     9ac:	99 e0       	ldi	r25, 0x09	; 9
     9ae:	2f d6       	rcall	.+3166   	; 0x160e <usart_spi_deselect_device>

	st7565r_set_page_address(page);
	st7565r_set_column_address(column);

	st7565r_write_data(data);
}
     9b0:	0f 90       	pop	r0
     9b2:	df 91       	pop	r29
     9b4:	cf 91       	pop	r28
     9b6:	1f 91       	pop	r17
     9b8:	0f 91       	pop	r16
     9ba:	ff 90       	pop	r15
     9bc:	08 95       	ret

000009be <gfx_mono_st7565r_init>:
 * It will also write the graphic controller RAM to all zeroes.
 *
 * \note This function will clear the contents of the display.
 */
void gfx_mono_st7565r_init(void)
{
     9be:	0f 93       	push	r16
     9c0:	1f 93       	push	r17
     9c2:	cf 93       	push	r28
     9c4:	df 93       	push	r29
     9c6:	1f 92       	push	r1
     9c8:	cd b7       	in	r28, 0x3d	; 61
     9ca:	de b7       	in	r29, 0x3e	; 62
	uint8_t page;
	uint8_t column;

#ifdef CONFIG_ST7565R_FRAMEBUFFER
	gfx_mono_set_framebuffer(framebuffer);
     9cc:	8e e0       	ldi	r24, 0x0E	; 14
     9ce:	90 e2       	ldi	r25, 0x20	; 32
     9d0:	78 d0       	rcall	.+240    	; 0xac2 <gfx_mono_set_framebuffer>
#endif

	/* Initialize the low-level display controller. */
	st7565r_init();
     9d2:	7f dd       	rcall	.-1282   	; 0x4d2 <st7565r_init>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     9d4:	8b e2       	ldi	r24, 0x2B	; 43
     9d6:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     9d8:	be 01       	movw	r22, r28
     9da:	6f 5f       	subi	r22, 0xFF	; 255
     9dc:	7f 4f       	sbci	r23, 0xFF	; 255
     9de:	80 ea       	ldi	r24, 0xA0	; 160
     9e0:	99 e0       	ldi	r25, 0x09	; 9
     9e2:	ff d5       	rcall	.+3070   	; 0x15e2 <usart_spi_select_device>
     9e4:	81 e0       	ldi	r24, 0x01	; 1
     9e6:	e0 e6       	ldi	r30, 0x60	; 96
     9e8:	f6 e0       	ldi	r31, 0x06	; 6
     9ea:	86 83       	std	Z+6, r24	; 0x06
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     9ec:	e0 ea       	ldi	r30, 0xA0	; 160
     9ee:	f9 e0       	ldi	r31, 0x09	; 9
     9f0:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     9f2:	85 ff       	sbrs	r24, 5
     9f4:	fd cf       	rjmp	.-6      	; 0x9f0 <gfx_mono_st7565r_init+0x32>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     9f6:	80 e4       	ldi	r24, 0x40	; 64
     9f8:	80 93 a0 09 	sts	0x09A0, r24
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     9fc:	e0 ea       	ldi	r30, 0xA0	; 160
     9fe:	f9 e0       	ldi	r31, 0x09	; 9
     a00:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     a02:	86 ff       	sbrs	r24, 6
     a04:	fd cf       	rjmp	.-6      	; 0xa00 <gfx_mono_st7565r_init+0x42>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     a06:	e0 ea       	ldi	r30, 0xA0	; 160
     a08:	f9 e0       	ldi	r31, 0x09	; 9
     a0a:	80 e4       	ldi	r24, 0x40	; 64
     a0c:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     a0e:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     a10:	be 01       	movw	r22, r28
     a12:	6f 5f       	subi	r22, 0xFF	; 255
     a14:	7f 4f       	sbci	r23, 0xFF	; 255
     a16:	80 ea       	ldi	r24, 0xA0	; 160
     a18:	99 e0       	ldi	r25, 0x09	; 9
     a1a:	f9 d5       	rcall	.+3058   	; 0x160e <usart_spi_deselect_device>

	/* Clear the contents of the display.
	 * If using a framebuffer (SPI interface) it will both clear the
	 * controller memory and the framebuffer.
	 */
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
     a1c:	00 e0       	ldi	r16, 0x00	; 0
     a1e:	0a c0       	rjmp	.+20     	; 0xa34 <gfx_mono_st7565r_init+0x76>
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
			gfx_mono_put_byte(page, column, 0x00);
     a20:	40 e0       	ldi	r20, 0x00	; 0
     a22:	61 2f       	mov	r22, r17
     a24:	80 2f       	mov	r24, r16
     a26:	1d df       	rcall	.-454    	; 0x862 <gfx_mono_st7565r_put_byte>
	/* Clear the contents of the display.
	 * If using a framebuffer (SPI interface) it will both clear the
	 * controller memory and the framebuffer.
	 */
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
     a28:	1f 5f       	subi	r17, 0xFF	; 255
     a2a:	10 38       	cpi	r17, 0x80	; 128
     a2c:	c9 f7       	brne	.-14     	; 0xa20 <gfx_mono_st7565r_init+0x62>

	/* Clear the contents of the display.
	 * If using a framebuffer (SPI interface) it will both clear the
	 * controller memory and the framebuffer.
	 */
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
     a2e:	0f 5f       	subi	r16, 0xFF	; 255
     a30:	04 30       	cpi	r16, 0x04	; 4
     a32:	11 f0       	breq	.+4      	; 0xa38 <gfx_mono_st7565r_init+0x7a>
 * It will also write the graphic controller RAM to all zeroes.
 *
 * \note This function will clear the contents of the display.
 */
void gfx_mono_st7565r_init(void)
{
     a34:	10 e0       	ldi	r17, 0x00	; 0
     a36:	f4 cf       	rjmp	.-24     	; 0xa20 <gfx_mono_st7565r_init+0x62>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
			gfx_mono_put_byte(page, column, 0x00);
		}
	}
}
     a38:	0f 90       	pop	r0
     a3a:	df 91       	pop	r29
     a3c:	cf 91       	pop	r28
     a3e:	1f 91       	pop	r17
     a40:	0f 91       	pop	r16
     a42:	08 95       	ret

00000a44 <gfx_mono_st7565r_draw_pixel>:
	gfx_mono_st7565r_draw_pixel(10, 10, GFX_PIXEL_XOR);
\endcode
 */
void gfx_mono_st7565r_draw_pixel(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t color)
{
     a44:	ff 92       	push	r15
     a46:	0f 93       	push	r16
     a48:	1f 93       	push	r17
     a4a:	cf 93       	push	r28
     a4c:	df 93       	push	r29
     a4e:	18 2f       	mov	r17, r24
     a50:	04 2f       	mov	r16, r20
	uint8_t page;
	uint8_t pixel_mask;
	uint8_t pixel_value;

	/* Discard pixels drawn outside the screen */
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
     a52:	88 23       	and	r24, r24
     a54:	74 f1       	brlt	.+92     	; 0xab2 <gfx_mono_st7565r_draw_pixel+0x6e>
     a56:	60 32       	cpi	r22, 0x20	; 32
     a58:	60 f5       	brcc	.+88     	; 0xab2 <gfx_mono_st7565r_draw_pixel+0x6e>
		return;
	}

	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
     a5a:	f6 2e       	mov	r15, r22
     a5c:	f6 94       	lsr	r15
     a5e:	f6 94       	lsr	r15
     a60:	f6 94       	lsr	r15
	pixel_mask = (1 << (y - (page * 8)));
     a62:	2f 2d       	mov	r18, r15
     a64:	30 e0       	ldi	r19, 0x00	; 0
     a66:	31 95       	neg	r19
     a68:	21 95       	neg	r18
     a6a:	31 09       	sbc	r19, r1
     a6c:	22 0f       	add	r18, r18
     a6e:	33 1f       	adc	r19, r19
     a70:	22 0f       	add	r18, r18
     a72:	33 1f       	adc	r19, r19
     a74:	22 0f       	add	r18, r18
     a76:	33 1f       	adc	r19, r19
     a78:	26 0f       	add	r18, r22
     a7a:	31 1d       	adc	r19, r1
     a7c:	e1 e0       	ldi	r30, 0x01	; 1
     a7e:	f0 e0       	ldi	r31, 0x00	; 0
     a80:	ef 01       	movw	r28, r30
     a82:	02 c0       	rjmp	.+4      	; 0xa88 <gfx_mono_st7565r_draw_pixel+0x44>
     a84:	cc 0f       	add	r28, r28
     a86:	dd 1f       	adc	r29, r29
     a88:	2a 95       	dec	r18
     a8a:	e2 f7       	brpl	.-8      	; 0xa84 <gfx_mono_st7565r_draw_pixel+0x40>
\endcode
 */
uint8_t gfx_mono_st7565r_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_ST7565R_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
     a8c:	68 2f       	mov	r22, r24
     a8e:	8f 2d       	mov	r24, r15
     a90:	2c d0       	rcall	.+88     	; 0xaea <gfx_mono_framebuffer_get_byte>
	 * requested action on this pixel before writing the page back to the
	 * display.
	 */
	pixel_value = gfx_mono_get_byte(page, x);

	switch (color) {
     a92:	01 30       	cpi	r16, 0x01	; 1
     a94:	21 f0       	breq	.+8      	; 0xa9e <gfx_mono_st7565r_draw_pixel+0x5a>
     a96:	28 f0       	brcs	.+10     	; 0xaa2 <gfx_mono_st7565r_draw_pixel+0x5e>
     a98:	02 30       	cpi	r16, 0x02	; 2
     a9a:	31 f0       	breq	.+12     	; 0xaa8 <gfx_mono_st7565r_draw_pixel+0x64>
     a9c:	06 c0       	rjmp	.+12     	; 0xaaa <gfx_mono_st7565r_draw_pixel+0x66>
	case GFX_PIXEL_SET:
		pixel_value |= pixel_mask;
     a9e:	8c 2b       	or	r24, r28
		break;
     aa0:	04 c0       	rjmp	.+8      	; 0xaaa <gfx_mono_st7565r_draw_pixel+0x66>

	case GFX_PIXEL_CLR:
		pixel_value &= ~pixel_mask;
     aa2:	c0 95       	com	r28
     aa4:	8c 23       	and	r24, r28
		break;
     aa6:	01 c0       	rjmp	.+2      	; 0xaaa <gfx_mono_st7565r_draw_pixel+0x66>

	case GFX_PIXEL_XOR:
		pixel_value ^= pixel_mask;
     aa8:	8c 27       	eor	r24, r28

	default:
		break;
	}

	gfx_mono_put_byte(page, x, pixel_value);
     aaa:	48 2f       	mov	r20, r24
     aac:	61 2f       	mov	r22, r17
     aae:	8f 2d       	mov	r24, r15
     ab0:	d8 de       	rcall	.-592    	; 0x862 <gfx_mono_st7565r_put_byte>
}
     ab2:	df 91       	pop	r29
     ab4:	cf 91       	pop	r28
     ab6:	1f 91       	pop	r17
     ab8:	0f 91       	pop	r16
     aba:	ff 90       	pop	r15
     abc:	08 95       	ret

00000abe <gfx_mono_st7565r_get_byte>:
\endcode
 */
uint8_t gfx_mono_st7565r_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_ST7565R_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
     abe:	15 c0       	rjmp	.+42     	; 0xaea <gfx_mono_framebuffer_get_byte>
	st7565r_set_column_address(column);

	return st7565r_read_data();

#endif
}
     ac0:	08 95       	ret

00000ac2 <gfx_mono_set_framebuffer>:
	gfx_coord_t *framebuffer_pt = fbpointer +
			((page * GFX_MONO_LCD_WIDTH) + column);
	do {
		*data++ = *framebuffer_pt++;
	} while (--width > 0);
}
     ac2:	80 93 0e 22 	sts	0x220E, r24
     ac6:	90 93 0f 22 	sts	0x220F, r25
     aca:	08 95       	ret

00000acc <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
     acc:	20 e8       	ldi	r18, 0x80	; 128
     ace:	82 9f       	mul	r24, r18
     ad0:	c0 01       	movw	r24, r0
     ad2:	11 24       	eor	r1, r1
     ad4:	fc 01       	movw	r30, r24
     ad6:	e6 0f       	add	r30, r22
     ad8:	f1 1d       	adc	r31, r1
     ada:	80 91 0e 22 	lds	r24, 0x220E
     ade:	90 91 0f 22 	lds	r25, 0x220F
     ae2:	e8 0f       	add	r30, r24
     ae4:	f9 1f       	adc	r31, r25
     ae6:	40 83       	st	Z, r20
     ae8:	08 95       	ret

00000aea <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
     aea:	20 e8       	ldi	r18, 0x80	; 128
     aec:	82 9f       	mul	r24, r18
     aee:	c0 01       	movw	r24, r0
     af0:	11 24       	eor	r1, r1
     af2:	fc 01       	movw	r30, r24
     af4:	e6 0f       	add	r30, r22
     af6:	f1 1d       	adc	r31, r1
     af8:	80 91 0e 22 	lds	r24, 0x220E
     afc:	90 91 0f 22 	lds	r25, 0x220F
     b00:	e8 0f       	add	r30, r24
     b02:	f9 1f       	adc	r31, r25
}
     b04:	80 81       	ld	r24, Z
     b06:	08 95       	ret

00000b08 <gfx_mono_generic_draw_horizontal_line>:
	gfx_mono_draw_horizontal_line(x, y, width, color);
	gfx_mono_draw_horizontal_line(x, y + height - 1, width, color);

	gfx_mono_draw_vertical_line(x, y, height, color);
	gfx_mono_draw_vertical_line(x + width - 1, y, height, color);
}
     b08:	ff 92       	push	r15
     b0a:	0f 93       	push	r16
     b0c:	1f 93       	push	r17
     b0e:	cf 93       	push	r28
     b10:	df 93       	push	r29
     b12:	e4 2f       	mov	r30, r20
     b14:	f0 e0       	ldi	r31, 0x00	; 0
     b16:	e8 0f       	add	r30, r24
     b18:	f1 1d       	adc	r31, r1
     b1a:	e1 38       	cpi	r30, 0x81	; 129
     b1c:	f1 05       	cpc	r31, r1
     b1e:	14 f0       	brlt	.+4      	; 0xb24 <gfx_mono_generic_draw_horizontal_line+0x1c>
     b20:	40 e8       	ldi	r20, 0x80	; 128
     b22:	48 1b       	sub	r20, r24
     b24:	44 23       	and	r20, r20
     b26:	09 f4       	brne	.+2      	; 0xb2a <gfx_mono_generic_draw_horizontal_line+0x22>
     b28:	59 c0       	rjmp	.+178    	; 0xbdc <gfx_mono_generic_draw_horizontal_line+0xd4>
     b2a:	c6 2f       	mov	r28, r22
     b2c:	c6 95       	lsr	r28
     b2e:	c6 95       	lsr	r28
     b30:	c6 95       	lsr	r28
     b32:	ec 2f       	mov	r30, r28
     b34:	f0 e0       	ldi	r31, 0x00	; 0
     b36:	f1 95       	neg	r31
     b38:	e1 95       	neg	r30
     b3a:	f1 09       	sbc	r31, r1
     b3c:	ee 0f       	add	r30, r30
     b3e:	ff 1f       	adc	r31, r31
     b40:	ee 0f       	add	r30, r30
     b42:	ff 1f       	adc	r31, r31
     b44:	ee 0f       	add	r30, r30
     b46:	ff 1f       	adc	r31, r31
     b48:	df 01       	movw	r26, r30
     b4a:	a6 0f       	add	r26, r22
     b4c:	b1 1d       	adc	r27, r1
     b4e:	bd 01       	movw	r22, r26
     b50:	e1 e0       	ldi	r30, 0x01	; 1
     b52:	f0 e0       	ldi	r31, 0x00	; 0
     b54:	df 01       	movw	r26, r30
     b56:	02 c0       	rjmp	.+4      	; 0xb5c <gfx_mono_generic_draw_horizontal_line+0x54>
     b58:	aa 0f       	add	r26, r26
     b5a:	bb 1f       	adc	r27, r27
     b5c:	6a 95       	dec	r22
     b5e:	e2 f7       	brpl	.-8      	; 0xb58 <gfx_mono_generic_draw_horizontal_line+0x50>
     b60:	0a 2f       	mov	r16, r26
     b62:	21 30       	cpi	r18, 0x01	; 1
     b64:	49 f0       	breq	.+18     	; 0xb78 <gfx_mono_generic_draw_horizontal_line+0x70>
     b66:	68 f0       	brcs	.+26     	; 0xb82 <gfx_mono_generic_draw_horizontal_line+0x7a>
     b68:	22 30       	cpi	r18, 0x02	; 2
     b6a:	09 f0       	breq	.+2      	; 0xb6e <gfx_mono_generic_draw_horizontal_line+0x66>
     b6c:	37 c0       	rjmp	.+110    	; 0xbdc <gfx_mono_generic_draw_horizontal_line+0xd4>
     b6e:	d4 2f       	mov	r29, r20
     b70:	ff 24       	eor	r15, r15
     b72:	fa 94       	dec	r15
     b74:	f8 0e       	add	r15, r24
     b76:	26 c0       	rjmp	.+76     	; 0xbc4 <gfx_mono_generic_draw_horizontal_line+0xbc>
     b78:	d4 2f       	mov	r29, r20
     b7a:	ff 24       	eor	r15, r15
     b7c:	fa 94       	dec	r15
     b7e:	f8 0e       	add	r15, r24
     b80:	07 c0       	rjmp	.+14     	; 0xb90 <gfx_mono_generic_draw_horizontal_line+0x88>
     b82:	d4 2f       	mov	r29, r20
     b84:	ff 24       	eor	r15, r15
     b86:	fa 94       	dec	r15
     b88:	f8 0e       	add	r15, r24
     b8a:	0a 2f       	mov	r16, r26
     b8c:	00 95       	com	r16
     b8e:	0d c0       	rjmp	.+26     	; 0xbaa <gfx_mono_generic_draw_horizontal_line+0xa2>
     b90:	1f 2d       	mov	r17, r15
     b92:	1d 0f       	add	r17, r29
     b94:	61 2f       	mov	r22, r17
     b96:	8c 2f       	mov	r24, r28
     b98:	92 df       	rcall	.-220    	; 0xabe <gfx_mono_st7565r_get_byte>
     b9a:	48 2f       	mov	r20, r24
     b9c:	40 2b       	or	r20, r16
     b9e:	61 2f       	mov	r22, r17
     ba0:	8c 2f       	mov	r24, r28
     ba2:	5f de       	rcall	.-834    	; 0x862 <gfx_mono_st7565r_put_byte>
     ba4:	d1 50       	subi	r29, 0x01	; 1
     ba6:	a1 f7       	brne	.-24     	; 0xb90 <gfx_mono_generic_draw_horizontal_line+0x88>
     ba8:	19 c0       	rjmp	.+50     	; 0xbdc <gfx_mono_generic_draw_horizontal_line+0xd4>
     baa:	1f 2d       	mov	r17, r15
     bac:	1d 0f       	add	r17, r29
     bae:	61 2f       	mov	r22, r17
     bb0:	8c 2f       	mov	r24, r28
     bb2:	85 df       	rcall	.-246    	; 0xabe <gfx_mono_st7565r_get_byte>
     bb4:	48 2f       	mov	r20, r24
     bb6:	40 23       	and	r20, r16
     bb8:	61 2f       	mov	r22, r17
     bba:	8c 2f       	mov	r24, r28
     bbc:	52 de       	rcall	.-860    	; 0x862 <gfx_mono_st7565r_put_byte>
     bbe:	d1 50       	subi	r29, 0x01	; 1
     bc0:	a1 f7       	brne	.-24     	; 0xbaa <gfx_mono_generic_draw_horizontal_line+0xa2>
     bc2:	0c c0       	rjmp	.+24     	; 0xbdc <gfx_mono_generic_draw_horizontal_line+0xd4>
     bc4:	1f 2d       	mov	r17, r15
     bc6:	1d 0f       	add	r17, r29
     bc8:	61 2f       	mov	r22, r17
     bca:	8c 2f       	mov	r24, r28
     bcc:	78 df       	rcall	.-272    	; 0xabe <gfx_mono_st7565r_get_byte>
     bce:	48 2f       	mov	r20, r24
     bd0:	40 27       	eor	r20, r16
     bd2:	61 2f       	mov	r22, r17
     bd4:	8c 2f       	mov	r24, r28
     bd6:	45 de       	rcall	.-886    	; 0x862 <gfx_mono_st7565r_put_byte>
     bd8:	d1 50       	subi	r29, 0x01	; 1
     bda:	a1 f7       	brne	.-24     	; 0xbc4 <gfx_mono_generic_draw_horizontal_line+0xbc>
     bdc:	df 91       	pop	r29
     bde:	cf 91       	pop	r28
     be0:	1f 91       	pop	r17
     be2:	0f 91       	pop	r16
     be4:	ff 90       	pop	r15
     be6:	08 95       	ret

00000be8 <gfx_mono_generic_draw_filled_rect>:
 * \param  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
     be8:	ff 92       	push	r15
     bea:	0f 93       	push	r16
     bec:	1f 93       	push	r17
     bee:	cf 93       	push	r28
     bf0:	df 93       	push	r29
     bf2:	d8 2f       	mov	r29, r24
     bf4:	14 2f       	mov	r17, r20
	if (height == 0) {
     bf6:	22 23       	and	r18, r18
     bf8:	61 f0       	breq	.+24     	; 0xc12 <gfx_mono_generic_draw_filled_rect+0x2a>
     bfa:	c2 2f       	mov	r28, r18
     bfc:	ff 24       	eor	r15, r15
     bfe:	fa 94       	dec	r15
     c00:	f6 0e       	add	r15, r22
     c02:	6f 2d       	mov	r22, r15
     c04:	6c 0f       	add	r22, r28
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
     c06:	20 2f       	mov	r18, r16
     c08:	41 2f       	mov	r20, r17
     c0a:	8d 2f       	mov	r24, r29
     c0c:	7d df       	rcall	.-262    	; 0xb08 <gfx_mono_generic_draw_horizontal_line>
     c0e:	c1 50       	subi	r28, 0x01	; 1
	if (height == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
     c10:	c1 f7       	brne	.-16     	; 0xc02 <gfx_mono_generic_draw_filled_rect+0x1a>
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
	}
}
     c12:	df 91       	pop	r29
     c14:	cf 91       	pop	r28
     c16:	1f 91       	pop	r17
     c18:	0f 91       	pop	r16
     c1a:	ff 90       	pop	r15
     c1c:	08 95       	ret

00000c1e <gfx_mono_draw_char>:
 * \param y        Y coordinate on screen.
 * \param font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
     c1e:	af 92       	push	r10
     c20:	bf 92       	push	r11
     c22:	cf 92       	push	r12
     c24:	df 92       	push	r13
     c26:	ef 92       	push	r14
     c28:	ff 92       	push	r15
     c2a:	0f 93       	push	r16
     c2c:	1f 93       	push	r17
     c2e:	cf 93       	push	r28
     c30:	df 93       	push	r29
     c32:	c8 2f       	mov	r28, r24
     c34:	d6 2e       	mov	r13, r22
     c36:	a4 2e       	mov	r10, r20
     c38:	79 01       	movw	r14, r18
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
     c3a:	00 e0       	ldi	r16, 0x00	; 0
     c3c:	f9 01       	movw	r30, r18
     c3e:	24 81       	ldd	r18, Z+4	; 0x04
     c40:	43 81       	ldd	r20, Z+3	; 0x03
     c42:	6a 2d       	mov	r22, r10
     c44:	8d 2d       	mov	r24, r13
     c46:	d0 df       	rcall	.-96     	; 0xbe8 <gfx_mono_generic_draw_filled_rect>
			GFX_PIXEL_CLR);

	switch (font->type) {
     c48:	f7 01       	movw	r30, r14
     c4a:	90 81       	ld	r25, Z
     c4c:	91 11       	cpse	r25, r1
     c4e:	39 c0       	rjmp	.+114    	; 0xcc2 <gfx_mono_draw_char+0xa4>
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
	gfx_coord_t inc_y = y;

	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
     c50:	83 81       	ldd	r24, Z+3	; 0x03
     c52:	a8 2f       	mov	r26, r24
     c54:	a6 95       	lsr	r26
     c56:	a6 95       	lsr	r26
     c58:	a6 95       	lsr	r26
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
     c5a:	87 70       	andi	r24, 0x07	; 7
     c5c:	09 f0       	breq	.+2      	; 0xc60 <gfx_mono_draw_char+0x42>
		char_row_size++;
     c5e:	af 5f       	subi	r26, 0xFF	; 255
	}

	glyph_data_offset = char_row_size * font->height *
     c60:	f7 01       	movw	r30, r14
     c62:	c4 80       	ldd	r12, Z+4	; 0x04
     c64:	ac 9d       	mul	r26, r12
     c66:	d0 01       	movw	r26, r0
     c68:	11 24       	eor	r1, r1
			((uint8_t)ch - font->first_char);
     c6a:	ec 2f       	mov	r30, r28
     c6c:	f0 e0       	ldi	r31, 0x00	; 0
     c6e:	e7 01       	movw	r28, r14
     c70:	8d 81       	ldd	r24, Y+5	; 0x05
     c72:	e8 1b       	sub	r30, r24
     c74:	f1 09       	sbc	r31, r1
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
		char_row_size++;
	}

	glyph_data_offset = char_row_size * font->height *
     c76:	ae 9f       	mul	r26, r30
     c78:	90 01       	movw	r18, r0
     c7a:	af 9f       	mul	r26, r31
     c7c:	30 0d       	add	r19, r0
     c7e:	be 9f       	mul	r27, r30
     c80:	30 0d       	add	r19, r0
     c82:	11 24       	eor	r1, r1
			((uint8_t)ch - font->first_char);
	glyph_data = font->data.progmem + glyph_data_offset;
     c84:	09 80       	ldd	r0, Y+1	; 0x01
     c86:	da 81       	ldd	r29, Y+2	; 0x02
     c88:	c0 2d       	mov	r28, r0
     c8a:	c2 0f       	add	r28, r18
     c8c:	d3 1f       	adc	r29, r19
	rows_left = font->height;

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;
     c8e:	f7 01       	movw	r30, r14
     c90:	b3 80       	ldd	r11, Z+3	; 0x03

		for (i = 0; i < pixelsToDraw; i++) {
     c92:	bb 20       	and	r11, r11
     c94:	99 f0       	breq	.+38     	; 0xcbc <gfx_mono_draw_char+0x9e>
			((uint8_t)ch - font->first_char);
	glyph_data = font->data.progmem + glyph_data_offset;
	rows_left = font->height;

	do {
		uint8_t glyph_byte = 0;
     c96:	00 e0       	ldi	r16, 0x00	; 0
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
     c98:	10 e0       	ldi	r17, 0x00	; 0
     c9a:	81 2f       	mov	r24, r17
     c9c:	8d 0d       	add	r24, r13
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
     c9e:	91 2f       	mov	r25, r17
     ca0:	97 70       	andi	r25, 0x07	; 7
     ca2:	19 f4       	brne	.+6      	; 0xcaa <gfx_mono_draw_char+0x8c>
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
     ca4:	fe 01       	movw	r30, r28
     ca6:	04 91       	lpm	r16, Z
				glyph_data++;
     ca8:	21 96       	adiw	r28, 0x01	; 1
			}

			if ((glyph_byte & 0x80)) {
     caa:	00 23       	and	r16, r16
     cac:	1c f4       	brge	.+6      	; 0xcb4 <gfx_mono_draw_char+0x96>
				gfx_mono_draw_pixel(inc_x, inc_y,
     cae:	41 e0       	ldi	r20, 0x01	; 1
     cb0:	6a 2d       	mov	r22, r10
     cb2:	c8 de       	rcall	.-624    	; 0xa44 <gfx_mono_st7565r_draw_pixel>
						GFX_PIXEL_SET);
			}

			inc_x += 1;
			glyph_byte <<= 1;
     cb4:	00 0f       	add	r16, r16

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
     cb6:	1f 5f       	subi	r17, 0xFF	; 255
     cb8:	1b 11       	cpse	r17, r11
     cba:	ef cf       	rjmp	.-34     	; 0xc9a <gfx_mono_draw_char+0x7c>

			inc_x += 1;
			glyph_byte <<= 1;
		}

		inc_y += 1;
     cbc:	a3 94       	inc	r10
		inc_x = x;
		rows_left--;
     cbe:	ca 94       	dec	r12
	} while (rows_left > 0);
     cc0:	31 f7       	brne	.-52     	; 0xc8e <gfx_mono_draw_char+0x70>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
     cc2:	df 91       	pop	r29
     cc4:	cf 91       	pop	r28
     cc6:	1f 91       	pop	r17
     cc8:	0f 91       	pop	r16
     cca:	ff 90       	pop	r15
     ccc:	ef 90       	pop	r14
     cce:	df 90       	pop	r13
     cd0:	cf 90       	pop	r12
     cd2:	bf 90       	pop	r11
     cd4:	af 90       	pop	r10
     cd6:	08 95       	ret

00000cd8 <gfx_mono_draw_string>:
 * \param y         Y coordinate on screen.
 * \param font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
     cd8:	df 92       	push	r13
     cda:	ef 92       	push	r14
     cdc:	ff 92       	push	r15
     cde:	0f 93       	push	r16
     ce0:	1f 93       	push	r17
     ce2:	cf 93       	push	r28
     ce4:	df 93       	push	r29
     ce6:	e4 2e       	mov	r14, r20
     ce8:	89 01       	movw	r16, r18
     cea:	ec 01       	movw	r28, r24
     cec:	f6 2e       	mov	r15, r22

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
			x = start_of_string_position_x;
     cee:	d6 2e       	mov	r13, r22
	Assert(font != NULL);

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
     cf0:	89 91       	ld	r24, Y+
     cf2:	8a 30       	cpi	r24, 0x0A	; 10
     cf4:	31 f4       	brne	.+12     	; 0xd02 <gfx_mono_draw_string+0x2a>
			x = start_of_string_position_x;
			y += font->height + 1;
     cf6:	f8 01       	movw	r30, r16
     cf8:	84 81       	ldd	r24, Z+4	; 0x04
     cfa:	8f 5f       	subi	r24, 0xFF	; 255
     cfc:	e8 0e       	add	r14, r24

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
			x = start_of_string_position_x;
     cfe:	fd 2c       	mov	r15, r13
     d00:	09 c0       	rjmp	.+18     	; 0xd14 <gfx_mono_draw_string+0x3c>
			y += font->height + 1;
		} else if (*str == '\r') {
     d02:	8d 30       	cpi	r24, 0x0D	; 13
     d04:	39 f0       	breq	.+14     	; 0xd14 <gfx_mono_draw_string+0x3c>
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
     d06:	98 01       	movw	r18, r16
     d08:	4e 2d       	mov	r20, r14
     d0a:	6f 2d       	mov	r22, r15
     d0c:	88 df       	rcall	.-240    	; 0xc1e <gfx_mono_draw_char>
			x += font->width;
     d0e:	f8 01       	movw	r30, r16
     d10:	83 81       	ldd	r24, Z+3	; 0x03
     d12:	f8 0e       	add	r15, r24
		}
	} while (*(++str));
     d14:	88 81       	ld	r24, Y
     d16:	81 11       	cpse	r24, r1
     d18:	eb cf       	rjmp	.-42     	; 0xcf0 <gfx_mono_draw_string+0x18>
}
     d1a:	df 91       	pop	r29
     d1c:	cf 91       	pop	r28
     d1e:	1f 91       	pop	r17
     d20:	0f 91       	pop	r16
     d22:	ff 90       	pop	r15
     d24:	ef 90       	pop	r14
     d26:	df 90       	pop	r13
     d28:	08 95       	ret

00000d2a <usart_getchar>:

	if (baud_offset != USART_BAUD_UNDEFINED) {
		(usart)->BAUDCTRLB = (uint8_t)((uint16_t)baudctrl);
		(usart)->BAUDCTRLA = (uint8_t)((uint16_t)baudctrl >> 8);
	}
}
     d2a:	fc 01       	movw	r30, r24
     d2c:	81 81       	ldd	r24, Z+1	; 0x01
     d2e:	88 23       	and	r24, r24
     d30:	ec f7       	brge	.-6      	; 0xd2c <usart_getchar+0x2>
     d32:	80 81       	ld	r24, Z
     d34:	08 95       	ret

00000d36 <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
     d36:	4f 92       	push	r4
     d38:	5f 92       	push	r5
     d3a:	6f 92       	push	r6
     d3c:	7f 92       	push	r7
     d3e:	8f 92       	push	r8
     d40:	9f 92       	push	r9
     d42:	af 92       	push	r10
     d44:	bf 92       	push	r11
     d46:	cf 92       	push	r12
     d48:	df 92       	push	r13
     d4a:	ef 92       	push	r14
     d4c:	ff 92       	push	r15
     d4e:	0f 93       	push	r16
     d50:	1f 93       	push	r17
     d52:	cf 93       	push	r28
     d54:	df 93       	push	r29
     d56:	ec 01       	movw	r28, r24
     d58:	4a 01       	movw	r8, r20
     d5a:	5b 01       	movw	r10, r22
     d5c:	28 01       	movw	r4, r16
     d5e:	39 01       	movw	r6, r18

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
     d60:	d9 01       	movw	r26, r18
     d62:	c8 01       	movw	r24, r16
     d64:	68 94       	set
     d66:	12 f8       	bld	r1, 2
     d68:	b6 95       	lsr	r27
     d6a:	a7 95       	ror	r26
     d6c:	97 95       	ror	r25
     d6e:	87 95       	ror	r24
     d70:	16 94       	lsr	r1
     d72:	d1 f7       	brne	.-12     	; 0xd68 <usart_set_baudrate+0x32>
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;
     d74:	b9 01       	movw	r22, r18
     d76:	a8 01       	movw	r20, r16
     d78:	03 2e       	mov	r0, r19
     d7a:	36 e1       	ldi	r19, 0x16	; 22
     d7c:	76 95       	lsr	r23
     d7e:	67 95       	ror	r22
     d80:	57 95       	ror	r21
     d82:	47 95       	ror	r20
     d84:	3a 95       	dec	r19
     d86:	d1 f7       	brne	.-12     	; 0xd7c <usart_set_baudrate+0x46>
     d88:	30 2d       	mov	r19, r0

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
     d8a:	2c 81       	ldd	r18, Y+4	; 0x04
     d8c:	22 fd       	sbrc	r18, 2
     d8e:	08 c0       	rjmp	.+16     	; 0xda0 <usart_set_baudrate+0x6a>
		max_rate /= 2;
     d90:	b6 95       	lsr	r27
     d92:	a7 95       	ror	r26
     d94:	97 95       	ror	r25
     d96:	87 95       	ror	r24
		min_rate /= 2;
     d98:	76 95       	lsr	r23
     d9a:	67 95       	ror	r22
     d9c:	57 95       	ror	r21
     d9e:	47 95       	ror	r20
	}

	if ((baud > max_rate) || (baud < min_rate)) {
     da0:	88 15       	cp	r24, r8
     da2:	99 05       	cpc	r25, r9
     da4:	aa 05       	cpc	r26, r10
     da6:	bb 05       	cpc	r27, r11
     da8:	08 f4       	brcc	.+2      	; 0xdac <usart_set_baudrate+0x76>
     daa:	a2 c0       	rjmp	.+324    	; 0xef0 <usart_set_baudrate+0x1ba>
     dac:	84 16       	cp	r8, r20
     dae:	95 06       	cpc	r9, r21
     db0:	a6 06       	cpc	r10, r22
     db2:	b7 06       	cpc	r11, r23
     db4:	08 f4       	brcc	.+2      	; 0xdb8 <usart_set_baudrate+0x82>
     db6:	9e c0       	rjmp	.+316    	; 0xef4 <usart_set_baudrate+0x1be>
		return false;
	}

	/* Check if double speed is enabled. */
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
     db8:	8c 81       	ldd	r24, Y+4	; 0x04
     dba:	82 fd       	sbrc	r24, 2
     dbc:	04 c0       	rjmp	.+8      	; 0xdc6 <usart_set_baudrate+0x90>
		baud *= 2;
     dbe:	88 0c       	add	r8, r8
     dc0:	99 1c       	adc	r9, r9
     dc2:	aa 1c       	adc	r10, r10
     dc4:	bb 1c       	adc	r11, r11
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;
     dc6:	c3 01       	movw	r24, r6
     dc8:	b2 01       	movw	r22, r4
     dca:	a5 01       	movw	r20, r10
     dcc:	94 01       	movw	r18, r8
     dce:	54 d5       	rcall	.+2728   	; 0x1878 <__udivmodsi4>

	for (exp = -7; exp < 7; exp++) {
		if (ratio < limit) {
     dd0:	2f 3f       	cpi	r18, 0xFF	; 255
     dd2:	31 05       	cpc	r19, r1
     dd4:	41 05       	cpc	r20, r1
     dd6:	51 05       	cpc	r21, r1
     dd8:	08 f4       	brcc	.+2      	; 0xddc <usart_set_baudrate+0xa6>
     dda:	8e c0       	rjmp	.+284    	; 0xef8 <usart_set_baudrate+0x1c2>
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
		baud *= 2;
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
     ddc:	c1 2c       	mov	r12, r1
     dde:	d1 2c       	mov	r13, r1
     de0:	76 01       	movw	r14, r12
     de2:	ca 94       	dec	r12
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
     de4:	19 ef       	ldi	r17, 0xF9	; 249
     de6:	05 c0       	rjmp	.+10     	; 0xdf2 <usart_set_baudrate+0xbc>
		if (ratio < limit) {
     de8:	2c 15       	cp	r18, r12
     dea:	3d 05       	cpc	r19, r13
     dec:	4e 05       	cpc	r20, r14
     dee:	5f 05       	cpc	r21, r15
     df0:	68 f0       	brcs	.+26     	; 0xe0c <usart_set_baudrate+0xd6>
			break;
		}

		limit <<= 1;
     df2:	cc 0c       	add	r12, r12
     df4:	dd 1c       	adc	r13, r13
     df6:	ee 1c       	adc	r14, r14
     df8:	ff 1c       	adc	r15, r15

		if (exp < -3) {
     dfa:	1d 3f       	cpi	r17, 0xFD	; 253
     dfc:	14 f4       	brge	.+4      	; 0xe02 <usart_set_baudrate+0xcc>
			limit |= 1;
     dfe:	68 94       	set
     e00:	c0 f8       	bld	r12, 0

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
     e02:	1f 5f       	subi	r17, 0xFF	; 255
     e04:	17 30       	cpi	r17, 0x07	; 7
     e06:	81 f7       	brne	.-32     	; 0xde8 <usart_set_baudrate+0xb2>
     e08:	21 2f       	mov	r18, r17
     e0a:	4e c0       	rjmp	.+156    	; 0xea8 <usart_set_baudrate+0x172>
     e0c:	21 2f       	mov	r18, r17
	 * point.
	 *
	 * The formula for calculating BSEL is slightly different when exp is
	 * negative than it is when exp is positive.
	 */
	if (exp < 0) {
     e0e:	11 23       	and	r17, r17
     e10:	0c f0       	brlt	.+2      	; 0xe14 <usart_set_baudrate+0xde>
     e12:	4a c0       	rjmp	.+148    	; 0xea8 <usart_set_baudrate+0x172>
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
     e14:	d5 01       	movw	r26, r10
     e16:	c4 01       	movw	r24, r8
     e18:	88 0f       	add	r24, r24
     e1a:	99 1f       	adc	r25, r25
     e1c:	aa 1f       	adc	r26, r26
     e1e:	bb 1f       	adc	r27, r27
     e20:	88 0f       	add	r24, r24
     e22:	99 1f       	adc	r25, r25
     e24:	aa 1f       	adc	r26, r26
     e26:	bb 1f       	adc	r27, r27
     e28:	88 0f       	add	r24, r24
     e2a:	99 1f       	adc	r25, r25
     e2c:	aa 1f       	adc	r26, r26
     e2e:	bb 1f       	adc	r27, r27
     e30:	48 1a       	sub	r4, r24
     e32:	59 0a       	sbc	r5, r25
     e34:	6a 0a       	sbc	r6, r26
     e36:	7b 0a       	sbc	r7, r27
		/* If we end up with a left-shift after taking the final
		 * divide-by-8 into account, do the shift before the divide.
		 * Otherwise, left-shift the denominator instead (effectively
		 * resulting in an overall right shift.)
		 */
		if (exp <= -3) {
     e38:	1e 3f       	cpi	r17, 0xFE	; 254
     e3a:	ec f4       	brge	.+58     	; 0xe76 <usart_set_baudrate+0x140>
			div = ((cpu_hz << (-exp - 3)) + baud / 2) / baud;
     e3c:	6d ef       	ldi	r22, 0xFD	; 253
     e3e:	7f ef       	ldi	r23, 0xFF	; 255
     e40:	61 1b       	sub	r22, r17
     e42:	71 09       	sbc	r23, r1
     e44:	17 fd       	sbrc	r17, 7
     e46:	73 95       	inc	r23
     e48:	04 c0       	rjmp	.+8      	; 0xe52 <usart_set_baudrate+0x11c>
     e4a:	44 0c       	add	r4, r4
     e4c:	55 1c       	adc	r5, r5
     e4e:	66 1c       	adc	r6, r6
     e50:	77 1c       	adc	r7, r7
     e52:	6a 95       	dec	r22
     e54:	d2 f7       	brpl	.-12     	; 0xe4a <usart_set_baudrate+0x114>
     e56:	d5 01       	movw	r26, r10
     e58:	c4 01       	movw	r24, r8
     e5a:	b6 95       	lsr	r27
     e5c:	a7 95       	ror	r26
     e5e:	97 95       	ror	r25
     e60:	87 95       	ror	r24
     e62:	bc 01       	movw	r22, r24
     e64:	cd 01       	movw	r24, r26
     e66:	64 0d       	add	r22, r4
     e68:	75 1d       	adc	r23, r5
     e6a:	86 1d       	adc	r24, r6
     e6c:	97 1d       	adc	r25, r7
     e6e:	a5 01       	movw	r20, r10
     e70:	94 01       	movw	r18, r8
     e72:	02 d5       	rcall	.+2564   	; 0x1878 <__udivmodsi4>
     e74:	34 c0       	rjmp	.+104    	; 0xede <usart_set_baudrate+0x1a8>
		} else {
			baud <<= exp + 3;
     e76:	23 e0       	ldi	r18, 0x03	; 3
     e78:	21 0f       	add	r18, r17
     e7a:	d5 01       	movw	r26, r10
     e7c:	c4 01       	movw	r24, r8
     e7e:	04 c0       	rjmp	.+8      	; 0xe88 <usart_set_baudrate+0x152>
     e80:	88 0f       	add	r24, r24
     e82:	99 1f       	adc	r25, r25
     e84:	aa 1f       	adc	r26, r26
     e86:	bb 1f       	adc	r27, r27
     e88:	2a 95       	dec	r18
     e8a:	d2 f7       	brpl	.-12     	; 0xe80 <usart_set_baudrate+0x14a>
     e8c:	9c 01       	movw	r18, r24
     e8e:	ad 01       	movw	r20, r26
			div = (cpu_hz + baud / 2) / baud;
     e90:	b6 95       	lsr	r27
     e92:	a7 95       	ror	r26
     e94:	97 95       	ror	r25
     e96:	87 95       	ror	r24
     e98:	bc 01       	movw	r22, r24
     e9a:	cd 01       	movw	r24, r26
     e9c:	64 0d       	add	r22, r4
     e9e:	75 1d       	adc	r23, r5
     ea0:	86 1d       	adc	r24, r6
     ea2:	97 1d       	adc	r25, r7
     ea4:	e9 d4       	rcall	.+2514   	; 0x1878 <__udivmodsi4>
     ea6:	1b c0       	rjmp	.+54     	; 0xede <usart_set_baudrate+0x1a8>
		}
	} else {
		/* We will always do a right shift in this case, but we need to
		 * shift three extra positions because of the divide-by-8.
		 */
		baud <<= exp + 3;
     ea8:	2d 5f       	subi	r18, 0xFD	; 253
     eaa:	d5 01       	movw	r26, r10
     eac:	c4 01       	movw	r24, r8
     eae:	04 c0       	rjmp	.+8      	; 0xeb8 <usart_set_baudrate+0x182>
     eb0:	88 0f       	add	r24, r24
     eb2:	99 1f       	adc	r25, r25
     eb4:	aa 1f       	adc	r26, r26
     eb6:	bb 1f       	adc	r27, r27
     eb8:	2a 95       	dec	r18
     eba:	d2 f7       	brpl	.-12     	; 0xeb0 <usart_set_baudrate+0x17a>
     ebc:	9c 01       	movw	r18, r24
     ebe:	ad 01       	movw	r20, r26
		div = (cpu_hz + baud / 2) / baud - 1;
     ec0:	b6 95       	lsr	r27
     ec2:	a7 95       	ror	r26
     ec4:	97 95       	ror	r25
     ec6:	87 95       	ror	r24
     ec8:	bc 01       	movw	r22, r24
     eca:	cd 01       	movw	r24, r26
     ecc:	64 0d       	add	r22, r4
     ece:	75 1d       	adc	r23, r5
     ed0:	86 1d       	adc	r24, r6
     ed2:	97 1d       	adc	r25, r7
     ed4:	d1 d4       	rcall	.+2466   	; 0x1878 <__udivmodsi4>
     ed6:	21 50       	subi	r18, 0x01	; 1
     ed8:	31 09       	sbc	r19, r1
     eda:	41 09       	sbc	r20, r1
     edc:	51 09       	sbc	r21, r1
	}

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
     ede:	83 2f       	mov	r24, r19
     ee0:	8f 70       	andi	r24, 0x0F	; 15
     ee2:	12 95       	swap	r17
     ee4:	10 7f       	andi	r17, 0xF0	; 240
     ee6:	18 2b       	or	r17, r24
     ee8:	1f 83       	std	Y+7, r17	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)div;
     eea:	2e 83       	std	Y+6, r18	; 0x06

	return true;
     eec:	81 e0       	ldi	r24, 0x01	; 1
     eee:	18 c0       	rjmp	.+48     	; 0xf20 <usart_set_baudrate+0x1ea>
		max_rate /= 2;
		min_rate /= 2;
	}

	if ((baud > max_rate) || (baud < min_rate)) {
		return false;
     ef0:	80 e0       	ldi	r24, 0x00	; 0
     ef2:	16 c0       	rjmp	.+44     	; 0xf20 <usart_set_baudrate+0x1ea>
     ef4:	80 e0       	ldi	r24, 0x00	; 0
     ef6:	14 c0       	rjmp	.+40     	; 0xf20 <usart_set_baudrate+0x1ea>
	if (exp < 0) {
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
     ef8:	d5 01       	movw	r26, r10
     efa:	c4 01       	movw	r24, r8
     efc:	88 0f       	add	r24, r24
     efe:	99 1f       	adc	r25, r25
     f00:	aa 1f       	adc	r26, r26
     f02:	bb 1f       	adc	r27, r27
     f04:	88 0f       	add	r24, r24
     f06:	99 1f       	adc	r25, r25
     f08:	aa 1f       	adc	r26, r26
     f0a:	bb 1f       	adc	r27, r27
     f0c:	88 0f       	add	r24, r24
     f0e:	99 1f       	adc	r25, r25
     f10:	aa 1f       	adc	r26, r26
     f12:	bb 1f       	adc	r27, r27
     f14:	48 1a       	sub	r4, r24
     f16:	59 0a       	sbc	r5, r25
     f18:	6a 0a       	sbc	r6, r26
     f1a:	7b 0a       	sbc	r7, r27

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
     f1c:	19 ef       	ldi	r17, 0xF9	; 249
     f1e:	8e cf       	rjmp	.-228    	; 0xe3c <usart_set_baudrate+0x106>

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
	(usart)->BAUDCTRLA = (uint8_t)div;

	return true;
}
     f20:	df 91       	pop	r29
     f22:	cf 91       	pop	r28
     f24:	1f 91       	pop	r17
     f26:	0f 91       	pop	r16
     f28:	ff 90       	pop	r15
     f2a:	ef 90       	pop	r14
     f2c:	df 90       	pop	r13
     f2e:	cf 90       	pop	r12
     f30:	bf 90       	pop	r11
     f32:	af 90       	pop	r10
     f34:	9f 90       	pop	r9
     f36:	8f 90       	pop	r8
     f38:	7f 90       	pop	r7
     f3a:	6f 90       	pop	r6
     f3c:	5f 90       	pop	r5
     f3e:	4f 90       	pop	r4
     f40:	08 95       	ret

00000f42 <usart_init_rs232>:
 *
 * \retval true if the initialization was successfull
 * \retval false if the initialization failed (error in baud rate calculation)
 */
bool usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
     f42:	0f 93       	push	r16
     f44:	1f 93       	push	r17
     f46:	cf 93       	push	r28
     f48:	df 93       	push	r29
     f4a:	ec 01       	movw	r28, r24
     f4c:	8b 01       	movw	r16, r22
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
     f4e:	00 97       	sbiw	r24, 0x00	; 0
     f50:	09 f4       	brne	.+2      	; 0xf54 <usart_init_rs232+0x12>
     f52:	e6 c0       	rjmp	.+460    	; 0x1120 <usart_init_rs232+0x1de>
		Assert(false);
	}
#ifdef AES
	else if (module == &AES) {
     f54:	80 3c       	cpi	r24, 0xC0	; 192
     f56:	91 05       	cpc	r25, r1
     f58:	21 f4       	brne	.+8      	; 0xf62 <usart_init_rs232+0x20>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_AES);
     f5a:	60 e1       	ldi	r22, 0x10	; 16
     f5c:	80 e0       	ldi	r24, 0x00	; 0
     f5e:	7d d3       	rcall	.+1786   	; 0x165a <sysclk_enable_module>
     f60:	df c0       	rjmp	.+446    	; 0x1120 <usart_init_rs232+0x1de>
	else if (module == &RTC) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
     f62:	c0 38       	cpi	r28, 0x80	; 128
     f64:	81 e0       	ldi	r24, 0x01	; 1
     f66:	d8 07       	cpc	r29, r24
     f68:	21 f4       	brne	.+8      	; 0xf72 <usart_init_rs232+0x30>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
     f6a:	62 e0       	ldi	r22, 0x02	; 2
     f6c:	80 e0       	ldi	r24, 0x00	; 0
     f6e:	75 d3       	rcall	.+1770   	; 0x165a <sysclk_enable_module>
     f70:	d7 c0       	rjmp	.+430    	; 0x1120 <usart_init_rs232+0x1de>
	}
#endif
#ifdef DMA
	else if (module == &DMA) {
     f72:	c1 15       	cp	r28, r1
     f74:	e1 e0       	ldi	r30, 0x01	; 1
     f76:	de 07       	cpc	r29, r30
     f78:	21 f4       	brne	.+8      	; 0xf82 <usart_init_rs232+0x40>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
     f7a:	61 e0       	ldi	r22, 0x01	; 1
     f7c:	80 e0       	ldi	r24, 0x00	; 0
     f7e:	6d d3       	rcall	.+1754   	; 0x165a <sysclk_enable_module>
     f80:	cf c0       	rjmp	.+414    	; 0x1120 <usart_init_rs232+0x1de>
	else if (module == &EDMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
     f82:	c0 38       	cpi	r28, 0x80	; 128
     f84:	f3 e0       	ldi	r31, 0x03	; 3
     f86:	df 07       	cpc	r29, r31
     f88:	21 f4       	brne	.+8      	; 0xf92 <usart_init_rs232+0x50>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
     f8a:	61 e0       	ldi	r22, 0x01	; 1
     f8c:	81 e0       	ldi	r24, 0x01	; 1
     f8e:	65 d3       	rcall	.+1738   	; 0x165a <sysclk_enable_module>
     f90:	c7 c0       	rjmp	.+398    	; 0x1120 <usart_init_rs232+0x1de>
	}
#endif
#ifdef ACB
	else if (module == &ACB) {
     f92:	c0 39       	cpi	r28, 0x90	; 144
     f94:	83 e0       	ldi	r24, 0x03	; 3
     f96:	d8 07       	cpc	r29, r24
     f98:	21 f4       	brne	.+8      	; 0xfa2 <usart_init_rs232+0x60>
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
     f9a:	61 e0       	ldi	r22, 0x01	; 1
     f9c:	82 e0       	ldi	r24, 0x02	; 2
     f9e:	5d d3       	rcall	.+1722   	; 0x165a <sysclk_enable_module>
     fa0:	bf c0       	rjmp	.+382    	; 0x1120 <usart_init_rs232+0x1de>
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
     fa2:	c1 15       	cp	r28, r1
     fa4:	e2 e0       	ldi	r30, 0x02	; 2
     fa6:	de 07       	cpc	r29, r30
     fa8:	21 f4       	brne	.+8      	; 0xfb2 <usart_init_rs232+0x70>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     faa:	62 e0       	ldi	r22, 0x02	; 2
     fac:	81 e0       	ldi	r24, 0x01	; 1
     fae:	55 d3       	rcall	.+1706   	; 0x165a <sysclk_enable_module>
     fb0:	b7 c0       	rjmp	.+366    	; 0x1120 <usart_init_rs232+0x1de>
	}
#endif
#ifdef ADCB
	else if (module == &ADCB) {
     fb2:	c0 34       	cpi	r28, 0x40	; 64
     fb4:	f2 e0       	ldi	r31, 0x02	; 2
     fb6:	df 07       	cpc	r29, r31
     fb8:	21 f4       	brne	.+8      	; 0xfc2 <usart_init_rs232+0x80>
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
     fba:	62 e0       	ldi	r22, 0x02	; 2
     fbc:	82 e0       	ldi	r24, 0x02	; 2
     fbe:	4d d3       	rcall	.+1690   	; 0x165a <sysclk_enable_module>
     fc0:	af c0       	rjmp	.+350    	; 0x1120 <usart_init_rs232+0x1de>
	}
#endif
// Workaround for bad XMEGA D header file
#if !XMEGA_D
#ifdef DACB
	else if (module == &DACB) {
     fc2:	c0 32       	cpi	r28, 0x20	; 32
     fc4:	83 e0       	ldi	r24, 0x03	; 3
     fc6:	d8 07       	cpc	r29, r24
     fc8:	21 f4       	brne	.+8      	; 0xfd2 <usart_init_rs232+0x90>
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_DAC);
     fca:	64 e0       	ldi	r22, 0x04	; 4
     fcc:	82 e0       	ldi	r24, 0x02	; 2
     fce:	45 d3       	rcall	.+1674   	; 0x165a <sysclk_enable_module>
     fd0:	a7 c0       	rjmp	.+334    	; 0x1120 <usart_init_rs232+0x1de>
	}
#endif
#endif // Workaround end
#ifdef TCC0
	else if (module == &TCC0) {
     fd2:	c1 15       	cp	r28, r1
     fd4:	e8 e0       	ldi	r30, 0x08	; 8
     fd6:	de 07       	cpc	r29, r30
     fd8:	21 f4       	brne	.+8      	; 0xfe2 <usart_init_rs232+0xa0>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
     fda:	61 e0       	ldi	r22, 0x01	; 1
     fdc:	83 e0       	ldi	r24, 0x03	; 3
     fde:	3d d3       	rcall	.+1658   	; 0x165a <sysclk_enable_module>
     fe0:	9f c0       	rjmp	.+318    	; 0x1120 <usart_init_rs232+0x1de>
	}
#endif
#ifdef TCD0
	else if (module == &TCD0) {
     fe2:	c1 15       	cp	r28, r1
     fe4:	f9 e0       	ldi	r31, 0x09	; 9
     fe6:	df 07       	cpc	r29, r31
     fe8:	21 f4       	brne	.+8      	; 0xff2 <usart_init_rs232+0xb0>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
     fea:	61 e0       	ldi	r22, 0x01	; 1
     fec:	84 e0       	ldi	r24, 0x04	; 4
     fee:	35 d3       	rcall	.+1642   	; 0x165a <sysclk_enable_module>
     ff0:	97 c0       	rjmp	.+302    	; 0x1120 <usart_init_rs232+0x1de>
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
     ff2:	c1 15       	cp	r28, r1
     ff4:	8a e0       	ldi	r24, 0x0A	; 10
     ff6:	d8 07       	cpc	r29, r24
     ff8:	21 f4       	brne	.+8      	; 0x1002 <usart_init_rs232+0xc0>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
     ffa:	61 e0       	ldi	r22, 0x01	; 1
     ffc:	85 e0       	ldi	r24, 0x05	; 5
     ffe:	2d d3       	rcall	.+1626   	; 0x165a <sysclk_enable_module>
    1000:	8f c0       	rjmp	.+286    	; 0x1120 <usart_init_rs232+0x1de>
	}
#endif
#ifdef TCF0
	else if (module == &TCF0) {
    1002:	c1 15       	cp	r28, r1
    1004:	eb e0       	ldi	r30, 0x0B	; 11
    1006:	de 07       	cpc	r29, r30
    1008:	21 f4       	brne	.+8      	; 0x1012 <usart_init_rs232+0xd0>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
    100a:	61 e0       	ldi	r22, 0x01	; 1
    100c:	86 e0       	ldi	r24, 0x06	; 6
    100e:	25 d3       	rcall	.+1610   	; 0x165a <sysclk_enable_module>
    1010:	87 c0       	rjmp	.+270    	; 0x1120 <usart_init_rs232+0x1de>
	}
#endif
#ifdef TCC1
	else if (module == &TCC1) {
    1012:	c0 34       	cpi	r28, 0x40	; 64
    1014:	f8 e0       	ldi	r31, 0x08	; 8
    1016:	df 07       	cpc	r29, r31
    1018:	21 f4       	brne	.+8      	; 0x1022 <usart_init_rs232+0xe0>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
    101a:	62 e0       	ldi	r22, 0x02	; 2
    101c:	83 e0       	ldi	r24, 0x03	; 3
    101e:	1d d3       	rcall	.+1594   	; 0x165a <sysclk_enable_module>
    1020:	7f c0       	rjmp	.+254    	; 0x1120 <usart_init_rs232+0x1de>
	}
#endif
#ifdef TCD1
	else if (module == &TCD1) {
    1022:	c0 34       	cpi	r28, 0x40	; 64
    1024:	89 e0       	ldi	r24, 0x09	; 9
    1026:	d8 07       	cpc	r29, r24
    1028:	21 f4       	brne	.+8      	; 0x1032 <usart_init_rs232+0xf0>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
    102a:	62 e0       	ldi	r22, 0x02	; 2
    102c:	84 e0       	ldi	r24, 0x04	; 4
    102e:	15 d3       	rcall	.+1578   	; 0x165a <sysclk_enable_module>
    1030:	77 c0       	rjmp	.+238    	; 0x1120 <usart_init_rs232+0x1de>
	}
#endif
#ifdef TCE1
	else if (module == &TCE1) {
    1032:	c0 34       	cpi	r28, 0x40	; 64
    1034:	ea e0       	ldi	r30, 0x0A	; 10
    1036:	de 07       	cpc	r29, r30
    1038:	21 f4       	brne	.+8      	; 0x1042 <usart_init_rs232+0x100>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC1);
    103a:	62 e0       	ldi	r22, 0x02	; 2
    103c:	85 e0       	ldi	r24, 0x05	; 5
    103e:	0d d3       	rcall	.+1562   	; 0x165a <sysclk_enable_module>
    1040:	6f c0       	rjmp	.+222    	; 0x1120 <usart_init_rs232+0x1de>
	else if (module == &TCD5) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
    1042:	c0 39       	cpi	r28, 0x90	; 144
    1044:	f8 e0       	ldi	r31, 0x08	; 8
    1046:	df 07       	cpc	r29, r31
    1048:	21 f4       	brne	.+8      	; 0x1052 <usart_init_rs232+0x110>
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    104a:	64 e0       	ldi	r22, 0x04	; 4
    104c:	83 e0       	ldi	r24, 0x03	; 3
    104e:	05 d3       	rcall	.+1546   	; 0x165a <sysclk_enable_module>
    1050:	67 c0       	rjmp	.+206    	; 0x1120 <usart_init_rs232+0x1de>
	}
#endif
#ifdef HIRESD
	else if (module == &HIRESD) {
    1052:	c0 39       	cpi	r28, 0x90	; 144
    1054:	89 e0       	ldi	r24, 0x09	; 9
    1056:	d8 07       	cpc	r29, r24
    1058:	21 f4       	brne	.+8      	; 0x1062 <usart_init_rs232+0x120>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    105a:	64 e0       	ldi	r22, 0x04	; 4
    105c:	84 e0       	ldi	r24, 0x04	; 4
    105e:	fd d2       	rcall	.+1530   	; 0x165a <sysclk_enable_module>
    1060:	5f c0       	rjmp	.+190    	; 0x1120 <usart_init_rs232+0x1de>
	}
#endif
#ifdef HIRESE
	else if (module == &HIRESE) {
    1062:	c0 39       	cpi	r28, 0x90	; 144
    1064:	ea e0       	ldi	r30, 0x0A	; 10
    1066:	de 07       	cpc	r29, r30
    1068:	21 f4       	brne	.+8      	; 0x1072 <usart_init_rs232+0x130>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    106a:	64 e0       	ldi	r22, 0x04	; 4
    106c:	85 e0       	ldi	r24, 0x05	; 5
    106e:	f5 d2       	rcall	.+1514   	; 0x165a <sysclk_enable_module>
    1070:	57 c0       	rjmp	.+174    	; 0x1120 <usart_init_rs232+0x1de>
	}
#endif
#ifdef HIRESF
	else if (module == &HIRESF) {
    1072:	c0 39       	cpi	r28, 0x90	; 144
    1074:	fb e0       	ldi	r31, 0x0B	; 11
    1076:	df 07       	cpc	r29, r31
    1078:	21 f4       	brne	.+8      	; 0x1082 <usart_init_rs232+0x140>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
    107a:	64 e0       	ldi	r22, 0x04	; 4
    107c:	86 e0       	ldi	r24, 0x06	; 6
    107e:	ed d2       	rcall	.+1498   	; 0x165a <sysclk_enable_module>
    1080:	4f c0       	rjmp	.+158    	; 0x1120 <usart_init_rs232+0x1de>
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
    1082:	c0 3c       	cpi	r28, 0xC0	; 192
    1084:	88 e0       	ldi	r24, 0x08	; 8
    1086:	d8 07       	cpc	r29, r24
    1088:	21 f4       	brne	.+8      	; 0x1092 <usart_init_rs232+0x150>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
    108a:	68 e0       	ldi	r22, 0x08	; 8
    108c:	83 e0       	ldi	r24, 0x03	; 3
    108e:	e5 d2       	rcall	.+1482   	; 0x165a <sysclk_enable_module>
    1090:	47 c0       	rjmp	.+142    	; 0x1120 <usart_init_rs232+0x1de>
	}
#endif
#ifdef SPID
	else if (module == &SPID) {
    1092:	c0 3c       	cpi	r28, 0xC0	; 192
    1094:	e9 e0       	ldi	r30, 0x09	; 9
    1096:	de 07       	cpc	r29, r30
    1098:	21 f4       	brne	.+8      	; 0x10a2 <usart_init_rs232+0x160>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_SPI);
    109a:	68 e0       	ldi	r22, 0x08	; 8
    109c:	84 e0       	ldi	r24, 0x04	; 4
    109e:	dd d2       	rcall	.+1466   	; 0x165a <sysclk_enable_module>
    10a0:	3f c0       	rjmp	.+126    	; 0x1120 <usart_init_rs232+0x1de>
	else if (module == &SPIF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
    10a2:	c0 3a       	cpi	r28, 0xA0	; 160
    10a4:	f8 e0       	ldi	r31, 0x08	; 8
    10a6:	df 07       	cpc	r29, r31
    10a8:	21 f4       	brne	.+8      	; 0x10b2 <usart_init_rs232+0x170>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
    10aa:	60 e1       	ldi	r22, 0x10	; 16
    10ac:	83 e0       	ldi	r24, 0x03	; 3
    10ae:	d5 d2       	rcall	.+1450   	; 0x165a <sysclk_enable_module>
    10b0:	37 c0       	rjmp	.+110    	; 0x1120 <usart_init_rs232+0x1de>
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
    10b2:	c0 3a       	cpi	r28, 0xA0	; 160
    10b4:	89 e0       	ldi	r24, 0x09	; 9
    10b6:	d8 07       	cpc	r29, r24
    10b8:	21 f4       	brne	.+8      	; 0x10c2 <usart_init_rs232+0x180>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
    10ba:	60 e1       	ldi	r22, 0x10	; 16
    10bc:	84 e0       	ldi	r24, 0x04	; 4
    10be:	cd d2       	rcall	.+1434   	; 0x165a <sysclk_enable_module>
    10c0:	2f c0       	rjmp	.+94     	; 0x1120 <usart_init_rs232+0x1de>
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
    10c2:	c0 3a       	cpi	r28, 0xA0	; 160
    10c4:	ea e0       	ldi	r30, 0x0A	; 10
    10c6:	de 07       	cpc	r29, r30
    10c8:	21 f4       	brne	.+8      	; 0x10d2 <usart_init_rs232+0x190>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
    10ca:	60 e1       	ldi	r22, 0x10	; 16
    10cc:	85 e0       	ldi	r24, 0x05	; 5
    10ce:	c5 d2       	rcall	.+1418   	; 0x165a <sysclk_enable_module>
    10d0:	27 c0       	rjmp	.+78     	; 0x1120 <usart_init_rs232+0x1de>
	}
#endif
#ifdef USARTF0
	else if (module == &USARTF0) {
    10d2:	c0 3a       	cpi	r28, 0xA0	; 160
    10d4:	fb e0       	ldi	r31, 0x0B	; 11
    10d6:	df 07       	cpc	r29, r31
    10d8:	21 f4       	brne	.+8      	; 0x10e2 <usart_init_rs232+0x1a0>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART0);
    10da:	60 e1       	ldi	r22, 0x10	; 16
    10dc:	86 e0       	ldi	r24, 0x06	; 6
    10de:	bd d2       	rcall	.+1402   	; 0x165a <sysclk_enable_module>
    10e0:	1f c0       	rjmp	.+62     	; 0x1120 <usart_init_rs232+0x1de>
	}
#endif
#ifdef USARTC1
	else if (module == &USARTC1) {
    10e2:	c0 3b       	cpi	r28, 0xB0	; 176
    10e4:	88 e0       	ldi	r24, 0x08	; 8
    10e6:	d8 07       	cpc	r29, r24
    10e8:	21 f4       	brne	.+8      	; 0x10f2 <usart_init_rs232+0x1b0>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
    10ea:	60 e2       	ldi	r22, 0x20	; 32
    10ec:	83 e0       	ldi	r24, 0x03	; 3
    10ee:	b5 d2       	rcall	.+1386   	; 0x165a <sysclk_enable_module>
    10f0:	17 c0       	rjmp	.+46     	; 0x1120 <usart_init_rs232+0x1de>
	}
#endif
#ifdef USARTD1
	else if (module == &USARTD1) {
    10f2:	c0 3b       	cpi	r28, 0xB0	; 176
    10f4:	e9 e0       	ldi	r30, 0x09	; 9
    10f6:	de 07       	cpc	r29, r30
    10f8:	21 f4       	brne	.+8      	; 0x1102 <usart_init_rs232+0x1c0>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
    10fa:	60 e2       	ldi	r22, 0x20	; 32
    10fc:	84 e0       	ldi	r24, 0x04	; 4
    10fe:	ad d2       	rcall	.+1370   	; 0x165a <sysclk_enable_module>
    1100:	0f c0       	rjmp	.+30     	; 0x1120 <usart_init_rs232+0x1de>
	else if (module == &USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
    1102:	c0 38       	cpi	r28, 0x80	; 128
    1104:	f4 e0       	ldi	r31, 0x04	; 4
    1106:	df 07       	cpc	r29, r31
    1108:	21 f4       	brne	.+8      	; 0x1112 <usart_init_rs232+0x1d0>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
    110a:	60 e4       	ldi	r22, 0x40	; 64
    110c:	83 e0       	ldi	r24, 0x03	; 3
    110e:	a5 d2       	rcall	.+1354   	; 0x165a <sysclk_enable_module>
    1110:	07 c0       	rjmp	.+14     	; 0x1120 <usart_init_rs232+0x1de>
	else if (module == &TWID) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
    1112:	c0 3a       	cpi	r28, 0xA0	; 160
    1114:	84 e0       	ldi	r24, 0x04	; 4
    1116:	d8 07       	cpc	r29, r24
    1118:	19 f4       	brne	.+6      	; 0x1120 <usart_init_rs232+0x1de>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
    111a:	60 e4       	ldi	r22, 0x40	; 64
    111c:	85 e0       	ldi	r24, 0x05	; 5
    111e:	9d d2       	rcall	.+1338   	; 0x165a <sysclk_enable_module>
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
    1120:	8d 81       	ldd	r24, Y+5	; 0x05
    1122:	8f 73       	andi	r24, 0x3F	; 63
    1124:	8d 83       	std	Y+5, r24	; 0x05
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->CTRLC = (uint8_t)charSize | parityMode
    1126:	f8 01       	movw	r30, r16
    1128:	94 81       	ldd	r25, Z+4	; 0x04
    112a:	85 81       	ldd	r24, Z+5	; 0x05
    112c:	89 2b       	or	r24, r25
    112e:	96 81       	ldd	r25, Z+6	; 0x06
    1130:	99 23       	and	r25, r25
    1132:	11 f0       	breq	.+4      	; 0x1138 <usart_init_rs232+0x1f6>
    1134:	98 e0       	ldi	r25, 0x08	; 8
    1136:	01 c0       	rjmp	.+2      	; 0x113a <usart_init_rs232+0x1f8>
    1138:	90 e0       	ldi	r25, 0x00	; 0
    113a:	89 2b       	or	r24, r25
    113c:	8d 83       	std	Y+5, r24	; 0x05
	bool result;
	sysclk_enable_peripheral_clock(usart);
	usart_set_mode(usart, USART_CMODE_ASYNCHRONOUS_gc);
	usart_format_set(usart, opt->charlength, opt->paritytype,
			opt->stopbits);
	result = usart_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
    113e:	f8 01       	movw	r30, r16
    1140:	40 81       	ld	r20, Z
    1142:	51 81       	ldd	r21, Z+1	; 0x01
    1144:	62 81       	ldd	r22, Z+2	; 0x02
    1146:	73 81       	ldd	r23, Z+3	; 0x03
    1148:	00 e8       	ldi	r16, 0x80	; 128
    114a:	14 e8       	ldi	r17, 0x84	; 132
    114c:	2e e1       	ldi	r18, 0x1E	; 30
    114e:	30 e0       	ldi	r19, 0x00	; 0
    1150:	ce 01       	movw	r24, r28
    1152:	f1 dd       	rcall	.-1054   	; 0xd36 <usart_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
    1154:	9c 81       	ldd	r25, Y+4	; 0x04
    1156:	98 60       	ori	r25, 0x08	; 8
    1158:	9c 83       	std	Y+4, r25	; 0x04
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
    115a:	9c 81       	ldd	r25, Y+4	; 0x04
    115c:	90 61       	ori	r25, 0x10	; 16
    115e:	9c 83       	std	Y+4, r25	; 0x04
	usart_tx_enable(usart);
	usart_rx_enable(usart);
	
	return result;
}
    1160:	df 91       	pop	r29
    1162:	cf 91       	pop	r28
    1164:	1f 91       	pop	r17
    1166:	0f 91       	pop	r16
    1168:	08 95       	ret

0000116a <usart_spi_set_baudrate>:
 * \param usart The USART(SPI) module.
 * \param baud The baudrate.
 * \param cpu_hz The CPU frequency.
 */
void usart_spi_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
    116a:	cf 92       	push	r12
    116c:	df 92       	push	r13
    116e:	ef 92       	push	r14
    1170:	ff 92       	push	r15
    1172:	0f 93       	push	r16
    1174:	1f 93       	push	r17
    1176:	cf 93       	push	r28
    1178:	df 93       	push	r29
    117a:	ec 01       	movw	r28, r24
	uint16_t bsel_value;

	/* Check if baudrate is less than the maximim limit specified in
	 * datasheet */
	if (baud < (cpu_hz / 2)) {
    117c:	68 01       	movw	r12, r16
    117e:	79 01       	movw	r14, r18
    1180:	f6 94       	lsr	r15
    1182:	e7 94       	ror	r14
    1184:	d7 94       	ror	r13
    1186:	c7 94       	ror	r12
    1188:	4c 15       	cp	r20, r12
    118a:	5d 05       	cpc	r21, r13
    118c:	6e 05       	cpc	r22, r14
    118e:	7f 05       	cpc	r23, r15
    1190:	70 f4       	brcc	.+28     	; 0x11ae <usart_spi_set_baudrate+0x44>
		bsel_value = (cpu_hz / (baud * 2)) - 1;
    1192:	6a 01       	movw	r12, r20
    1194:	7b 01       	movw	r14, r22
    1196:	cc 0c       	add	r12, r12
    1198:	dd 1c       	adc	r13, r13
    119a:	ee 1c       	adc	r14, r14
    119c:	ff 1c       	adc	r15, r15
    119e:	c9 01       	movw	r24, r18
    11a0:	b8 01       	movw	r22, r16
    11a2:	a7 01       	movw	r20, r14
    11a4:	96 01       	movw	r18, r12
    11a6:	68 d3       	rcall	.+1744   	; 0x1878 <__udivmodsi4>
    11a8:	21 50       	subi	r18, 0x01	; 1
    11aa:	31 09       	sbc	r19, r1
    11ac:	02 c0       	rjmp	.+4      	; 0x11b2 <usart_spi_set_baudrate+0x48>
	} else {
		/* If baudrate is not within the specfication in datasheet,
		 * assign maximum baudrate possible for the current CPU frequency */
		bsel_value = 0;
    11ae:	20 e0       	ldi	r18, 0x00	; 0
    11b0:	30 e0       	ldi	r19, 0x00	; 0
	}

	(usart)->BAUDCTRLB = (uint8_t)((~USART_BSCALE_gm) & (bsel_value >> 8));
    11b2:	83 2f       	mov	r24, r19
    11b4:	8f 70       	andi	r24, 0x0F	; 15
    11b6:	8f 83       	std	Y+7, r24	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)(bsel_value);
    11b8:	2e 83       	std	Y+6, r18	; 0x06
}
    11ba:	df 91       	pop	r29
    11bc:	cf 91       	pop	r28
    11be:	1f 91       	pop	r17
    11c0:	0f 91       	pop	r16
    11c2:	ff 90       	pop	r15
    11c4:	ef 90       	pop	r14
    11c6:	df 90       	pop	r13
    11c8:	cf 90       	pop	r12
    11ca:	08 95       	ret

000011cc <usart_init_spi>:
 *
 * \param usart The USART module.
 * \param opt The RS232 configuration option.
 */
void usart_init_spi(USART_t *usart, const usart_spi_options_t *opt)
{
    11cc:	ff 92       	push	r15
    11ce:	0f 93       	push	r16
    11d0:	1f 93       	push	r17
    11d2:	cf 93       	push	r28
    11d4:	df 93       	push	r29
    11d6:	ec 01       	movw	r28, r24
    11d8:	8b 01       	movw	r16, r22
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
    11da:	00 97       	sbiw	r24, 0x00	; 0
    11dc:	09 f4       	brne	.+2      	; 0x11e0 <usart_init_spi+0x14>
    11de:	9b c1       	rjmp	.+822    	; 0x1516 <usart_init_spi+0x34a>
		Assert(false);
	}
#ifdef AES
	else if (module == &AES) {
    11e0:	80 3c       	cpi	r24, 0xC0	; 192
    11e2:	91 05       	cpc	r25, r1
    11e4:	21 f4       	brne	.+8      	; 0x11ee <usart_init_spi+0x22>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_AES);
    11e6:	60 e1       	ldi	r22, 0x10	; 16
    11e8:	80 e0       	ldi	r24, 0x00	; 0
    11ea:	37 d2       	rcall	.+1134   	; 0x165a <sysclk_enable_module>
    11ec:	94 c1       	rjmp	.+808    	; 0x1516 <usart_init_spi+0x34a>
	else if (module == &RTC) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
    11ee:	80 38       	cpi	r24, 0x80	; 128
    11f0:	21 e0       	ldi	r18, 0x01	; 1
    11f2:	92 07       	cpc	r25, r18
    11f4:	21 f4       	brne	.+8      	; 0x11fe <usart_init_spi+0x32>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
    11f6:	62 e0       	ldi	r22, 0x02	; 2
    11f8:	80 e0       	ldi	r24, 0x00	; 0
    11fa:	2f d2       	rcall	.+1118   	; 0x165a <sysclk_enable_module>
    11fc:	8c c1       	rjmp	.+792    	; 0x1516 <usart_init_spi+0x34a>
	}
#endif
#ifdef DMA
	else if (module == &DMA) {
    11fe:	c1 15       	cp	r28, r1
    1200:	81 e0       	ldi	r24, 0x01	; 1
    1202:	d8 07       	cpc	r29, r24
    1204:	21 f4       	brne	.+8      	; 0x120e <usart_init_spi+0x42>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
    1206:	61 e0       	ldi	r22, 0x01	; 1
    1208:	80 e0       	ldi	r24, 0x00	; 0
    120a:	27 d2       	rcall	.+1102   	; 0x165a <sysclk_enable_module>
    120c:	84 c1       	rjmp	.+776    	; 0x1516 <usart_init_spi+0x34a>
	else if (module == &EDMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
    120e:	c0 38       	cpi	r28, 0x80	; 128
    1210:	e3 e0       	ldi	r30, 0x03	; 3
    1212:	de 07       	cpc	r29, r30
    1214:	21 f4       	brne	.+8      	; 0x121e <usart_init_spi+0x52>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
    1216:	61 e0       	ldi	r22, 0x01	; 1
    1218:	81 e0       	ldi	r24, 0x01	; 1
    121a:	1f d2       	rcall	.+1086   	; 0x165a <sysclk_enable_module>
    121c:	7c c1       	rjmp	.+760    	; 0x1516 <usart_init_spi+0x34a>
	}
#endif
#ifdef ACB
	else if (module == &ACB) {
    121e:	c0 39       	cpi	r28, 0x90	; 144
    1220:	f3 e0       	ldi	r31, 0x03	; 3
    1222:	df 07       	cpc	r29, r31
    1224:	21 f4       	brne	.+8      	; 0x122e <usart_init_spi+0x62>
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
    1226:	61 e0       	ldi	r22, 0x01	; 1
    1228:	82 e0       	ldi	r24, 0x02	; 2
    122a:	17 d2       	rcall	.+1070   	; 0x165a <sysclk_enable_module>
    122c:	74 c1       	rjmp	.+744    	; 0x1516 <usart_init_spi+0x34a>
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
    122e:	c1 15       	cp	r28, r1
    1230:	22 e0       	ldi	r18, 0x02	; 2
    1232:	d2 07       	cpc	r29, r18
    1234:	21 f4       	brne	.+8      	; 0x123e <usart_init_spi+0x72>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    1236:	62 e0       	ldi	r22, 0x02	; 2
    1238:	81 e0       	ldi	r24, 0x01	; 1
    123a:	0f d2       	rcall	.+1054   	; 0x165a <sysclk_enable_module>
    123c:	6c c1       	rjmp	.+728    	; 0x1516 <usart_init_spi+0x34a>
	}
#endif
#ifdef ADCB
	else if (module == &ADCB) {
    123e:	c0 34       	cpi	r28, 0x40	; 64
    1240:	82 e0       	ldi	r24, 0x02	; 2
    1242:	d8 07       	cpc	r29, r24
    1244:	21 f4       	brne	.+8      	; 0x124e <usart_init_spi+0x82>
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
    1246:	62 e0       	ldi	r22, 0x02	; 2
    1248:	82 e0       	ldi	r24, 0x02	; 2
    124a:	07 d2       	rcall	.+1038   	; 0x165a <sysclk_enable_module>
    124c:	64 c1       	rjmp	.+712    	; 0x1516 <usart_init_spi+0x34a>
	}
#endif
// Workaround for bad XMEGA D header file
#if !XMEGA_D
#ifdef DACB
	else if (module == &DACB) {
    124e:	c0 32       	cpi	r28, 0x20	; 32
    1250:	e3 e0       	ldi	r30, 0x03	; 3
    1252:	de 07       	cpc	r29, r30
    1254:	21 f4       	brne	.+8      	; 0x125e <usart_init_spi+0x92>
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_DAC);
    1256:	64 e0       	ldi	r22, 0x04	; 4
    1258:	82 e0       	ldi	r24, 0x02	; 2
    125a:	ff d1       	rcall	.+1022   	; 0x165a <sysclk_enable_module>
    125c:	5c c1       	rjmp	.+696    	; 0x1516 <usart_init_spi+0x34a>
	}
#endif
#endif // Workaround end
#ifdef TCC0
	else if (module == &TCC0) {
    125e:	c1 15       	cp	r28, r1
    1260:	f8 e0       	ldi	r31, 0x08	; 8
    1262:	df 07       	cpc	r29, r31
    1264:	21 f4       	brne	.+8      	; 0x126e <usart_init_spi+0xa2>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
    1266:	61 e0       	ldi	r22, 0x01	; 1
    1268:	83 e0       	ldi	r24, 0x03	; 3
    126a:	f7 d1       	rcall	.+1006   	; 0x165a <sysclk_enable_module>
    126c:	54 c1       	rjmp	.+680    	; 0x1516 <usart_init_spi+0x34a>
	}
#endif
#ifdef TCD0
	else if (module == &TCD0) {
    126e:	c1 15       	cp	r28, r1
    1270:	29 e0       	ldi	r18, 0x09	; 9
    1272:	d2 07       	cpc	r29, r18
    1274:	21 f4       	brne	.+8      	; 0x127e <usart_init_spi+0xb2>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
    1276:	61 e0       	ldi	r22, 0x01	; 1
    1278:	84 e0       	ldi	r24, 0x04	; 4
    127a:	ef d1       	rcall	.+990    	; 0x165a <sysclk_enable_module>
    127c:	4c c1       	rjmp	.+664    	; 0x1516 <usart_init_spi+0x34a>
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
    127e:	c1 15       	cp	r28, r1
    1280:	8a e0       	ldi	r24, 0x0A	; 10
    1282:	d8 07       	cpc	r29, r24
    1284:	21 f4       	brne	.+8      	; 0x128e <usart_init_spi+0xc2>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
    1286:	61 e0       	ldi	r22, 0x01	; 1
    1288:	85 e0       	ldi	r24, 0x05	; 5
    128a:	e7 d1       	rcall	.+974    	; 0x165a <sysclk_enable_module>
    128c:	44 c1       	rjmp	.+648    	; 0x1516 <usart_init_spi+0x34a>
	}
#endif
#ifdef TCF0
	else if (module == &TCF0) {
    128e:	c1 15       	cp	r28, r1
    1290:	eb e0       	ldi	r30, 0x0B	; 11
    1292:	de 07       	cpc	r29, r30
    1294:	21 f4       	brne	.+8      	; 0x129e <usart_init_spi+0xd2>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
    1296:	61 e0       	ldi	r22, 0x01	; 1
    1298:	86 e0       	ldi	r24, 0x06	; 6
    129a:	df d1       	rcall	.+958    	; 0x165a <sysclk_enable_module>
    129c:	3c c1       	rjmp	.+632    	; 0x1516 <usart_init_spi+0x34a>
	}
#endif
#ifdef TCC1
	else if (module == &TCC1) {
    129e:	c0 34       	cpi	r28, 0x40	; 64
    12a0:	f8 e0       	ldi	r31, 0x08	; 8
    12a2:	df 07       	cpc	r29, r31
    12a4:	21 f4       	brne	.+8      	; 0x12ae <usart_init_spi+0xe2>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
    12a6:	62 e0       	ldi	r22, 0x02	; 2
    12a8:	83 e0       	ldi	r24, 0x03	; 3
    12aa:	d7 d1       	rcall	.+942    	; 0x165a <sysclk_enable_module>
    12ac:	34 c1       	rjmp	.+616    	; 0x1516 <usart_init_spi+0x34a>
	}
#endif
#ifdef TCD1
	else if (module == &TCD1) {
    12ae:	c0 34       	cpi	r28, 0x40	; 64
    12b0:	29 e0       	ldi	r18, 0x09	; 9
    12b2:	d2 07       	cpc	r29, r18
    12b4:	21 f4       	brne	.+8      	; 0x12be <usart_init_spi+0xf2>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
    12b6:	62 e0       	ldi	r22, 0x02	; 2
    12b8:	84 e0       	ldi	r24, 0x04	; 4
    12ba:	cf d1       	rcall	.+926    	; 0x165a <sysclk_enable_module>
    12bc:	2c c1       	rjmp	.+600    	; 0x1516 <usart_init_spi+0x34a>
	}
#endif
#ifdef TCE1
	else if (module == &TCE1) {
    12be:	c0 34       	cpi	r28, 0x40	; 64
    12c0:	8a e0       	ldi	r24, 0x0A	; 10
    12c2:	d8 07       	cpc	r29, r24
    12c4:	21 f4       	brne	.+8      	; 0x12ce <usart_init_spi+0x102>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC1);
    12c6:	62 e0       	ldi	r22, 0x02	; 2
    12c8:	85 e0       	ldi	r24, 0x05	; 5
    12ca:	c7 d1       	rcall	.+910    	; 0x165a <sysclk_enable_module>
    12cc:	24 c1       	rjmp	.+584    	; 0x1516 <usart_init_spi+0x34a>
	else if (module == &TCD5) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
    12ce:	c0 39       	cpi	r28, 0x90	; 144
    12d0:	e8 e0       	ldi	r30, 0x08	; 8
    12d2:	de 07       	cpc	r29, r30
    12d4:	21 f4       	brne	.+8      	; 0x12de <usart_init_spi+0x112>
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    12d6:	64 e0       	ldi	r22, 0x04	; 4
    12d8:	83 e0       	ldi	r24, 0x03	; 3
    12da:	bf d1       	rcall	.+894    	; 0x165a <sysclk_enable_module>
    12dc:	1c c1       	rjmp	.+568    	; 0x1516 <usart_init_spi+0x34a>
	}
#endif
#ifdef HIRESD
	else if (module == &HIRESD) {
    12de:	c0 39       	cpi	r28, 0x90	; 144
    12e0:	f9 e0       	ldi	r31, 0x09	; 9
    12e2:	df 07       	cpc	r29, r31
    12e4:	21 f4       	brne	.+8      	; 0x12ee <usart_init_spi+0x122>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    12e6:	64 e0       	ldi	r22, 0x04	; 4
    12e8:	84 e0       	ldi	r24, 0x04	; 4
    12ea:	b7 d1       	rcall	.+878    	; 0x165a <sysclk_enable_module>
    12ec:	14 c1       	rjmp	.+552    	; 0x1516 <usart_init_spi+0x34a>
	}
#endif
#ifdef HIRESE
	else if (module == &HIRESE) {
    12ee:	c0 39       	cpi	r28, 0x90	; 144
    12f0:	2a e0       	ldi	r18, 0x0A	; 10
    12f2:	d2 07       	cpc	r29, r18
    12f4:	21 f4       	brne	.+8      	; 0x12fe <usart_init_spi+0x132>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    12f6:	64 e0       	ldi	r22, 0x04	; 4
    12f8:	85 e0       	ldi	r24, 0x05	; 5
    12fa:	af d1       	rcall	.+862    	; 0x165a <sysclk_enable_module>
    12fc:	0c c1       	rjmp	.+536    	; 0x1516 <usart_init_spi+0x34a>
	}
#endif
#ifdef HIRESF
	else if (module == &HIRESF) {
    12fe:	c0 39       	cpi	r28, 0x90	; 144
    1300:	8b e0       	ldi	r24, 0x0B	; 11
    1302:	d8 07       	cpc	r29, r24
    1304:	21 f4       	brne	.+8      	; 0x130e <usart_init_spi+0x142>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
    1306:	64 e0       	ldi	r22, 0x04	; 4
    1308:	86 e0       	ldi	r24, 0x06	; 6
    130a:	a7 d1       	rcall	.+846    	; 0x165a <sysclk_enable_module>
    130c:	04 c1       	rjmp	.+520    	; 0x1516 <usart_init_spi+0x34a>
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
    130e:	c0 3c       	cpi	r28, 0xC0	; 192
    1310:	e8 e0       	ldi	r30, 0x08	; 8
    1312:	de 07       	cpc	r29, r30
    1314:	21 f4       	brne	.+8      	; 0x131e <usart_init_spi+0x152>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
    1316:	68 e0       	ldi	r22, 0x08	; 8
    1318:	83 e0       	ldi	r24, 0x03	; 3
    131a:	9f d1       	rcall	.+830    	; 0x165a <sysclk_enable_module>
    131c:	fc c0       	rjmp	.+504    	; 0x1516 <usart_init_spi+0x34a>
	}
#endif
#ifdef SPID
	else if (module == &SPID) {
    131e:	c0 3c       	cpi	r28, 0xC0	; 192
    1320:	f9 e0       	ldi	r31, 0x09	; 9
    1322:	df 07       	cpc	r29, r31
    1324:	21 f4       	brne	.+8      	; 0x132e <usart_init_spi+0x162>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_SPI);
    1326:	68 e0       	ldi	r22, 0x08	; 8
    1328:	84 e0       	ldi	r24, 0x04	; 4
    132a:	97 d1       	rcall	.+814    	; 0x165a <sysclk_enable_module>
    132c:	f4 c0       	rjmp	.+488    	; 0x1516 <usart_init_spi+0x34a>
	else if (module == &SPIF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
    132e:	c0 3a       	cpi	r28, 0xA0	; 160
    1330:	28 e0       	ldi	r18, 0x08	; 8
    1332:	d2 07       	cpc	r29, r18
    1334:	71 f4       	brne	.+28     	; 0x1352 <usart_init_spi+0x186>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
    1336:	60 e1       	ldi	r22, 0x10	; 16
    1338:	83 e0       	ldi	r24, 0x03	; 3
    133a:	8f d1       	rcall	.+798    	; 0x165a <sysclk_enable_module>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_rx_disable(USART_t *usart)
{
	(usart)->CTRLB &= ~USART_RXEN_bm;
    133c:	e0 ea       	ldi	r30, 0xA0	; 160
    133e:	f8 e0       	ldi	r31, 0x08	; 8
    1340:	84 81       	ldd	r24, Z+4	; 0x04
    1342:	8f 7e       	andi	r24, 0xEF	; 239
    1344:	84 83       	std	Z+4, r24	; 0x04
	sysclk_enable_peripheral_clock(usart);

	usart_rx_disable(usart);

	/* configure Clock polarity using INVEN bit of the correct SCK I/O port **/
	invert_sck = (opt->spimode == 2) || (opt->spimode == 3);
    1346:	f8 01       	movw	r30, r16
    1348:	34 81       	ldd	r19, Z+4	; 0x04
    134a:	32 50       	subi	r19, 0x02	; 2
	UNUSED(invert_sck);

#ifdef USARTC0
	if ((uint16_t)usart == (uint16_t)&USARTC0) {
    134c:	80 ea       	ldi	r24, 0xA0	; 160
    134e:	98 e0       	ldi	r25, 0x08	; 8
    1350:	43 c0       	rjmp	.+134    	; 0x13d8 <usart_init_spi+0x20c>
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
    1352:	c0 3a       	cpi	r28, 0xA0	; 160
    1354:	f9 e0       	ldi	r31, 0x09	; 9
    1356:	df 07       	cpc	r29, r31
    1358:	21 f4       	brne	.+8      	; 0x1362 <usart_init_spi+0x196>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
    135a:	60 e1       	ldi	r22, 0x10	; 16
    135c:	84 e0       	ldi	r24, 0x04	; 4
    135e:	7d d1       	rcall	.+762    	; 0x165a <sysclk_enable_module>
    1360:	da c0       	rjmp	.+436    	; 0x1516 <usart_init_spi+0x34a>
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
    1362:	c0 3a       	cpi	r28, 0xA0	; 160
    1364:	2a e0       	ldi	r18, 0x0A	; 10
    1366:	d2 07       	cpc	r29, r18
    1368:	21 f4       	brne	.+8      	; 0x1372 <usart_init_spi+0x1a6>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
    136a:	60 e1       	ldi	r22, 0x10	; 16
    136c:	85 e0       	ldi	r24, 0x05	; 5
    136e:	75 d1       	rcall	.+746    	; 0x165a <sysclk_enable_module>
    1370:	d2 c0       	rjmp	.+420    	; 0x1516 <usart_init_spi+0x34a>
	}
#endif
#ifdef USARTF0
	else if (module == &USARTF0) {
    1372:	c0 3a       	cpi	r28, 0xA0	; 160
    1374:	8b e0       	ldi	r24, 0x0B	; 11
    1376:	d8 07       	cpc	r29, r24
    1378:	21 f4       	brne	.+8      	; 0x1382 <usart_init_spi+0x1b6>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART0);
    137a:	60 e1       	ldi	r22, 0x10	; 16
    137c:	86 e0       	ldi	r24, 0x06	; 6
    137e:	6d d1       	rcall	.+730    	; 0x165a <sysclk_enable_module>
    1380:	ca c0       	rjmp	.+404    	; 0x1516 <usart_init_spi+0x34a>
	}
#endif
#ifdef USARTC1
	else if (module == &USARTC1) {
    1382:	c0 3b       	cpi	r28, 0xB0	; 176
    1384:	e8 e0       	ldi	r30, 0x08	; 8
    1386:	de 07       	cpc	r29, r30
    1388:	21 f4       	brne	.+8      	; 0x1392 <usart_init_spi+0x1c6>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
    138a:	60 e2       	ldi	r22, 0x20	; 32
    138c:	83 e0       	ldi	r24, 0x03	; 3
    138e:	65 d1       	rcall	.+714    	; 0x165a <sysclk_enable_module>
    1390:	c2 c0       	rjmp	.+388    	; 0x1516 <usart_init_spi+0x34a>
	}
#endif
#ifdef USARTD1
	else if (module == &USARTD1) {
    1392:	c0 3b       	cpi	r28, 0xB0	; 176
    1394:	f9 e0       	ldi	r31, 0x09	; 9
    1396:	df 07       	cpc	r29, r31
    1398:	21 f4       	brne	.+8      	; 0x13a2 <usart_init_spi+0x1d6>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
    139a:	60 e2       	ldi	r22, 0x20	; 32
    139c:	84 e0       	ldi	r24, 0x04	; 4
    139e:	5d d1       	rcall	.+698    	; 0x165a <sysclk_enable_module>
    13a0:	ba c0       	rjmp	.+372    	; 0x1516 <usart_init_spi+0x34a>
	else if (module == &USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
    13a2:	c0 38       	cpi	r28, 0x80	; 128
    13a4:	24 e0       	ldi	r18, 0x04	; 4
    13a6:	d2 07       	cpc	r29, r18
    13a8:	21 f4       	brne	.+8      	; 0x13b2 <usart_init_spi+0x1e6>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
    13aa:	60 e4       	ldi	r22, 0x40	; 64
    13ac:	83 e0       	ldi	r24, 0x03	; 3
    13ae:	55 d1       	rcall	.+682    	; 0x165a <sysclk_enable_module>
    13b0:	b2 c0       	rjmp	.+356    	; 0x1516 <usart_init_spi+0x34a>
	else if (module == &TWID) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
    13b2:	c0 3a       	cpi	r28, 0xA0	; 160
    13b4:	84 e0       	ldi	r24, 0x04	; 4
    13b6:	d8 07       	cpc	r29, r24
    13b8:	21 f4       	brne	.+8      	; 0x13c2 <usart_init_spi+0x1f6>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
    13ba:	60 e4       	ldi	r22, 0x40	; 64
    13bc:	85 e0       	ldi	r24, 0x05	; 5
    13be:	4d d1       	rcall	.+666    	; 0x165a <sysclk_enable_module>
    13c0:	aa c0       	rjmp	.+340    	; 0x1516 <usart_init_spi+0x34a>
    13c2:	8c 81       	ldd	r24, Y+4	; 0x04
    13c4:	8f 7e       	andi	r24, 0xEF	; 239
    13c6:	8c 83       	std	Y+4, r24	; 0x04
	sysclk_enable_peripheral_clock(usart);

	usart_rx_disable(usart);

	/* configure Clock polarity using INVEN bit of the correct SCK I/O port **/
	invert_sck = (opt->spimode == 2) || (opt->spimode == 3);
    13c8:	fb 01       	movw	r30, r22
    13ca:	34 81       	ldd	r19, Z+4	; 0x04
    13cc:	32 50       	subi	r19, 0x02	; 2
	UNUSED(invert_sck);

#ifdef USARTC0
	if ((uint16_t)usart == (uint16_t)&USARTC0) {
    13ce:	ce 01       	movw	r24, r28
    13d0:	c0 3a       	cpi	r28, 0xA0	; 160
    13d2:	f8 e0       	ldi	r31, 0x08	; 8
    13d4:	df 07       	cpc	r29, r31
    13d6:	51 f4       	brne	.+20     	; 0x13ec <usart_init_spi+0x220>
#  ifdef PORT_USART0_bm
		if (PORTC.REMAP & PORT_USART0_bm) {
    13d8:	e0 e4       	ldi	r30, 0x40	; 64
    13da:	f6 e0       	ldi	r31, 0x06	; 6
    13dc:	26 85       	ldd	r18, Z+14	; 0x0e
    13de:	24 fd       	sbrc	r18, 4
    13e0:	a2 c0       	rjmp	.+324    	; 0x1526 <usart_init_spi+0x35a>
			sck_pin = IOPORT_CREATE_PIN(PORTC, 5);
		} else {
			sck_pin = IOPORT_CREATE_PIN(PORTC, 1);
    13e2:	0f 2e       	mov	r0, r31
    13e4:	f1 e1       	ldi	r31, 0x11	; 17
    13e6:	ff 2e       	mov	r15, r31
    13e8:	f0 2d       	mov	r31, r0
    13ea:	04 c0       	rjmp	.+8      	; 0x13f4 <usart_init_spi+0x228>
		sck_pin = IOPORT_CREATE_PIN(PORTC, 1);
#  endif
	}
#endif
#ifdef USARTC1
	if ((uint16_t)usart == (uint16_t)&USARTC1) {
    13ec:	80 3b       	cpi	r24, 0xB0	; 176
    13ee:	28 e0       	ldi	r18, 0x08	; 8
    13f0:	92 07       	cpc	r25, r18
    13f2:	99 f0       	breq	.+38     	; 0x141a <usart_init_spi+0x24e>
		sck_pin = IOPORT_CREATE_PIN(PORTC, 5);
	}
#endif
#ifdef USARTD0
	if ((uint16_t)usart == (uint16_t)&USARTD0) {
    13f4:	80 3a       	cpi	r24, 0xA0	; 160
    13f6:	e9 e0       	ldi	r30, 0x09	; 9
    13f8:	9e 07       	cpc	r25, r30
    13fa:	51 f4       	brne	.+20     	; 0x1410 <usart_init_spi+0x244>
#  ifdef PORT_USART0_bm
		if (PORTD.REMAP & PORT_USART0_bm) {
    13fc:	e0 e6       	ldi	r30, 0x60	; 96
    13fe:	f6 e0       	ldi	r31, 0x06	; 6
    1400:	26 85       	ldd	r18, Z+14	; 0x0e
    1402:	24 fd       	sbrc	r18, 4
    1404:	95 c0       	rjmp	.+298    	; 0x1530 <usart_init_spi+0x364>
			sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
		} else {
			sck_pin = IOPORT_CREATE_PIN(PORTD, 1);
    1406:	0f 2e       	mov	r0, r31
    1408:	f9 e1       	ldi	r31, 0x19	; 25
    140a:	ff 2e       	mov	r15, r31
    140c:	f0 2d       	mov	r31, r0
    140e:	17 c0       	rjmp	.+46     	; 0x143e <usart_init_spi+0x272>
		sck_pin = IOPORT_CREATE_PIN(PORTD, 1);
#  endif
	}
#endif
#ifdef USARTD1
	if ((uint16_t)usart == (uint16_t)&USARTD1) {
    1410:	80 3b       	cpi	r24, 0xB0	; 176
    1412:	f9 e0       	ldi	r31, 0x09	; 9
    1414:	9f 07       	cpc	r25, r31
    1416:	01 f1       	breq	.+64     	; 0x1458 <usart_init_spi+0x28c>
    1418:	04 c0       	rjmp	.+8      	; 0x1422 <usart_init_spi+0x256>
#  endif
	}
#endif
#ifdef USARTC1
	if ((uint16_t)usart == (uint16_t)&USARTC1) {
		sck_pin = IOPORT_CREATE_PIN(PORTC, 5);
    141a:	0f 2e       	mov	r0, r31
    141c:	f5 e1       	ldi	r31, 0x15	; 21
    141e:	ff 2e       	mov	r15, r31
    1420:	f0 2d       	mov	r31, r0
	if ((uint16_t)usart == (uint16_t)&USARTD1) {
		sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
	}
#endif
#ifdef USARTE0
	if ((uint16_t)usart == (uint16_t)&USARTE0) {
    1422:	80 3a       	cpi	r24, 0xA0	; 160
    1424:	2a e0       	ldi	r18, 0x0A	; 10
    1426:	92 07       	cpc	r25, r18
    1428:	51 f4       	brne	.+20     	; 0x143e <usart_init_spi+0x272>
#  ifdef PORT_USART0_bm
		if(PORTE.REMAP & PORT_USART0_bm) {
    142a:	e0 e8       	ldi	r30, 0x80	; 128
    142c:	f6 e0       	ldi	r31, 0x06	; 6
    142e:	86 85       	ldd	r24, Z+14	; 0x0e
    1430:	84 fd       	sbrc	r24, 4
    1432:	83 c0       	rjmp	.+262    	; 0x153a <usart_init_spi+0x36e>
			sck_pin = IOPORT_CREATE_PIN(PORTE, 5);
		} else {
			sck_pin = IOPORT_CREATE_PIN(PORTE, 1);
    1434:	0f 2e       	mov	r0, r31
    1436:	f1 e2       	ldi	r31, 0x21	; 33
    1438:	ff 2e       	mov	r15, r31
    143a:	f0 2d       	mov	r31, r0
    143c:	16 c0       	rjmp	.+44     	; 0x146a <usart_init_spi+0x29e>
	if ((uint16_t)usart == (uint16_t)&USARTE1) {
		sck_pin = IOPORT_CREATE_PIN(PORTE, 5);
	}
#endif
#ifdef USARTF0
	if ((uint16_t)usart == (uint16_t)&USARTF0) {
    143e:	80 3a       	cpi	r24, 0xA0	; 160
    1440:	9b 40       	sbci	r25, 0x0B	; 11
    1442:	99 f4       	brne	.+38     	; 0x146a <usart_init_spi+0x29e>
#  ifdef PORT_USART0_bm
		if(PORTF.REMAP & PORT_USART0_bm) {
    1444:	e0 ea       	ldi	r30, 0xA0	; 160
    1446:	f6 e0       	ldi	r31, 0x06	; 6
    1448:	86 85       	ldd	r24, Z+14	; 0x0e
    144a:	84 ff       	sbrs	r24, 4
    144c:	0a c0       	rjmp	.+20     	; 0x1462 <usart_init_spi+0x296>
			sck_pin = IOPORT_CREATE_PIN(PORTF, 5);
    144e:	0f 2e       	mov	r0, r31
    1450:	fd e2       	ldi	r31, 0x2D	; 45
    1452:	ff 2e       	mov	r15, r31
    1454:	f0 2d       	mov	r31, r0
    1456:	09 c0       	rjmp	.+18     	; 0x146a <usart_init_spi+0x29e>
#  endif
	}
#endif
#ifdef USARTD1
	if ((uint16_t)usart == (uint16_t)&USARTD1) {
		sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
    1458:	0f 2e       	mov	r0, r31
    145a:	fd e1       	ldi	r31, 0x1D	; 29
    145c:	ff 2e       	mov	r15, r31
    145e:	f0 2d       	mov	r31, r0
    1460:	04 c0       	rjmp	.+8      	; 0x146a <usart_init_spi+0x29e>
	if ((uint16_t)usart == (uint16_t)&USARTF0) {
#  ifdef PORT_USART0_bm
		if(PORTF.REMAP & PORT_USART0_bm) {
			sck_pin = IOPORT_CREATE_PIN(PORTF, 5);
		} else {
			sck_pin = IOPORT_CREATE_PIN(PORTF, 1);
    1462:	0f 2e       	mov	r0, r31
    1464:	f9 e2       	ldi	r31, 0x29	; 41
    1466:	ff 2e       	mov	r15, r31
    1468:	f0 2d       	mov	r31, r0
typedef uint8_t ioport_port_t;
typedef uint8_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 3;
    146a:	af 2d       	mov	r26, r15
    146c:	a6 95       	lsr	r26
    146e:	a6 95       	lsr	r26
    1470:	a6 95       	lsr	r26
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET));
    1472:	f0 e2       	ldi	r31, 0x20	; 32
    1474:	af 9f       	mul	r26, r31
    1476:	d0 01       	movw	r26, r0
    1478:	11 24       	eor	r1, r1
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    147a:	ba 5f       	subi	r27, 0xFA	; 250
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    147c:	2f 2d       	mov	r18, r15
    147e:	27 70       	andi	r18, 0x07	; 7
    1480:	81 e0       	ldi	r24, 0x01	; 1
    1482:	90 e0       	ldi	r25, 0x00	; 0
    1484:	02 2e       	mov	r0, r18
    1486:	02 c0       	rjmp	.+4      	; 0x148c <usart_init_spi+0x2c0>
    1488:	88 0f       	add	r24, r24
    148a:	99 1f       	adc	r25, r25
    148c:	0a 94       	dec	r0
    148e:	e2 f7       	brpl	.-8      	; 0x1488 <usart_init_spi+0x2bc>
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
    1490:	11 96       	adiw	r26, 0x01	; 1
    1492:	8c 93       	st	X, r24
    1494:	11 97       	sbiw	r26, 0x01	; 1
	}
#endif

	/* Configure the USART output pin */
	ioport_set_pin_dir(sck_pin, IOPORT_DIR_OUTPUT);
	ioport_set_pin_mode(sck_pin,
    1496:	32 30       	cpi	r19, 0x02	; 2
    1498:	10 f4       	brcc	.+4      	; 0x149e <usart_init_spi+0x2d2>
    149a:	30 e4       	ldi	r19, 0x40	; 64
    149c:	01 c0       	rjmp	.+2      	; 0x14a0 <usart_init_spi+0x2d4>
    149e:	30 e0       	ldi	r19, 0x00	; 0
__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
	volatile uint8_t *pin_ctrl
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));
    14a0:	fd 01       	movw	r30, r26
    14a2:	70 96       	adiw	r30, 0x10	; 16

__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
	volatile uint8_t *pin_ctrl
    14a4:	e2 0f       	add	r30, r18
    14a6:	f1 1d       	adc	r31, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    14a8:	9f b7       	in	r25, 0x3f	; 63
	cpu_irq_disable();
    14aa:	f8 94       	cli
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));

	uint8_t flags = cpu_irq_save();

	*pin_ctrl &= PORT_ISC_gm;
    14ac:	20 81       	ld	r18, Z
    14ae:	27 70       	andi	r18, 0x07	; 7
    14b0:	20 83       	st	Z, r18
	*pin_ctrl |= mode;
    14b2:	20 81       	ld	r18, Z
    14b4:	23 2b       	or	r18, r19
    14b6:	20 83       	st	Z, r18
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    14b8:	9f bf       	out	0x3f, r25	; 63
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    14ba:	15 96       	adiw	r26, 0x05	; 5
    14bc:	8c 93       	st	X, r24
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
    14be:	8d 81       	ldd	r24, Y+5	; 0x05
    14c0:	80 6c       	ori	r24, 0xC0	; 192
    14c2:	8d 83       	std	Y+5, r24	; 0x05
			IOPORT_MODE_TOTEM | (invert_sck? IOPORT_MODE_INVERT_PIN : 0));
	ioport_set_pin_level(sck_pin, IOPORT_PIN_LEVEL_HIGH);

	usart_set_mode(usart, USART_CMODE_MSPI_gc);

	if (opt->spimode == 1 || opt->spimode == 3) {
    14c4:	f8 01       	movw	r30, r16
    14c6:	84 81       	ldd	r24, Z+4	; 0x04
    14c8:	8d 7f       	andi	r24, 0xFD	; 253
    14ca:	81 30       	cpi	r24, 0x01	; 1
    14cc:	21 f4       	brne	.+8      	; 0x14d6 <usart_init_spi+0x30a>
		usart->CTRLC |= USART_UCPHA_bm;
    14ce:	8d 81       	ldd	r24, Y+5	; 0x05
    14d0:	82 60       	ori	r24, 0x02	; 2
    14d2:	8d 83       	std	Y+5, r24	; 0x05
    14d4:	03 c0       	rjmp	.+6      	; 0x14dc <usart_init_spi+0x310>
	} else {
		usart->CTRLC &= ~USART_UCPHA_bm;
    14d6:	8d 81       	ldd	r24, Y+5	; 0x05
    14d8:	8d 7f       	andi	r24, 0xFD	; 253
    14da:	8d 83       	std	Y+5, r24	; 0x05
	}
	if (opt->data_order) {
    14dc:	f8 01       	movw	r30, r16
    14de:	85 81       	ldd	r24, Z+5	; 0x05
    14e0:	88 23       	and	r24, r24
    14e2:	21 f0       	breq	.+8      	; 0x14ec <usart_init_spi+0x320>
		(usart)->CTRLC |= USART_DORD_bm;
    14e4:	8d 81       	ldd	r24, Y+5	; 0x05
    14e6:	84 60       	ori	r24, 0x04	; 4
    14e8:	8d 83       	std	Y+5, r24	; 0x05
    14ea:	03 c0       	rjmp	.+6      	; 0x14f2 <usart_init_spi+0x326>
	} else {
		(usart)->CTRLC &= ~USART_DORD_bm;
    14ec:	8d 81       	ldd	r24, Y+5	; 0x05
    14ee:	8b 7f       	andi	r24, 0xFB	; 251
    14f0:	8d 83       	std	Y+5, r24	; 0x05
	}

	usart_spi_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
    14f2:	f8 01       	movw	r30, r16
    14f4:	40 81       	ld	r20, Z
    14f6:	51 81       	ldd	r21, Z+1	; 0x01
    14f8:	62 81       	ldd	r22, Z+2	; 0x02
    14fa:	73 81       	ldd	r23, Z+3	; 0x03
    14fc:	00 e8       	ldi	r16, 0x80	; 128
    14fe:	14 e8       	ldi	r17, 0x84	; 132
    1500:	2e e1       	ldi	r18, 0x1E	; 30
    1502:	30 e0       	ldi	r19, 0x00	; 0
    1504:	ce 01       	movw	r24, r28
    1506:	31 de       	rcall	.-926    	; 0x116a <usart_spi_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
    1508:	8c 81       	ldd	r24, Y+4	; 0x04
    150a:	88 60       	ori	r24, 0x08	; 8
    150c:	8c 83       	std	Y+4, r24	; 0x04
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
    150e:	8c 81       	ldd	r24, Y+4	; 0x04
    1510:	80 61       	ori	r24, 0x10	; 16
    1512:	8c 83       	std	Y+4, r24	; 0x04
    1514:	17 c0       	rjmp	.+46     	; 0x1544 <usart_init_spi+0x378>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_rx_disable(USART_t *usart)
{
	(usart)->CTRLB &= ~USART_RXEN_bm;
    1516:	8c 81       	ldd	r24, Y+4	; 0x04
    1518:	8f 7e       	andi	r24, 0xEF	; 239
    151a:	8c 83       	std	Y+4, r24	; 0x04
	sysclk_enable_peripheral_clock(usart);

	usart_rx_disable(usart);

	/* configure Clock polarity using INVEN bit of the correct SCK I/O port **/
	invert_sck = (opt->spimode == 2) || (opt->spimode == 3);
    151c:	f8 01       	movw	r30, r16
    151e:	34 81       	ldd	r19, Z+4	; 0x04
    1520:	32 50       	subi	r19, 0x02	; 2
	UNUSED(invert_sck);

#ifdef USARTC0
	if ((uint16_t)usart == (uint16_t)&USARTC0) {
    1522:	ce 01       	movw	r24, r28
    1524:	63 cf       	rjmp	.-314    	; 0x13ec <usart_init_spi+0x220>
#  ifdef PORT_USART0_bm
		if (PORTC.REMAP & PORT_USART0_bm) {
			sck_pin = IOPORT_CREATE_PIN(PORTC, 5);
    1526:	0f 2e       	mov	r0, r31
    1528:	f5 e1       	ldi	r31, 0x15	; 21
    152a:	ff 2e       	mov	r15, r31
    152c:	f0 2d       	mov	r31, r0
    152e:	62 cf       	rjmp	.-316    	; 0x13f4 <usart_init_spi+0x228>
#endif
#ifdef USARTD0
	if ((uint16_t)usart == (uint16_t)&USARTD0) {
#  ifdef PORT_USART0_bm
		if (PORTD.REMAP & PORT_USART0_bm) {
			sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
    1530:	0f 2e       	mov	r0, r31
    1532:	fd e1       	ldi	r31, 0x1D	; 29
    1534:	ff 2e       	mov	r15, r31
    1536:	f0 2d       	mov	r31, r0
    1538:	82 cf       	rjmp	.-252    	; 0x143e <usart_init_spi+0x272>
#endif
#ifdef USARTE0
	if ((uint16_t)usart == (uint16_t)&USARTE0) {
#  ifdef PORT_USART0_bm
		if(PORTE.REMAP & PORT_USART0_bm) {
			sck_pin = IOPORT_CREATE_PIN(PORTE, 5);
    153a:	0f 2e       	mov	r0, r31
    153c:	f5 e2       	ldi	r31, 0x25	; 37
    153e:	ff 2e       	mov	r15, r31
    1540:	f0 2d       	mov	r31, r0
    1542:	93 cf       	rjmp	.-218    	; 0x146a <usart_init_spi+0x29e>
	}

	usart_spi_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
	usart_tx_enable(usart);
	usart_rx_enable(usart);
}
    1544:	df 91       	pop	r29
    1546:	cf 91       	pop	r28
    1548:	1f 91       	pop	r17
    154a:	0f 91       	pop	r16
    154c:	ff 90       	pop	r15
    154e:	08 95       	ret

00001550 <usart_spi_init>:
		*data = usart_spi_transmit(usart, CONFIG_USART_SPI_DUMMY);
		len--;
		data++;
 	}
	return STATUS_OK;
}
    1550:	80 3a       	cpi	r24, 0xA0	; 160
    1552:	28 e0       	ldi	r18, 0x08	; 8
    1554:	92 07       	cpc	r25, r18
    1556:	21 f4       	brne	.+8      	; 0x1560 <usart_spi_init+0x10>
    1558:	60 e1       	ldi	r22, 0x10	; 16
    155a:	83 e0       	ldi	r24, 0x03	; 3
    155c:	7e c0       	rjmp	.+252    	; 0x165a <sysclk_enable_module>
    155e:	08 95       	ret
    1560:	80 3b       	cpi	r24, 0xB0	; 176
    1562:	28 e0       	ldi	r18, 0x08	; 8
    1564:	92 07       	cpc	r25, r18
    1566:	21 f4       	brne	.+8      	; 0x1570 <usart_spi_init+0x20>
    1568:	60 e2       	ldi	r22, 0x20	; 32
    156a:	83 e0       	ldi	r24, 0x03	; 3
    156c:	76 c0       	rjmp	.+236    	; 0x165a <sysclk_enable_module>
    156e:	08 95       	ret
    1570:	80 3a       	cpi	r24, 0xA0	; 160
    1572:	29 e0       	ldi	r18, 0x09	; 9
    1574:	92 07       	cpc	r25, r18
    1576:	21 f4       	brne	.+8      	; 0x1580 <usart_spi_init+0x30>
    1578:	60 e1       	ldi	r22, 0x10	; 16
    157a:	84 e0       	ldi	r24, 0x04	; 4
    157c:	6e c0       	rjmp	.+220    	; 0x165a <sysclk_enable_module>
    157e:	08 95       	ret
    1580:	80 3b       	cpi	r24, 0xB0	; 176
    1582:	29 e0       	ldi	r18, 0x09	; 9
    1584:	92 07       	cpc	r25, r18
    1586:	21 f4       	brne	.+8      	; 0x1590 <usart_spi_init+0x40>
    1588:	60 e2       	ldi	r22, 0x20	; 32
    158a:	84 e0       	ldi	r24, 0x04	; 4
    158c:	66 c0       	rjmp	.+204    	; 0x165a <sysclk_enable_module>
    158e:	08 95       	ret
    1590:	80 3a       	cpi	r24, 0xA0	; 160
    1592:	2a e0       	ldi	r18, 0x0A	; 10
    1594:	92 07       	cpc	r25, r18
    1596:	21 f4       	brne	.+8      	; 0x15a0 <usart_spi_init+0x50>
    1598:	60 e1       	ldi	r22, 0x10	; 16
    159a:	85 e0       	ldi	r24, 0x05	; 5
    159c:	5e c0       	rjmp	.+188    	; 0x165a <sysclk_enable_module>
    159e:	08 95       	ret
    15a0:	80 3a       	cpi	r24, 0xA0	; 160
    15a2:	9b 40       	sbci	r25, 0x0B	; 11
    15a4:	19 f4       	brne	.+6      	; 0x15ac <usart_spi_init+0x5c>
    15a6:	60 e1       	ldi	r22, 0x10	; 16
    15a8:	86 e0       	ldi	r24, 0x06	; 6
    15aa:	57 c0       	rjmp	.+174    	; 0x165a <sysclk_enable_module>
    15ac:	08 95       	ret

000015ae <usart_spi_setup_device>:
    15ae:	0f 93       	push	r16
    15b0:	1f 93       	push	r17
    15b2:	cf 93       	push	r28
    15b4:	df 93       	push	r29
    15b6:	00 d0       	rcall	.+0      	; 0x15b8 <usart_spi_setup_device+0xa>
    15b8:	00 d0       	rcall	.+0      	; 0x15ba <usart_spi_setup_device+0xc>
    15ba:	cd b7       	in	r28, 0x3d	; 61
    15bc:	de b7       	in	r29, 0x3e	; 62
    15be:	09 83       	std	Y+1, r16	; 0x01
    15c0:	1a 83       	std	Y+2, r17	; 0x02
    15c2:	2b 83       	std	Y+3, r18	; 0x03
    15c4:	3c 83       	std	Y+4, r19	; 0x04
    15c6:	4d 83       	std	Y+5, r20	; 0x05
    15c8:	1e 82       	std	Y+6, r1	; 0x06
    15ca:	be 01       	movw	r22, r28
    15cc:	6f 5f       	subi	r22, 0xFF	; 255
    15ce:	7f 4f       	sbci	r23, 0xFF	; 255
    15d0:	fd dd       	rcall	.-1030   	; 0x11cc <usart_init_spi>
    15d2:	26 96       	adiw	r28, 0x06	; 6
    15d4:	cd bf       	out	0x3d, r28	; 61
    15d6:	de bf       	out	0x3e, r29	; 62
    15d8:	df 91       	pop	r29
    15da:	cf 91       	pop	r28
    15dc:	1f 91       	pop	r17
    15de:	0f 91       	pop	r16
    15e0:	08 95       	ret

000015e2 <usart_spi_select_device>:

void usart_spi_select_device(USART_t *usart, struct usart_spi_device *device)
{
	ioport_set_pin_low(device->id);
    15e2:	fb 01       	movw	r30, r22
    15e4:	80 81       	ld	r24, Z
typedef uint8_t ioport_port_t;
typedef uint8_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 3;
    15e6:	e8 2f       	mov	r30, r24
    15e8:	e6 95       	lsr	r30
    15ea:	e6 95       	lsr	r30
    15ec:	e6 95       	lsr	r30
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET));
    15ee:	40 e2       	ldi	r20, 0x20	; 32
    15f0:	e4 9f       	mul	r30, r20
    15f2:	f0 01       	movw	r30, r0
    15f4:	11 24       	eor	r1, r1
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    15f6:	fa 5f       	subi	r31, 0xFA	; 250
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    15f8:	87 70       	andi	r24, 0x07	; 7
    15fa:	21 e0       	ldi	r18, 0x01	; 1
    15fc:	30 e0       	ldi	r19, 0x00	; 0
    15fe:	a9 01       	movw	r20, r18
    1600:	02 c0       	rjmp	.+4      	; 0x1606 <usart_spi_select_device+0x24>
    1602:	44 0f       	add	r20, r20
    1604:	55 1f       	adc	r21, r21
    1606:	8a 95       	dec	r24
    1608:	e2 f7       	brpl	.-8      	; 0x1602 <usart_spi_select_device+0x20>
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    160a:	46 83       	std	Z+6, r20	; 0x06
    160c:	08 95       	ret

0000160e <usart_spi_deselect_device>:
}

void usart_spi_deselect_device(USART_t *usart, struct usart_spi_device *device)
{
	ioport_set_pin_high(device->id);
    160e:	fb 01       	movw	r30, r22
    1610:	80 81       	ld	r24, Z
typedef uint8_t ioport_port_t;
typedef uint8_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 3;
    1612:	e8 2f       	mov	r30, r24
    1614:	e6 95       	lsr	r30
    1616:	e6 95       	lsr	r30
    1618:	e6 95       	lsr	r30
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET));
    161a:	40 e2       	ldi	r20, 0x20	; 32
    161c:	e4 9f       	mul	r30, r20
    161e:	f0 01       	movw	r30, r0
    1620:	11 24       	eor	r1, r1
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    1622:	fa 5f       	subi	r31, 0xFA	; 250
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    1624:	87 70       	andi	r24, 0x07	; 7
    1626:	21 e0       	ldi	r18, 0x01	; 1
    1628:	30 e0       	ldi	r19, 0x00	; 0
    162a:	a9 01       	movw	r20, r18
    162c:	02 c0       	rjmp	.+4      	; 0x1632 <usart_spi_deselect_device+0x24>
    162e:	44 0f       	add	r20, r20
    1630:	55 1f       	adc	r21, r21
    1632:	8a 95       	dec	r24
    1634:	e2 f7       	brpl	.-8      	; 0x162e <usart_spi_deselect_device+0x20>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    1636:	45 83       	std	Z+5, r20	; 0x05
    1638:	08 95       	ret

0000163a <sysclk_init>:
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
		*(reg++) = 0xff;
    163a:	8f ef       	ldi	r24, 0xFF	; 255
    163c:	80 93 70 00 	sts	0x0070, r24
    1640:	80 93 71 00 	sts	0x0071, r24
    1644:	80 93 72 00 	sts	0x0072, r24
    1648:	80 93 73 00 	sts	0x0073, r24
    164c:	80 93 74 00 	sts	0x0074, r24
    1650:	80 93 75 00 	sts	0x0075, r24
    1654:	80 93 76 00 	sts	0x0076, r24
    1658:	08 95       	ret

0000165a <sysclk_enable_module>:

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    165a:	9f b7       	in	r25, 0x3f	; 63
	cpu_irq_disable();
    165c:	f8 94       	cli

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
    165e:	e8 2f       	mov	r30, r24
    1660:	f0 e0       	ldi	r31, 0x00	; 0
    1662:	e0 59       	subi	r30, 0x90	; 144
    1664:	ff 4f       	sbci	r31, 0xFF	; 255
    1666:	60 95       	com	r22
    1668:	80 81       	ld	r24, Z
    166a:	68 23       	and	r22, r24
    166c:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    166e:	9f bf       	out	0x3f, r25	; 63
    1670:	08 95       	ret

00001672 <ioport_configure_port_pin>:
#include "ioport_compat.h"

#if defined(IOPORT_XMEGA_COMPAT)
void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
    1672:	cf 93       	push	r28
    1674:	df 93       	push	r29
    1676:	fc 01       	movw	r30, r24
    1678:	70 96       	adiw	r30, 0x10	; 16
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
		if (pin_mask & (1 << pin)) {
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
    167a:	20 e0       	ldi	r18, 0x00	; 0
    167c:	30 e0       	ldi	r19, 0x00	; 0
		port_pin_flags_t flags)
{
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
		if (pin_mask & (1 << pin)) {
    167e:	c6 2f       	mov	r28, r22
    1680:	d0 e0       	ldi	r29, 0x00	; 0
    1682:	de 01       	movw	r26, r28
    1684:	02 2e       	mov	r0, r18
    1686:	02 c0       	rjmp	.+4      	; 0x168c <ioport_configure_port_pin+0x1a>
    1688:	b5 95       	asr	r27
    168a:	a7 95       	ror	r26
    168c:	0a 94       	dec	r0
    168e:	e2 f7       	brpl	.-8      	; 0x1688 <ioport_configure_port_pin+0x16>
    1690:	a0 fd       	sbrc	r26, 0
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
    1692:	50 83       	st	Z, r21
    1694:	2f 5f       	subi	r18, 0xFF	; 255
    1696:	3f 4f       	sbci	r19, 0xFF	; 255
    1698:	31 96       	adiw	r30, 0x01	; 1
void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
    169a:	28 30       	cpi	r18, 0x08	; 8
    169c:	31 05       	cpc	r19, r1
    169e:	89 f7       	brne	.-30     	; 0x1682 <ioport_configure_port_pin+0x10>
		if (pin_mask & (1 << pin)) {
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
		}
	}
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    16a0:	40 ff       	sbrs	r20, 0
    16a2:	0a c0       	rjmp	.+20     	; 0x16b8 <ioport_configure_port_pin+0x46>
		if (flags & IOPORT_INIT_HIGH) {
    16a4:	41 ff       	sbrs	r20, 1
    16a6:	03 c0       	rjmp	.+6      	; 0x16ae <ioport_configure_port_pin+0x3c>
			*((uint8_t *)port + PORT_OUTSET) = pin_mask;
    16a8:	fc 01       	movw	r30, r24
    16aa:	65 83       	std	Z+5, r22	; 0x05
    16ac:	02 c0       	rjmp	.+4      	; 0x16b2 <ioport_configure_port_pin+0x40>
		} else {
			*((uint8_t *)port + PORT_OUTCLR) = pin_mask;
    16ae:	fc 01       	movw	r30, r24
    16b0:	66 83       	std	Z+6, r22	; 0x06
		}

		*((uint8_t *)port + PORT_DIRSET) = pin_mask;
    16b2:	fc 01       	movw	r30, r24
    16b4:	61 83       	std	Z+1, r22	; 0x01
    16b6:	02 c0       	rjmp	.+4      	; 0x16bc <ioport_configure_port_pin+0x4a>
	} else {
		*((uint8_t *)port + PORT_DIRCLR) = pin_mask;
    16b8:	fc 01       	movw	r30, r24
    16ba:	62 83       	std	Z+2, r22	; 0x02
	}
}
    16bc:	df 91       	pop	r29
    16be:	cf 91       	pop	r28
    16c0:	08 95       	ret

000016c2 <board_init>:
 * \param flags Bitmask of flags specifying additional configuration
 * parameters.
 */
static inline void ioport_configure_pin(port_pin_t pin, port_pin_flags_t flags)
{
	ioport_configure_port_pin(arch_ioport_pin_to_base(pin),
    16c2:	43 e0       	ldi	r20, 0x03	; 3
    16c4:	50 e0       	ldi	r21, 0x00	; 0
    16c6:	61 e0       	ldi	r22, 0x01	; 1
    16c8:	80 ee       	ldi	r24, 0xE0	; 224
    16ca:	97 e0       	ldi	r25, 0x07	; 7
    16cc:	d2 df       	rcall	.-92     	; 0x1672 <ioport_configure_port_pin>
    16ce:	43 e0       	ldi	r20, 0x03	; 3
    16d0:	50 e0       	ldi	r21, 0x00	; 0
    16d2:	62 e0       	ldi	r22, 0x02	; 2
    16d4:	80 ee       	ldi	r24, 0xE0	; 224
    16d6:	97 e0       	ldi	r25, 0x07	; 7
    16d8:	cc df       	rcall	.-104    	; 0x1672 <ioport_configure_port_pin>
    16da:	43 e0       	ldi	r20, 0x03	; 3
    16dc:	50 e0       	ldi	r21, 0x00	; 0
    16de:	60 e1       	ldi	r22, 0x10	; 16
    16e0:	80 e6       	ldi	r24, 0x60	; 96
    16e2:	96 e0       	ldi	r25, 0x06	; 6
    16e4:	c6 df       	rcall	.-116    	; 0x1672 <ioport_configure_port_pin>
    16e6:	41 e0       	ldi	r20, 0x01	; 1
    16e8:	50 e4       	ldi	r21, 0x40	; 64
    16ea:	60 e2       	ldi	r22, 0x20	; 32
    16ec:	80 e6       	ldi	r24, 0x60	; 96
    16ee:	96 e0       	ldi	r25, 0x06	; 6
    16f0:	c0 df       	rcall	.-128    	; 0x1672 <ioport_configure_port_pin>
    16f2:	40 e0       	ldi	r20, 0x00	; 0
    16f4:	5b e1       	ldi	r21, 0x1B	; 27
    16f6:	60 e2       	ldi	r22, 0x20	; 32
    16f8:	80 e8       	ldi	r24, 0x80	; 128
    16fa:	96 e0       	ldi	r25, 0x06	; 6
    16fc:	ba df       	rcall	.-140    	; 0x1672 <ioport_configure_port_pin>
    16fe:	40 e0       	ldi	r20, 0x00	; 0
    1700:	5b e1       	ldi	r21, 0x1B	; 27
    1702:	62 e0       	ldi	r22, 0x02	; 2
    1704:	80 ea       	ldi	r24, 0xA0	; 160
    1706:	96 e0       	ldi	r25, 0x06	; 6
    1708:	b4 df       	rcall	.-152    	; 0x1672 <ioport_configure_port_pin>
    170a:	40 e0       	ldi	r20, 0x00	; 0
    170c:	5b e1       	ldi	r21, 0x1B	; 27
    170e:	64 e0       	ldi	r22, 0x04	; 4
    1710:	80 ea       	ldi	r24, 0xA0	; 160
    1712:	96 e0       	ldi	r25, 0x06	; 6
    1714:	ae df       	rcall	.-164    	; 0x1672 <ioport_configure_port_pin>
    1716:	43 e0       	ldi	r20, 0x03	; 3
    1718:	50 e0       	ldi	r21, 0x00	; 0
    171a:	62 e0       	ldi	r22, 0x02	; 2
    171c:	80 e6       	ldi	r24, 0x60	; 96
    171e:	96 e0       	ldi	r25, 0x06	; 6
    1720:	a8 df       	rcall	.-176    	; 0x1672 <ioport_configure_port_pin>
    1722:	43 e0       	ldi	r20, 0x03	; 3
    1724:	50 e0       	ldi	r21, 0x00	; 0
    1726:	68 e0       	ldi	r22, 0x08	; 8
    1728:	80 e6       	ldi	r24, 0x60	; 96
    172a:	96 e0       	ldi	r25, 0x06	; 6
    172c:	a2 df       	rcall	.-188    	; 0x1672 <ioport_configure_port_pin>
    172e:	43 e0       	ldi	r20, 0x03	; 3
    1730:	50 e0       	ldi	r21, 0x00	; 0
    1732:	68 e0       	ldi	r22, 0x08	; 8
    1734:	80 ea       	ldi	r24, 0xA0	; 160
    1736:	96 e0       	ldi	r25, 0x06	; 6
    1738:	9c df       	rcall	.-200    	; 0x1672 <ioport_configure_port_pin>
    173a:	43 e0       	ldi	r20, 0x03	; 3
    173c:	50 e0       	ldi	r21, 0x00	; 0
    173e:	61 e0       	ldi	r22, 0x01	; 1
    1740:	80 e6       	ldi	r24, 0x60	; 96
    1742:	96 e0       	ldi	r25, 0x06	; 6
    1744:	96 df       	rcall	.-212    	; 0x1672 <ioport_configure_port_pin>
    1746:	43 e0       	ldi	r20, 0x03	; 3
    1748:	50 e0       	ldi	r21, 0x00	; 0
    174a:	68 e0       	ldi	r22, 0x08	; 8
    174c:	80 e0       	ldi	r24, 0x00	; 0
    174e:	96 e0       	ldi	r25, 0x06	; 6
    1750:	90 df       	rcall	.-224    	; 0x1672 <ioport_configure_port_pin>
    1752:	41 e0       	ldi	r20, 0x01	; 1
    1754:	50 e0       	ldi	r21, 0x00	; 0
    1756:	60 e1       	ldi	r22, 0x10	; 16
    1758:	80 e8       	ldi	r24, 0x80	; 128
    175a:	96 e0       	ldi	r25, 0x06	; 6
    175c:	8a df       	rcall	.-236    	; 0x1672 <ioport_configure_port_pin>
    175e:	43 e0       	ldi	r20, 0x03	; 3
    1760:	50 e0       	ldi	r21, 0x00	; 0
    1762:	62 e0       	ldi	r22, 0x02	; 2
    1764:	80 e6       	ldi	r24, 0x60	; 96
    1766:	96 e0       	ldi	r25, 0x06	; 6
    1768:	84 df       	rcall	.-248    	; 0x1672 <ioport_configure_port_pin>
    176a:	43 e0       	ldi	r20, 0x03	; 3
    176c:	50 e0       	ldi	r21, 0x00	; 0
    176e:	68 e0       	ldi	r22, 0x08	; 8
    1770:	80 e6       	ldi	r24, 0x60	; 96
    1772:	96 e0       	ldi	r25, 0x06	; 6
    1774:	7e df       	rcall	.-260    	; 0x1672 <ioport_configure_port_pin>
    1776:	40 e0       	ldi	r20, 0x00	; 0
    1778:	50 e0       	ldi	r21, 0x00	; 0
    177a:	64 e0       	ldi	r22, 0x04	; 4
    177c:	80 e6       	ldi	r24, 0x60	; 96
    177e:	96 e0       	ldi	r25, 0x06	; 6
    1780:	78 df       	rcall	.-272    	; 0x1672 <ioport_configure_port_pin>
    1782:	43 e0       	ldi	r20, 0x03	; 3
    1784:	50 e0       	ldi	r21, 0x00	; 0
    1786:	60 e1       	ldi	r22, 0x10	; 16
    1788:	80 ea       	ldi	r24, 0xA0	; 160
    178a:	96 e0       	ldi	r25, 0x06	; 6
    178c:	72 df       	rcall	.-284    	; 0x1672 <ioport_configure_port_pin>
    178e:	40 e0       	ldi	r20, 0x00	; 0
    1790:	50 e0       	ldi	r21, 0x00	; 0
    1792:	61 e0       	ldi	r22, 0x01	; 1
    1794:	80 e0       	ldi	r24, 0x00	; 0
    1796:	96 e0       	ldi	r25, 0x06	; 6
    1798:	6c df       	rcall	.-296    	; 0x1672 <ioport_configure_port_pin>
    179a:	40 e0       	ldi	r20, 0x00	; 0
    179c:	50 e0       	ldi	r21, 0x00	; 0
    179e:	64 e0       	ldi	r22, 0x04	; 4
    17a0:	80 e0       	ldi	r24, 0x00	; 0
    17a2:	96 e0       	ldi	r25, 0x06	; 6
    17a4:	66 df       	rcall	.-308    	; 0x1672 <ioport_configure_port_pin>
    17a6:	40 e0       	ldi	r20, 0x00	; 0
    17a8:	50 e0       	ldi	r21, 0x00	; 0
    17aa:	62 e0       	ldi	r22, 0x02	; 2
    17ac:	80 e2       	ldi	r24, 0x20	; 32
    17ae:	96 e0       	ldi	r25, 0x06	; 6
    17b0:	60 df       	rcall	.-320    	; 0x1672 <ioport_configure_port_pin>
    17b2:	43 e0       	ldi	r20, 0x03	; 3
    17b4:	50 e0       	ldi	r21, 0x00	; 0
    17b6:	68 e0       	ldi	r22, 0x08	; 8
    17b8:	80 e4       	ldi	r24, 0x40	; 64
    17ba:	96 e0       	ldi	r25, 0x06	; 6
    17bc:	5a df       	rcall	.-332    	; 0x1672 <ioport_configure_port_pin>
    17be:	40 e0       	ldi	r20, 0x00	; 0
    17c0:	50 e0       	ldi	r21, 0x00	; 0
    17c2:	64 e0       	ldi	r22, 0x04	; 4
    17c4:	80 e4       	ldi	r24, 0x40	; 64
    17c6:	96 e0       	ldi	r25, 0x06	; 6
    17c8:	54 df       	rcall	.-344    	; 0x1672 <ioport_configure_port_pin>
    17ca:	43 e0       	ldi	r20, 0x03	; 3
    17cc:	50 e0       	ldi	r21, 0x00	; 0
    17ce:	68 e0       	ldi	r22, 0x08	; 8
    17d0:	80 e6       	ldi	r24, 0x60	; 96
    17d2:	96 e0       	ldi	r25, 0x06	; 6
    17d4:	4e df       	rcall	.-356    	; 0x1672 <ioport_configure_port_pin>
    17d6:	40 e0       	ldi	r20, 0x00	; 0
    17d8:	50 e0       	ldi	r21, 0x00	; 0
    17da:	64 e0       	ldi	r22, 0x04	; 4
    17dc:	80 e6       	ldi	r24, 0x60	; 96
    17de:	96 e0       	ldi	r25, 0x06	; 6
    17e0:	48 df       	rcall	.-368    	; 0x1672 <ioport_configure_port_pin>
    17e2:	43 e0       	ldi	r20, 0x03	; 3
    17e4:	50 e0       	ldi	r21, 0x00	; 0
    17e6:	68 e0       	ldi	r22, 0x08	; 8
    17e8:	80 e8       	ldi	r24, 0x80	; 128
    17ea:	96 e0       	ldi	r25, 0x06	; 6
    17ec:	42 df       	rcall	.-380    	; 0x1672 <ioport_configure_port_pin>
    17ee:	40 e0       	ldi	r20, 0x00	; 0
    17f0:	50 e0       	ldi	r21, 0x00	; 0
    17f2:	64 e0       	ldi	r22, 0x04	; 4
    17f4:	80 e8       	ldi	r24, 0x80	; 128
    17f6:	96 e0       	ldi	r25, 0x06	; 6
    17f8:	3c cf       	rjmp	.-392    	; 0x1672 <ioport_configure_port_pin>
    17fa:	08 95       	ret

000017fc <main>:
#include <asf.h>

#define SERIAL_CONNECTION	&USARTC0

int main (void)
{
    17fc:	cf 93       	push	r28
    17fe:	df 93       	push	r29
    1800:	cd b7       	in	r28, 0x3d	; 61
    1802:	de b7       	in	r29, 0x3e	; 62
    1804:	69 97       	sbiw	r28, 0x19	; 25
    1806:	cd bf       	out	0x3d, r28	; 61
    1808:	de bf       	out	0x3e, r29	; 62
	// Initialize all components
	board_init();
    180a:	5b df       	rcall	.-330    	; 0x16c2 <board_init>
	sysclk_init();
    180c:	16 df       	rcall	.-468    	; 0x163a <sysclk_init>
	gfx_mono_init();
    180e:	d7 d8       	rcall	.-3666   	; 0x9be <gfx_mono_st7565r_init>
		.paritytype = USART_PMODE_DISABLED_gc,
		.stopbits = false
	};

	// Initialize usart driver in RS232 mode
	usart_init_rs232(SERIAL_CONNECTION, &USART_SERIAL_OPTIONS);
    1810:	67 e0       	ldi	r22, 0x07	; 7
    1812:	70 e2       	ldi	r23, 0x20	; 32
    1814:	80 ea       	ldi	r24, 0xA0	; 160
    1816:	98 e0       	ldi	r25, 0x08	; 8
    1818:	94 db       	rcall	.-2264   	; 0xf42 <usart_init_rs232>
    181a:	80 e1       	ldi	r24, 0x10	; 16
    181c:	e0 e8       	ldi	r30, 0x80	; 128
    181e:	f6 e0       	ldi	r31, 0x06	; 6
    1820:	85 83       	std	Z+5, r24	; 0x05
	// Receive character and print to screen
	while(true)
	{
		// Define character to be added and the string to be shown on the screen
		uint8_t char_to_add = '\0';
		char string[25] = ""; // Max of 24 characters (24 + null termination)
    1822:	0f 2e       	mov	r0, r31
    1824:	f5 e1       	ldi	r31, 0x15	; 21
    1826:	bf 2e       	mov	r11, r31
    1828:	f0 2d       	mov	r31, r0
    182a:	6e 01       	movw	r12, r28
    182c:	85 e0       	ldi	r24, 0x05	; 5
    182e:	c8 0e       	add	r12, r24
    1830:	d1 1c       	adc	r13, r1
    1832:	7e 01       	movw	r14, r28
    1834:	e9 e1       	ldi	r30, 0x19	; 25
    1836:	ee 0e       	add	r14, r30
    1838:	f1 1c       	adc	r15, r1
    183a:	19 82       	std	Y+1, r1	; 0x01
    183c:	1a 82       	std	Y+2, r1	; 0x02
    183e:	1b 82       	std	Y+3, r1	; 0x03
    1840:	1c 82       	std	Y+4, r1	; 0x04
    1842:	f6 01       	movw	r30, r12
    1844:	8b 2d       	mov	r24, r11
    1846:	11 92       	st	Z+, r1
    1848:	8a 95       	dec	r24
    184a:	e9 f7       	brne	.-6      	; 0x1846 <main+0x4a>
    184c:	8e 01       	movw	r16, r28
    184e:	0f 5f       	subi	r16, 0xFF	; 255
    1850:	1f 4f       	sbci	r17, 0xFF	; 255
		uint8_t count = 0;
		
		// Accept the characters
		while(char_to_add != '\r' && count < 24)
		{
			char_to_add = usart_getchar(SERIAL_CONNECTION);
    1852:	80 ea       	ldi	r24, 0xA0	; 160
    1854:	98 e0       	ldi	r25, 0x08	; 8
    1856:	69 da       	rcall	.-2862   	; 0xd2a <usart_getchar>
			
			string[count] = char_to_add;
    1858:	f8 01       	movw	r30, r16
    185a:	81 93       	st	Z+, r24
    185c:	8f 01       	movw	r16, r30
		
		// Keep count to make sure we only accept 12 characters
		uint8_t count = 0;
		
		// Accept the characters
		while(char_to_add != '\r' && count < 24)
    185e:	8d 30       	cpi	r24, 0x0D	; 13
    1860:	19 f0       	breq	.+6      	; 0x1868 <main+0x6c>
    1862:	ee 15       	cp	r30, r14
    1864:	ff 05       	cpc	r31, r15
    1866:	a9 f7       	brne	.-22     	; 0x1852 <main+0x56>
			string[count] = char_to_add;
			count++;	
		}
		
		// Draw the string
		gfx_mono_draw_string(string, 10, 10, &sysfont);
    1868:	20 e0       	ldi	r18, 0x00	; 0
    186a:	30 e2       	ldi	r19, 0x20	; 32
    186c:	4a e0       	ldi	r20, 0x0A	; 10
    186e:	6a e0       	ldi	r22, 0x0A	; 10
    1870:	ce 01       	movw	r24, r28
    1872:	01 96       	adiw	r24, 0x01	; 1
    1874:	31 da       	rcall	.-2974   	; 0xcd8 <gfx_mono_draw_string>
	}
    1876:	e1 cf       	rjmp	.-62     	; 0x183a <main+0x3e>

00001878 <__udivmodsi4>:
    1878:	a1 e2       	ldi	r26, 0x21	; 33
    187a:	1a 2e       	mov	r1, r26
    187c:	aa 1b       	sub	r26, r26
    187e:	bb 1b       	sub	r27, r27
    1880:	fd 01       	movw	r30, r26
    1882:	0d c0       	rjmp	.+26     	; 0x189e <__udivmodsi4_ep>

00001884 <__udivmodsi4_loop>:
    1884:	aa 1f       	adc	r26, r26
    1886:	bb 1f       	adc	r27, r27
    1888:	ee 1f       	adc	r30, r30
    188a:	ff 1f       	adc	r31, r31
    188c:	a2 17       	cp	r26, r18
    188e:	b3 07       	cpc	r27, r19
    1890:	e4 07       	cpc	r30, r20
    1892:	f5 07       	cpc	r31, r21
    1894:	20 f0       	brcs	.+8      	; 0x189e <__udivmodsi4_ep>
    1896:	a2 1b       	sub	r26, r18
    1898:	b3 0b       	sbc	r27, r19
    189a:	e4 0b       	sbc	r30, r20
    189c:	f5 0b       	sbc	r31, r21

0000189e <__udivmodsi4_ep>:
    189e:	66 1f       	adc	r22, r22
    18a0:	77 1f       	adc	r23, r23
    18a2:	88 1f       	adc	r24, r24
    18a4:	99 1f       	adc	r25, r25
    18a6:	1a 94       	dec	r1
    18a8:	69 f7       	brne	.-38     	; 0x1884 <__udivmodsi4_loop>
    18aa:	60 95       	com	r22
    18ac:	70 95       	com	r23
    18ae:	80 95       	com	r24
    18b0:	90 95       	com	r25
    18b2:	9b 01       	movw	r18, r22
    18b4:	ac 01       	movw	r20, r24
    18b6:	bd 01       	movw	r22, r26
    18b8:	cf 01       	movw	r24, r30
    18ba:	08 95       	ret

000018bc <_exit>:
    18bc:	f8 94       	cli

000018be <__stop_program>:
    18be:	ff cf       	rjmp	.-2      	; 0x18be <__stop_program>
