Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Jack/Desktop/EECS 31L/hw4/assignment4_67574625/testbench_registerfile_isim_beh.exe -prj C:/Users/Jack/Desktop/EECS 31L/hw4/assignment4_67574625/testbench_registerfile_beh.prj testbench_registerfile 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Jack/Desktop/EECS 31L/hw4/assignment4_67574625/assignment4_67574625_registerfile.vhd" into library work
Parsing VHDL file "C:/Users/Jack/Desktop/EECS 31L/hw4/assignment4_67574625/testbench_registerfile.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity assignment4_67574625_registerfile [\assignment4_67574625_registerfi...]
Compiling architecture behavior of entity testbench_registerfile
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable C:/Users/Jack/Desktop/EECS 31L/hw4/assignment4_67574625/testbench_registerfile_isim_beh.exe
Fuse Memory Usage: 35932 KB
Fuse CPU Usage: 498 ms
