simVerilogNetlistFileList = '(
    (("HMMM" "controller") 
	("cds17/netlist" "cds17/map" "schematic")
    ) 
    (("muddlib11" "buf_1x") 
	("cds16/netlist" "cds16/map" "cmos_sch")
    ) 
    (("HMMM" "condcheck") 
	("cds15/netlist" "cds15/map" "schematic")
    ) 
    (("muddlib11" "mux4_dp_1x") 
	("cds14/netlist" "cds14/map" "cmos_sch")
    ) 
    (("muddlib11" "mux2_c_1x") 
	("cds13/netlist" "cds13/map" "cmos_sch")
    )
    (("muddlib11" "nor3_1x") 
	("cds12/netlist" "cds12/map" "cmos_sch")
    ) 
    (("muddlib11" "nor2_1x") 
	("cds11/netlist" "cds11/map" "cmos_sch")
    ) 
    (("muddlib11" "or2_1x") 
	("cds10/netlist" "cds10/map" "cmos_sch")
    ) 
    (("muddlib11" "and2_1x") 
	("cds9/netlist" "cds9/map" "cmos_sch")
    ) 
    (("muddlib11" "inv_1x") 
	("cds8/netlist" "cds8/map" "cmos_sch")
    )
    (("wordlib8" "mux2_1x_8") 
	("cds7/netlist" "cds7/map" "schematic")
    ) 
    (("muddlib11" "mux2_dp_1x") 
	("cds6/netlist" "cds6/map" "cmos_sch")
    ) 
    (("wordlib8" "flopenr_1x_8") 
	("cds5/netlist" "cds5/map" "schematic")
    ) 
    (("muddlib11" "invbuf_4x") 
	("cds4/netlist" "cds4/map" "schematic")
    ) 
    (("muddlib11" "inv_4x") 
	("cds3/netlist" "cds3/map" "cmos_sch")
    )
    (("muddlib11" "clkinvbufdual_4x") 
	("cds2/netlist" "cds2/map" "schematic")
    ) 
    (("muddlib11" "clkinvbuf_4x") 
	("cds1/netlist" "cds1/map" "cmos_sch")
    ) 
    (("muddlib11" "flopenr_dp_1x") 
	("cds0/netlist" "cds0/map" "cmos_sch")
    )
)
simVerilogNetlistFileLibList = '("HMMM" "muddlib11" "wordlib8")
simVerilogNetlistFileCellList = '(
    ("muddlib11" 
	("flopenr_dp_1x" "clkinvbuf_4x" "clkinvbufdual_4x" "inv_4x" "invbuf_4x"
	    "mux2_dp_1x" "inv_1x" "and2_1x" "or2_1x" "nor2_1x"
	    "nor3_1x" "mux2_c_1x" "mux4_dp_1x" "buf_1x"
	)
    ) 
    ("wordlib8" 
	("flopenr_1x_8" "mux2_1x_8")
    ) 
    ("HMMM" 
	("condcheck" "controller")
    )
)
hnlIncrementalDirectory = '"ihnl"
