# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# XDC: new/ports.xdc

# Block Designs: bd/ALU_1/ALU_1.bd
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==ALU_1 || ORIG_REF_NAME==ALU_1}]

# IP: bd/ALU_1/ip/ALU_1_four_2_input_and_gate_0_0/ALU_1_four_2_input_and_gate_0_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==ALU_1_four_2_input_and_gate_0_0 || ORIG_REF_NAME==ALU_1_four_2_input_and_gate_0_0}]

# IP: bd/ALU_1/ip/ALU_1_mux_8_to_1_0_0/ALU_1_mux_8_to_1_0_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==ALU_1_mux_8_to_1_0_0 || ORIG_REF_NAME==ALU_1_mux_8_to_1_0_0}]

# IP: bd/ALU_1/ip/ALU_1_mux_8_to_1_1_0/ALU_1_mux_8_to_1_1_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==ALU_1_mux_8_to_1_1_0 || ORIG_REF_NAME==ALU_1_mux_8_to_1_1_0}]

# IP: bd/ALU_1/ip/ALU_1_four_2_input_or_gate_0_0/ALU_1_four_2_input_or_gate_0_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==ALU_1_four_2_input_or_gate_0_0 || ORIG_REF_NAME==ALU_1_four_2_input_or_gate_0_0}]

# IP: bd/ALU_1/ip/ALU_1_six_not_gate_0_0/ALU_1_six_not_gate_0_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==ALU_1_six_not_gate_0_0 || ORIG_REF_NAME==ALU_1_six_not_gate_0_0}]

# IP: bd/ALU_1/ip/ALU_1_decode138_0_0/ALU_1_decode138_0_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==ALU_1_decode138_0_0 || ORIG_REF_NAME==ALU_1_decode138_0_0}]

# IP: bd/ALU_1/ip/ALU_1_xup_nand4_0_0/ALU_1_xup_nand4_0_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==ALU_1_xup_nand4_0_0 || ORIG_REF_NAME==ALU_1_xup_nand4_0_0}]

# IP: bd/ALU_1/ip/ALU_1_xup_nand4_1_0/ALU_1_xup_nand4_1_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==ALU_1_xup_nand4_1_0 || ORIG_REF_NAME==ALU_1_xup_nand4_1_0}]

# IP: bd/ALU_1/ip/ALU_1_xup_nand4_2_0/ALU_1_xup_nand4_2_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==ALU_1_xup_nand4_2_0 || ORIG_REF_NAME==ALU_1_xup_nand4_2_0}]

# XDC: bd/ALU_1/ALU_1_ooc.xdc
