
*** Running vivado
    with args -log nanoprocessor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source nanoprocessor.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source nanoprocessor.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 272.703 ; gain = 50.574
Command: synth_design -top nanoprocessor -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19428 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 381.945 ; gain = 96.969
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'nanoprocessor' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/new/nanoprocessor.vhd:45]
INFO: [Synth 8-3491] module 'ProgramROM' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/ProgramROM.vhd:5' bound to instance 'ProgramROM_0' of component 'ProgramROM' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/new/nanoprocessor.vhd:138]
INFO: [Synth 8-638] synthesizing module 'ProgramROM' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/ProgramROM.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'ProgramROM' (1#1) [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/ProgramROM.vhd:10]
INFO: [Synth 8-3491] module 'Instruction_decoder' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/Instruction_decoder.vhd:34' bound to instance 'instruction_decoder_0' of component 'instruction_decoder' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/new/nanoprocessor.vhd:143]
INFO: [Synth 8-638] synthesizing module 'Instruction_decoder' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/Instruction_decoder.vhd:47]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/Instruction_decoder.vhd:56]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (2#1) [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Instruction_decoder' (3#1) [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/Instruction_decoder.vhd:47]
INFO: [Synth 8-3491] module 'MUX_2_way_3bit' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/MUX_2_way_3bit.vhd:34' bound to instance 'MUX_2_way_3bit_0' of component 'MUX_2_way_3bit' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/new/nanoprocessor.vhd:155]
INFO: [Synth 8-638] synthesizing module 'MUX_2_way_3bit' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/MUX_2_way_3bit.vhd:41]
INFO: [Synth 8-3491] module 'tri_state_buffer_3bit' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/tri_state_buffer_3bit.vhd:34' bound to instance 'tri_state_buffer_3bit_0' of component 'tri_state_buffer_3bit' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/MUX_2_way_3bit.vhd:51]
INFO: [Synth 8-638] synthesizing module 'tri_state_buffer_3bit' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/tri_state_buffer_3bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'tri_state_buffer_3bit' (4#1) [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/tri_state_buffer_3bit.vhd:40]
INFO: [Synth 8-3491] module 'tri_state_buffer_3bit' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/tri_state_buffer_3bit.vhd:34' bound to instance 'tri_state_buffer_3bit_1' of component 'tri_state_buffer_3bit' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/MUX_2_way_3bit.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_way_3bit' (5#1) [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/MUX_2_way_3bit.vhd:41]
INFO: [Synth 8-3491] module 'MUX_2_way_4bit' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/MUX_2_way_4bit.vhd:34' bound to instance 'MUX_2_way_4bit_0' of component 'MUX_2_way_4bit' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/new/nanoprocessor.vhd:162]
INFO: [Synth 8-638] synthesizing module 'MUX_2_way_4bit' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/MUX_2_way_4bit.vhd:41]
INFO: [Synth 8-3491] module 'tri_state_buffer_4bit' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/tri_state_buffer_4bit.vhd:34' bound to instance 'tri_state_buffer_4bit_0' of component 'tri_state_buffer_4bit' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/MUX_2_way_4bit.vhd:51]
INFO: [Synth 8-638] synthesizing module 'tri_state_buffer_4bit' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/tri_state_buffer_4bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'tri_state_buffer_4bit' (6#1) [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/tri_state_buffer_4bit.vhd:40]
INFO: [Synth 8-3491] module 'tri_state_buffer_4bit' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/tri_state_buffer_4bit.vhd:34' bound to instance 'tri_state_buffer_4bit_1' of component 'tri_state_buffer_4bit' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/MUX_2_way_4bit.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_way_4bit' (7#1) [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/MUX_2_way_4bit.vhd:41]
INFO: [Synth 8-3491] module 'MUX_8_to_1' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/MUX_8_to_1.vhd:34' bound to instance 'MUX_8_to_1_1' of component 'MUX_8_to_1' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/new/nanoprocessor.vhd:169]
INFO: [Synth 8-638] synthesizing module 'MUX_8_to_1' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/MUX_8_to_1.vhd:47]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/imports/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/MUX_8_to_1.vhd:60]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/imports/new/Decoder_3_to_8.vhd:39]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/imports/new/Decoder_3_to_8.vhd:47]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/imports/new/Decoder_3_to_8.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (8#1) [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/imports/new/Decoder_3_to_8.vhd:39]
INFO: [Synth 8-3491] module 'tri_state_buffer_4bit' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/tri_state_buffer_4bit.vhd:34' bound to instance 'tri_state_buffer_4bit_0' of component 'tri_state_buffer_4bit' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/MUX_8_to_1.vhd:64]
INFO: [Synth 8-3491] module 'tri_state_buffer_4bit' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/tri_state_buffer_4bit.vhd:34' bound to instance 'tri_state_buffer_4bit_1' of component 'tri_state_buffer_4bit' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/MUX_8_to_1.vhd:68]
INFO: [Synth 8-3491] module 'tri_state_buffer_4bit' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/tri_state_buffer_4bit.vhd:34' bound to instance 'tri_state_buffer_4bit_2' of component 'tri_state_buffer_4bit' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/MUX_8_to_1.vhd:72]
INFO: [Synth 8-3491] module 'tri_state_buffer_4bit' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/tri_state_buffer_4bit.vhd:34' bound to instance 'tri_state_buffer_4bit_3' of component 'tri_state_buffer_4bit' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/MUX_8_to_1.vhd:76]
INFO: [Synth 8-3491] module 'tri_state_buffer_4bit' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/tri_state_buffer_4bit.vhd:34' bound to instance 'tri_state_buffer_4bit_4' of component 'tri_state_buffer_4bit' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/MUX_8_to_1.vhd:80]
INFO: [Synth 8-3491] module 'tri_state_buffer_4bit' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/tri_state_buffer_4bit.vhd:34' bound to instance 'tri_state_buffer_4bit_5' of component 'tri_state_buffer_4bit' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/MUX_8_to_1.vhd:84]
INFO: [Synth 8-3491] module 'tri_state_buffer_4bit' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/tri_state_buffer_4bit.vhd:34' bound to instance 'tri_state_buffer_4bit_6' of component 'tri_state_buffer_4bit' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/MUX_8_to_1.vhd:88]
INFO: [Synth 8-3491] module 'tri_state_buffer_4bit' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/tri_state_buffer_4bit.vhd:34' bound to instance 'tri_state_buffer_4bit_7' of component 'tri_state_buffer_4bit' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/MUX_8_to_1.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'MUX_8_to_1' (9#1) [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/MUX_8_to_1.vhd:47]
INFO: [Synth 8-3491] module 'MUX_8_to_1' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/MUX_8_to_1.vhd:34' bound to instance 'MUX_8_to_1_2' of component 'MUX_8_to_1' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/new/nanoprocessor.vhd:182]
INFO: [Synth 8-3491] module 'Display' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/new/Display.vhd:34' bound to instance 'Display_0' of component 'Display' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/new/nanoprocessor.vhd:194]
INFO: [Synth 8-638] synthesizing module 'Display' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/new/Display.vhd:40]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/LUT_16_7.vhd:35' bound to instance 'LUT_16_7_1' of component 'LUT_16_7' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/new/Display.vhd:47]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/LUT_16_7.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (10#1) [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/LUT_16_7.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Display' (11#1) [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/new/Display.vhd:40]
INFO: [Synth 8-3491] module 'RCA' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/RCA.vhd:34' bound to instance 'Add_Sub' of component 'RCA' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/new/nanoprocessor.vhd:199]
INFO: [Synth 8-638] synthesizing module 'RCA' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/RCA.vhd:43]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:4' bound to instance 'FA_0' of component 'FA' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/RCA.vhd:55]
INFO: [Synth 8-638] synthesizing module 'FA' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:12]
INFO: [Synth 8-3491] module 'HA' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:24]
INFO: [Synth 8-638] synthesizing module 'HA' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (12#1) [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'FA' (13#1) [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:12]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:4' bound to instance 'FA_1' of component 'FA' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/RCA.vhd:62]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:4' bound to instance 'FA_2' of component 'FA' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/RCA.vhd:69]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:4' bound to instance 'FA_3' of component 'FA' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/RCA.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'RCA' (14#1) [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/RCA.vhd:43]
INFO: [Synth 8-3491] module 'RCA3Bit' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/RCA3Bit.vhd:34' bound to instance 'RCA3Bit_0' of component 'RCA3Bit' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/new/nanoprocessor.vhd:207]
INFO: [Synth 8-638] synthesizing module 'RCA3Bit' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/RCA3Bit.vhd:40]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:4' bound to instance 'FA_0' of component 'FA' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/RCA3Bit.vhd:51]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:4' bound to instance 'FA_1' of component 'FA' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/RCA3Bit.vhd:60]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:4' bound to instance 'FA_2' of component 'FA' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/RCA3Bit.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'RCA3Bit' (15#1) [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/sources_1/new/RCA3Bit.vhd:40]
INFO: [Synth 8-3491] module 'RegBank' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Downloads/RegisterBank/RegisterBank.srcs/sources_1/new/RegBank.vhd:34' bound to instance 'RegBank_0' of component 'RegBank' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/new/nanoprocessor.vhd:211]
INFO: [Synth 8-638] synthesizing module 'RegBank' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Downloads/RegisterBank/RegisterBank.srcs/sources_1/new/RegBank.vhd:49]
INFO: [Synth 8-3491] module 'Decorder_3_8' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Desktop/test4/test4.srcs/sources_1/new/Decorder_3_8.vhd:34' bound to instance 'Dec_3_8' of component 'Decorder_3_8' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Downloads/RegisterBank/RegisterBank.srcs/sources_1/new/RegBank.vhd:68]
INFO: [Synth 8-638] synthesizing module 'Decorder_3_8' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Desktop/test4/test4.srcs/sources_1/new/Decorder_3_8.vhd:40]
INFO: [Synth 8-3491] module 'Decorder_2_4' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Desktop/test4/test4.srcs/sources_1/new/Decorder_2_4.vhd:34' bound to instance 'Decorder0' of component 'Decorder_2_4' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Desktop/test4/test4.srcs/sources_1/new/Decorder_3_8.vhd:49]
INFO: [Synth 8-638] synthesizing module 'Decorder_2_4' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Desktop/test4/test4.srcs/sources_1/new/Decorder_2_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decorder_2_4' (16#1) [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Desktop/test4/test4.srcs/sources_1/new/Decorder_2_4.vhd:40]
INFO: [Synth 8-3491] module 'Decorder_2_4' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Desktop/test4/test4.srcs/sources_1/new/Decorder_2_4.vhd:34' bound to instance 'Decorder1' of component 'Decorder_2_4' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Desktop/test4/test4.srcs/sources_1/new/Decorder_3_8.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'Decorder_3_8' (17#1) [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Desktop/test4/test4.srcs/sources_1/new/Decorder_3_8.vhd:40]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Desktop/test6/test6.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_0' of component 'Reg' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Downloads/RegisterBank/RegisterBank.srcs/sources_1/new/RegBank.vhd:75]
INFO: [Synth 8-638] synthesizing module 'Reg' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Desktop/test6/test6.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-3491] module 'D_FF_Reg' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'D_FF0' of component 'D_FF_Reg' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Desktop/test6/test6.srcs/sources_1/new/Reg.vhd:53]
INFO: [Synth 8-638] synthesizing module 'D_FF_Reg' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/D_FF.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'D_FF_Reg' (18#1) [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/D_FF.vhd:43]
INFO: [Synth 8-3491] module 'D_FF_Reg' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'D_FF1' of component 'D_FF_Reg' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Desktop/test6/test6.srcs/sources_1/new/Reg.vhd:62]
INFO: [Synth 8-3491] module 'D_FF_Reg' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'D_FF2' of component 'D_FF_Reg' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Desktop/test6/test6.srcs/sources_1/new/Reg.vhd:71]
INFO: [Synth 8-3491] module 'D_FF_Reg' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'D_FF3' of component 'D_FF_Reg' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Desktop/test6/test6.srcs/sources_1/new/Reg.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'Reg' (19#1) [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Desktop/test6/test6.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Desktop/test6/test6.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_1' of component 'Reg' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Downloads/RegisterBank/RegisterBank.srcs/sources_1/new/RegBank.vhd:84]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Desktop/test6/test6.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_2' of component 'Reg' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Downloads/RegisterBank/RegisterBank.srcs/sources_1/new/RegBank.vhd:93]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Desktop/test6/test6.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_3' of component 'Reg' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Downloads/RegisterBank/RegisterBank.srcs/sources_1/new/RegBank.vhd:102]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Desktop/test6/test6.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_4' of component 'Reg' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Downloads/RegisterBank/RegisterBank.srcs/sources_1/new/RegBank.vhd:111]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Desktop/test6/test6.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_5' of component 'Reg' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Downloads/RegisterBank/RegisterBank.srcs/sources_1/new/RegBank.vhd:120]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Desktop/test6/test6.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_6' of component 'Reg' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Downloads/RegisterBank/RegisterBank.srcs/sources_1/new/RegBank.vhd:129]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Desktop/test6/test6.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_7' of component 'Reg' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Downloads/RegisterBank/RegisterBank.srcs/sources_1/new/RegBank.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'RegBank' (20#1) [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Downloads/RegisterBank/RegisterBank.srcs/sources_1/new/RegBank.vhd:49]
INFO: [Synth 8-3491] module 'PC' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Downloads/Program_Counter/Program_Counter.srcs/sources_1/new/PC.vhd:34' bound to instance 'PC_0' of component 'PC' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/new/nanoprocessor.vhd:225]
INFO: [Synth 8-638] synthesizing module 'PC' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Downloads/Program_Counter/Program_Counter.srcs/sources_1/new/PC.vhd:41]
INFO: [Synth 8-3491] module 'D_FF_0' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Downloads/Program_Counter/Program_Counter.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'D_FF0' of component 'D_FF_0' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Downloads/Program_Counter/Program_Counter.srcs/sources_1/new/PC.vhd:50]
INFO: [Synth 8-638] synthesizing module 'D_FF_0' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Downloads/Program_Counter/Program_Counter.srcs/sources_1/imports/new/D_FF.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'D_FF_0' (21#1) [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Downloads/Program_Counter/Program_Counter.srcs/sources_1/imports/new/D_FF.vhd:42]
INFO: [Synth 8-3491] module 'D_FF_0' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Downloads/Program_Counter/Program_Counter.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'D_FF1' of component 'D_FF_0' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Downloads/Program_Counter/Program_Counter.srcs/sources_1/new/PC.vhd:58]
INFO: [Synth 8-3491] module 'D_FF_0' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Downloads/Program_Counter/Program_Counter.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'D_FF2' of component 'D_FF_0' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Downloads/Program_Counter/Program_Counter.srcs/sources_1/new/PC.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'PC' (22#1) [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Downloads/Program_Counter/Program_Counter.srcs/sources_1/new/PC.vhd:41]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Downloads/RegisterBank/RegisterBank.srcs/sources_1/imports/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clk_0' of component 'Slow_Clk' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/new/nanoprocessor.vhd:232]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Downloads/RegisterBank/RegisterBank.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (23#1) [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Downloads/RegisterBank/RegisterBank.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'nanoprocessor' (24#1) [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/new/nanoprocessor.vhd:45]
WARNING: [Synth 8-3917] design nanoprocessor has port Selector[3] driven by constant 1
WARNING: [Synth 8-3917] design nanoprocessor has port Selector[2] driven by constant 1
WARNING: [Synth 8-3917] design nanoprocessor has port Selector[1] driven by constant 1
WARNING: [Synth 8-3917] design nanoprocessor has port Selector[0] driven by constant 0
WARNING: [Synth 8-3331] design Instruction_decoder has unconnected port Reg_value[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 437.449 ; gain = 152.473
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 437.449 ; gain = 152.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 437.449 ; gain = 152.473
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/constrs_1/imports/Labs/Basys3Labs.xdc]
Finished Parsing XDC File [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/constrs_1/imports/Labs/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/constrs_1/imports/Labs/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/nanoprocessor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/nanoprocessor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 769.020 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 769.020 ; gain = 484.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 769.020 ; gain = 484.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 769.020 ; gain = 484.043
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "program_rom" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:36 . Memory (MB): peak = 769.020 ; gain = 484.043
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'MUX_8_to_1:/Decoder_3_to_8_0/Decoder_2_to_4_0' (Decoder_2_to_4) to 'MUX_8_to_1:/Decoder_3_to_8_0/Decoder_2_to_4_1'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 15    
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 72    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ProgramROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module RCA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module D_FF_Reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module D_FF_0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Slow_Clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'RegBank_0/Reg_0/D_FF1/Q_reg' into 'RegBank_0/Reg_0/D_FF0/Q_reg' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/D_FF.vhd:49]
INFO: [Synth 8-4471] merging register 'RegBank_0/Reg_0/D_FF2/Q_reg' into 'RegBank_0/Reg_0/D_FF0/Q_reg' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/D_FF.vhd:49]
INFO: [Synth 8-4471] merging register 'RegBank_0/Reg_0/D_FF3/Q_reg' into 'RegBank_0/Reg_0/D_FF0/Q_reg' [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/D_FF.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element RegBank_0/Reg_0/D_FF0/Qbar_reg was removed.  [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element RegBank_0/Reg_0/D_FF1/Q_reg was removed.  [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/D_FF.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element RegBank_0/Reg_0/D_FF1/Qbar_reg was removed.  [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element RegBank_0/Reg_0/D_FF2/Q_reg was removed.  [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/D_FF.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element RegBank_0/Reg_0/D_FF2/Qbar_reg was removed.  [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element RegBank_0/Reg_0/D_FF3/Q_reg was removed.  [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/D_FF.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element RegBank_0/Reg_0/D_FF3/Qbar_reg was removed.  [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element RegBank_0/Reg_1/D_FF0/Qbar_reg was removed.  [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element RegBank_0/Reg_1/D_FF1/Qbar_reg was removed.  [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element RegBank_0/Reg_1/D_FF2/Qbar_reg was removed.  [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element RegBank_0/Reg_1/D_FF3/Qbar_reg was removed.  [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element RegBank_0/Reg_2/D_FF0/Qbar_reg was removed.  [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element RegBank_0/Reg_2/D_FF1/Qbar_reg was removed.  [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element RegBank_0/Reg_2/D_FF2/Qbar_reg was removed.  [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element RegBank_0/Reg_2/D_FF3/Qbar_reg was removed.  [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element RegBank_0/Reg_3/D_FF0/Qbar_reg was removed.  [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element RegBank_0/Reg_3/D_FF1/Qbar_reg was removed.  [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element RegBank_0/Reg_3/D_FF2/Qbar_reg was removed.  [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element RegBank_0/Reg_3/D_FF3/Qbar_reg was removed.  [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element RegBank_0/Reg_4/D_FF0/Qbar_reg was removed.  [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element RegBank_0/Reg_4/D_FF1/Qbar_reg was removed.  [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element RegBank_0/Reg_4/D_FF2/Qbar_reg was removed.  [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element RegBank_0/Reg_4/D_FF3/Qbar_reg was removed.  [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element RegBank_0/Reg_5/D_FF0/Qbar_reg was removed.  [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element RegBank_0/Reg_5/D_FF1/Qbar_reg was removed.  [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element RegBank_0/Reg_5/D_FF2/Qbar_reg was removed.  [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element RegBank_0/Reg_5/D_FF3/Qbar_reg was removed.  [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element RegBank_0/Reg_6/D_FF0/Qbar_reg was removed.  [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element RegBank_0/Reg_6/D_FF1/Qbar_reg was removed.  [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element RegBank_0/Reg_6/D_FF2/Qbar_reg was removed.  [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element RegBank_0/Reg_6/D_FF3/Qbar_reg was removed.  [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element RegBank_0/Reg_7/D_FF0/Qbar_reg was removed.  [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element RegBank_0/Reg_7/D_FF1/Qbar_reg was removed.  [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element RegBank_0/Reg_7/D_FF2/Qbar_reg was removed.  [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element RegBank_0/Reg_7/D_FF3/Qbar_reg was removed.  [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/new/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element PC_0/D_FF0/Qbar_reg was removed.  [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Downloads/Program_Counter/Program_Counter.srcs/sources_1/imports/new/D_FF.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element PC_0/D_FF1/Qbar_reg was removed.  [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Downloads/Program_Counter/Program_Counter.srcs/sources_1/imports/new/D_FF.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element PC_0/D_FF2/Qbar_reg was removed.  [D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sources_1/imports/Downloads/Program_Counter/Program_Counter.srcs/sources_1/imports/new/D_FF.vhd:49]
INFO: [Synth 8-5545] ROM "Slow_Clk_0/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Slow_Clk_0/clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design nanoprocessor has port Selector[3] driven by constant 1
WARNING: [Synth 8-3917] design nanoprocessor has port Selector[2] driven by constant 1
WARNING: [Synth 8-3917] design nanoprocessor has port Selector[1] driven by constant 1
WARNING: [Synth 8-3917] design nanoprocessor has port Selector[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RegBank_0/Reg_0/D_FF0/Q_reg )
WARNING: [Synth 8-3332] Sequential element (RegBank_0/Reg_0/D_FF0/Q_reg) is unused and will be removed from module nanoprocessor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:38 . Memory (MB): peak = 769.020 ; gain = 484.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:53 . Memory (MB): peak = 769.020 ; gain = 484.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:54 . Memory (MB): peak = 781.238 ; gain = 496.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'RegBank_0/Reg_3/D_FF2/Q_reg' (FDRE) to 'RegBank_0/Reg_4/D_FF2/Q_reg'
INFO: [Synth 8-3886] merging instance 'RegBank_0/Reg_4/D_FF2/Q_reg' (FDRE) to 'RegBank_0/Reg_5/D_FF2/Q_reg'
INFO: [Synth 8-3886] merging instance 'RegBank_0/Reg_5/D_FF2/Q_reg' (FDRE) to 'RegBank_0/Reg_6/D_FF2/Q_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RegBank_0/Reg_6/D_FF2/Q_reg )
INFO: [Synth 8-3886] merging instance 'RegBank_0/Reg_3/D_FF1/Q_reg' (FDRE) to 'RegBank_0/Reg_6/D_FF1/Q_reg'
INFO: [Synth 8-3886] merging instance 'RegBank_0/Reg_4/D_FF1/Q_reg' (FDRE) to 'RegBank_0/Reg_6/D_FF1/Q_reg'
INFO: [Synth 8-3886] merging instance 'RegBank_0/Reg_5/D_FF1/Q_reg' (FDRE) to 'RegBank_0/Reg_6/D_FF1/Q_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RegBank_0/Reg_6/D_FF1/Q_reg )
INFO: [Synth 8-3886] merging instance 'RegBank_0/Reg_3/D_FF0/Q_reg' (FDRE) to 'RegBank_0/Reg_4/D_FF0/Q_reg'
INFO: [Synth 8-3886] merging instance 'RegBank_0/Reg_4/D_FF0/Q_reg' (FDRE) to 'RegBank_0/Reg_5/D_FF0/Q_reg'
INFO: [Synth 8-3886] merging instance 'RegBank_0/Reg_5/D_FF0/Q_reg' (FDRE) to 'RegBank_0/Reg_6/D_FF0/Q_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RegBank_0/Reg_6/D_FF0/Q_reg )
INFO: [Synth 8-3886] merging instance 'RegBank_0/Reg_3/D_FF3/Q_reg' (FDRE) to 'RegBank_0/Reg_6/D_FF3/Q_reg'
INFO: [Synth 8-3886] merging instance 'RegBank_0/Reg_4/D_FF3/Q_reg' (FDRE) to 'RegBank_0/Reg_6/D_FF3/Q_reg'
INFO: [Synth 8-3886] merging instance 'RegBank_0/Reg_5/D_FF3/Q_reg' (FDRE) to 'RegBank_0/Reg_6/D_FF3/Q_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RegBank_0/Reg_6/D_FF3/Q_reg )
WARNING: [Synth 8-3332] Sequential element (RegBank_0/Reg_6/D_FF0/Q_reg) is unused and will be removed from module nanoprocessor.
WARNING: [Synth 8-3332] Sequential element (RegBank_0/Reg_6/D_FF1/Q_reg) is unused and will be removed from module nanoprocessor.
WARNING: [Synth 8-3332] Sequential element (RegBank_0/Reg_6/D_FF2/Q_reg) is unused and will be removed from module nanoprocessor.
WARNING: [Synth 8-3332] Sequential element (RegBank_0/Reg_6/D_FF3/Q_reg) is unused and will be removed from module nanoprocessor.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:54 . Memory (MB): peak = 781.238 ; gain = 496.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:56 . Memory (MB): peak = 781.238 ; gain = 496.262
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:56 . Memory (MB): peak = 781.238 ; gain = 496.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:56 . Memory (MB): peak = 781.238 ; gain = 496.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:56 . Memory (MB): peak = 781.238 ; gain = 496.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:56 . Memory (MB): peak = 781.238 ; gain = 496.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:56 . Memory (MB): peak = 781.238 ; gain = 496.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     2|
|4     |LUT2   |    37|
|5     |LUT3   |    18|
|6     |LUT4   |    24|
|7     |LUT5   |     9|
|8     |LUT6   |    16|
|9     |FDRE   |    49|
|10    |IBUF   |     2|
|11    |OBUF   |    18|
+------+-------+------+

Report Instance Areas: 
+------+-------------+------------+------+
|      |Instance     |Module      |Cells |
+------+-------------+------------+------+
|1     |top          |            |   184|
|2     |  PC_0       |PC          |    60|
|3     |    D_FF0    |D_FF_0      |    24|
|4     |    D_FF1    |D_FF_0_13   |    31|
|5     |    D_FF2    |D_FF_0_14   |     5|
|6     |  RegBank_0  |RegBank     |    49|
|7     |    Reg_1    |Reg         |     4|
|8     |      D_FF0  |D_FF_Reg_9  |     1|
|9     |      D_FF1  |D_FF_Reg_10 |     1|
|10    |      D_FF2  |D_FF_Reg_11 |     1|
|11    |      D_FF3  |D_FF_Reg_12 |     1|
|12    |    Reg_2    |Reg_0       |    18|
|13    |      D_FF0  |D_FF_Reg_5  |     5|
|14    |      D_FF1  |D_FF_Reg_6  |     4|
|15    |      D_FF2  |D_FF_Reg_7  |     3|
|16    |      D_FF3  |D_FF_Reg_8  |     6|
|17    |    Reg_7    |Reg_1       |    27|
|18    |      D_FF0  |D_FF_Reg    |     7|
|19    |      D_FF1  |D_FF_Reg_2  |     6|
|20    |      D_FF2  |D_FF_Reg_3  |     5|
|21    |      D_FF3  |D_FF_Reg_4  |     9|
|22    |  Slow_Clk_0 |Slow_Clk    |    54|
+------+-------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:56 . Memory (MB): peak = 781.238 ; gain = 496.262
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 47 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 781.238 ; gain = 164.691
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:56 . Memory (MB): peak = 781.238 ; gain = 496.262
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
143 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:01:01 . Memory (MB): peak = 782.512 ; gain = 509.809
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.runs/synth_1/nanoprocessor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file nanoprocessor_utilization_synth.rpt -pb nanoprocessor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 782.512 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jul 28 08:03:51 2022...
