//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-28358933
// Cuda compilation tools, release 11.0, V11.0.167
// Based on LLVM 3.4svn
//

.version 7.0
.target sm_50
.address_size 64

	// .globl	gpu_vector_setI
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.const .align 4 .f32 dc_salmin;
.const .align 4 .f32 dc_salmax = 0f447A0000;
.const .align 4 .f32 dc_tempmin;
.const .align 4 .f32 dc_tempmax = 0f42C80000;
.const .align 4 .f32 dc_theta_adv_flux = 0f3F000000;
.const .align 4 .u32 dc_incl_mslp;
.const .align 4 .u32 dc_vert_mesh_typ;
.const .align 4 .u32 dc_limiter3;
.const .align 4 .u32 dc_nSed;
.const .align 4 .u32 dc_jSed1;
.const .align 4 .u32 dc_nTrace;
.const .align 4 .u32 dc_jTrace1;
.const .align 4 .u32 dc_bot_drag_model;
.const .align 4 .f32 dc_g;
.const .align 4 .f32 dc_sqrtg;
.const .align 4 .f32 dc_rho0;
.const .align 4 .f32 dc_sal0;
.const .align 4 .f32 dc_temp0;
.const .align 4 .f32 dc_hDry;
.const .align 4 .f32 dc_hWet;
.const .align 4 .f32 dc_h3d;
.const .align 4 .f32 dc_theta_bar;
.const .align 4 .f32 dc_theta_M;
.const .align 4 .f32 dc_theta_S;
.const .align 4 .f32 dc_kappa;
.const .align 4 .f32 dc_fcor;
.const .align 4 .f32 dc_mslpa;
.const .align 4 .f32 dc_dZmin;
.const .align 4 .f32 dc_alphaR12;
.const .align 4 .f32 dc_alphaR22;
.const .align 4 .f32 dc_alphaR32;
.const .align 4 .f32 dc_alphaR23;
.const .align 4 .f32 dc_alphaR33;
.const .align 4 .f32 dc_sedMin;
.const .align 4 .f32 dc_sedMax;
.const .align 4 .f32 dc_hTransp;
.const .align 4 .f32 dc_prandtl_0;
.const .align 4 .f32 dc_vert_mix_par_c1;
.const .align 4 .f32 dc_vert_mix_par_c2;
.const .align 4 .f32 dc_nuw;
.const .align 4 .f32 dc_wave_par_hmin;
.global .align 1 .b8 $str[15] = {71, 111, 116, 99, 104, 97, 32, 66, 32, 61, 32, 37, 101, 10, 0};

.visible .entry gpu_vector_setI(
	.param .u64 gpu_vector_setI_param_0,
	.param .u32 gpu_vector_setI_param_1,
	.param .u32 gpu_vector_setI_param_2,
	.param .u32 gpu_vector_setI_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<16>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [gpu_vector_setI_param_0];
	ld.param.u32 	%r2, [gpu_vector_setI_param_1];
	ld.param.u32 	%r3, [gpu_vector_setI_param_2];
	ld.param.u32 	%r4, [gpu_vector_setI_param_3];
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %ntid.y;
	mov.u32 	%r7, %ctaid.y;
	mov.u32 	%r8, %tid.y;
	mad.lo.s32 	%r9, %r6, %r7, %r8;
	mov.u32 	%r10, %nctaid.x;
	mad.lo.s32 	%r11, %r9, %r10, %r5;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	add.s32 	%r14, %r3, %r13;
	add.s32 	%r15, %r14, -1;
	mad.lo.s32 	%r1, %r11, %r12, %r15;
	setp.ge.s32	%p1, %r1, %r4;
	@%p1 bra 	BB0_2;

	cvta.to.global.u64 	%rd2, %rd1;
	mul.wide.s32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd2, %rd3;
	st.global.u32 	[%rd4], %r2;

BB0_2:
	ret;
}

	// .globl	gpu_vector_setR
.visible .entry gpu_vector_setR(
	.param .u64 gpu_vector_setR_param_0,
	.param .f32 gpu_vector_setR_param_1,
	.param .u32 gpu_vector_setR_param_2,
	.param .u32 gpu_vector_setR_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [gpu_vector_setR_param_0];
	ld.param.f32 	%f1, [gpu_vector_setR_param_1];
	ld.param.u32 	%r2, [gpu_vector_setR_param_2];
	ld.param.u32 	%r3, [gpu_vector_setR_param_3];
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ctaid.y;
	mov.u32 	%r7, %tid.y;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	mov.u32 	%r9, %nctaid.x;
	mad.lo.s32 	%r10, %r8, %r9, %r4;
	mov.u32 	%r11, %ntid.x;
	mov.u32 	%r12, %tid.x;
	add.s32 	%r13, %r2, %r12;
	add.s32 	%r14, %r13, -1;
	mad.lo.s32 	%r1, %r10, %r11, %r14;
	setp.ge.s32	%p1, %r1, %r3;
	@%p1 bra 	BB1_2;

	cvta.to.global.u64 	%rd2, %rd1;
	mul.wide.s32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd2, %rd3;
	st.global.f32 	[%rd4], %f1;

BB1_2:
	ret;
}

	// .globl	gpu_vector_set_strideR
.visible .entry gpu_vector_set_strideR(
	.param .u64 gpu_vector_set_strideR_param_0,
	.param .f32 gpu_vector_set_strideR_param_1,
	.param .u32 gpu_vector_set_strideR_param_2,
	.param .u32 gpu_vector_set_strideR_param_3,
	.param .u32 gpu_vector_set_strideR_param_4,
	.param .u32 gpu_vector_set_strideR_param_5
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<19>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [gpu_vector_set_strideR_param_0];
	ld.param.f32 	%f1, [gpu_vector_set_strideR_param_1];
	ld.param.u32 	%r4, [gpu_vector_set_strideR_param_2];
	ld.param.u32 	%r5, [gpu_vector_set_strideR_param_3];
	ld.param.u32 	%r2, [gpu_vector_set_strideR_param_4];
	ld.param.u32 	%r3, [gpu_vector_set_strideR_param_5];
	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %ntid.y;
	mov.u32 	%r8, %ctaid.y;
	mov.u32 	%r9, %tid.y;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %nctaid.x;
	mad.lo.s32 	%r12, %r10, %r11, %r6;
	mov.u32 	%r13, %ntid.x;
	mov.u32 	%r14, %tid.x;
	add.s32 	%r15, %r4, %r14;
	add.s32 	%r16, %r15, -1;
	mad.lo.s32 	%r1, %r12, %r13, %r16;
	setp.ge.s32	%p1, %r1, %r5;
	@%p1 bra 	BB2_2;

	cvta.to.global.u64 	%rd2, %rd1;
	mad.lo.s32 	%r17, %r1, %r3, %r2;
	add.s32 	%r18, %r17, -1;
	mul.wide.s32 	%rd3, %r18, 4;
	add.s64 	%rd4, %rd2, %rd3;
	st.global.f32 	[%rd4], %f1;

BB2_2:
	ret;
}

	// .globl	gpu_vector_copy
.visible .entry gpu_vector_copy(
	.param .u64 gpu_vector_copy_param_0,
	.param .u64 gpu_vector_copy_param_1,
	.param .u32 gpu_vector_copy_param_2,
	.param .u32 gpu_vector_copy_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd1, [gpu_vector_copy_param_0];
	ld.param.u64 	%rd2, [gpu_vector_copy_param_1];
	ld.param.u32 	%r2, [gpu_vector_copy_param_2];
	ld.param.u32 	%r3, [gpu_vector_copy_param_3];
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ctaid.y;
	mov.u32 	%r7, %tid.y;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	mov.u32 	%r9, %nctaid.x;
	mad.lo.s32 	%r10, %r8, %r9, %r4;
	mov.u32 	%r11, %ntid.x;
	mov.u32 	%r12, %tid.x;
	add.s32 	%r13, %r2, %r12;
	add.s32 	%r14, %r13, -1;
	mad.lo.s32 	%r1, %r10, %r11, %r14;
	setp.ge.s32	%p1, %r1, %r3;
	@%p1 bra 	BB3_2;

	cvta.to.global.u64 	%rd3, %rd2;
	mul.wide.s32 	%rd4, %r1, 4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.f32 	%f1, [%rd5];
	cvta.to.global.u64 	%rd6, %rd1;
	add.s64 	%rd7, %rd6, %rd4;
	st.global.f32 	[%rd7], %f1;

BB3_2:
	ret;
}

	// .globl	gpu_vector_copy_stride1
.visible .entry gpu_vector_copy_stride1(
	.param .u64 gpu_vector_copy_stride1_param_0,
	.param .u64 gpu_vector_copy_stride1_param_1,
	.param .u32 gpu_vector_copy_stride1_param_2,
	.param .u32 gpu_vector_copy_stride1_param_3,
	.param .u32 gpu_vector_copy_stride1_param_4,
	.param .u32 gpu_vector_copy_stride1_param_5,
	.param .u32 gpu_vector_copy_stride1_param_6,
	.param .u32 gpu_vector_copy_stride1_param_7
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [gpu_vector_copy_stride1_param_0];
	ld.param.u64 	%rd2, [gpu_vector_copy_stride1_param_1];
	ld.param.u32 	%r6, [gpu_vector_copy_stride1_param_2];
	ld.param.u32 	%r7, [gpu_vector_copy_stride1_param_3];
	ld.param.u32 	%r2, [gpu_vector_copy_stride1_param_4];
	ld.param.u32 	%r3, [gpu_vector_copy_stride1_param_5];
	ld.param.u32 	%r4, [gpu_vector_copy_stride1_param_6];
	ld.param.u32 	%r5, [gpu_vector_copy_stride1_param_7];
	mov.u32 	%r8, %ctaid.x;
	mov.u32 	%r9, %ntid.y;
	mov.u32 	%r10, %ctaid.y;
	mov.u32 	%r11, %tid.y;
	mad.lo.s32 	%r12, %r9, %r10, %r11;
	mov.u32 	%r13, %nctaid.x;
	mad.lo.s32 	%r14, %r12, %r13, %r8;
	mov.u32 	%r15, %ntid.x;
	mov.u32 	%r16, %tid.x;
	add.s32 	%r17, %r6, %r16;
	add.s32 	%r18, %r17, -1;
	mad.lo.s32 	%r1, %r14, %r15, %r18;
	setp.ge.s32	%p1, %r1, %r7;
	@%p1 bra 	BB4_2;

	cvta.to.global.u64 	%rd3, %rd2;
	mad.lo.s32 	%r19, %r1, %r5, %r3;
	add.s32 	%r20, %r19, -1;
	mul.wide.s32 	%rd4, %r20, 4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.f32 	%f1, [%rd5];
	mad.lo.s32 	%r21, %r1, %r4, %r2;
	add.s32 	%r22, %r21, -1;
	cvta.to.global.u64 	%rd6, %rd1;
	mul.wide.s32 	%rd7, %r22, 4;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.f32 	[%rd8], %f1;

BB4_2:
	ret;
}

	// .globl	gpu_vector_copy_stride2
.visible .entry gpu_vector_copy_stride2(
	.param .u64 gpu_vector_copy_stride2_param_0,
	.param .u64 gpu_vector_copy_stride2_param_1,
	.param .u32 gpu_vector_copy_stride2_param_2,
	.param .u32 gpu_vector_copy_stride2_param_3,
	.param .u32 gpu_vector_copy_stride2_param_4,
	.param .u32 gpu_vector_copy_stride2_param_5,
	.param .u32 gpu_vector_copy_stride2_param_6,
	.param .u32 gpu_vector_copy_stride2_param_7
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<21>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [gpu_vector_copy_stride2_param_0];
	ld.param.u64 	%rd2, [gpu_vector_copy_stride2_param_1];
	ld.param.u32 	%r6, [gpu_vector_copy_stride2_param_2];
	ld.param.u32 	%r7, [gpu_vector_copy_stride2_param_3];
	ld.param.u32 	%r2, [gpu_vector_copy_stride2_param_4];
	ld.param.u32 	%r3, [gpu_vector_copy_stride2_param_5];
	ld.param.u32 	%r4, [gpu_vector_copy_stride2_param_6];
	ld.param.u32 	%r5, [gpu_vector_copy_stride2_param_7];
	mov.u32 	%r8, %ntid.y;
	mov.u32 	%r9, %ctaid.y;
	mov.u32 	%r10, %tid.y;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %nctaid.x;
	mov.u32 	%r13, %ctaid.x;
	mad.lo.s32 	%r14, %r11, %r12, %r13;
	mov.u32 	%r15, %ntid.x;
	mov.u32 	%r16, %tid.x;
	add.s32 	%r17, %r6, %r16;
	add.s32 	%r18, %r17, -1;
	mad.lo.s32 	%r1, %r14, %r15, %r18;
	setp.ge.s32	%p1, %r1, %r7;
	@%p1 bra 	BB5_2;

	cvta.to.global.u64 	%rd3, %rd1;
	cvta.to.global.u64 	%rd4, %rd2;
	mad.lo.s32 	%r19, %r1, %r5, %r3;
	mul.wide.s32 	%rd5, %r19, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.f32 	%f1, [%rd6+-4];
	mad.lo.s32 	%r20, %r1, %r4, %r2;
	mul.wide.s32 	%rd7, %r20, 4;
	add.s64 	%rd8, %rd3, %rd7;
	st.global.f32 	[%rd8+-4], %f1;
	ld.global.f32 	%f2, [%rd6];
	st.global.f32 	[%rd8], %f2;

BB5_2:
	ret;
}

	// .globl	gpu_vector_add_append
.visible .entry gpu_vector_add_append(
	.param .u64 gpu_vector_add_append_param_0,
	.param .u64 gpu_vector_add_append_param_1,
	.param .u32 gpu_vector_add_append_param_2,
	.param .u32 gpu_vector_add_append_param_3,
	.param .f32 gpu_vector_add_append_param_4
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd1, [gpu_vector_add_append_param_0];
	ld.param.u64 	%rd2, [gpu_vector_add_append_param_1];
	ld.param.u32 	%r2, [gpu_vector_add_append_param_2];
	ld.param.u32 	%r3, [gpu_vector_add_append_param_3];
	ld.param.f32 	%f1, [gpu_vector_add_append_param_4];
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ctaid.y;
	mov.u32 	%r7, %tid.y;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	mov.u32 	%r9, %nctaid.x;
	mad.lo.s32 	%r10, %r8, %r9, %r4;
	mov.u32 	%r11, %ntid.x;
	mov.u32 	%r12, %tid.x;
	add.s32 	%r13, %r2, %r12;
	add.s32 	%r14, %r13, -1;
	mad.lo.s32 	%r1, %r10, %r11, %r14;
	setp.ge.s32	%p1, %r1, %r3;
	@%p1 bra 	BB6_2;

	cvta.to.global.u64 	%rd3, %rd2;
	mul.wide.s32 	%rd4, %r1, 4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.f32 	%f2, [%rd5];
	cvta.to.global.u64 	%rd6, %rd1;
	add.s64 	%rd7, %rd6, %rd4;
	ld.global.f32 	%f3, [%rd7];
	fma.rn.f32 	%f4, %f2, %f1, %f3;
	st.global.f32 	[%rd7], %f4;

BB6_2:
	ret;
}

	// .globl	gpu_vector_scale_in_place
.visible .entry gpu_vector_scale_in_place(
	.param .u64 gpu_vector_scale_in_place_param_0,
	.param .f32 gpu_vector_scale_in_place_param_1,
	.param .u32 gpu_vector_scale_in_place_param_2,
	.param .u32 gpu_vector_scale_in_place_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<4>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [gpu_vector_scale_in_place_param_0];
	ld.param.f32 	%f1, [gpu_vector_scale_in_place_param_1];
	ld.param.u32 	%r2, [gpu_vector_scale_in_place_param_2];
	ld.param.u32 	%r3, [gpu_vector_scale_in_place_param_3];
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ctaid.y;
	mov.u32 	%r7, %tid.y;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	mov.u32 	%r9, %nctaid.x;
	mad.lo.s32 	%r10, %r8, %r9, %r4;
	mov.u32 	%r11, %ntid.x;
	mov.u32 	%r12, %tid.x;
	add.s32 	%r13, %r2, %r12;
	add.s32 	%r14, %r13, -1;
	mad.lo.s32 	%r1, %r10, %r11, %r14;
	setp.ge.s32	%p1, %r1, %r3;
	@%p1 bra 	BB7_2;

	cvta.to.global.u64 	%rd2, %rd1;
	mul.wide.s32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd2, %rd3;
	ld.global.f32 	%f2, [%rd4];
	mul.f32 	%f3, %f2, %f1;
	st.global.f32 	[%rd4], %f3;

BB7_2:
	ret;
}

	// .globl	gpu_vector_bound
.visible .entry gpu_vector_bound(
	.param .u64 gpu_vector_bound_param_0,
	.param .f32 gpu_vector_bound_param_1,
	.param .f32 gpu_vector_bound_param_2,
	.param .u32 gpu_vector_bound_param_3,
	.param .u32 gpu_vector_bound_param_4
)
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<4>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd2, [gpu_vector_bound_param_0];
	ld.param.f32 	%f2, [gpu_vector_bound_param_1];
	ld.param.f32 	%f3, [gpu_vector_bound_param_2];
	ld.param.u32 	%r2, [gpu_vector_bound_param_3];
	ld.param.u32 	%r3, [gpu_vector_bound_param_4];
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ctaid.y;
	mov.u32 	%r7, %tid.y;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	mov.u32 	%r9, %nctaid.x;
	mad.lo.s32 	%r10, %r8, %r9, %r4;
	mov.u32 	%r11, %ntid.x;
	mov.u32 	%r12, %tid.x;
	add.s32 	%r13, %r2, %r12;
	add.s32 	%r14, %r13, -1;
	mad.lo.s32 	%r1, %r10, %r11, %r14;
	setp.ge.s32	%p1, %r1, %r3;
	@%p1 bra 	BB8_5;

	cvta.to.global.u64 	%rd3, %rd2;
	mul.wide.s32 	%rd4, %r1, 4;
	add.s64 	%rd1, %rd3, %rd4;
	ld.global.f32 	%f1, [%rd1];
	setp.lt.f32	%p2, %f1, %f2;
	@%p2 bra 	BB8_4;
	bra.uni 	BB8_2;

BB8_4:
	st.global.f32 	[%rd1], %f2;
	bra.uni 	BB8_5;

BB8_2:
	setp.leu.f32	%p3, %f1, %f3;
	@%p3 bra 	BB8_5;

	st.global.f32 	[%rd1], %f3;

BB8_5:
	ret;
}

	// .globl	gpu_vector_hasNaNs
.visible .entry gpu_vector_hasNaNs(
	.param .u64 gpu_vector_hasNaNs_param_0,
	.param .u32 gpu_vector_hasNaNs_param_1,
	.param .u32 gpu_vector_hasNaNs_param_2,
	.param .u64 gpu_vector_hasNaNs_param_3
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [gpu_vector_hasNaNs_param_0];
	ld.param.u32 	%r2, [gpu_vector_hasNaNs_param_1];
	ld.param.u32 	%r3, [gpu_vector_hasNaNs_param_2];
	ld.param.u64 	%rd2, [gpu_vector_hasNaNs_param_3];
	mov.u32 	%r4, %ntid.y;
	mov.u32 	%r5, %ctaid.y;
	mov.u32 	%r6, %tid.y;
	mad.lo.s32 	%r7, %r4, %r5, %r6;
	mov.u32 	%r8, %nctaid.x;
	mov.u32 	%r9, %ctaid.x;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %ntid.x;
	mov.u32 	%r12, %tid.x;
	add.s32 	%r13, %r2, %r12;
	add.s32 	%r14, %r13, -1;
	mad.lo.s32 	%r1, %r10, %r11, %r14;
	setp.ge.s32	%p1, %r1, %r3;
	@%p1 bra 	BB9_3;

	cvta.to.global.u64 	%rd3, %rd1;
	mul.wide.s32 	%rd4, %r1, 4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.f32 	%f1, [%rd5];
	setp.num.f32	%p2, %f1, %f1;
	@%p2 bra 	BB9_3;

	cvta.to.global.u64 	%rd6, %rd2;
	shr.s32 	%r15, %r1, 31;
	shr.u32 	%r16, %r15, 26;
	add.s32 	%r17, %r1, %r16;
	and.b32  	%r18, %r17, -64;
	sub.s32 	%r19, %r1, %r18;
	mul.wide.s32 	%rd7, %r19, 4;
	add.s64 	%rd8, %rd6, %rd7;
	add.s32 	%r20, %r1, 1;
	atom.global.min.s32 	%r21, [%rd8], %r20;

BB9_3:
	ret;
}

	// .globl	gpu_vector_packI
.visible .entry gpu_vector_packI(
	.param .u64 gpu_vector_packI_param_0,
	.param .u64 gpu_vector_packI_param_1,
	.param .u64 gpu_vector_packI_param_2,
	.param .u32 gpu_vector_packI_param_3,
	.param .u32 gpu_vector_packI_param_4
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [gpu_vector_packI_param_0];
	ld.param.u64 	%rd3, [gpu_vector_packI_param_1];
	ld.param.u64 	%rd4, [gpu_vector_packI_param_2];
	ld.param.u32 	%r3, [gpu_vector_packI_param_3];
	ld.param.u32 	%r4, [gpu_vector_packI_param_4];
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ctaid.y;
	mov.u32 	%r7, %tid.y;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	mov.u32 	%r9, %nctaid.x;
	mov.u32 	%r10, %ctaid.x;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	mad.lo.s32 	%r1, %r11, %r12, %r13;
	setp.ge.s32	%p1, %r1, %r4;
	@%p1 bra 	BB10_4;

	cvta.to.global.u64 	%rd5, %rd2;
	cvta.to.global.u64 	%rd6, %rd4;
	mul.wide.s32 	%rd7, %r1, 4;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.u32 	%r14, [%rd8];
	add.s32 	%r2, %r14, -1;
	setp.lt.s32	%p2, %r2, 0;
	add.s32 	%r15, %r1, %r3;
	mul.wide.s32 	%rd9, %r15, 4;
	add.s64 	%rd1, %rd5, %rd9;
	@%p2 bra 	BB10_3;

	cvta.to.global.u64 	%rd10, %rd3;
	mul.wide.s32 	%rd11, %r2, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.u32 	%r16, [%rd12];
	cvt.rn.f32.s32	%f1, %r16;
	st.global.f32 	[%rd1], %f1;
	bra.uni 	BB10_4;

BB10_3:
	mov.u32 	%r17, 0;
	st.global.u32 	[%rd1], %r17;

BB10_4:
	ret;
}

	// .globl	gpu_vector_packR
.visible .entry gpu_vector_packR(
	.param .u64 gpu_vector_packR_param_0,
	.param .u64 gpu_vector_packR_param_1,
	.param .u64 gpu_vector_packR_param_2,
	.param .u32 gpu_vector_packR_param_3,
	.param .u32 gpu_vector_packR_param_4
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [gpu_vector_packR_param_0];
	ld.param.u64 	%rd3, [gpu_vector_packR_param_1];
	ld.param.u64 	%rd4, [gpu_vector_packR_param_2];
	ld.param.u32 	%r3, [gpu_vector_packR_param_3];
	ld.param.u32 	%r4, [gpu_vector_packR_param_4];
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ctaid.y;
	mov.u32 	%r7, %tid.y;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	mov.u32 	%r9, %nctaid.x;
	mov.u32 	%r10, %ctaid.x;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	mad.lo.s32 	%r1, %r11, %r12, %r13;
	setp.ge.s32	%p1, %r1, %r4;
	@%p1 bra 	BB11_4;

	cvta.to.global.u64 	%rd5, %rd2;
	cvta.to.global.u64 	%rd6, %rd4;
	mul.wide.s32 	%rd7, %r1, 4;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.u32 	%r14, [%rd8];
	add.s32 	%r2, %r14, -1;
	setp.lt.s32	%p2, %r2, 0;
	add.s32 	%r15, %r1, %r3;
	mul.wide.s32 	%rd9, %r15, 4;
	add.s64 	%rd1, %rd5, %rd9;
	@%p2 bra 	BB11_3;

	cvta.to.global.u64 	%rd10, %rd3;
	mul.wide.s32 	%rd11, %r2, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.f32 	%f1, [%rd12];
	st.global.f32 	[%rd1], %f1;
	bra.uni 	BB11_4;

BB11_3:
	mov.u32 	%r16, 0;
	st.global.u32 	[%rd1], %r16;

BB11_4:
	ret;
}

	// .globl	gpu_vector_unpackI
.visible .entry gpu_vector_unpackI(
	.param .u64 gpu_vector_unpackI_param_0,
	.param .u64 gpu_vector_unpackI_param_1,
	.param .u64 gpu_vector_unpackI_param_2,
	.param .u32 gpu_vector_unpackI_param_3,
	.param .u32 gpu_vector_unpackI_param_4
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd1, [gpu_vector_unpackI_param_0];
	ld.param.u64 	%rd2, [gpu_vector_unpackI_param_1];
	ld.param.u64 	%rd3, [gpu_vector_unpackI_param_2];
	ld.param.u32 	%r3, [gpu_vector_unpackI_param_3];
	ld.param.u32 	%r4, [gpu_vector_unpackI_param_4];
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ctaid.y;
	mov.u32 	%r7, %tid.y;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	mov.u32 	%r9, %nctaid.x;
	mov.u32 	%r10, %ctaid.x;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	mad.lo.s32 	%r1, %r11, %r12, %r13;
	setp.ge.s32	%p1, %r1, %r4;
	@%p1 bra 	BB12_3;

	cvta.to.global.u64 	%rd4, %rd3;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.u32 	%r14, [%rd6];
	add.s32 	%r2, %r14, -1;
	setp.lt.s32	%p2, %r2, 0;
	@%p2 bra 	BB12_3;

	cvta.to.global.u64 	%rd7, %rd1;
	cvta.to.global.u64 	%rd8, %rd2;
	add.s32 	%r15, %r1, %r3;
	mul.wide.s32 	%rd9, %r15, 4;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.f32 	%f1, [%rd10];
	cvt.rzi.s32.f32	%r16, %f1;
	mul.wide.s32 	%rd11, %r2, 4;
	add.s64 	%rd12, %rd7, %rd11;
	st.global.u32 	[%rd12], %r16;

BB12_3:
	ret;
}

	// .globl	gpu_vector_unpackR
.visible .entry gpu_vector_unpackR(
	.param .u64 gpu_vector_unpackR_param_0,
	.param .u64 gpu_vector_unpackR_param_1,
	.param .u64 gpu_vector_unpackR_param_2,
	.param .u32 gpu_vector_unpackR_param_3,
	.param .u32 gpu_vector_unpackR_param_4
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<16>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd1, [gpu_vector_unpackR_param_0];
	ld.param.u64 	%rd2, [gpu_vector_unpackR_param_1];
	ld.param.u64 	%rd3, [gpu_vector_unpackR_param_2];
	ld.param.u32 	%r3, [gpu_vector_unpackR_param_3];
	ld.param.u32 	%r4, [gpu_vector_unpackR_param_4];
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ctaid.y;
	mov.u32 	%r7, %tid.y;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	mov.u32 	%r9, %nctaid.x;
	mov.u32 	%r10, %ctaid.x;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	mad.lo.s32 	%r1, %r11, %r12, %r13;
	setp.ge.s32	%p1, %r1, %r4;
	@%p1 bra 	BB13_3;

	cvta.to.global.u64 	%rd4, %rd3;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.u32 	%r14, [%rd6];
	add.s32 	%r2, %r14, -1;
	setp.lt.s32	%p2, %r2, 0;
	@%p2 bra 	BB13_3;

	cvta.to.global.u64 	%rd7, %rd1;
	cvta.to.global.u64 	%rd8, %rd2;
	add.s32 	%r15, %r1, %r3;
	mul.wide.s32 	%rd9, %r15, 4;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.f32 	%f1, [%rd10];
	mul.wide.s32 	%rd11, %r2, 4;
	add.s64 	%rd12, %rd7, %rd11;
	st.global.f32 	[%rd12], %f1;

BB13_3:
	ret;
}

	// .globl	gpu_vector_packRNU
.visible .entry gpu_vector_packRNU(
	.param .u64 gpu_vector_packRNU_param_0,
	.param .u64 gpu_vector_packRNU_param_1,
	.param .u64 gpu_vector_packRNU_param_2,
	.param .u32 gpu_vector_packRNU_param_3,
	.param .u32 gpu_vector_packRNU_param_4,
	.param .u32 gpu_vector_packRNU_param_5
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [gpu_vector_packRNU_param_0];
	ld.param.u64 	%rd3, [gpu_vector_packRNU_param_1];
	ld.param.u64 	%rd4, [gpu_vector_packRNU_param_2];
	ld.param.u32 	%r4, [gpu_vector_packRNU_param_3];
	ld.param.u32 	%r5, [gpu_vector_packRNU_param_4];
	ld.param.u32 	%r6, [gpu_vector_packRNU_param_5];
	mov.u32 	%r7, %ntid.y;
	mov.u32 	%r8, %ctaid.y;
	mov.u32 	%r9, %tid.y;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %nctaid.x;
	mov.u32 	%r12, %ctaid.x;
	mad.lo.s32 	%r13, %r10, %r11, %r12;
	mov.u32 	%r14, %ntid.x;
	mov.u32 	%r15, %tid.x;
	mad.lo.s32 	%r1, %r13, %r14, %r15;
	mul.lo.s32 	%r16, %r6, %r5;
	setp.ge.s32	%p1, %r1, %r16;
	@%p1 bra 	BB14_4;

	cvta.to.global.u64 	%rd5, %rd2;
	div.s32 	%r2, %r1, %r5;
	cvta.to.global.u64 	%rd6, %rd4;
	mul.wide.s32 	%rd7, %r2, 4;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.u32 	%r17, [%rd8];
	add.s32 	%r3, %r17, -1;
	setp.lt.s32	%p2, %r3, 0;
	add.s32 	%r18, %r1, %r4;
	mul.wide.s32 	%rd9, %r18, 4;
	add.s64 	%rd1, %rd5, %rd9;
	@%p2 bra 	BB14_3;

	cvta.to.global.u64 	%rd10, %rd3;
	mul.lo.s32 	%r19, %r2, %r5;
	sub.s32 	%r20, %r1, %r19;
	mad.lo.s32 	%r21, %r3, %r5, %r20;
	mul.wide.s32 	%rd11, %r21, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.f32 	%f1, [%rd12];
	st.global.f32 	[%rd1], %f1;
	bra.uni 	BB14_4;

BB14_3:
	mov.u32 	%r22, 0;
	st.global.u32 	[%rd1], %r22;

BB14_4:
	ret;
}

	// .globl	gpu_vector_unpackRNU
.visible .entry gpu_vector_unpackRNU(
	.param .u64 gpu_vector_unpackRNU_param_0,
	.param .u64 gpu_vector_unpackRNU_param_1,
	.param .u64 gpu_vector_unpackRNU_param_2,
	.param .u32 gpu_vector_unpackRNU_param_3,
	.param .u32 gpu_vector_unpackRNU_param_4,
	.param .u32 gpu_vector_unpackRNU_param_5
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd1, [gpu_vector_unpackRNU_param_0];
	ld.param.u64 	%rd2, [gpu_vector_unpackRNU_param_1];
	ld.param.u64 	%rd3, [gpu_vector_unpackRNU_param_2];
	ld.param.u32 	%r4, [gpu_vector_unpackRNU_param_3];
	ld.param.u32 	%r5, [gpu_vector_unpackRNU_param_4];
	ld.param.u32 	%r6, [gpu_vector_unpackRNU_param_5];
	mov.u32 	%r7, %ntid.y;
	mov.u32 	%r8, %ctaid.y;
	mov.u32 	%r9, %tid.y;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %nctaid.x;
	mov.u32 	%r12, %ctaid.x;
	mad.lo.s32 	%r13, %r10, %r11, %r12;
	mov.u32 	%r14, %ntid.x;
	mov.u32 	%r15, %tid.x;
	mad.lo.s32 	%r1, %r13, %r14, %r15;
	mul.lo.s32 	%r16, %r6, %r5;
	setp.ge.s32	%p1, %r1, %r16;
	@%p1 bra 	BB15_3;

	cvta.to.global.u64 	%rd4, %rd3;
	div.s32 	%r2, %r1, %r5;
	mul.wide.s32 	%rd5, %r2, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.u32 	%r17, [%rd6];
	add.s32 	%r3, %r17, -1;
	setp.lt.s32	%p2, %r3, 0;
	@%p2 bra 	BB15_3;

	cvta.to.global.u64 	%rd7, %rd1;
	cvta.to.global.u64 	%rd8, %rd2;
	add.s32 	%r18, %r1, %r4;
	mul.wide.s32 	%rd9, %r18, 4;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.f32 	%f1, [%rd10];
	mul.lo.s32 	%r19, %r2, %r5;
	sub.s32 	%r20, %r1, %r19;
	mad.lo.s32 	%r21, %r3, %r5, %r20;
	mul.wide.s32 	%rd11, %r21, 4;
	add.s64 	%rd12, %rd7, %rd11;
	st.global.f32 	[%rd12], %f1;

BB15_3:
	ret;
}

	// .globl	gpu_cell_update_dz_sigma
.visible .entry gpu_cell_update_dz_sigma(
	.param .u64 gpu_cell_update_dz_sigma_param_0,
	.param .u64 gpu_cell_update_dz_sigma_param_1,
	.param .u64 gpu_cell_update_dz_sigma_param_2,
	.param .u64 gpu_cell_update_dz_sigma_param_3,
	.param .u64 gpu_cell_update_dz_sigma_param_4,
	.param .u32 gpu_cell_update_dz_sigma_param_5,
	.param .u32 gpu_cell_update_dz_sigma_param_6,
	.param .u32 gpu_cell_update_dz_sigma_param_7
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<4>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<20>;


	ld.param.u64 	%rd1, [gpu_cell_update_dz_sigma_param_0];
	ld.param.u64 	%rd2, [gpu_cell_update_dz_sigma_param_1];
	ld.param.u64 	%rd3, [gpu_cell_update_dz_sigma_param_2];
	ld.param.u64 	%rd4, [gpu_cell_update_dz_sigma_param_3];
	ld.param.u64 	%rd5, [gpu_cell_update_dz_sigma_param_4];
	ld.param.u32 	%r3, [gpu_cell_update_dz_sigma_param_5];
	ld.param.u32 	%r4, [gpu_cell_update_dz_sigma_param_6];
	ld.param.u32 	%r2, [gpu_cell_update_dz_sigma_param_7];
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %ntid.y;
	mov.u32 	%r7, %ctaid.y;
	mov.u32 	%r8, %tid.y;
	mad.lo.s32 	%r9, %r6, %r7, %r8;
	mov.u32 	%r10, %nctaid.x;
	mad.lo.s32 	%r11, %r9, %r10, %r5;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	add.s32 	%r14, %r3, %r13;
	add.s32 	%r15, %r14, -1;
	mad.lo.s32 	%r1, %r11, %r12, %r15;
	setp.ge.s32	%p1, %r1, %r4;
	@%p1 bra 	BB16_2;

	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.s32 	%rd7, %r1, 4;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.u32 	%r16, [%rd8];
	add.s32 	%r17, %r16, -1;
	cvta.to.global.u64 	%rd9, %rd3;
	mul.wide.s32 	%rd10, %r17, 4;
	add.s64 	%rd11, %rd9, %rd10;
	add.s32 	%r18, %r1, 1;
	ld.global.u32 	%r19, [%rd11];
	sub.s32 	%r20, %r18, %r19;
	mul.lo.s32 	%r21, %r1, %r2;
	cvta.to.global.u64 	%rd12, %rd4;
	mul.wide.s32 	%rd13, %r21, 4;
	add.s64 	%rd14, %rd12, %rd13;
	cvta.to.global.u64 	%rd15, %rd5;
	mul.wide.s32 	%rd16, %r20, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.f32 	%f1, [%rd17];
	ld.global.f32 	%f2, [%rd14];
	mul.f32 	%f3, %f2, %f1;
	cvta.to.global.u64 	%rd18, %rd1;
	add.s64 	%rd19, %rd18, %rd7;
	st.global.f32 	[%rd19], %f3;

BB16_2:
	ret;
}

	// .globl	gpu_cell_update_dz_coord
.visible .entry gpu_cell_update_dz_coord(
	.param .u64 gpu_cell_update_dz_coord_param_0,
	.param .u64 gpu_cell_update_dz_coord_param_1,
	.param .u64 gpu_cell_update_dz_coord_param_2,
	.param .u64 gpu_cell_update_dz_coord_param_3,
	.param .u64 gpu_cell_update_dz_coord_param_4,
	.param .u64 gpu_cell_update_dz_coord_param_5,
	.param .u64 gpu_cell_update_dz_coord_param_6,
	.param .u64 gpu_cell_update_dz_coord_param_7,
	.param .u32 gpu_cell_update_dz_coord_param_8,
	.param .u32 gpu_cell_update_dz_coord_param_9,
	.param .u32 gpu_cell_update_dz_coord_param_10,
	.param .u32 gpu_cell_update_dz_coord_param_11
)
{
	.reg .pred 	%p<5>;
	.reg .f32 	%f<15>;
	.reg .b32 	%r<25>;
	.reg .b64 	%rd<33>;


	ld.param.u64 	%rd2, [gpu_cell_update_dz_coord_param_0];
	ld.param.u64 	%rd3, [gpu_cell_update_dz_coord_param_1];
	ld.param.u64 	%rd4, [gpu_cell_update_dz_coord_param_2];
	ld.param.u64 	%rd5, [gpu_cell_update_dz_coord_param_3];
	ld.param.u64 	%rd6, [gpu_cell_update_dz_coord_param_4];
	ld.param.u64 	%rd7, [gpu_cell_update_dz_coord_param_5];
	ld.param.u64 	%rd9, [gpu_cell_update_dz_coord_param_6];
	ld.param.u64 	%rd8, [gpu_cell_update_dz_coord_param_7];
	ld.param.u32 	%r4, [gpu_cell_update_dz_coord_param_8];
	ld.param.u32 	%r6, [gpu_cell_update_dz_coord_param_9];
	ld.param.u32 	%r7, [gpu_cell_update_dz_coord_param_10];
	ld.param.u32 	%r5, [gpu_cell_update_dz_coord_param_11];
	cvta.to.global.u64 	%rd1, %rd9;
	mov.u32 	%r8, %ntid.y;
	mov.u32 	%r9, %ctaid.y;
	mov.u32 	%r10, %tid.y;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %nctaid.x;
	mov.u32 	%r13, %ctaid.x;
	mad.lo.s32 	%r14, %r11, %r12, %r13;
	mov.u32 	%r15, %ntid.x;
	mov.u32 	%r16, %tid.x;
	add.s32 	%r17, %r6, %r16;
	add.s32 	%r18, %r17, -1;
	mad.lo.s32 	%r1, %r14, %r15, %r18;
	setp.ge.s32	%p1, %r1, %r7;
	@%p1 bra 	BB17_9;

	cvta.to.global.u64 	%rd10, %rd4;
	mul.wide.s32 	%rd11, %r1, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.u32 	%r19, [%rd12];
	add.s32 	%r20, %r19, -1;
	cvta.to.global.u64 	%rd13, %rd5;
	mul.wide.s32 	%rd14, %r20, 4;
	add.s64 	%rd15, %rd13, %rd14;
	add.s32 	%r21, %r1, 1;
	ld.global.u32 	%r22, [%rd15];
	sub.s32 	%r2, %r21, %r22;
	cvta.to.global.u64 	%rd16, %rd3;
	add.s64 	%rd17, %rd16, %rd14;
	ld.global.u32 	%r3, [%rd17];
	mul.lo.s32 	%r23, %r1, %r5;
	cvta.to.global.u64 	%rd18, %rd6;
	mul.wide.s32 	%rd19, %r23, 4;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.f32 	%f1, [%rd20];
	cvta.to.global.u64 	%rd21, %rd7;
	add.s64 	%rd22, %rd21, %rd14;
	ld.global.f32 	%f2, [%rd22];
	setp.lt.s32	%p2, %r2, %r4;
	@%p2 bra 	BB17_5;
	bra.uni 	BB17_2;

BB17_5:
	setp.gt.s32	%p4, %r3, %r4;
	@%p4 bra 	BB17_7;
	bra.uni 	BB17_6;

BB17_7:
	mul.wide.s32 	%rd28, %r4, 4;
	add.s64 	%rd29, %rd1, %rd28;
	ld.global.f32 	%f10, [%rd29];
	sub.f32 	%f11, %f10, %f2;
	sub.f32 	%f12, %f1, %f11;
	cvt.rn.f32.s32	%f13, %r4;
	div.rn.f32 	%f14, %f12, %f13;
	bra.uni 	BB17_8;

BB17_2:
	add.s32 	%r24, %r3, -1;
	setp.gt.s32	%p3, %r24, %r2;
	@%p3 bra 	BB17_4;
	bra.uni 	BB17_3;

BB17_4:
	cvta.to.global.u64 	%rd25, %rd8;
	mul.wide.s32 	%rd26, %r2, 4;
	add.s64 	%rd27, %rd25, %rd26;
	ld.global.f32 	%f14, [%rd27];
	bra.uni 	BB17_8;

BB17_6:
	cvt.rn.f32.s32	%f9, %r3;
	div.rn.f32 	%f14, %f1, %f9;
	bra.uni 	BB17_8;

BB17_3:
	mul.wide.s32 	%rd23, %r2, 4;
	add.s64 	%rd24, %rd1, %rd23;
	ld.global.f32 	%f8, [%rd24];
	sub.f32 	%f14, %f8, %f2;

BB17_8:
	cvta.to.global.u64 	%rd30, %rd2;
	add.s64 	%rd32, %rd30, %rd11;
	st.global.f32 	[%rd32], %f14;

BB17_9:
	ret;
}

	// .globl	gpu_cell_stat1
.visible .entry gpu_cell_stat1(
	.param .u64 gpu_cell_stat1_param_0,
	.param .u64 gpu_cell_stat1_param_1,
	.param .u64 gpu_cell_stat1_param_2,
	.param .u64 gpu_cell_stat1_param_3,
	.param .u64 gpu_cell_stat1_param_4,
	.param .u64 gpu_cell_stat1_param_5,
	.param .u64 gpu_cell_stat1_param_6,
	.param .u64 gpu_cell_stat1_param_7,
	.param .u32 gpu_cell_stat1_param_8,
	.param .u32 gpu_cell_stat1_param_9
)
{
	.reg .pred 	%p<22>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<101>;
	.reg .b64 	%rd<46>;


	ld.param.u64 	%rd5, [gpu_cell_stat1_param_0];
	ld.param.u64 	%rd6, [gpu_cell_stat1_param_1];
	ld.param.u64 	%rd7, [gpu_cell_stat1_param_2];
	ld.param.u64 	%rd8, [gpu_cell_stat1_param_3];
	ld.param.u64 	%rd9, [gpu_cell_stat1_param_4];
	ld.param.u64 	%rd10, [gpu_cell_stat1_param_5];
	ld.param.u64 	%rd11, [gpu_cell_stat1_param_6];
	ld.param.u64 	%rd12, [gpu_cell_stat1_param_7];
	ld.param.u32 	%r29, [gpu_cell_stat1_param_8];
	ld.param.u32 	%r30, [gpu_cell_stat1_param_9];
	mov.u32 	%r31, %ntid.y;
	mov.u32 	%r32, %ctaid.y;
	mov.u32 	%r33, %tid.y;
	mad.lo.s32 	%r34, %r31, %r32, %r33;
	mov.u32 	%r35, %nctaid.x;
	mov.u32 	%r36, %ctaid.x;
	mad.lo.s32 	%r37, %r34, %r35, %r36;
	mov.u32 	%r38, %ntid.x;
	mov.u32 	%r39, %tid.x;
	mad.lo.s32 	%r1, %r37, %r38, %r39;
	setp.ge.s32	%p1, %r1, %r30;
	@%p1 bra 	BB18_20;

	cvta.to.global.u64 	%rd13, %rd5;
	cvta.to.global.u64 	%rd14, %rd11;
	mul.wide.s32 	%rd15, %r1, 4;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.u32 	%r40, [%rd16];
	setp.eq.s32	%p2, %r40, 0;
	add.s64 	%rd1, %rd13, %rd15;
	@%p2 bra 	BB18_19;

	cvta.to.global.u64 	%rd17, %rd8;
	add.s64 	%rd19, %rd17, %rd15;
	ld.global.u32 	%r41, [%rd19];
	add.s32 	%r2, %r41, -1;
	mul.lo.s32 	%r42, %r2, %r29;
	cvta.to.global.u64 	%rd20, %rd6;
	mul.wide.s32 	%rd21, %r42, 4;
	add.s64 	%rd22, %rd20, %rd21;
	ld.const.f32 	%f1, [dc_hDry];
	ld.global.f32 	%f2, [%rd22];
	setp.gt.f32	%p3, %f2, %f1;
	@%p3 bra 	BB18_18;
	bra.uni 	BB18_3;

BB18_18:
	mov.u32 	%r86, 1;
	st.global.u32 	[%rd1], %r86;
	bra.uni 	BB18_20;

BB18_19:
	mov.u32 	%r87, 0;
	st.global.u32 	[%rd1], %r87;
	bra.uni 	BB18_20;

BB18_3:
	cvta.to.global.u64 	%rd23, %rd7;
	add.s64 	%rd25, %rd23, %rd15;
	ld.global.u32 	%r3, [%rd25];
	cvta.to.global.u64 	%rd26, %rd9;
	add.s64 	%rd27, %rd26, %rd15;
	ld.global.u32 	%r4, [%rd27];
	mov.u32 	%r99, 0;
	setp.lt.s32	%p4, %r4, 1;
	@%p4 bra 	BB18_17;

	shl.b32 	%r5, %r2, 2;
	mov.u32 	%r88, 0;
	cvta.to.global.u64 	%rd28, %rd10;
	mov.u32 	%r99, %r88;

BB18_5:
	add.s32 	%r46, %r88, %r5;
	mul.wide.s32 	%rd29, %r46, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.u32 	%r8, [%rd30];
	add.s32 	%r9, %r8, -1;
	setp.gt.s32	%p5, %r9, -1;
	setp.gt.s32	%p6, %r3, 0;
	and.pred  	%p7, %p5, %p6;
	@!%p7 bra 	BB18_16;
	bra.uni 	BB18_6;

BB18_6:
	and.b32  	%r49, %r3, 3;
	setp.eq.s32	%p8, %r49, 0;
	mov.u32 	%r97, 0;
	@%p8 bra 	BB18_7;
	bra.uni 	BB18_8;

BB18_7:
	mov.u32 	%r95, %r99;
	mov.u32 	%r99, %r97;
	bra.uni 	BB18_13;

BB18_8:
	setp.eq.s32	%p9, %r49, 1;
	mov.u32 	%r92, 0;
	@%p9 bra 	BB18_12;

	setp.eq.s32	%p10, %r49, 2;
	mov.u32 	%r90, 0;
	@%p10 bra 	BB18_11;

	cvta.to.global.u64 	%rd31, %rd12;
	mul.wide.s32 	%rd32, %r9, 4;
	add.s64 	%rd33, %rd31, %rd32;
	ld.global.u32 	%r55, [%rd33];
	setp.ne.s32	%p11, %r55, 0;
	selp.u32	%r56, 1, 0, %p11;
	add.s32 	%r99, %r56, %r99;
	mov.u32 	%r90, 1;

BB18_11:
	add.s32 	%r57, %r90, %r9;
	cvta.to.global.u64 	%rd34, %rd12;
	mul.wide.s32 	%rd35, %r57, 4;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.u32 	%r58, [%rd36];
	setp.ne.s32	%p12, %r58, 0;
	selp.u32	%r59, 1, 0, %p12;
	add.s32 	%r99, %r59, %r99;
	add.s32 	%r92, %r90, 1;

BB18_12:
	add.s32 	%r60, %r92, %r9;
	cvta.to.global.u64 	%rd37, %rd12;
	mul.wide.s32 	%rd38, %r60, 4;
	add.s64 	%rd39, %rd37, %rd38;
	ld.global.u32 	%r61, [%rd39];
	setp.ne.s32	%p13, %r61, 0;
	selp.u32	%r62, 1, 0, %p13;
	add.s32 	%r95, %r62, %r99;
	add.s32 	%r97, %r92, 1;
	mov.u32 	%r99, %r95;

BB18_13:
	setp.lt.u32	%p14, %r3, 4;
	@%p14 bra 	BB18_16;

	add.s32 	%r63, %r97, %r8;
	cvta.to.global.u64 	%rd40, %rd12;
	mul.wide.s32 	%rd41, %r63, 4;
	add.s64 	%rd45, %rd40, %rd41;
	mov.u32 	%r99, %r95;

BB18_15:
	ld.global.u32 	%r64, [%rd45+-4];
	setp.ne.s32	%p15, %r64, 0;
	selp.u32	%r65, 1, 0, %p15;
	add.s32 	%r66, %r65, %r99;
	ld.global.u32 	%r67, [%rd45];
	setp.ne.s32	%p16, %r67, 0;
	selp.u32	%r68, 1, 0, %p16;
	add.s32 	%r69, %r68, %r66;
	ld.global.u32 	%r70, [%rd45+4];
	setp.ne.s32	%p17, %r70, 0;
	selp.u32	%r71, 1, 0, %p17;
	add.s32 	%r72, %r71, %r69;
	ld.global.u32 	%r73, [%rd45+8];
	setp.ne.s32	%p18, %r73, 0;
	selp.u32	%r74, 1, 0, %p18;
	add.s32 	%r99, %r74, %r72;
	add.s64 	%rd45, %rd45, 16;
	add.s32 	%r97, %r97, 4;
	setp.lt.s32	%p19, %r97, %r3;
	@%p19 bra 	BB18_15;

BB18_16:
	add.s32 	%r88, %r88, 1;
	setp.lt.s32	%p20, %r88, %r4;
	@%p20 bra 	BB18_5;

BB18_17:
	setp.gt.s32	%p21, %r99, 0;
	selp.u32	%r75, 1, 0, %p21;
	st.global.u32 	[%rd1], %r75;

BB18_20:
	ret;
}

	// .globl	gpu_cell_stat2
.visible .entry gpu_cell_stat2(
	.param .u64 gpu_cell_stat2_param_0,
	.param .u64 gpu_cell_stat2_param_1,
	.param .u64 gpu_cell_stat2_param_2,
	.param .u32 gpu_cell_stat2_param_3
)
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<16>;
	.reg .b64 	%rd<12>;


	ld.param.u64 	%rd2, [gpu_cell_stat2_param_0];
	ld.param.u64 	%rd3, [gpu_cell_stat2_param_1];
	ld.param.u64 	%rd4, [gpu_cell_stat2_param_2];
	ld.param.u32 	%r2, [gpu_cell_stat2_param_3];
	mov.u32 	%r3, %ntid.y;
	mov.u32 	%r4, %ctaid.y;
	mov.u32 	%r5, %tid.y;
	mad.lo.s32 	%r6, %r3, %r4, %r5;
	mov.u32 	%r7, %nctaid.x;
	mov.u32 	%r8, %ctaid.x;
	mad.lo.s32 	%r9, %r6, %r7, %r8;
	mov.u32 	%r10, %ntid.x;
	mov.u32 	%r11, %tid.x;
	mad.lo.s32 	%r1, %r9, %r10, %r11;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB19_5;

	cvta.to.global.u64 	%rd5, %rd2;
	cvta.to.global.u64 	%rd6, %rd3;
	mul.wide.s32 	%rd7, %r1, 4;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.u32 	%r12, [%rd8];
	setp.eq.s32	%p2, %r12, 0;
	add.s64 	%rd1, %rd5, %rd7;
	@%p2 bra 	BB19_4;

	cvta.to.global.u64 	%rd9, %rd4;
	shl.b32 	%r13, %r1, 1;
	mul.wide.s32 	%rd10, %r13, 4;
	add.s64 	%rd11, %rd9, %rd10;
	ld.global.f32 	%f1, [%rd11];
	setp.leu.f32	%p3, %f1, 0f34000000;
	@%p3 bra 	BB19_5;

	mov.u32 	%r14, 1;
	st.global.u32 	[%rd1], %r14;
	bra.uni 	BB19_5;

BB19_4:
	mov.u32 	%r15, 0;
	st.global.u32 	[%rd1], %r15;

BB19_5:
	ret;
}

	// .globl	gpu_cell_spaceint
.visible .entry gpu_cell_spaceint(
	.param .u64 gpu_cell_spaceint_param_0,
	.param .u64 gpu_cell_spaceint_param_1,
	.param .u64 gpu_cell_spaceint_param_2,
	.param .u64 gpu_cell_spaceint_param_3,
	.param .u64 gpu_cell_spaceint_param_4,
	.param .u64 gpu_cell_spaceint_param_5,
	.param .u64 gpu_cell_spaceint_param_6,
	.param .u64 gpu_cell_spaceint_param_7,
	.param .u64 gpu_cell_spaceint_param_8,
	.param .u64 gpu_cell_spaceint_param_9,
	.param .u64 gpu_cell_spaceint_param_10,
	.param .u64 gpu_cell_spaceint_param_11,
	.param .u32 gpu_cell_spaceint_param_12,
	.param .u32 gpu_cell_spaceint_param_13,
	.param .f32 gpu_cell_spaceint_param_14,
	.param .u32 gpu_cell_spaceint_param_15
)
{
	.reg .pred 	%p<33>;
	.reg .f32 	%f<52>;
	.reg .b32 	%r<49>;
	.reg .b64 	%rd<66>;


	ld.param.u64 	%rd6, [gpu_cell_spaceint_param_0];
	ld.param.u64 	%rd7, [gpu_cell_spaceint_param_1];
	ld.param.u64 	%rd17, [gpu_cell_spaceint_param_2];
	ld.param.u64 	%rd8, [gpu_cell_spaceint_param_3];
	ld.param.u64 	%rd9, [gpu_cell_spaceint_param_4];
	ld.param.u64 	%rd10, [gpu_cell_spaceint_param_5];
	ld.param.u64 	%rd11, [gpu_cell_spaceint_param_6];
	ld.param.u64 	%rd12, [gpu_cell_spaceint_param_7];
	ld.param.u64 	%rd13, [gpu_cell_spaceint_param_8];
	ld.param.u64 	%rd14, [gpu_cell_spaceint_param_9];
	ld.param.u64 	%rd15, [gpu_cell_spaceint_param_10];
	ld.param.u64 	%rd16, [gpu_cell_spaceint_param_11];
	ld.param.u32 	%r15, [gpu_cell_spaceint_param_12];
	ld.param.u32 	%r17, [gpu_cell_spaceint_param_13];
	ld.param.f32 	%f18, [gpu_cell_spaceint_param_14];
	ld.param.u32 	%r16, [gpu_cell_spaceint_param_15];
	cvta.to.global.u64 	%rd1, %rd17;
	mov.u32 	%r18, %ntid.y;
	mov.u32 	%r19, %ctaid.y;
	mov.u32 	%r20, %tid.y;
	mad.lo.s32 	%r21, %r18, %r19, %r20;
	mov.u32 	%r22, %nctaid.x;
	mov.u32 	%r23, %ctaid.x;
	mad.lo.s32 	%r24, %r21, %r22, %r23;
	mov.u32 	%r25, %ntid.x;
	mov.u32 	%r26, %tid.x;
	mad.lo.s32 	%r1, %r24, %r25, %r26;
	mul.lo.s32 	%r27, %r17, %r15;
	setp.ge.s32	%p1, %r1, %r27;
	@%p1 bra 	BB20_23;

	cvta.to.global.u64 	%rd18, %rd6;
	cvta.to.global.u64 	%rd19, %rd8;
	div.s32 	%r2, %r1, %r15;
	mul.lo.s32 	%r3, %r2, %r15;
	sub.s32 	%r4, %r1, %r3;
	cvt.s64.s32	%rd2, %r2;
	mul.wide.s32 	%rd20, %r2, 4;
	add.s64 	%rd21, %rd19, %rd20;
	ld.global.u32 	%r28, [%rd21];
	add.s32 	%r5, %r28, -1;
	cvta.to.global.u64 	%rd22, %rd9;
	mul.wide.s32 	%rd23, %r5, 4;
	add.s64 	%rd24, %rd22, %rd23;
	ld.global.u32 	%r29, [%rd24];
	setp.eq.s32	%p2, %r29, 0;
	mul.wide.s32 	%rd25, %r1, 4;
	add.s64 	%rd3, %rd18, %rd25;
	@%p2 bra 	BB20_22;

	cvta.to.global.u64 	%rd26, %rd12;
	cvta.to.global.u64 	%rd27, %rd10;
	cvta.to.global.u64 	%rd28, %rd14;
	cvt.u32.u64	%r30, %rd2;
	add.s64 	%rd30, %rd28, %rd23;
	ld.global.f32 	%f1, [%rd30];
	shl.b32 	%r6, %r30, 2;
	mul.wide.s32 	%rd31, %r6, 4;
	add.s64 	%rd32, %rd27, %rd31;
	ld.global.u32 	%r31, [%rd32];
	add.s32 	%r7, %r31, -1;
	ld.global.u32 	%r32, [%rd32+4];
	add.s32 	%r8, %r32, -1;
	ld.global.u32 	%r33, [%rd32+8];
	add.s32 	%r9, %r33, -1;
	ld.global.u32 	%r34, [%rd32+12];
	add.s32 	%r10, %r34, -1;
	setp.lt.s32	%p3, %r7, 0;
	add.s64 	%rd4, %rd26, %rd31;
	mov.f32 	%f50, 0f00000000;
	mov.f32 	%f44, %f50;
	mov.f32 	%f47, %f50;
	@%p3 bra 	BB20_4;

	ld.global.f32 	%f21, [%rd4];
	setp.gt.f32	%p4, %f21, 0f00000000;
	mad.lo.s32 	%r35, %r7, %r15, %r4;
	selp.b64	%rd33, %rd15, %rd16, %p4;
	cvta.to.global.u64 	%rd34, %rd33;
	mul.wide.s32 	%rd35, %r35, 4;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.f32 	%f44, [%rd36];
	add.f32 	%f47, %f44, 0f00000000;

BB20_4:
	setp.lt.s32	%p5, %r8, 0;
	@%p5 bra 	BB20_5;

	ld.global.f32 	%f23, [%rd4+4];
	setp.gt.f32	%p6, %f23, 0f00000000;
	mad.lo.s32 	%r36, %r8, %r15, %r4;
	selp.b64	%rd37, %rd15, %rd16, %p6;
	cvta.to.global.u64 	%rd38, %rd37;
	mul.wide.s32 	%rd39, %r36, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.global.f32 	%f46, [%rd40];
	add.f32 	%f47, %f47, %f46;
	bra.uni 	BB20_7;

BB20_22:
	mov.u32 	%r48, 0;
	st.global.u32 	[%rd3], %r48;
	bra.uni 	BB20_23;

BB20_5:
	mov.f32 	%f46, %f50;

BB20_7:
	setp.lt.s32	%p7, %r9, 0;
	@%p7 bra 	BB20_8;

	ld.global.f32 	%f25, [%rd4+8];
	setp.gt.f32	%p8, %f25, 0f00000000;
	mad.lo.s32 	%r37, %r9, %r15, %r4;
	selp.b64	%rd41, %rd15, %rd16, %p8;
	cvta.to.global.u64 	%rd42, %rd41;
	mul.wide.s32 	%rd43, %r37, 4;
	add.s64 	%rd44, %rd42, %rd43;
	ld.global.f32 	%f48, [%rd44];
	add.f32 	%f47, %f47, %f48;
	bra.uni 	BB20_10;

BB20_8:
	mov.f32 	%f48, %f50;

BB20_10:
	setp.lt.s32	%p9, %r10, 0;
	@%p9 bra 	BB20_12;

	ld.global.f32 	%f27, [%rd4+12];
	setp.gt.f32	%p10, %f27, 0f00000000;
	mad.lo.s32 	%r38, %r10, %r15, %r4;
	selp.b64	%rd45, %rd15, %rd16, %p10;
	cvta.to.global.u64 	%rd46, %rd45;
	mul.wide.s32 	%rd47, %r38, 4;
	add.s64 	%rd48, %rd46, %rd47;
	ld.global.f32 	%f50, [%rd48];
	add.f32 	%f47, %f47, %f50;

BB20_12:
	div.rn.f32 	%f28, %f47, %f1;
	st.global.f32 	[%rd3], %f28;
	setp.ne.s32	%p11, %r16, 0;
	setp.eq.s32	%p12, %r1, %r3;
	and.pred  	%p13, %p12, %p11;
	@!%p13 bra 	BB20_23;
	bra.uni 	BB20_13;

BB20_13:
	cvta.to.global.u64 	%rd49, %rd7;
	cvta.to.global.u64 	%rd50, %rd13;
	setp.gt.f32	%p14, %f44, 0f34000000;
	add.f32 	%f29, %f44, 0f00000000;
	selp.f32	%f30, %f29, 0f00000000, %p14;
	add.f32 	%f31, %f30, %f46;
	setp.gt.f32	%p15, %f46, 0f34000000;
	selp.f32	%f32, %f31, %f30, %p15;
	add.f32 	%f33, %f32, %f48;
	setp.gt.f32	%p16, %f48, 0f34000000;
	selp.f32	%f34, %f33, %f32, %p16;
	add.f32 	%f35, %f34, %f50;
	setp.gt.f32	%p17, %f50, 0f34000000;
	selp.f32	%f36, %f35, %f34, %p17;
	setp.gt.f32	%p18, %f36, 0f34000000;
	selp.f32	%f37, %f36, 0f34000000, %p18;
	add.s64 	%rd52, %rd50, %rd20;
	ld.global.f32 	%f38, [%rd52];
	mul.f32 	%f39, %f1, %f38;
	div.rn.f32 	%f40, %f39, %f37;
	abs.f32 	%f41, %f40;
	div.rn.f32 	%f42, %f41, %f18;
	setp.lt.f32	%p19, %f42, 0f3F800000;
	selp.f32	%f43, %f42, 0f3F800000, %p19;
	add.s64 	%rd53, %rd49, %rd20;
	st.global.f32 	[%rd53], %f43;
	setp.geu.f32	%p20, %f43, 0f3F7FFFFE;
	@%p20 bra 	BB20_23;

	cvta.to.global.u64 	%rd54, %rd11;
	add.s64 	%rd56, %rd1, %rd20;
	mov.u32 	%r39, 1;
	st.global.u32 	[%rd56], %r39;
	add.s64 	%rd5, %rd54, %rd31;
	ld.global.u32 	%r40, [%rd5];
	add.s32 	%r11, %r40, -1;
	setp.lt.s32	%p21, %r11, 0;
	setp.leu.f32	%p22, %f44, 0f34000000;
	or.pred  	%p23, %p21, %p22;
	@%p23 bra 	BB20_16;

	mul.wide.s32 	%rd58, %r11, 4;
	add.s64 	%rd59, %rd1, %rd58;
	st.global.u32 	[%rd59], %r39;

BB20_16:
	ld.global.u32 	%r42, [%rd5+4];
	add.s32 	%r12, %r42, -1;
	setp.lt.s32	%p24, %r12, 0;
	setp.leu.f32	%p25, %f46, 0f34000000;
	or.pred  	%p26, %p24, %p25;
	@%p26 bra 	BB20_18;

	mul.wide.s32 	%rd60, %r12, 4;
	add.s64 	%rd61, %rd1, %rd60;
	st.global.u32 	[%rd61], %r39;

BB20_18:
	ld.global.u32 	%r44, [%rd5+8];
	add.s32 	%r13, %r44, -1;
	setp.lt.s32	%p27, %r13, 0;
	setp.leu.f32	%p28, %f48, 0f34000000;
	or.pred  	%p29, %p27, %p28;
	@%p29 bra 	BB20_20;

	mul.wide.s32 	%rd62, %r13, 4;
	add.s64 	%rd63, %rd1, %rd62;
	st.global.u32 	[%rd63], %r39;

BB20_20:
	ld.global.u32 	%r46, [%rd5+12];
	add.s32 	%r14, %r46, -1;
	setp.lt.s32	%p30, %r14, 0;
	setp.leu.f32	%p31, %f50, 0f34000000;
	or.pred  	%p32, %p30, %p31;
	@%p32 bra 	BB20_23;

	mul.wide.s32 	%rd64, %r14, 4;
	add.s64 	%rd65, %rd1, %rd64;
	st.global.u32 	[%rd65], %r39;

BB20_23:
	ret;
}

	// .globl	gpu_cell_drying_flux_adjust
.visible .entry gpu_cell_drying_flux_adjust(
	.param .u64 gpu_cell_drying_flux_adjust_param_0,
	.param .u64 gpu_cell_drying_flux_adjust_param_1,
	.param .u64 gpu_cell_drying_flux_adjust_param_2,
	.param .u64 gpu_cell_drying_flux_adjust_param_3,
	.param .u64 gpu_cell_drying_flux_adjust_param_4,
	.param .u64 gpu_cell_drying_flux_adjust_param_5,
	.param .u64 gpu_cell_drying_flux_adjust_param_6,
	.param .u64 gpu_cell_drying_flux_adjust_param_7,
	.param .u32 gpu_cell_drying_flux_adjust_param_8,
	.param .u32 gpu_cell_drying_flux_adjust_param_9
)
{
	.reg .pred 	%p<65>;
	.reg .f32 	%f<162>;
	.reg .b32 	%r<105>;
	.reg .b64 	%rd<150>;


	ld.param.u64 	%rd28, [gpu_cell_drying_flux_adjust_param_0];
	ld.param.u64 	%rd21, [gpu_cell_drying_flux_adjust_param_1];
	ld.param.u64 	%rd22, [gpu_cell_drying_flux_adjust_param_2];
	ld.param.u64 	%rd23, [gpu_cell_drying_flux_adjust_param_3];
	ld.param.u64 	%rd24, [gpu_cell_drying_flux_adjust_param_4];
	ld.param.u64 	%rd25, [gpu_cell_drying_flux_adjust_param_5];
	ld.param.u64 	%rd26, [gpu_cell_drying_flux_adjust_param_6];
	ld.param.u64 	%rd27, [gpu_cell_drying_flux_adjust_param_7];
	ld.param.u32 	%r22, [gpu_cell_drying_flux_adjust_param_8];
	ld.param.u32 	%r23, [gpu_cell_drying_flux_adjust_param_9];
	cvta.to.global.u64 	%rd1, %rd28;
	mov.u32 	%r1, %ntid.y;
	mov.u32 	%r2, %ctaid.y;
	mov.u32 	%r3, %tid.y;
	mad.lo.s32 	%r24, %r1, %r2, %r3;
	mov.u32 	%r4, %nctaid.x;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r25, %r24, %r4, %r5;
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %tid.x;
	mad.lo.s32 	%r8, %r25, %r6, %r7;
	setp.ge.s32	%p1, %r8, %r23;
	@%p1 bra 	BB21_68;

	cvta.to.global.u64 	%rd29, %rd21;
	mul.wide.s32 	%rd30, %r8, 4;
	add.s64 	%rd31, %rd29, %rd30;
	ld.global.u32 	%r26, [%rd31];
	setp.eq.s32	%p2, %r26, 0;
	@%p2 bra 	BB21_68;

	cvta.to.global.u64 	%rd32, %rd23;
	cvta.to.global.u64 	%rd2, %rd22;
	shl.b32 	%r9, %r8, 2;
	mul.wide.s32 	%rd33, %r9, 4;
	add.s64 	%rd34, %rd32, %rd33;
	ld.global.u32 	%r10, [%rd34];
	ld.global.u32 	%r11, [%rd34+4];
	ld.global.u32 	%r12, [%rd34+8];
	ld.global.u32 	%r13, [%rd34+12];
	setp.lt.s32	%p3, %r22, 1;
	@%p3 bra 	BB21_68;

	cvta.to.global.u64 	%rd35, %rd24;
	cvta.to.global.u64 	%rd36, %rd25;
	add.s32 	%r31, %r9, 1;
	add.s64 	%rd38, %rd2, %rd30;
	ld.global.u32 	%r32, [%rd38];
	add.s32 	%r33, %r32, -1;
	mul.wide.s32 	%rd39, %r33, 4;
	add.s64 	%rd3, %rd36, %rd39;
	mul.lo.s32 	%r14, %r8, %r22;
	add.s64 	%rd4, %rd35, %rd33;
	mul.wide.s32 	%rd41, %r31, 4;
	add.s64 	%rd5, %rd35, %rd41;
	and.b32  	%r30, %r22, 3;
	mov.u32 	%r101, 0;
	setp.eq.s32	%p4, %r30, 0;
	@%p4 bra 	BB21_33;

	setp.eq.s32	%p5, %r30, 1;
	@%p5 bra 	BB21_24;

	setp.eq.s32	%p6, %r30, 2;
	@%p6 bra 	BB21_15;

	add.s32 	%r34, %r10, -1;
	setp.lt.s32	%p7, %r34, 0;
	mov.f32 	%f135, 0f00000000;
	@%p7 bra 	BB21_8;

	ld.global.f32 	%f58, [%rd4];
	setp.gt.f32	%p8, %f58, 0f00000000;
	mul.lo.s32 	%r36, %r34, %r22;
	selp.b64	%rd42, %rd26, %rd27, %p8;
	cvta.to.global.u64 	%rd43, %rd42;
	mul.wide.s32 	%rd44, %r36, 4;
	add.s64 	%rd45, %rd43, %rd44;
	ld.global.f32 	%f59, [%rd45];
	add.f32 	%f135, %f59, 0f00000000;

BB21_8:
	add.s32 	%r37, %r11, -1;
	setp.lt.s32	%p9, %r37, 0;
	@%p9 bra 	BB21_10;

	ld.global.f32 	%f60, [%rd5];
	setp.gt.f32	%p10, %f60, 0f00000000;
	mul.lo.s32 	%r39, %r37, %r22;
	selp.b64	%rd46, %rd26, %rd27, %p10;
	cvta.to.global.u64 	%rd47, %rd46;
	mul.wide.s32 	%rd48, %r39, 4;
	add.s64 	%rd49, %rd47, %rd48;
	ld.global.f32 	%f61, [%rd49];
	add.f32 	%f135, %f135, %f61;

BB21_10:
	add.s32 	%r40, %r12, -1;
	setp.lt.s32	%p11, %r40, 0;
	@%p11 bra 	BB21_12;

	ld.global.f32 	%f62, [%rd5+4];
	setp.gt.f32	%p12, %f62, 0f00000000;
	mul.lo.s32 	%r42, %r40, %r22;
	selp.b64	%rd50, %rd26, %rd27, %p12;
	cvta.to.global.u64 	%rd51, %rd50;
	mul.wide.s32 	%rd52, %r42, 4;
	add.s64 	%rd53, %rd51, %rd52;
	ld.global.f32 	%f63, [%rd53];
	add.f32 	%f135, %f135, %f63;

BB21_12:
	add.s32 	%r43, %r13, -1;
	setp.lt.s32	%p13, %r43, 0;
	@%p13 bra 	BB21_14;

	ld.global.f32 	%f64, [%rd5+8];
	setp.gt.f32	%p14, %f64, 0f00000000;
	mul.lo.s32 	%r45, %r43, %r22;
	selp.b64	%rd54, %rd26, %rd27, %p14;
	cvta.to.global.u64 	%rd55, %rd54;
	mul.wide.s32 	%rd56, %r45, 4;
	add.s64 	%rd57, %rd55, %rd56;
	ld.global.f32 	%f65, [%rd57];
	add.f32 	%f135, %f135, %f65;

BB21_14:
	ld.global.f32 	%f66, [%rd3];
	div.rn.f32 	%f67, %f135, %f66;
	mul.wide.s32 	%rd58, %r14, 4;
	add.s64 	%rd59, %rd1, %rd58;
	st.global.f32 	[%rd59], %f67;
	mov.u32 	%r101, 1;

BB21_15:
	add.s32 	%r47, %r10, -1;
	setp.lt.s32	%p15, %r47, 0;
	mov.f32 	%f139, 0f00000000;
	@%p15 bra 	BB21_17;

	ld.global.f32 	%f69, [%rd4];
	setp.gt.f32	%p16, %f69, 0f00000000;
	mad.lo.s32 	%r49, %r47, %r22, %r101;
	selp.b64	%rd60, %rd26, %rd27, %p16;
	cvta.to.global.u64 	%rd61, %rd60;
	mul.wide.s32 	%rd62, %r49, 4;
	add.s64 	%rd63, %rd61, %rd62;
	ld.global.f32 	%f70, [%rd63];
	add.f32 	%f139, %f70, 0f00000000;

BB21_17:
	add.s32 	%r50, %r11, -1;
	setp.lt.s32	%p17, %r50, 0;
	@%p17 bra 	BB21_19;

	ld.global.f32 	%f71, [%rd5];
	setp.gt.f32	%p18, %f71, 0f00000000;
	mad.lo.s32 	%r52, %r50, %r22, %r101;
	selp.b64	%rd64, %rd26, %rd27, %p18;
	cvta.to.global.u64 	%rd65, %rd64;
	mul.wide.s32 	%rd66, %r52, 4;
	add.s64 	%rd67, %rd65, %rd66;
	ld.global.f32 	%f72, [%rd67];
	add.f32 	%f139, %f139, %f72;

BB21_19:
	add.s32 	%r53, %r12, -1;
	setp.lt.s32	%p19, %r53, 0;
	@%p19 bra 	BB21_21;

	ld.global.f32 	%f73, [%rd5+4];
	setp.gt.f32	%p20, %f73, 0f00000000;
	mad.lo.s32 	%r55, %r53, %r22, %r101;
	selp.b64	%rd68, %rd26, %rd27, %p20;
	cvta.to.global.u64 	%rd69, %rd68;
	mul.wide.s32 	%rd70, %r55, 4;
	add.s64 	%rd71, %rd69, %rd70;
	ld.global.f32 	%f74, [%rd71];
	add.f32 	%f139, %f139, %f74;

BB21_21:
	add.s32 	%r56, %r13, -1;
	setp.lt.s32	%p21, %r56, 0;
	@%p21 bra 	BB21_23;

	ld.global.f32 	%f75, [%rd5+8];
	setp.gt.f32	%p22, %f75, 0f00000000;
	mad.lo.s32 	%r58, %r56, %r22, %r101;
	selp.b64	%rd72, %rd26, %rd27, %p22;
	cvta.to.global.u64 	%rd73, %rd72;
	mul.wide.s32 	%rd74, %r58, 4;
	add.s64 	%rd75, %rd73, %rd74;
	ld.global.f32 	%f76, [%rd75];
	add.f32 	%f139, %f139, %f76;

BB21_23:
	ld.global.f32 	%f77, [%rd3];
	div.rn.f32 	%f78, %f139, %f77;
	add.s32 	%r59, %r101, %r14;
	mul.wide.s32 	%rd76, %r59, 4;
	add.s64 	%rd77, %rd1, %rd76;
	st.global.f32 	[%rd77], %f78;
	add.s32 	%r101, %r101, 1;

BB21_24:
	add.s32 	%r60, %r10, -1;
	setp.lt.s32	%p23, %r60, 0;
	mov.f32 	%f143, 0f00000000;
	@%p23 bra 	BB21_26;

	ld.global.f32 	%f80, [%rd4];
	setp.gt.f32	%p24, %f80, 0f00000000;
	mad.lo.s32 	%r62, %r60, %r22, %r101;
	selp.b64	%rd78, %rd26, %rd27, %p24;
	cvta.to.global.u64 	%rd79, %rd78;
	mul.wide.s32 	%rd80, %r62, 4;
	add.s64 	%rd81, %rd79, %rd80;
	ld.global.f32 	%f81, [%rd81];
	add.f32 	%f143, %f81, 0f00000000;

BB21_26:
	add.s32 	%r63, %r11, -1;
	setp.lt.s32	%p25, %r63, 0;
	@%p25 bra 	BB21_28;

	ld.global.f32 	%f82, [%rd5];
	setp.gt.f32	%p26, %f82, 0f00000000;
	mad.lo.s32 	%r65, %r63, %r22, %r101;
	selp.b64	%rd82, %rd26, %rd27, %p26;
	cvta.to.global.u64 	%rd83, %rd82;
	mul.wide.s32 	%rd84, %r65, 4;
	add.s64 	%rd85, %rd83, %rd84;
	ld.global.f32 	%f83, [%rd85];
	add.f32 	%f143, %f143, %f83;

BB21_28:
	add.s32 	%r66, %r12, -1;
	setp.lt.s32	%p27, %r66, 0;
	@%p27 bra 	BB21_30;

	ld.global.f32 	%f84, [%rd5+4];
	setp.gt.f32	%p28, %f84, 0f00000000;
	mad.lo.s32 	%r68, %r66, %r22, %r101;
	selp.b64	%rd86, %rd26, %rd27, %p28;
	cvta.to.global.u64 	%rd87, %rd86;
	mul.wide.s32 	%rd88, %r68, 4;
	add.s64 	%rd89, %rd87, %rd88;
	ld.global.f32 	%f85, [%rd89];
	add.f32 	%f143, %f143, %f85;

BB21_30:
	add.s32 	%r69, %r13, -1;
	setp.lt.s32	%p29, %r69, 0;
	@%p29 bra 	BB21_32;

	ld.global.f32 	%f86, [%rd5+8];
	setp.gt.f32	%p30, %f86, 0f00000000;
	mad.lo.s32 	%r71, %r69, %r22, %r101;
	selp.b64	%rd90, %rd26, %rd27, %p30;
	cvta.to.global.u64 	%rd91, %rd90;
	mul.wide.s32 	%rd92, %r71, 4;
	add.s64 	%rd93, %rd91, %rd92;
	ld.global.f32 	%f87, [%rd93];
	add.f32 	%f143, %f143, %f87;

BB21_32:
	ld.global.f32 	%f88, [%rd3];
	div.rn.f32 	%f89, %f143, %f88;
	add.s32 	%r72, %r101, %r14;
	mul.wide.s32 	%rd94, %r72, 4;
	add.s64 	%rd95, %rd1, %rd94;
	st.global.f32 	[%rd95], %f89;
	add.s32 	%r101, %r101, 1;

BB21_33:
	setp.lt.u32	%p31, %r22, 4;
	@%p31 bra 	BB21_68;

	mad.lo.s32 	%r74, %r4, %r24, %r5;
	mad.lo.s32 	%r75, %r6, %r74, %r7;
	mad.lo.s32 	%r76, %r22, %r75, %r101;
	mul.wide.s32 	%rd96, %r76, 4;
	add.s64 	%rd149, %rd1, %rd96;
	add.s32 	%r77, %r13, -1;
	mad.lo.s32 	%r78, %r22, %r77, %r101;
	mul.wide.s32 	%rd148, %r78, 4;
	add.s32 	%r79, %r12, -1;
	mad.lo.s32 	%r80, %r22, %r79, %r101;
	mul.wide.s32 	%rd147, %r80, 4;
	add.s32 	%r81, %r11, -1;
	mad.lo.s32 	%r82, %r22, %r81, %r101;
	mul.wide.s32 	%rd146, %r82, 4;
	add.s32 	%r83, %r10, -1;
	mad.lo.s32 	%r84, %r22, %r83, %r101;
	mul.wide.s32 	%rd145, %r84, 4;

BB21_35:
	setp.lt.s32	%p32, %r83, 0;
	mov.f32 	%f147, 0f00000000;
	@%p32 bra 	BB21_37;

	ld.global.f32 	%f91, [%rd4];
	setp.gt.f32	%p33, %f91, 0f00000000;
	selp.b64	%rd97, %rd26, %rd27, %p33;
	cvta.to.global.u64 	%rd98, %rd97;
	add.s64 	%rd99, %rd98, %rd145;
	ld.global.f32 	%f92, [%rd99];
	add.f32 	%f147, %f92, 0f00000000;

BB21_37:
	setp.lt.s32	%p34, %r81, 0;
	@%p34 bra 	BB21_39;

	ld.global.f32 	%f93, [%rd5];
	setp.gt.f32	%p35, %f93, 0f00000000;
	selp.b64	%rd100, %rd26, %rd27, %p35;
	cvta.to.global.u64 	%rd101, %rd100;
	add.s64 	%rd102, %rd101, %rd146;
	ld.global.f32 	%f94, [%rd102];
	add.f32 	%f147, %f147, %f94;

BB21_39:
	setp.lt.s32	%p36, %r79, 0;
	@%p36 bra 	BB21_41;

	ld.global.f32 	%f95, [%rd5+4];
	setp.gt.f32	%p37, %f95, 0f00000000;
	selp.b64	%rd103, %rd26, %rd27, %p37;
	cvta.to.global.u64 	%rd104, %rd103;
	add.s64 	%rd105, %rd104, %rd147;
	ld.global.f32 	%f96, [%rd105];
	add.f32 	%f147, %f147, %f96;

BB21_41:
	setp.lt.s32	%p38, %r77, 0;
	@%p38 bra 	BB21_43;

	ld.global.f32 	%f97, [%rd5+8];
	setp.gt.f32	%p39, %f97, 0f00000000;
	selp.b64	%rd106, %rd26, %rd27, %p39;
	cvta.to.global.u64 	%rd107, %rd106;
	add.s64 	%rd108, %rd107, %rd148;
	ld.global.f32 	%f98, [%rd108];
	add.f32 	%f147, %f147, %f98;

BB21_43:
	ld.global.f32 	%f100, [%rd3];
	div.rn.f32 	%f101, %f147, %f100;
	st.global.f32 	[%rd149], %f101;
	mov.f32 	%f151, 0f00000000;
	@%p32 bra 	BB21_45;

	ld.global.f32 	%f102, [%rd4];
	setp.gt.f32	%p41, %f102, 0f00000000;
	selp.b64	%rd109, %rd26, %rd27, %p41;
	cvta.to.global.u64 	%rd110, %rd109;
	add.s64 	%rd111, %rd110, %rd145;
	ld.global.f32 	%f103, [%rd111+4];
	add.f32 	%f151, %f103, 0f00000000;

BB21_45:
	@%p34 bra 	BB21_47;

	ld.global.f32 	%f104, [%rd5];
	setp.gt.f32	%p43, %f104, 0f00000000;
	selp.b64	%rd112, %rd26, %rd27, %p43;
	cvta.to.global.u64 	%rd113, %rd112;
	add.s64 	%rd114, %rd113, %rd146;
	ld.global.f32 	%f105, [%rd114+4];
	add.f32 	%f151, %f151, %f105;

BB21_47:
	@%p36 bra 	BB21_49;

	ld.global.f32 	%f106, [%rd5+4];
	setp.gt.f32	%p45, %f106, 0f00000000;
	selp.b64	%rd115, %rd26, %rd27, %p45;
	cvta.to.global.u64 	%rd116, %rd115;
	add.s64 	%rd117, %rd116, %rd147;
	ld.global.f32 	%f107, [%rd117+4];
	add.f32 	%f151, %f151, %f107;

BB21_49:
	@%p38 bra 	BB21_51;

	ld.global.f32 	%f108, [%rd5+8];
	setp.gt.f32	%p47, %f108, 0f00000000;
	selp.b64	%rd118, %rd26, %rd27, %p47;
	cvta.to.global.u64 	%rd119, %rd118;
	add.s64 	%rd120, %rd119, %rd148;
	ld.global.f32 	%f109, [%rd120+4];
	add.f32 	%f151, %f151, %f109;

BB21_51:
	ld.global.f32 	%f111, [%rd3];
	div.rn.f32 	%f112, %f151, %f111;
	st.global.f32 	[%rd149+4], %f112;
	mov.f32 	%f155, 0f00000000;
	@%p32 bra 	BB21_53;

	ld.global.f32 	%f113, [%rd4];
	setp.gt.f32	%p49, %f113, 0f00000000;
	selp.b64	%rd121, %rd26, %rd27, %p49;
	cvta.to.global.u64 	%rd122, %rd121;
	add.s64 	%rd123, %rd122, %rd145;
	ld.global.f32 	%f114, [%rd123+8];
	add.f32 	%f155, %f114, 0f00000000;

BB21_53:
	@%p34 bra 	BB21_55;

	ld.global.f32 	%f115, [%rd5];
	setp.gt.f32	%p51, %f115, 0f00000000;
	selp.b64	%rd124, %rd26, %rd27, %p51;
	cvta.to.global.u64 	%rd125, %rd124;
	add.s64 	%rd126, %rd125, %rd146;
	ld.global.f32 	%f116, [%rd126+8];
	add.f32 	%f155, %f155, %f116;

BB21_55:
	@%p36 bra 	BB21_57;

	ld.global.f32 	%f117, [%rd5+4];
	setp.gt.f32	%p53, %f117, 0f00000000;
	selp.b64	%rd127, %rd26, %rd27, %p53;
	cvta.to.global.u64 	%rd128, %rd127;
	add.s64 	%rd129, %rd128, %rd147;
	ld.global.f32 	%f118, [%rd129+8];
	add.f32 	%f155, %f155, %f118;

BB21_57:
	@%p38 bra 	BB21_59;

	ld.global.f32 	%f119, [%rd5+8];
	setp.gt.f32	%p55, %f119, 0f00000000;
	selp.b64	%rd130, %rd26, %rd27, %p55;
	cvta.to.global.u64 	%rd131, %rd130;
	add.s64 	%rd132, %rd131, %rd148;
	ld.global.f32 	%f120, [%rd132+8];
	add.f32 	%f155, %f155, %f120;

BB21_59:
	ld.global.f32 	%f122, [%rd3];
	div.rn.f32 	%f123, %f155, %f122;
	st.global.f32 	[%rd149+8], %f123;
	mov.f32 	%f159, 0f00000000;
	@%p32 bra 	BB21_61;

	ld.global.f32 	%f124, [%rd4];
	setp.gt.f32	%p57, %f124, 0f00000000;
	selp.b64	%rd133, %rd26, %rd27, %p57;
	cvta.to.global.u64 	%rd134, %rd133;
	add.s64 	%rd135, %rd134, %rd145;
	ld.global.f32 	%f125, [%rd135+12];
	add.f32 	%f159, %f125, 0f00000000;

BB21_61:
	@%p34 bra 	BB21_63;

	ld.global.f32 	%f126, [%rd5];
	setp.gt.f32	%p59, %f126, 0f00000000;
	selp.b64	%rd136, %rd26, %rd27, %p59;
	cvta.to.global.u64 	%rd137, %rd136;
	add.s64 	%rd138, %rd137, %rd146;
	ld.global.f32 	%f127, [%rd138+12];
	add.f32 	%f159, %f159, %f127;

BB21_63:
	@%p36 bra 	BB21_65;

	ld.global.f32 	%f128, [%rd5+4];
	setp.gt.f32	%p61, %f128, 0f00000000;
	selp.b64	%rd139, %rd26, %rd27, %p61;
	cvta.to.global.u64 	%rd140, %rd139;
	add.s64 	%rd141, %rd140, %rd147;
	ld.global.f32 	%f129, [%rd141+12];
	add.f32 	%f159, %f159, %f129;

BB21_65:
	@%p38 bra 	BB21_67;

	ld.global.f32 	%f130, [%rd5+8];
	setp.gt.f32	%p63, %f130, 0f00000000;
	selp.b64	%rd142, %rd26, %rd27, %p63;
	cvta.to.global.u64 	%rd143, %rd142;
	add.s64 	%rd144, %rd143, %rd148;
	ld.global.f32 	%f131, [%rd144+12];
	add.f32 	%f159, %f159, %f131;

BB21_67:
	ld.global.f32 	%f132, [%rd3];
	div.rn.f32 	%f133, %f159, %f132;
	add.s64 	%rd16, %rd149, 16;
	st.global.f32 	[%rd149+12], %f133;
	add.s64 	%rd148, %rd148, 16;
	add.s64 	%rd147, %rd147, 16;
	add.s64 	%rd146, %rd146, 16;
	add.s64 	%rd145, %rd145, 16;
	add.s32 	%r101, %r101, 4;
	setp.lt.s32	%p64, %r101, %r22;
	mov.u64 	%rd149, %rd16;
	@%p64 bra 	BB21_35;

BB21_68:
	ret;
}

	// .globl	gpu_cell_timeint_depth_2d
.visible .entry gpu_cell_timeint_depth_2d(
	.param .u64 gpu_cell_timeint_depth_2d_param_0,
	.param .u64 gpu_cell_timeint_depth_2d_param_1,
	.param .u64 gpu_cell_timeint_depth_2d_param_2,
	.param .u64 gpu_cell_timeint_depth_2d_param_3,
	.param .u64 gpu_cell_timeint_depth_2d_param_4,
	.param .u32 gpu_cell_timeint_depth_2d_param_5,
	.param .u32 gpu_cell_timeint_depth_2d_param_6,
	.param .f32 gpu_cell_timeint_depth_2d_param_7,
	.param .u64 gpu_cell_timeint_depth_2d_param_8
)
{
	.reg .pred 	%p<5>;
	.reg .f32 	%f<12>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<24>;


	ld.param.u64 	%rd2, [gpu_cell_timeint_depth_2d_param_0];
	ld.param.u64 	%rd3, [gpu_cell_timeint_depth_2d_param_1];
	ld.param.u64 	%rd4, [gpu_cell_timeint_depth_2d_param_2];
	ld.param.u64 	%rd5, [gpu_cell_timeint_depth_2d_param_3];
	ld.param.u64 	%rd6, [gpu_cell_timeint_depth_2d_param_4];
	ld.param.u32 	%r3, [gpu_cell_timeint_depth_2d_param_5];
	ld.param.u32 	%r4, [gpu_cell_timeint_depth_2d_param_6];
	ld.param.f32 	%f3, [gpu_cell_timeint_depth_2d_param_7];
	ld.param.u64 	%rd7, [gpu_cell_timeint_depth_2d_param_8];
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ctaid.y;
	mov.u32 	%r7, %tid.y;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	mov.u32 	%r9, %nctaid.x;
	mov.u32 	%r10, %ctaid.x;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	mad.lo.s32 	%r1, %r11, %r12, %r13;
	setp.ge.s32	%p1, %r1, %r4;
	@%p1 bra 	BB22_5;

	cvta.to.global.u64 	%rd8, %rd3;
	mul.wide.s32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.u32 	%r14, [%rd10];
	setp.eq.s32	%p2, %r14, 0;
	@%p2 bra 	BB22_5;

	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd11, %rd5;
	cvta.to.global.u64 	%rd12, %rd4;
	mul.lo.s32 	%r2, %r1, %r3;
	mul.wide.s32 	%rd13, %r2, 4;
	add.s64 	%rd14, %rd12, %rd13;
	add.s64 	%rd15, %rd11, %rd13;
	ld.global.f32 	%f1, [%rd15];
	mul.f32 	%f4, %f1, %f3;
	ld.global.f32 	%f2, [%rd14];
	add.f32 	%f5, %f2, 0f37480000;
	setp.gt.f32	%p3, %f4, %f5;
	@%p3 bra 	BB22_4;
	bra.uni 	BB22_3;

BB22_4:
	cvta.to.global.u64 	%rd21, %rd7;
	shr.s32 	%r15, %r1, 31;
	shr.u32 	%r16, %r15, 26;
	add.s32 	%r17, %r1, %r16;
	and.b32  	%r18, %r17, -64;
	sub.s32 	%r19, %r1, %r18;
	mul.wide.s32 	%rd22, %r19, 4;
	add.s64 	%rd23, %rd21, %rd22;
	add.s32 	%r20, %r1, 1;
	atom.global.min.s32 	%r21, [%rd23], %r20;
	bra.uni 	BB22_5;

BB22_3:
	cvta.to.global.u64 	%rd16, %rd2;
	add.s64 	%rd18, %rd1, %rd13;
	ld.global.f32 	%f6, [%rd18];
	sub.f32 	%f7, %f6, %f1;
	mul.f32 	%f8, %f7, %f3;
	mov.f32 	%f9, 0f34000000;
	sub.f32 	%f10, %f9, %f2;
	setp.gt.f32	%p4, %f8, %f10;
	selp.f32	%f11, %f8, %f10, %p4;
	add.s64 	%rd20, %rd16, %rd9;
	st.global.f32 	[%rd20], %f11;

BB22_5:
	ret;
}

	// .globl	gpu_cell_timeint_depth_3d
.visible .entry gpu_cell_timeint_depth_3d(
	.param .u64 gpu_cell_timeint_depth_3d_param_0,
	.param .u64 gpu_cell_timeint_depth_3d_param_1,
	.param .u64 gpu_cell_timeint_depth_3d_param_2,
	.param .u64 gpu_cell_timeint_depth_3d_param_3,
	.param .u64 gpu_cell_timeint_depth_3d_param_4,
	.param .u64 gpu_cell_timeint_depth_3d_param_5,
	.param .u64 gpu_cell_timeint_depth_3d_param_6,
	.param .u32 gpu_cell_timeint_depth_3d_param_7,
	.param .u32 gpu_cell_timeint_depth_3d_param_8,
	.param .f32 gpu_cell_timeint_depth_3d_param_9,
	.param .u64 gpu_cell_timeint_depth_3d_param_10
)
{
	.reg .pred 	%p<11>;
	.reg .f32 	%f<66>;
	.reg .b32 	%r<83>;
	.reg .b64 	%rd<53>;


	ld.param.u64 	%rd3, [gpu_cell_timeint_depth_3d_param_0];
	ld.param.u64 	%rd4, [gpu_cell_timeint_depth_3d_param_1];
	ld.param.u64 	%rd5, [gpu_cell_timeint_depth_3d_param_2];
	ld.param.u64 	%rd6, [gpu_cell_timeint_depth_3d_param_3];
	ld.param.u64 	%rd7, [gpu_cell_timeint_depth_3d_param_4];
	ld.param.u64 	%rd8, [gpu_cell_timeint_depth_3d_param_5];
	ld.param.u64 	%rd9, [gpu_cell_timeint_depth_3d_param_6];
	ld.param.u32 	%r23, [gpu_cell_timeint_depth_3d_param_7];
	ld.param.u32 	%r24, [gpu_cell_timeint_depth_3d_param_8];
	ld.param.f32 	%f20, [gpu_cell_timeint_depth_3d_param_9];
	ld.param.u64 	%rd10, [gpu_cell_timeint_depth_3d_param_10];
	mov.u32 	%r25, %ntid.y;
	mov.u32 	%r26, %ctaid.y;
	mov.u32 	%r27, %tid.y;
	mad.lo.s32 	%r28, %r25, %r26, %r27;
	mov.u32 	%r29, %nctaid.x;
	mov.u32 	%r30, %ctaid.x;
	mad.lo.s32 	%r31, %r28, %r29, %r30;
	mov.u32 	%r32, %ntid.x;
	mov.u32 	%r33, %tid.x;
	mad.lo.s32 	%r1, %r31, %r32, %r33;
	setp.ge.s32	%p1, %r1, %r24;
	@%p1 bra 	BB23_15;

	cvta.to.global.u64 	%rd11, %rd6;
	mul.wide.s32 	%rd12, %r1, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.u32 	%r34, [%rd13];
	setp.eq.s32	%p2, %r34, 0;
	@%p2 bra 	BB23_15;

	cvta.to.global.u64 	%rd14, %rd7;
	cvta.to.global.u64 	%rd15, %rd4;
	add.s64 	%rd17, %rd15, %rd12;
	cvta.to.global.u64 	%rd18, %rd5;
	add.s64 	%rd19, %rd18, %rd12;
	ld.global.u32 	%r2, [%rd19];
	add.s32 	%r80, %r2, -1;
	mul.lo.s32 	%r36, %r80, %r23;
	mul.wide.s32 	%rd20, %r36, 4;
	add.s64 	%rd21, %rd14, %rd20;
	ld.global.f32 	%f1, [%rd21];
	ld.global.u32 	%r3, [%rd17];
	mov.f32 	%f64, 0f00000000;
	setp.lt.s32	%p3, %r3, 1;
	mov.f32 	%f65, %f64;
	@%p3 bra 	BB23_12;

	and.b32  	%r38, %r3, 3;
	setp.eq.s32	%p4, %r38, 0;
	mov.u32 	%r79, 0;
	mov.f32 	%f64, 0f00000000;
	mov.f32 	%f65, %f64;
	@%p4 bra 	BB23_9;

	setp.eq.s32	%p5, %r38, 1;
	add.s32 	%r78, %r2, -1;
	mov.f32 	%f58, 0f00000000;
	mov.u32 	%r77, 0;
	mov.f32 	%f59, %f58;
	@%p5 bra 	BB23_8;

	setp.eq.s32	%p6, %r38, 2;
	add.s32 	%r76, %r2, -1;
	mov.f32 	%f56, 0f00000000;
	mov.u32 	%r77, 1;
	mov.f32 	%f57, %f56;
	@%p6 bra 	BB23_7;

	cvta.to.global.u64 	%rd22, %rd8;
	add.s32 	%r44, %r2, -1;
	mul.lo.s32 	%r45, %r44, %r23;
	mul.wide.s32 	%rd23, %r45, 4;
	add.s64 	%rd24, %rd22, %rd23;
	ld.global.f32 	%f29, [%rd24];
	add.f32 	%f57, %f29, 0f00000000;
	cvta.to.global.u64 	%rd25, %rd9;
	add.s64 	%rd26, %rd25, %rd23;
	ld.global.f32 	%f30, [%rd26];
	add.f32 	%f56, %f30, 0f00000000;
	mov.u32 	%r77, 2;
	mov.u32 	%r76, %r2;

BB23_7:
	mul.lo.s32 	%r46, %r76, %r23;
	cvta.to.global.u64 	%rd27, %rd8;
	mul.wide.s32 	%rd28, %r46, 4;
	add.s64 	%rd29, %rd27, %rd28;
	ld.global.f32 	%f31, [%rd29];
	add.f32 	%f59, %f57, %f31;
	cvta.to.global.u64 	%rd30, %rd9;
	add.s64 	%rd31, %rd30, %rd28;
	ld.global.f32 	%f32, [%rd31];
	add.f32 	%f58, %f56, %f32;
	add.s32 	%r78, %r76, 1;

BB23_8:
	mul.lo.s32 	%r47, %r78, %r23;
	cvta.to.global.u64 	%rd32, %rd8;
	mul.wide.s32 	%rd33, %r47, 4;
	add.s64 	%rd34, %rd32, %rd33;
	ld.global.f32 	%f33, [%rd34];
	add.f32 	%f65, %f59, %f33;
	cvta.to.global.u64 	%rd35, %rd9;
	add.s64 	%rd36, %rd35, %rd33;
	ld.global.f32 	%f34, [%rd36];
	add.f32 	%f64, %f58, %f34;
	add.s32 	%r80, %r78, 1;
	add.s32 	%r79, %r77, 1;

BB23_9:
	setp.lt.u32	%p7, %r3, 4;
	@%p7 bra 	BB23_12;

	shl.b32 	%r16, %r23, 2;
	mul.lo.s32 	%r81, %r80, %r23;
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;

BB23_11:
	mul.wide.s32 	%rd37, %r81, 4;
	add.s64 	%rd38, %rd2, %rd37;
	ld.global.f32 	%f35, [%rd38];
	add.f32 	%f36, %f65, %f35;
	add.s64 	%rd39, %rd1, %rd37;
	ld.global.f32 	%f37, [%rd39];
	add.f32 	%f38, %f64, %f37;
	cvt.s64.s32	%rd40, %r16;
	add.s64 	%rd41, %rd38, %rd40;
	ld.global.f32 	%f39, [%rd41];
	add.f32 	%f40, %f36, %f39;
	add.s64 	%rd42, %rd39, %rd40;
	ld.global.f32 	%f41, [%rd42];
	add.f32 	%f42, %f38, %f41;
	add.s64 	%rd43, %rd41, %rd40;
	ld.global.f32 	%f43, [%rd43];
	add.f32 	%f44, %f40, %f43;
	add.s64 	%rd44, %rd42, %rd40;
	ld.global.f32 	%f45, [%rd44];
	add.f32 	%f46, %f42, %f45;
	add.s64 	%rd45, %rd43, %rd40;
	ld.global.f32 	%f47, [%rd45];
	add.f32 	%f65, %f44, %f47;
	add.s64 	%rd46, %rd44, %rd40;
	ld.global.f32 	%f48, [%rd46];
	add.f32 	%f64, %f46, %f48;
	add.s32 	%r81, %r81, %r16;
	add.s32 	%r79, %r79, 4;
	setp.lt.s32	%p8, %r79, %r3;
	@%p8 bra 	BB23_11;

BB23_12:
	add.f32 	%f49, %f1, 0f37480000;
	mul.f32 	%f50, %f65, %f20;
	setp.gt.f32	%p9, %f50, %f49;
	@%p9 bra 	BB23_14;
	bra.uni 	BB23_13;

BB23_14:
	shr.s32 	%r68, %r1, 31;
	shr.u32 	%r69, %r68, 26;
	add.s32 	%r70, %r1, %r69;
	and.b32  	%r71, %r70, -64;
	sub.s32 	%r72, %r1, %r71;
	cvta.to.global.u64 	%rd50, %rd10;
	mul.wide.s32 	%rd51, %r72, 4;
	add.s64 	%rd52, %rd50, %rd51;
	add.s32 	%r73, %r1, 1;
	atom.global.min.s32 	%r74, [%rd52], %r73;
	bra.uni 	BB23_15;

BB23_13:
	sub.f32 	%f51, %f64, %f65;
	mul.f32 	%f52, %f51, %f20;
	mov.f32 	%f53, 0f34000000;
	sub.f32 	%f54, %f53, %f1;
	setp.gt.f32	%p10, %f52, %f54;
	selp.f32	%f55, %f52, %f54, %p10;
	cvta.to.global.u64 	%rd47, %rd3;
	add.s64 	%rd49, %rd47, %rd12;
	st.global.f32 	[%rd49], %f55;

BB23_15:
	ret;
}

	// .globl	gpu_cell_vert_flux1
.visible .entry gpu_cell_vert_flux1(
	.param .u64 gpu_cell_vert_flux1_param_0,
	.param .u64 gpu_cell_vert_flux1_param_1,
	.param .u64 gpu_cell_vert_flux1_param_2,
	.param .u64 gpu_cell_vert_flux1_param_3,
	.param .u64 gpu_cell_vert_flux1_param_4,
	.param .u64 gpu_cell_vert_flux1_param_5,
	.param .u64 gpu_cell_vert_flux1_param_6,
	.param .u64 gpu_cell_vert_flux1_param_7,
	.param .u64 gpu_cell_vert_flux1_param_8,
	.param .u64 gpu_cell_vert_flux1_param_9,
	.param .u64 gpu_cell_vert_flux1_param_10,
	.param .u32 gpu_cell_vert_flux1_param_11,
	.param .u32 gpu_cell_vert_flux1_param_12,
	.param .u32 gpu_cell_vert_flux1_param_13,
	.param .f32 gpu_cell_vert_flux1_param_14
)
{
	.reg .pred 	%p<30>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<123>;
	.reg .b64 	%rd<93>;


	ld.param.u64 	%rd27, [gpu_cell_vert_flux1_param_0];
	ld.param.u64 	%rd28, [gpu_cell_vert_flux1_param_1];
	ld.param.u64 	%rd29, [gpu_cell_vert_flux1_param_2];
	ld.param.u64 	%rd21, [gpu_cell_vert_flux1_param_3];
	ld.param.u64 	%rd22, [gpu_cell_vert_flux1_param_4];
	ld.param.u64 	%rd23, [gpu_cell_vert_flux1_param_5];
	ld.param.u64 	%rd30, [gpu_cell_vert_flux1_param_6];
	ld.param.u64 	%rd24, [gpu_cell_vert_flux1_param_7];
	ld.param.u64 	%rd25, [gpu_cell_vert_flux1_param_8];
	ld.param.u64 	%rd26, [gpu_cell_vert_flux1_param_9];
	ld.param.u64 	%rd31, [gpu_cell_vert_flux1_param_10];
	ld.param.u32 	%r50, [gpu_cell_vert_flux1_param_11];
	ld.param.u32 	%r52, [gpu_cell_vert_flux1_param_12];
	ld.param.u32 	%r51, [gpu_cell_vert_flux1_param_13];
	ld.param.f32 	%f20, [gpu_cell_vert_flux1_param_14];
	cvta.to.global.u64 	%rd1, %rd31;
	cvta.to.global.u64 	%rd2, %rd30;
	cvta.to.global.u64 	%rd3, %rd27;
	cvta.to.global.u64 	%rd4, %rd28;
	cvta.to.global.u64 	%rd5, %rd29;
	mov.u32 	%r53, %ntid.y;
	mov.u32 	%r54, %ctaid.y;
	mov.u32 	%r55, %tid.y;
	mad.lo.s32 	%r56, %r53, %r54, %r55;
	mov.u32 	%r57, %nctaid.x;
	mov.u32 	%r58, %ctaid.x;
	mad.lo.s32 	%r59, %r56, %r57, %r58;
	mov.u32 	%r60, %ntid.x;
	mov.u32 	%r61, %tid.x;
	mad.lo.s32 	%r1, %r59, %r60, %r61;
	setp.ge.s32	%p1, %r1, %r52;
	@%p1 bra 	BB24_42;

	cvta.to.global.u64 	%rd32, %rd21;
	mul.wide.s32 	%rd33, %r1, 4;
	add.s64 	%rd34, %rd32, %rd33;
	cvta.to.global.u64 	%rd35, %rd22;
	add.s64 	%rd36, %rd35, %rd33;
	ld.global.u32 	%r2, [%rd34];
	ld.global.u32 	%r3, [%rd36];
	add.s32 	%r62, %r2, %r3;
	add.s32 	%r110, %r62, -2;
	add.s32 	%r5, %r110, %r1;
	mul.lo.s32 	%r63, %r110, %r50;
	cvta.to.global.u64 	%rd37, %rd24;
	mul.wide.s32 	%rd38, %r63, 4;
	add.s64 	%rd39, %rd37, %rd38;
	cvta.to.global.u64 	%rd40, %rd23;
	add.s64 	%rd41, %rd40, %rd33;
	ld.global.f32 	%f1, [%rd41];
	ld.global.f32 	%f21, [%rd39];
	add.f32 	%f22, %f21, %f1;
	ld.const.f32 	%f23, [dc_h3d];
	setp.gt.f32	%p2, %f22, %f23;
	@%p2 bra 	BB24_16;
	bra.uni 	BB24_2;

BB24_16:
	mov.f32 	%f74, 0f00000000;
	setp.lt.s32	%p11, %r51, 1;
	mov.f32 	%f70, %f74;
	@%p11 bra 	BB24_26;

	add.s32 	%r23, %r3, -1;
	and.b32  	%r80, %r51, 3;
	mov.f32 	%f70, 0f00000000;
	mov.u32 	%r113, 0;
	setp.eq.s32	%p12, %r80, 0;
	@%p12 bra 	BB24_23;

	setp.eq.s32	%p13, %r80, 1;
	@%p13 bra 	BB24_22;

	setp.eq.s32	%p14, %r80, 2;
	@%p14 bra 	BB24_21;

	mul.wide.s32 	%rd56, %r23, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.f32 	%f28, [%rd57];
	add.f32 	%f70, %f28, 0f00000000;
	mov.u32 	%r113, 1;

BB24_21:
	add.s32 	%r82, %r23, %r113;
	mul.wide.s32 	%rd58, %r82, 4;
	add.s64 	%rd59, %rd2, %rd58;
	ld.global.f32 	%f29, [%rd59];
	add.f32 	%f70, %f70, %f29;
	add.s32 	%r113, %r113, 1;

BB24_22:
	add.s32 	%r83, %r23, %r113;
	mul.wide.s32 	%rd60, %r83, 4;
	add.s64 	%rd61, %rd2, %rd60;
	ld.global.f32 	%f30, [%rd61];
	add.f32 	%f70, %f70, %f30;
	add.s32 	%r113, %r113, 1;

BB24_23:
	setp.lt.u32	%p15, %r51, 4;
	@%p15 bra 	BB24_26;

	add.s32 	%r84, %r113, %r3;
	mul.wide.s32 	%rd62, %r84, 4;
	add.s64 	%rd90, %rd2, %rd62;

BB24_25:
	ld.global.f32 	%f31, [%rd90+-4];
	add.f32 	%f32, %f70, %f31;
	ld.global.f32 	%f33, [%rd90];
	add.f32 	%f34, %f32, %f33;
	ld.global.f32 	%f35, [%rd90+4];
	add.f32 	%f36, %f34, %f35;
	ld.global.f32 	%f37, [%rd90+8];
	add.f32 	%f70, %f36, %f37;
	add.s64 	%rd90, %rd90, 16;
	add.s32 	%r113, %r113, 4;
	setp.lt.s32	%p16, %r113, %r51;
	@%p16 bra 	BB24_25;

BB24_26:
	add.s32 	%r115, %r2, -1;
	setp.lt.s32	%p17, %r115, 1;
	@%p17 bra 	BB24_41;

	cvta.to.global.u64 	%rd12, %rd25;
	cvta.to.global.u64 	%rd13, %rd26;
	mul.wide.s32 	%rd63, %r110, 4;
	add.s64 	%rd64, %rd2, %rd63;
	ld.global.f32 	%f72, [%rd64];
	div.rn.f32 	%f12, %f1, %f20;
	add.s32 	%r32, %r50, -1;
	and.b32  	%r33, %r32, 3;
	mov.f32 	%f74, 0f00000000;

BB24_28:
	mov.u32 	%r36, %r110;
	mov.f32 	%f14, %f72;
	mov.f32 	%f13, %f74;
	add.s32 	%r110, %r36, -1;
	mul.wide.s32 	%rd65, %r110, 4;
	add.s64 	%rd66, %rd2, %rd65;
	ld.global.f32 	%f72, [%rd66];
	mul.lo.s32 	%r85, %r36, %r50;
	mul.wide.s32 	%rd67, %r85, 4;
	add.s64 	%rd68, %rd13, %rd67;
	ld.global.f32 	%f40, [%rd68];
	add.f32 	%f41, %f13, %f40;
	add.s64 	%rd69, %rd12, %rd67;
	ld.global.f32 	%f42, [%rd69];
	sub.f32 	%f74, %f41, %f42;
	setp.ge.s32	%p18, %r115, %r51;
	@%p18 bra 	BB24_30;

	mul.f32 	%f43, %f14, %f12;
	div.rn.f32 	%f44, %f43, %f70;
	sub.f32 	%f74, %f74, %f44;

BB24_30:
	mul.lo.s32 	%r38, %r5, %r50;
	mul.wide.s32 	%rd70, %r38, 4;
	add.s64 	%rd14, %rd3, %rd70;
	st.global.f32 	[%rd14], %f74;
	setp.lt.f32	%p19, %f14, %f72;
	selp.f32	%f45, %f14, %f72, %p19;
	abs.f32 	%f46, %f74;
	setp.gt.f32	%p20, %f46, 0f358637BD;
	selp.f32	%f47, %f46, 0f358637BD, %p20;
	div.rn.f32 	%f48, %f45, %f47;
	mul.wide.s32 	%rd71, %r5, 4;
	add.s64 	%rd72, %rd4, %rd71;
	st.global.f32 	[%rd72], %f48;
	setp.lt.s32	%p21, %r50, 2;
	@%p21 bra 	BB24_40;

	shl.b32 	%r89, %r36, 1;
	mov.u32 	%r118, 1;
	setp.leu.f32	%p22, %f74, 0f00000000;
	selp.b32	%r90, -1, 0, %p22;
	add.s32 	%r91, %r90, %r89;
	mul.lo.s32 	%r39, %r91, %r32;
	setp.eq.s32	%p23, %r33, 0;
	@%p23 bra 	BB24_37;

	setp.eq.s32	%p24, %r33, 1;
	@%p24 bra 	BB24_36;

	setp.eq.s32	%p25, %r33, 2;
	@%p25 bra 	BB24_35;

	mul.wide.s32 	%rd73, %r39, 4;
	add.s64 	%rd74, %rd1, %rd73;
	ld.global.f32 	%f49, [%rd74];
	mul.f32 	%f50, %f74, %f49;
	st.global.f32 	[%rd14+4], %f50;
	mov.u32 	%r118, 2;

BB24_35:
	add.s32 	%r93, %r39, %r118;
	add.s32 	%r94, %r93, -1;
	mul.wide.s32 	%rd75, %r94, 4;
	add.s64 	%rd76, %rd1, %rd75;
	ld.global.f32 	%f51, [%rd76];
	mul.f32 	%f52, %f74, %f51;
	add.s32 	%r95, %r118, %r38;
	mul.wide.s32 	%rd77, %r95, 4;
	add.s64 	%rd78, %rd3, %rd77;
	st.global.f32 	[%rd78], %f52;
	add.s32 	%r118, %r118, 1;

BB24_36:
	add.s32 	%r96, %r39, %r118;
	add.s32 	%r97, %r96, -1;
	mul.wide.s32 	%rd79, %r97, 4;
	add.s64 	%rd80, %rd1, %rd79;
	ld.global.f32 	%f53, [%rd80];
	mul.f32 	%f54, %f74, %f53;
	add.s32 	%r98, %r118, %r38;
	mul.wide.s32 	%rd81, %r98, 4;
	add.s64 	%rd82, %rd3, %rd81;
	st.global.f32 	[%rd82], %f54;
	add.s32 	%r118, %r118, 1;

BB24_37:
	setp.lt.u32	%p26, %r32, 4;
	@%p26 bra 	BB24_40;

	mad.lo.s32 	%r99, %r50, %r5, %r118;
	mul.wide.s32 	%rd83, %r99, 4;
	add.s64 	%rd92, %rd3, %rd83;
	mad.lo.s32 	%r101, %r36, 2, %r90;
	mad.lo.s32 	%r102, %r32, %r101, %r118;
	mul.wide.s32 	%rd84, %r102, 4;
	add.s64 	%rd91, %rd1, %rd84;

BB24_39:
	ld.global.f32 	%f55, [%rd91+-4];
	mul.f32 	%f56, %f74, %f55;
	st.global.f32 	[%rd92], %f56;
	ld.global.f32 	%f57, [%rd91];
	mul.f32 	%f58, %f74, %f57;
	st.global.f32 	[%rd92+4], %f58;
	ld.global.f32 	%f59, [%rd91+4];
	mul.f32 	%f60, %f74, %f59;
	st.global.f32 	[%rd92+8], %f60;
	ld.global.f32 	%f61, [%rd91+8];
	mul.f32 	%f62, %f74, %f61;
	st.global.f32 	[%rd92+12], %f62;
	add.s64 	%rd92, %rd92, 16;
	add.s64 	%rd91, %rd91, 16;
	add.s32 	%r118, %r118, 4;
	setp.lt.s32	%p28, %r118, %r50;
	@%p28 bra 	BB24_39;

BB24_40:
	add.f32 	%f63, %f13, %f74;
	mul.f32 	%f64, %f63, 0f3F000000;
	mul.wide.s32 	%rd85, %r36, 4;
	add.s64 	%rd86, %rd5, %rd85;
	st.global.f32 	[%rd86], %f64;
	add.s32 	%r5, %r5, -1;
	add.s32 	%r115, %r115, -1;
	setp.gt.s32	%p29, %r115, 0;
	@%p29 bra 	BB24_28;

BB24_41:
	mul.wide.s32 	%rd87, %r110, 4;
	add.s64 	%rd88, %rd5, %rd87;
	mul.f32 	%f65, %f74, 0f3F000000;
	st.global.f32 	[%rd88], %f65;
	bra.uni 	BB24_42;

BB24_2:
	add.s32 	%r103, %r2, -1;
	setp.lt.s32	%p3, %r103, 1;
	@%p3 bra 	BB24_15;

	and.b32  	%r7, %r50, 3;

BB24_4:
	setp.lt.s32	%p4, %r50, 1;
	@%p4 bra 	BB24_14;

	mul.lo.s32 	%r11, %r5, %r50;
	mov.u32 	%r109, 0;
	setp.eq.s32	%p5, %r7, 0;
	@%p5 bra 	BB24_11;

	setp.eq.s32	%p6, %r7, 1;
	mov.u32 	%r107, %r109;
	@%p6 bra 	BB24_10;

	setp.eq.s32	%p7, %r7, 2;
	mov.u32 	%r106, %r109;
	@%p7 bra 	BB24_9;

	mul.wide.s32 	%rd42, %r11, 4;
	add.s64 	%rd43, %rd3, %rd42;
	mov.u32 	%r68, 0;
	st.global.u32 	[%rd43], %r68;
	mov.u32 	%r106, 1;

BB24_9:
	add.s32 	%r69, %r106, %r11;
	mul.wide.s32 	%rd44, %r69, 4;
	add.s64 	%rd45, %rd3, %rd44;
	st.global.u32 	[%rd45], %r109;
	add.s32 	%r107, %r106, 1;

BB24_10:
	add.s32 	%r71, %r107, %r11;
	mul.wide.s32 	%rd46, %r71, 4;
	add.s64 	%rd47, %rd3, %rd46;
	st.global.u32 	[%rd47], %r109;
	add.s32 	%r109, %r107, 1;

BB24_11:
	setp.lt.u32	%p8, %r50, 4;
	@%p8 bra 	BB24_14;

	mad.lo.s32 	%r73, %r50, %r5, %r109;
	mul.wide.s32 	%rd48, %r73, 4;
	add.s64 	%rd89, %rd3, %rd48;

BB24_13:
	mov.u64 	%rd49, 0;
	st.global.u32 	[%rd89+4], %rd49;
	st.global.u32 	[%rd89], %rd49;
	st.global.u32 	[%rd89+12], %rd49;
	st.global.u32 	[%rd89+8], %rd49;
	add.s64 	%rd89, %rd89, 16;
	add.s32 	%r109, %r109, 4;
	setp.lt.s32	%p9, %r109, %r50;
	@%p9 bra 	BB24_13;

BB24_14:
	mul.wide.s32 	%rd50, %r5, 4;
	add.s64 	%rd51, %rd4, %rd50;
	mov.u32 	%r74, 1176255488;
	st.global.u32 	[%rd51], %r74;
	mul.wide.s32 	%rd52, %r110, 4;
	add.s64 	%rd53, %rd5, %rd52;
	mov.u32 	%r75, 0;
	st.global.u32 	[%rd53], %r75;
	add.s32 	%r5, %r5, -1;
	add.s32 	%r110, %r110, -1;
	add.s32 	%r103, %r103, -1;
	setp.gt.s32	%p10, %r103, 0;
	@%p10 bra 	BB24_4;

BB24_15:
	mul.wide.s32 	%rd54, %r110, 4;
	add.s64 	%rd55, %rd5, %rd54;
	mov.u32 	%r76, 0;
	st.global.u32 	[%rd55], %r76;

BB24_42:
	ret;
}

	// .globl	gpu_cell_vert_flux2
.visible .entry gpu_cell_vert_flux2(
	.param .u64 gpu_cell_vert_flux2_param_0,
	.param .u64 gpu_cell_vert_flux2_param_1,
	.param .u64 gpu_cell_vert_flux2_param_2,
	.param .u64 gpu_cell_vert_flux2_param_3,
	.param .u64 gpu_cell_vert_flux2_param_4,
	.param .u64 gpu_cell_vert_flux2_param_5,
	.param .u64 gpu_cell_vert_flux2_param_6,
	.param .u64 gpu_cell_vert_flux2_param_7,
	.param .u64 gpu_cell_vert_flux2_param_8,
	.param .u32 gpu_cell_vert_flux2_param_9,
	.param .u32 gpu_cell_vert_flux2_param_10
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<16>;
	.reg .b32 	%r<32>;
	.reg .b64 	%rd<39>;


	ld.param.u64 	%rd5, [gpu_cell_vert_flux2_param_0];
	ld.param.u64 	%rd6, [gpu_cell_vert_flux2_param_1];
	ld.param.u64 	%rd7, [gpu_cell_vert_flux2_param_2];
	ld.param.u64 	%rd8, [gpu_cell_vert_flux2_param_3];
	ld.param.u64 	%rd9, [gpu_cell_vert_flux2_param_4];
	ld.param.u64 	%rd10, [gpu_cell_vert_flux2_param_5];
	ld.param.u64 	%rd11, [gpu_cell_vert_flux2_param_6];
	ld.param.u64 	%rd12, [gpu_cell_vert_flux2_param_7];
	ld.param.u64 	%rd13, [gpu_cell_vert_flux2_param_8];
	ld.param.u32 	%r8, [gpu_cell_vert_flux2_param_9];
	ld.param.u32 	%r9, [gpu_cell_vert_flux2_param_10];
	mov.u32 	%r10, %ntid.y;
	mov.u32 	%r11, %ctaid.y;
	mov.u32 	%r12, %tid.y;
	mad.lo.s32 	%r13, %r10, %r11, %r12;
	mov.u32 	%r14, %nctaid.x;
	mov.u32 	%r15, %ctaid.x;
	mad.lo.s32 	%r16, %r13, %r14, %r15;
	mov.u32 	%r17, %ntid.x;
	mov.u32 	%r18, %tid.x;
	mad.lo.s32 	%r1, %r16, %r17, %r18;
	mul.lo.s32 	%r19, %r9, %r8;
	setp.ge.s32	%p1, %r1, %r19;
	@%p1 bra 	BB25_5;

	cvta.to.global.u64 	%rd14, %rd7;
	div.s32 	%r2, %r1, %r8;
	mul.lo.s32 	%r20, %r2, %r8;
	sub.s32 	%r3, %r1, %r20;
	cvt.s64.s32	%rd1, %r2;
	mul.wide.s32 	%rd15, %r2, 4;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.u32 	%r4, [%rd16];
	add.s32 	%r5, %r4, -1;
	cvta.to.global.u64 	%rd17, %rd8;
	mul.wide.s32 	%rd18, %r5, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.global.u32 	%r21, [%rd19];
	add.s32 	%r6, %r21, -1;
	cvta.to.global.u64 	%rd2, %rd6;
	mul.lo.s32 	%r22, %r6, %r8;
	cvta.to.global.u64 	%rd20, %rd11;
	mul.wide.s32 	%rd21, %r22, 4;
	add.s64 	%rd22, %rd20, %rd21;
	ld.global.f32 	%f1, [%rd22];
	cvta.to.global.u64 	%rd3, %rd9;
	setp.lt.s32	%p2, %r3, 1;
	@%p2 bra 	BB25_5;

	cvta.to.global.u64 	%rd23, %rd5;
	add.s64 	%rd25, %rd2, %rd18;
	ld.global.u32 	%r23, [%rd25];
	add.s64 	%rd26, %rd3, %rd18;
	ld.global.f32 	%f2, [%rd26];
	add.f32 	%f3, %f1, %f2;
	ld.const.f32 	%f4, [dc_h3d];
	setp.gt.f32	%p3, %f3, %f4;
	add.s32 	%r24, %r23, -1;
	sub.s32 	%r25, %r2, %r6;
	setp.lt.s32	%p4, %r25, %r24;
	and.pred  	%p5, %p3, %p4;
	add.s32 	%r26, %r8, -1;
	add.s32 	%r27, %r4, %r2;
	mad.lo.s32 	%r28, %r27, %r26, %r3;
	add.s32 	%r7, %r28, -1;
	mul.wide.s32 	%rd27, %r7, 4;
	add.s64 	%rd4, %rd23, %rd27;
	@%p5 bra 	BB25_4;
	bra.uni 	BB25_3;

BB25_4:
	cvta.to.global.u64 	%rd28, %rd13;
	cvta.to.global.u64 	%rd29, %rd12;
	cvta.to.global.u64 	%rd30, %rd10;
	cvt.u32.u64	%r30, %rd1;
	mul.wide.s32 	%rd31, %r30, 4;
	add.s64 	%rd32, %rd30, %rd31;
	ld.global.f32 	%f5, [%rd32];
	ld.global.f32 	%f6, [%rd32+4];
	add.f32 	%f7, %f6, %f5;
	mul.f32 	%f8, %f7, 0fBF000000;
	mul.wide.s32 	%rd33, %r1, 4;
	add.s64 	%rd34, %rd29, %rd33;
	add.s32 	%r31, %r1, %r8;
	mul.wide.s32 	%rd35, %r31, 4;
	add.s64 	%rd36, %rd29, %rd35;
	ld.global.f32 	%f9, [%rd36];
	ld.global.f32 	%f10, [%rd34];
	sub.f32 	%f11, %f10, %f9;
	div.rn.f32 	%f12, %f11, %f8;
	add.s64 	%rd38, %rd28, %rd27;
	ld.global.f32 	%f13, [%rd38];
	mul.f32 	%f14, %f1, %f13;
	mul.f32 	%f15, %f12, %f14;
	st.global.f32 	[%rd4], %f15;
	bra.uni 	BB25_5;

BB25_3:
	mov.u32 	%r29, 0;
	st.global.u32 	[%rd4], %r29;

BB25_5:
	ret;
}

	// .globl	gpu_cell_vert_flux_sed
.visible .entry gpu_cell_vert_flux_sed(
	.param .u64 gpu_cell_vert_flux_sed_param_0,
	.param .u64 gpu_cell_vert_flux_sed_param_1,
	.param .u64 gpu_cell_vert_flux_sed_param_2,
	.param .u64 gpu_cell_vert_flux_sed_param_3,
	.param .u64 gpu_cell_vert_flux_sed_param_4,
	.param .u64 gpu_cell_vert_flux_sed_param_5,
	.param .u64 gpu_cell_vert_flux_sed_param_6,
	.param .u64 gpu_cell_vert_flux_sed_param_7,
	.param .u64 gpu_cell_vert_flux_sed_param_8,
	.param .u64 gpu_cell_vert_flux_sed_param_9,
	.param .u32 gpu_cell_vert_flux_sed_param_10,
	.param .u32 gpu_cell_vert_flux_sed_param_11,
	.param .f32 gpu_cell_vert_flux_sed_param_12
)
{
	.reg .pred 	%p<10>;
	.reg .f32 	%f<31>;
	.reg .b32 	%r<56>;
	.reg .b64 	%rd<42>;


	ld.param.u64 	%rd2, [gpu_cell_vert_flux_sed_param_0];
	ld.param.u64 	%rd3, [gpu_cell_vert_flux_sed_param_1];
	ld.param.u64 	%rd4, [gpu_cell_vert_flux_sed_param_2];
	ld.param.u64 	%rd5, [gpu_cell_vert_flux_sed_param_3];
	ld.param.u64 	%rd6, [gpu_cell_vert_flux_sed_param_4];
	ld.param.u64 	%rd7, [gpu_cell_vert_flux_sed_param_5];
	ld.param.u64 	%rd8, [gpu_cell_vert_flux_sed_param_6];
	ld.param.u64 	%rd9, [gpu_cell_vert_flux_sed_param_7];
	ld.param.u64 	%rd10, [gpu_cell_vert_flux_sed_param_8];
	ld.param.u64 	%rd11, [gpu_cell_vert_flux_sed_param_9];
	ld.param.u32 	%r4, [gpu_cell_vert_flux_sed_param_10];
	ld.param.u32 	%r5, [gpu_cell_vert_flux_sed_param_11];
	ld.param.f32 	%f7, [gpu_cell_vert_flux_sed_param_12];
	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %ntid.y;
	mov.u32 	%r8, %ctaid.y;
	mov.u32 	%r9, %tid.y;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %nctaid.x;
	mad.lo.s32 	%r12, %r10, %r11, %r6;
	mov.u32 	%r13, %ntid.x;
	mov.u32 	%r14, %tid.x;
	mad.lo.s32 	%r15, %r12, %r13, %r14;
	ld.const.u32 	%r1, [dc_nSed];
	mul.lo.s32 	%r16, %r1, %r5;
	setp.ge.s32	%p1, %r15, %r16;
	@%p1 bra 	BB26_7;

	cvta.to.global.u64 	%rd12, %rd4;
	div.s32 	%r2, %r15, %r1;
	mul.wide.s32 	%rd13, %r2, 4;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.u32 	%r3, [%rd14];
	add.s32 	%r27, %r3, -1;
	mul.lo.s32 	%r28, %r2, %r4;
	cvta.to.global.u64 	%rd15, %rd8;
	mul.wide.s32 	%rd16, %r28, 4;
	add.s64 	%rd17, %rd15, %rd16;
	cvta.to.global.u64 	%rd18, %rd6;
	mul.wide.s32 	%rd19, %r27, 4;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.f32 	%f8, [%rd20];
	ld.global.f32 	%f9, [%rd17];
	add.f32 	%f10, %f9, %f8;
	ld.const.f32 	%f11, [dc_h3d];
	setp.leu.f32	%p2, %f10, %f11;
	@%p2 bra 	BB26_7;

	cvta.to.global.u64 	%rd21, %rd5;
	add.s64 	%rd23, %rd21, %rd19;
	add.s32 	%r30, %r2, 1;
	ld.global.u32 	%r31, [%rd23];
	sub.s32 	%r32, %r30, %r31;
	cvta.to.global.u64 	%rd24, %rd3;
	add.s64 	%rd25, %rd24, %rd19;
	ld.global.u32 	%r33, [%rd25];
	add.s32 	%r34, %r33, -1;
	setp.ge.s32	%p3, %r32, %r34;
	@%p3 bra 	BB26_7;

	add.s32 	%r35, %r3, %r2;
	mul.lo.s32 	%r36, %r1, %r2;
	sub.s32 	%r47, %r15, %r36;
	ld.const.u32 	%r48, [dc_jSed1];
	add.s32 	%r49, %r48, %r47;
	add.s32 	%r50, %r49, -1;
	cvta.to.global.u64 	%rd26, %rd9;
	mul.wide.s32 	%rd27, %r15, 4;
	add.s64 	%rd28, %rd26, %rd27;
	cvta.to.global.u64 	%rd29, %rd10;
	add.s64 	%rd30, %rd29, %rd27;
	ld.global.f32 	%f12, [%rd30];
	ld.global.f32 	%f13, [%rd28];
	mul.f32 	%f14, %f13, %f12;
	add.s32 	%r51, %r4, -1;
	mad.lo.s32 	%r52, %r35, %r51, %r50;
	add.s32 	%r53, %r52, -1;
	cvta.to.global.u64 	%rd31, %rd11;
	mul.wide.s32 	%rd32, %r53, 4;
	add.s64 	%rd33, %rd31, %rd32;
	mad.lo.s32 	%r54, %r35, %r4, %r50;
	cvta.to.global.u64 	%rd34, %rd2;
	mul.wide.s32 	%rd35, %r54, 4;
	add.s64 	%rd1, %rd34, %rd35;
	mad.lo.s32 	%r55, %r2, %r4, %r50;
	mul.wide.s32 	%rd37, %r55, 4;
	add.s64 	%rd38, %rd15, %rd37;
	ld.global.f32 	%f15, [%rd38];
	mul.f32 	%f16, %f14, %f15;
	ld.global.f32 	%f17, [%rd1];
	sub.f32 	%f18, %f17, %f16;
	ld.global.f32 	%f1, [%rd33];
	add.f32 	%f2, %f1, %f18;
	mul.f32 	%f19, %f14, %f7;
	setp.gt.f32	%p4, %f19, 0f34000000;
	selp.f32	%f20, %f19, 0f34000000, %p4;
	cvta.to.global.u64 	%rd39, %rd7;
	add.s64 	%rd41, %rd39, %rd13;
	ld.global.f32 	%f21, [%rd41];
	mul.f32 	%f22, %f21, %f2;
	div.rn.f32 	%f3, %f22, %f20;
	setp.lt.f32	%p5, %f2, 0f00000000;
	@%p5 bra 	BB26_5;
	bra.uni 	BB26_4;

BB26_5:
	setp.lt.f32	%p8, %f3, 0f00000000;
	selp.f32	%f26, %f3, 0f00000000, %p8;
	ld.const.f32 	%f27, [dc_theta_adv_flux];
	mul.f32 	%f28, %f26, %f27;
	setp.lt.f32	%p9, %f28, %f2;
	selp.f32	%f30, %f2, %f28, %p9;
	bra.uni 	BB26_6;

BB26_4:
	setp.gt.f32	%p6, %f3, 0f00000000;
	selp.f32	%f23, %f3, 0f00000000, %p6;
	ld.const.f32 	%f24, [dc_theta_adv_flux];
	mul.f32 	%f25, %f23, %f24;
	setp.lt.f32	%p7, %f2, %f25;
	selp.f32	%f30, %f2, %f25, %p7;

BB26_6:
	sub.f32 	%f29, %f30, %f1;
	st.global.f32 	[%rd1], %f29;

BB26_7:
	ret;
}

	// .globl	gpu_cell_vert_flux_scalar
.visible .entry gpu_cell_vert_flux_scalar(
	.param .u64 gpu_cell_vert_flux_scalar_param_0,
	.param .u64 gpu_cell_vert_flux_scalar_param_1,
	.param .u64 gpu_cell_vert_flux_scalar_param_2,
	.param .u64 gpu_cell_vert_flux_scalar_param_3,
	.param .u64 gpu_cell_vert_flux_scalar_param_4,
	.param .u64 gpu_cell_vert_flux_scalar_param_5,
	.param .u64 gpu_cell_vert_flux_scalar_param_6,
	.param .u64 gpu_cell_vert_flux_scalar_param_7,
	.param .u64 gpu_cell_vert_flux_scalar_param_8,
	.param .u64 gpu_cell_vert_flux_scalar_param_9,
	.param .u32 gpu_cell_vert_flux_scalar_param_10,
	.param .u32 gpu_cell_vert_flux_scalar_param_11,
	.param .f32 gpu_cell_vert_flux_scalar_param_12
)
{
	.reg .pred 	%p<10>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<59>;
	.reg .b64 	%rd<40>;


	ld.param.u64 	%rd2, [gpu_cell_vert_flux_scalar_param_0];
	ld.param.u64 	%rd3, [gpu_cell_vert_flux_scalar_param_1];
	ld.param.u64 	%rd4, [gpu_cell_vert_flux_scalar_param_2];
	ld.param.u64 	%rd5, [gpu_cell_vert_flux_scalar_param_3];
	ld.param.u64 	%rd6, [gpu_cell_vert_flux_scalar_param_4];
	ld.param.u64 	%rd7, [gpu_cell_vert_flux_scalar_param_5];
	ld.param.u64 	%rd8, [gpu_cell_vert_flux_scalar_param_6];
	ld.param.u64 	%rd9, [gpu_cell_vert_flux_scalar_param_7];
	ld.param.u64 	%rd10, [gpu_cell_vert_flux_scalar_param_8];
	ld.param.u64 	%rd11, [gpu_cell_vert_flux_scalar_param_9];
	ld.param.u32 	%r4, [gpu_cell_vert_flux_scalar_param_10];
	ld.param.u32 	%r5, [gpu_cell_vert_flux_scalar_param_11];
	ld.param.f32 	%f7, [gpu_cell_vert_flux_scalar_param_12];
	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %ntid.y;
	mov.u32 	%r8, %ctaid.y;
	mov.u32 	%r9, %tid.y;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %nctaid.x;
	mad.lo.s32 	%r12, %r10, %r11, %r6;
	mov.u32 	%r13, %ntid.x;
	mov.u32 	%r14, %tid.x;
	mad.lo.s32 	%r15, %r12, %r13, %r14;
	ld.const.u32 	%r1, [dc_nTrace];
	mul.lo.s32 	%r16, %r1, %r5;
	setp.ge.s32	%p1, %r15, %r16;
	@%p1 bra 	BB27_7;

	cvta.to.global.u64 	%rd12, %rd4;
	div.s32 	%r2, %r15, %r1;
	mul.wide.s32 	%rd13, %r2, 4;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.u32 	%r3, [%rd14];
	add.s32 	%r27, %r3, -1;
	mul.lo.s32 	%r28, %r2, %r4;
	cvta.to.global.u64 	%rd15, %rd8;
	mul.wide.s32 	%rd16, %r28, 4;
	add.s64 	%rd17, %rd15, %rd16;
	cvta.to.global.u64 	%rd18, %rd6;
	mul.wide.s32 	%rd19, %r27, 4;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.f32 	%f8, [%rd20];
	ld.global.f32 	%f9, [%rd17];
	add.f32 	%f10, %f9, %f8;
	ld.const.f32 	%f11, [dc_h3d];
	setp.leu.f32	%p2, %f10, %f11;
	@%p2 bra 	BB27_7;

	cvta.to.global.u64 	%rd21, %rd5;
	add.s64 	%rd23, %rd21, %rd19;
	add.s32 	%r30, %r2, 1;
	ld.global.u32 	%r31, [%rd23];
	sub.s32 	%r32, %r30, %r31;
	cvta.to.global.u64 	%rd24, %rd3;
	add.s64 	%rd25, %rd24, %rd19;
	ld.global.u32 	%r33, [%rd25];
	add.s32 	%r34, %r33, -1;
	setp.ge.s32	%p3, %r32, %r34;
	@%p3 bra 	BB27_7;

	add.s32 	%r35, %r3, %r2;
	mul.lo.s32 	%r46, %r1, %r2;
	sub.s32 	%r47, %r15, %r46;
	ld.const.u32 	%r48, [dc_jTrace1];
	add.s32 	%r49, %r48, %r47;
	add.s32 	%r50, %r49, -1;
	cvta.to.global.u64 	%rd26, %rd10;
	mul.wide.s32 	%rd27, %r47, 4;
	add.s64 	%rd28, %rd26, %rd27;
	add.s32 	%r51, %r4, -1;
	mad.lo.s32 	%r52, %r35, %r51, %r50;
	add.s32 	%r53, %r52, -1;
	cvta.to.global.u64 	%rd29, %rd11;
	mul.wide.s32 	%rd30, %r53, 4;
	add.s64 	%rd31, %rd29, %rd30;
	mad.lo.s32 	%r54, %r35, %r4, %r50;
	cvta.to.global.u64 	%rd32, %rd2;
	mul.wide.s32 	%rd33, %r54, 4;
	add.s64 	%rd1, %rd32, %rd33;
	shl.b32 	%r55, %r2, 1;
	add.s32 	%r56, %r55, 1;
	mad.lo.s32 	%r57, %r56, %r51, %r50;
	add.s32 	%r58, %r57, -1;
	cvta.to.global.u64 	%rd34, %rd9;
	mul.wide.s32 	%rd35, %r58, 4;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.f32 	%f12, [%rd36];
	ld.global.f32 	%f13, [%rd28];
	mul.f32 	%f14, %f13, %f12;
	ld.global.f32 	%f15, [%rd1];
	sub.f32 	%f16, %f15, %f14;
	ld.global.f32 	%f1, [%rd31];
	add.f32 	%f2, %f1, %f16;
	mul.f32 	%f17, %f13, %f7;
	setp.gt.f32	%p4, %f17, 0f34000000;
	selp.f32	%f18, %f17, 0f34000000, %p4;
	cvta.to.global.u64 	%rd37, %rd7;
	add.s64 	%rd39, %rd37, %rd13;
	ld.global.f32 	%f19, [%rd39];
	mul.f32 	%f20, %f19, %f2;
	div.rn.f32 	%f3, %f20, %f18;
	setp.lt.f32	%p5, %f2, 0f00000000;
	@%p5 bra 	BB27_5;
	bra.uni 	BB27_4;

BB27_5:
	setp.lt.f32	%p8, %f3, 0f00000000;
	selp.f32	%f24, %f3, 0f00000000, %p8;
	ld.const.f32 	%f25, [dc_theta_adv_flux];
	mul.f32 	%f26, %f24, %f25;
	setp.lt.f32	%p9, %f26, %f2;
	selp.f32	%f28, %f2, %f26, %p9;
	bra.uni 	BB27_6;

BB27_4:
	setp.gt.f32	%p6, %f3, 0f00000000;
	selp.f32	%f21, %f3, 0f00000000, %p6;
	ld.const.f32 	%f22, [dc_theta_adv_flux];
	mul.f32 	%f23, %f21, %f22;
	setp.lt.f32	%p7, %f2, %f23;
	selp.f32	%f28, %f2, %f23, %p7;

BB27_6:
	sub.f32 	%f27, %f28, %f1;
	st.global.f32 	[%rd1], %f27;

BB27_7:
	ret;
}

	// .globl	gpu_cell_calc_hNew_2d
.visible .entry gpu_cell_calc_hNew_2d(
	.param .u64 gpu_cell_calc_hNew_2d_param_0,
	.param .u64 gpu_cell_calc_hNew_2d_param_1,
	.param .u64 gpu_cell_calc_hNew_2d_param_2,
	.param .u64 gpu_cell_calc_hNew_2d_param_3,
	.param .u32 gpu_cell_calc_hNew_2d_param_4,
	.param .u32 gpu_cell_calc_hNew_2d_param_5
)
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<16>;


	ld.param.u64 	%rd1, [gpu_cell_calc_hNew_2d_param_0];
	ld.param.u64 	%rd2, [gpu_cell_calc_hNew_2d_param_1];
	ld.param.u64 	%rd3, [gpu_cell_calc_hNew_2d_param_2];
	ld.param.u64 	%rd4, [gpu_cell_calc_hNew_2d_param_3];
	ld.param.u32 	%r2, [gpu_cell_calc_hNew_2d_param_4];
	ld.param.u32 	%r3, [gpu_cell_calc_hNew_2d_param_5];
	mov.u32 	%r4, %ntid.y;
	mov.u32 	%r5, %ctaid.y;
	mov.u32 	%r6, %tid.y;
	mad.lo.s32 	%r7, %r4, %r5, %r6;
	mov.u32 	%r8, %nctaid.x;
	mov.u32 	%r9, %ctaid.x;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %ntid.x;
	mov.u32 	%r12, %tid.x;
	mad.lo.s32 	%r1, %r10, %r11, %r12;
	setp.ge.s32	%p1, %r1, %r3;
	@%p1 bra 	BB28_3;

	cvta.to.global.u64 	%rd5, %rd3;
	mul.wide.s32 	%rd6, %r1, 4;
	add.s64 	%rd7, %rd5, %rd6;
	ld.global.u32 	%r13, [%rd7];
	setp.eq.s32	%p2, %r13, 0;
	@%p2 bra 	BB28_3;

	cvta.to.global.u64 	%rd8, %rd1;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd2;
	mul.lo.s32 	%r14, %r1, %r2;
	mul.wide.s32 	%rd11, %r14, 4;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd14, %rd9, %rd6;
	ld.global.f32 	%f1, [%rd14];
	ld.global.f32 	%f2, [%rd12];
	add.f32 	%f3, %f2, %f1;
	setp.gt.f32	%p3, %f3, 0f34000000;
	selp.f32	%f4, %f3, 0f34000000, %p3;
	add.s64 	%rd15, %rd8, %rd6;
	st.global.f32 	[%rd15], %f4;

BB28_3:
	ret;
}

	// .globl	gpu_cell_timeint_2d
.visible .entry gpu_cell_timeint_2d(
	.param .u64 gpu_cell_timeint_2d_param_0,
	.param .u64 gpu_cell_timeint_2d_param_1,
	.param .u64 gpu_cell_timeint_2d_param_2,
	.param .u64 gpu_cell_timeint_2d_param_3,
	.param .u64 gpu_cell_timeint_2d_param_4,
	.param .u64 gpu_cell_timeint_2d_param_5,
	.param .u64 gpu_cell_timeint_2d_param_6,
	.param .u32 gpu_cell_timeint_2d_param_7,
	.param .u32 gpu_cell_timeint_2d_param_8,
	.param .f32 gpu_cell_timeint_2d_param_9
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<19>;
	.reg .b32 	%r<19>;
	.reg .f64 	%fd<11>;
	.reg .b64 	%rd<29>;


	ld.param.u64 	%rd12, [gpu_cell_timeint_2d_param_0];
	ld.param.u64 	%rd6, [gpu_cell_timeint_2d_param_1];
	ld.param.u64 	%rd7, [gpu_cell_timeint_2d_param_2];
	ld.param.u64 	%rd8, [gpu_cell_timeint_2d_param_3];
	ld.param.u64 	%rd9, [gpu_cell_timeint_2d_param_4];
	ld.param.u64 	%rd10, [gpu_cell_timeint_2d_param_5];
	ld.param.u64 	%rd11, [gpu_cell_timeint_2d_param_6];
	ld.param.u32 	%r4, [gpu_cell_timeint_2d_param_7];
	ld.param.u32 	%r5, [gpu_cell_timeint_2d_param_8];
	ld.param.f32 	%f2, [gpu_cell_timeint_2d_param_9];
	cvta.to.global.u64 	%rd1, %rd12;
	mov.u32 	%r6, %ntid.y;
	mov.u32 	%r7, %ctaid.y;
	mov.u32 	%r8, %tid.y;
	mad.lo.s32 	%r9, %r6, %r7, %r8;
	mov.u32 	%r10, %nctaid.x;
	mov.u32 	%r11, %ctaid.x;
	mad.lo.s32 	%r12, %r9, %r10, %r11;
	mov.u32 	%r13, %ntid.x;
	mov.u32 	%r14, %tid.x;
	mad.lo.s32 	%r1, %r12, %r13, %r14;
	mul.lo.s32 	%r15, %r5, %r4;
	setp.ge.s32	%p1, %r1, %r15;
	@%p1 bra 	BB29_9;

	cvta.to.global.u64 	%rd13, %rd7;
	div.s32 	%r2, %r1, %r4;
	mul.lo.s32 	%r3, %r2, %r4;
	mul.wide.s32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	ld.global.u32 	%r16, [%rd15];
	setp.eq.s32	%p2, %r16, 0;
	@%p2 bra 	BB29_9;

	cvta.to.global.u64 	%rd16, %rd9;
	add.s64 	%rd18, %rd16, %rd14;
	ld.global.f32 	%f1, [%rd18];
	setp.eq.s32	%p3, %r1, %r3;
	@%p3 bra 	BB29_8;
	bra.uni 	BB29_3;

BB29_8:
	cvta.to.global.u64 	%rd24, %rd6;
	mul.wide.s32 	%rd25, %r1, 4;
	add.s64 	%rd26, %rd1, %rd25;
	st.global.f32 	[%rd26], %f1;
	add.s64 	%rd28, %rd24, %rd14;
	st.global.f32 	[%rd28], %f1;
	bra.uni 	BB29_9;

BB29_3:
	cvta.to.global.u64 	%rd19, %rd10;
	cvta.to.global.u64 	%rd20, %rd11;
	cvta.to.global.u64 	%rd21, %rd8;
	sub.s32 	%r17, %r1, %r3;
	add.s64 	%rd2, %rd21, %rd14;
	mul.wide.s32 	%rd23, %r1, 4;
	add.s64 	%rd3, %rd1, %rd23;
	add.s64 	%rd4, %rd20, %rd23;
	add.s64 	%rd5, %rd19, %rd23;
	setp.lt.s32	%p4, %r17, 3;
	@%p4 bra 	BB29_5;
	bra.uni 	BB29_4;

BB29_5:
	ld.const.f32 	%f8, [dc_hWet];
	setp.lt.f32	%p5, %f8, %f1;
	@%p5 bra 	BB29_7;
	bra.uni 	BB29_6;

BB29_7:
	ld.global.f32 	%f9, [%rd2];
	ld.global.f32 	%f10, [%rd3];
	ld.global.f32 	%f11, [%rd5];
	ld.global.f32 	%f12, [%rd4];
	sub.f32 	%f13, %f12, %f11;
	ld.const.f32 	%f14, [dc_theta_S];
	mul.f32 	%f15, %f9, %f14;
	fma.rn.f32 	%f16, %f10, %f15, %f13;
	fma.rn.f32 	%f17, %f16, %f2, %f10;
	cvt.f64.f32	%fd1, %f17;
	cvt.f64.f32	%fd2, %f14;
	mov.f64 	%fd3, 0d3FF0000000000000;
	sub.f64 	%fd4, %fd3, %fd2;
	cvt.f64.f32	%fd5, %f2;
	mul.f64 	%fd6, %fd5, %fd4;
	cvt.f64.f32	%fd7, %f9;
	mul.f64 	%fd8, %fd7, %fd6;
	sub.f64 	%fd9, %fd3, %fd8;
	div.rn.f64 	%fd10, %fd1, %fd9;
	cvt.rn.f32.f64	%f18, %fd10;
	st.global.f32 	[%rd3], %f18;
	bra.uni 	BB29_9;

BB29_4:
	ld.global.f32 	%f3, [%rd4];
	ld.global.f32 	%f4, [%rd5];
	sub.f32 	%f5, %f3, %f4;
	ld.global.f32 	%f6, [%rd3];
	fma.rn.f32 	%f7, %f5, %f2, %f6;
	st.global.f32 	[%rd3], %f7;
	bra.uni 	BB29_9;

BB29_6:
	mov.u32 	%r18, 0;
	st.global.u32 	[%rd3], %r18;

BB29_9:
	ret;
}

	// .globl	gpu_cell_calc_hdZNew_3d
.visible .entry gpu_cell_calc_hdZNew_3d(
	.param .u64 gpu_cell_calc_hdZNew_3d_param_0,
	.param .u64 gpu_cell_calc_hdZNew_3d_param_1,
	.param .u64 gpu_cell_calc_hdZNew_3d_param_2,
	.param .u64 gpu_cell_calc_hdZNew_3d_param_3,
	.param .u64 gpu_cell_calc_hdZNew_3d_param_4,
	.param .u64 gpu_cell_calc_hdZNew_3d_param_5,
	.param .u64 gpu_cell_calc_hdZNew_3d_param_6,
	.param .u64 gpu_cell_calc_hdZNew_3d_param_7,
	.param .u64 gpu_cell_calc_hdZNew_3d_param_8,
	.param .u64 gpu_cell_calc_hdZNew_3d_param_9,
	.param .u64 gpu_cell_calc_hdZNew_3d_param_10,
	.param .u32 gpu_cell_calc_hdZNew_3d_param_11,
	.param .u32 gpu_cell_calc_hdZNew_3d_param_12,
	.param .u32 gpu_cell_calc_hdZNew_3d_param_13
)
{
	.reg .pred 	%p<10>;
	.reg .f32 	%f<23>;
	.reg .b32 	%r<24>;
	.reg .b64 	%rd<45>;


	ld.param.u64 	%rd4, [gpu_cell_calc_hdZNew_3d_param_0];
	ld.param.u64 	%rd5, [gpu_cell_calc_hdZNew_3d_param_1];
	ld.param.u64 	%rd6, [gpu_cell_calc_hdZNew_3d_param_2];
	ld.param.u64 	%rd7, [gpu_cell_calc_hdZNew_3d_param_3];
	ld.param.u64 	%rd8, [gpu_cell_calc_hdZNew_3d_param_4];
	ld.param.u64 	%rd9, [gpu_cell_calc_hdZNew_3d_param_5];
	ld.param.u64 	%rd10, [gpu_cell_calc_hdZNew_3d_param_6];
	ld.param.u64 	%rd11, [gpu_cell_calc_hdZNew_3d_param_7];
	ld.param.u64 	%rd12, [gpu_cell_calc_hdZNew_3d_param_8];
	ld.param.u64 	%rd14, [gpu_cell_calc_hdZNew_3d_param_9];
	ld.param.u64 	%rd13, [gpu_cell_calc_hdZNew_3d_param_10];
	ld.param.u32 	%r5, [gpu_cell_calc_hdZNew_3d_param_11];
	ld.param.u32 	%r7, [gpu_cell_calc_hdZNew_3d_param_12];
	ld.param.u32 	%r6, [gpu_cell_calc_hdZNew_3d_param_13];
	cvta.to.global.u64 	%rd1, %rd14;
	mov.u32 	%r8, %ntid.y;
	mov.u32 	%r9, %ctaid.y;
	mov.u32 	%r10, %tid.y;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %nctaid.x;
	mov.u32 	%r13, %ctaid.x;
	mad.lo.s32 	%r14, %r11, %r12, %r13;
	mov.u32 	%r15, %ntid.x;
	mov.u32 	%r16, %tid.x;
	mad.lo.s32 	%r1, %r14, %r15, %r16;
	setp.ge.s32	%p1, %r1, %r7;
	@%p1 bra 	BB30_15;

	cvta.to.global.u64 	%rd15, %rd7;
	mul.wide.s32 	%rd16, %r1, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.u32 	%r17, [%rd17];
	add.s32 	%r2, %r17, -1;
	cvta.to.global.u64 	%rd18, %rd9;
	mul.wide.s32 	%rd19, %r2, 4;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.u32 	%r18, [%rd20];
	setp.eq.s32	%p2, %r18, 0;
	@%p2 bra 	BB30_15;

	cvta.to.global.u64 	%rd21, %rd11;
	cvta.to.global.u64 	%rd22, %rd10;
	cvta.to.global.u64 	%rd23, %rd8;
	add.s64 	%rd25, %rd23, %rd19;
	ld.global.u32 	%r19, [%rd25];
	add.s32 	%r20, %r19, -1;
	sub.s32 	%r3, %r1, %r20;
	cvta.to.global.u64 	%rd26, %rd6;
	add.s64 	%rd27, %rd26, %rd19;
	ld.global.u32 	%r4, [%rd27];
	mul.lo.s32 	%r21, %r1, %r5;
	mul.wide.s32 	%rd28, %r21, 4;
	add.s64 	%rd29, %rd22, %rd28;
	add.s64 	%rd30, %rd21, %rd19;
	ld.global.f32 	%f8, [%rd30];
	ld.global.f32 	%f9, [%rd29];
	add.f32 	%f10, %f9, %f8;
	setp.gt.f32	%p3, %f10, 0f34000000;
	selp.f32	%f1, %f10, 0f34000000, %p3;
	setp.ne.s32	%p4, %r1, %r20;
	@%p4 bra 	BB30_4;

	cvta.to.global.u64 	%rd31, %rd4;
	add.s64 	%rd33, %rd31, %rd19;
	st.global.f32 	[%rd33], %f1;

BB30_4:
	cvta.to.global.u64 	%rd34, %rd5;
	setp.eq.s32	%p5, %r4, 1;
	add.s64 	%rd2, %rd34, %rd16;
	@%p5 bra 	BB30_14;
	bra.uni 	BB30_5;

BB30_14:
	st.global.f32 	[%rd2], %f1;
	bra.uni 	BB30_15;

BB30_5:
	cvta.to.global.u64 	%rd36, %rd13;
	ld.const.u32 	%r22, [dc_vert_mesh_typ];
	setp.eq.s32	%p6, %r22, 0;
	mul.wide.s32 	%rd37, %r3, 4;
	add.s64 	%rd3, %rd36, %rd37;
	@%p6 bra 	BB30_13;

	cvta.to.global.u64 	%rd38, %rd12;
	add.s64 	%rd40, %rd38, %rd19;
	ld.global.f32 	%f2, [%rd40];
	setp.lt.s32	%p7, %r3, %r6;
	@%p7 bra 	BB30_10;
	bra.uni 	BB30_7;

BB30_10:
	setp.gt.s32	%p9, %r4, %r6;
	@%p9 bra 	BB30_12;
	bra.uni 	BB30_11;

BB30_12:
	mul.wide.s32 	%rd43, %r6, 4;
	add.s64 	%rd44, %rd1, %rd43;
	ld.global.f32 	%f13, [%rd44];
	sub.f32 	%f14, %f13, %f2;
	sub.f32 	%f15, %f1, %f14;
	cvt.rn.f32.s32	%f16, %r6;
	div.rn.f32 	%f6, %f15, %f16;
	st.global.f32 	[%rd2], %f6;
	bra.uni 	BB30_15;

BB30_13:
	ld.global.f32 	%f17, [%rd3];
	mul.f32 	%f18, %f1, %f17;
	st.global.f32 	[%rd2], %f18;
	bra.uni 	BB30_15;

BB30_7:
	add.s32 	%r23, %r4, -1;
	setp.gt.s32	%p8, %r23, %r3;
	@%p8 bra 	BB30_9;
	bra.uni 	BB30_8;

BB30_9:
	ld.global.f32 	%f4, [%rd3];
	st.global.f32 	[%rd2], %f4;
	bra.uni 	BB30_15;

BB30_11:
	cvt.rn.f32.s32	%f12, %r4;
	div.rn.f32 	%f5, %f1, %f12;
	st.global.f32 	[%rd2], %f5;
	bra.uni 	BB30_15;

BB30_8:
	add.s64 	%rd42, %rd1, %rd37;
	ld.global.f32 	%f11, [%rd42];
	sub.f32 	%f3, %f11, %f2;
	st.global.f32 	[%rd2], %f3;

BB30_15:
	ret;
}

	// .globl	gpu_cell_timeint_3d
.visible .entry gpu_cell_timeint_3d(
	.param .u64 gpu_cell_timeint_3d_param_0,
	.param .u64 gpu_cell_timeint_3d_param_1,
	.param .u64 gpu_cell_timeint_3d_param_2,
	.param .u64 gpu_cell_timeint_3d_param_3,
	.param .u64 gpu_cell_timeint_3d_param_4,
	.param .u64 gpu_cell_timeint_3d_param_5,
	.param .u64 gpu_cell_timeint_3d_param_6,
	.param .u64 gpu_cell_timeint_3d_param_7,
	.param .u64 gpu_cell_timeint_3d_param_8,
	.param .u64 gpu_cell_timeint_3d_param_9,
	.param .u64 gpu_cell_timeint_3d_param_10,
	.param .u64 gpu_cell_timeint_3d_param_11,
	.param .u64 gpu_cell_timeint_3d_param_12,
	.param .u32 gpu_cell_timeint_3d_param_13,
	.param .u32 gpu_cell_timeint_3d_param_14,
	.param .f32 gpu_cell_timeint_3d_param_15
)
{
	.local .align 16 .b8 	__local_depot31[2064];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<63>;
	.reg .f32 	%f<367>;
	.reg .b32 	%r<307>;
	.reg .f64 	%fd<55>;
	.reg .b64 	%rd<276>;


	mov.u64 	%SPL, __local_depot31;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd68, [gpu_cell_timeint_3d_param_0];
	ld.param.u64 	%rd63, [gpu_cell_timeint_3d_param_1];
	ld.param.u64 	%rd64, [gpu_cell_timeint_3d_param_2];
	ld.param.u64 	%rd65, [gpu_cell_timeint_3d_param_3];
	ld.param.u64 	%rd66, [gpu_cell_timeint_3d_param_4];
	ld.param.u64 	%rd69, [gpu_cell_timeint_3d_param_5];
	ld.param.u64 	%rd67, [gpu_cell_timeint_3d_param_6];
	ld.param.u64 	%rd70, [gpu_cell_timeint_3d_param_7];
	ld.param.u64 	%rd71, [gpu_cell_timeint_3d_param_8];
	ld.param.u64 	%rd72, [gpu_cell_timeint_3d_param_9];
	ld.param.u64 	%rd73, [gpu_cell_timeint_3d_param_10];
	ld.param.u64 	%rd74, [gpu_cell_timeint_3d_param_11];
	ld.param.u64 	%rd75, [gpu_cell_timeint_3d_param_12];
	ld.param.u32 	%r113, [gpu_cell_timeint_3d_param_13];
	ld.param.u32 	%r114, [gpu_cell_timeint_3d_param_14];
	ld.param.f32 	%f70, [gpu_cell_timeint_3d_param_15];
	cvta.to.global.u64 	%rd1, %rd75;
	cvta.to.global.u64 	%rd2, %rd74;
	cvta.to.global.u64 	%rd3, %rd73;
	cvta.to.global.u64 	%rd4, %rd70;
	cvta.to.global.u64 	%rd5, %rd71;
	cvta.to.global.u64 	%rd6, %rd72;
	cvta.to.global.u64 	%rd7, %rd69;
	cvta.to.global.u64 	%rd8, %rd68;
	add.u64 	%rd9, %SPL, 0;
	add.u64 	%rd10, %SPL, 512;
	add.u64 	%rd11, %SPL, 1024;
	add.u64 	%rd12, %SPL, 1536;
	add.u64 	%rd80, %SP, 2048;
	add.u64 	%rd13, %SPL, 2048;
	mov.u32 	%r1, %ntid.y;
	mov.u32 	%r2, %ctaid.y;
	mov.u32 	%r3, %tid.y;
	mad.lo.s32 	%r115, %r1, %r2, %r3;
	mov.u32 	%r4, %nctaid.x;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r116, %r115, %r4, %r5;
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %tid.x;
	mad.lo.s32 	%r8, %r116, %r6, %r7;
	mul.lo.s32 	%r117, %r114, %r113;
	setp.ge.s32	%p1, %r8, %r117;
	@%p1 bra 	BB31_99;

	cvta.to.global.u64 	%rd81, %rd65;
	div.s32 	%r9, %r8, %r113;
	mul.lo.s32 	%r10, %r9, %r113;
	sub.s32 	%r11, %r8, %r10;
	mul.wide.s32 	%rd82, %r9, 4;
	add.s64 	%rd83, %rd81, %rd82;
	setp.gt.s32	%p2, %r11, 0;
	ld.global.u32 	%r118, [%rd83];
	setp.ne.s32	%p3, %r118, 0;
	and.pred  	%p4, %p2, %p3;
	@!%p4 bra 	BB31_99;
	bra.uni 	BB31_2;

BB31_2:
	cvta.to.global.u64 	%rd84, %rd67;
	cvta.to.global.u64 	%rd85, %rd66;
	cvta.to.global.u64 	%rd86, %rd64;
	cvta.to.global.u64 	%rd87, %rd63;
	add.s64 	%rd89, %rd87, %rd82;
	add.s64 	%rd90, %rd86, %rd82;
	ld.global.u32 	%r12, [%rd90];
	cvt.s64.s32	%rd14, %r12;
	add.s32 	%r13, %r12, -1;
	add.s64 	%rd91, %rd85, %rd82;
	ld.global.f32 	%f1, [%rd91];
	add.s64 	%rd92, %rd84, %rd82;
	ld.global.f32 	%f2, [%rd92];
	ld.global.u32 	%r14, [%rd89];
	setp.eq.s32	%p5, %r14, 1;
	mul.lo.s32 	%r15, %r13, %r113;
	cvt.s64.s32	%rd15, %r15;
	add.s32 	%r119, %r15, %r11;
	mul.wide.s32 	%rd93, %r119, 4;
	add.s64 	%rd16, %rd8, %rd93;
	add.s64 	%rd17, %rd6, %rd93;
	add.s64 	%rd18, %rd5, %rd93;
	@%p5 bra 	BB31_94;
	bra.uni 	BB31_3;

BB31_94:
	setp.lt.s32	%p60, %r11, 3;
	@%p60 bra 	BB31_96;
	bra.uni 	BB31_95;

BB31_96:
	ld.const.f32 	%f330, [dc_hWet];
	setp.lt.f32	%p61, %f330, %f2;
	@%p61 bra 	BB31_98;
	bra.uni 	BB31_97;

BB31_98:
	ld.global.f32 	%f331, [%rd16];
	ld.global.f32 	%f332, [%rd18];
	ld.global.f32 	%f333, [%rd17];
	sub.f32 	%f334, %f333, %f332;
	ld.const.f32 	%f335, [dc_theta_S];
	mul.f32 	%f336, %f1, %f335;
	fma.rn.f32 	%f337, %f331, %f336, %f334;
	fma.rn.f32 	%f338, %f337, %f70, %f331;
	cvt.f64.f32	%fd45, %f338;
	cvt.f64.f32	%fd46, %f335;
	mov.f64 	%fd47, 0d3FF0000000000000;
	sub.f64 	%fd48, %fd47, %fd46;
	cvt.f64.f32	%fd49, %f70;
	mul.f64 	%fd50, %fd49, %fd48;
	cvt.f64.f32	%fd51, %f1;
	mul.f64 	%fd52, %fd51, %fd50;
	sub.f64 	%fd53, %fd47, %fd52;
	div.rn.f64 	%fd54, %fd45, %fd53;
	cvt.rn.f32.f64	%f339, %fd54;
	st.global.f32 	[%rd16], %f339;
	bra.uni 	BB31_99;

BB31_3:
	cvt.u32.u64	%r120, %rd15;
	add.s32 	%r16, %r120, %r10;
	add.s32 	%r121, %r113, -1;
	add.s32 	%r122, %r13, %r9;
	mul.lo.s32 	%r17, %r122, %r121;
	mul.wide.s32 	%rd94, %r15, 4;
	add.s64 	%rd95, %rd8, %rd94;
	ld.global.f32 	%f3, [%rd95];
	ld.const.f32 	%f71, [dc_h3d];
	setp.lt.f32	%p6, %f71, %f2;
	mul.wide.s32 	%rd96, %r13, 4;
	add.s64 	%rd19, %rd7, %rd96;
	@%p6 bra 	BB31_28;
	bra.uni 	BB31_4;

BB31_28:
	setp.lt.s32	%p21, %r14, 1;
	@%p21 bra 	BB31_38;

	and.b32  	%r44, %r14, 3;
	setp.eq.s32	%p22, %r44, 0;
	mov.u32 	%r287, 0;
	@%p22 bra 	BB31_35;

	setp.eq.s32	%p23, %r44, 1;
	mov.u32 	%r284, 0;
	@%p23 bra 	BB31_34;

	setp.eq.s32	%p24, %r44, 2;
	mov.u32 	%r283, 0;
	@%p24 bra 	BB31_33;

	ld.global.f32 	%f129, [%rd16];
	ld.global.f32 	%f130, [%rd19];
	mul.f32 	%f131, %f129, %f130;
	div.rn.f32 	%f132, %f131, %f3;
	st.global.f32 	[%rd16], %f132;
	mov.u32 	%r283, 1;

BB31_33:
	neg.s32 	%r160, %r283;
	and.b32  	%r161, %r160, %r113;
	add.s32 	%r162, %r161, %r11;
	add.s32 	%r163, %r162, %r15;
	mul.wide.s32 	%rd134, %r163, 4;
	add.s64 	%rd135, %rd8, %rd134;
	add.s32 	%r164, %r283, %r13;
	mul.wide.s32 	%rd136, %r164, 4;
	add.s64 	%rd137, %rd7, %rd136;
	ld.global.f32 	%f133, [%rd137];
	ld.global.f32 	%f134, [%rd135];
	mul.f32 	%f135, %f134, %f133;
	div.rn.f32 	%f136, %f135, %f3;
	st.global.f32 	[%rd135], %f136;
	add.s32 	%r284, %r283, 1;

BB31_34:
	mad.lo.s32 	%r165, %r284, %r113, %r11;
	add.s32 	%r166, %r165, %r15;
	mul.wide.s32 	%rd138, %r166, 4;
	add.s64 	%rd139, %rd8, %rd138;
	add.s32 	%r167, %r284, %r13;
	mul.wide.s32 	%rd140, %r167, 4;
	add.s64 	%rd141, %rd7, %rd140;
	ld.global.f32 	%f137, [%rd141];
	ld.global.f32 	%f138, [%rd139];
	mul.f32 	%f139, %f138, %f137;
	div.rn.f32 	%f140, %f139, %f3;
	st.global.f32 	[%rd139], %f140;
	add.s32 	%r287, %r284, 1;

BB31_35:
	setp.lt.u32	%p25, %r14, 4;
	@%p25 bra 	BB31_38;

	mov.u32 	%r272, %tid.x;
	mov.u32 	%r271, %ntid.x;
	mov.u32 	%r270, %ctaid.x;
	mov.u32 	%r269, %nctaid.x;
	cvt.u32.u64	%r168, %rd14;
	add.s32 	%r169, %r287, %r168;
	mul.wide.s32 	%rd142, %r169, 4;
	add.s64 	%rd265, %rd7, %rd142;
	mad.lo.s32 	%r171, %r269, %r115, %r270;
	shl.b32 	%r50, %r113, 2;
	mad.lo.s32 	%r172, %r271, %r171, %r272;
	sub.s32 	%r173, %r287, %r9;
	mad.lo.s32 	%r286, %r113, %r173, %r172;

BB31_37:
	add.s32 	%r174, %r286, %r15;
	mul.wide.s32 	%rd143, %r174, 4;
	add.s64 	%rd144, %rd8, %rd143;
	ld.global.f32 	%f141, [%rd265+-4];
	ld.global.f32 	%f142, [%rd144];
	mul.f32 	%f143, %f142, %f141;
	div.rn.f32 	%f144, %f143, %f3;
	st.global.f32 	[%rd144], %f144;
	cvt.s64.s32	%rd145, %r50;
	add.s64 	%rd146, %rd144, %rd145;
	ld.global.f32 	%f145, [%rd265];
	ld.global.f32 	%f146, [%rd146];
	mul.f32 	%f147, %f146, %f145;
	div.rn.f32 	%f148, %f147, %f3;
	st.global.f32 	[%rd146], %f148;
	add.s64 	%rd147, %rd146, %rd145;
	ld.global.f32 	%f149, [%rd265+4];
	ld.global.f32 	%f150, [%rd147];
	mul.f32 	%f151, %f150, %f149;
	div.rn.f32 	%f152, %f151, %f3;
	st.global.f32 	[%rd147], %f152;
	add.s64 	%rd148, %rd147, %rd145;
	ld.global.f32 	%f153, [%rd265+8];
	ld.global.f32 	%f154, [%rd148];
	mul.f32 	%f155, %f154, %f153;
	div.rn.f32 	%f156, %f155, %f3;
	st.global.f32 	[%rd148], %f156;
	add.s64 	%rd265, %rd265, 16;
	add.s32 	%r286, %r286, %r50;
	add.s32 	%r287, %r287, 4;
	setp.lt.s32	%p26, %r287, %r14;
	@%p26 bra 	BB31_37;

BB31_38:
	add.s64 	%rd26, %rd4, %rd96;
	add.s32 	%r57, %r11, -1;
	@%p21 bra 	BB31_50;

	mov.u32 	%r260, %tid.x;
	mov.u32 	%r259, %ntid.x;
	mov.u32 	%r258, %ctaid.x;
	mov.u32 	%r257, %nctaid.x;
	ld.global.f32 	%f359, [%rd26];
	add.s32 	%r176, %r17, %r57;
	mul.wide.s32 	%rd151, %r176, 4;
	add.s64 	%rd152, %rd1, %rd151;
	ld.global.f32 	%f356, [%rd152];
	add.s64 	%rd153, %rd2, %rd151;
	ld.global.f32 	%f357, [%rd153];
	add.s32 	%r177, %r16, %r11;
	mul.wide.s32 	%rd154, %r177, 4;
	add.s64 	%rd155, %rd3, %rd154;
	ld.global.f32 	%f358, [%rd155];
	add.s32 	%r58, %r14, -1;
	ld.const.f32 	%f157, [dc_theta_S];
	cvt.f64.f32	%fd13, %f157;
	mov.f64 	%fd14, 0d3FF0000000000000;
	sub.f64 	%fd15, %fd14, %fd13;
	cvt.f64.f32	%fd16, %f70;
	mul.f64 	%fd17, %fd16, %fd15;
	cvt.f64.f32	%fd18, %f1;
	mul.f64 	%fd1, %fd18, %fd17;
	mul.f32 	%f158, %f157, %f70;
	mul.f32 	%f39, %f1, %f158;
	mul.f64 	%fd2, %fd16, 0dBFE0000000000000;
	mov.u32 	%r178, 1;
	sub.s32 	%r291, %r178, %r14;
	mad.lo.s32 	%r180, %r257, %r115, %r258;
	mad.lo.s32 	%r181, %r259, %r180, %r260;
	sub.s32 	%r290, %r181, %r10;
	sub.s32 	%r183, %r178, %r9;
	mad.lo.s32 	%r288, %r113, %r183, %r181;
	add.s32 	%r289, %r288, -2;
	mul.wide.s32 	%rd156, %r12, 4;
	add.s64 	%rd266, %rd4, %rd156;
	mov.u32 	%r292, 0;
	mov.u64 	%rd268, 0;
	mov.u64 	%rd267, %rd9;
	mov.f32 	%f360, %f359;

BB31_40:
	mov.f32 	%f43, %f359;
	mov.f32 	%f362, 0f00000000;
	setp.ge.s32	%p28, %r292, %r58;
	mov.f32 	%f363, %f357;
	mov.f32 	%f364, %f362;
	@%p28 bra 	BB31_42;

	ld.global.f32 	%f359, [%rd266];
	add.s32 	%r184, %r288, %r16;
	mul.wide.s32 	%rd157, %r184, 4;
	add.s64 	%rd158, %rd3, %rd157;
	ld.global.f32 	%f362, [%rd158];
	add.s32 	%r185, %r289, %r17;
	mul.wide.s32 	%rd159, %r185, 4;
	add.s64 	%rd160, %rd2, %rd159;
	ld.global.f32 	%f363, [%rd160];
	add.s64 	%rd161, %rd1, %rd159;
	ld.global.f32 	%f364, [%rd161];

BB31_42:
	setp.eq.s32	%p29, %r292, 0;
	@%p29 bra 	BB31_44;
	bra.uni 	BB31_43;

BB31_44:
	mov.u32 	%r186, 0;
	st.local.u32 	[%rd9], %r186;
	mov.u64 	%rd269, 0;
	bra.uni 	BB31_45;

BB31_43:
	cvt.f64.f32	%fd19, %f357;
	mul.f64 	%fd20, %fd2, %fd19;
	fma.rn.f64 	%fd21, %fd2, %fd19, %fd20;
	add.f32 	%f161, %f360, %f43;
	cvt.f64.f32	%fd22, %f161;
	div.rn.f64 	%fd23, %fd21, %fd22;
	cvt.rn.f32.f64	%f162, %fd23;
	st.local.f32 	[%rd267], %f162;
	mov.u64 	%rd269, %rd268;

BB31_45:
	setp.eq.s32	%p30, %r291, 0;
	mov.f32 	%f365, 0f00000000;
	@%p30 bra 	BB31_47;

	cvt.f64.f32	%fd24, %f363;
	mul.f64 	%fd25, %fd2, %fd24;
	fma.rn.f64 	%fd26, %fd2, %fd24, %fd25;
	add.f32 	%f164, %f43, %f359;
	cvt.f64.f32	%fd27, %f164;
	div.rn.f64 	%fd28, %fd26, %fd27;
	cvt.rn.f32.f64	%f365, %fd28;

BB31_47:
	shl.b64 	%rd163, %rd269, 2;
	add.s64 	%rd164, %rd9, %rd163;
	ld.local.f32 	%f165, [%rd164];
	add.f32 	%f166, %f365, %f165;
	div.rn.f32 	%f167, %f166, %f43;
	mov.f32 	%f168, 0f3F800000;
	sub.f32 	%f55, %f168, %f167;
	add.s64 	%rd33, %rd10, %rd163;
	st.local.f32 	[%rd33], %f55;
	div.rn.f32 	%f169, %f165, %f360;
	st.local.f32 	[%rd164], %f169;
	div.rn.f32 	%f170, %f365, %f359;
	add.s64 	%rd165, %rd11, %rd163;
	st.local.f32 	[%rd165], %f170;
	add.s32 	%r187, %r290, %r15;
	mul.wide.s32 	%rd166, %r187, 4;
	add.s64 	%rd167, %rd8, %rd166;
	add.s64 	%rd168, %rd6, %rd166;
	add.s64 	%rd169, %rd5, %rd166;
	ld.global.f32 	%f171, [%rd169];
	ld.global.f32 	%f172, [%rd168];
	sub.f32 	%f173, %f172, %f171;
	sub.f32 	%f174, %f356, %f364;
	sub.f32 	%f175, %f358, %f362;
	fma.rn.f32 	%f176, %f174, 0f3F000000, %f175;
	div.rn.f32 	%f177, %f176, %f3;
	sub.f32 	%f178, %f173, %f177;
	ld.global.f32 	%f56, [%rd167];
	fma.rn.f32 	%f57, %f178, %f70, %f56;
	add.s64 	%rd34, %rd12, %rd163;
	st.local.f32 	[%rd34], %f57;
	setp.lt.s32	%p31, %r11, 3;
	and.pred  	%p33, %p30, %p31;
	@!%p33 bra 	BB31_49;
	bra.uni 	BB31_48;

BB31_48:
	cvt.f64.f32	%fd29, %f55;
	sub.f64 	%fd30, %fd29, %fd1;
	cvt.rn.f32.f64	%f179, %fd30;
	st.local.f32 	[%rd33], %f179;
	fma.rn.f32 	%f180, %f56, %f39, %f57;
	st.local.f32 	[%rd34], %f180;

BB31_49:
	add.s32 	%r292, %r292, 1;
	add.s64 	%rd268, %rd268, 1;
	add.s64 	%rd267, %rd267, 4;
	add.s32 	%r291, %r291, 1;
	add.s32 	%r290, %r290, %r113;
	add.s32 	%r289, %r289, %r121;
	add.s32 	%r288, %r288, %r113;
	add.s64 	%rd266, %rd266, 4;
	setp.lt.s32	%p34, %r292, %r14;
	mov.f32 	%f356, %f364;
	mov.f32 	%f357, %f363;
	mov.f32 	%f358, %f362;
	mov.f32 	%f360, %f43;
	@%p34 bra 	BB31_40;

BB31_50:
	add.s32 	%r74, %r14, -1;
	setp.lt.s32	%p35, %r14, 2;
	@%p35 bra 	BB31_74;

	and.b32  	%r75, %r74, 3;
	setp.eq.s32	%p36, %r75, 0;
	mov.u32 	%r296, 1;
	@%p36 bra 	BB31_63;

	setp.eq.s32	%p37, %r75, 1;
	mov.u32 	%r294, 1;
	@%p37 bra 	BB31_60;

	setp.eq.s32	%p38, %r75, 2;
	ld.local.f32 	%f366, [%rd10];
	mov.u32 	%r293, 1;
	@%p38 bra 	BB31_57;

	abs.f32 	%f181, %f366;
	cvt.f64.f32	%fd31, %f181;
	setp.geu.f64	%p39, %fd31, 0d3EB0C6F7A0B5ED8D;
	@%p39 bra 	BB31_56;

	cvt.f64.f32	%fd32, %f366;
	st.local.f64 	[%rd13], %fd32;
	mov.u64 	%rd170, $str;
	cvta.global.u64 	%rd171, %rd170;
	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd171;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd80;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r191, [retval0+0];
	
	//{
	}// Callseq End 0

BB31_56:
	ld.local.f32 	%f182, [%rd9+4];
	div.rn.f32 	%f183, %f182, %f366;
	ld.local.f32 	%f184, [%rd11];
	mul.f32 	%f185, %f183, %f184;
	ld.local.f32 	%f186, [%rd10+4];
	sub.f32 	%f366, %f186, %f185;
	st.local.f32 	[%rd10+4], %f366;
	ld.local.v2.f32 	{%f187, %f188}, [%rd12];
	mul.f32 	%f191, %f183, %f187;
	sub.f32 	%f192, %f188, %f191;
	st.local.f32 	[%rd12+4], %f192;
	mov.u32 	%r293, 2;

BB31_57:
	abs.f32 	%f193, %f366;
	cvt.f64.f32	%fd33, %f193;
	setp.geu.f64	%p40, %fd33, 0d3EB0C6F7A0B5ED8D;
	@%p40 bra 	BB31_59;

	cvt.f64.f32	%fd34, %f366;
	st.local.f64 	[%rd13], %fd34;
	mov.u64 	%rd175, $str;
	cvta.global.u64 	%rd176, %rd175;
	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd176;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd80;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r193, [retval0+0];
	
	//{
	}// Callseq End 1

BB31_59:
	add.s32 	%r194, %r293, -1;
	mul.wide.u32 	%rd178, %r293, 4;
	add.s64 	%rd179, %rd9, %rd178;
	ld.local.f32 	%f194, [%rd179];
	div.rn.f32 	%f195, %f194, %f366;
	mul.wide.s32 	%rd180, %r194, 4;
	add.s64 	%rd181, %rd11, %rd180;
	ld.local.f32 	%f196, [%rd181];
	mul.f32 	%f197, %f195, %f196;
	add.s64 	%rd182, %rd10, %rd178;
	ld.local.f32 	%f198, [%rd182];
	sub.f32 	%f199, %f198, %f197;
	st.local.f32 	[%rd182], %f199;
	add.s64 	%rd183, %rd12, %rd180;
	ld.local.f32 	%f200, [%rd183];
	mul.f32 	%f201, %f195, %f200;
	add.s64 	%rd184, %rd12, %rd178;
	ld.local.f32 	%f202, [%rd184];
	sub.f32 	%f203, %f202, %f201;
	st.local.f32 	[%rd184], %f203;
	add.s32 	%r294, %r293, 1;

BB31_60:
	mul.wide.s32 	%rd185, %r294, 4;
	add.s64 	%rd39, %rd10, %rd185;
	ld.local.f32 	%f61, [%rd39+-4];
	abs.f32 	%f204, %f61;
	cvt.f64.f32	%fd35, %f204;
	setp.geu.f64	%p41, %fd35, 0d3EB0C6F7A0B5ED8D;
	@%p41 bra 	BB31_62;

	cvt.f64.f32	%fd36, %f61;
	st.local.f64 	[%rd13], %fd36;
	mov.u64 	%rd186, $str;
	cvta.global.u64 	%rd187, %rd186;
	// Callseq Start 2
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd187;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd80;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r195, [retval0+0];
	
	//{
	}// Callseq End 2

BB31_62:
	add.s32 	%r196, %r294, -1;
	add.s64 	%rd190, %rd9, %rd185;
	ld.local.f32 	%f205, [%rd190];
	div.rn.f32 	%f206, %f205, %f61;
	mul.wide.s32 	%rd191, %r196, 4;
	add.s64 	%rd192, %rd11, %rd191;
	ld.local.f32 	%f207, [%rd192];
	mul.f32 	%f208, %f206, %f207;
	ld.local.f32 	%f209, [%rd39];
	sub.f32 	%f210, %f209, %f208;
	st.local.f32 	[%rd39], %f210;
	add.s64 	%rd193, %rd12, %rd191;
	ld.local.f32 	%f211, [%rd193];
	mul.f32 	%f212, %f206, %f211;
	ld.local.f32 	%f213, [%rd193+4];
	sub.f32 	%f214, %f213, %f212;
	st.local.f32 	[%rd193+4], %f214;
	add.s32 	%r296, %r294, 1;

BB31_63:
	setp.lt.u32	%p42, %r74, 4;
	@%p42 bra 	BB31_74;

	mul.wide.s32 	%rd270, %r296, 4;
	add.s64 	%rd271, %rd9, %rd270;
	add.s64 	%rd194, %rd270, %rd11;
	add.s64 	%rd272, %rd194, -4;
	add.s64 	%rd273, %rd12, %rd270;

BB31_65:
	add.s64 	%rd49, %rd10, %rd270;
	ld.local.f32 	%f62, [%rd49+-4];
	abs.f32 	%f215, %f62;
	cvt.f64.f32	%fd37, %f215;
	setp.geu.f64	%p43, %fd37, 0d3EB0C6F7A0B5ED8D;
	@%p43 bra 	BB31_67;

	cvt.f64.f32	%fd38, %f62;
	st.local.f64 	[%rd13], %fd38;
	mov.u64 	%rd195, $str;
	cvta.global.u64 	%rd196, %rd195;
	// Callseq Start 3
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd196;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd80;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r197, [retval0+0];
	
	//{
	}// Callseq End 3

BB31_67:
	ld.local.f32 	%f216, [%rd271];
	div.rn.f32 	%f217, %f216, %f62;
	ld.local.f32 	%f218, [%rd272];
	mul.f32 	%f219, %f217, %f218;
	ld.local.f32 	%f220, [%rd49];
	sub.f32 	%f63, %f220, %f219;
	st.local.f32 	[%rd49], %f63;
	ld.local.f32 	%f221, [%rd273+-4];
	mul.f32 	%f222, %f217, %f221;
	ld.local.f32 	%f223, [%rd273];
	sub.f32 	%f64, %f223, %f222;
	st.local.f32 	[%rd273], %f64;
	abs.f32 	%f224, %f63;
	cvt.f64.f32	%fd39, %f224;
	setp.geu.f64	%p44, %fd39, 0d3EB0C6F7A0B5ED8D;
	@%p44 bra 	BB31_69;

	cvt.f64.f32	%fd40, %f63;
	st.local.f64 	[%rd13], %fd40;
	mov.u64 	%rd198, $str;
	cvta.global.u64 	%rd199, %rd198;
	// Callseq Start 4
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd199;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd80;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r198, [retval0+0];
	
	//{
	}// Callseq End 4

BB31_69:
	ld.local.f32 	%f225, [%rd271+4];
	div.rn.f32 	%f226, %f225, %f63;
	ld.local.f32 	%f227, [%rd272+4];
	mul.f32 	%f228, %f226, %f227;
	ld.local.f32 	%f229, [%rd49+4];
	sub.f32 	%f65, %f229, %f228;
	st.local.f32 	[%rd49+4], %f65;
	mul.f32 	%f230, %f226, %f64;
	ld.local.f32 	%f231, [%rd273+4];
	sub.f32 	%f66, %f231, %f230;
	st.local.f32 	[%rd273+4], %f66;
	abs.f32 	%f232, %f65;
	cvt.f64.f32	%fd41, %f232;
	setp.geu.f64	%p45, %fd41, 0d3EB0C6F7A0B5ED8D;
	@%p45 bra 	BB31_71;

	cvt.f64.f32	%fd42, %f65;
	st.local.f64 	[%rd13], %fd42;
	mov.u64 	%rd201, $str;
	cvta.global.u64 	%rd202, %rd201;
	// Callseq Start 5
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd202;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd80;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r199, [retval0+0];
	
	//{
	}// Callseq End 5

BB31_71:
	ld.local.f32 	%f233, [%rd271+8];
	div.rn.f32 	%f234, %f233, %f65;
	ld.local.f32 	%f235, [%rd272+8];
	mul.f32 	%f236, %f234, %f235;
	ld.local.f32 	%f237, [%rd49+8];
	sub.f32 	%f67, %f237, %f236;
	st.local.f32 	[%rd49+8], %f67;
	mul.f32 	%f238, %f234, %f66;
	ld.local.f32 	%f239, [%rd273+8];
	sub.f32 	%f68, %f239, %f238;
	st.local.f32 	[%rd273+8], %f68;
	abs.f32 	%f240, %f67;
	cvt.f64.f32	%fd43, %f240;
	setp.geu.f64	%p46, %fd43, 0d3EB0C6F7A0B5ED8D;
	@%p46 bra 	BB31_73;

	cvt.f64.f32	%fd44, %f67;
	st.local.f64 	[%rd13], %fd44;
	mov.u64 	%rd204, $str;
	cvta.global.u64 	%rd205, %rd204;
	// Callseq Start 6
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd205;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd80;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r200, [retval0+0];
	
	//{
	}// Callseq End 6

BB31_73:
	add.s64 	%rd51, %rd271, 16;
	ld.local.f32 	%f241, [%rd271+12];
	div.rn.f32 	%f242, %f241, %f67;
	add.s64 	%rd52, %rd272, 16;
	ld.local.f32 	%f243, [%rd272+12];
	mul.f32 	%f244, %f242, %f243;
	ld.local.f32 	%f245, [%rd49+12];
	sub.f32 	%f246, %f245, %f244;
	st.local.f32 	[%rd49+12], %f246;
	mul.f32 	%f247, %f242, %f68;
	ld.local.f32 	%f248, [%rd273+12];
	sub.f32 	%f249, %f248, %f247;
	add.s64 	%rd53, %rd273, 16;
	st.local.f32 	[%rd273+12], %f249;
	add.s64 	%rd270, %rd270, 16;
	add.s32 	%r296, %r296, 4;
	setp.lt.s32	%p47, %r296, %r14;
	mov.u64 	%rd271, %rd51;
	mov.u64 	%rd272, %rd52;
	mov.u64 	%rd273, %rd53;
	@%p47 bra 	BB31_65;

BB31_74:
	mul.wide.s32 	%rd207, %r14, 4;
	add.s64 	%rd55, %rd12, %rd207;
	add.s64 	%rd56, %rd10, %rd207;
	ld.local.f32 	%f250, [%rd56+-4];
	ld.local.f32 	%f251, [%rd55+-4];
	div.rn.f32 	%f69, %f251, %f250;
	mad.lo.s32 	%r202, %r74, %r113, %r11;
	add.s32 	%r203, %r202, %r15;
	mul.wide.s32 	%rd208, %r203, 4;
	add.s64 	%rd209, %rd8, %rd208;
	st.global.f32 	[%rd209], %f69;
	add.s32 	%r83, %r14, -2;
	setp.lt.s32	%p48, %r83, 0;
	@%p48 bra 	BB31_84;

	mov.u32 	%r204, 1;
	sub.s32 	%r205, %r204, %r14;
	mov.u32 	%r206, -1;
	max.s32 	%r207, %r205, %r206;
	add.s32 	%r84, %r14, %r207;
	and.b32  	%r85, %r84, 3;
	setp.eq.s32	%p49, %r85, 0;
	@%p49 bra 	BB31_81;

	setp.eq.s32	%p50, %r85, 1;
	@%p50 bra 	BB31_80;

	setp.eq.s32	%p51, %r85, 2;
	@%p51 bra 	BB31_79;

	mul.wide.s32 	%rd210, %r83, 4;
	add.s64 	%rd211, %rd11, %rd210;
	ld.local.f32 	%f252, [%rd211];
	mul.f32 	%f253, %f252, %f69;
	ld.local.f32 	%f254, [%rd55+-8];
	sub.f32 	%f255, %f254, %f253;
	ld.local.f32 	%f256, [%rd56+-8];
	div.rn.f32 	%f257, %f255, %f256;
	mad.lo.s32 	%r208, %r83, %r113, %r11;
	add.s32 	%r209, %r208, %r15;
	mul.wide.s32 	%rd212, %r209, 4;
	add.s64 	%rd213, %rd8, %rd212;
	st.global.f32 	[%rd213], %f257;
	add.s32 	%r83, %r14, -3;

BB31_79:
	mul.wide.s32 	%rd214, %r83, 4;
	add.s64 	%rd215, %rd12, %rd214;
	add.s64 	%rd216, %rd11, %rd214;
	add.s32 	%r210, %r83, 1;
	mad.lo.s32 	%r211, %r210, %r113, %r11;
	add.s32 	%r212, %r211, %r15;
	mul.wide.s32 	%rd217, %r212, 4;
	add.s64 	%rd218, %rd8, %rd217;
	ld.global.f32 	%f258, [%rd218];
	ld.local.f32 	%f259, [%rd216];
	mul.f32 	%f260, %f259, %f258;
	ld.local.f32 	%f261, [%rd215];
	sub.f32 	%f262, %f261, %f260;
	add.s64 	%rd219, %rd10, %rd214;
	ld.local.f32 	%f263, [%rd219];
	div.rn.f32 	%f264, %f262, %f263;
	mad.lo.s32 	%r213, %r83, %r113, %r11;
	add.s32 	%r214, %r213, %r15;
	mul.wide.s32 	%rd220, %r214, 4;
	add.s64 	%rd221, %rd8, %rd220;
	st.global.f32 	[%rd221], %f264;
	add.s32 	%r83, %r83, -1;

BB31_80:
	mul.wide.s32 	%rd222, %r83, 4;
	add.s64 	%rd223, %rd12, %rd222;
	add.s64 	%rd224, %rd11, %rd222;
	add.s32 	%r215, %r83, 1;
	mad.lo.s32 	%r216, %r215, %r113, %r11;
	add.s32 	%r217, %r216, %r15;
	mul.wide.s32 	%rd225, %r217, 4;
	add.s64 	%rd226, %rd8, %rd225;
	ld.global.f32 	%f265, [%rd226];
	ld.local.f32 	%f266, [%rd224];
	mul.f32 	%f267, %f266, %f265;
	ld.local.f32 	%f268, [%rd223];
	sub.f32 	%f269, %f268, %f267;
	add.s64 	%rd227, %rd10, %rd222;
	ld.local.f32 	%f270, [%rd227];
	div.rn.f32 	%f271, %f269, %f270;
	mad.lo.s32 	%r218, %r83, %r113, %r11;
	add.s32 	%r219, %r218, %r15;
	mul.wide.s32 	%rd228, %r219, 4;
	add.s64 	%rd229, %rd8, %rd228;
	st.global.f32 	[%rd229], %f271;
	add.s32 	%r83, %r83, -1;

BB31_81:
	setp.lt.u32	%p52, %r84, 4;
	@%p52 bra 	BB31_84;

	mov.u32 	%r253, %tid.x;
	mov.u32 	%r252, %ntid.x;
	mov.u32 	%r251, %ctaid.x;
	mov.u32 	%r250, %nctaid.x;
	add.s32 	%r301, %r83, 1;
	mad.lo.s32 	%r221, %r250, %r115, %r251;
	shl.b32 	%r93, %r113, 2;
	mul.wide.s32 	%rd274, %r83, 4;
	mad.lo.s32 	%r222, %r252, %r221, %r253;
	sub.s32 	%r223, %r301, %r9;
	mad.lo.s32 	%r300, %r113, %r223, %r222;
	neg.s32 	%r224, %r113;
	shl.b32 	%r95, %r224, 2;

BB31_83:
	add.s64 	%rd230, %rd12, %rd274;
	add.s64 	%rd231, %rd11, %rd274;
	add.s32 	%r225, %r300, %r15;
	mul.wide.s32 	%rd232, %r225, 4;
	add.s64 	%rd233, %rd8, %rd232;
	ld.global.f32 	%f272, [%rd233];
	ld.local.f32 	%f273, [%rd231];
	mul.f32 	%f274, %f273, %f272;
	ld.local.f32 	%f275, [%rd230];
	sub.f32 	%f276, %f275, %f274;
	add.s64 	%rd234, %rd10, %rd274;
	ld.local.f32 	%f277, [%rd234];
	div.rn.f32 	%f278, %f276, %f277;
	cvt.s64.s32	%rd235, %r95;
	add.s64 	%rd236, %rd233, %rd235;
	st.global.f32 	[%rd236], %f278;
	ld.local.f32 	%f279, [%rd231+-4];
	mul.f32 	%f280, %f279, %f278;
	ld.local.f32 	%f281, [%rd230+-4];
	sub.f32 	%f282, %f281, %f280;
	ld.local.f32 	%f283, [%rd234+-4];
	div.rn.f32 	%f284, %f282, %f283;
	add.s64 	%rd237, %rd236, %rd235;
	st.global.f32 	[%rd237], %f284;
	ld.local.f32 	%f285, [%rd231+-8];
	mul.f32 	%f286, %f285, %f284;
	ld.local.f32 	%f287, [%rd230+-8];
	sub.f32 	%f288, %f287, %f286;
	ld.local.f32 	%f289, [%rd234+-8];
	div.rn.f32 	%f290, %f288, %f289;
	add.s64 	%rd238, %rd237, %rd235;
	st.global.f32 	[%rd238], %f290;
	ld.local.f32 	%f291, [%rd231+-12];
	mul.f32 	%f292, %f291, %f290;
	ld.local.f32 	%f293, [%rd230+-12];
	sub.f32 	%f294, %f293, %f292;
	ld.local.f32 	%f295, [%rd234+-12];
	div.rn.f32 	%f296, %f294, %f295;
	add.s64 	%rd239, %rd238, %rd235;
	st.global.f32 	[%rd239], %f296;
	add.s64 	%rd274, %rd274, -16;
	sub.s32 	%r300, %r300, %r93;
	add.s32 	%r301, %r301, -4;
	setp.gt.s32	%p53, %r301, 0;
	@%p53 bra 	BB31_83;

BB31_84:
	setp.lt.s32	%p62, %r14, 1;
	@%p62 bra 	BB31_99;

	and.b32  	%r100, %r14, 3;
	setp.eq.s32	%p55, %r100, 0;
	mov.u32 	%r306, 0;
	@%p55 bra 	BB31_91;

	setp.eq.s32	%p56, %r100, 1;
	mov.u32 	%r303, 0;
	@%p56 bra 	BB31_90;

	setp.eq.s32	%p57, %r100, 2;
	mov.u32 	%r302, 0;
	@%p57 bra 	BB31_89;

	add.s32 	%r254, %r15, %r11;
	mul.wide.s32 	%rd262, %r254, 4;
	add.s64 	%rd261, %rd8, %rd262;
	ld.global.f32 	%f297, [%rd26];
	div.rn.f32 	%f298, %f2, %f297;
	ld.global.f32 	%f299, [%rd261];
	mul.f32 	%f300, %f298, %f299;
	st.global.f32 	[%rd261], %f300;
	mov.u32 	%r302, 1;

BB31_89:
	add.s32 	%r255, %r12, -1;
	ld.param.u64 	%rd256, [gpu_cell_timeint_3d_param_7];
	cvta.to.global.u64 	%rd255, %rd256;
	add.s32 	%r230, %r302, %r255;
	mul.wide.s32 	%rd240, %r230, 4;
	add.s64 	%rd241, %rd255, %rd240;
	ld.global.f32 	%f301, [%rd241];
	div.rn.f32 	%f302, %f2, %f301;
	neg.s32 	%r231, %r302;
	and.b32  	%r232, %r231, %r113;
	add.s32 	%r233, %r232, %r11;
	add.s32 	%r234, %r233, %r15;
	mul.wide.s32 	%rd242, %r234, 4;
	add.s64 	%rd243, %rd8, %rd242;
	ld.global.f32 	%f303, [%rd243];
	mul.f32 	%f304, %f302, %f303;
	st.global.f32 	[%rd243], %f304;
	add.s32 	%r303, %r302, 1;

BB31_90:
	add.s32 	%r256, %r12, -1;
	ld.param.u64 	%rd258, [gpu_cell_timeint_3d_param_7];
	cvta.to.global.u64 	%rd257, %rd258;
	add.s32 	%r235, %r303, %r256;
	mul.wide.s32 	%rd244, %r235, 4;
	add.s64 	%rd245, %rd257, %rd244;
	ld.global.f32 	%f305, [%rd245];
	div.rn.f32 	%f306, %f2, %f305;
	mad.lo.s32 	%r236, %r303, %r113, %r11;
	add.s32 	%r237, %r236, %r15;
	mul.wide.s32 	%rd246, %r237, 4;
	add.s64 	%rd247, %rd8, %rd246;
	ld.global.f32 	%f307, [%rd247];
	mul.f32 	%f308, %f306, %f307;
	st.global.f32 	[%rd247], %f308;
	add.s32 	%r306, %r303, 1;

BB31_91:
	setp.lt.u32	%p58, %r14, 4;
	@%p58 bra 	BB31_99;

	cvt.s64.s32	%rd263, %r12;
	ld.param.u64 	%rd260, [gpu_cell_timeint_3d_param_7];
	cvta.to.global.u64 	%rd259, %rd260;
	mov.u32 	%r249, %tid.x;
	mov.u32 	%r248, %ntid.x;
	mov.u32 	%r247, %ctaid.x;
	mov.u32 	%r246, %nctaid.x;
	cvt.u32.u64	%r238, %rd263;
	mad.lo.s32 	%r240, %r246, %r115, %r247;
	shl.b32 	%r106, %r113, 2;
	add.s32 	%r241, %r306, %r238;
	mul.wide.s32 	%rd248, %r241, 4;
	add.s64 	%rd275, %rd259, %rd248;
	mad.lo.s32 	%r242, %r248, %r240, %r249;
	sub.s32 	%r243, %r306, %r9;
	mad.lo.s32 	%r305, %r113, %r243, %r242;

BB31_93:
	ld.global.f32 	%f309, [%rd275+-4];
	div.rn.f32 	%f310, %f2, %f309;
	add.s32 	%r244, %r305, %r15;
	mul.wide.s32 	%rd249, %r244, 4;
	add.s64 	%rd250, %rd8, %rd249;
	ld.global.f32 	%f311, [%rd250];
	mul.f32 	%f312, %f310, %f311;
	st.global.f32 	[%rd250], %f312;
	ld.global.f32 	%f313, [%rd275];
	div.rn.f32 	%f314, %f2, %f313;
	cvt.s64.s32	%rd251, %r106;
	add.s64 	%rd252, %rd250, %rd251;
	ld.global.f32 	%f315, [%rd252];
	mul.f32 	%f316, %f314, %f315;
	st.global.f32 	[%rd252], %f316;
	ld.global.f32 	%f317, [%rd275+4];
	div.rn.f32 	%f318, %f2, %f317;
	add.s64 	%rd253, %rd252, %rd251;
	ld.global.f32 	%f319, [%rd253];
	mul.f32 	%f320, %f318, %f319;
	st.global.f32 	[%rd253], %f320;
	ld.global.f32 	%f321, [%rd275+8];
	div.rn.f32 	%f322, %f2, %f321;
	add.s64 	%rd254, %rd253, %rd251;
	ld.global.f32 	%f323, [%rd254];
	mul.f32 	%f324, %f322, %f323;
	st.global.f32 	[%rd254], %f324;
	add.s64 	%rd275, %rd275, 16;
	add.s32 	%r305, %r305, %r106;
	add.s32 	%r306, %r306, 4;
	setp.lt.s32	%p59, %r306, %r14;
	@%p59 bra 	BB31_93;
	bra.uni 	BB31_99;

BB31_95:
	ld.global.f32 	%f325, [%rd17];
	ld.global.f32 	%f326, [%rd18];
	sub.f32 	%f327, %f325, %f326;
	ld.global.f32 	%f328, [%rd16];
	fma.rn.f32 	%f329, %f327, %f70, %f328;
	st.global.f32 	[%rd16], %f329;
	bra.uni 	BB31_99;

BB31_4:
	mov.f32 	%f352, 0f00000000;
	setp.lt.s32	%p7, %r14, 1;
	mov.f32 	%f353, %f352;
	mov.f32 	%f354, %f352;
	@%p7 bra 	BB31_14;

	and.b32  	%r18, %r14, 3;
	setp.eq.s32	%p8, %r18, 0;
	mov.f32 	%f352, 0f00000000;
	mov.u32 	%r275, 0;
	mov.f32 	%f353, %f352;
	mov.f32 	%f354, %f352;
	@%p8 bra 	BB31_11;

	setp.eq.s32	%p9, %r18, 1;
	mov.f32 	%f343, 0f00000000;
	mov.u32 	%r274, 0;
	mov.f32 	%f344, %f343;
	mov.f32 	%f345, %f343;
	@%p9 bra 	BB31_10;

	setp.eq.s32	%p10, %r18, 2;
	mov.f32 	%f340, 0f00000000;
	mov.u32 	%r273, 0;
	mov.f32 	%f341, %f340;
	mov.f32 	%f342, %f340;
	@%p10 bra 	BB31_9;

	ld.global.f32 	%f84, [%rd16];
	ld.global.f32 	%f85, [%rd19];
	fma.rn.f32 	%f342, %f84, %f85, 0f00000000;
	ld.global.f32 	%f86, [%rd17];
	add.f32 	%f341, %f86, 0f00000000;
	ld.global.f32 	%f87, [%rd18];
	add.f32 	%f340, %f87, 0f00000000;
	mov.u32 	%r273, 1;

BB31_9:
	neg.s32 	%r127, %r273;
	and.b32  	%r128, %r127, %r113;
	add.s32 	%r129, %r128, %r11;
	add.s32 	%r130, %r129, %r15;
	mul.wide.s32 	%rd97, %r130, 4;
	add.s64 	%rd98, %rd8, %rd97;
	add.s32 	%r131, %r273, %r13;
	mul.wide.s32 	%rd99, %r131, 4;
	add.s64 	%rd100, %rd7, %rd99;
	ld.global.f32 	%f88, [%rd100];
	ld.global.f32 	%f89, [%rd98];
	fma.rn.f32 	%f345, %f89, %f88, %f342;
	add.s64 	%rd101, %rd6, %rd97;
	ld.global.f32 	%f90, [%rd101];
	add.f32 	%f344, %f341, %f90;
	add.s64 	%rd102, %rd5, %rd97;
	ld.global.f32 	%f91, [%rd102];
	add.f32 	%f343, %f340, %f91;
	add.s32 	%r274, %r273, 1;

BB31_10:
	mad.lo.s32 	%r132, %r274, %r113, %r11;
	add.s32 	%r133, %r132, %r15;
	mul.wide.s32 	%rd103, %r133, 4;
	add.s64 	%rd104, %rd8, %rd103;
	add.s32 	%r134, %r274, %r13;
	mul.wide.s32 	%rd105, %r134, 4;
	add.s64 	%rd106, %rd7, %rd105;
	ld.global.f32 	%f92, [%rd106];
	ld.global.f32 	%f93, [%rd104];
	fma.rn.f32 	%f354, %f93, %f92, %f345;
	add.s64 	%rd107, %rd6, %rd103;
	ld.global.f32 	%f94, [%rd107];
	add.f32 	%f353, %f344, %f94;
	add.s64 	%rd108, %rd5, %rd103;
	ld.global.f32 	%f95, [%rd108];
	add.f32 	%f352, %f343, %f95;
	add.s32 	%r275, %r274, 1;

BB31_11:
	setp.lt.u32	%p11, %r14, 4;
	@%p11 bra 	BB31_14;

	mov.u32 	%r268, %tid.x;
	mov.u32 	%r267, %ntid.x;
	mov.u32 	%r266, %ctaid.x;
	mov.u32 	%r265, %nctaid.x;
	add.s32 	%r135, %r275, %r12;
	mul.wide.s32 	%rd109, %r135, 4;
	add.s64 	%rd264, %rd7, %rd109;
	mad.lo.s32 	%r137, %r265, %r115, %r266;
	shl.b32 	%r24, %r113, 2;
	mad.lo.s32 	%r138, %r267, %r137, %r268;
	sub.s32 	%r139, %r275, %r9;
	mad.lo.s32 	%r276, %r113, %r139, %r138;

BB31_13:
	add.s32 	%r140, %r276, %r15;
	mul.wide.s32 	%rd110, %r140, 4;
	add.s64 	%rd111, %rd8, %rd110;
	ld.global.f32 	%f96, [%rd264+-4];
	ld.global.f32 	%f97, [%rd111];
	fma.rn.f32 	%f98, %f97, %f96, %f354;
	add.s64 	%rd112, %rd6, %rd110;
	ld.global.f32 	%f99, [%rd112];
	add.f32 	%f100, %f353, %f99;
	add.s64 	%rd113, %rd5, %rd110;
	ld.global.f32 	%f101, [%rd113];
	add.f32 	%f102, %f352, %f101;
	cvt.s64.s32	%rd114, %r24;
	add.s64 	%rd115, %rd111, %rd114;
	ld.global.f32 	%f103, [%rd264];
	ld.global.f32 	%f104, [%rd115];
	fma.rn.f32 	%f105, %f104, %f103, %f98;
	add.s64 	%rd116, %rd112, %rd114;
	ld.global.f32 	%f106, [%rd116];
	add.f32 	%f107, %f100, %f106;
	add.s64 	%rd117, %rd113, %rd114;
	ld.global.f32 	%f108, [%rd117];
	add.f32 	%f109, %f102, %f108;
	add.s64 	%rd118, %rd115, %rd114;
	ld.global.f32 	%f110, [%rd264+4];
	ld.global.f32 	%f111, [%rd118];
	fma.rn.f32 	%f112, %f111, %f110, %f105;
	add.s64 	%rd119, %rd116, %rd114;
	ld.global.f32 	%f113, [%rd119];
	add.f32 	%f114, %f107, %f113;
	add.s64 	%rd120, %rd117, %rd114;
	ld.global.f32 	%f115, [%rd120];
	add.f32 	%f116, %f109, %f115;
	add.s64 	%rd121, %rd118, %rd114;
	ld.global.f32 	%f117, [%rd264+8];
	ld.global.f32 	%f118, [%rd121];
	fma.rn.f32 	%f354, %f118, %f117, %f112;
	add.s64 	%rd122, %rd119, %rd114;
	ld.global.f32 	%f119, [%rd122];
	add.f32 	%f353, %f114, %f119;
	add.s64 	%rd123, %rd120, %rd114;
	ld.global.f32 	%f120, [%rd123];
	add.f32 	%f352, %f116, %f120;
	add.s64 	%rd264, %rd264, 16;
	add.s32 	%r276, %r276, %r24;
	add.s32 	%r275, %r275, 4;
	setp.lt.s32	%p12, %r275, %r14;
	@%p12 bra 	BB31_13;

BB31_14:
	div.rn.f32 	%f31, %f354, %f3;
	setp.lt.s32	%p13, %r11, 3;
	@%p13 bra 	BB31_16;
	bra.uni 	BB31_15;

BB31_16:
	ld.const.f32 	%f123, [dc_hWet];
	mov.f32 	%f355, 0f00000000;
	setp.geu.f32	%p14, %f123, %f2;
	@%p14 bra 	BB31_18;

	sub.f32 	%f124, %f353, %f352;
	ld.const.f32 	%f125, [dc_theta_S];
	mul.f32 	%f126, %f1, %f125;
	fma.rn.f32 	%f127, %f31, %f126, %f124;
	fma.rn.f32 	%f128, %f127, %f70, %f31;
	cvt.f64.f32	%fd3, %f128;
	cvt.f64.f32	%fd4, %f125;
	mov.f64 	%fd5, 0d3FF0000000000000;
	sub.f64 	%fd6, %fd5, %fd4;
	cvt.f64.f32	%fd7, %f70;
	mul.f64 	%fd8, %fd7, %fd6;
	cvt.f64.f32	%fd9, %f1;
	mul.f64 	%fd10, %fd9, %fd8;
	sub.f64 	%fd11, %fd5, %fd10;
	div.rn.f64 	%fd12, %fd3, %fd11;
	cvt.rn.f32.f64	%f355, %fd12;
	bra.uni 	BB31_18;

BB31_97:
	mov.u32 	%r245, 0;
	st.global.u32 	[%rd16], %r245;
	bra.uni 	BB31_99;

BB31_15:
	sub.f32 	%f121, %f353, %f352;
	fma.rn.f32 	%f355, %f121, %f70, %f31;

BB31_18:
	@%p7 bra 	BB31_99;

	and.b32  	%r31, %r14, 3;
	setp.eq.s32	%p16, %r31, 0;
	mov.u32 	%r282, 0;
	@%p16 bra 	BB31_25;

	setp.eq.s32	%p17, %r31, 1;
	mov.u32 	%r279, 0;
	@%p17 bra 	BB31_24;

	setp.eq.s32	%p18, %r31, 2;
	mov.u32 	%r278, 0;
	@%p18 bra 	BB31_23;

	st.global.f32 	[%rd16], %f355;
	mov.u32 	%r278, 1;

BB31_23:
	neg.s32 	%r145, %r278;
	and.b32  	%r146, %r145, %r113;
	add.s32 	%r147, %r146, %r11;
	add.s32 	%r148, %r147, %r15;
	mul.wide.s32 	%rd124, %r148, 4;
	add.s64 	%rd125, %rd8, %rd124;
	st.global.f32 	[%rd125], %f355;
	add.s32 	%r279, %r278, 1;

BB31_24:
	mad.lo.s32 	%r149, %r279, %r113, %r11;
	add.s32 	%r150, %r149, %r15;
	mul.wide.s32 	%rd126, %r150, 4;
	add.s64 	%rd127, %rd8, %rd126;
	st.global.f32 	[%rd127], %f355;
	add.s32 	%r282, %r279, 1;

BB31_25:
	setp.lt.u32	%p19, %r14, 4;
	@%p19 bra 	BB31_99;

	mov.u32 	%r264, %tid.x;
	mov.u32 	%r263, %ntid.x;
	mov.u32 	%r262, %ctaid.x;
	mov.u32 	%r261, %nctaid.x;
	mad.lo.s32 	%r152, %r261, %r115, %r262;
	shl.b32 	%r37, %r113, 2;
	mad.lo.s32 	%r153, %r263, %r152, %r264;
	sub.s32 	%r154, %r282, %r9;
	mad.lo.s32 	%r281, %r113, %r154, %r153;

BB31_27:
	add.s32 	%r155, %r281, %r15;
	mul.wide.s32 	%rd128, %r155, 4;
	add.s64 	%rd129, %rd8, %rd128;
	st.global.f32 	[%rd129], %f355;
	cvt.s64.s32	%rd130, %r37;
	add.s64 	%rd131, %rd129, %rd130;
	st.global.f32 	[%rd131], %f355;
	add.s64 	%rd132, %rd131, %rd130;
	st.global.f32 	[%rd132], %f355;
	add.s64 	%rd133, %rd132, %rd130;
	st.global.f32 	[%rd133], %f355;
	add.s32 	%r281, %r281, %r37;
	add.s32 	%r282, %r282, 4;
	setp.lt.s32	%p20, %r282, %r14;
	@%p20 bra 	BB31_27;

BB31_99:
	ret;
}

	// .globl	gpu_cell_copyin_hdZNew_3d
.visible .entry gpu_cell_copyin_hdZNew_3d(
	.param .u64 gpu_cell_copyin_hdZNew_3d_param_0,
	.param .u64 gpu_cell_copyin_hdZNew_3d_param_1,
	.param .u64 gpu_cell_copyin_hdZNew_3d_param_2,
	.param .u64 gpu_cell_copyin_hdZNew_3d_param_3,
	.param .u64 gpu_cell_copyin_hdZNew_3d_param_4,
	.param .u64 gpu_cell_copyin_hdZNew_3d_param_5,
	.param .u32 gpu_cell_copyin_hdZNew_3d_param_6,
	.param .u32 gpu_cell_copyin_hdZNew_3d_param_7
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<24>;


	ld.param.u64 	%rd1, [gpu_cell_copyin_hdZNew_3d_param_0];
	ld.param.u64 	%rd2, [gpu_cell_copyin_hdZNew_3d_param_1];
	ld.param.u64 	%rd3, [gpu_cell_copyin_hdZNew_3d_param_2];
	ld.param.u64 	%rd4, [gpu_cell_copyin_hdZNew_3d_param_3];
	ld.param.u64 	%rd5, [gpu_cell_copyin_hdZNew_3d_param_4];
	ld.param.u64 	%rd6, [gpu_cell_copyin_hdZNew_3d_param_5];
	ld.param.u32 	%r3, [gpu_cell_copyin_hdZNew_3d_param_6];
	ld.param.u32 	%r4, [gpu_cell_copyin_hdZNew_3d_param_7];
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ctaid.y;
	mov.u32 	%r7, %tid.y;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	mov.u32 	%r9, %nctaid.x;
	mov.u32 	%r10, %ctaid.x;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	mad.lo.s32 	%r1, %r11, %r12, %r13;
	setp.ge.s32	%p1, %r1, %r4;
	@%p1 bra 	BB32_3;

	cvta.to.global.u64 	%rd7, %rd3;
	mul.wide.s32 	%rd8, %r1, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.u32 	%r14, [%rd9];
	add.s32 	%r2, %r14, -1;
	cvta.to.global.u64 	%rd10, %rd4;
	mul.wide.s32 	%rd11, %r2, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.u32 	%r15, [%rd12];
	setp.eq.s32	%p2, %r15, 0;
	@%p2 bra 	BB32_3;

	cvta.to.global.u64 	%rd13, %rd1;
	cvta.to.global.u64 	%rd14, %rd5;
	cvta.to.global.u64 	%rd15, %rd2;
	cvta.to.global.u64 	%rd16, %rd6;
	add.s64 	%rd18, %rd16, %rd8;
	ld.global.f32 	%f1, [%rd18];
	add.s64 	%rd19, %rd15, %rd8;
	st.global.f32 	[%rd19], %f1;
	add.s64 	%rd21, %rd14, %rd11;
	ld.global.f32 	%f2, [%rd21];
	mul.lo.s32 	%r16, %r1, %r3;
	mul.wide.s32 	%rd22, %r16, 4;
	add.s64 	%rd23, %rd13, %rd22;
	st.global.f32 	[%rd23], %f2;

BB32_3:
	ret;
}

	// .globl	gpu_cell_transport_mode_update1
.visible .entry gpu_cell_transport_mode_update1(
	.param .u64 gpu_cell_transport_mode_update1_param_0,
	.param .u64 gpu_cell_transport_mode_update1_param_1,
	.param .u64 gpu_cell_transport_mode_update1_param_2,
	.param .u64 gpu_cell_transport_mode_update1_param_3,
	.param .u64 gpu_cell_transport_mode_update1_param_4,
	.param .u64 gpu_cell_transport_mode_update1_param_5,
	.param .u64 gpu_cell_transport_mode_update1_param_6,
	.param .u64 gpu_cell_transport_mode_update1_param_7,
	.param .u64 gpu_cell_transport_mode_update1_param_8,
	.param .u64 gpu_cell_transport_mode_update1_param_9,
	.param .u32 gpu_cell_transport_mode_update1_param_10,
	.param .u32 gpu_cell_transport_mode_update1_param_11,
	.param .u32 gpu_cell_transport_mode_update1_param_12,
	.param .f32 gpu_cell_transport_mode_update1_param_13
)
{
	.reg .pred 	%p<8>;
	.reg .f32 	%f<24>;
	.reg .b32 	%r<23>;
	.reg .f64 	%fd<7>;
	.reg .b64 	%rd<41>;


	ld.param.u64 	%rd4, [gpu_cell_transport_mode_update1_param_0];
	ld.param.u64 	%rd5, [gpu_cell_transport_mode_update1_param_1];
	ld.param.u64 	%rd6, [gpu_cell_transport_mode_update1_param_2];
	ld.param.u64 	%rd7, [gpu_cell_transport_mode_update1_param_3];
	ld.param.u64 	%rd8, [gpu_cell_transport_mode_update1_param_4];
	ld.param.u64 	%rd9, [gpu_cell_transport_mode_update1_param_5];
	ld.param.u64 	%rd10, [gpu_cell_transport_mode_update1_param_6];
	ld.param.u64 	%rd11, [gpu_cell_transport_mode_update1_param_7];
	ld.param.u64 	%rd13, [gpu_cell_transport_mode_update1_param_8];
	ld.param.u64 	%rd12, [gpu_cell_transport_mode_update1_param_9];
	ld.param.u32 	%r5, [gpu_cell_transport_mode_update1_param_10];
	ld.param.u32 	%r7, [gpu_cell_transport_mode_update1_param_11];
	ld.param.u32 	%r6, [gpu_cell_transport_mode_update1_param_12];
	ld.param.f32 	%f8, [gpu_cell_transport_mode_update1_param_13];
	cvta.to.global.u64 	%rd1, %rd13;
	mov.u32 	%r8, %ntid.y;
	mov.u32 	%r9, %ctaid.y;
	mov.u32 	%r10, %tid.y;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %nctaid.x;
	mov.u32 	%r13, %ctaid.x;
	mad.lo.s32 	%r14, %r11, %r12, %r13;
	mov.u32 	%r15, %ntid.x;
	mov.u32 	%r16, %tid.x;
	mad.lo.s32 	%r1, %r14, %r15, %r16;
	setp.ge.s32	%p1, %r1, %r7;
	@%p1 bra 	BB33_14;

	cvta.to.global.u64 	%rd14, %rd7;
	mul.wide.s32 	%rd15, %r1, 4;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.u32 	%r17, [%rd16];
	add.s32 	%r2, %r17, -1;
	cvta.to.global.u64 	%rd17, %rd8;
	mul.wide.s32 	%rd18, %r2, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.global.u32 	%r18, [%rd19];
	add.s32 	%r19, %r18, -1;
	sub.s32 	%r3, %r1, %r19;
	cvta.to.global.u64 	%rd20, %rd6;
	add.s64 	%rd21, %rd20, %rd18;
	ld.global.u32 	%r4, [%rd21];
	cvt.f64.f32	%fd1, %f8;
	mov.f64 	%fd2, 0d3FF0000000000000;
	sub.f64 	%fd3, %fd2, %fd1;
	mul.lo.s32 	%r20, %r1, %r5;
	cvta.to.global.u64 	%rd22, %rd9;
	mul.wide.s32 	%rd23, %r20, 4;
	add.s64 	%rd24, %rd22, %rd23;
	ld.global.f32 	%f9, [%rd24];
	cvt.f64.f32	%fd4, %f9;
	cvta.to.global.u64 	%rd25, %rd10;
	add.s64 	%rd26, %rd25, %rd23;
	ld.global.f32 	%f10, [%rd26];
	mul.f32 	%f11, %f10, %f8;
	cvt.f64.f32	%fd5, %f11;
	fma.rn.f64 	%fd6, %fd3, %fd4, %fd5;
	cvt.rn.f32.f64	%f1, %fd6;
	setp.ne.s32	%p2, %r1, %r19;
	@%p2 bra 	BB33_3;

	cvta.to.global.u64 	%rd27, %rd4;
	add.s64 	%rd29, %rd27, %rd18;
	st.global.f32 	[%rd29], %f1;

BB33_3:
	setp.eq.s32	%p3, %r4, 1;
	cvta.to.global.u64 	%rd30, %rd5;
	add.s64 	%rd2, %rd30, %rd15;
	@%p3 bra 	BB33_13;
	bra.uni 	BB33_4;

BB33_13:
	st.global.f32 	[%rd2], %f1;
	bra.uni 	BB33_14;

BB33_4:
	cvta.to.global.u64 	%rd32, %rd12;
	ld.const.u32 	%r21, [dc_vert_mesh_typ];
	setp.eq.s32	%p4, %r21, 0;
	mul.wide.s32 	%rd33, %r3, 4;
	add.s64 	%rd3, %rd32, %rd33;
	@%p4 bra 	BB33_12;

	cvta.to.global.u64 	%rd34, %rd11;
	add.s64 	%rd36, %rd34, %rd18;
	ld.global.f32 	%f2, [%rd36];
	setp.lt.s32	%p5, %r3, %r6;
	@%p5 bra 	BB33_9;
	bra.uni 	BB33_6;

BB33_9:
	setp.gt.s32	%p7, %r4, %r6;
	@%p7 bra 	BB33_11;
	bra.uni 	BB33_10;

BB33_11:
	mul.wide.s32 	%rd39, %r6, 4;
	add.s64 	%rd40, %rd1, %rd39;
	ld.global.f32 	%f14, [%rd40];
	sub.f32 	%f15, %f14, %f2;
	sub.f32 	%f16, %f1, %f15;
	cvt.rn.f32.s32	%f17, %r6;
	div.rn.f32 	%f6, %f16, %f17;
	st.global.f32 	[%rd2], %f6;
	bra.uni 	BB33_14;

BB33_12:
	ld.global.f32 	%f18, [%rd3];
	mul.f32 	%f19, %f1, %f18;
	st.global.f32 	[%rd2], %f19;
	bra.uni 	BB33_14;

BB33_6:
	add.s32 	%r22, %r4, -1;
	setp.gt.s32	%p6, %r22, %r3;
	@%p6 bra 	BB33_8;
	bra.uni 	BB33_7;

BB33_8:
	ld.global.f32 	%f4, [%rd3];
	st.global.f32 	[%rd2], %f4;
	bra.uni 	BB33_14;

BB33_10:
	cvt.rn.f32.s32	%f13, %r4;
	div.rn.f32 	%f5, %f1, %f13;
	st.global.f32 	[%rd2], %f5;
	bra.uni 	BB33_14;

BB33_7:
	add.s64 	%rd38, %rd1, %rd33;
	ld.global.f32 	%f12, [%rd38];
	sub.f32 	%f3, %f12, %f2;
	st.global.f32 	[%rd2], %f3;

BB33_14:
	ret;
}

	// .globl	gpu_cell_transport_mode_update2
.visible .entry gpu_cell_transport_mode_update2(
	.param .u64 gpu_cell_transport_mode_update2_param_0,
	.param .u64 gpu_cell_transport_mode_update2_param_1,
	.param .u64 gpu_cell_transport_mode_update2_param_2,
	.param .u64 gpu_cell_transport_mode_update2_param_3,
	.param .u64 gpu_cell_transport_mode_update2_param_4,
	.param .u64 gpu_cell_transport_mode_update2_param_5,
	.param .u64 gpu_cell_transport_mode_update2_param_6,
	.param .u32 gpu_cell_transport_mode_update2_param_7,
	.param .u32 gpu_cell_transport_mode_update2_param_8,
	.param .u32 gpu_cell_transport_mode_update2_param_9,
	.param .f32 gpu_cell_transport_mode_update2_param_10
)
{
	.reg .pred 	%p<11>;
	.reg .f32 	%f<23>;
	.reg .b32 	%r<22>;
	.reg .f64 	%fd<9>;
	.reg .b64 	%rd<30>;


	ld.param.u64 	%rd5, [gpu_cell_transport_mode_update2_param_0];
	ld.param.u64 	%rd6, [gpu_cell_transport_mode_update2_param_1];
	ld.param.u64 	%rd7, [gpu_cell_transport_mode_update2_param_2];
	ld.param.u64 	%rd8, [gpu_cell_transport_mode_update2_param_3];
	ld.param.u64 	%rd9, [gpu_cell_transport_mode_update2_param_4];
	ld.param.u64 	%rd10, [gpu_cell_transport_mode_update2_param_5];
	ld.param.u64 	%rd11, [gpu_cell_transport_mode_update2_param_6];
	ld.param.u32 	%r5, [gpu_cell_transport_mode_update2_param_7];
	ld.param.u32 	%r6, [gpu_cell_transport_mode_update2_param_8];
	ld.param.u32 	%r7, [gpu_cell_transport_mode_update2_param_9];
	ld.param.f32 	%f9, [gpu_cell_transport_mode_update2_param_10];
	mov.u32 	%r8, %ntid.y;
	mov.u32 	%r9, %ctaid.y;
	mov.u32 	%r10, %tid.y;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %nctaid.x;
	mov.u32 	%r13, %ctaid.x;
	mad.lo.s32 	%r14, %r11, %r12, %r13;
	mov.u32 	%r15, %ntid.x;
	mov.u32 	%r16, %tid.x;
	mad.lo.s32 	%r1, %r14, %r15, %r16;
	mul.lo.s32 	%r17, %r7, %r5;
	setp.ge.s32	%p1, %r1, %r17;
	@%p1 bra 	BB34_10;

	cvta.to.global.u64 	%rd1, %rd6;
	div.s32 	%r2, %r1, %r5;
	mul.lo.s32 	%r3, %r2, %r5;
	sub.s32 	%r4, %r1, %r3;
	cvt.s64.s32	%rd2, %r2;
	setp.eq.s32	%p2, %r1, %r3;
	@%p2 bra 	BB34_10;

	mul.wide.s32 	%rd12, %r2, 4;
	add.s64 	%rd13, %rd1, %rd12;
	ld.global.u32 	%r18, [%rd13];
	add.s32 	%r19, %r18, -1;
	cvta.to.global.u64 	%rd3, %rd5;
	cvta.to.global.u64 	%rd14, %rd7;
	mul.wide.s32 	%rd15, %r19, 4;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.f32 	%f1, [%rd16];
	mul.wide.s32 	%rd17, %r1, 4;
	add.s64 	%rd4, %rd3, %rd17;
	setp.lt.s32	%p3, %r4, %r6;
	@%p3 bra 	BB34_7;
	bra.uni 	BB34_3;

BB34_7:
	ld.const.f32 	%f17, [dc_hWet];
	setp.lt.f32	%p8, %f1, %f17;
	setp.lt.s32	%p9, %r4, 3;
	and.pred  	%p10, %p8, %p9;
	mov.f32 	%f22, 0f00000000;
	@%p10 bra 	BB34_9;

	cvta.to.global.u64 	%rd25, %rd11;
	cvta.to.global.u64 	%rd26, %rd10;
	cvt.u32.u64	%r20, %rd2;
	cvt.f64.f32	%fd3, %f9;
	mov.f64 	%fd4, 0d3FF0000000000000;
	sub.f64 	%fd5, %fd4, %fd3;
	mad.lo.s32 	%r21, %r20, %r6, %r4;
	mul.wide.s32 	%rd27, %r21, 4;
	add.s64 	%rd28, %rd26, %rd27;
	ld.global.f32 	%f18, [%rd28];
	cvt.f64.f32	%fd6, %f18;
	add.s64 	%rd29, %rd25, %rd27;
	ld.global.f32 	%f19, [%rd29];
	mul.f32 	%f20, %f19, %f9;
	cvt.f64.f32	%fd7, %f20;
	fma.rn.f64 	%fd8, %fd5, %fd6, %fd7;
	cvt.rn.f32.f64	%f22, %fd8;
	bra.uni 	BB34_9;

BB34_3:
	mul.wide.s32 	%rd18, %r3, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.f32 	%f2, [%rd19];
	ld.const.f32 	%f3, [dc_hDry];
	cvt.f64.f32	%fd1, %f3;
	div.rn.f64 	%fd2, %fd1, 0d4024000000000000;
	mov.f32 	%f21, 0f34000000;
	setp.leu.f64	%p4, %fd2, 0d3E80000000000000;
	@%p4 bra 	BB34_5;

	div.rn.f32 	%f21, %f3, 0f41200000;

BB34_5:
	setp.gt.f32	%p5, %f1, %f21;
	setp.gt.f32	%p6, %f2, %f21;
	and.pred  	%p7, %p6, %p5;
	mov.f32 	%f22, 0f00000000;
	@!%p7 bra 	BB34_9;
	bra.uni 	BB34_6;

BB34_6:
	cvta.to.global.u64 	%rd20, %rd8;
	cvta.to.global.u64 	%rd21, %rd9;
	add.s64 	%rd23, %rd21, %rd12;
	add.s64 	%rd24, %rd20, %rd12;
	ld.global.f32 	%f12, [%rd24];
	ld.global.f32 	%f13, [%rd23];
	div.rn.f32 	%f14, %f13, %f12;
	ld.global.f32 	%f15, [%rd4];
	mul.f32 	%f22, %f14, %f15;

BB34_9:
	st.global.f32 	[%rd4], %f22;

BB34_10:
	ret;
}

	// .globl	gpu_cell_transport_mode_update3
.visible .entry gpu_cell_transport_mode_update3(
	.param .u64 gpu_cell_transport_mode_update3_param_0,
	.param .u64 gpu_cell_transport_mode_update3_param_1,
	.param .u64 gpu_cell_transport_mode_update3_param_2,
	.param .u64 gpu_cell_transport_mode_update3_param_3,
	.param .u64 gpu_cell_transport_mode_update3_param_4,
	.param .u32 gpu_cell_transport_mode_update3_param_5,
	.param .u32 gpu_cell_transport_mode_update3_param_6
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<16>;
	.reg .b64 	%rd<19>;


	ld.param.u64 	%rd1, [gpu_cell_transport_mode_update3_param_0];
	ld.param.u64 	%rd2, [gpu_cell_transport_mode_update3_param_1];
	ld.param.u64 	%rd3, [gpu_cell_transport_mode_update3_param_2];
	ld.param.u64 	%rd4, [gpu_cell_transport_mode_update3_param_3];
	ld.param.u64 	%rd5, [gpu_cell_transport_mode_update3_param_4];
	ld.param.u32 	%r2, [gpu_cell_transport_mode_update3_param_5];
	ld.param.u32 	%r3, [gpu_cell_transport_mode_update3_param_6];
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ctaid.y;
	mov.u32 	%r7, %tid.y;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	mov.u32 	%r9, %nctaid.x;
	mad.lo.s32 	%r10, %r8, %r9, %r4;
	mov.u32 	%r11, %ntid.x;
	mov.u32 	%r12, %tid.x;
	mad.lo.s32 	%r1, %r10, %r11, %r12;
	setp.ge.s32	%p1, %r1, %r3;
	@%p1 bra 	BB35_2;

	cvta.to.global.u64 	%rd6, %rd3;
	mul.wide.s32 	%rd7, %r1, 4;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.u32 	%r13, [%rd8];
	add.s32 	%r14, %r13, -1;
	cvta.to.global.u64 	%rd9, %rd4;
	mul.wide.s32 	%rd10, %r14, 4;
	add.s64 	%rd11, %rd9, %rd10;
	ld.global.f32 	%f1, [%rd11];
	mul.lo.s32 	%r15, %r1, %r2;
	cvta.to.global.u64 	%rd12, %rd1;
	mul.wide.s32 	%rd13, %r15, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.global.f32 	[%rd14], %f1;
	cvta.to.global.u64 	%rd15, %rd5;
	add.s64 	%rd16, %rd15, %rd7;
	ld.global.f32 	%f2, [%rd16];
	cvta.to.global.u64 	%rd17, %rd2;
	add.s64 	%rd18, %rd17, %rd7;
	st.global.f32 	[%rd18], %f2;

BB35_2:
	ret;
}

	// .globl	gpu_cell_timeint_check_scalar
.visible .entry gpu_cell_timeint_check_scalar(
	.param .u64 gpu_cell_timeint_check_scalar_param_0,
	.param .u32 gpu_cell_timeint_check_scalar_param_1,
	.param .u32 gpu_cell_timeint_check_scalar_param_2
)
{
	.reg .pred 	%p<11>;
	.reg .f32 	%f<7>;
	.reg .b32 	%r<40>;
	.reg .f64 	%fd<3>;
	.reg .b64 	%rd<15>;


	ld.param.u64 	%rd6, [gpu_cell_timeint_check_scalar_param_0];
	ld.param.u32 	%r18, [gpu_cell_timeint_check_scalar_param_1];
	ld.param.u32 	%r19, [gpu_cell_timeint_check_scalar_param_2];
	cvta.to.global.u64 	%rd1, %rd6;
	ld.const.f32 	%f4, [dc_hDry];
	cvt.f64.f32	%fd2, %f4;
	mul.f64 	%fd1, %fd2, 0d3F847AE147AE147B;
	setp.lt.f64	%p1, %fd1, 0d3EE9000000000000;
	mov.f32 	%f6, 0f37480000;
	@%p1 bra 	BB36_2;

	cvt.rn.f32.f64	%f6, %fd1;

BB36_2:
	mov.u32 	%r1, %ntid.y;
	mov.u32 	%r2, %ctaid.y;
	mov.u32 	%r3, %tid.y;
	mad.lo.s32 	%r20, %r1, %r2, %r3;
	mov.u32 	%r4, %nctaid.x;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r21, %r20, %r4, %r5;
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %tid.x;
	mad.lo.s32 	%r8, %r21, %r6, %r7;
	setp.ge.s32	%p2, %r8, %r19;
	@%p2 bra 	BB36_13;

	mul.lo.s32 	%r9, %r8, %r18;
	mul.wide.s32 	%rd7, %r9, 4;
	add.s64 	%rd2, %rd1, %rd7;
	ld.global.f32 	%f5, [%rd2];
	setp.lt.f32	%p3, %f5, %f6;
	setp.gt.s32	%p4, %r18, 3;
	and.pred  	%p5, %p3, %p4;
	@!%p5 bra 	BB36_13;
	bra.uni 	BB36_4;

BB36_4:
	add.s32 	%r10, %r18, -3;
	and.b32  	%r25, %r10, 3;
	mov.u32 	%r36, 3;
	setp.eq.s32	%p6, %r25, 0;
	@%p6 bra 	BB36_10;

	setp.eq.s32	%p7, %r25, 1;
	@%p7 bra 	BB36_9;

	setp.eq.s32	%p8, %r25, 2;
	@%p8 bra 	BB36_8;

	mov.u32 	%r27, 0;
	st.global.u32 	[%rd2+12], %r27;
	mov.u32 	%r36, 4;

BB36_8:
	add.s32 	%r28, %r36, %r9;
	mul.wide.s32 	%rd8, %r28, 4;
	add.s64 	%rd9, %rd1, %rd8;
	mov.u32 	%r29, 0;
	st.global.u32 	[%rd9], %r29;
	add.s32 	%r36, %r36, 1;

BB36_9:
	add.s32 	%r30, %r36, %r9;
	mul.wide.s32 	%rd10, %r30, 4;
	add.s64 	%rd11, %rd1, %rd10;
	mov.u32 	%r31, 0;
	st.global.u32 	[%rd11], %r31;
	add.s32 	%r36, %r36, 1;

BB36_10:
	setp.lt.u32	%p9, %r10, 4;
	@%p9 bra 	BB36_13;

	mad.lo.s32 	%r33, %r4, %r20, %r5;
	mad.lo.s32 	%r34, %r6, %r33, %r7;
	mad.lo.s32 	%r35, %r18, %r34, %r36;
	mul.wide.s32 	%rd12, %r35, 4;
	add.s64 	%rd14, %rd1, %rd12;

BB36_12:
	mov.u64 	%rd13, 0;
	st.global.u32 	[%rd14+4], %rd13;
	st.global.u32 	[%rd14], %rd13;
	st.global.u32 	[%rd14+12], %rd13;
	st.global.u32 	[%rd14+8], %rd13;
	add.s64 	%rd14, %rd14, 16;
	add.s32 	%r36, %r36, 4;
	setp.lt.s32	%p10, %r36, %r18;
	@%p10 bra 	BB36_12;

BB36_13:
	ret;
}

	// .globl	gpu_cell_calc_uprim
.visible .entry gpu_cell_calc_uprim(
	.param .u64 gpu_cell_calc_uprim_param_0,
	.param .u64 gpu_cell_calc_uprim_param_1,
	.param .u64 gpu_cell_calc_uprim_param_2,
	.param .u64 gpu_cell_calc_uprim_param_3,
	.param .u64 gpu_cell_calc_uprim_param_4,
	.param .u64 gpu_cell_calc_uprim_param_5,
	.param .u32 gpu_cell_calc_uprim_param_6,
	.param .u32 gpu_cell_calc_uprim_param_7
)
{
	.reg .pred 	%p<5>;
	.reg .f32 	%f<6>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<23>;


	ld.param.u64 	%rd3, [gpu_cell_calc_uprim_param_0];
	ld.param.u64 	%rd4, [gpu_cell_calc_uprim_param_1];
	ld.param.u64 	%rd5, [gpu_cell_calc_uprim_param_3];
	ld.param.u64 	%rd7, [gpu_cell_calc_uprim_param_4];
	ld.param.u64 	%rd6, [gpu_cell_calc_uprim_param_5];
	ld.param.u32 	%r4, [gpu_cell_calc_uprim_param_6];
	ld.param.u32 	%r5, [gpu_cell_calc_uprim_param_7];
	cvta.to.global.u64 	%rd1, %rd7;
	mov.u32 	%r6, %ntid.y;
	mov.u32 	%r7, %ctaid.y;
	mov.u32 	%r8, %tid.y;
	mad.lo.s32 	%r9, %r6, %r7, %r8;
	mov.u32 	%r10, %nctaid.x;
	mov.u32 	%r11, %ctaid.x;
	mad.lo.s32 	%r12, %r9, %r10, %r11;
	mov.u32 	%r13, %ntid.x;
	mov.u32 	%r14, %tid.x;
	mad.lo.s32 	%r1, %r12, %r13, %r14;
	mul.lo.s32 	%r15, %r5, %r4;
	setp.ge.s32	%p1, %r1, %r15;
	@%p1 bra 	BB37_7;

	cvta.to.global.u64 	%rd8, %rd4;
	div.s32 	%r2, %r1, %r4;
	mul.wide.s32 	%rd9, %r2, 4;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.u32 	%r16, [%rd10];
	add.s32 	%r3, %r16, -1;
	cvta.to.global.u64 	%rd11, %rd5;
	mul.wide.s32 	%rd12, %r3, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.u32 	%r17, [%rd13];
	setp.eq.s32	%p2, %r17, 0;
	@%p2 bra 	BB37_7;

	cvta.to.global.u64 	%rd14, %rd3;
	mul.lo.s32 	%r18, %r2, %r4;
	mul.wide.s32 	%rd15, %r18, 4;
	add.s64 	%rd16, %rd1, %rd15;
	ld.global.f32 	%f1, [%rd16];
	mul.wide.s32 	%rd17, %r1, 4;
	add.s64 	%rd2, %rd14, %rd17;
	setp.eq.s32	%p3, %r1, %r18;
	@%p3 bra 	BB37_6;
	bra.uni 	BB37_3;

BB37_6:
	cvta.to.global.u64 	%rd20, %rd6;
	add.s64 	%rd22, %rd20, %rd12;
	ld.global.f32 	%f4, [%rd22];
	add.f32 	%f5, %f1, %f4;
	st.global.f32 	[%rd2], %f5;
	bra.uni 	BB37_7;

BB37_3:
	setp.gt.f32	%p4, %f1, 0f37480000;
	@%p4 bra 	BB37_5;
	bra.uni 	BB37_4;

BB37_5:
	add.s64 	%rd19, %rd1, %rd17;
	ld.global.f32 	%f2, [%rd19];
	div.rn.f32 	%f3, %f2, %f1;
	st.global.f32 	[%rd2], %f3;
	bra.uni 	BB37_7;

BB37_4:
	mov.u32 	%r19, 0;
	st.global.u32 	[%rd2], %r19;

BB37_7:
	ret;
}

	// .globl	gpu_cell_reconstruct_lcd
.visible .entry gpu_cell_reconstruct_lcd(
	.param .u64 gpu_cell_reconstruct_lcd_param_0,
	.param .u64 gpu_cell_reconstruct_lcd_param_1,
	.param .u64 gpu_cell_reconstruct_lcd_param_2,
	.param .u64 gpu_cell_reconstruct_lcd_param_3,
	.param .u64 gpu_cell_reconstruct_lcd_param_4,
	.param .u64 gpu_cell_reconstruct_lcd_param_5,
	.param .u64 gpu_cell_reconstruct_lcd_param_6,
	.param .u64 gpu_cell_reconstruct_lcd_param_7,
	.param .u64 gpu_cell_reconstruct_lcd_param_8,
	.param .u64 gpu_cell_reconstruct_lcd_param_9,
	.param .u64 gpu_cell_reconstruct_lcd_param_10,
	.param .u64 gpu_cell_reconstruct_lcd_param_11,
	.param .u64 gpu_cell_reconstruct_lcd_param_12,
	.param .u64 gpu_cell_reconstruct_lcd_param_13,
	.param .u64 gpu_cell_reconstruct_lcd_param_14,
	.param .u64 gpu_cell_reconstruct_lcd_param_15,
	.param .u64 gpu_cell_reconstruct_lcd_param_16,
	.param .u64 gpu_cell_reconstruct_lcd_param_17,
	.param .u64 gpu_cell_reconstruct_lcd_param_18,
	.param .u64 gpu_cell_reconstruct_lcd_param_19,
	.param .u32 gpu_cell_reconstruct_lcd_param_20,
	.param .u32 gpu_cell_reconstruct_lcd_param_21
)
{
	.local .align 16 .b8 	__local_depot38[128];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<382>;
	.reg .b16 	%rs<13>;
	.reg .f32 	%f<1598>;
	.reg .b32 	%r<574>;
	.reg .f64 	%fd<358>;
	.reg .b64 	%rd<556>;


	mov.u64 	%SPL, __local_depot38;
	ld.param.u64 	%rd74, [gpu_cell_reconstruct_lcd_param_0];
	ld.param.u64 	%rd75, [gpu_cell_reconstruct_lcd_param_7];
	ld.param.u64 	%rd78, [gpu_cell_reconstruct_lcd_param_10];
	ld.param.u64 	%rd79, [gpu_cell_reconstruct_lcd_param_12];
	ld.param.u64 	%rd80, [gpu_cell_reconstruct_lcd_param_13];
	ld.param.u64 	%rd81, [gpu_cell_reconstruct_lcd_param_14];
	ld.param.u64 	%rd82, [gpu_cell_reconstruct_lcd_param_15];
	ld.param.u64 	%rd83, [gpu_cell_reconstruct_lcd_param_16];
	ld.param.u64 	%rd84, [gpu_cell_reconstruct_lcd_param_17];
	ld.param.u64 	%rd85, [gpu_cell_reconstruct_lcd_param_19];
	ld.param.u32 	%r187, [gpu_cell_reconstruct_lcd_param_20];
	ld.param.u32 	%r188, [gpu_cell_reconstruct_lcd_param_21];
	cvta.to.global.u64 	%rd1, %rd79;
	cvta.to.global.u64 	%rd2, %rd80;
	cvta.to.global.u64 	%rd3, %rd78;
	cvta.to.global.u64 	%rd4, %rd75;
	cvta.to.global.u64 	%rd5, %rd82;
	cvta.to.global.u64 	%rd6, %rd81;
	cvta.to.global.u64 	%rd7, %rd74;
	cvta.to.global.u64 	%rd8, %rd85;
	cvta.to.global.u64 	%rd9, %rd84;
	cvta.to.global.u64 	%rd10, %rd83;
	add.u64 	%rd13, %SPL, 0;
	add.u64 	%rd14, %SPL, 16;
	add.u64 	%rd15, %SPL, 32;
	add.u64 	%rd16, %SPL, 48;
	add.u64 	%rd17, %SPL, 64;
	add.u64 	%rd18, %SPL, 80;
	add.u64 	%rd19, %SPL, 112;
	mov.u32 	%r1, %ntid.y;
	mov.u32 	%r2, %ctaid.y;
	mov.u32 	%r3, %tid.y;
	mad.lo.s32 	%r189, %r1, %r2, %r3;
	mov.u32 	%r4, %nctaid.x;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r190, %r189, %r4, %r5;
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %tid.x;
	mad.lo.s32 	%r8, %r190, %r6, %r7;
	mul.lo.s32 	%r191, %r188, %r187;
	setp.ge.s32	%p1, %r8, %r191;
	@%p1 bra 	BB38_393;

	ld.param.u64 	%rd534, [gpu_cell_reconstruct_lcd_param_4];
	ld.param.u64 	%rd533, [gpu_cell_reconstruct_lcd_param_2];
	cvta.to.global.u64 	%rd93, %rd533;
	div.s32 	%r9, %r8, %r187;
	mul.wide.s32 	%rd94, %r9, 4;
	add.s64 	%rd95, %rd93, %rd94;
	ld.global.u32 	%r10, [%rd95];
	add.s32 	%r11, %r10, -1;
	cvta.to.global.u64 	%rd96, %rd534;
	mul.wide.s32 	%rd97, %r11, 4;
	add.s64 	%rd98, %rd96, %rd97;
	ld.global.u32 	%r192, [%rd98];
	setp.eq.s32	%p2, %r192, 0;
	@%p2 bra 	BB38_393;

	ld.param.u64 	%rd544, [gpu_cell_reconstruct_lcd_param_8];
	cvta.to.global.u64 	%rd543, %rd544;
	ld.param.u64 	%rd532, [gpu_cell_reconstruct_lcd_param_3];
	ld.param.u64 	%rd531, [gpu_cell_reconstruct_lcd_param_6];
	cvta.to.global.u64 	%rd99, %rd531;
	cvta.to.global.u64 	%rd100, %rd532;
	add.s64 	%rd102, %rd100, %rd97;
	ld.global.u32 	%r193, [%rd102];
	mul.lo.s32 	%r13, %r9, %r187;
	sub.s32 	%r14, %r8, %r13;
	add.s64 	%rd103, %rd99, %rd97;
	ld.global.u32 	%r15, [%rd103];
	mul.wide.s32 	%rd104, %r8, 4;
	add.s64 	%rd21, %rd543, %rd104;
	shl.b32 	%r16, %r9, 2;
	mad.lo.s32 	%r194, %r16, %r187, %r14;
	mul.wide.s32 	%rd105, %r194, 4;
	add.s64 	%rd22, %rd7, %rd105;
	setp.lt.s32	%p3, %r15, 1;
	@%p3 bra 	BB38_12;

	and.b32  	%r18, %r15, 3;
	setp.eq.s32	%p4, %r18, 0;
	mov.u32 	%r505, 0;
	@%p4 bra 	BB38_9;

	setp.eq.s32	%p5, %r18, 1;
	mov.u32 	%r502, 0;
	@%p5 bra 	BB38_8;

	setp.eq.s32	%p6, %r18, 2;
	mov.u32 	%r501, 0;
	@%p6 bra 	BB38_7;

	ld.global.f32 	%f499, [%rd21];
	st.global.f32 	[%rd22], %f499;
	mov.u32 	%r501, 1;

BB38_7:
	ld.global.f32 	%f500, [%rd21];
	add.s32 	%r199, %r501, %r16;
	mad.lo.s32 	%r200, %r199, %r187, %r14;
	mul.wide.s32 	%rd106, %r200, 4;
	add.s64 	%rd107, %rd7, %rd106;
	st.global.f32 	[%rd107], %f500;
	add.s32 	%r502, %r501, 1;

BB38_8:
	ld.global.f32 	%f501, [%rd21];
	add.s32 	%r201, %r502, %r16;
	mad.lo.s32 	%r202, %r201, %r187, %r14;
	mul.wide.s32 	%rd108, %r202, 4;
	add.s64 	%rd109, %rd7, %rd108;
	st.global.f32 	[%rd109], %f501;
	add.s32 	%r505, %r502, 1;

BB38_9:
	setp.lt.u32	%p7, %r15, 4;
	@%p7 bra 	BB38_12;

	mov.u32 	%r480, %tid.x;
	mov.u32 	%r479, %ntid.x;
	mov.u32 	%r478, %ctaid.x;
	mov.u32 	%r477, %nctaid.x;
	div.s32 	%r476, %r8, %r187;
	mad.lo.s32 	%r204, %r477, %r189, %r478;
	shl.b32 	%r24, %r187, 2;
	mad.lo.s32 	%r205, %r479, %r204, %r480;
	mad.lo.s32 	%r206, %r476, 3, %r505;
	mad.lo.s32 	%r504, %r187, %r206, %r205;

BB38_11:
	ld.global.f32 	%f502, [%rd21];
	mul.wide.s32 	%rd110, %r504, 4;
	add.s64 	%rd111, %rd7, %rd110;
	st.global.f32 	[%rd111], %f502;
	ld.global.f32 	%f503, [%rd21];
	cvt.s64.s32	%rd112, %r24;
	add.s64 	%rd113, %rd111, %rd112;
	st.global.f32 	[%rd113], %f503;
	ld.global.f32 	%f504, [%rd21];
	add.s64 	%rd114, %rd113, %rd112;
	st.global.f32 	[%rd114], %f504;
	ld.global.f32 	%f505, [%rd21];
	add.s64 	%rd115, %rd114, %rd112;
	st.global.f32 	[%rd115], %f505;
	add.s32 	%r504, %r504, %r24;
	add.s32 	%r505, %r505, 4;
	setp.lt.s32	%p8, %r505, %r15;
	@%p8 bra 	BB38_11;

BB38_12:
	add.s32 	%r481, %r10, -1;
	mul.wide.s32 	%rd508, %r481, 4;
	ld.param.u64 	%rd501, [gpu_cell_reconstruct_lcd_param_5];
	cvta.to.global.u64 	%rd116, %rd501;
	add.s64 	%rd118, %rd116, %rd508;
	ld.global.u32 	%r207, [%rd118];
	setp.eq.s32	%p9, %r207, 0;
	@%p9 bra 	BB38_393;

	add.s32 	%r457, %r193, -1;
	ld.param.u64 	%rd504, [gpu_cell_reconstruct_lcd_param_1];
	ld.param.u64 	%rd503, [gpu_cell_reconstruct_lcd_param_8];
	cvta.to.global.u64 	%rd502, %rd503;
	cvta.to.global.u64 	%rd119, %rd504;
	shl.b32 	%r208, %r8, 1;
	mul.wide.s32 	%rd120, %r208, 4;
	add.s64 	%rd23, %rd119, %rd120;
	mov.u32 	%r209, 0;
	st.global.u32 	[%rd23], %r209;
	st.global.u32 	[%rd23+4], %r209;
	mul.lo.s32 	%r31, %r457, %r187;
	mul.wide.s32 	%rd121, %r31, 4;
	add.s64 	%rd122, %rd502, %rd121;
	ld.const.f32 	%f506, [dc_hWet];
	ld.global.f32 	%f1, [%rd122];
	setp.lt.f32	%p10, %f1, %f506;
	@%p10 bra 	BB38_393;

	@%p3 bra 	BB38_23;

	add.s32 	%r475, %r193, -1;
	shl.b32 	%r32, %r475, 2;
	and.b32  	%r33, %r15, 3;
	setp.eq.s32	%p12, %r33, 0;
	mov.u32 	%r509, 0;
	@%p12 bra 	BB38_21;

	and.b32  	%r486, %r15, 3;
	setp.eq.s32	%p13, %r486, 1;
	mov.u32 	%r507, 0;
	@%p13 bra 	BB38_20;

	and.b32  	%r487, %r15, 3;
	setp.eq.s32	%p14, %r487, 2;
	mov.u32 	%r506, 0;
	@%p14 bra 	BB38_19;

	mul.wide.s32 	%rd123, %r32, 4;
	add.s64 	%rd124, %rd4, %rd123;
	ld.global.u32 	%r214, [%rd124];
	add.s32 	%r215, %r214, -1;
	st.local.u32 	[%rd13], %r215;
	add.s64 	%rd125, %rd3, %rd123;
	ld.global.f32 	%f507, [%rd125];
	st.local.f32 	[%rd14], %f507;
	add.s64 	%rd126, %rd2, %rd123;
	ld.global.f32 	%f508, [%rd126];
	st.local.f32 	[%rd15], %f508;
	mov.u32 	%r506, 1;

BB38_19:
	add.s32 	%r216, %r506, %r32;
	mul.wide.s32 	%rd127, %r216, 4;
	add.s64 	%rd128, %rd4, %rd127;
	ld.global.u32 	%r217, [%rd128];
	add.s32 	%r218, %r217, -1;
	mul.wide.u32 	%rd129, %r506, 4;
	add.s64 	%rd130, %rd13, %rd129;
	st.local.u32 	[%rd130], %r218;
	add.s64 	%rd131, %rd3, %rd127;
	ld.global.f32 	%f509, [%rd131];
	add.s64 	%rd132, %rd14, %rd129;
	st.local.f32 	[%rd132], %f509;
	add.s64 	%rd133, %rd2, %rd127;
	ld.global.f32 	%f510, [%rd133];
	add.s64 	%rd134, %rd15, %rd129;
	st.local.f32 	[%rd134], %f510;
	add.s32 	%r507, %r506, 1;

BB38_20:
	add.s32 	%r219, %r507, %r32;
	mul.wide.s32 	%rd135, %r219, 4;
	add.s64 	%rd136, %rd4, %rd135;
	ld.global.u32 	%r220, [%rd136];
	add.s32 	%r221, %r220, -1;
	mul.wide.s32 	%rd137, %r507, 4;
	add.s64 	%rd138, %rd13, %rd137;
	st.local.u32 	[%rd138], %r221;
	add.s64 	%rd139, %rd3, %rd135;
	ld.global.f32 	%f511, [%rd139];
	add.s64 	%rd140, %rd14, %rd137;
	st.local.f32 	[%rd140], %f511;
	add.s64 	%rd141, %rd2, %rd135;
	ld.global.f32 	%f512, [%rd141];
	add.s64 	%rd142, %rd15, %rd137;
	st.local.f32 	[%rd142], %f512;
	add.s32 	%r509, %r507, 1;

BB38_21:
	setp.lt.u32	%p15, %r15, 4;
	@%p15 bra 	BB38_23;

BB38_22:
	add.s32 	%r222, %r509, %r32;
	mul.wide.s32 	%rd143, %r222, 4;
	add.s64 	%rd144, %rd4, %rd143;
	ld.global.u32 	%r223, [%rd144];
	add.s32 	%r224, %r223, -1;
	mul.wide.s32 	%rd145, %r509, 4;
	add.s64 	%rd146, %rd13, %rd145;
	st.local.u32 	[%rd146], %r224;
	add.s64 	%rd147, %rd3, %rd143;
	ld.global.f32 	%f513, [%rd147];
	add.s64 	%rd148, %rd14, %rd145;
	st.local.f32 	[%rd148], %f513;
	add.s64 	%rd149, %rd2, %rd143;
	ld.global.f32 	%f514, [%rd149];
	add.s64 	%rd150, %rd15, %rd145;
	st.local.f32 	[%rd150], %f514;
	ld.global.u32 	%r225, [%rd144+4];
	add.s32 	%r226, %r225, -1;
	st.local.u32 	[%rd146+4], %r226;
	ld.global.f32 	%f515, [%rd147+4];
	st.local.f32 	[%rd148+4], %f515;
	ld.global.f32 	%f516, [%rd149+4];
	st.local.f32 	[%rd150+4], %f516;
	ld.global.u32 	%r227, [%rd144+8];
	add.s32 	%r228, %r227, -1;
	st.local.u32 	[%rd146+8], %r228;
	ld.global.f32 	%f517, [%rd147+8];
	st.local.f32 	[%rd148+8], %f517;
	ld.global.f32 	%f518, [%rd149+8];
	st.local.f32 	[%rd150+8], %f518;
	ld.global.u32 	%r229, [%rd144+12];
	add.s32 	%r230, %r229, -1;
	st.local.u32 	[%rd146+12], %r230;
	ld.global.f32 	%f519, [%rd147+12];
	st.local.f32 	[%rd148+12], %f519;
	ld.global.f32 	%f520, [%rd149+12];
	st.local.f32 	[%rd150+12], %f520;
	add.s32 	%r509, %r509, 4;
	setp.lt.s32	%p16, %r509, %r15;
	@%p16 bra 	BB38_22;

BB38_23:
	@%p3 bra 	BB38_33;

	and.b32  	%r41, %r15, 3;
	setp.eq.s32	%p18, %r41, 0;
	mov.u32 	%r513, 0;
	@%p18 bra 	BB38_30;

	and.b32  	%r497, %r15, 3;
	setp.eq.s32	%p19, %r497, 1;
	mov.u32 	%r511, 0;
	@%p19 bra 	BB38_29;

	and.b32  	%r498, %r15, 3;
	setp.eq.s32	%p20, %r498, 2;
	mov.u32 	%r510, 0;
	@%p20 bra 	BB38_28;

	ld.local.f32 	%f521, [%rd14];
	setp.gt.f32	%p21, %f521, 0f00000000;
	ld.local.u32 	%r235, [%rd13];
	mul.lo.s32 	%r236, %r235, %r187;
	selp.b64	%rd151, %rd5, %rd6, %p21;
	mul.wide.s32 	%rd152, %r236, 4;
	add.s64 	%rd153, %rd151, %rd152;
	ld.global.f32 	%f522, [%rd153];
	st.local.f32 	[%rd16], %f522;
	mov.u32 	%r510, 1;

BB38_28:
	mul.wide.u32 	%rd154, %r510, 4;
	add.s64 	%rd155, %rd14, %rd154;
	ld.local.f32 	%f523, [%rd155];
	setp.gt.f32	%p22, %f523, 0f00000000;
	add.s64 	%rd156, %rd13, %rd154;
	ld.local.u32 	%r237, [%rd156];
	mul.lo.s32 	%r238, %r237, %r187;
	add.s64 	%rd157, %rd16, %rd154;
	selp.b64	%rd158, %rd5, %rd6, %p22;
	mul.wide.s32 	%rd159, %r238, 4;
	add.s64 	%rd160, %rd158, %rd159;
	ld.global.f32 	%f524, [%rd160];
	st.local.f32 	[%rd157], %f524;
	add.s32 	%r511, %r510, 1;

BB38_29:
	mul.wide.s32 	%rd161, %r511, 4;
	add.s64 	%rd162, %rd14, %rd161;
	ld.local.f32 	%f525, [%rd162];
	setp.gt.f32	%p23, %f525, 0f00000000;
	add.s64 	%rd163, %rd13, %rd161;
	ld.local.u32 	%r239, [%rd163];
	mul.lo.s32 	%r240, %r239, %r187;
	add.s64 	%rd164, %rd16, %rd161;
	selp.b64	%rd165, %rd5, %rd6, %p23;
	mul.wide.s32 	%rd166, %r240, 4;
	add.s64 	%rd167, %rd165, %rd166;
	ld.global.f32 	%f526, [%rd167];
	st.local.f32 	[%rd164], %f526;
	add.s32 	%r513, %r511, 1;

BB38_30:
	setp.lt.u32	%p24, %r15, 4;
	@%p24 bra 	BB38_33;

	mul.wide.s32 	%rd545, %r513, 4;

BB38_32:
	add.s64 	%rd168, %rd14, %rd545;
	ld.local.f32 	%f527, [%rd168];
	setp.gt.f32	%p25, %f527, 0f00000000;
	add.s64 	%rd169, %rd13, %rd545;
	ld.local.u32 	%r241, [%rd169];
	mul.lo.s32 	%r242, %r241, %r187;
	selp.b64	%rd170, %rd5, %rd6, %p25;
	mul.wide.s32 	%rd171, %r242, 4;
	add.s64 	%rd172, %rd170, %rd171;
	ld.global.f32 	%f528, [%rd172];
	add.s64 	%rd173, %rd16, %rd545;
	st.local.f32 	[%rd173], %f528;
	ld.local.f32 	%f529, [%rd168+4];
	setp.gt.f32	%p26, %f529, 0f00000000;
	ld.local.u32 	%r243, [%rd169+4];
	mul.lo.s32 	%r244, %r243, %r187;
	selp.b64	%rd174, %rd5, %rd6, %p26;
	mul.wide.s32 	%rd175, %r244, 4;
	add.s64 	%rd176, %rd174, %rd175;
	ld.global.f32 	%f530, [%rd176];
	st.local.f32 	[%rd173+4], %f530;
	ld.local.f32 	%f531, [%rd168+8];
	setp.gt.f32	%p27, %f531, 0f00000000;
	ld.local.u32 	%r245, [%rd169+8];
	mul.lo.s32 	%r246, %r245, %r187;
	selp.b64	%rd177, %rd5, %rd6, %p27;
	mul.wide.s32 	%rd178, %r246, 4;
	add.s64 	%rd179, %rd177, %rd178;
	ld.global.f32 	%f532, [%rd179];
	st.local.f32 	[%rd173+8], %f532;
	ld.local.f32 	%f533, [%rd168+12];
	setp.gt.f32	%p28, %f533, 0f00000000;
	ld.local.u32 	%r247, [%rd169+12];
	mul.lo.s32 	%r248, %r247, %r187;
	selp.b64	%rd180, %rd5, %rd6, %p28;
	mul.wide.s32 	%rd181, %r248, 4;
	add.s64 	%rd182, %rd180, %rd181;
	ld.global.f32 	%f534, [%rd182];
	st.local.f32 	[%rd173+12], %f534;
	add.s64 	%rd545, %rd545, 16;
	add.s32 	%r513, %r513, 4;
	setp.lt.s32	%p29, %r513, %r15;
	@%p29 bra 	BB38_32;

BB38_33:
	add.s32 	%r484, %r193, -1;
	mul.lo.s32 	%r483, %r484, %r187;
	mul.wide.s32 	%rd518, %r483, 4;
	ld.param.u64 	%rd511, [gpu_cell_reconstruct_lcd_param_9];
	cvta.to.global.u64 	%rd510, %rd511;
	add.s32 	%r482, %r10, -1;
	mul.wide.s32 	%rd509, %r482, 4;
	ld.param.u64 	%rd505, [gpu_cell_reconstruct_lcd_param_11];
	add.s64 	%rd184, %rd510, %rd518;
	ld.global.f32 	%f2, [%rd184];
	cvta.to.global.u64 	%rd185, %rd505;
	add.s64 	%rd187, %rd185, %rd509;
	ld.global.f32 	%f3, [%rd187];
	mov.u16 	%rs12, 0;
	@%p3 bra 	BB38_43;

	and.b32  	%r49, %r15, 3;
	setp.eq.s32	%p31, %r49, 0;
	mov.u16 	%rs12, 0;
	mov.u32 	%r518, 0;
	@%p31 bra 	BB38_40;

	and.b32  	%r499, %r15, 3;
	setp.eq.s32	%p32, %r499, 1;
	mov.u32 	%r516, 0;
	mov.u32 	%r517, %r516;
	@%p32 bra 	BB38_39;

	and.b32  	%r500, %r15, 3;
	setp.eq.s32	%p33, %r500, 2;
	mov.u32 	%r514, 0;
	mov.u32 	%r515, %r514;
	@%p33 bra 	BB38_38;

	ld.local.f32 	%f535, [%rd14];
	setp.gt.f32	%p34, %f535, 0f00000000;
	ld.local.u32 	%r255, [%rd13];
	mul.lo.s32 	%r256, %r255, %r187;
	selp.b64	%rd188, %rd9, %rd10, %p34;
	mul.wide.s32 	%rd189, %r256, 4;
	add.s64 	%rd190, %rd188, %rd189;
	ld.global.f32 	%f536, [%rd190];
	st.local.f32 	[%rd17], %f536;
	setp.lt.f32	%p35, %f536, %f3;
	selp.u32	%r515, 1, 0, %p35;
	mov.u32 	%r514, 1;

BB38_38:
	mul.wide.u32 	%rd191, %r514, 4;
	add.s64 	%rd192, %rd14, %rd191;
	ld.local.f32 	%f537, [%rd192];
	setp.gt.f32	%p36, %f537, 0f00000000;
	add.s64 	%rd193, %rd13, %rd191;
	ld.local.u32 	%r257, [%rd193];
	mul.lo.s32 	%r258, %r257, %r187;
	add.s64 	%rd194, %rd17, %rd191;
	selp.b64	%rd195, %rd9, %rd10, %p36;
	mul.wide.s32 	%rd196, %r258, 4;
	add.s64 	%rd197, %rd195, %rd196;
	ld.global.f32 	%f538, [%rd197];
	st.local.f32 	[%rd194], %f538;
	setp.lt.f32	%p37, %f538, %f3;
	selp.u32	%r259, 1, 0, %p37;
	or.b32  	%r517, %r259, %r515;
	add.s32 	%r516, %r514, 1;

BB38_39:
	mul.wide.s32 	%rd198, %r516, 4;
	add.s64 	%rd199, %rd14, %rd198;
	ld.local.f32 	%f539, [%rd199];
	setp.gt.f32	%p38, %f539, 0f00000000;
	add.s64 	%rd200, %rd13, %rd198;
	ld.local.u32 	%r260, [%rd200];
	mul.lo.s32 	%r261, %r260, %r187;
	add.s64 	%rd201, %rd17, %rd198;
	selp.b64	%rd202, %rd9, %rd10, %p38;
	mul.wide.s32 	%rd203, %r261, 4;
	add.s64 	%rd204, %rd202, %rd203;
	ld.global.f32 	%f540, [%rd204];
	st.local.f32 	[%rd201], %f540;
	setp.lt.f32	%p39, %f540, %f3;
	selp.u16	%rs8, 1, 0, %p39;
	cvt.u16.u32	%rs9, %r517;
	or.b16  	%rs12, %rs8, %rs9;
	add.s32 	%r518, %r516, 1;

BB38_40:
	setp.lt.u32	%p40, %r15, 4;
	@%p40 bra 	BB38_43;

	mul.wide.s32 	%rd546, %r518, 4;

BB38_42:
	add.s64 	%rd205, %rd14, %rd546;
	ld.local.f32 	%f541, [%rd205];
	setp.gt.f32	%p41, %f541, 0f00000000;
	add.s64 	%rd206, %rd13, %rd546;
	ld.local.u32 	%r262, [%rd206];
	mul.lo.s32 	%r263, %r262, %r187;
	selp.b64	%rd207, %rd9, %rd10, %p41;
	mul.wide.s32 	%rd208, %r263, 4;
	add.s64 	%rd209, %rd207, %rd208;
	ld.global.f32 	%f542, [%rd209];
	add.s64 	%rd210, %rd17, %rd546;
	st.local.f32 	[%rd210], %f542;
	setp.lt.f32	%p42, %f542, %f3;
	selp.u32	%r264, 1, 0, %p42;
	cvt.u32.u16	%r265, %rs12;
	and.b32  	%r266, %r265, 255;
	or.b32  	%r267, %r264, %r266;
	setp.ne.s32	%p43, %r267, 0;
	ld.local.f32 	%f543, [%rd205+4];
	setp.gt.f32	%p44, %f543, 0f00000000;
	ld.local.u32 	%r268, [%rd206+4];
	mul.lo.s32 	%r269, %r268, %r187;
	selp.b64	%rd211, %rd9, %rd10, %p44;
	mul.wide.s32 	%rd212, %r269, 4;
	add.s64 	%rd213, %rd211, %rd212;
	ld.global.f32 	%f544, [%rd213];
	st.local.f32 	[%rd210+4], %f544;
	setp.lt.f32	%p45, %f544, %f3;
	or.pred  	%p46, %p45, %p43;
	ld.local.f32 	%f545, [%rd205+8];
	setp.gt.f32	%p47, %f545, 0f00000000;
	ld.local.u32 	%r270, [%rd206+8];
	mul.lo.s32 	%r271, %r270, %r187;
	selp.b64	%rd214, %rd9, %rd10, %p47;
	mul.wide.s32 	%rd215, %r271, 4;
	add.s64 	%rd216, %rd214, %rd215;
	ld.global.f32 	%f546, [%rd216];
	st.local.f32 	[%rd210+8], %f546;
	setp.lt.f32	%p48, %f546, %f3;
	or.pred  	%p49, %p48, %p46;
	ld.local.f32 	%f547, [%rd205+12];
	setp.gt.f32	%p50, %f547, 0f00000000;
	ld.local.u32 	%r272, [%rd206+12];
	mul.lo.s32 	%r273, %r272, %r187;
	selp.b64	%rd217, %rd9, %rd10, %p50;
	mul.wide.s32 	%rd218, %r273, 4;
	add.s64 	%rd219, %rd217, %rd218;
	ld.global.f32 	%f548, [%rd219];
	st.local.f32 	[%rd210+12], %f548;
	setp.lt.f32	%p51, %f548, %f3;
	or.pred  	%p52, %p51, %p49;
	selp.u16	%rs12, 1, 0, %p52;
	add.s64 	%rd546, %rd546, 16;
	add.s32 	%r518, %r518, 4;
	setp.lt.s32	%p53, %r518, %r15;
	@%p53 bra 	BB38_42;

BB38_43:
	setp.ne.s16	%p54, %rs12, 0;
	@%p54 bra 	BB38_393;

	ld.const.f32 	%f4, [dc_alphaR12];
	ld.const.f32 	%f5, [dc_alphaR22];
	@%p3 bra 	BB38_48;

	mov.u32 	%r520, 0;

BB38_46:
	mul.wide.s32 	%rd220, %r520, 4;
	add.s64 	%rd221, %rd16, %rd220;
	ld.local.f32 	%f551, [%rd221];
	setp.lt.f32	%p56, %f1, %f551;
	selp.f32	%f552, %f1, %f551, %p56;
	sub.f32 	%f553, %f1, %f551;
	abs.f32 	%f554, %f553;
	mul.f32 	%f555, %f554, 0f3F000000;
	setp.lt.f32	%p57, %f552, %f555;
	mov.f32 	%f1444, 0f00000000;
	mov.f32 	%f1445, %f1444;
	@%p57 bra 	BB38_49;

	add.s32 	%r520, %r520, 1;
	setp.lt.s32	%p58, %r520, %r15;
	@%p58 bra 	BB38_46;

BB38_48:
	mov.f32 	%f1444, %f4;
	mov.f32 	%f1445, %f5;

BB38_49:
	@%p3 bra 	BB38_59;

	and.b32  	%r64, %r15, 3;
	setp.eq.s32	%p60, %r64, 0;
	mov.u32 	%r525, 0;
	@%p60 bra 	BB38_56;

	setp.eq.s32	%p61, %r64, 1;
	mov.u32 	%r522, 0;
	@%p61 bra 	BB38_55;

	setp.eq.s32	%p62, %r64, 2;
	mov.u32 	%r521, 0;
	@%p62 bra 	BB38_54;

	add.s32 	%r474, %r10, -1;
	cvt.s64.s32	%rd507, %r474;
	cvt.u32.u64	%r280, %rd507;
	shl.b32 	%r281, %r280, 3;
	mul.wide.s32 	%rd222, %r281, 4;
	add.s64 	%rd223, %rd1, %rd222;
	ld.global.f32 	%f556, [%rd223+4];
	ld.global.f32 	%f557, [%rd223];
	mov.u32 	%r521, 1;
	st.local.v2.f32 	[%rd18], {%f557, %f556};

BB38_54:
	add.s32 	%r494, %r10, -1;
	shl.b32 	%r493, %r494, 2;
	add.s32 	%r282, %r521, %r493;
	shl.b32 	%r283, %r282, 1;
	mul.wide.s32 	%rd226, %r283, 4;
	add.s64 	%rd227, %rd1, %rd226;
	shl.b32 	%r284, %r521, 1;
	mul.wide.u32 	%rd228, %r284, 4;
	add.s64 	%rd229, %rd18, %rd228;
	ld.global.f32 	%f558, [%rd227+4];
	ld.global.f32 	%f559, [%rd227];
	st.local.v2.f32 	[%rd229], {%f559, %f558};
	add.s32 	%r522, %r521, 1;

BB38_55:
	add.s32 	%r496, %r10, -1;
	shl.b32 	%r495, %r496, 2;
	add.s32 	%r285, %r522, %r495;
	shl.b32 	%r286, %r285, 1;
	mul.wide.s32 	%rd230, %r286, 4;
	add.s64 	%rd231, %rd1, %rd230;
	shl.b32 	%r287, %r522, 1;
	mul.wide.s32 	%rd232, %r287, 4;
	add.s64 	%rd233, %rd18, %rd232;
	ld.global.f32 	%f560, [%rd231+4];
	ld.global.f32 	%f561, [%rd231];
	st.local.v2.f32 	[%rd233], {%f561, %f560};
	add.s32 	%r525, %r522, 1;

BB38_56:
	setp.lt.u32	%p63, %r15, 4;
	@%p63 bra 	BB38_59;

	shl.b32 	%r524, %r525, 1;
	mad.lo.s32 	%r71, %r10, 8, -8;

BB38_58:
	add.s32 	%r288, %r71, %r524;
	mul.wide.s32 	%rd234, %r288, 4;
	add.s64 	%rd235, %rd1, %rd234;
	mul.wide.s32 	%rd236, %r524, 4;
	add.s64 	%rd237, %rd18, %rd236;
	ld.global.f32 	%f562, [%rd235+4];
	ld.global.f32 	%f563, [%rd235];
	st.local.v2.f32 	[%rd237], {%f563, %f562};
	ld.global.f32 	%f564, [%rd235+12];
	ld.global.f32 	%f565, [%rd235+8];
	st.local.v2.f32 	[%rd237+8], {%f565, %f564};
	ld.global.f32 	%f566, [%rd235+20];
	ld.global.f32 	%f567, [%rd235+16];
	st.local.v2.f32 	[%rd237+16], {%f567, %f566};
	ld.global.f32 	%f568, [%rd235+28];
	ld.global.f32 	%f569, [%rd235+24];
	st.local.v2.f32 	[%rd237+24], {%f569, %f568};
	add.s32 	%r524, %r524, 8;
	add.s32 	%r525, %r525, 4;
	setp.lt.s32	%p64, %r525, %r15;
	@%p64 bra 	BB38_58;

BB38_59:
	mov.f32 	%f1488, 0f00000000;
	mov.f32 	%f1487, %f1488;
	@%p3 bra 	BB38_69;

	shl.b32 	%r76, %r187, 1;
	and.b32  	%r77, %r15, 3;
	setp.eq.s32	%p66, %r77, 0;
	mov.f32 	%f1488, 0f00000000;
	mov.u32 	%r528, 0;
	mov.f32 	%f1487, %f1488;
	@%p66 bra 	BB38_66;

	setp.eq.s32	%p67, %r77, 1;
	mov.f32 	%f1448, 0f00000000;
	mov.u32 	%r527, 0;
	mov.f32 	%f1449, %f1448;
	@%p67 bra 	BB38_65;

	setp.eq.s32	%p68, %r77, 2;
	mov.f32 	%f1446, 0f00000000;
	mov.u32 	%r526, 0;
	mov.f32 	%f1447, %f1446;
	@%p68 bra 	BB38_64;

	ld.local.f32 	%f578, [%rd15];
	ld.local.u32 	%r293, [%rd13];
	mul.lo.s32 	%r294, %r76, %r293;
	mul.wide.s32 	%rd238, %r294, 4;
	add.s64 	%rd239, %rd8, %rd238;
	ld.global.f32 	%f579, [%rd239];
	fma.rn.f32 	%f1447, %f578, %f579, 0f00000000;
	ld.global.f32 	%f580, [%rd239+4];
	fma.rn.f32 	%f1446, %f578, %f580, 0f00000000;
	mov.u32 	%r526, 1;

BB38_64:
	mul.wide.u32 	%rd240, %r526, 4;
	add.s64 	%rd241, %rd15, %rd240;
	add.s64 	%rd242, %rd13, %rd240;
	ld.local.u32 	%r295, [%rd242];
	mul.lo.s32 	%r296, %r76, %r295;
	mul.wide.s32 	%rd243, %r296, 4;
	add.s64 	%rd244, %rd8, %rd243;
	ld.global.f32 	%f581, [%rd244];
	ld.local.f32 	%f582, [%rd241];
	fma.rn.f32 	%f1449, %f582, %f581, %f1447;
	ld.global.f32 	%f583, [%rd244+4];
	fma.rn.f32 	%f1448, %f582, %f583, %f1446;
	add.s32 	%r527, %r526, 1;

BB38_65:
	mul.wide.s32 	%rd245, %r527, 4;
	add.s64 	%rd246, %rd15, %rd245;
	add.s64 	%rd247, %rd13, %rd245;
	ld.local.u32 	%r297, [%rd247];
	mul.lo.s32 	%r298, %r76, %r297;
	mul.wide.s32 	%rd248, %r298, 4;
	add.s64 	%rd249, %rd8, %rd248;
	ld.global.f32 	%f584, [%rd249];
	ld.local.f32 	%f585, [%rd246];
	fma.rn.f32 	%f1487, %f585, %f584, %f1449;
	ld.global.f32 	%f586, [%rd249+4];
	fma.rn.f32 	%f1488, %f585, %f586, %f1448;
	add.s32 	%r528, %r527, 1;

BB38_66:
	setp.lt.u32	%p69, %r15, 4;
	@%p69 bra 	BB38_69;

	mul.wide.s32 	%rd547, %r528, 4;

BB38_68:
	add.s64 	%rd250, %rd15, %rd547;
	add.s64 	%rd251, %rd13, %rd547;
	ld.local.u32 	%r299, [%rd251];
	mul.lo.s32 	%r300, %r76, %r299;
	mul.wide.s32 	%rd252, %r300, 4;
	add.s64 	%rd253, %rd8, %rd252;
	ld.global.f32 	%f587, [%rd253];
	ld.local.f32 	%f588, [%rd250];
	fma.rn.f32 	%f589, %f588, %f587, %f1487;
	ld.global.f32 	%f590, [%rd253+4];
	fma.rn.f32 	%f591, %f588, %f590, %f1488;
	ld.local.u32 	%r301, [%rd251+4];
	mul.lo.s32 	%r302, %r76, %r301;
	mul.wide.s32 	%rd254, %r302, 4;
	add.s64 	%rd255, %rd8, %rd254;
	ld.global.f32 	%f592, [%rd255];
	ld.local.f32 	%f593, [%rd250+4];
	fma.rn.f32 	%f594, %f593, %f592, %f589;
	ld.global.f32 	%f595, [%rd255+4];
	fma.rn.f32 	%f596, %f593, %f595, %f591;
	ld.local.u32 	%r303, [%rd251+8];
	mul.lo.s32 	%r304, %r76, %r303;
	mul.wide.s32 	%rd256, %r304, 4;
	add.s64 	%rd257, %rd8, %rd256;
	ld.global.f32 	%f597, [%rd257];
	ld.local.f32 	%f598, [%rd250+8];
	fma.rn.f32 	%f599, %f598, %f597, %f594;
	ld.global.f32 	%f600, [%rd257+4];
	fma.rn.f32 	%f601, %f598, %f600, %f596;
	ld.local.u32 	%r305, [%rd251+12];
	mul.lo.s32 	%r306, %r76, %r305;
	mul.wide.s32 	%rd258, %r306, 4;
	add.s64 	%rd259, %rd8, %rd258;
	ld.global.f32 	%f602, [%rd259];
	ld.local.f32 	%f603, [%rd250+12];
	fma.rn.f32 	%f1487, %f603, %f602, %f599;
	ld.global.f32 	%f604, [%rd259+4];
	fma.rn.f32 	%f1488, %f603, %f604, %f601;
	add.s64 	%rd547, %rd547, 16;
	add.s32 	%r528, %r528, 4;
	setp.lt.s32	%p70, %r528, %r15;
	@%p70 bra 	BB38_68;

BB38_69:
	mov.f32 	%f1489, 0f00000000;
	@%p3 bra 	BB38_164;

	and.b32  	%r85, %r15, 3;
	setp.eq.s32	%p72, %r85, 0;
	mov.f32 	%f1489, 0f00000000;
	mov.u32 	%r532, 0;
	@%p72 bra 	BB38_71;

	setp.eq.s32	%p73, %r85, 1;
	mov.u32 	%r531, 0;
	mov.f32 	%f1463, 0f00000000;
	@%p73 bra 	BB38_99;

	setp.eq.s32	%p74, %r85, 2;
	mov.u32 	%r530, 0;
	mov.f32 	%f1457, 0f00000000;
	@%p74 bra 	BB38_86;

	add.u64 	%rd535, %SPL, 64;
	ld.local.v2.f32 	{%f611, %f612}, [%rd18];
	fma.rn.f32 	%f613, %f1487, %f611, %f2;
	fma.rn.f32 	%f28, %f1488, %f612, %f613;
	ld.local.f32 	%f614, [%rd535];
	setp.lt.f32	%p75, %f614, %f2;
	selp.f32	%f29, %f2, %f614, %p75;
	selp.f32	%f30, %f614, %f2, %p75;
	setp.gt.f32	%p76, %f28, %f29;
	@%p76 bra 	BB38_77;
	bra.uni 	BB38_75;

BB38_77:
	sub.f32 	%f1439, %f28, %f2;
	setp.gt.f32	%p79, %f1439, 0f28800000;
	sub.f32 	%f617, %f29, %f2;
	cvt.f64.f32	%fd23, %f617;
	mul.f64 	%fd24, %fd23, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd25, %f1439;
	selp.f64	%fd26, %fd25, 0d3D10000000000000, %p79;
	div.rn.f64 	%fd27, %fd24, %fd26;
	cvt.rn.f32.f64	%f1456, %fd27;
	bra.uni 	BB38_78;

BB38_71:
	mov.f32 	%f1472, %f1489;
	mov.f32 	%f1473, %f1489;
	bra.uni 	BB38_112;

BB38_75:
	mov.f32 	%f1456, 0f3F800000;
	setp.geu.f32	%p77, %f28, %f30;
	@%p77 bra 	BB38_78;

	sub.f32 	%f1438, %f28, %f2;
	setp.lt.f32	%p78, %f1438, 0fA8800000;
	sub.f32 	%f616, %f30, %f2;
	cvt.f64.f32	%fd18, %f616;
	mul.f64 	%fd19, %fd18, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd20, %f1438;
	selp.f64	%fd21, %fd20, 0dBD10000000000000, %p78;
	div.rn.f64 	%fd22, %fd19, %fd21;
	cvt.rn.f32.f64	%f1456, %fd22;

BB38_78:
	sub.f32 	%f618, %f29, %f30;
	setp.gt.f32	%p80, %f618, 0f00000000;
	selp.f32	%f1457, %f618, 0f00000000, %p80;
	mov.u32 	%r530, 1;
	setp.geu.f32	%p81, %f1456, 0f3F800000;
	@%p81 bra 	BB38_86;

	mul.f32 	%f619, %f612, %f612;
	fma.rn.f32 	%f620, %f611, %f611, %f619;
	sqrt.rn.f32 	%f621, %f620;
	div.rn.f32 	%f622, %f611, %f621;
	div.rn.f32 	%f623, %f612, %f621;
	mul.f32 	%f624, %f1488, %f623;
	fma.rn.f32 	%f625, %f1487, %f622, %f624;
	mul.f32 	%f626, %f1487, %f623;
	mul.f32 	%f627, %f1488, %f622;
	sub.f32 	%f628, %f627, %f626;
	mul.f32 	%f629, %f1456, %f625;
	mul.f32 	%f630, %f622, %f629;
	mul.f32 	%f631, %f623, %f628;
	sub.f32 	%f36, %f630, %f631;
	mul.f32 	%f632, %f623, %f629;
	fma.rn.f32 	%f37, %f622, %f628, %f632;
	mul.f32 	%f633, %f1487, %f36;
	setp.lt.f32	%p82, %f633, 0f00000000;
	mul.f32 	%f634, %f1488, %f37;
	setp.lt.f32	%p83, %f634, 0f00000000;
	or.pred  	%p84, %p82, %p83;
	@%p84 bra 	BB38_85;
	bra.uni 	BB38_80;

BB38_85:
	mov.u32 	%r530, 1;
	mul.f32 	%f1487, %f1487, %f1456;
	mul.f32 	%f1488, %f1488, %f1456;
	bra.uni 	BB38_86;

BB38_80:
	abs.f32 	%f635, %f1487;
	abs.f32 	%f636, %f36;
	mov.u32 	%r530, 1;
	setp.lt.f32	%p85, %f635, %f636;
	@%p85 bra 	BB38_84;
	bra.uni 	BB38_81;

BB38_84:
	div.rn.f32 	%f640, %f1487, %f36;
	mul.f32 	%f1488, %f37, %f640;
	bra.uni 	BB38_86;

BB38_81:
	abs.f32 	%f637, %f1488;
	abs.f32 	%f638, %f37;
	setp.geu.f32	%p86, %f637, %f638;
	@%p86 bra 	BB38_82;

	mov.u32 	%r530, 1;
	div.rn.f32 	%f639, %f1488, %f37;
	mul.f32 	%f1487, %f36, %f639;
	bra.uni 	BB38_86;

BB38_82:
	mov.f32 	%f1488, %f37;
	mov.f32 	%f1487, %f36;

BB38_86:
	add.u64 	%rd537, %SPL, 64;
	shl.b32 	%r315, %r530, 1;
	mul.wide.u32 	%rd262, %r315, 4;
	add.s64 	%rd263, %rd18, %rd262;
	ld.local.v2.f32 	{%f641, %f642}, [%rd263];
	fma.rn.f32 	%f643, %f1487, %f641, %f2;
	fma.rn.f32 	%f47, %f1488, %f642, %f643;
	mul.wide.u32 	%rd264, %r530, 4;
	add.s64 	%rd265, %rd537, %rd264;
	ld.local.f32 	%f644, [%rd265];
	setp.lt.f32	%p87, %f644, %f2;
	selp.f32	%f48, %f2, %f644, %p87;
	selp.f32	%f49, %f644, %f2, %p87;
	setp.gt.f32	%p88, %f47, %f48;
	@%p88 bra 	BB38_89;
	bra.uni 	BB38_87;

BB38_89:
	sub.f32 	%f1431, %f47, %f2;
	setp.gt.f32	%p91, %f1431, 0f28800000;
	sub.f32 	%f647, %f48, %f2;
	cvt.f64.f32	%fd33, %f647;
	mul.f64 	%fd34, %fd33, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd35, %f1431;
	selp.f64	%fd36, %fd35, 0d3D10000000000000, %p91;
	div.rn.f64 	%fd37, %fd34, %fd36;
	cvt.rn.f32.f64	%f1460, %fd37;
	bra.uni 	BB38_90;

BB38_87:
	mov.f32 	%f1460, 0f3F800000;
	setp.geu.f32	%p89, %f47, %f49;
	@%p89 bra 	BB38_90;

	sub.f32 	%f1430, %f47, %f2;
	setp.lt.f32	%p90, %f1430, 0fA8800000;
	sub.f32 	%f646, %f49, %f2;
	cvt.f64.f32	%fd28, %f646;
	mul.f64 	%fd29, %fd28, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd30, %f1430;
	selp.f64	%fd31, %fd30, 0dBD10000000000000, %p90;
	div.rn.f64 	%fd32, %fd29, %fd31;
	cvt.rn.f32.f64	%f1460, %fd32;

BB38_90:
	sub.f32 	%f648, %f48, %f49;
	setp.gt.f32	%p92, %f648, %f1457;
	selp.f32	%f1463, %f648, %f1457, %p92;
	setp.geu.f32	%p93, %f1460, 0f3F800000;
	@%p93 bra 	BB38_98;

	mul.f32 	%f649, %f642, %f642;
	fma.rn.f32 	%f650, %f641, %f641, %f649;
	sqrt.rn.f32 	%f651, %f650;
	div.rn.f32 	%f652, %f641, %f651;
	div.rn.f32 	%f653, %f642, %f651;
	mul.f32 	%f654, %f1488, %f653;
	fma.rn.f32 	%f655, %f1487, %f652, %f654;
	mul.f32 	%f656, %f1487, %f653;
	mul.f32 	%f657, %f1488, %f652;
	sub.f32 	%f658, %f657, %f656;
	mul.f32 	%f659, %f1460, %f655;
	mul.f32 	%f660, %f652, %f659;
	mul.f32 	%f661, %f653, %f658;
	sub.f32 	%f55, %f660, %f661;
	mul.f32 	%f662, %f653, %f659;
	fma.rn.f32 	%f56, %f652, %f658, %f662;
	mul.f32 	%f663, %f1487, %f55;
	setp.lt.f32	%p94, %f663, 0f00000000;
	mul.f32 	%f664, %f1488, %f56;
	setp.lt.f32	%p95, %f664, 0f00000000;
	or.pred  	%p96, %p94, %p95;
	@%p96 bra 	BB38_97;
	bra.uni 	BB38_92;

BB38_97:
	mul.f32 	%f1487, %f1487, %f1460;
	mul.f32 	%f1488, %f1488, %f1460;
	bra.uni 	BB38_98;

BB38_92:
	abs.f32 	%f665, %f1487;
	abs.f32 	%f666, %f55;
	setp.lt.f32	%p97, %f665, %f666;
	@%p97 bra 	BB38_96;
	bra.uni 	BB38_93;

BB38_96:
	div.rn.f32 	%f670, %f1487, %f55;
	mul.f32 	%f1488, %f56, %f670;
	bra.uni 	BB38_98;

BB38_93:
	abs.f32 	%f667, %f1488;
	abs.f32 	%f668, %f56;
	setp.geu.f32	%p98, %f667, %f668;
	@%p98 bra 	BB38_94;

	div.rn.f32 	%f669, %f1488, %f56;
	mul.f32 	%f1487, %f55, %f669;
	bra.uni 	BB38_98;

BB38_94:
	mov.f32 	%f1487, %f55;
	mov.f32 	%f1488, %f56;

BB38_98:
	add.s32 	%r531, %r530, 1;

BB38_99:
	add.u64 	%rd539, %SPL, 64;
	shl.b32 	%r316, %r531, 1;
	mul.wide.s32 	%rd266, %r316, 4;
	add.s64 	%rd267, %rd18, %rd266;
	ld.local.v2.f32 	{%f671, %f672}, [%rd267];
	fma.rn.f32 	%f673, %f1487, %f671, %f2;
	fma.rn.f32 	%f68, %f1488, %f672, %f673;
	mul.wide.s32 	%rd268, %r531, 4;
	add.s64 	%rd269, %rd539, %rd268;
	ld.local.f32 	%f674, [%rd269];
	setp.lt.f32	%p99, %f674, %f2;
	selp.f32	%f69, %f2, %f674, %p99;
	selp.f32	%f70, %f674, %f2, %p99;
	setp.gt.f32	%p100, %f68, %f69;
	@%p100 bra 	BB38_102;
	bra.uni 	BB38_100;

BB38_102:
	sub.f32 	%f1433, %f68, %f2;
	setp.gt.f32	%p103, %f1433, 0f28800000;
	sub.f32 	%f677, %f69, %f2;
	cvt.f64.f32	%fd43, %f677;
	mul.f64 	%fd44, %fd43, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd45, %f1433;
	selp.f64	%fd46, %fd45, 0d3D10000000000000, %p103;
	div.rn.f64 	%fd47, %fd44, %fd46;
	cvt.rn.f32.f64	%f1466, %fd47;
	bra.uni 	BB38_103;

BB38_100:
	mov.f32 	%f1466, 0f3F800000;
	setp.geu.f32	%p101, %f68, %f70;
	@%p101 bra 	BB38_103;

	sub.f32 	%f1432, %f68, %f2;
	setp.lt.f32	%p102, %f1432, 0fA8800000;
	sub.f32 	%f676, %f70, %f2;
	cvt.f64.f32	%fd38, %f676;
	mul.f64 	%fd39, %fd38, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd40, %f1432;
	selp.f64	%fd41, %fd40, 0dBD10000000000000, %p102;
	div.rn.f64 	%fd42, %fd39, %fd41;
	cvt.rn.f32.f64	%f1466, %fd42;

BB38_103:
	sub.f32 	%f678, %f69, %f70;
	setp.gt.f32	%p104, %f678, %f1463;
	selp.f32	%f1489, %f678, %f1463, %p104;
	setp.geu.f32	%p105, %f1466, 0f3F800000;
	@%p105 bra 	BB38_111;

	mul.f32 	%f679, %f672, %f672;
	fma.rn.f32 	%f680, %f671, %f671, %f679;
	sqrt.rn.f32 	%f681, %f680;
	div.rn.f32 	%f682, %f671, %f681;
	div.rn.f32 	%f683, %f672, %f681;
	mul.f32 	%f684, %f1488, %f683;
	fma.rn.f32 	%f685, %f1487, %f682, %f684;
	mul.f32 	%f686, %f1487, %f683;
	mul.f32 	%f687, %f1488, %f682;
	sub.f32 	%f688, %f687, %f686;
	mul.f32 	%f689, %f1466, %f685;
	mul.f32 	%f690, %f682, %f689;
	mul.f32 	%f691, %f683, %f688;
	sub.f32 	%f76, %f690, %f691;
	mul.f32 	%f692, %f683, %f689;
	fma.rn.f32 	%f77, %f682, %f688, %f692;
	mul.f32 	%f693, %f1487, %f76;
	setp.lt.f32	%p106, %f693, 0f00000000;
	mul.f32 	%f694, %f1488, %f77;
	setp.lt.f32	%p107, %f694, 0f00000000;
	or.pred  	%p108, %p106, %p107;
	@%p108 bra 	BB38_110;
	bra.uni 	BB38_105;

BB38_110:
	mul.f32 	%f1487, %f1487, %f1466;
	mul.f32 	%f1488, %f1488, %f1466;
	bra.uni 	BB38_111;

BB38_105:
	abs.f32 	%f695, %f1487;
	abs.f32 	%f696, %f76;
	setp.lt.f32	%p109, %f695, %f696;
	@%p109 bra 	BB38_109;
	bra.uni 	BB38_106;

BB38_109:
	div.rn.f32 	%f700, %f1487, %f76;
	mul.f32 	%f1488, %f77, %f700;
	bra.uni 	BB38_111;

BB38_106:
	abs.f32 	%f697, %f1488;
	abs.f32 	%f698, %f77;
	setp.geu.f32	%p110, %f697, %f698;
	@%p110 bra 	BB38_107;

	div.rn.f32 	%f699, %f1488, %f77;
	mul.f32 	%f1487, %f76, %f699;
	bra.uni 	BB38_111;

BB38_107:
	mov.f32 	%f1487, %f76;
	mov.f32 	%f1488, %f77;

BB38_111:
	add.s32 	%r532, %r531, 1;
	mov.f32 	%f1472, %f1488;
	mov.f32 	%f1473, %f1487;

BB38_112:
	setp.lt.u32	%p111, %r15, 4;
	@%p111 bra 	BB38_113;
	bra.uni 	BB38_114;

BB38_113:
	mov.f32 	%f1488, %f1472;
	mov.f32 	%f1487, %f1473;
	bra.uni 	BB38_164;

BB38_114:
	add.u64 	%rd541, %SPL, 64;
	mul.wide.s32 	%rd270, %r532, 4;
	add.s64 	%rd548, %rd541, %rd270;
	shl.b32 	%r533, %r532, 1;

BB38_115:
	mul.wide.s32 	%rd271, %r533, 4;
	add.s64 	%rd38, %rd18, %rd271;
	ld.local.v2.f32 	{%f701, %f702}, [%rd38];
	fma.rn.f32 	%f703, %f1487, %f701, %f2;
	fma.rn.f32 	%f94, %f1488, %f702, %f703;
	ld.local.f32 	%f704, [%rd548];
	setp.lt.f32	%p112, %f704, %f2;
	selp.f32	%f95, %f2, %f704, %p112;
	selp.f32	%f96, %f704, %f2, %p112;
	setp.gt.f32	%p113, %f94, %f95;
	@%p113 bra 	BB38_118;
	bra.uni 	BB38_116;

BB38_118:
	sub.f32 	%f1435, %f94, %f2;
	setp.gt.f32	%p116, %f1435, 0f28800000;
	sub.f32 	%f707, %f95, %f2;
	cvt.f64.f32	%fd53, %f707;
	mul.f64 	%fd54, %fd53, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd55, %f1435;
	selp.f64	%fd56, %fd55, 0d3D10000000000000, %p116;
	div.rn.f64 	%fd57, %fd54, %fd56;
	cvt.rn.f32.f64	%f1477, %fd57;
	bra.uni 	BB38_119;

BB38_116:
	mov.f32 	%f1477, 0f3F800000;
	setp.geu.f32	%p114, %f94, %f96;
	@%p114 bra 	BB38_119;

	sub.f32 	%f1434, %f94, %f2;
	setp.lt.f32	%p115, %f1434, 0fA8800000;
	sub.f32 	%f706, %f96, %f2;
	cvt.f64.f32	%fd48, %f706;
	mul.f64 	%fd49, %fd48, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd50, %f1434;
	selp.f64	%fd51, %fd50, 0dBD10000000000000, %p115;
	div.rn.f64 	%fd52, %fd49, %fd51;
	cvt.rn.f32.f64	%f1477, %fd52;

BB38_119:
	sub.f32 	%f708, %f95, %f96;
	setp.gt.f32	%p117, %f708, %f1489;
	selp.f32	%f101, %f708, %f1489, %p117;
	setp.geu.f32	%p118, %f1477, 0f3F800000;
	@%p118 bra 	BB38_127;

	mul.f32 	%f709, %f702, %f702;
	fma.rn.f32 	%f710, %f701, %f701, %f709;
	sqrt.rn.f32 	%f711, %f710;
	div.rn.f32 	%f712, %f701, %f711;
	div.rn.f32 	%f713, %f702, %f711;
	mul.f32 	%f714, %f1488, %f713;
	fma.rn.f32 	%f715, %f1487, %f712, %f714;
	mul.f32 	%f716, %f1487, %f713;
	mul.f32 	%f717, %f1488, %f712;
	sub.f32 	%f718, %f717, %f716;
	mul.f32 	%f719, %f1477, %f715;
	mul.f32 	%f720, %f712, %f719;
	mul.f32 	%f721, %f713, %f718;
	sub.f32 	%f102, %f720, %f721;
	mul.f32 	%f722, %f713, %f719;
	fma.rn.f32 	%f103, %f712, %f718, %f722;
	mul.f32 	%f723, %f1487, %f102;
	setp.lt.f32	%p119, %f723, 0f00000000;
	mul.f32 	%f724, %f1488, %f103;
	setp.lt.f32	%p120, %f724, 0f00000000;
	or.pred  	%p121, %p119, %p120;
	@%p121 bra 	BB38_126;
	bra.uni 	BB38_121;

BB38_126:
	mul.f32 	%f1487, %f1487, %f1477;
	mul.f32 	%f1488, %f1488, %f1477;
	bra.uni 	BB38_127;

BB38_121:
	abs.f32 	%f725, %f1487;
	abs.f32 	%f726, %f102;
	setp.lt.f32	%p122, %f725, %f726;
	@%p122 bra 	BB38_125;
	bra.uni 	BB38_122;

BB38_125:
	div.rn.f32 	%f730, %f1487, %f102;
	mul.f32 	%f1488, %f103, %f730;
	bra.uni 	BB38_127;

BB38_122:
	abs.f32 	%f727, %f1488;
	abs.f32 	%f728, %f103;
	setp.geu.f32	%p123, %f727, %f728;
	@%p123 bra 	BB38_123;

	div.rn.f32 	%f729, %f1488, %f103;
	mul.f32 	%f1487, %f102, %f729;
	bra.uni 	BB38_127;

BB38_123:
	mov.f32 	%f1487, %f102;
	mov.f32 	%f1488, %f103;

BB38_127:
	ld.local.v2.f32 	{%f731, %f732}, [%rd38+8];
	fma.rn.f32 	%f733, %f1487, %f731, %f2;
	fma.rn.f32 	%f112, %f1488, %f732, %f733;
	ld.local.f32 	%f734, [%rd548+4];
	setp.lt.f32	%p124, %f734, %f2;
	selp.f32	%f113, %f2, %f734, %p124;
	selp.f32	%f114, %f734, %f2, %p124;
	setp.gt.f32	%p125, %f112, %f113;
	@%p125 bra 	BB38_130;
	bra.uni 	BB38_128;

BB38_130:
	sub.f32 	%f1441, %f112, %f2;
	setp.gt.f32	%p128, %f1441, 0f28800000;
	sub.f32 	%f737, %f113, %f2;
	cvt.f64.f32	%fd63, %f737;
	mul.f64 	%fd64, %fd63, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd65, %f1441;
	selp.f64	%fd66, %fd65, 0d3D10000000000000, %p128;
	div.rn.f64 	%fd67, %fd64, %fd66;
	cvt.rn.f32.f64	%f1480, %fd67;
	bra.uni 	BB38_131;

BB38_128:
	mov.f32 	%f1480, 0f3F800000;
	setp.geu.f32	%p126, %f112, %f114;
	@%p126 bra 	BB38_131;

	sub.f32 	%f1440, %f112, %f2;
	setp.lt.f32	%p127, %f1440, 0fA8800000;
	sub.f32 	%f736, %f114, %f2;
	cvt.f64.f32	%fd58, %f736;
	mul.f64 	%fd59, %fd58, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd60, %f1440;
	selp.f64	%fd61, %fd60, 0dBD10000000000000, %p127;
	div.rn.f64 	%fd62, %fd59, %fd61;
	cvt.rn.f32.f64	%f1480, %fd62;

BB38_131:
	sub.f32 	%f738, %f113, %f114;
	setp.gt.f32	%p129, %f738, %f101;
	selp.f32	%f119, %f738, %f101, %p129;
	setp.geu.f32	%p130, %f1480, 0f3F800000;
	@%p130 bra 	BB38_139;

	mul.f32 	%f739, %f732, %f732;
	fma.rn.f32 	%f740, %f731, %f731, %f739;
	sqrt.rn.f32 	%f741, %f740;
	div.rn.f32 	%f742, %f731, %f741;
	div.rn.f32 	%f743, %f732, %f741;
	mul.f32 	%f744, %f1488, %f743;
	fma.rn.f32 	%f745, %f1487, %f742, %f744;
	mul.f32 	%f746, %f1487, %f743;
	mul.f32 	%f747, %f1488, %f742;
	sub.f32 	%f748, %f747, %f746;
	mul.f32 	%f749, %f1480, %f745;
	mul.f32 	%f750, %f742, %f749;
	mul.f32 	%f751, %f743, %f748;
	sub.f32 	%f120, %f750, %f751;
	mul.f32 	%f752, %f743, %f749;
	fma.rn.f32 	%f121, %f742, %f748, %f752;
	mul.f32 	%f753, %f1487, %f120;
	setp.lt.f32	%p131, %f753, 0f00000000;
	mul.f32 	%f754, %f1488, %f121;
	setp.lt.f32	%p132, %f754, 0f00000000;
	or.pred  	%p133, %p131, %p132;
	@%p133 bra 	BB38_138;
	bra.uni 	BB38_133;

BB38_138:
	mul.f32 	%f1487, %f1487, %f1480;
	mul.f32 	%f1488, %f1488, %f1480;
	bra.uni 	BB38_139;

BB38_133:
	abs.f32 	%f755, %f1487;
	abs.f32 	%f756, %f120;
	setp.lt.f32	%p134, %f755, %f756;
	@%p134 bra 	BB38_137;
	bra.uni 	BB38_134;

BB38_137:
	div.rn.f32 	%f760, %f1487, %f120;
	mul.f32 	%f1488, %f121, %f760;
	bra.uni 	BB38_139;

BB38_134:
	abs.f32 	%f757, %f1488;
	abs.f32 	%f758, %f121;
	setp.geu.f32	%p135, %f757, %f758;
	@%p135 bra 	BB38_135;

	div.rn.f32 	%f759, %f1488, %f121;
	mul.f32 	%f1487, %f120, %f759;
	bra.uni 	BB38_139;

BB38_135:
	mov.f32 	%f1487, %f120;
	mov.f32 	%f1488, %f121;

BB38_139:
	ld.local.v2.f32 	{%f761, %f762}, [%rd38+16];
	fma.rn.f32 	%f763, %f1487, %f761, %f2;
	fma.rn.f32 	%f130, %f1488, %f762, %f763;
	ld.local.f32 	%f764, [%rd548+8];
	setp.lt.f32	%p136, %f764, %f2;
	selp.f32	%f131, %f2, %f764, %p136;
	selp.f32	%f132, %f764, %f2, %p136;
	setp.gt.f32	%p137, %f130, %f131;
	@%p137 bra 	BB38_142;
	bra.uni 	BB38_140;

BB38_142:
	sub.f32 	%f1443, %f130, %f2;
	setp.gt.f32	%p140, %f1443, 0f28800000;
	sub.f32 	%f767, %f131, %f2;
	cvt.f64.f32	%fd73, %f767;
	mul.f64 	%fd74, %fd73, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd75, %f1443;
	selp.f64	%fd76, %fd75, 0d3D10000000000000, %p140;
	div.rn.f64 	%fd77, %fd74, %fd76;
	cvt.rn.f32.f64	%f1483, %fd77;
	bra.uni 	BB38_143;

BB38_140:
	mov.f32 	%f1483, 0f3F800000;
	setp.geu.f32	%p138, %f130, %f132;
	@%p138 bra 	BB38_143;

	sub.f32 	%f1442, %f130, %f2;
	setp.lt.f32	%p139, %f1442, 0fA8800000;
	sub.f32 	%f766, %f132, %f2;
	cvt.f64.f32	%fd68, %f766;
	mul.f64 	%fd69, %fd68, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd70, %f1442;
	selp.f64	%fd71, %fd70, 0dBD10000000000000, %p139;
	div.rn.f64 	%fd72, %fd69, %fd71;
	cvt.rn.f32.f64	%f1483, %fd72;

BB38_143:
	sub.f32 	%f768, %f131, %f132;
	setp.gt.f32	%p141, %f768, %f119;
	selp.f32	%f137, %f768, %f119, %p141;
	setp.geu.f32	%p142, %f1483, 0f3F800000;
	@%p142 bra 	BB38_151;

	mul.f32 	%f769, %f762, %f762;
	fma.rn.f32 	%f770, %f761, %f761, %f769;
	sqrt.rn.f32 	%f771, %f770;
	div.rn.f32 	%f772, %f761, %f771;
	div.rn.f32 	%f773, %f762, %f771;
	mul.f32 	%f774, %f1488, %f773;
	fma.rn.f32 	%f775, %f1487, %f772, %f774;
	mul.f32 	%f776, %f1487, %f773;
	mul.f32 	%f777, %f1488, %f772;
	sub.f32 	%f778, %f777, %f776;
	mul.f32 	%f779, %f1483, %f775;
	mul.f32 	%f780, %f772, %f779;
	mul.f32 	%f781, %f773, %f778;
	sub.f32 	%f138, %f780, %f781;
	mul.f32 	%f782, %f773, %f779;
	fma.rn.f32 	%f139, %f772, %f778, %f782;
	mul.f32 	%f783, %f1487, %f138;
	setp.lt.f32	%p143, %f783, 0f00000000;
	mul.f32 	%f784, %f1488, %f139;
	setp.lt.f32	%p144, %f784, 0f00000000;
	or.pred  	%p145, %p143, %p144;
	@%p145 bra 	BB38_150;
	bra.uni 	BB38_145;

BB38_150:
	mul.f32 	%f1487, %f1487, %f1483;
	mul.f32 	%f1488, %f1488, %f1483;
	bra.uni 	BB38_151;

BB38_145:
	abs.f32 	%f785, %f1487;
	abs.f32 	%f786, %f138;
	setp.lt.f32	%p146, %f785, %f786;
	@%p146 bra 	BB38_149;
	bra.uni 	BB38_146;

BB38_149:
	div.rn.f32 	%f790, %f1487, %f138;
	mul.f32 	%f1488, %f139, %f790;
	bra.uni 	BB38_151;

BB38_146:
	abs.f32 	%f787, %f1488;
	abs.f32 	%f788, %f139;
	setp.geu.f32	%p147, %f787, %f788;
	@%p147 bra 	BB38_147;

	div.rn.f32 	%f789, %f1488, %f139;
	mul.f32 	%f1487, %f138, %f789;
	bra.uni 	BB38_151;

BB38_147:
	mov.f32 	%f1487, %f138;
	mov.f32 	%f1488, %f139;

BB38_151:
	ld.local.v2.f32 	{%f791, %f792}, [%rd38+24];
	fma.rn.f32 	%f793, %f1487, %f791, %f2;
	fma.rn.f32 	%f148, %f1488, %f792, %f793;
	ld.local.f32 	%f794, [%rd548+12];
	setp.lt.f32	%p148, %f794, %f2;
	selp.f32	%f149, %f2, %f794, %p148;
	selp.f32	%f150, %f794, %f2, %p148;
	sub.f32 	%f795, %f149, %f150;
	setp.gt.f32	%p149, %f795, %f137;
	selp.f32	%f1489, %f795, %f137, %p149;
	setp.gt.f32	%p150, %f148, %f149;
	@%p150 bra 	BB38_154;
	bra.uni 	BB38_152;

BB38_154:
	sub.f32 	%f1437, %f148, %f2;
	setp.gt.f32	%p153, %f1437, 0f28800000;
	sub.f32 	%f798, %f149, %f2;
	cvt.f64.f32	%fd83, %f798;
	mul.f64 	%fd84, %fd83, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd85, %f1437;
	selp.f64	%fd86, %fd85, 0d3D10000000000000, %p153;
	div.rn.f64 	%fd87, %fd84, %fd86;
	cvt.rn.f32.f64	%f1486, %fd87;
	bra.uni 	BB38_155;

BB38_152:
	mov.f32 	%f1486, 0f3F800000;
	setp.geu.f32	%p151, %f148, %f150;
	@%p151 bra 	BB38_155;

	sub.f32 	%f1436, %f148, %f2;
	setp.lt.f32	%p152, %f1436, 0fA8800000;
	sub.f32 	%f797, %f150, %f2;
	cvt.f64.f32	%fd78, %f797;
	mul.f64 	%fd79, %fd78, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd80, %f1436;
	selp.f64	%fd81, %fd80, 0dBD10000000000000, %p152;
	div.rn.f64 	%fd82, %fd79, %fd81;
	cvt.rn.f32.f64	%f1486, %fd82;

BB38_155:
	setp.geu.f32	%p154, %f1486, 0f3F800000;
	@%p154 bra 	BB38_163;

	mul.f32 	%f799, %f792, %f792;
	fma.rn.f32 	%f800, %f791, %f791, %f799;
	sqrt.rn.f32 	%f801, %f800;
	div.rn.f32 	%f802, %f791, %f801;
	div.rn.f32 	%f803, %f792, %f801;
	mul.f32 	%f804, %f1488, %f803;
	fma.rn.f32 	%f805, %f1487, %f802, %f804;
	mul.f32 	%f806, %f1487, %f803;
	mul.f32 	%f807, %f1488, %f802;
	sub.f32 	%f808, %f807, %f806;
	mul.f32 	%f809, %f1486, %f805;
	mul.f32 	%f810, %f802, %f809;
	mul.f32 	%f811, %f803, %f808;
	sub.f32 	%f156, %f810, %f811;
	mul.f32 	%f812, %f803, %f809;
	fma.rn.f32 	%f157, %f802, %f808, %f812;
	mul.f32 	%f813, %f1487, %f156;
	setp.lt.f32	%p155, %f813, 0f00000000;
	mul.f32 	%f814, %f1488, %f157;
	setp.lt.f32	%p156, %f814, 0f00000000;
	or.pred  	%p157, %p155, %p156;
	@%p157 bra 	BB38_162;
	bra.uni 	BB38_157;

BB38_162:
	mul.f32 	%f1487, %f1487, %f1486;
	mul.f32 	%f1488, %f1488, %f1486;
	bra.uni 	BB38_163;

BB38_157:
	abs.f32 	%f815, %f1487;
	abs.f32 	%f816, %f156;
	setp.lt.f32	%p158, %f815, %f816;
	@%p158 bra 	BB38_161;
	bra.uni 	BB38_158;

BB38_161:
	div.rn.f32 	%f820, %f1487, %f156;
	mul.f32 	%f1488, %f157, %f820;
	bra.uni 	BB38_163;

BB38_158:
	abs.f32 	%f817, %f1488;
	abs.f32 	%f818, %f157;
	setp.geu.f32	%p159, %f817, %f818;
	@%p159 bra 	BB38_159;

	div.rn.f32 	%f819, %f1488, %f157;
	mul.f32 	%f1487, %f156, %f819;
	bra.uni 	BB38_163;

BB38_159:
	mov.f32 	%f1487, %f156;
	mov.f32 	%f1488, %f157;

BB38_163:
	add.s32 	%r533, %r533, 8;
	add.s32 	%r532, %r532, 4;
	setp.lt.s32	%p160, %r532, %r15;
	add.s64 	%rd548, %rd548, 16;
	@%p160 bra 	BB38_115;

BB38_164:
	@%p3 bra 	BB38_165;

	cvt.f64.f32	%fd88, %f1489;
	mul.f64 	%fd1, %fd88, 0d3F847AE147AE147B;
	and.b32  	%r96, %r15, 3;
	setp.eq.s32	%p162, %r96, 0;
	mov.f32 	%f1513, 0f00000000;
	mov.u32 	%r539, 0;
	@%p162 bra 	BB38_167;

	setp.eq.s32	%p163, %r96, 1;
	mov.u32 	%r536, 0;
	@%p163 bra 	BB38_179;

	setp.eq.s32	%p164, %r96, 2;
	mov.u32 	%r535, 0;
	@%p164 bra 	BB38_174;

	add.u64 	%rd523, %SPL, 64;
	ld.local.v2.f32 	{%f823, %f824}, [%rd18];
	fma.rn.f32 	%f827, %f1487, %f823, %f2;
	fma.rn.f32 	%f167, %f1488, %f824, %f827;
	ld.local.f32 	%f828, [%rd523];
	setp.lt.f32	%p165, %f828, %f2;
	selp.f32	%f168, %f2, %f828, %p165;
	selp.f32	%f169, %f828, %f2, %p165;
	cvt.f64.f32	%fd2, %f167;
	cvt.f64.f32	%fd89, %f168;
	add.f64 	%fd90, %fd1, %fd89;
	setp.gt.f64	%p166, %fd2, %fd90;
	@%p166 bra 	BB38_173;
	bra.uni 	BB38_171;

BB38_173:
	sub.f32 	%f832, %f167, %f2;
	setp.gt.f32	%p169, %f832, 0f28800000;
	sub.f32 	%f833, %f168, %f2;
	cvt.f64.f32	%fd98, %f833;
	mul.f64 	%fd99, %fd98, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd100, %f832;
	selp.f64	%fd101, %fd100, 0d3D10000000000000, %p169;
	div.rn.f64 	%fd102, %fd99, %fd101;
	cvt.rn.f32.f64	%f834, %fd102;
	mul.f32 	%f1487, %f1487, %f834;
	mul.f32 	%f1488, %f1488, %f834;
	mov.u32 	%r535, 1;
	bra.uni 	BB38_174;

BB38_165:
	mov.f32 	%f1513, %f1488;
	mov.f32 	%f1512, %f1487;
	bra.uni 	BB38_203;

BB38_167:
	mov.f32 	%f1512, %f1513;
	bra.uni 	BB38_184;

BB38_171:
	cvt.f64.f32	%fd91, %f169;
	sub.f64 	%fd92, %fd91, %fd1;
	mov.u32 	%r535, 1;
	setp.geu.f64	%p167, %fd2, %fd92;
	@%p167 bra 	BB38_174;

	sub.f32 	%f829, %f167, %f2;
	setp.lt.f32	%p168, %f829, 0fA8800000;
	sub.f32 	%f830, %f169, %f2;
	cvt.f64.f32	%fd93, %f830;
	mul.f64 	%fd94, %fd93, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd95, %f829;
	selp.f64	%fd96, %fd95, 0dBD10000000000000, %p168;
	div.rn.f64 	%fd97, %fd94, %fd96;
	cvt.rn.f32.f64	%f831, %fd97;
	mul.f32 	%f1487, %f1487, %f831;
	mul.f32 	%f1488, %f1488, %f831;

BB38_174:
	add.u64 	%rd525, %SPL, 64;
	shl.b32 	%r323, %r535, 1;
	mul.wide.u32 	%rd274, %r323, 4;
	add.s64 	%rd275, %rd18, %rd274;
	ld.local.v2.f32 	{%f835, %f836}, [%rd275];
	fma.rn.f32 	%f839, %f1487, %f835, %f2;
	fma.rn.f32 	%f176, %f1488, %f836, %f839;
	mul.wide.u32 	%rd276, %r535, 4;
	add.s64 	%rd277, %rd525, %rd276;
	ld.local.f32 	%f840, [%rd277];
	setp.lt.f32	%p170, %f840, %f2;
	selp.f32	%f177, %f2, %f840, %p170;
	selp.f32	%f178, %f840, %f2, %p170;
	cvt.f64.f32	%fd3, %f176;
	cvt.f64.f32	%fd103, %f177;
	add.f64 	%fd104, %fd1, %fd103;
	setp.gt.f64	%p171, %fd3, %fd104;
	@%p171 bra 	BB38_177;
	bra.uni 	BB38_175;

BB38_177:
	sub.f32 	%f844, %f176, %f2;
	setp.gt.f32	%p174, %f844, 0f28800000;
	sub.f32 	%f845, %f177, %f2;
	cvt.f64.f32	%fd112, %f845;
	mul.f64 	%fd113, %fd112, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd114, %f844;
	selp.f64	%fd115, %fd114, 0d3D10000000000000, %p174;
	div.rn.f64 	%fd116, %fd113, %fd115;
	cvt.rn.f32.f64	%f846, %fd116;
	mul.f32 	%f1487, %f1487, %f846;
	mul.f32 	%f1488, %f1488, %f846;
	bra.uni 	BB38_178;

BB38_175:
	cvt.f64.f32	%fd105, %f178;
	sub.f64 	%fd106, %fd105, %fd1;
	setp.geu.f64	%p172, %fd3, %fd106;
	@%p172 bra 	BB38_178;

	sub.f32 	%f841, %f176, %f2;
	setp.lt.f32	%p173, %f841, 0fA8800000;
	sub.f32 	%f842, %f178, %f2;
	cvt.f64.f32	%fd107, %f842;
	mul.f64 	%fd108, %fd107, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd109, %f841;
	selp.f64	%fd110, %fd109, 0dBD10000000000000, %p173;
	div.rn.f64 	%fd111, %fd108, %fd110;
	cvt.rn.f32.f64	%f843, %fd111;
	mul.f32 	%f1487, %f1487, %f843;
	mul.f32 	%f1488, %f1488, %f843;

BB38_178:
	add.s32 	%r536, %r535, 1;

BB38_179:
	add.u64 	%rd527, %SPL, 64;
	shl.b32 	%r324, %r536, 1;
	mul.wide.s32 	%rd278, %r324, 4;
	add.s64 	%rd279, %rd18, %rd278;
	ld.local.v2.f32 	{%f847, %f848}, [%rd279];
	fma.rn.f32 	%f851, %f1487, %f847, %f2;
	fma.rn.f32 	%f187, %f1488, %f848, %f851;
	mul.wide.s32 	%rd280, %r536, 4;
	add.s64 	%rd281, %rd527, %rd280;
	ld.local.f32 	%f852, [%rd281];
	setp.lt.f32	%p175, %f852, %f2;
	selp.f32	%f188, %f2, %f852, %p175;
	selp.f32	%f189, %f852, %f2, %p175;
	cvt.f64.f32	%fd4, %f187;
	cvt.f64.f32	%fd117, %f188;
	add.f64 	%fd118, %fd1, %fd117;
	setp.gt.f64	%p176, %fd4, %fd118;
	@%p176 bra 	BB38_182;
	bra.uni 	BB38_180;

BB38_182:
	sub.f32 	%f856, %f187, %f2;
	setp.gt.f32	%p179, %f856, 0f28800000;
	sub.f32 	%f857, %f188, %f2;
	cvt.f64.f32	%fd126, %f857;
	mul.f64 	%fd127, %fd126, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd128, %f856;
	selp.f64	%fd129, %fd128, 0d3D10000000000000, %p179;
	div.rn.f64 	%fd130, %fd127, %fd129;
	cvt.rn.f32.f64	%f858, %fd130;
	mul.f32 	%f1487, %f1487, %f858;
	mul.f32 	%f1488, %f1488, %f858;
	bra.uni 	BB38_183;

BB38_180:
	cvt.f64.f32	%fd119, %f189;
	sub.f64 	%fd120, %fd119, %fd1;
	setp.geu.f64	%p177, %fd4, %fd120;
	@%p177 bra 	BB38_183;

	sub.f32 	%f853, %f187, %f2;
	setp.lt.f32	%p178, %f853, 0fA8800000;
	sub.f32 	%f854, %f189, %f2;
	cvt.f64.f32	%fd121, %f854;
	mul.f64 	%fd122, %fd121, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd123, %f853;
	selp.f64	%fd124, %fd123, 0dBD10000000000000, %p178;
	div.rn.f64 	%fd125, %fd122, %fd124;
	cvt.rn.f32.f64	%f855, %fd125;
	mul.f32 	%f1487, %f1487, %f855;
	mul.f32 	%f1488, %f1488, %f855;

BB38_183:
	add.s32 	%r539, %r536, 1;
	mov.f32 	%f1513, %f1488;
	mov.f32 	%f1512, %f1487;

BB38_184:
	setp.lt.u32	%p180, %r15, 4;
	@%p180 bra 	BB38_203;

	add.u64 	%rd529, %SPL, 64;
	mul.wide.s32 	%rd282, %r539, 4;
	add.s64 	%rd549, %rd529, %rd282;
	shl.b32 	%r538, %r539, 1;
	mov.f32 	%f1513, %f1488;
	mov.f32 	%f1512, %f1487;

BB38_186:
	mul.wide.s32 	%rd283, %r538, 4;
	add.s64 	%rd42, %rd18, %rd283;
	ld.local.v2.f32 	{%f859, %f860}, [%rd42];
	fma.rn.f32 	%f863, %f1512, %f859, %f2;
	fma.rn.f32 	%f202, %f1513, %f860, %f863;
	ld.local.f32 	%f864, [%rd549];
	setp.lt.f32	%p181, %f864, %f2;
	selp.f32	%f203, %f2, %f864, %p181;
	selp.f32	%f204, %f864, %f2, %p181;
	cvt.f64.f32	%fd5, %f202;
	cvt.f64.f32	%fd131, %f203;
	add.f64 	%fd132, %fd1, %fd131;
	setp.gt.f64	%p182, %fd5, %fd132;
	@%p182 bra 	BB38_189;
	bra.uni 	BB38_187;

BB38_189:
	sub.f32 	%f868, %f202, %f2;
	setp.gt.f32	%p185, %f868, 0f28800000;
	sub.f32 	%f869, %f203, %f2;
	cvt.f64.f32	%fd140, %f869;
	mul.f64 	%fd141, %fd140, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd142, %f868;
	selp.f64	%fd143, %fd142, 0d3D10000000000000, %p185;
	div.rn.f64 	%fd144, %fd141, %fd143;
	cvt.rn.f32.f64	%f870, %fd144;
	mul.f32 	%f1512, %f1512, %f870;
	mul.f32 	%f1513, %f1513, %f870;
	bra.uni 	BB38_190;

BB38_187:
	cvt.f64.f32	%fd133, %f204;
	sub.f64 	%fd134, %fd133, %fd1;
	setp.geu.f64	%p183, %fd5, %fd134;
	@%p183 bra 	BB38_190;

	sub.f32 	%f865, %f202, %f2;
	setp.lt.f32	%p184, %f865, 0fA8800000;
	sub.f32 	%f866, %f204, %f2;
	cvt.f64.f32	%fd135, %f866;
	mul.f64 	%fd136, %fd135, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd137, %f865;
	selp.f64	%fd138, %fd137, 0dBD10000000000000, %p184;
	div.rn.f64 	%fd139, %fd136, %fd138;
	cvt.rn.f32.f64	%f867, %fd139;
	mul.f32 	%f1512, %f1512, %f867;
	mul.f32 	%f1513, %f1513, %f867;

BB38_190:
	ld.local.v2.f32 	{%f871, %f872}, [%rd42+8];
	fma.rn.f32 	%f875, %f1512, %f871, %f2;
	fma.rn.f32 	%f211, %f1513, %f872, %f875;
	ld.local.f32 	%f876, [%rd549+4];
	setp.lt.f32	%p186, %f876, %f2;
	selp.f32	%f212, %f2, %f876, %p186;
	selp.f32	%f213, %f876, %f2, %p186;
	cvt.f64.f32	%fd6, %f211;
	cvt.f64.f32	%fd145, %f212;
	add.f64 	%fd146, %fd1, %fd145;
	setp.gt.f64	%p187, %fd6, %fd146;
	@%p187 bra 	BB38_193;
	bra.uni 	BB38_191;

BB38_193:
	sub.f32 	%f880, %f211, %f2;
	setp.gt.f32	%p190, %f880, 0f28800000;
	sub.f32 	%f881, %f212, %f2;
	cvt.f64.f32	%fd154, %f881;
	mul.f64 	%fd155, %fd154, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd156, %f880;
	selp.f64	%fd157, %fd156, 0d3D10000000000000, %p190;
	div.rn.f64 	%fd158, %fd155, %fd157;
	cvt.rn.f32.f64	%f882, %fd158;
	mul.f32 	%f1512, %f1512, %f882;
	mul.f32 	%f1513, %f1513, %f882;
	bra.uni 	BB38_194;

BB38_191:
	cvt.f64.f32	%fd147, %f213;
	sub.f64 	%fd148, %fd147, %fd1;
	setp.geu.f64	%p188, %fd6, %fd148;
	@%p188 bra 	BB38_194;

	sub.f32 	%f877, %f211, %f2;
	setp.lt.f32	%p189, %f877, 0fA8800000;
	sub.f32 	%f878, %f213, %f2;
	cvt.f64.f32	%fd149, %f878;
	mul.f64 	%fd150, %fd149, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd151, %f877;
	selp.f64	%fd152, %fd151, 0dBD10000000000000, %p189;
	div.rn.f64 	%fd153, %fd150, %fd152;
	cvt.rn.f32.f64	%f879, %fd153;
	mul.f32 	%f1512, %f1512, %f879;
	mul.f32 	%f1513, %f1513, %f879;

BB38_194:
	ld.local.v2.f32 	{%f883, %f884}, [%rd42+16];
	fma.rn.f32 	%f887, %f1512, %f883, %f2;
	fma.rn.f32 	%f220, %f1513, %f884, %f887;
	ld.local.f32 	%f888, [%rd549+8];
	setp.lt.f32	%p191, %f888, %f2;
	selp.f32	%f221, %f2, %f888, %p191;
	selp.f32	%f222, %f888, %f2, %p191;
	cvt.f64.f32	%fd7, %f220;
	cvt.f64.f32	%fd159, %f221;
	add.f64 	%fd160, %fd1, %fd159;
	setp.gt.f64	%p192, %fd7, %fd160;
	@%p192 bra 	BB38_197;
	bra.uni 	BB38_195;

BB38_197:
	sub.f32 	%f892, %f220, %f2;
	setp.gt.f32	%p195, %f892, 0f28800000;
	sub.f32 	%f893, %f221, %f2;
	cvt.f64.f32	%fd168, %f893;
	mul.f64 	%fd169, %fd168, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd170, %f892;
	selp.f64	%fd171, %fd170, 0d3D10000000000000, %p195;
	div.rn.f64 	%fd172, %fd169, %fd171;
	cvt.rn.f32.f64	%f894, %fd172;
	mul.f32 	%f1512, %f1512, %f894;
	mul.f32 	%f1513, %f1513, %f894;
	bra.uni 	BB38_198;

BB38_195:
	cvt.f64.f32	%fd161, %f222;
	sub.f64 	%fd162, %fd161, %fd1;
	setp.geu.f64	%p193, %fd7, %fd162;
	@%p193 bra 	BB38_198;

	sub.f32 	%f889, %f220, %f2;
	setp.lt.f32	%p194, %f889, 0fA8800000;
	sub.f32 	%f890, %f222, %f2;
	cvt.f64.f32	%fd163, %f890;
	mul.f64 	%fd164, %fd163, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd165, %f889;
	selp.f64	%fd166, %fd165, 0dBD10000000000000, %p194;
	div.rn.f64 	%fd167, %fd164, %fd166;
	cvt.rn.f32.f64	%f891, %fd167;
	mul.f32 	%f1512, %f1512, %f891;
	mul.f32 	%f1513, %f1513, %f891;

BB38_198:
	ld.local.v2.f32 	{%f895, %f896}, [%rd42+24];
	fma.rn.f32 	%f899, %f1512, %f895, %f2;
	fma.rn.f32 	%f229, %f1513, %f896, %f899;
	ld.local.f32 	%f900, [%rd549+12];
	setp.lt.f32	%p196, %f900, %f2;
	selp.f32	%f230, %f2, %f900, %p196;
	selp.f32	%f231, %f900, %f2, %p196;
	cvt.f64.f32	%fd8, %f229;
	cvt.f64.f32	%fd173, %f230;
	add.f64 	%fd174, %fd1, %fd173;
	setp.gt.f64	%p197, %fd8, %fd174;
	@%p197 bra 	BB38_201;
	bra.uni 	BB38_199;

BB38_201:
	sub.f32 	%f904, %f229, %f2;
	setp.gt.f32	%p200, %f904, 0f28800000;
	sub.f32 	%f905, %f230, %f2;
	cvt.f64.f32	%fd182, %f905;
	mul.f64 	%fd183, %fd182, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd184, %f904;
	selp.f64	%fd185, %fd184, 0d3D10000000000000, %p200;
	div.rn.f64 	%fd186, %fd183, %fd185;
	cvt.rn.f32.f64	%f906, %fd186;
	mul.f32 	%f1512, %f1512, %f906;
	mul.f32 	%f1513, %f1513, %f906;
	bra.uni 	BB38_202;

BB38_199:
	cvt.f64.f32	%fd175, %f231;
	sub.f64 	%fd176, %fd175, %fd1;
	setp.geu.f64	%p198, %fd8, %fd176;
	@%p198 bra 	BB38_202;

	sub.f32 	%f901, %f229, %f2;
	setp.lt.f32	%p199, %f901, 0fA8800000;
	sub.f32 	%f902, %f231, %f2;
	cvt.f64.f32	%fd177, %f902;
	mul.f64 	%fd178, %fd177, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd179, %f901;
	selp.f64	%fd180, %fd179, 0dBD10000000000000, %p199;
	div.rn.f64 	%fd181, %fd178, %fd180;
	cvt.rn.f32.f64	%f903, %fd181;
	mul.f32 	%f1512, %f1512, %f903;
	mul.f32 	%f1513, %f1513, %f903;

BB38_202:
	add.s32 	%r538, %r538, 8;
	add.s32 	%r539, %r539, 4;
	setp.lt.s32	%p201, %r539, %r15;
	add.s64 	%rd549, %rd549, 16;
	@%p201 bra 	BB38_186;

BB38_203:
	div.s32 	%r459, %r8, %r187;
	mul.lo.s32 	%r458, %r459, %r187;
	mul.f32 	%f240, %f1444, %f1512;
	mul.f32 	%f241, %f1444, %f1513;
	setp.eq.s32	%p202, %r8, %r458;
	@%p202 bra 	BB38_383;
	bra.uni 	BB38_204;

BB38_383:
	st.global.f32 	[%rd23], %f240;
	st.global.f32 	[%rd23+4], %f241;
	@%p3 bra 	BB38_393;

	and.b32  	%r171, %r15, 3;
	setp.eq.s32	%p377, %r171, 0;
	mov.u32 	%r573, 0;
	@%p377 bra 	BB38_390;

	setp.eq.s32	%p378, %r171, 1;
	mov.u32 	%r569, 0;
	@%p378 bra 	BB38_389;

	setp.eq.s32	%p379, %r171, 2;
	mov.u32 	%r568, 0;
	@%p379 bra 	BB38_388;

	ld.local.v2.f32 	{%f1387, %f1388}, [%rd18];
	mov.u32 	%r568, 1;
	fma.rn.f32 	%f1391, %f240, %f1387, %f1;
	fma.rn.f32 	%f1392, %f241, %f1388, %f1391;
	st.global.f32 	[%rd22], %f1392;

BB38_388:
	shl.b32 	%r447, %r568, 1;
	mul.wide.u32 	%rd485, %r447, 4;
	add.s64 	%rd486, %rd18, %rd485;
	ld.local.v2.f32 	{%f1393, %f1394}, [%rd486];
	fma.rn.f32 	%f1397, %f240, %f1393, %f1;
	fma.rn.f32 	%f1398, %f241, %f1394, %f1397;
	add.s32 	%r448, %r568, %r16;
	mad.lo.s32 	%r449, %r448, %r187, %r14;
	mul.wide.s32 	%rd487, %r449, 4;
	add.s64 	%rd488, %rd7, %rd487;
	st.global.f32 	[%rd488], %f1398;
	add.s32 	%r569, %r568, 1;

BB38_389:
	shl.b32 	%r450, %r569, 1;
	mul.wide.s32 	%rd489, %r450, 4;
	add.s64 	%rd490, %rd18, %rd489;
	ld.local.v2.f32 	{%f1399, %f1400}, [%rd490];
	fma.rn.f32 	%f1403, %f240, %f1399, %f1;
	fma.rn.f32 	%f1404, %f241, %f1400, %f1403;
	add.s32 	%r451, %r569, %r16;
	mad.lo.s32 	%r452, %r451, %r187, %r14;
	mul.wide.s32 	%rd491, %r452, 4;
	add.s64 	%rd492, %rd7, %rd491;
	st.global.f32 	[%rd492], %f1404;
	add.s32 	%r573, %r569, 1;

BB38_390:
	setp.lt.u32	%p380, %r15, 4;
	@%p380 bra 	BB38_393;

	mov.u32 	%r472, %tid.x;
	mov.u32 	%r471, %ntid.x;
	mov.u32 	%r470, %ctaid.x;
	mov.u32 	%r469, %nctaid.x;
	div.s32 	%r468, %r8, %r187;
	mad.lo.s32 	%r454, %r469, %r189, %r470;
	shl.b32 	%r177, %r187, 2;
	shl.b32 	%r572, %r573, 1;
	mad.lo.s32 	%r455, %r471, %r454, %r472;
	mad.lo.s32 	%r456, %r468, 3, %r573;
	mad.lo.s32 	%r571, %r187, %r456, %r455;

BB38_392:
	mul.wide.s32 	%rd493, %r572, 4;
	add.s64 	%rd494, %rd18, %rd493;
	ld.local.v2.f32 	{%f1405, %f1406}, [%rd494];
	fma.rn.f32 	%f1409, %f240, %f1405, %f1;
	fma.rn.f32 	%f1410, %f241, %f1406, %f1409;
	mul.wide.s32 	%rd495, %r571, 4;
	add.s64 	%rd496, %rd7, %rd495;
	st.global.f32 	[%rd496], %f1410;
	ld.local.v2.f32 	{%f1411, %f1412}, [%rd494+8];
	fma.rn.f32 	%f1415, %f240, %f1411, %f1;
	fma.rn.f32 	%f1416, %f241, %f1412, %f1415;
	cvt.s64.s32	%rd497, %r177;
	add.s64 	%rd498, %rd496, %rd497;
	st.global.f32 	[%rd498], %f1416;
	ld.local.v2.f32 	{%f1417, %f1418}, [%rd494+16];
	fma.rn.f32 	%f1421, %f240, %f1417, %f1;
	fma.rn.f32 	%f1422, %f241, %f1418, %f1421;
	add.s64 	%rd499, %rd498, %rd497;
	st.global.f32 	[%rd499], %f1422;
	ld.local.v2.f32 	{%f1423, %f1424}, [%rd494+24];
	fma.rn.f32 	%f1427, %f240, %f1423, %f1;
	fma.rn.f32 	%f1428, %f241, %f1424, %f1427;
	add.s64 	%rd500, %rd499, %rd497;
	st.global.f32 	[%rd500], %f1428;
	add.s32 	%r572, %r572, 8;
	add.s32 	%r571, %r571, %r177;
	add.s32 	%r573, %r573, 4;
	setp.lt.s32	%p381, %r573, %r15;
	@%p381 bra 	BB38_392;
	bra.uni 	BB38_393;

BB38_204:
	add.s32 	%r461, %r193, -1;
	div.s32 	%r460, %r8, %r187;
	setp.gt.s32	%p203, %r15, 0;
	sub.s32 	%r325, %r460, %r461;
	setp.gt.s32	%p204, %r325, 0;
	and.pred  	%p205, %p204, %p203;
	@!%p205 bra 	BB38_214;
	bra.uni 	BB38_205;

BB38_205:
	and.b32  	%r108, %r15, 3;
	setp.eq.s32	%p206, %r108, 0;
	mov.u32 	%r543, 0;
	@%p206 bra 	BB38_211;

	setp.eq.s32	%p207, %r108, 1;
	mov.u32 	%r541, 0;
	@%p207 bra 	BB38_210;

	setp.eq.s32	%p208, %r108, 2;
	mov.u32 	%r540, 0;
	@%p208 bra 	BB38_209;

	mul.wide.s32 	%rd284, %r16, 4;
	add.s64 	%rd285, %rd4, %rd284;
	ld.global.u32 	%r330, [%rd285];
	add.s32 	%r331, %r330, -1;
	st.local.u32 	[%rd13], %r331;
	add.s64 	%rd286, %rd3, %rd284;
	ld.global.f32 	%f907, [%rd286];
	st.local.f32 	[%rd14], %f907;
	add.s64 	%rd287, %rd2, %rd284;
	ld.global.f32 	%f908, [%rd287];
	st.local.f32 	[%rd15], %f908;
	mov.u32 	%r540, 1;

BB38_209:
	add.s32 	%r332, %r540, %r16;
	mul.wide.s32 	%rd288, %r332, 4;
	add.s64 	%rd289, %rd4, %rd288;
	ld.global.u32 	%r333, [%rd289];
	add.s32 	%r334, %r333, -1;
	mul.wide.u32 	%rd290, %r540, 4;
	add.s64 	%rd291, %rd13, %rd290;
	st.local.u32 	[%rd291], %r334;
	add.s64 	%rd292, %rd3, %rd288;
	ld.global.f32 	%f909, [%rd292];
	add.s64 	%rd293, %rd14, %rd290;
	st.local.f32 	[%rd293], %f909;
	add.s64 	%rd294, %rd2, %rd288;
	ld.global.f32 	%f910, [%rd294];
	add.s64 	%rd295, %rd15, %rd290;
	st.local.f32 	[%rd295], %f910;
	add.s32 	%r541, %r540, 1;

BB38_210:
	add.s32 	%r335, %r541, %r16;
	mul.wide.s32 	%rd296, %r335, 4;
	add.s64 	%rd297, %rd4, %rd296;
	ld.global.u32 	%r336, [%rd297];
	add.s32 	%r337, %r336, -1;
	mul.wide.s32 	%rd298, %r541, 4;
	add.s64 	%rd299, %rd13, %rd298;
	st.local.u32 	[%rd299], %r337;
	add.s64 	%rd300, %rd3, %rd296;
	ld.global.f32 	%f911, [%rd300];
	add.s64 	%rd301, %rd14, %rd298;
	st.local.f32 	[%rd301], %f911;
	add.s64 	%rd302, %rd2, %rd296;
	ld.global.f32 	%f912, [%rd302];
	add.s64 	%rd303, %rd15, %rd298;
	st.local.f32 	[%rd303], %f912;
	add.s32 	%r543, %r541, 1;

BB38_211:
	setp.lt.u32	%p209, %r15, 4;
	@%p209 bra 	BB38_214;

	div.s32 	%r467, %r8, %r187;
	mul.wide.s32 	%rd551, %r543, 4;
	mad.lo.s32 	%r338, %r467, 4, %r543;
	mul.wide.s32 	%rd550, %r338, 4;

BB38_213:
	add.s64 	%rd304, %rd4, %rd550;
	ld.global.u32 	%r339, [%rd304];
	add.s32 	%r340, %r339, -1;
	add.s64 	%rd305, %rd13, %rd551;
	st.local.u32 	[%rd305], %r340;
	add.s64 	%rd306, %rd3, %rd550;
	ld.global.f32 	%f913, [%rd306];
	add.s64 	%rd307, %rd14, %rd551;
	st.local.f32 	[%rd307], %f913;
	add.s64 	%rd308, %rd2, %rd550;
	ld.global.f32 	%f914, [%rd308];
	add.s64 	%rd309, %rd15, %rd551;
	st.local.f32 	[%rd309], %f914;
	ld.global.u32 	%r341, [%rd304+4];
	add.s32 	%r342, %r341, -1;
	st.local.u32 	[%rd305+4], %r342;
	ld.global.f32 	%f915, [%rd306+4];
	st.local.f32 	[%rd307+4], %f915;
	ld.global.f32 	%f916, [%rd308+4];
	st.local.f32 	[%rd309+4], %f916;
	ld.global.u32 	%r343, [%rd304+8];
	add.s32 	%r344, %r343, -1;
	st.local.u32 	[%rd305+8], %r344;
	ld.global.f32 	%f917, [%rd306+8];
	st.local.f32 	[%rd307+8], %f917;
	ld.global.f32 	%f918, [%rd308+8];
	st.local.f32 	[%rd309+8], %f918;
	ld.global.u32 	%r345, [%rd304+12];
	add.s32 	%r346, %r345, -1;
	st.local.u32 	[%rd305+12], %r346;
	ld.global.f32 	%f919, [%rd306+12];
	st.local.f32 	[%rd307+12], %f919;
	ld.global.f32 	%f920, [%rd308+12];
	st.local.f32 	[%rd309+12], %f920;
	add.s64 	%rd551, %rd551, 16;
	add.s64 	%rd550, %rd550, 16;
	add.s32 	%r543, %r543, 4;
	setp.lt.s32	%p210, %r543, %r15;
	@%p210 bra 	BB38_213;

BB38_214:
	ld.param.u64 	%rd522, [gpu_cell_reconstruct_lcd_param_8];
	mul.wide.s32 	%rd521, %r8, 4;
	cvta.to.global.u64 	%rd520, %rd522;
	add.s64 	%rd519, %rd520, %rd521;
	ld.global.f32 	%f242, [%rd519];
	mov.f32 	%f1565, 0f00000000;
	mov.f32 	%f1566, %f1565;
	setp.lt.s32	%p211, %r14, 3;
	@%p211 bra 	BB38_225;
	bra.uni 	BB38_215;

BB38_225:
	@%p3 bra 	BB38_235;

	and.b32  	%r124, %r15, 3;
	setp.eq.s32	%p226, %r124, 0;
	mov.f32 	%f1566, 0f00000000;
	mov.u32 	%r550, 0;
	mov.f32 	%f1565, %f1566;
	@%p226 bra 	BB38_232;

	setp.eq.s32	%p227, %r124, 1;
	mov.f32 	%f1526, 0f00000000;
	mov.u32 	%r549, 0;
	mov.f32 	%f1527, %f1526;
	@%p227 bra 	BB38_231;

	setp.eq.s32	%p228, %r124, 2;
	mov.f32 	%f1524, 0f00000000;
	mov.u32 	%r548, 0;
	mov.f32 	%f1525, %f1524;
	@%p228 bra 	BB38_230;

	ld.param.u64 	%rd514, [gpu_cell_reconstruct_lcd_param_18];
	ld.local.f32 	%f999, [%rd14];
	setp.gt.f32	%p229, %f999, 0f00000000;
	ld.local.u32 	%r383, [%rd13];
	mad.lo.s32 	%r384, %r383, %r187, %r14;
	selp.b64	%rd373, %rd5, %rd6, %p229;
	mul.wide.s32 	%rd374, %r384, 4;
	add.s64 	%rd375, %rd373, %rd374;
	ld.global.f32 	%f1000, [%rd375];
	st.local.f32 	[%rd19], %f1000;
	shl.b32 	%r385, %r384, 1;
	mov.u32 	%r548, 1;
	cvta.to.global.u64 	%rd376, %rd514;
	mul.wide.s32 	%rd377, %r385, 4;
	add.s64 	%rd378, %rd376, %rd377;
	ld.global.f32 	%f1001, [%rd378];
	ld.local.f32 	%f1002, [%rd15];
	fma.rn.f32 	%f1525, %f1002, %f1001, 0f00000000;
	add.s32 	%r386, %r385, 1;
	mul.wide.s32 	%rd379, %r386, 4;
	add.s64 	%rd380, %rd376, %rd379;
	ld.global.f32 	%f1003, [%rd380];
	fma.rn.f32 	%f1524, %f1002, %f1003, 0f00000000;

BB38_230:
	ld.param.u64 	%rd515, [gpu_cell_reconstruct_lcd_param_18];
	mul.wide.u32 	%rd381, %r548, 4;
	add.s64 	%rd382, %rd14, %rd381;
	ld.local.f32 	%f1004, [%rd382];
	setp.gt.f32	%p230, %f1004, 0f00000000;
	add.s64 	%rd383, %rd13, %rd381;
	ld.local.u32 	%r387, [%rd383];
	mad.lo.s32 	%r388, %r387, %r187, %r14;
	add.s64 	%rd384, %rd19, %rd381;
	selp.b64	%rd385, %rd5, %rd6, %p230;
	mul.wide.s32 	%rd386, %r388, 4;
	add.s64 	%rd387, %rd385, %rd386;
	ld.global.f32 	%f1005, [%rd387];
	st.local.f32 	[%rd384], %f1005;
	add.s64 	%rd388, %rd15, %rd381;
	shl.b32 	%r389, %r388, 1;
	cvta.to.global.u64 	%rd389, %rd515;
	mul.wide.s32 	%rd390, %r389, 4;
	add.s64 	%rd391, %rd389, %rd390;
	ld.global.f32 	%f1006, [%rd391];
	ld.local.f32 	%f1007, [%rd388];
	fma.rn.f32 	%f1527, %f1007, %f1006, %f1525;
	add.s32 	%r390, %r389, 1;
	mul.wide.s32 	%rd392, %r390, 4;
	add.s64 	%rd393, %rd389, %rd392;
	ld.global.f32 	%f1008, [%rd393];
	fma.rn.f32 	%f1526, %f1007, %f1008, %f1524;
	add.s32 	%r549, %r548, 1;

BB38_231:
	ld.param.u64 	%rd516, [gpu_cell_reconstruct_lcd_param_18];
	mul.wide.s32 	%rd394, %r549, 4;
	add.s64 	%rd395, %rd14, %rd394;
	ld.local.f32 	%f1009, [%rd395];
	setp.gt.f32	%p231, %f1009, 0f00000000;
	add.s64 	%rd396, %rd13, %rd394;
	ld.local.u32 	%r391, [%rd396];
	mad.lo.s32 	%r392, %r391, %r187, %r14;
	add.s64 	%rd397, %rd19, %rd394;
	selp.b64	%rd398, %rd5, %rd6, %p231;
	mul.wide.s32 	%rd399, %r392, 4;
	add.s64 	%rd400, %rd398, %rd399;
	ld.global.f32 	%f1010, [%rd400];
	st.local.f32 	[%rd397], %f1010;
	add.s64 	%rd401, %rd15, %rd394;
	shl.b32 	%r393, %r392, 1;
	cvta.to.global.u64 	%rd402, %rd516;
	mul.wide.s32 	%rd403, %r393, 4;
	add.s64 	%rd404, %rd402, %rd403;
	ld.global.f32 	%f1011, [%rd404];
	ld.local.f32 	%f1012, [%rd401];
	fma.rn.f32 	%f1565, %f1012, %f1011, %f1527;
	add.s32 	%r394, %r393, 1;
	mul.wide.s32 	%rd405, %r394, 4;
	add.s64 	%rd406, %rd402, %rd405;
	ld.global.f32 	%f1013, [%rd406];
	fma.rn.f32 	%f1566, %f1012, %f1013, %f1526;
	add.s32 	%r550, %r549, 1;

BB38_232:
	setp.lt.u32	%p232, %r15, 4;
	@%p232 bra 	BB38_235;

	ld.param.u64 	%rd517, [gpu_cell_reconstruct_lcd_param_18];
	mul.wide.s32 	%rd553, %r550, 4;
	cvta.to.global.u64 	%rd55, %rd517;

BB38_234:
	add.s64 	%rd407, %rd14, %rd553;
	ld.local.f32 	%f1014, [%rd407];
	setp.gt.f32	%p233, %f1014, 0f00000000;
	add.s64 	%rd408, %rd13, %rd553;
	ld.local.u32 	%r395, [%rd408];
	mad.lo.s32 	%r396, %r395, %r187, %r14;
	selp.b64	%rd409, %rd5, %rd6, %p233;
	mul.wide.s32 	%rd410, %r396, 4;
	add.s64 	%rd411, %rd409, %rd410;
	ld.global.f32 	%f1015, [%rd411];
	add.s64 	%rd412, %rd19, %rd553;
	st.local.f32 	[%rd412], %f1015;
	add.s64 	%rd413, %rd15, %rd553;
	shl.b32 	%r397, %r396, 1;
	mul.wide.s32 	%rd414, %r397, 4;
	add.s64 	%rd415, %rd55, %rd414;
	ld.global.f32 	%f1016, [%rd415];
	ld.local.f32 	%f1017, [%rd413];
	fma.rn.f32 	%f1018, %f1017, %f1016, %f1565;
	add.s32 	%r398, %r397, 1;
	mul.wide.s32 	%rd416, %r398, 4;
	add.s64 	%rd417, %rd55, %rd416;
	ld.global.f32 	%f1019, [%rd417];
	fma.rn.f32 	%f1020, %f1017, %f1019, %f1566;
	ld.local.f32 	%f1021, [%rd407+4];
	setp.gt.f32	%p234, %f1021, 0f00000000;
	ld.local.u32 	%r399, [%rd408+4];
	mad.lo.s32 	%r400, %r399, %r187, %r14;
	selp.b64	%rd418, %rd5, %rd6, %p234;
	mul.wide.s32 	%rd419, %r400, 4;
	add.s64 	%rd420, %rd418, %rd419;
	ld.global.f32 	%f1022, [%rd420];
	st.local.f32 	[%rd412+4], %f1022;
	shl.b32 	%r401, %r400, 1;
	mul.wide.s32 	%rd421, %r401, 4;
	add.s64 	%rd422, %rd55, %rd421;
	ld.global.f32 	%f1023, [%rd422];
	ld.local.f32 	%f1024, [%rd413+4];
	fma.rn.f32 	%f1025, %f1024, %f1023, %f1018;
	add.s32 	%r402, %r401, 1;
	mul.wide.s32 	%rd423, %r402, 4;
	add.s64 	%rd424, %rd55, %rd423;
	ld.global.f32 	%f1026, [%rd424];
	fma.rn.f32 	%f1027, %f1024, %f1026, %f1020;
	ld.local.f32 	%f1028, [%rd407+8];
	setp.gt.f32	%p235, %f1028, 0f00000000;
	ld.local.u32 	%r403, [%rd408+8];
	mad.lo.s32 	%r404, %r403, %r187, %r14;
	selp.b64	%rd425, %rd5, %rd6, %p235;
	mul.wide.s32 	%rd426, %r404, 4;
	add.s64 	%rd427, %rd425, %rd426;
	ld.global.f32 	%f1029, [%rd427];
	st.local.f32 	[%rd412+8], %f1029;
	shl.b32 	%r405, %r404, 1;
	mul.wide.s32 	%rd428, %r405, 4;
	add.s64 	%rd429, %rd55, %rd428;
	ld.global.f32 	%f1030, [%rd429];
	ld.local.f32 	%f1031, [%rd413+8];
	fma.rn.f32 	%f1032, %f1031, %f1030, %f1025;
	add.s32 	%r406, %r405, 1;
	mul.wide.s32 	%rd430, %r406, 4;
	add.s64 	%rd431, %rd55, %rd430;
	ld.global.f32 	%f1033, [%rd431];
	fma.rn.f32 	%f1034, %f1031, %f1033, %f1027;
	ld.local.f32 	%f1035, [%rd407+12];
	setp.gt.f32	%p236, %f1035, 0f00000000;
	ld.local.u32 	%r407, [%rd408+12];
	mad.lo.s32 	%r408, %r407, %r187, %r14;
	selp.b64	%rd432, %rd5, %rd6, %p236;
	mul.wide.s32 	%rd433, %r408, 4;
	add.s64 	%rd434, %rd432, %rd433;
	ld.global.f32 	%f1036, [%rd434];
	st.local.f32 	[%rd412+12], %f1036;
	shl.b32 	%r409, %r408, 1;
	mul.wide.s32 	%rd435, %r409, 4;
	add.s64 	%rd436, %rd55, %rd435;
	ld.global.f32 	%f1037, [%rd436];
	ld.local.f32 	%f1038, [%rd413+12];
	fma.rn.f32 	%f1565, %f1038, %f1037, %f1032;
	add.s32 	%r410, %r409, 1;
	mul.wide.s32 	%rd437, %r410, 4;
	add.s64 	%rd438, %rd55, %rd437;
	ld.global.f32 	%f1039, [%rd438];
	fma.rn.f32 	%f1566, %f1038, %f1039, %f1034;
	add.s64 	%rd553, %rd553, 16;
	add.s32 	%r550, %r550, 4;
	setp.lt.s32	%p237, %r550, %r15;
	@%p237 bra 	BB38_234;
	bra.uni 	BB38_235;

BB38_215:
	@%p3 bra 	BB38_235;

	and.b32  	%r116, %r15, 3;
	setp.eq.s32	%p213, %r116, 0;
	mov.f32 	%f1566, 0f00000000;
	mov.u32 	%r546, 0;
	mov.f32 	%f1565, %f1566;
	@%p213 bra 	BB38_222;

	setp.eq.s32	%p214, %r116, 1;
	mov.f32 	%f1518, 0f00000000;
	mov.u32 	%r545, 0;
	mov.f32 	%f1519, %f1518;
	@%p214 bra 	BB38_221;

	setp.eq.s32	%p215, %r116, 2;
	mov.f32 	%f1516, 0f00000000;
	mov.u32 	%r544, 0;
	mov.f32 	%f1517, %f1516;
	@%p215 bra 	BB38_220;

	ld.local.f32 	%f929, [%rd14];
	setp.gt.f32	%p216, %f929, 0f00000000;
	ld.local.u32 	%r351, [%rd13];
	mad.lo.s32 	%r352, %r351, %r187, %r14;
	selp.b64	%rd310, %rd9, %rd10, %p216;
	mul.wide.s32 	%rd311, %r352, 4;
	add.s64 	%rd312, %rd310, %rd311;
	ld.global.f32 	%f930, [%rd312];
	mul.f32 	%f931, %f1, %f930;
	st.local.f32 	[%rd19], %f931;
	shl.b32 	%r353, %r352, 1;
	mov.u32 	%r544, 1;
	mul.wide.s32 	%rd313, %r353, 4;
	add.s64 	%rd314, %rd8, %rd313;
	ld.global.f32 	%f932, [%rd314];
	ld.local.f32 	%f933, [%rd15];
	mul.f32 	%f934, %f933, %f932;
	fma.rn.f32 	%f1517, %f1, %f934, 0f00000000;
	add.s32 	%r354, %r353, 1;
	mul.wide.s32 	%rd315, %r354, 4;
	add.s64 	%rd316, %rd8, %rd315;
	ld.global.f32 	%f935, [%rd316];
	mul.f32 	%f936, %f933, %f935;
	fma.rn.f32 	%f1516, %f1, %f936, 0f00000000;

BB38_220:
	mul.wide.u32 	%rd317, %r544, 4;
	add.s64 	%rd318, %rd14, %rd317;
	ld.local.f32 	%f937, [%rd318];
	setp.gt.f32	%p217, %f937, 0f00000000;
	add.s64 	%rd319, %rd13, %rd317;
	ld.local.u32 	%r355, [%rd319];
	mad.lo.s32 	%r356, %r355, %r187, %r14;
	add.s64 	%rd320, %rd19, %rd317;
	selp.b64	%rd321, %rd9, %rd10, %p217;
	mul.wide.s32 	%rd322, %r356, 4;
	add.s64 	%rd323, %rd321, %rd322;
	ld.global.f32 	%f938, [%rd323];
	mul.f32 	%f939, %f1, %f938;
	st.local.f32 	[%rd320], %f939;
	add.s64 	%rd324, %rd15, %rd317;
	shl.b32 	%r357, %r356, 1;
	mul.wide.s32 	%rd325, %r357, 4;
	add.s64 	%rd326, %rd8, %rd325;
	ld.global.f32 	%f940, [%rd326];
	ld.local.f32 	%f941, [%rd324];
	mul.f32 	%f942, %f941, %f940;
	fma.rn.f32 	%f1519, %f1, %f942, %f1517;
	add.s32 	%r358, %r357, 1;
	mul.wide.s32 	%rd327, %r358, 4;
	add.s64 	%rd328, %rd8, %rd327;
	ld.global.f32 	%f943, [%rd328];
	mul.f32 	%f944, %f941, %f943;
	fma.rn.f32 	%f1518, %f1, %f944, %f1516;
	add.s32 	%r545, %r544, 1;

BB38_221:
	mul.wide.s32 	%rd329, %r545, 4;
	add.s64 	%rd330, %rd14, %rd329;
	ld.local.f32 	%f945, [%rd330];
	setp.gt.f32	%p218, %f945, 0f00000000;
	add.s64 	%rd331, %rd13, %rd329;
	ld.local.u32 	%r359, [%rd331];
	mad.lo.s32 	%r360, %r359, %r187, %r14;
	add.s64 	%rd332, %rd19, %rd329;
	selp.b64	%rd333, %rd9, %rd10, %p218;
	mul.wide.s32 	%rd334, %r360, 4;
	add.s64 	%rd335, %rd333, %rd334;
	ld.global.f32 	%f946, [%rd335];
	mul.f32 	%f947, %f1, %f946;
	st.local.f32 	[%rd332], %f947;
	add.s64 	%rd336, %rd15, %rd329;
	shl.b32 	%r361, %r360, 1;
	mul.wide.s32 	%rd337, %r361, 4;
	add.s64 	%rd338, %rd8, %rd337;
	ld.global.f32 	%f948, [%rd338];
	ld.local.f32 	%f949, [%rd336];
	mul.f32 	%f950, %f949, %f948;
	fma.rn.f32 	%f1565, %f1, %f950, %f1519;
	add.s32 	%r362, %r361, 1;
	mul.wide.s32 	%rd339, %r362, 4;
	add.s64 	%rd340, %rd8, %rd339;
	ld.global.f32 	%f951, [%rd340];
	mul.f32 	%f952, %f949, %f951;
	fma.rn.f32 	%f1566, %f1, %f952, %f1518;
	add.s32 	%r546, %r545, 1;

BB38_222:
	setp.lt.u32	%p219, %r15, 4;
	@%p219 bra 	BB38_235;

	mul.wide.s32 	%rd552, %r546, 4;

BB38_224:
	add.s64 	%rd341, %rd14, %rd552;
	ld.local.f32 	%f953, [%rd341];
	setp.gt.f32	%p220, %f953, 0f00000000;
	add.s64 	%rd342, %rd13, %rd552;
	ld.local.u32 	%r363, [%rd342];
	mad.lo.s32 	%r364, %r363, %r187, %r14;
	selp.b64	%rd343, %rd9, %rd10, %p220;
	mul.wide.s32 	%rd344, %r364, 4;
	add.s64 	%rd345, %rd343, %rd344;
	ld.global.f32 	%f954, [%rd345];
	mul.f32 	%f955, %f1, %f954;
	add.s64 	%rd346, %rd19, %rd552;
	st.local.f32 	[%rd346], %f955;
	add.s64 	%rd347, %rd15, %rd552;
	shl.b32 	%r365, %r364, 1;
	mul.wide.s32 	%rd348, %r365, 4;
	add.s64 	%rd349, %rd8, %rd348;
	ld.global.f32 	%f956, [%rd349];
	ld.local.f32 	%f957, [%rd347];
	mul.f32 	%f958, %f957, %f956;
	fma.rn.f32 	%f959, %f1, %f958, %f1565;
	add.s32 	%r366, %r365, 1;
	mul.wide.s32 	%rd350, %r366, 4;
	add.s64 	%rd351, %rd8, %rd350;
	ld.global.f32 	%f960, [%rd351];
	mul.f32 	%f961, %f957, %f960;
	fma.rn.f32 	%f962, %f1, %f961, %f1566;
	ld.local.f32 	%f963, [%rd341+4];
	setp.gt.f32	%p221, %f963, 0f00000000;
	ld.local.u32 	%r367, [%rd342+4];
	mad.lo.s32 	%r368, %r367, %r187, %r14;
	selp.b64	%rd352, %rd9, %rd10, %p221;
	mul.wide.s32 	%rd353, %r368, 4;
	add.s64 	%rd354, %rd352, %rd353;
	ld.global.f32 	%f964, [%rd354];
	mul.f32 	%f965, %f1, %f964;
	st.local.f32 	[%rd346+4], %f965;
	shl.b32 	%r369, %r368, 1;
	mul.wide.s32 	%rd355, %r369, 4;
	add.s64 	%rd356, %rd8, %rd355;
	ld.global.f32 	%f966, [%rd356];
	ld.local.f32 	%f967, [%rd347+4];
	mul.f32 	%f968, %f967, %f966;
	fma.rn.f32 	%f969, %f1, %f968, %f959;
	add.s32 	%r370, %r369, 1;
	mul.wide.s32 	%rd357, %r370, 4;
	add.s64 	%rd358, %rd8, %rd357;
	ld.global.f32 	%f970, [%rd358];
	mul.f32 	%f971, %f967, %f970;
	fma.rn.f32 	%f972, %f1, %f971, %f962;
	ld.local.f32 	%f973, [%rd341+8];
	setp.gt.f32	%p222, %f973, 0f00000000;
	ld.local.u32 	%r371, [%rd342+8];
	mad.lo.s32 	%r372, %r371, %r187, %r14;
	selp.b64	%rd359, %rd9, %rd10, %p222;
	mul.wide.s32 	%rd360, %r372, 4;
	add.s64 	%rd361, %rd359, %rd360;
	ld.global.f32 	%f974, [%rd361];
	mul.f32 	%f975, %f1, %f974;
	st.local.f32 	[%rd346+8], %f975;
	shl.b32 	%r373, %r372, 1;
	mul.wide.s32 	%rd362, %r373, 4;
	add.s64 	%rd363, %rd8, %rd362;
	ld.global.f32 	%f976, [%rd363];
	ld.local.f32 	%f977, [%rd347+8];
	mul.f32 	%f978, %f977, %f976;
	fma.rn.f32 	%f979, %f1, %f978, %f969;
	add.s32 	%r374, %r373, 1;
	mul.wide.s32 	%rd364, %r374, 4;
	add.s64 	%rd365, %rd8, %rd364;
	ld.global.f32 	%f980, [%rd365];
	mul.f32 	%f981, %f977, %f980;
	fma.rn.f32 	%f982, %f1, %f981, %f972;
	ld.local.f32 	%f983, [%rd341+12];
	setp.gt.f32	%p223, %f983, 0f00000000;
	ld.local.u32 	%r375, [%rd342+12];
	mad.lo.s32 	%r376, %r375, %r187, %r14;
	selp.b64	%rd366, %rd9, %rd10, %p223;
	mul.wide.s32 	%rd367, %r376, 4;
	add.s64 	%rd368, %rd366, %rd367;
	ld.global.f32 	%f984, [%rd368];
	mul.f32 	%f985, %f1, %f984;
	st.local.f32 	[%rd346+12], %f985;
	shl.b32 	%r377, %r376, 1;
	mul.wide.s32 	%rd369, %r377, 4;
	add.s64 	%rd370, %rd8, %rd369;
	ld.global.f32 	%f986, [%rd370];
	ld.local.f32 	%f987, [%rd347+12];
	mul.f32 	%f988, %f987, %f986;
	fma.rn.f32 	%f1565, %f1, %f988, %f979;
	add.s32 	%r378, %r377, 1;
	mul.wide.s32 	%rd371, %r378, 4;
	add.s64 	%rd372, %rd8, %rd371;
	ld.global.f32 	%f989, [%rd372];
	mul.f32 	%f990, %f987, %f989;
	fma.rn.f32 	%f1566, %f1, %f990, %f982;
	add.s64 	%rd552, %rd552, 16;
	add.s32 	%r546, %r546, 4;
	setp.lt.s32	%p224, %r546, %r15;
	@%p224 bra 	BB38_224;

BB38_235:
	mov.f64 	%fd357, 0d0000000000000000;
	@%p3 bra 	BB38_331;

	and.b32  	%r132, %r15, 3;
	setp.eq.s32	%p239, %r132, 0;
	mov.f32 	%f1569, 0f00000000;
	mov.u32 	%r554, 0;
	@%p239 bra 	BB38_237;

	setp.eq.s32	%p240, %r132, 1;
	mov.u32 	%r553, 0;
	mov.f32 	%f1541, 0f00000000;
	@%p240 bra 	BB38_265;

	setp.eq.s32	%p241, %r132, 2;
	mov.u32 	%r552, 0;
	mov.f32 	%f1535, 0f00000000;
	@%p241 bra 	BB38_252;

	ld.local.v2.f32 	{%f1045, %f1046}, [%rd18];
	fma.rn.f32 	%f1047, %f1565, %f1045, %f242;
	fma.rn.f32 	%f279, %f1566, %f1046, %f1047;
	ld.local.f32 	%f1048, [%rd19];
	setp.lt.f32	%p242, %f1048, %f242;
	selp.f32	%f280, %f242, %f1048, %p242;
	selp.f32	%f281, %f1048, %f242, %p242;
	sub.f32 	%f282, %f279, %f242;
	setp.gt.f32	%p243, %f279, %f280;
	@%p243 bra 	BB38_243;
	bra.uni 	BB38_241;

BB38_243:
	setp.gt.f32	%p246, %f282, 0f28800000;
	sub.f32 	%f1051, %f280, %f242;
	cvt.f64.f32	%fd193, %f1051;
	mul.f64 	%fd194, %fd193, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd195, %f282;
	selp.f64	%fd196, %fd195, 0d3D10000000000000, %p246;
	div.rn.f64 	%fd197, %fd194, %fd196;
	cvt.rn.f32.f64	%f1534, %fd197;
	bra.uni 	BB38_244;

BB38_237:
	mov.f32 	%f1550, %f1569;
	mov.f32 	%f1551, %f1569;
	bra.uni 	BB38_278;

BB38_241:
	mov.f32 	%f1534, 0f3F800000;
	setp.geu.f32	%p244, %f279, %f281;
	@%p244 bra 	BB38_244;

	setp.lt.f32	%p245, %f282, 0fA8800000;
	sub.f32 	%f1050, %f281, %f242;
	cvt.f64.f32	%fd188, %f1050;
	mul.f64 	%fd189, %fd188, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd190, %f282;
	selp.f64	%fd191, %fd190, 0dBD10000000000000, %p245;
	div.rn.f64 	%fd192, %fd189, %fd191;
	cvt.rn.f32.f64	%f1534, %fd192;

BB38_244:
	sub.f32 	%f1052, %f280, %f281;
	setp.gt.f32	%p247, %f1052, 0f00000000;
	selp.f32	%f1535, %f1052, 0f00000000, %p247;
	mov.u32 	%r552, 1;
	setp.geu.f32	%p248, %f1534, 0f3F800000;
	@%p248 bra 	BB38_252;

	mul.f32 	%f1053, %f1046, %f1046;
	fma.rn.f32 	%f1054, %f1045, %f1045, %f1053;
	sqrt.rn.f32 	%f1055, %f1054;
	div.rn.f32 	%f1056, %f1045, %f1055;
	div.rn.f32 	%f1057, %f1046, %f1055;
	mul.f32 	%f1058, %f1566, %f1057;
	fma.rn.f32 	%f1059, %f1565, %f1056, %f1058;
	mul.f32 	%f1060, %f1565, %f1057;
	mul.f32 	%f1061, %f1566, %f1056;
	sub.f32 	%f1062, %f1061, %f1060;
	mul.f32 	%f1063, %f1534, %f1059;
	mul.f32 	%f1064, %f1056, %f1063;
	mul.f32 	%f1065, %f1057, %f1062;
	sub.f32 	%f287, %f1064, %f1065;
	mul.f32 	%f1066, %f1057, %f1063;
	fma.rn.f32 	%f288, %f1056, %f1062, %f1066;
	mul.f32 	%f1067, %f1565, %f287;
	setp.lt.f32	%p249, %f1067, 0f00000000;
	mul.f32 	%f1068, %f1566, %f288;
	setp.lt.f32	%p250, %f1068, 0f00000000;
	or.pred  	%p251, %p249, %p250;
	@%p251 bra 	BB38_251;
	bra.uni 	BB38_246;

BB38_251:
	mul.f32 	%f1565, %f1565, %f1534;
	mul.f32 	%f1566, %f1566, %f1534;
	bra.uni 	BB38_252;

BB38_246:
	abs.f32 	%f1069, %f1565;
	abs.f32 	%f1070, %f287;
	setp.lt.f32	%p252, %f1069, %f1070;
	@%p252 bra 	BB38_250;
	bra.uni 	BB38_247;

BB38_250:
	div.rn.f32 	%f1074, %f1565, %f287;
	mul.f32 	%f1566, %f288, %f1074;
	bra.uni 	BB38_252;

BB38_247:
	abs.f32 	%f1071, %f1566;
	abs.f32 	%f1072, %f288;
	setp.geu.f32	%p253, %f1071, %f1072;
	@%p253 bra 	BB38_248;

	div.rn.f32 	%f1073, %f1566, %f288;
	mul.f32 	%f1565, %f287, %f1073;
	bra.uni 	BB38_252;

BB38_248:
	mov.f32 	%f1566, %f288;
	mov.f32 	%f1565, %f287;

BB38_252:
	shl.b32 	%r419, %r552, 1;
	mul.wide.u32 	%rd441, %r419, 4;
	add.s64 	%rd442, %rd18, %rd441;
	ld.local.v2.f32 	{%f1075, %f1076}, [%rd442];
	fma.rn.f32 	%f1077, %f1565, %f1075, %f242;
	fma.rn.f32 	%f298, %f1566, %f1076, %f1077;
	mul.wide.u32 	%rd443, %r552, 4;
	add.s64 	%rd444, %rd19, %rd443;
	ld.local.f32 	%f1078, [%rd444];
	setp.lt.f32	%p254, %f1078, %f242;
	selp.f32	%f299, %f242, %f1078, %p254;
	selp.f32	%f300, %f1078, %f242, %p254;
	sub.f32 	%f301, %f298, %f242;
	setp.gt.f32	%p255, %f298, %f299;
	@%p255 bra 	BB38_255;
	bra.uni 	BB38_253;

BB38_255:
	setp.gt.f32	%p258, %f301, 0f28800000;
	sub.f32 	%f1081, %f299, %f242;
	cvt.f64.f32	%fd203, %f1081;
	mul.f64 	%fd204, %fd203, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd205, %f301;
	selp.f64	%fd206, %fd205, 0d3D10000000000000, %p258;
	div.rn.f64 	%fd207, %fd204, %fd206;
	cvt.rn.f32.f64	%f1538, %fd207;
	bra.uni 	BB38_256;

BB38_253:
	mov.f32 	%f1538, 0f3F800000;
	setp.geu.f32	%p256, %f298, %f300;
	@%p256 bra 	BB38_256;

	setp.lt.f32	%p257, %f301, 0fA8800000;
	sub.f32 	%f1080, %f300, %f242;
	cvt.f64.f32	%fd198, %f1080;
	mul.f64 	%fd199, %fd198, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd200, %f301;
	selp.f64	%fd201, %fd200, 0dBD10000000000000, %p257;
	div.rn.f64 	%fd202, %fd199, %fd201;
	cvt.rn.f32.f64	%f1538, %fd202;

BB38_256:
	sub.f32 	%f1082, %f299, %f300;
	setp.gt.f32	%p259, %f1082, %f1535;
	selp.f32	%f1541, %f1082, %f1535, %p259;
	setp.geu.f32	%p260, %f1538, 0f3F800000;
	@%p260 bra 	BB38_264;

	mul.f32 	%f1083, %f1076, %f1076;
	fma.rn.f32 	%f1084, %f1075, %f1075, %f1083;
	sqrt.rn.f32 	%f1085, %f1084;
	div.rn.f32 	%f1086, %f1075, %f1085;
	div.rn.f32 	%f1087, %f1076, %f1085;
	mul.f32 	%f1088, %f1566, %f1087;
	fma.rn.f32 	%f1089, %f1565, %f1086, %f1088;
	mul.f32 	%f1090, %f1565, %f1087;
	mul.f32 	%f1091, %f1566, %f1086;
	sub.f32 	%f1092, %f1091, %f1090;
	mul.f32 	%f1093, %f1538, %f1089;
	mul.f32 	%f1094, %f1086, %f1093;
	mul.f32 	%f1095, %f1087, %f1092;
	sub.f32 	%f306, %f1094, %f1095;
	mul.f32 	%f1096, %f1087, %f1093;
	fma.rn.f32 	%f307, %f1086, %f1092, %f1096;
	mul.f32 	%f1097, %f1565, %f306;
	setp.lt.f32	%p261, %f1097, 0f00000000;
	mul.f32 	%f1098, %f1566, %f307;
	setp.lt.f32	%p262, %f1098, 0f00000000;
	or.pred  	%p263, %p261, %p262;
	@%p263 bra 	BB38_263;
	bra.uni 	BB38_258;

BB38_263:
	mul.f32 	%f1565, %f1565, %f1538;
	mul.f32 	%f1566, %f1566, %f1538;
	bra.uni 	BB38_264;

BB38_258:
	abs.f32 	%f1099, %f1565;
	abs.f32 	%f1100, %f306;
	setp.lt.f32	%p264, %f1099, %f1100;
	@%p264 bra 	BB38_262;
	bra.uni 	BB38_259;

BB38_262:
	div.rn.f32 	%f1104, %f1565, %f306;
	mul.f32 	%f1566, %f307, %f1104;
	bra.uni 	BB38_264;

BB38_259:
	abs.f32 	%f1101, %f1566;
	abs.f32 	%f1102, %f307;
	setp.geu.f32	%p265, %f1101, %f1102;
	@%p265 bra 	BB38_260;

	div.rn.f32 	%f1103, %f1566, %f307;
	mul.f32 	%f1565, %f306, %f1103;
	bra.uni 	BB38_264;

BB38_260:
	mov.f32 	%f1565, %f306;
	mov.f32 	%f1566, %f307;

BB38_264:
	add.s32 	%r553, %r552, 1;

BB38_265:
	shl.b32 	%r420, %r553, 1;
	mul.wide.s32 	%rd445, %r420, 4;
	add.s64 	%rd446, %rd18, %rd445;
	ld.local.v2.f32 	{%f1105, %f1106}, [%rd446];
	fma.rn.f32 	%f1107, %f1565, %f1105, %f242;
	fma.rn.f32 	%f319, %f1566, %f1106, %f1107;
	mul.wide.s32 	%rd447, %r553, 4;
	add.s64 	%rd448, %rd19, %rd447;
	ld.local.f32 	%f1108, [%rd448];
	setp.lt.f32	%p266, %f1108, %f242;
	selp.f32	%f320, %f242, %f1108, %p266;
	selp.f32	%f321, %f1108, %f242, %p266;
	sub.f32 	%f322, %f319, %f242;
	setp.gt.f32	%p267, %f319, %f320;
	@%p267 bra 	BB38_268;
	bra.uni 	BB38_266;

BB38_268:
	setp.gt.f32	%p270, %f322, 0f28800000;
	sub.f32 	%f1111, %f320, %f242;
	cvt.f64.f32	%fd213, %f1111;
	mul.f64 	%fd214, %fd213, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd215, %f322;
	selp.f64	%fd216, %fd215, 0d3D10000000000000, %p270;
	div.rn.f64 	%fd217, %fd214, %fd216;
	cvt.rn.f32.f64	%f1544, %fd217;
	bra.uni 	BB38_269;

BB38_266:
	mov.f32 	%f1544, 0f3F800000;
	setp.geu.f32	%p268, %f319, %f321;
	@%p268 bra 	BB38_269;

	setp.lt.f32	%p269, %f322, 0fA8800000;
	sub.f32 	%f1110, %f321, %f242;
	cvt.f64.f32	%fd208, %f1110;
	mul.f64 	%fd209, %fd208, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd210, %f322;
	selp.f64	%fd211, %fd210, 0dBD10000000000000, %p269;
	div.rn.f64 	%fd212, %fd209, %fd211;
	cvt.rn.f32.f64	%f1544, %fd212;

BB38_269:
	sub.f32 	%f1112, %f320, %f321;
	setp.gt.f32	%p271, %f1112, %f1541;
	selp.f32	%f1569, %f1112, %f1541, %p271;
	setp.geu.f32	%p272, %f1544, 0f3F800000;
	@%p272 bra 	BB38_277;

	mul.f32 	%f1113, %f1106, %f1106;
	fma.rn.f32 	%f1114, %f1105, %f1105, %f1113;
	sqrt.rn.f32 	%f1115, %f1114;
	div.rn.f32 	%f1116, %f1105, %f1115;
	div.rn.f32 	%f1117, %f1106, %f1115;
	mul.f32 	%f1118, %f1566, %f1117;
	fma.rn.f32 	%f1119, %f1565, %f1116, %f1118;
	mul.f32 	%f1120, %f1565, %f1117;
	mul.f32 	%f1121, %f1566, %f1116;
	sub.f32 	%f1122, %f1121, %f1120;
	mul.f32 	%f1123, %f1544, %f1119;
	mul.f32 	%f1124, %f1116, %f1123;
	mul.f32 	%f1125, %f1117, %f1122;
	sub.f32 	%f327, %f1124, %f1125;
	mul.f32 	%f1126, %f1117, %f1123;
	fma.rn.f32 	%f328, %f1116, %f1122, %f1126;
	mul.f32 	%f1127, %f1565, %f327;
	setp.lt.f32	%p273, %f1127, 0f00000000;
	mul.f32 	%f1128, %f1566, %f328;
	setp.lt.f32	%p274, %f1128, 0f00000000;
	or.pred  	%p275, %p273, %p274;
	@%p275 bra 	BB38_276;
	bra.uni 	BB38_271;

BB38_276:
	mul.f32 	%f1565, %f1565, %f1544;
	mul.f32 	%f1566, %f1566, %f1544;
	bra.uni 	BB38_277;

BB38_271:
	abs.f32 	%f1129, %f1565;
	abs.f32 	%f1130, %f327;
	setp.lt.f32	%p276, %f1129, %f1130;
	@%p276 bra 	BB38_275;
	bra.uni 	BB38_272;

BB38_275:
	div.rn.f32 	%f1134, %f1565, %f327;
	mul.f32 	%f1566, %f328, %f1134;
	bra.uni 	BB38_277;

BB38_272:
	abs.f32 	%f1131, %f1566;
	abs.f32 	%f1132, %f328;
	setp.geu.f32	%p277, %f1131, %f1132;
	@%p277 bra 	BB38_273;

	div.rn.f32 	%f1133, %f1566, %f328;
	mul.f32 	%f1565, %f327, %f1133;
	bra.uni 	BB38_277;

BB38_273:
	mov.f32 	%f1565, %f327;
	mov.f32 	%f1566, %f328;

BB38_277:
	add.s32 	%r554, %r553, 1;
	mov.f32 	%f1550, %f1566;
	mov.f32 	%f1551, %f1565;

BB38_278:
	setp.lt.u32	%p278, %r15, 4;
	@%p278 bra 	BB38_279;
	bra.uni 	BB38_280;

BB38_279:
	mov.f32 	%f1566, %f1550;
	mov.f32 	%f1565, %f1551;
	bra.uni 	BB38_330;

BB38_280:
	mul.wide.s32 	%rd449, %r554, 4;
	add.s64 	%rd554, %rd19, %rd449;
	shl.b32 	%r555, %r554, 1;

BB38_281:
	mul.wide.s32 	%rd450, %r555, 4;
	add.s64 	%rd60, %rd18, %rd450;
	ld.local.v2.f32 	{%f1135, %f1136}, [%rd60];
	fma.rn.f32 	%f1137, %f1565, %f1135, %f242;
	fma.rn.f32 	%f345, %f1566, %f1136, %f1137;
	ld.local.f32 	%f1138, [%rd554];
	setp.lt.f32	%p279, %f1138, %f242;
	selp.f32	%f346, %f242, %f1138, %p279;
	selp.f32	%f347, %f1138, %f242, %p279;
	sub.f32 	%f348, %f345, %f242;
	setp.gt.f32	%p280, %f345, %f346;
	@%p280 bra 	BB38_284;
	bra.uni 	BB38_282;

BB38_284:
	setp.gt.f32	%p283, %f348, 0f28800000;
	sub.f32 	%f1141, %f346, %f242;
	cvt.f64.f32	%fd223, %f1141;
	mul.f64 	%fd224, %fd223, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd225, %f348;
	selp.f64	%fd226, %fd225, 0d3D10000000000000, %p283;
	div.rn.f64 	%fd227, %fd224, %fd226;
	cvt.rn.f32.f64	%f1555, %fd227;
	bra.uni 	BB38_285;

BB38_282:
	mov.f32 	%f1555, 0f3F800000;
	setp.geu.f32	%p281, %f345, %f347;
	@%p281 bra 	BB38_285;

	setp.lt.f32	%p282, %f348, 0fA8800000;
	sub.f32 	%f1140, %f347, %f242;
	cvt.f64.f32	%fd218, %f1140;
	mul.f64 	%fd219, %fd218, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd220, %f348;
	selp.f64	%fd221, %fd220, 0dBD10000000000000, %p282;
	div.rn.f64 	%fd222, %fd219, %fd221;
	cvt.rn.f32.f64	%f1555, %fd222;

BB38_285:
	sub.f32 	%f1142, %f346, %f347;
	setp.gt.f32	%p284, %f1142, %f1569;
	selp.f32	%f352, %f1142, %f1569, %p284;
	setp.geu.f32	%p285, %f1555, 0f3F800000;
	@%p285 bra 	BB38_293;

	mul.f32 	%f1143, %f1136, %f1136;
	fma.rn.f32 	%f1144, %f1135, %f1135, %f1143;
	sqrt.rn.f32 	%f1145, %f1144;
	div.rn.f32 	%f1146, %f1135, %f1145;
	div.rn.f32 	%f1147, %f1136, %f1145;
	mul.f32 	%f1148, %f1566, %f1147;
	fma.rn.f32 	%f1149, %f1565, %f1146, %f1148;
	mul.f32 	%f1150, %f1565, %f1147;
	mul.f32 	%f1151, %f1566, %f1146;
	sub.f32 	%f1152, %f1151, %f1150;
	mul.f32 	%f1153, %f1555, %f1149;
	mul.f32 	%f1154, %f1146, %f1153;
	mul.f32 	%f1155, %f1147, %f1152;
	sub.f32 	%f353, %f1154, %f1155;
	mul.f32 	%f1156, %f1147, %f1153;
	fma.rn.f32 	%f354, %f1146, %f1152, %f1156;
	mul.f32 	%f1157, %f1565, %f353;
	setp.lt.f32	%p286, %f1157, 0f00000000;
	mul.f32 	%f1158, %f1566, %f354;
	setp.lt.f32	%p287, %f1158, 0f00000000;
	or.pred  	%p288, %p286, %p287;
	@%p288 bra 	BB38_292;
	bra.uni 	BB38_287;

BB38_292:
	mul.f32 	%f1565, %f1565, %f1555;
	mul.f32 	%f1566, %f1566, %f1555;
	bra.uni 	BB38_293;

BB38_287:
	abs.f32 	%f1159, %f1565;
	abs.f32 	%f1160, %f353;
	setp.lt.f32	%p289, %f1159, %f1160;
	@%p289 bra 	BB38_291;
	bra.uni 	BB38_288;

BB38_291:
	div.rn.f32 	%f1164, %f1565, %f353;
	mul.f32 	%f1566, %f354, %f1164;
	bra.uni 	BB38_293;

BB38_288:
	abs.f32 	%f1161, %f1566;
	abs.f32 	%f1162, %f354;
	setp.geu.f32	%p290, %f1161, %f1162;
	@%p290 bra 	BB38_289;

	div.rn.f32 	%f1163, %f1566, %f354;
	mul.f32 	%f1565, %f353, %f1163;
	bra.uni 	BB38_293;

BB38_289:
	mov.f32 	%f1565, %f353;
	mov.f32 	%f1566, %f354;

BB38_293:
	ld.local.v2.f32 	{%f1165, %f1166}, [%rd60+8];
	fma.rn.f32 	%f1167, %f1565, %f1165, %f242;
	fma.rn.f32 	%f363, %f1566, %f1166, %f1167;
	ld.local.f32 	%f1168, [%rd554+4];
	setp.lt.f32	%p291, %f1168, %f242;
	selp.f32	%f364, %f242, %f1168, %p291;
	selp.f32	%f365, %f1168, %f242, %p291;
	sub.f32 	%f366, %f363, %f242;
	setp.gt.f32	%p292, %f363, %f364;
	@%p292 bra 	BB38_296;
	bra.uni 	BB38_294;

BB38_296:
	setp.gt.f32	%p295, %f366, 0f28800000;
	sub.f32 	%f1171, %f364, %f242;
	cvt.f64.f32	%fd233, %f1171;
	mul.f64 	%fd234, %fd233, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd235, %f366;
	selp.f64	%fd236, %fd235, 0d3D10000000000000, %p295;
	div.rn.f64 	%fd237, %fd234, %fd236;
	cvt.rn.f32.f64	%f1558, %fd237;
	bra.uni 	BB38_297;

BB38_294:
	mov.f32 	%f1558, 0f3F800000;
	setp.geu.f32	%p293, %f363, %f365;
	@%p293 bra 	BB38_297;

	setp.lt.f32	%p294, %f366, 0fA8800000;
	sub.f32 	%f1170, %f365, %f242;
	cvt.f64.f32	%fd228, %f1170;
	mul.f64 	%fd229, %fd228, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd230, %f366;
	selp.f64	%fd231, %fd230, 0dBD10000000000000, %p294;
	div.rn.f64 	%fd232, %fd229, %fd231;
	cvt.rn.f32.f64	%f1558, %fd232;

BB38_297:
	sub.f32 	%f1172, %f364, %f365;
	setp.gt.f32	%p296, %f1172, %f352;
	selp.f32	%f370, %f1172, %f352, %p296;
	setp.geu.f32	%p297, %f1558, 0f3F800000;
	@%p297 bra 	BB38_305;

	mul.f32 	%f1173, %f1166, %f1166;
	fma.rn.f32 	%f1174, %f1165, %f1165, %f1173;
	sqrt.rn.f32 	%f1175, %f1174;
	div.rn.f32 	%f1176, %f1165, %f1175;
	div.rn.f32 	%f1177, %f1166, %f1175;
	mul.f32 	%f1178, %f1566, %f1177;
	fma.rn.f32 	%f1179, %f1565, %f1176, %f1178;
	mul.f32 	%f1180, %f1565, %f1177;
	mul.f32 	%f1181, %f1566, %f1176;
	sub.f32 	%f1182, %f1181, %f1180;
	mul.f32 	%f1183, %f1558, %f1179;
	mul.f32 	%f1184, %f1176, %f1183;
	mul.f32 	%f1185, %f1177, %f1182;
	sub.f32 	%f371, %f1184, %f1185;
	mul.f32 	%f1186, %f1177, %f1183;
	fma.rn.f32 	%f372, %f1176, %f1182, %f1186;
	mul.f32 	%f1187, %f1565, %f371;
	setp.lt.f32	%p298, %f1187, 0f00000000;
	mul.f32 	%f1188, %f1566, %f372;
	setp.lt.f32	%p299, %f1188, 0f00000000;
	or.pred  	%p300, %p298, %p299;
	@%p300 bra 	BB38_304;
	bra.uni 	BB38_299;

BB38_304:
	mul.f32 	%f1565, %f1565, %f1558;
	mul.f32 	%f1566, %f1566, %f1558;
	bra.uni 	BB38_305;

BB38_299:
	abs.f32 	%f1189, %f1565;
	abs.f32 	%f1190, %f371;
	setp.lt.f32	%p301, %f1189, %f1190;
	@%p301 bra 	BB38_303;
	bra.uni 	BB38_300;

BB38_303:
	div.rn.f32 	%f1194, %f1565, %f371;
	mul.f32 	%f1566, %f372, %f1194;
	bra.uni 	BB38_305;

BB38_300:
	abs.f32 	%f1191, %f1566;
	abs.f32 	%f1192, %f372;
	setp.geu.f32	%p302, %f1191, %f1192;
	@%p302 bra 	BB38_301;

	div.rn.f32 	%f1193, %f1566, %f372;
	mul.f32 	%f1565, %f371, %f1193;
	bra.uni 	BB38_305;

BB38_301:
	mov.f32 	%f1565, %f371;
	mov.f32 	%f1566, %f372;

BB38_305:
	ld.local.v2.f32 	{%f1195, %f1196}, [%rd60+16];
	fma.rn.f32 	%f1197, %f1565, %f1195, %f242;
	fma.rn.f32 	%f381, %f1566, %f1196, %f1197;
	ld.local.f32 	%f1198, [%rd554+8];
	setp.lt.f32	%p303, %f1198, %f242;
	selp.f32	%f382, %f242, %f1198, %p303;
	selp.f32	%f383, %f1198, %f242, %p303;
	sub.f32 	%f384, %f381, %f242;
	setp.gt.f32	%p304, %f381, %f382;
	@%p304 bra 	BB38_308;
	bra.uni 	BB38_306;

BB38_308:
	setp.gt.f32	%p307, %f384, 0f28800000;
	sub.f32 	%f1201, %f382, %f242;
	cvt.f64.f32	%fd243, %f1201;
	mul.f64 	%fd244, %fd243, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd245, %f384;
	selp.f64	%fd246, %fd245, 0d3D10000000000000, %p307;
	div.rn.f64 	%fd247, %fd244, %fd246;
	cvt.rn.f32.f64	%f1561, %fd247;
	bra.uni 	BB38_309;

BB38_306:
	mov.f32 	%f1561, 0f3F800000;
	setp.geu.f32	%p305, %f381, %f383;
	@%p305 bra 	BB38_309;

	setp.lt.f32	%p306, %f384, 0fA8800000;
	sub.f32 	%f1200, %f383, %f242;
	cvt.f64.f32	%fd238, %f1200;
	mul.f64 	%fd239, %fd238, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd240, %f384;
	selp.f64	%fd241, %fd240, 0dBD10000000000000, %p306;
	div.rn.f64 	%fd242, %fd239, %fd241;
	cvt.rn.f32.f64	%f1561, %fd242;

BB38_309:
	sub.f32 	%f1202, %f382, %f383;
	setp.gt.f32	%p308, %f1202, %f370;
	selp.f32	%f388, %f1202, %f370, %p308;
	setp.geu.f32	%p309, %f1561, 0f3F800000;
	@%p309 bra 	BB38_317;

	mul.f32 	%f1203, %f1196, %f1196;
	fma.rn.f32 	%f1204, %f1195, %f1195, %f1203;
	sqrt.rn.f32 	%f1205, %f1204;
	div.rn.f32 	%f1206, %f1195, %f1205;
	div.rn.f32 	%f1207, %f1196, %f1205;
	mul.f32 	%f1208, %f1566, %f1207;
	fma.rn.f32 	%f1209, %f1565, %f1206, %f1208;
	mul.f32 	%f1210, %f1565, %f1207;
	mul.f32 	%f1211, %f1566, %f1206;
	sub.f32 	%f1212, %f1211, %f1210;
	mul.f32 	%f1213, %f1561, %f1209;
	mul.f32 	%f1214, %f1206, %f1213;
	mul.f32 	%f1215, %f1207, %f1212;
	sub.f32 	%f389, %f1214, %f1215;
	mul.f32 	%f1216, %f1207, %f1213;
	fma.rn.f32 	%f390, %f1206, %f1212, %f1216;
	mul.f32 	%f1217, %f1565, %f389;
	setp.lt.f32	%p310, %f1217, 0f00000000;
	mul.f32 	%f1218, %f1566, %f390;
	setp.lt.f32	%p311, %f1218, 0f00000000;
	or.pred  	%p312, %p310, %p311;
	@%p312 bra 	BB38_316;
	bra.uni 	BB38_311;

BB38_316:
	mul.f32 	%f1565, %f1565, %f1561;
	mul.f32 	%f1566, %f1566, %f1561;
	bra.uni 	BB38_317;

BB38_311:
	abs.f32 	%f1219, %f1565;
	abs.f32 	%f1220, %f389;
	setp.lt.f32	%p313, %f1219, %f1220;
	@%p313 bra 	BB38_315;
	bra.uni 	BB38_312;

BB38_315:
	div.rn.f32 	%f1224, %f1565, %f389;
	mul.f32 	%f1566, %f390, %f1224;
	bra.uni 	BB38_317;

BB38_312:
	abs.f32 	%f1221, %f1566;
	abs.f32 	%f1222, %f390;
	setp.geu.f32	%p314, %f1221, %f1222;
	@%p314 bra 	BB38_313;

	div.rn.f32 	%f1223, %f1566, %f390;
	mul.f32 	%f1565, %f389, %f1223;
	bra.uni 	BB38_317;

BB38_313:
	mov.f32 	%f1565, %f389;
	mov.f32 	%f1566, %f390;

BB38_317:
	ld.local.v2.f32 	{%f1225, %f1226}, [%rd60+24];
	fma.rn.f32 	%f1227, %f1565, %f1225, %f242;
	fma.rn.f32 	%f399, %f1566, %f1226, %f1227;
	ld.local.f32 	%f1228, [%rd554+12];
	setp.lt.f32	%p315, %f1228, %f242;
	selp.f32	%f400, %f242, %f1228, %p315;
	selp.f32	%f401, %f1228, %f242, %p315;
	sub.f32 	%f1229, %f400, %f401;
	setp.gt.f32	%p316, %f1229, %f388;
	selp.f32	%f1569, %f1229, %f388, %p316;
	sub.f32 	%f403, %f399, %f242;
	setp.gt.f32	%p317, %f399, %f400;
	@%p317 bra 	BB38_320;
	bra.uni 	BB38_318;

BB38_320:
	setp.gt.f32	%p320, %f403, 0f28800000;
	sub.f32 	%f1232, %f400, %f242;
	cvt.f64.f32	%fd253, %f1232;
	mul.f64 	%fd254, %fd253, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd255, %f403;
	selp.f64	%fd256, %fd255, 0d3D10000000000000, %p320;
	div.rn.f64 	%fd257, %fd254, %fd256;
	cvt.rn.f32.f64	%f1564, %fd257;
	bra.uni 	BB38_321;

BB38_318:
	mov.f32 	%f1564, 0f3F800000;
	setp.geu.f32	%p318, %f399, %f401;
	@%p318 bra 	BB38_321;

	setp.lt.f32	%p319, %f403, 0fA8800000;
	sub.f32 	%f1231, %f401, %f242;
	cvt.f64.f32	%fd248, %f1231;
	mul.f64 	%fd249, %fd248, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd250, %f403;
	selp.f64	%fd251, %fd250, 0dBD10000000000000, %p319;
	div.rn.f64 	%fd252, %fd249, %fd251;
	cvt.rn.f32.f64	%f1564, %fd252;

BB38_321:
	setp.geu.f32	%p321, %f1564, 0f3F800000;
	@%p321 bra 	BB38_329;

	mul.f32 	%f1233, %f1226, %f1226;
	fma.rn.f32 	%f1234, %f1225, %f1225, %f1233;
	sqrt.rn.f32 	%f1235, %f1234;
	div.rn.f32 	%f1236, %f1225, %f1235;
	div.rn.f32 	%f1237, %f1226, %f1235;
	mul.f32 	%f1238, %f1566, %f1237;
	fma.rn.f32 	%f1239, %f1565, %f1236, %f1238;
	mul.f32 	%f1240, %f1565, %f1237;
	mul.f32 	%f1241, %f1566, %f1236;
	sub.f32 	%f1242, %f1241, %f1240;
	mul.f32 	%f1243, %f1564, %f1239;
	mul.f32 	%f1244, %f1236, %f1243;
	mul.f32 	%f1245, %f1237, %f1242;
	sub.f32 	%f407, %f1244, %f1245;
	mul.f32 	%f1246, %f1237, %f1243;
	fma.rn.f32 	%f408, %f1236, %f1242, %f1246;
	mul.f32 	%f1247, %f1565, %f407;
	setp.lt.f32	%p322, %f1247, 0f00000000;
	mul.f32 	%f1248, %f1566, %f408;
	setp.lt.f32	%p323, %f1248, 0f00000000;
	or.pred  	%p324, %p322, %p323;
	@%p324 bra 	BB38_328;
	bra.uni 	BB38_323;

BB38_328:
	mul.f32 	%f1565, %f1565, %f1564;
	mul.f32 	%f1566, %f1566, %f1564;
	bra.uni 	BB38_329;

BB38_323:
	abs.f32 	%f1249, %f1565;
	abs.f32 	%f1250, %f407;
	setp.lt.f32	%p325, %f1249, %f1250;
	@%p325 bra 	BB38_327;
	bra.uni 	BB38_324;

BB38_327:
	div.rn.f32 	%f1254, %f1565, %f407;
	mul.f32 	%f1566, %f408, %f1254;
	bra.uni 	BB38_329;

BB38_324:
	abs.f32 	%f1251, %f1566;
	abs.f32 	%f1252, %f408;
	setp.geu.f32	%p326, %f1251, %f1252;
	@%p326 bra 	BB38_325;

	div.rn.f32 	%f1253, %f1566, %f408;
	mul.f32 	%f1565, %f407, %f1253;
	bra.uni 	BB38_329;

BB38_325:
	mov.f32 	%f1565, %f407;
	mov.f32 	%f1566, %f408;

BB38_329:
	add.s32 	%r555, %r555, 8;
	add.s32 	%r554, %r554, 4;
	setp.lt.s32	%p327, %r554, %r15;
	add.s64 	%rd554, %rd554, 16;
	@%p327 bra 	BB38_281;

BB38_330:
	cvt.f64.f32	%fd258, %f1569;
	mul.f64 	%fd357, %fd258, 0d3F847AE147AE147B;

BB38_331:
	@%p3 bra 	BB38_332;

	and.b32  	%r143, %r15, 3;
	setp.eq.s32	%p329, %r143, 0;
	mov.f32 	%f1593, 0f00000000;
	mov.u32 	%r561, 0;
	@%p329 bra 	BB38_334;

	setp.eq.s32	%p330, %r143, 1;
	mov.u32 	%r558, 0;
	@%p330 bra 	BB38_346;

	setp.eq.s32	%p331, %r143, 2;
	mov.u32 	%r557, 0;
	@%p331 bra 	BB38_341;

	ld.local.v2.f32 	{%f1257, %f1258}, [%rd18];
	fma.rn.f32 	%f1261, %f1565, %f1257, %f242;
	fma.rn.f32 	%f420, %f1566, %f1258, %f1261;
	ld.local.f32 	%f1262, [%rd19];
	setp.lt.f32	%p332, %f1262, %f242;
	selp.f32	%f421, %f242, %f1262, %p332;
	selp.f32	%f422, %f1262, %f242, %p332;
	cvt.f64.f32	%fd11, %f420;
	cvt.f64.f32	%fd259, %f421;
	add.f64 	%fd260, %fd357, %fd259;
	setp.gt.f64	%p333, %fd11, %fd260;
	@%p333 bra 	BB38_340;
	bra.uni 	BB38_338;

BB38_340:
	sub.f32 	%f1266, %f420, %f242;
	setp.gt.f32	%p336, %f1266, 0f28800000;
	sub.f32 	%f1267, %f421, %f242;
	cvt.f64.f32	%fd268, %f1267;
	mul.f64 	%fd269, %fd268, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd270, %f1266;
	selp.f64	%fd271, %fd270, 0d3D10000000000000, %p336;
	div.rn.f64 	%fd272, %fd269, %fd271;
	cvt.rn.f32.f64	%f1268, %fd272;
	mul.f32 	%f1565, %f1565, %f1268;
	mul.f32 	%f1566, %f1566, %f1268;
	mov.u32 	%r557, 1;
	bra.uni 	BB38_341;

BB38_332:
	mov.f32 	%f1593, %f1566;
	mov.f32 	%f1592, %f1565;
	bra.uni 	BB38_370;

BB38_334:
	mov.f32 	%f1592, %f1593;
	bra.uni 	BB38_351;

BB38_338:
	cvt.f64.f32	%fd261, %f422;
	sub.f64 	%fd262, %fd261, %fd357;
	mov.u32 	%r557, 1;
	setp.geu.f64	%p334, %fd11, %fd262;
	@%p334 bra 	BB38_341;

	sub.f32 	%f1263, %f420, %f242;
	setp.lt.f32	%p335, %f1263, 0fA8800000;
	sub.f32 	%f1264, %f422, %f242;
	cvt.f64.f32	%fd263, %f1264;
	mul.f64 	%fd264, %fd263, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd265, %f1263;
	selp.f64	%fd266, %fd265, 0dBD10000000000000, %p335;
	div.rn.f64 	%fd267, %fd264, %fd266;
	cvt.rn.f32.f64	%f1265, %fd267;
	mul.f32 	%f1565, %f1565, %f1265;
	mul.f32 	%f1566, %f1566, %f1265;

BB38_341:
	shl.b32 	%r427, %r557, 1;
	mul.wide.u32 	%rd453, %r427, 4;
	add.s64 	%rd454, %rd18, %rd453;
	ld.local.v2.f32 	{%f1269, %f1270}, [%rd454];
	fma.rn.f32 	%f1273, %f1565, %f1269, %f242;
	fma.rn.f32 	%f429, %f1566, %f1270, %f1273;
	mul.wide.u32 	%rd455, %r557, 4;
	add.s64 	%rd456, %rd19, %rd455;
	ld.local.f32 	%f1274, [%rd456];
	setp.lt.f32	%p337, %f1274, %f242;
	selp.f32	%f430, %f242, %f1274, %p337;
	selp.f32	%f431, %f1274, %f242, %p337;
	cvt.f64.f32	%fd12, %f429;
	cvt.f64.f32	%fd273, %f430;
	add.f64 	%fd274, %fd357, %fd273;
	setp.gt.f64	%p338, %fd12, %fd274;
	@%p338 bra 	BB38_344;
	bra.uni 	BB38_342;

BB38_344:
	sub.f32 	%f1278, %f429, %f242;
	setp.gt.f32	%p341, %f1278, 0f28800000;
	sub.f32 	%f1279, %f430, %f242;
	cvt.f64.f32	%fd282, %f1279;
	mul.f64 	%fd283, %fd282, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd284, %f1278;
	selp.f64	%fd285, %fd284, 0d3D10000000000000, %p341;
	div.rn.f64 	%fd286, %fd283, %fd285;
	cvt.rn.f32.f64	%f1280, %fd286;
	mul.f32 	%f1565, %f1565, %f1280;
	mul.f32 	%f1566, %f1566, %f1280;
	bra.uni 	BB38_345;

BB38_342:
	cvt.f64.f32	%fd275, %f431;
	sub.f64 	%fd276, %fd275, %fd357;
	setp.geu.f64	%p339, %fd12, %fd276;
	@%p339 bra 	BB38_345;

	sub.f32 	%f1275, %f429, %f242;
	setp.lt.f32	%p340, %f1275, 0fA8800000;
	sub.f32 	%f1276, %f431, %f242;
	cvt.f64.f32	%fd277, %f1276;
	mul.f64 	%fd278, %fd277, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd279, %f1275;
	selp.f64	%fd280, %fd279, 0dBD10000000000000, %p340;
	div.rn.f64 	%fd281, %fd278, %fd280;
	cvt.rn.f32.f64	%f1277, %fd281;
	mul.f32 	%f1565, %f1565, %f1277;
	mul.f32 	%f1566, %f1566, %f1277;

BB38_345:
	add.s32 	%r558, %r557, 1;

BB38_346:
	shl.b32 	%r428, %r558, 1;
	mul.wide.s32 	%rd457, %r428, 4;
	add.s64 	%rd458, %rd18, %rd457;
	ld.local.v2.f32 	{%f1281, %f1282}, [%rd458];
	fma.rn.f32 	%f1285, %f1565, %f1281, %f242;
	fma.rn.f32 	%f440, %f1566, %f1282, %f1285;
	mul.wide.s32 	%rd459, %r558, 4;
	add.s64 	%rd460, %rd19, %rd459;
	ld.local.f32 	%f1286, [%rd460];
	setp.lt.f32	%p342, %f1286, %f242;
	selp.f32	%f441, %f242, %f1286, %p342;
	selp.f32	%f442, %f1286, %f242, %p342;
	cvt.f64.f32	%fd13, %f440;
	cvt.f64.f32	%fd287, %f441;
	add.f64 	%fd288, %fd357, %fd287;
	setp.gt.f64	%p343, %fd13, %fd288;
	@%p343 bra 	BB38_349;
	bra.uni 	BB38_347;

BB38_349:
	sub.f32 	%f1290, %f440, %f242;
	setp.gt.f32	%p346, %f1290, 0f28800000;
	sub.f32 	%f1291, %f441, %f242;
	cvt.f64.f32	%fd296, %f1291;
	mul.f64 	%fd297, %fd296, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd298, %f1290;
	selp.f64	%fd299, %fd298, 0d3D10000000000000, %p346;
	div.rn.f64 	%fd300, %fd297, %fd299;
	cvt.rn.f32.f64	%f1292, %fd300;
	mul.f32 	%f1565, %f1565, %f1292;
	mul.f32 	%f1566, %f1566, %f1292;
	bra.uni 	BB38_350;

BB38_347:
	cvt.f64.f32	%fd289, %f442;
	sub.f64 	%fd290, %fd289, %fd357;
	setp.geu.f64	%p344, %fd13, %fd290;
	@%p344 bra 	BB38_350;

	sub.f32 	%f1287, %f440, %f242;
	setp.lt.f32	%p345, %f1287, 0fA8800000;
	sub.f32 	%f1288, %f442, %f242;
	cvt.f64.f32	%fd291, %f1288;
	mul.f64 	%fd292, %fd291, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd293, %f1287;
	selp.f64	%fd294, %fd293, 0dBD10000000000000, %p345;
	div.rn.f64 	%fd295, %fd292, %fd294;
	cvt.rn.f32.f64	%f1289, %fd295;
	mul.f32 	%f1565, %f1565, %f1289;
	mul.f32 	%f1566, %f1566, %f1289;

BB38_350:
	add.s32 	%r561, %r558, 1;
	mov.f32 	%f1593, %f1566;
	mov.f32 	%f1592, %f1565;

BB38_351:
	setp.lt.u32	%p347, %r15, 4;
	@%p347 bra 	BB38_370;

	mul.wide.s32 	%rd461, %r561, 4;
	add.s64 	%rd555, %rd19, %rd461;
	shl.b32 	%r560, %r561, 1;
	mov.f32 	%f1593, %f1566;
	mov.f32 	%f1592, %f1565;

BB38_353:
	mul.wide.s32 	%rd462, %r560, 4;
	add.s64 	%rd64, %rd18, %rd462;
	ld.local.v2.f32 	{%f1293, %f1294}, [%rd64];
	fma.rn.f32 	%f1297, %f1592, %f1293, %f242;
	fma.rn.f32 	%f455, %f1593, %f1294, %f1297;
	ld.local.f32 	%f1298, [%rd555];
	setp.lt.f32	%p348, %f1298, %f242;
	selp.f32	%f456, %f242, %f1298, %p348;
	selp.f32	%f457, %f1298, %f242, %p348;
	cvt.f64.f32	%fd14, %f455;
	cvt.f64.f32	%fd301, %f456;
	add.f64 	%fd302, %fd357, %fd301;
	setp.gt.f64	%p349, %fd14, %fd302;
	@%p349 bra 	BB38_356;
	bra.uni 	BB38_354;

BB38_356:
	sub.f32 	%f1302, %f455, %f242;
	setp.gt.f32	%p352, %f1302, 0f28800000;
	sub.f32 	%f1303, %f456, %f242;
	cvt.f64.f32	%fd310, %f1303;
	mul.f64 	%fd311, %fd310, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd312, %f1302;
	selp.f64	%fd313, %fd312, 0d3D10000000000000, %p352;
	div.rn.f64 	%fd314, %fd311, %fd313;
	cvt.rn.f32.f64	%f1304, %fd314;
	mul.f32 	%f1592, %f1592, %f1304;
	mul.f32 	%f1593, %f1593, %f1304;
	bra.uni 	BB38_357;

BB38_354:
	cvt.f64.f32	%fd303, %f457;
	sub.f64 	%fd304, %fd303, %fd357;
	setp.geu.f64	%p350, %fd14, %fd304;
	@%p350 bra 	BB38_357;

	sub.f32 	%f1299, %f455, %f242;
	setp.lt.f32	%p351, %f1299, 0fA8800000;
	sub.f32 	%f1300, %f457, %f242;
	cvt.f64.f32	%fd305, %f1300;
	mul.f64 	%fd306, %fd305, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd307, %f1299;
	selp.f64	%fd308, %fd307, 0dBD10000000000000, %p351;
	div.rn.f64 	%fd309, %fd306, %fd308;
	cvt.rn.f32.f64	%f1301, %fd309;
	mul.f32 	%f1592, %f1592, %f1301;
	mul.f32 	%f1593, %f1593, %f1301;

BB38_357:
	ld.local.v2.f32 	{%f1305, %f1306}, [%rd64+8];
	fma.rn.f32 	%f1309, %f1592, %f1305, %f242;
	fma.rn.f32 	%f464, %f1593, %f1306, %f1309;
	ld.local.f32 	%f1310, [%rd555+4];
	setp.lt.f32	%p353, %f1310, %f242;
	selp.f32	%f465, %f242, %f1310, %p353;
	selp.f32	%f466, %f1310, %f242, %p353;
	cvt.f64.f32	%fd15, %f464;
	cvt.f64.f32	%fd315, %f465;
	add.f64 	%fd316, %fd357, %fd315;
	setp.gt.f64	%p354, %fd15, %fd316;
	@%p354 bra 	BB38_360;
	bra.uni 	BB38_358;

BB38_360:
	sub.f32 	%f1314, %f464, %f242;
	setp.gt.f32	%p357, %f1314, 0f28800000;
	sub.f32 	%f1315, %f465, %f242;
	cvt.f64.f32	%fd324, %f1315;
	mul.f64 	%fd325, %fd324, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd326, %f1314;
	selp.f64	%fd327, %fd326, 0d3D10000000000000, %p357;
	div.rn.f64 	%fd328, %fd325, %fd327;
	cvt.rn.f32.f64	%f1316, %fd328;
	mul.f32 	%f1592, %f1592, %f1316;
	mul.f32 	%f1593, %f1593, %f1316;
	bra.uni 	BB38_361;

BB38_358:
	cvt.f64.f32	%fd317, %f466;
	sub.f64 	%fd318, %fd317, %fd357;
	setp.geu.f64	%p355, %fd15, %fd318;
	@%p355 bra 	BB38_361;

	sub.f32 	%f1311, %f464, %f242;
	setp.lt.f32	%p356, %f1311, 0fA8800000;
	sub.f32 	%f1312, %f466, %f242;
	cvt.f64.f32	%fd319, %f1312;
	mul.f64 	%fd320, %fd319, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd321, %f1311;
	selp.f64	%fd322, %fd321, 0dBD10000000000000, %p356;
	div.rn.f64 	%fd323, %fd320, %fd322;
	cvt.rn.f32.f64	%f1313, %fd323;
	mul.f32 	%f1592, %f1592, %f1313;
	mul.f32 	%f1593, %f1593, %f1313;

BB38_361:
	ld.local.v2.f32 	{%f1317, %f1318}, [%rd64+16];
	fma.rn.f32 	%f1321, %f1592, %f1317, %f242;
	fma.rn.f32 	%f473, %f1593, %f1318, %f1321;
	ld.local.f32 	%f1322, [%rd555+8];
	setp.lt.f32	%p358, %f1322, %f242;
	selp.f32	%f474, %f242, %f1322, %p358;
	selp.f32	%f475, %f1322, %f242, %p358;
	cvt.f64.f32	%fd16, %f473;
	cvt.f64.f32	%fd329, %f474;
	add.f64 	%fd330, %fd357, %fd329;
	setp.gt.f64	%p359, %fd16, %fd330;
	@%p359 bra 	BB38_364;
	bra.uni 	BB38_362;

BB38_364:
	sub.f32 	%f1326, %f473, %f242;
	setp.gt.f32	%p362, %f1326, 0f28800000;
	sub.f32 	%f1327, %f474, %f242;
	cvt.f64.f32	%fd338, %f1327;
	mul.f64 	%fd339, %fd338, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd340, %f1326;
	selp.f64	%fd341, %fd340, 0d3D10000000000000, %p362;
	div.rn.f64 	%fd342, %fd339, %fd341;
	cvt.rn.f32.f64	%f1328, %fd342;
	mul.f32 	%f1592, %f1592, %f1328;
	mul.f32 	%f1593, %f1593, %f1328;
	bra.uni 	BB38_365;

BB38_362:
	cvt.f64.f32	%fd331, %f475;
	sub.f64 	%fd332, %fd331, %fd357;
	setp.geu.f64	%p360, %fd16, %fd332;
	@%p360 bra 	BB38_365;

	sub.f32 	%f1323, %f473, %f242;
	setp.lt.f32	%p361, %f1323, 0fA8800000;
	sub.f32 	%f1324, %f475, %f242;
	cvt.f64.f32	%fd333, %f1324;
	mul.f64 	%fd334, %fd333, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd335, %f1323;
	selp.f64	%fd336, %fd335, 0dBD10000000000000, %p361;
	div.rn.f64 	%fd337, %fd334, %fd336;
	cvt.rn.f32.f64	%f1325, %fd337;
	mul.f32 	%f1592, %f1592, %f1325;
	mul.f32 	%f1593, %f1593, %f1325;

BB38_365:
	ld.local.v2.f32 	{%f1329, %f1330}, [%rd64+24];
	fma.rn.f32 	%f1333, %f1592, %f1329, %f242;
	fma.rn.f32 	%f482, %f1593, %f1330, %f1333;
	ld.local.f32 	%f1334, [%rd555+12];
	setp.lt.f32	%p363, %f1334, %f242;
	selp.f32	%f483, %f242, %f1334, %p363;
	selp.f32	%f484, %f1334, %f242, %p363;
	cvt.f64.f32	%fd17, %f482;
	cvt.f64.f32	%fd343, %f483;
	add.f64 	%fd344, %fd357, %fd343;
	setp.gt.f64	%p364, %fd17, %fd344;
	@%p364 bra 	BB38_368;
	bra.uni 	BB38_366;

BB38_368:
	sub.f32 	%f1338, %f482, %f242;
	setp.gt.f32	%p367, %f1338, 0f28800000;
	sub.f32 	%f1339, %f483, %f242;
	cvt.f64.f32	%fd352, %f1339;
	mul.f64 	%fd353, %fd352, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd354, %f1338;
	selp.f64	%fd355, %fd354, 0d3D10000000000000, %p367;
	div.rn.f64 	%fd356, %fd353, %fd355;
	cvt.rn.f32.f64	%f1340, %fd356;
	mul.f32 	%f1592, %f1592, %f1340;
	mul.f32 	%f1593, %f1593, %f1340;
	bra.uni 	BB38_369;

BB38_366:
	cvt.f64.f32	%fd345, %f484;
	sub.f64 	%fd346, %fd345, %fd357;
	setp.geu.f64	%p365, %fd17, %fd346;
	@%p365 bra 	BB38_369;

	sub.f32 	%f1335, %f482, %f242;
	setp.lt.f32	%p366, %f1335, 0fA8800000;
	sub.f32 	%f1336, %f484, %f242;
	cvt.f64.f32	%fd347, %f1336;
	mul.f64 	%fd348, %fd347, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd349, %f1335;
	selp.f64	%fd350, %fd349, 0dBD10000000000000, %p366;
	div.rn.f64 	%fd351, %fd348, %fd350;
	cvt.rn.f32.f64	%f1337, %fd351;
	mul.f32 	%f1592, %f1592, %f1337;
	mul.f32 	%f1593, %f1593, %f1337;

BB38_369:
	add.s32 	%r560, %r560, 8;
	add.s32 	%r561, %r561, 4;
	setp.lt.s32	%p368, %r561, %r15;
	add.s64 	%rd555, %rd555, 16;
	@%p368 bra 	BB38_353;

BB38_370:
	@%p211 bra 	BB38_372;
	bra.uni 	BB38_371;

BB38_372:
	mul.f32 	%f1596, %f1445, %f1592;
	mul.f32 	%f1597, %f1445, %f1593;
	bra.uni 	BB38_373;

BB38_371:
	ld.param.u64 	%rd513, [gpu_cell_reconstruct_lcd_param_9];
	cvta.to.global.u64 	%rd512, %rd513;
	mul.wide.s32 	%rd506, %r8, 4;
	add.s64 	%rd464, %rd512, %rd506;
	ld.const.f32 	%f1341, [dc_alphaR32];
	mul.f32 	%f1342, %f1592, %f1341;
	ld.global.f32 	%f1343, [%rd464];
	fma.rn.f32 	%f1596, %f240, %f1343, %f1342;
	mul.f32 	%f1344, %f1593, %f1341;
	fma.rn.f32 	%f1597, %f241, %f1343, %f1344;

BB38_373:
	st.global.f32 	[%rd23], %f1596;
	st.global.f32 	[%rd23+4], %f1597;
	@%p3 bra 	BB38_393;

	and.b32  	%r155, %r15, 3;
	setp.eq.s32	%p371, %r155, 0;
	mov.u32 	%r567, 0;
	@%p371 bra 	BB38_380;

	setp.eq.s32	%p372, %r155, 1;
	mov.u32 	%r563, 0;
	@%p372 bra 	BB38_379;

	setp.eq.s32	%p373, %r155, 2;
	mov.u32 	%r562, 0;
	@%p373 bra 	BB38_378;

	ld.local.v2.f32 	{%f1345, %f1346}, [%rd18];
	mov.u32 	%r562, 1;
	fma.rn.f32 	%f1349, %f1596, %f1345, %f242;
	fma.rn.f32 	%f1350, %f1597, %f1346, %f1349;
	st.global.f32 	[%rd22], %f1350;

BB38_378:
	shl.b32 	%r433, %r562, 1;
	mul.wide.u32 	%rd467, %r433, 4;
	add.s64 	%rd468, %rd18, %rd467;
	ld.local.v2.f32 	{%f1351, %f1352}, [%rd468];
	fma.rn.f32 	%f1355, %f1596, %f1351, %f242;
	fma.rn.f32 	%f1356, %f1597, %f1352, %f1355;
	add.s32 	%r434, %r562, %r16;
	mad.lo.s32 	%r435, %r434, %r187, %r14;
	mul.wide.s32 	%rd469, %r435, 4;
	add.s64 	%rd470, %rd7, %rd469;
	st.global.f32 	[%rd470], %f1356;
	add.s32 	%r563, %r562, 1;

BB38_379:
	shl.b32 	%r436, %r563, 1;
	mul.wide.s32 	%rd471, %r436, 4;
	add.s64 	%rd472, %rd18, %rd471;
	ld.local.v2.f32 	{%f1357, %f1358}, [%rd472];
	fma.rn.f32 	%f1361, %f1596, %f1357, %f242;
	fma.rn.f32 	%f1362, %f1597, %f1358, %f1361;
	add.s32 	%r437, %r563, %r16;
	mad.lo.s32 	%r438, %r437, %r187, %r14;
	mul.wide.s32 	%rd473, %r438, 4;
	add.s64 	%rd474, %rd7, %rd473;
	st.global.f32 	[%rd474], %f1362;
	add.s32 	%r567, %r563, 1;

BB38_380:
	setp.lt.u32	%p374, %r15, 4;
	@%p374 bra 	BB38_393;

	mov.u32 	%r466, %tid.x;
	mov.u32 	%r465, %ntid.x;
	mov.u32 	%r464, %ctaid.x;
	mov.u32 	%r463, %nctaid.x;
	div.s32 	%r462, %r8, %r187;
	mad.lo.s32 	%r440, %r463, %r189, %r464;
	shl.b32 	%r161, %r187, 2;
	shl.b32 	%r566, %r567, 1;
	mad.lo.s32 	%r441, %r465, %r440, %r466;
	mad.lo.s32 	%r442, %r462, 3, %r567;
	mad.lo.s32 	%r565, %r187, %r442, %r441;

BB38_382:
	mul.wide.s32 	%rd475, %r566, 4;
	add.s64 	%rd476, %rd18, %rd475;
	ld.local.v2.f32 	{%f1363, %f1364}, [%rd476];
	fma.rn.f32 	%f1367, %f1596, %f1363, %f242;
	fma.rn.f32 	%f1368, %f1597, %f1364, %f1367;
	mul.wide.s32 	%rd477, %r565, 4;
	add.s64 	%rd478, %rd7, %rd477;
	st.global.f32 	[%rd478], %f1368;
	ld.local.v2.f32 	{%f1369, %f1370}, [%rd476+8];
	fma.rn.f32 	%f1373, %f1596, %f1369, %f242;
	fma.rn.f32 	%f1374, %f1597, %f1370, %f1373;
	cvt.s64.s32	%rd479, %r161;
	add.s64 	%rd480, %rd478, %rd479;
	st.global.f32 	[%rd480], %f1374;
	ld.local.v2.f32 	{%f1375, %f1376}, [%rd476+16];
	fma.rn.f32 	%f1379, %f1596, %f1375, %f242;
	fma.rn.f32 	%f1380, %f1597, %f1376, %f1379;
	add.s64 	%rd481, %rd480, %rd479;
	st.global.f32 	[%rd481], %f1380;
	ld.local.v2.f32 	{%f1381, %f1382}, [%rd476+24];
	fma.rn.f32 	%f1385, %f1596, %f1381, %f242;
	fma.rn.f32 	%f1386, %f1597, %f1382, %f1385;
	add.s64 	%rd482, %rd481, %rd479;
	st.global.f32 	[%rd482], %f1386;
	add.s32 	%r566, %r566, 8;
	add.s32 	%r565, %r565, %r161;
	add.s32 	%r567, %r567, 4;
	setp.lt.s32	%p375, %r567, %r15;
	@%p375 bra 	BB38_382;

BB38_393:
	ret;
}

	// .globl	gpu_cell_reconstruct_mlg
.visible .entry gpu_cell_reconstruct_mlg(
	.param .u64 gpu_cell_reconstruct_mlg_param_0,
	.param .u64 gpu_cell_reconstruct_mlg_param_1,
	.param .u64 gpu_cell_reconstruct_mlg_param_2,
	.param .u64 gpu_cell_reconstruct_mlg_param_3,
	.param .u64 gpu_cell_reconstruct_mlg_param_4,
	.param .u64 gpu_cell_reconstruct_mlg_param_5,
	.param .u64 gpu_cell_reconstruct_mlg_param_6,
	.param .u64 gpu_cell_reconstruct_mlg_param_7,
	.param .u64 gpu_cell_reconstruct_mlg_param_8,
	.param .u64 gpu_cell_reconstruct_mlg_param_9,
	.param .u64 gpu_cell_reconstruct_mlg_param_10,
	.param .u64 gpu_cell_reconstruct_mlg_param_11,
	.param .u64 gpu_cell_reconstruct_mlg_param_12,
	.param .u64 gpu_cell_reconstruct_mlg_param_13,
	.param .u64 gpu_cell_reconstruct_mlg_param_14,
	.param .u64 gpu_cell_reconstruct_mlg_param_15,
	.param .u64 gpu_cell_reconstruct_mlg_param_16,
	.param .u64 gpu_cell_reconstruct_mlg_param_17,
	.param .u64 gpu_cell_reconstruct_mlg_param_18,
	.param .u32 gpu_cell_reconstruct_mlg_param_19,
	.param .u32 gpu_cell_reconstruct_mlg_param_20
)
{
	.local .align 16 .b8 	__local_depot39[112];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<232>;
	.reg .b16 	%rs<13>;
	.reg .f32 	%f<755>;
	.reg .b32 	%r<529>;
	.reg .f64 	%fd<235>;
	.reg .b64 	%rd<519>;


	mov.u64 	%SPL, __local_depot39;
	ld.param.u64 	%rd83, [gpu_cell_reconstruct_mlg_param_0];
	ld.param.u64 	%rd77, [gpu_cell_reconstruct_mlg_param_2];
	ld.param.u64 	%rd78, [gpu_cell_reconstruct_mlg_param_3];
	ld.param.u64 	%rd79, [gpu_cell_reconstruct_mlg_param_4];
	ld.param.u64 	%rd81, [gpu_cell_reconstruct_mlg_param_6];
	ld.param.u64 	%rd84, [gpu_cell_reconstruct_mlg_param_7];
	ld.param.u64 	%rd85, [gpu_cell_reconstruct_mlg_param_8];
	ld.param.u64 	%rd87, [gpu_cell_reconstruct_mlg_param_10];
	ld.param.u64 	%rd88, [gpu_cell_reconstruct_mlg_param_12];
	ld.param.u64 	%rd89, [gpu_cell_reconstruct_mlg_param_13];
	ld.param.u64 	%rd90, [gpu_cell_reconstruct_mlg_param_14];
	ld.param.u64 	%rd91, [gpu_cell_reconstruct_mlg_param_15];
	ld.param.u64 	%rd92, [gpu_cell_reconstruct_mlg_param_16];
	ld.param.u64 	%rd93, [gpu_cell_reconstruct_mlg_param_17];
	ld.param.u64 	%rd94, [gpu_cell_reconstruct_mlg_param_18];
	ld.param.u32 	%r175, [gpu_cell_reconstruct_mlg_param_19];
	ld.param.u32 	%r176, [gpu_cell_reconstruct_mlg_param_20];
	cvta.to.global.u64 	%rd1, %rd88;
	cvta.to.global.u64 	%rd2, %rd87;
	cvta.to.global.u64 	%rd3, %rd84;
	cvta.to.global.u64 	%rd4, %rd93;
	cvta.to.global.u64 	%rd5, %rd90;
	cvta.to.global.u64 	%rd6, %rd89;
	cvta.to.global.u64 	%rd7, %rd83;
	cvta.to.global.u64 	%rd8, %rd94;
	cvta.to.global.u64 	%rd9, %rd92;
	cvta.to.global.u64 	%rd10, %rd91;
	cvta.to.global.u64 	%rd12, %rd85;
	add.u64 	%rd13, %SPL, 0;
	add.u64 	%rd14, %SPL, 16;
	add.u64 	%rd17, %SPL, 32;
	add.u64 	%rd20, %SPL, 64;
	add.u64 	%rd18, %SPL, 80;
	add.u64 	%rd19, %SPL, 96;
	mov.u32 	%r1, %ntid.y;
	mov.u32 	%r2, %ctaid.y;
	mov.u32 	%r3, %tid.y;
	mad.lo.s32 	%r177, %r1, %r2, %r3;
	mov.u32 	%r4, %nctaid.x;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r178, %r177, %r4, %r5;
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %tid.x;
	mad.lo.s32 	%r8, %r178, %r6, %r7;
	mul.lo.s32 	%r179, %r176, %r175;
	setp.ge.s32	%p1, %r8, %r179;
	@%p1 bra 	BB39_248;

	cvta.to.global.u64 	%rd101, %rd77;
	div.s32 	%r9, %r8, %r175;
	mul.wide.s32 	%rd102, %r9, 4;
	add.s64 	%rd103, %rd101, %rd102;
	ld.global.u32 	%r10, [%rd103];
	add.s32 	%r11, %r10, -1;
	cvta.to.global.u64 	%rd104, %rd79;
	mul.wide.s32 	%rd105, %r11, 4;
	add.s64 	%rd106, %rd104, %rd105;
	ld.global.u32 	%r180, [%rd106];
	setp.eq.s32	%p2, %r180, 0;
	@%p2 bra 	BB39_248;

	cvta.to.global.u64 	%rd107, %rd81;
	cvta.to.global.u64 	%rd108, %rd78;
	add.s64 	%rd110, %rd108, %rd105;
	mul.lo.s32 	%r12, %r9, %r175;
	sub.s32 	%r13, %r8, %r12;
	ld.global.u32 	%r14, [%rd110];
	add.s64 	%rd111, %rd107, %rd105;
	ld.global.u32 	%r15, [%rd111];
	mul.wide.s32 	%rd112, %r8, 4;
	add.s64 	%rd22, %rd12, %rd112;
	shl.b32 	%r16, %r9, 2;
	mad.lo.s32 	%r181, %r16, %r175, %r13;
	mul.wide.s32 	%rd113, %r181, 4;
	add.s64 	%rd23, %rd7, %rd113;
	setp.lt.s32	%p3, %r15, 1;
	@%p3 bra 	BB39_12;

	and.b32  	%r18, %r15, 3;
	setp.eq.s32	%p4, %r18, 0;
	mov.u32 	%r464, 0;
	@%p4 bra 	BB39_9;

	setp.eq.s32	%p5, %r18, 1;
	mov.u32 	%r461, 0;
	@%p5 bra 	BB39_8;

	setp.eq.s32	%p6, %r18, 2;
	mov.u32 	%r460, 0;
	@%p6 bra 	BB39_7;

	ld.global.f32 	%f207, [%rd22];
	st.global.f32 	[%rd23], %f207;
	mov.u32 	%r460, 1;

BB39_7:
	ld.global.f32 	%f208, [%rd22];
	add.s32 	%r186, %r460, %r16;
	mad.lo.s32 	%r187, %r186, %r175, %r13;
	mul.wide.s32 	%rd114, %r187, 4;
	add.s64 	%rd115, %rd7, %rd114;
	st.global.f32 	[%rd115], %f208;
	add.s32 	%r461, %r460, 1;

BB39_8:
	ld.global.f32 	%f209, [%rd22];
	add.s32 	%r188, %r461, %r16;
	mad.lo.s32 	%r189, %r188, %r175, %r13;
	mul.wide.s32 	%rd116, %r189, 4;
	add.s64 	%rd117, %rd7, %rd116;
	st.global.f32 	[%rd117], %f209;
	add.s32 	%r464, %r461, 1;

BB39_9:
	setp.lt.u32	%p7, %r15, 4;
	@%p7 bra 	BB39_12;

	mov.u32 	%r456, %tid.x;
	mov.u32 	%r455, %ntid.x;
	mov.u32 	%r454, %ctaid.x;
	mov.u32 	%r453, %nctaid.x;
	div.s32 	%r452, %r8, %r175;
	mad.lo.s32 	%r191, %r453, %r177, %r454;
	shl.b32 	%r24, %r175, 2;
	mad.lo.s32 	%r192, %r455, %r191, %r456;
	mad.lo.s32 	%r193, %r452, 3, %r464;
	mad.lo.s32 	%r463, %r175, %r193, %r192;

BB39_11:
	ld.global.f32 	%f210, [%rd22];
	mul.wide.s32 	%rd118, %r463, 4;
	add.s64 	%rd119, %rd7, %rd118;
	st.global.f32 	[%rd119], %f210;
	ld.global.f32 	%f211, [%rd22];
	cvt.s64.s32	%rd120, %r24;
	add.s64 	%rd121, %rd119, %rd120;
	st.global.f32 	[%rd121], %f211;
	ld.global.f32 	%f212, [%rd22];
	add.s64 	%rd122, %rd121, %rd120;
	st.global.f32 	[%rd122], %f212;
	ld.global.f32 	%f213, [%rd22];
	add.s64 	%rd123, %rd122, %rd120;
	st.global.f32 	[%rd123], %f213;
	add.s32 	%r463, %r463, %r24;
	add.s32 	%r464, %r464, 4;
	setp.lt.s32	%p8, %r464, %r15;
	@%p8 bra 	BB39_11;

BB39_12:
	add.s32 	%r457, %r10, -1;
	mul.wide.s32 	%rd503, %r457, 4;
	ld.param.u64 	%rd496, [gpu_cell_reconstruct_mlg_param_5];
	cvta.to.global.u64 	%rd124, %rd496;
	add.s64 	%rd126, %rd124, %rd503;
	ld.global.u32 	%r194, [%rd126];
	setp.eq.s32	%p9, %r194, 0;
	@%p9 bra 	BB39_248;

	ld.param.u64 	%rd499, [gpu_cell_reconstruct_mlg_param_1];
	ld.param.u64 	%rd498, [gpu_cell_reconstruct_mlg_param_8];
	cvta.to.global.u64 	%rd497, %rd498;
	cvta.to.global.u64 	%rd127, %rd499;
	shl.b32 	%r195, %r8, 1;
	mul.wide.s32 	%rd128, %r195, 4;
	add.s64 	%rd24, %rd127, %rd128;
	mov.u32 	%r479, 0;
	st.global.u32 	[%rd24], %r479;
	st.global.u32 	[%rd24+4], %r479;
	add.s32 	%r197, %r14, -1;
	mul.lo.s32 	%r31, %r197, %r175;
	mul.wide.s32 	%rd129, %r31, 4;
	add.s64 	%rd130, %rd497, %rd129;
	ld.const.f32 	%f214, [dc_hWet];
	ld.global.f32 	%f1, [%rd130];
	setp.lt.f32	%p10, %f1, %f214;
	@%p10 bra 	BB39_248;

	@%p3 bra 	BB39_24;

	shl.b32 	%r32, %r197, 2;
	and.b32  	%r33, %r15, 3;
	setp.eq.s32	%p12, %r33, 0;
	mov.u32 	%r468, 0;
	@%p12 bra 	BB39_21;

	setp.eq.s32	%p13, %r33, 1;
	mov.u32 	%r466, 0;
	@%p13 bra 	BB39_20;

	setp.eq.s32	%p14, %r33, 2;
	mov.u32 	%r465, 0;
	@%p14 bra 	BB39_19;

	mul.wide.s32 	%rd131, %r32, 4;
	add.s64 	%rd132, %rd3, %rd131;
	ld.global.u32 	%r203, [%rd132];
	add.s32 	%r204, %r203, -1;
	st.local.u32 	[%rd13], %r204;
	add.s64 	%rd133, %rd2, %rd131;
	ld.global.f32 	%f215, [%rd133];
	st.local.f32 	[%rd14], %f215;
	mov.u32 	%r465, 1;

BB39_19:
	add.s32 	%r205, %r465, %r32;
	mul.wide.s32 	%rd134, %r205, 4;
	add.s64 	%rd135, %rd3, %rd134;
	ld.global.u32 	%r206, [%rd135];
	add.s32 	%r207, %r206, -1;
	mul.wide.u32 	%rd136, %r465, 4;
	add.s64 	%rd137, %rd13, %rd136;
	st.local.u32 	[%rd137], %r207;
	add.s64 	%rd138, %rd2, %rd134;
	ld.global.f32 	%f216, [%rd138];
	add.s64 	%rd139, %rd14, %rd136;
	st.local.f32 	[%rd139], %f216;
	add.s32 	%r466, %r465, 1;

BB39_20:
	add.s32 	%r208, %r466, %r32;
	mul.wide.s32 	%rd140, %r208, 4;
	add.s64 	%rd141, %rd3, %rd140;
	ld.global.u32 	%r209, [%rd141];
	add.s32 	%r210, %r209, -1;
	mul.wide.s32 	%rd142, %r466, 4;
	add.s64 	%rd143, %rd13, %rd142;
	st.local.u32 	[%rd143], %r210;
	add.s64 	%rd144, %rd2, %rd140;
	ld.global.f32 	%f217, [%rd144];
	add.s64 	%rd145, %rd14, %rd142;
	st.local.f32 	[%rd145], %f217;
	add.s32 	%r468, %r466, 1;

BB39_21:
	setp.lt.u32	%p15, %r15, 4;
	@%p15 bra 	BB39_24;

	mul.wide.s32 	%rd507, %r468, 4;
	mad.lo.s32 	%r211, %r14, 4, %r468;
	mul.wide.s32 	%rd506, %r211, 4;
	add.s64 	%rd29, %rd2, -16;
	add.s64 	%rd30, %rd3, -16;

BB39_23:
	add.s64 	%rd146, %rd30, %rd506;
	ld.global.u32 	%r212, [%rd146];
	add.s32 	%r213, %r212, -1;
	add.s64 	%rd147, %rd13, %rd507;
	st.local.u32 	[%rd147], %r213;
	add.s64 	%rd148, %rd29, %rd506;
	ld.global.f32 	%f218, [%rd148];
	add.s64 	%rd149, %rd14, %rd507;
	st.local.f32 	[%rd149], %f218;
	ld.global.u32 	%r214, [%rd146+4];
	add.s32 	%r215, %r214, -1;
	st.local.u32 	[%rd147+4], %r215;
	ld.global.f32 	%f219, [%rd148+4];
	st.local.f32 	[%rd149+4], %f219;
	ld.global.u32 	%r216, [%rd146+8];
	add.s32 	%r217, %r216, -1;
	st.local.u32 	[%rd147+8], %r217;
	ld.global.f32 	%f220, [%rd148+8];
	st.local.f32 	[%rd149+8], %f220;
	ld.global.u32 	%r218, [%rd146+12];
	add.s32 	%r219, %r218, -1;
	st.local.u32 	[%rd147+12], %r219;
	ld.global.f32 	%f221, [%rd148+12];
	st.local.f32 	[%rd149+12], %f221;
	add.s64 	%rd507, %rd507, 16;
	add.s64 	%rd506, %rd506, 16;
	add.s32 	%r468, %r468, 4;
	setp.lt.s32	%p16, %r468, %r15;
	@%p16 bra 	BB39_23;

BB39_24:
	@%p3 bra 	BB39_34;

	and.b32  	%r41, %r15, 3;
	setp.eq.s32	%p18, %r41, 0;
	mov.u32 	%r472, 0;
	@%p18 bra 	BB39_31;

	setp.eq.s32	%p19, %r41, 1;
	mov.u32 	%r470, 0;
	@%p19 bra 	BB39_30;

	setp.eq.s32	%p20, %r41, 2;
	mov.u32 	%r469, 0;
	@%p20 bra 	BB39_29;

	ld.local.f32 	%f222, [%rd14];
	setp.gt.f32	%p21, %f222, 0f00000000;
	ld.local.u32 	%r224, [%rd13];
	mul.lo.s32 	%r225, %r224, %r175;
	selp.b64	%rd150, %rd5, %rd6, %p21;
	mul.wide.s32 	%rd151, %r225, 4;
	add.s64 	%rd152, %rd150, %rd151;
	ld.global.f32 	%f223, [%rd152];
	st.local.f32 	[%rd17], %f223;
	mov.u32 	%r469, 1;

BB39_29:
	mul.wide.u32 	%rd153, %r469, 4;
	add.s64 	%rd154, %rd14, %rd153;
	ld.local.f32 	%f224, [%rd154];
	setp.gt.f32	%p22, %f224, 0f00000000;
	add.s64 	%rd155, %rd13, %rd153;
	ld.local.u32 	%r226, [%rd155];
	mul.lo.s32 	%r227, %r226, %r175;
	add.s64 	%rd156, %rd17, %rd153;
	selp.b64	%rd157, %rd5, %rd6, %p22;
	mul.wide.s32 	%rd158, %r227, 4;
	add.s64 	%rd159, %rd157, %rd158;
	ld.global.f32 	%f225, [%rd159];
	st.local.f32 	[%rd156], %f225;
	add.s32 	%r470, %r469, 1;

BB39_30:
	mul.wide.s32 	%rd160, %r470, 4;
	add.s64 	%rd161, %rd14, %rd160;
	ld.local.f32 	%f226, [%rd161];
	setp.gt.f32	%p23, %f226, 0f00000000;
	add.s64 	%rd162, %rd13, %rd160;
	ld.local.u32 	%r228, [%rd162];
	mul.lo.s32 	%r229, %r228, %r175;
	add.s64 	%rd163, %rd17, %rd160;
	selp.b64	%rd164, %rd5, %rd6, %p23;
	mul.wide.s32 	%rd165, %r229, 4;
	add.s64 	%rd166, %rd164, %rd165;
	ld.global.f32 	%f227, [%rd166];
	st.local.f32 	[%rd163], %f227;
	add.s32 	%r472, %r470, 1;

BB39_31:
	setp.lt.u32	%p24, %r15, 4;
	@%p24 bra 	BB39_34;

	mul.wide.s32 	%rd508, %r472, 4;

BB39_33:
	add.s64 	%rd167, %rd14, %rd508;
	ld.local.f32 	%f228, [%rd167];
	setp.gt.f32	%p25, %f228, 0f00000000;
	add.s64 	%rd168, %rd13, %rd508;
	ld.local.u32 	%r230, [%rd168];
	mul.lo.s32 	%r231, %r230, %r175;
	selp.b64	%rd169, %rd5, %rd6, %p25;
	mul.wide.s32 	%rd170, %r231, 4;
	add.s64 	%rd171, %rd169, %rd170;
	ld.global.f32 	%f229, [%rd171];
	add.s64 	%rd172, %rd17, %rd508;
	st.local.f32 	[%rd172], %f229;
	ld.local.f32 	%f230, [%rd167+4];
	setp.gt.f32	%p26, %f230, 0f00000000;
	ld.local.u32 	%r232, [%rd168+4];
	mul.lo.s32 	%r233, %r232, %r175;
	selp.b64	%rd173, %rd5, %rd6, %p26;
	mul.wide.s32 	%rd174, %r233, 4;
	add.s64 	%rd175, %rd173, %rd174;
	ld.global.f32 	%f231, [%rd175];
	st.local.f32 	[%rd172+4], %f231;
	ld.local.f32 	%f232, [%rd167+8];
	setp.gt.f32	%p27, %f232, 0f00000000;
	ld.local.u32 	%r234, [%rd168+8];
	mul.lo.s32 	%r235, %r234, %r175;
	selp.b64	%rd176, %rd5, %rd6, %p27;
	mul.wide.s32 	%rd177, %r235, 4;
	add.s64 	%rd178, %rd176, %rd177;
	ld.global.f32 	%f233, [%rd178];
	st.local.f32 	[%rd172+8], %f233;
	ld.local.f32 	%f234, [%rd167+12];
	setp.gt.f32	%p28, %f234, 0f00000000;
	ld.local.u32 	%r236, [%rd168+12];
	mul.lo.s32 	%r237, %r236, %r175;
	selp.b64	%rd179, %rd5, %rd6, %p28;
	mul.wide.s32 	%rd180, %r237, 4;
	add.s64 	%rd181, %rd179, %rd180;
	ld.global.f32 	%f235, [%rd181];
	st.local.f32 	[%rd172+12], %f235;
	add.s64 	%rd508, %rd508, 16;
	add.s32 	%r472, %r472, 4;
	setp.lt.s32	%p29, %r472, %r15;
	@%p29 bra 	BB39_33;

BB39_34:
	add.s32 	%r458, %r10, -1;
	mul.wide.s32 	%rd504, %r458, 4;
	ld.param.u64 	%rd502, [gpu_cell_reconstruct_mlg_param_9];
	cvta.to.global.u64 	%rd501, %rd502;
	ld.param.u64 	%rd500, [gpu_cell_reconstruct_mlg_param_11];
	cvta.to.global.u64 	%rd182, %rd500;
	add.s64 	%rd184, %rd501, %rd129;
	ld.global.f32 	%f2, [%rd184];
	add.s64 	%rd186, %rd182, %rd504;
	ld.global.f32 	%f3, [%rd186];
	mov.u16 	%rs12, 0;
	@%p3 bra 	BB39_44;

	and.b32  	%r49, %r15, 3;
	setp.eq.s32	%p31, %r49, 0;
	mov.u16 	%rs12, 0;
	mov.u32 	%r477, 0;
	@%p31 bra 	BB39_41;

	setp.eq.s32	%p32, %r49, 1;
	mov.u32 	%r475, 0;
	mov.u32 	%r476, %r475;
	@%p32 bra 	BB39_40;

	setp.eq.s32	%p33, %r49, 2;
	mov.u32 	%r473, 0;
	mov.u32 	%r474, %r473;
	@%p33 bra 	BB39_39;

	ld.local.f32 	%f236, [%rd14];
	setp.gt.f32	%p34, %f236, 0f00000000;
	ld.local.u32 	%r244, [%rd13];
	mul.lo.s32 	%r245, %r244, %r175;
	selp.b64	%rd187, %rd9, %rd10, %p34;
	mul.wide.s32 	%rd188, %r245, 4;
	add.s64 	%rd189, %rd187, %rd188;
	ld.global.f32 	%f237, [%rd189];
	st.local.f32 	[%rd20], %f237;
	setp.lt.f32	%p35, %f237, %f3;
	selp.u32	%r474, 1, 0, %p35;
	mov.u32 	%r473, 1;

BB39_39:
	mul.wide.u32 	%rd190, %r473, 4;
	add.s64 	%rd191, %rd14, %rd190;
	ld.local.f32 	%f238, [%rd191];
	setp.gt.f32	%p36, %f238, 0f00000000;
	add.s64 	%rd192, %rd13, %rd190;
	ld.local.u32 	%r246, [%rd192];
	mul.lo.s32 	%r247, %r246, %r175;
	add.s64 	%rd193, %rd20, %rd190;
	selp.b64	%rd194, %rd9, %rd10, %p36;
	mul.wide.s32 	%rd195, %r247, 4;
	add.s64 	%rd196, %rd194, %rd195;
	ld.global.f32 	%f239, [%rd196];
	st.local.f32 	[%rd193], %f239;
	setp.lt.f32	%p37, %f239, %f3;
	selp.u32	%r248, 1, 0, %p37;
	or.b32  	%r476, %r248, %r474;
	add.s32 	%r475, %r473, 1;

BB39_40:
	mul.wide.s32 	%rd197, %r475, 4;
	add.s64 	%rd198, %rd14, %rd197;
	ld.local.f32 	%f240, [%rd198];
	setp.gt.f32	%p38, %f240, 0f00000000;
	add.s64 	%rd199, %rd13, %rd197;
	ld.local.u32 	%r249, [%rd199];
	mul.lo.s32 	%r250, %r249, %r175;
	add.s64 	%rd200, %rd20, %rd197;
	selp.b64	%rd201, %rd9, %rd10, %p38;
	mul.wide.s32 	%rd202, %r250, 4;
	add.s64 	%rd203, %rd201, %rd202;
	ld.global.f32 	%f241, [%rd203];
	st.local.f32 	[%rd200], %f241;
	setp.lt.f32	%p39, %f241, %f3;
	selp.u16	%rs8, 1, 0, %p39;
	cvt.u16.u32	%rs9, %r476;
	or.b16  	%rs12, %rs8, %rs9;
	add.s32 	%r477, %r475, 1;

BB39_41:
	setp.lt.u32	%p40, %r15, 4;
	@%p40 bra 	BB39_44;

	mul.wide.s32 	%rd509, %r477, 4;

BB39_43:
	add.s64 	%rd204, %rd14, %rd509;
	ld.local.f32 	%f242, [%rd204];
	setp.gt.f32	%p41, %f242, 0f00000000;
	add.s64 	%rd205, %rd13, %rd509;
	ld.local.u32 	%r251, [%rd205];
	mul.lo.s32 	%r252, %r251, %r175;
	selp.b64	%rd206, %rd9, %rd10, %p41;
	mul.wide.s32 	%rd207, %r252, 4;
	add.s64 	%rd208, %rd206, %rd207;
	ld.global.f32 	%f243, [%rd208];
	add.s64 	%rd209, %rd20, %rd509;
	st.local.f32 	[%rd209], %f243;
	setp.lt.f32	%p42, %f243, %f3;
	selp.u32	%r253, 1, 0, %p42;
	cvt.u32.u16	%r254, %rs12;
	and.b32  	%r255, %r254, 255;
	or.b32  	%r256, %r253, %r255;
	setp.ne.s32	%p43, %r256, 0;
	ld.local.f32 	%f244, [%rd204+4];
	setp.gt.f32	%p44, %f244, 0f00000000;
	ld.local.u32 	%r257, [%rd205+4];
	mul.lo.s32 	%r258, %r257, %r175;
	selp.b64	%rd210, %rd9, %rd10, %p44;
	mul.wide.s32 	%rd211, %r258, 4;
	add.s64 	%rd212, %rd210, %rd211;
	ld.global.f32 	%f245, [%rd212];
	st.local.f32 	[%rd209+4], %f245;
	setp.lt.f32	%p45, %f245, %f3;
	or.pred  	%p46, %p45, %p43;
	ld.local.f32 	%f246, [%rd204+8];
	setp.gt.f32	%p47, %f246, 0f00000000;
	ld.local.u32 	%r259, [%rd205+8];
	mul.lo.s32 	%r260, %r259, %r175;
	selp.b64	%rd213, %rd9, %rd10, %p47;
	mul.wide.s32 	%rd214, %r260, 4;
	add.s64 	%rd215, %rd213, %rd214;
	ld.global.f32 	%f247, [%rd215];
	st.local.f32 	[%rd209+8], %f247;
	setp.lt.f32	%p48, %f247, %f3;
	or.pred  	%p49, %p48, %p46;
	ld.local.f32 	%f248, [%rd204+12];
	setp.gt.f32	%p50, %f248, 0f00000000;
	ld.local.u32 	%r261, [%rd205+12];
	mul.lo.s32 	%r262, %r261, %r175;
	selp.b64	%rd216, %rd9, %rd10, %p50;
	mul.wide.s32 	%rd217, %r262, 4;
	add.s64 	%rd218, %rd216, %rd217;
	ld.global.f32 	%f249, [%rd218];
	st.local.f32 	[%rd209+12], %f249;
	setp.lt.f32	%p51, %f249, %f3;
	or.pred  	%p52, %p51, %p49;
	selp.u16	%rs12, 1, 0, %p52;
	add.s64 	%rd509, %rd509, 16;
	add.s32 	%r477, %r477, 4;
	setp.lt.s32	%p53, %r477, %r15;
	@%p53 bra 	BB39_43;

BB39_44:
	setp.ne.s16	%p54, %rs12, 0;
	@%p54 bra 	BB39_248;

	ld.const.f32 	%f4, [dc_alphaR12];
	ld.const.f32 	%f5, [dc_alphaR22];
	@%p3 bra 	BB39_48;

BB39_46:
	mul.wide.s32 	%rd219, %r479, 4;
	add.s64 	%rd220, %rd17, %rd219;
	ld.local.f32 	%f252, [%rd220];
	setp.lt.f32	%p56, %f1, %f252;
	selp.f32	%f253, %f1, %f252, %p56;
	sub.f32 	%f254, %f1, %f252;
	abs.f32 	%f255, %f254;
	mul.f32 	%f256, %f255, 0f3F000000;
	setp.lt.f32	%p57, %f253, %f256;
	add.s32 	%r479, %r479, 1;
	mov.f32 	%f705, 0f00000000;
	mov.f32 	%f706, %f705;
	@%p57 bra 	BB39_49;

	setp.lt.s32	%p58, %r479, %r15;
	@%p58 bra 	BB39_46;

BB39_48:
	mov.f32 	%f705, %f4;
	mov.f32 	%f706, %f5;

BB39_49:
	@%p3 bra 	BB39_59;

	add.s32 	%r451, %r10, -1;
	shl.b32 	%r63, %r451, 2;
	and.b32  	%r64, %r15, 3;
	setp.eq.s32	%p60, %r64, 0;
	mov.u32 	%r484, 0;
	@%p60 bra 	BB39_56;

	setp.eq.s32	%p61, %r64, 1;
	mov.u32 	%r481, 0;
	@%p61 bra 	BB39_55;

	setp.eq.s32	%p62, %r64, 2;
	mov.u32 	%r480, 0;
	@%p62 bra 	BB39_54;

	add.s32 	%r459, %r10, -1;
	cvt.s64.s32	%rd505, %r459;
	cvt.u32.u64	%r269, %rd505;
	shl.b32 	%r270, %r269, 3;
	mul.wide.s32 	%rd221, %r270, 4;
	add.s64 	%rd222, %rd1, %rd221;
	ld.global.f32 	%f257, [%rd222+4];
	ld.global.f32 	%f258, [%rd222];
	mov.u32 	%r480, 1;
	st.local.v2.f32 	[%rd17], {%f258, %f257};

BB39_54:
	add.s32 	%r271, %r480, %r63;
	shl.b32 	%r272, %r271, 1;
	mul.wide.s32 	%rd225, %r272, 4;
	add.s64 	%rd226, %rd1, %rd225;
	shl.b32 	%r273, %r480, 1;
	mul.wide.u32 	%rd227, %r273, 4;
	add.s64 	%rd228, %rd17, %rd227;
	ld.global.f32 	%f259, [%rd226+4];
	ld.global.f32 	%f260, [%rd226];
	st.local.v2.f32 	[%rd228], {%f260, %f259};
	add.s32 	%r481, %r480, 1;

BB39_55:
	add.s32 	%r274, %r481, %r63;
	shl.b32 	%r275, %r274, 1;
	mul.wide.s32 	%rd229, %r275, 4;
	add.s64 	%rd230, %rd1, %rd229;
	shl.b32 	%r276, %r481, 1;
	mul.wide.s32 	%rd231, %r276, 4;
	add.s64 	%rd232, %rd17, %rd231;
	ld.global.f32 	%f261, [%rd230+4];
	ld.global.f32 	%f262, [%rd230];
	st.local.v2.f32 	[%rd232], {%f262, %f261};
	add.s32 	%r484, %r481, 1;

BB39_56:
	setp.lt.u32	%p63, %r15, 4;
	@%p63 bra 	BB39_59;

	shl.b32 	%r483, %r484, 1;
	mad.lo.s32 	%r71, %r10, 8, -8;

BB39_58:
	add.s32 	%r277, %r71, %r483;
	mul.wide.s32 	%rd233, %r277, 4;
	add.s64 	%rd234, %rd1, %rd233;
	mul.wide.s32 	%rd235, %r483, 4;
	add.s64 	%rd236, %rd17, %rd235;
	ld.global.f32 	%f263, [%rd234+4];
	ld.global.f32 	%f264, [%rd234];
	st.local.v2.f32 	[%rd236], {%f264, %f263};
	ld.global.f32 	%f265, [%rd234+12];
	ld.global.f32 	%f266, [%rd234+8];
	st.local.v2.f32 	[%rd236+8], {%f266, %f265};
	ld.global.f32 	%f267, [%rd234+20];
	ld.global.f32 	%f268, [%rd234+16];
	st.local.v2.f32 	[%rd236+16], {%f268, %f267};
	ld.global.f32 	%f269, [%rd234+28];
	ld.global.f32 	%f270, [%rd234+24];
	st.local.v2.f32 	[%rd236+24], {%f270, %f269};
	add.s32 	%r483, %r483, 8;
	add.s32 	%r484, %r484, 4;
	setp.lt.s32	%p64, %r484, %r15;
	@%p64 bra 	BB39_58;

BB39_59:
	@%p3 bra 	BB39_69;

	shl.b32 	%r76, %r175, 1;
	and.b32  	%r77, %r15, 3;
	setp.eq.s32	%p66, %r77, 0;
	mov.u32 	%r488, 0;
	@%p66 bra 	BB39_66;

	setp.eq.s32	%p67, %r77, 1;
	mov.u32 	%r486, 0;
	@%p67 bra 	BB39_65;

	setp.eq.s32	%p68, %r77, 2;
	mov.u32 	%r485, 0;
	@%p68 bra 	BB39_64;

	ld.local.u32 	%r282, [%rd13];
	mul.lo.s32 	%r283, %r76, %r282;
	mul.wide.s32 	%rd237, %r283, 4;
	add.s64 	%rd238, %rd8, %rd237;
	ld.global.f32 	%f271, [%rd238];
	st.local.f32 	[%rd18], %f271;
	ld.global.f32 	%f272, [%rd238+4];
	st.local.f32 	[%rd19], %f272;
	mov.u32 	%r485, 1;

BB39_64:
	mul.wide.u32 	%rd239, %r485, 4;
	add.s64 	%rd240, %rd13, %rd239;
	ld.local.u32 	%r284, [%rd240];
	mul.lo.s32 	%r285, %r76, %r284;
	mul.wide.s32 	%rd241, %r285, 4;
	add.s64 	%rd242, %rd8, %rd241;
	ld.global.f32 	%f273, [%rd242];
	add.s64 	%rd243, %rd18, %rd239;
	st.local.f32 	[%rd243], %f273;
	ld.global.f32 	%f274, [%rd242+4];
	add.s64 	%rd244, %rd19, %rd239;
	st.local.f32 	[%rd244], %f274;
	add.s32 	%r486, %r485, 1;

BB39_65:
	mul.wide.s32 	%rd245, %r486, 4;
	add.s64 	%rd246, %rd13, %rd245;
	ld.local.u32 	%r286, [%rd246];
	mul.lo.s32 	%r287, %r76, %r286;
	mul.wide.s32 	%rd247, %r287, 4;
	add.s64 	%rd248, %rd8, %rd247;
	ld.global.f32 	%f275, [%rd248];
	add.s64 	%rd249, %rd18, %rd245;
	st.local.f32 	[%rd249], %f275;
	ld.global.f32 	%f276, [%rd248+4];
	add.s64 	%rd250, %rd19, %rd245;
	st.local.f32 	[%rd250], %f276;
	add.s32 	%r488, %r486, 1;

BB39_66:
	setp.lt.u32	%p69, %r15, 4;
	@%p69 bra 	BB39_69;

	mul.wide.s32 	%rd510, %r488, 4;

BB39_68:
	add.s64 	%rd251, %rd13, %rd510;
	ld.local.u32 	%r288, [%rd251];
	mul.lo.s32 	%r289, %r76, %r288;
	mul.wide.s32 	%rd252, %r289, 4;
	add.s64 	%rd253, %rd8, %rd252;
	ld.global.f32 	%f277, [%rd253];
	add.s64 	%rd254, %rd18, %rd510;
	st.local.f32 	[%rd254], %f277;
	ld.global.f32 	%f278, [%rd253+4];
	add.s64 	%rd255, %rd19, %rd510;
	st.local.f32 	[%rd255], %f278;
	ld.local.u32 	%r290, [%rd251+4];
	mul.lo.s32 	%r291, %r76, %r290;
	mul.wide.s32 	%rd256, %r291, 4;
	add.s64 	%rd257, %rd8, %rd256;
	ld.global.f32 	%f279, [%rd257];
	st.local.f32 	[%rd254+4], %f279;
	ld.global.f32 	%f280, [%rd257+4];
	st.local.f32 	[%rd255+4], %f280;
	ld.local.u32 	%r292, [%rd251+8];
	mul.lo.s32 	%r293, %r76, %r292;
	mul.wide.s32 	%rd258, %r293, 4;
	add.s64 	%rd259, %rd8, %rd258;
	ld.global.f32 	%f281, [%rd259];
	st.local.f32 	[%rd254+8], %f281;
	ld.global.f32 	%f282, [%rd259+4];
	st.local.f32 	[%rd255+8], %f282;
	ld.local.u32 	%r294, [%rd251+12];
	mul.lo.s32 	%r295, %r76, %r294;
	mul.wide.s32 	%rd260, %r295, 4;
	add.s64 	%rd261, %rd8, %rd260;
	ld.global.f32 	%f283, [%rd261];
	st.local.f32 	[%rd254+12], %f283;
	ld.global.f32 	%f284, [%rd261+4];
	st.local.f32 	[%rd255+12], %f284;
	add.s64 	%rd510, %rd510, 16;
	add.s32 	%r488, %r488, 4;
	setp.lt.s32	%p70, %r488, %r15;
	@%p70 bra 	BB39_68;

BB39_69:
	mov.u64 	%rd512, 0;
	@%p3 bra 	BB39_131;

	and.b32  	%r85, %r15, 3;
	mov.f32 	%f285, 0f00000000;
	mov.u32 	%r297, 0;
	mov.u32 	%r489, %r297;
	mov.u32 	%r490, %r297;
	mov.f32 	%f707, %f285;

BB39_71:
	mul.wide.s32 	%rd263, %r489, 4;
	add.s64 	%rd47, %rd18, %rd263;
	add.s64 	%rd48, %rd19, %rd263;
	ld.local.f32 	%f713, [%rd47];
	ld.local.f32 	%f712, [%rd48];
	mov.u64 	%rd511, %rd20;
	mov.u32 	%r491, %r297;
	mov.f32 	%f710, %f285;
	mov.u32 	%r492, %r297;
	bra.uni 	BB39_72;

BB39_79:
	abs.f32 	%f311, %f712;
	abs.f32 	%f312, %f25;
	setp.lt.f32	%p83, %f311, %f312;
	@%p83 bra 	BB39_81;
	bra.uni 	BB39_80;

BB39_81:
	div.rn.f32 	%f313, %f712, %f25;
	mul.f32 	%f713, %f24, %f313;
	st.local.f32 	[%rd47], %f713;
	bra.uni 	BB39_85;

BB39_80:
	st.local.f32 	[%rd47], %f24;
	st.local.f32 	[%rd48], %f25;
	mov.f32 	%f712, %f25;
	mov.f32 	%f713, %f24;
	bra.uni 	BB39_85;

BB39_72:
	mul.wide.s32 	%rd264, %r491, 4;
	add.s64 	%rd265, %rd17, %rd264;
	ld.local.f32 	%f14, [%rd265];
	fma.rn.f32 	%f287, %f14, %f713, %f2;
	ld.local.f32 	%f15, [%rd265+4];
	fma.rn.f32 	%f16, %f15, %f712, %f287;
	ld.local.f32 	%f288, [%rd511];
	setp.lt.f32	%p72, %f288, %f2;
	selp.f32	%f17, %f2, %f288, %p72;
	selp.f32	%f18, %f288, %f2, %p72;
	sub.f32 	%f289, %f17, %f18;
	setp.gt.f32	%p73, %f289, %f710;
	selp.f32	%f710, %f289, %f710, %p73;
	setp.gt.f32	%p74, %f16, %f17;
	@%p74 bra 	BB39_75;
	bra.uni 	BB39_73;

BB39_75:
	sub.f32 	%f704, %f16, %f2;
	setp.gt.f32	%p77, %f704, 0f28800000;
	sub.f32 	%f292, %f17, %f2;
	cvt.f64.f32	%fd22, %f292;
	mul.f64 	%fd23, %fd22, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd24, %f704;
	selp.f64	%fd25, %fd24, 0d3D10000000000000, %p77;
	div.rn.f64 	%fd26, %fd23, %fd25;
	cvt.rn.f32.f64	%f711, %fd26;
	bra.uni 	BB39_76;

BB39_73:
	mov.f32 	%f711, 0f3F800000;
	setp.geu.f32	%p75, %f16, %f18;
	@%p75 bra 	BB39_76;

	sub.f32 	%f703, %f16, %f2;
	setp.lt.f32	%p76, %f703, 0fA8800000;
	sub.f32 	%f291, %f18, %f2;
	cvt.f64.f32	%fd17, %f291;
	mul.f64 	%fd18, %fd17, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd19, %f703;
	selp.f64	%fd20, %fd19, 0dBD10000000000000, %p76;
	div.rn.f64 	%fd21, %fd18, %fd20;
	cvt.rn.f32.f64	%f711, %fd21;

BB39_76:
	setp.geu.f32	%p78, %f711, 0f3F800000;
	@%p78 bra 	BB39_85;

	mul.f32 	%f293, %f15, %f15;
	fma.rn.f32 	%f294, %f14, %f14, %f293;
	sqrt.rn.f32 	%f295, %f294;
	div.rn.f32 	%f296, %f14, %f295;
	div.rn.f32 	%f297, %f15, %f295;
	mul.f32 	%f298, %f297, %f712;
	fma.rn.f32 	%f299, %f296, %f713, %f298;
	mul.f32 	%f300, %f297, %f713;
	mul.f32 	%f301, %f296, %f712;
	sub.f32 	%f302, %f301, %f300;
	mul.f32 	%f303, %f711, %f299;
	mul.f32 	%f304, %f296, %f303;
	mul.f32 	%f305, %f297, %f302;
	sub.f32 	%f24, %f304, %f305;
	mul.f32 	%f306, %f297, %f303;
	fma.rn.f32 	%f25, %f296, %f302, %f306;
	mul.f32 	%f307, %f713, %f24;
	setp.lt.f32	%p79, %f307, 0f00000000;
	mul.f32 	%f308, %f25, %f712;
	setp.lt.f32	%p80, %f308, 0f00000000;
	or.pred  	%p81, %p79, %p80;
	@%p81 bra 	BB39_83;
	bra.uni 	BB39_78;

BB39_83:
	mul.f32 	%f713, %f711, %f713;
	st.local.f32 	[%rd47], %f713;
	mul.f32 	%f712, %f711, %f712;
	bra.uni 	BB39_84;

BB39_78:
	abs.f32 	%f309, %f713;
	abs.f32 	%f310, %f24;
	setp.lt.f32	%p82, %f309, %f310;
	@%p82 bra 	BB39_82;
	bra.uni 	BB39_79;

BB39_82:
	div.rn.f32 	%f314, %f713, %f24;
	mul.f32 	%f712, %f25, %f314;

BB39_84:
	st.local.f32 	[%rd48], %f712;

BB39_85:
	add.s32 	%r491, %r491, 2;
	add.s64 	%rd511, %rd511, 4;
	add.s32 	%r492, %r492, 1;
	setp.lt.s32	%p84, %r492, %r15;
	@%p84 bra 	BB39_72;

	setp.eq.s32	%p85, %r85, 0;
	mov.u32 	%r496, 0;
	cvt.f64.f32	%fd27, %f710;
	mul.f64 	%fd1, %fd27, 0d3F847AE147AE147B;
	@%p85 bra 	BB39_106;

	setp.eq.s32	%p86, %r85, 1;
	@%p86 bra 	BB39_100;
	bra.uni 	BB39_88;

BB39_100:
	ld.local.f32 	%f715, [%rd47];
	ld.local.f32 	%f714, [%rd48];
	mov.u32 	%r494, 0;
	bra.uni 	BB39_101;

BB39_88:
	setp.eq.s32	%p87, %r85, 2;
	@%p87 bra 	BB39_93;
	bra.uni 	BB39_89;

BB39_93:
	ld.local.f32 	%f715, [%rd47];
	ld.local.f32 	%f714, [%rd48];
	mov.u32 	%r493, 0;
	bra.uni 	BB39_94;

BB39_89:
	ld.local.v2.f32 	{%f315, %f316}, [%rd17];
	ld.local.f32 	%f715, [%rd47];
	fma.rn.f32 	%f319, %f315, %f715, %f2;
	ld.local.f32 	%f714, [%rd48];
	fma.rn.f32 	%f34, %f316, %f714, %f319;
	ld.local.f32 	%f320, [%rd20];
	setp.lt.f32	%p88, %f320, %f2;
	selp.f32	%f35, %f2, %f320, %p88;
	selp.f32	%f36, %f320, %f2, %p88;
	cvt.f64.f32	%fd2, %f34;
	cvt.f64.f32	%fd28, %f35;
	add.f64 	%fd29, %fd1, %fd28;
	setp.gt.f64	%p89, %fd2, %fd29;
	@%p89 bra 	BB39_92;
	bra.uni 	BB39_90;

BB39_92:
	sub.f32 	%f324, %f34, %f2;
	setp.gt.f32	%p92, %f324, 0f28800000;
	sub.f32 	%f325, %f35, %f2;
	cvt.f64.f32	%fd37, %f325;
	mul.f64 	%fd38, %fd37, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd39, %f324;
	selp.f64	%fd40, %fd39, 0d3D10000000000000, %p92;
	div.rn.f64 	%fd41, %fd38, %fd40;
	cvt.rn.f32.f64	%f326, %fd41;
	mul.f32 	%f715, %f715, %f326;
	st.local.f32 	[%rd47], %f715;
	mul.f32 	%f714, %f326, %f714;
	st.local.f32 	[%rd48], %f714;
	mov.u32 	%r493, 1;
	bra.uni 	BB39_94;

BB39_90:
	cvt.f64.f32	%fd30, %f36;
	sub.f64 	%fd31, %fd30, %fd1;
	mov.u32 	%r493, 1;
	setp.geu.f64	%p90, %fd2, %fd31;
	@%p90 bra 	BB39_94;

	sub.f32 	%f321, %f34, %f2;
	setp.lt.f32	%p91, %f321, 0fA8800000;
	sub.f32 	%f322, %f36, %f2;
	cvt.f64.f32	%fd32, %f322;
	mul.f64 	%fd33, %fd32, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd34, %f321;
	selp.f64	%fd35, %fd34, 0dBD10000000000000, %p91;
	div.rn.f64 	%fd36, %fd33, %fd35;
	cvt.rn.f32.f64	%f323, %fd36;
	mul.f32 	%f715, %f715, %f323;
	st.local.f32 	[%rd47], %f715;
	mul.f32 	%f714, %f323, %f714;
	st.local.f32 	[%rd48], %f714;

BB39_94:
	shl.b32 	%r305, %r493, 1;
	mul.wide.u32 	%rd268, %r305, 4;
	add.s64 	%rd269, %rd17, %rd268;
	ld.local.v2.f32 	{%f327, %f328}, [%rd269];
	fma.rn.f32 	%f331, %f327, %f715, %f2;
	fma.rn.f32 	%f45, %f328, %f714, %f331;
	mul.wide.u32 	%rd270, %r493, 4;
	add.s64 	%rd271, %rd20, %rd270;
	ld.local.f32 	%f332, [%rd271];
	setp.lt.f32	%p93, %f332, %f2;
	selp.f32	%f46, %f2, %f332, %p93;
	selp.f32	%f47, %f332, %f2, %p93;
	cvt.f64.f32	%fd3, %f45;
	cvt.f64.f32	%fd42, %f46;
	add.f64 	%fd43, %fd1, %fd42;
	setp.gt.f64	%p94, %fd3, %fd43;
	@%p94 bra 	BB39_97;
	bra.uni 	BB39_95;

BB39_97:
	sub.f32 	%f336, %f45, %f2;
	setp.gt.f32	%p97, %f336, 0f28800000;
	sub.f32 	%f337, %f46, %f2;
	cvt.f64.f32	%fd51, %f337;
	mul.f64 	%fd52, %fd51, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd53, %f336;
	selp.f64	%fd54, %fd53, 0d3D10000000000000, %p97;
	div.rn.f64 	%fd55, %fd52, %fd54;
	cvt.rn.f32.f64	%f338, %fd55;
	mul.f32 	%f715, %f715, %f338;
	st.local.f32 	[%rd47], %f715;
	mul.f32 	%f714, %f338, %f714;
	bra.uni 	BB39_98;

BB39_95:
	cvt.f64.f32	%fd44, %f47;
	sub.f64 	%fd45, %fd44, %fd1;
	setp.geu.f64	%p95, %fd3, %fd45;
	@%p95 bra 	BB39_99;

	sub.f32 	%f333, %f45, %f2;
	setp.lt.f32	%p96, %f333, 0fA8800000;
	sub.f32 	%f334, %f47, %f2;
	cvt.f64.f32	%fd46, %f334;
	mul.f64 	%fd47, %fd46, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd48, %f333;
	selp.f64	%fd49, %fd48, 0dBD10000000000000, %p96;
	div.rn.f64 	%fd50, %fd47, %fd49;
	cvt.rn.f32.f64	%f335, %fd50;
	mul.f32 	%f715, %f715, %f335;
	st.local.f32 	[%rd47], %f715;
	mul.f32 	%f714, %f335, %f714;

BB39_98:
	st.local.f32 	[%rd48], %f714;

BB39_99:
	add.s32 	%r494, %r493, 1;

BB39_101:
	shl.b32 	%r307, %r494, 1;
	mul.wide.s32 	%rd272, %r307, 4;
	add.s64 	%rd273, %rd17, %rd272;
	ld.local.v2.f32 	{%f339, %f340}, [%rd273];
	fma.rn.f32 	%f343, %f339, %f715, %f2;
	fma.rn.f32 	%f58, %f340, %f714, %f343;
	mul.wide.s32 	%rd274, %r494, 4;
	add.s64 	%rd275, %rd20, %rd274;
	ld.local.f32 	%f344, [%rd275];
	setp.lt.f32	%p98, %f344, %f2;
	selp.f32	%f59, %f2, %f344, %p98;
	selp.f32	%f60, %f344, %f2, %p98;
	cvt.f64.f32	%fd4, %f58;
	cvt.f64.f32	%fd56, %f59;
	add.f64 	%fd57, %fd1, %fd56;
	setp.gt.f64	%p99, %fd4, %fd57;
	@%p99 bra 	BB39_104;
	bra.uni 	BB39_102;

BB39_104:
	sub.f32 	%f350, %f58, %f2;
	setp.gt.f32	%p102, %f350, 0f28800000;
	sub.f32 	%f351, %f59, %f2;
	cvt.f64.f32	%fd65, %f351;
	mul.f64 	%fd66, %fd65, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd67, %f350;
	selp.f64	%fd68, %fd67, 0d3D10000000000000, %p102;
	div.rn.f64 	%fd69, %fd66, %fd68;
	cvt.rn.f32.f64	%f352, %fd69;
	mul.f32 	%f353, %f715, %f352;
	st.local.f32 	[%rd47], %f353;
	mul.f32 	%f354, %f352, %f714;
	st.local.f32 	[%rd48], %f354;
	bra.uni 	BB39_105;

BB39_102:
	cvt.f64.f32	%fd58, %f60;
	sub.f64 	%fd59, %fd58, %fd1;
	setp.geu.f64	%p100, %fd4, %fd59;
	@%p100 bra 	BB39_105;

	sub.f32 	%f345, %f58, %f2;
	setp.lt.f32	%p101, %f345, 0fA8800000;
	sub.f32 	%f346, %f60, %f2;
	cvt.f64.f32	%fd60, %f346;
	mul.f64 	%fd61, %fd60, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd62, %f345;
	selp.f64	%fd63, %fd62, 0dBD10000000000000, %p101;
	div.rn.f64 	%fd64, %fd61, %fd63;
	cvt.rn.f32.f64	%f347, %fd64;
	mul.f32 	%f348, %f715, %f347;
	st.local.f32 	[%rd47], %f348;
	mul.f32 	%f349, %f347, %f714;
	st.local.f32 	[%rd48], %f349;

BB39_105:
	add.s32 	%r496, %r494, 1;

BB39_106:
	setp.lt.u32	%p103, %r15, 4;
	@%p103 bra 	BB39_129;

	ld.local.f32 	%f729, [%rd47];
	ld.local.f32 	%f728, [%rd48];

BB39_108:
	shl.b32 	%r308, %r496, 1;
	mul.wide.s32 	%rd276, %r308, 4;
	add.s64 	%rd51, %rd17, %rd276;
	ld.local.v2.f32 	{%f355, %f356}, [%rd51];
	fma.rn.f32 	%f359, %f355, %f729, %f2;
	fma.rn.f32 	%f65, %f356, %f728, %f359;
	mul.wide.s32 	%rd277, %r496, 4;
	add.s64 	%rd52, %rd20, %rd277;
	ld.local.f32 	%f360, [%rd52];
	setp.lt.f32	%p104, %f360, %f2;
	selp.f32	%f66, %f2, %f360, %p104;
	selp.f32	%f67, %f360, %f2, %p104;
	cvt.f64.f32	%fd5, %f65;
	cvt.f64.f32	%fd70, %f66;
	add.f64 	%fd71, %fd1, %fd70;
	setp.gt.f64	%p105, %fd5, %fd71;
	@%p105 bra 	BB39_111;
	bra.uni 	BB39_109;

BB39_111:
	sub.f32 	%f364, %f65, %f2;
	setp.gt.f32	%p108, %f364, 0f28800000;
	sub.f32 	%f365, %f66, %f2;
	cvt.f64.f32	%fd79, %f365;
	mul.f64 	%fd80, %fd79, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd81, %f364;
	selp.f64	%fd82, %fd81, 0d3D10000000000000, %p108;
	div.rn.f64 	%fd83, %fd80, %fd82;
	cvt.rn.f32.f64	%f366, %fd83;
	mul.f32 	%f729, %f729, %f366;
	st.local.f32 	[%rd47], %f729;
	mul.f32 	%f728, %f366, %f728;
	bra.uni 	BB39_112;

BB39_109:
	cvt.f64.f32	%fd72, %f67;
	sub.f64 	%fd73, %fd72, %fd1;
	setp.geu.f64	%p106, %fd5, %fd73;
	@%p106 bra 	BB39_113;

	sub.f32 	%f361, %f65, %f2;
	setp.lt.f32	%p107, %f361, 0fA8800000;
	sub.f32 	%f362, %f67, %f2;
	cvt.f64.f32	%fd74, %f362;
	mul.f64 	%fd75, %fd74, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd76, %f361;
	selp.f64	%fd77, %fd76, 0dBD10000000000000, %p107;
	div.rn.f64 	%fd78, %fd75, %fd77;
	cvt.rn.f32.f64	%f363, %fd78;
	mul.f32 	%f729, %f729, %f363;
	st.local.f32 	[%rd47], %f729;
	mul.f32 	%f728, %f363, %f728;

BB39_112:
	st.local.f32 	[%rd48], %f728;

BB39_113:
	ld.local.v2.f32 	{%f367, %f368}, [%rd51+8];
	fma.rn.f32 	%f371, %f367, %f729, %f2;
	fma.rn.f32 	%f74, %f368, %f728, %f371;
	ld.local.f32 	%f372, [%rd52+4];
	setp.lt.f32	%p109, %f372, %f2;
	selp.f32	%f75, %f2, %f372, %p109;
	selp.f32	%f76, %f372, %f2, %p109;
	cvt.f64.f32	%fd6, %f74;
	cvt.f64.f32	%fd84, %f75;
	add.f64 	%fd85, %fd1, %fd84;
	setp.gt.f64	%p110, %fd6, %fd85;
	@%p110 bra 	BB39_116;
	bra.uni 	BB39_114;

BB39_116:
	sub.f32 	%f376, %f74, %f2;
	setp.gt.f32	%p113, %f376, 0f28800000;
	sub.f32 	%f377, %f75, %f2;
	cvt.f64.f32	%fd93, %f377;
	mul.f64 	%fd94, %fd93, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd95, %f376;
	selp.f64	%fd96, %fd95, 0d3D10000000000000, %p113;
	div.rn.f64 	%fd97, %fd94, %fd96;
	cvt.rn.f32.f64	%f378, %fd97;
	mul.f32 	%f729, %f729, %f378;
	st.local.f32 	[%rd47], %f729;
	mul.f32 	%f728, %f378, %f728;
	bra.uni 	BB39_117;

BB39_114:
	cvt.f64.f32	%fd86, %f76;
	sub.f64 	%fd87, %fd86, %fd1;
	setp.geu.f64	%p111, %fd6, %fd87;
	@%p111 bra 	BB39_118;

	sub.f32 	%f373, %f74, %f2;
	setp.lt.f32	%p112, %f373, 0fA8800000;
	sub.f32 	%f374, %f76, %f2;
	cvt.f64.f32	%fd88, %f374;
	mul.f64 	%fd89, %fd88, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd90, %f373;
	selp.f64	%fd91, %fd90, 0dBD10000000000000, %p112;
	div.rn.f64 	%fd92, %fd89, %fd91;
	cvt.rn.f32.f64	%f375, %fd92;
	mul.f32 	%f729, %f729, %f375;
	st.local.f32 	[%rd47], %f729;
	mul.f32 	%f728, %f375, %f728;

BB39_117:
	st.local.f32 	[%rd48], %f728;

BB39_118:
	ld.local.v2.f32 	{%f379, %f380}, [%rd51+16];
	fma.rn.f32 	%f383, %f379, %f729, %f2;
	fma.rn.f32 	%f83, %f380, %f728, %f383;
	ld.local.f32 	%f384, [%rd52+8];
	setp.lt.f32	%p114, %f384, %f2;
	selp.f32	%f84, %f2, %f384, %p114;
	selp.f32	%f85, %f384, %f2, %p114;
	cvt.f64.f32	%fd7, %f83;
	cvt.f64.f32	%fd98, %f84;
	add.f64 	%fd99, %fd1, %fd98;
	setp.gt.f64	%p115, %fd7, %fd99;
	@%p115 bra 	BB39_121;
	bra.uni 	BB39_119;

BB39_121:
	sub.f32 	%f388, %f83, %f2;
	setp.gt.f32	%p118, %f388, 0f28800000;
	sub.f32 	%f389, %f84, %f2;
	cvt.f64.f32	%fd107, %f389;
	mul.f64 	%fd108, %fd107, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd109, %f388;
	selp.f64	%fd110, %fd109, 0d3D10000000000000, %p118;
	div.rn.f64 	%fd111, %fd108, %fd110;
	cvt.rn.f32.f64	%f390, %fd111;
	mul.f32 	%f729, %f729, %f390;
	st.local.f32 	[%rd47], %f729;
	mul.f32 	%f728, %f390, %f728;
	bra.uni 	BB39_122;

BB39_119:
	cvt.f64.f32	%fd100, %f85;
	sub.f64 	%fd101, %fd100, %fd1;
	setp.geu.f64	%p116, %fd7, %fd101;
	@%p116 bra 	BB39_123;

	sub.f32 	%f385, %f83, %f2;
	setp.lt.f32	%p117, %f385, 0fA8800000;
	sub.f32 	%f386, %f85, %f2;
	cvt.f64.f32	%fd102, %f386;
	mul.f64 	%fd103, %fd102, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd104, %f385;
	selp.f64	%fd105, %fd104, 0dBD10000000000000, %p117;
	div.rn.f64 	%fd106, %fd103, %fd105;
	cvt.rn.f32.f64	%f387, %fd106;
	mul.f32 	%f729, %f729, %f387;
	st.local.f32 	[%rd47], %f729;
	mul.f32 	%f728, %f387, %f728;

BB39_122:
	st.local.f32 	[%rd48], %f728;

BB39_123:
	ld.local.v2.f32 	{%f391, %f392}, [%rd51+24];
	fma.rn.f32 	%f395, %f391, %f729, %f2;
	fma.rn.f32 	%f92, %f392, %f728, %f395;
	ld.local.f32 	%f396, [%rd52+12];
	setp.lt.f32	%p119, %f396, %f2;
	selp.f32	%f93, %f2, %f396, %p119;
	selp.f32	%f94, %f396, %f2, %p119;
	cvt.f64.f32	%fd8, %f92;
	cvt.f64.f32	%fd112, %f93;
	add.f64 	%fd113, %fd1, %fd112;
	setp.gt.f64	%p120, %fd8, %fd113;
	@%p120 bra 	BB39_126;
	bra.uni 	BB39_124;

BB39_126:
	sub.f32 	%f400, %f92, %f2;
	setp.gt.f32	%p123, %f400, 0f28800000;
	sub.f32 	%f401, %f93, %f2;
	cvt.f64.f32	%fd121, %f401;
	mul.f64 	%fd122, %fd121, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd123, %f400;
	selp.f64	%fd124, %fd123, 0d3D10000000000000, %p123;
	div.rn.f64 	%fd125, %fd122, %fd124;
	cvt.rn.f32.f64	%f402, %fd125;
	mul.f32 	%f729, %f729, %f402;
	st.local.f32 	[%rd47], %f729;
	mul.f32 	%f728, %f402, %f728;
	bra.uni 	BB39_127;

BB39_124:
	cvt.f64.f32	%fd114, %f94;
	sub.f64 	%fd115, %fd114, %fd1;
	setp.geu.f64	%p121, %fd8, %fd115;
	@%p121 bra 	BB39_128;

	sub.f32 	%f397, %f92, %f2;
	setp.lt.f32	%p122, %f397, 0fA8800000;
	sub.f32 	%f398, %f94, %f2;
	cvt.f64.f32	%fd116, %f398;
	mul.f64 	%fd117, %fd116, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd118, %f397;
	selp.f64	%fd119, %fd118, 0dBD10000000000000, %p122;
	div.rn.f64 	%fd120, %fd117, %fd119;
	cvt.rn.f32.f64	%f399, %fd120;
	mul.f32 	%f729, %f729, %f399;
	st.local.f32 	[%rd47], %f729;
	mul.f32 	%f728, %f399, %f728;

BB39_127:
	st.local.f32 	[%rd48], %f728;

BB39_128:
	add.s32 	%r496, %r496, 4;
	setp.lt.s32	%p124, %r496, %r15;
	@%p124 bra 	BB39_108;

BB39_129:
	ld.local.f32 	%f403, [%rd47];
	ld.local.f32 	%f404, [%rd48];
	mul.f32 	%f405, %f404, %f404;
	fma.rn.f32 	%f406, %f403, %f403, %f405;
	setp.gt.f32	%p125, %f406, %f707;
	selp.f32	%f707, %f406, %f707, %p125;
	selp.b32	%r490, %r489, %r490, %p125;
	add.s32 	%r489, %r489, 1;
	setp.lt.s32	%p126, %r489, %r15;
	@%p126 bra 	BB39_71;

	cvt.s64.s32	%rd512, %r490;

BB39_131:
	div.s32 	%r438, %r8, %r175;
	mul.lo.s32 	%r437, %r438, %r175;
	shl.b64 	%rd278, %rd512, 2;
	add.s64 	%rd279, %rd18, %rd278;
	ld.local.f32 	%f407, [%rd279];
	mul.f32 	%f102, %f705, %f407;
	add.s64 	%rd280, %rd19, %rd278;
	ld.local.f32 	%f408, [%rd280];
	mul.f32 	%f103, %f705, %f408;
	setp.eq.s32	%p127, %r8, %r437;
	@%p127 bra 	BB39_238;
	bra.uni 	BB39_132;

BB39_238:
	st.global.f32 	[%rd24], %f102;
	st.global.f32 	[%rd24+4], %f103;
	@%p3 bra 	BB39_248;

	and.b32  	%r159, %r15, 3;
	setp.eq.s32	%p227, %r159, 0;
	mov.u32 	%r528, 0;
	@%p227 bra 	BB39_245;

	setp.eq.s32	%p228, %r159, 1;
	mov.u32 	%r524, 0;
	@%p228 bra 	BB39_244;

	setp.eq.s32	%p229, %r159, 2;
	mov.u32 	%r523, 0;
	@%p229 bra 	BB39_243;

	ld.local.v2.f32 	{%f661, %f662}, [%rd17];
	mov.u32 	%r523, 1;
	fma.rn.f32 	%f665, %f102, %f661, %f1;
	fma.rn.f32 	%f666, %f103, %f662, %f665;
	st.global.f32 	[%rd23], %f666;

BB39_243:
	shl.b32 	%r427, %r523, 1;
	mul.wide.u32 	%rd473, %r427, 4;
	add.s64 	%rd474, %rd17, %rd473;
	ld.local.v2.f32 	{%f667, %f668}, [%rd474];
	fma.rn.f32 	%f671, %f102, %f667, %f1;
	fma.rn.f32 	%f672, %f103, %f668, %f671;
	add.s32 	%r428, %r523, %r16;
	mad.lo.s32 	%r429, %r428, %r175, %r13;
	mul.wide.s32 	%rd475, %r429, 4;
	add.s64 	%rd476, %rd7, %rd475;
	st.global.f32 	[%rd476], %f672;
	add.s32 	%r524, %r523, 1;

BB39_244:
	shl.b32 	%r430, %r524, 1;
	mul.wide.s32 	%rd477, %r430, 4;
	add.s64 	%rd478, %rd17, %rd477;
	ld.local.v2.f32 	{%f673, %f674}, [%rd478];
	fma.rn.f32 	%f677, %f102, %f673, %f1;
	fma.rn.f32 	%f678, %f103, %f674, %f677;
	add.s32 	%r431, %r524, %r16;
	mad.lo.s32 	%r432, %r431, %r175, %r13;
	mul.wide.s32 	%rd479, %r432, 4;
	add.s64 	%rd480, %rd7, %rd479;
	st.global.f32 	[%rd480], %f678;
	add.s32 	%r528, %r524, 1;

BB39_245:
	setp.lt.u32	%p230, %r15, 4;
	@%p230 bra 	BB39_248;

	mov.u32 	%r450, %tid.x;
	mov.u32 	%r449, %ntid.x;
	mov.u32 	%r448, %ctaid.x;
	mov.u32 	%r447, %nctaid.x;
	div.s32 	%r446, %r8, %r175;
	mad.lo.s32 	%r434, %r447, %r177, %r448;
	shl.b32 	%r165, %r175, 2;
	shl.b32 	%r527, %r528, 1;
	mad.lo.s32 	%r435, %r449, %r434, %r450;
	mad.lo.s32 	%r436, %r446, 3, %r528;
	mad.lo.s32 	%r526, %r175, %r436, %r435;

BB39_247:
	mul.wide.s32 	%rd481, %r527, 4;
	add.s64 	%rd482, %rd17, %rd481;
	ld.local.v2.f32 	{%f679, %f680}, [%rd482];
	fma.rn.f32 	%f683, %f102, %f679, %f1;
	fma.rn.f32 	%f684, %f103, %f680, %f683;
	mul.wide.s32 	%rd483, %r526, 4;
	add.s64 	%rd484, %rd7, %rd483;
	st.global.f32 	[%rd484], %f684;
	ld.local.v2.f32 	{%f685, %f686}, [%rd482+8];
	fma.rn.f32 	%f689, %f102, %f685, %f1;
	fma.rn.f32 	%f690, %f103, %f686, %f689;
	cvt.s64.s32	%rd485, %r165;
	add.s64 	%rd486, %rd484, %rd485;
	st.global.f32 	[%rd486], %f690;
	ld.local.v2.f32 	{%f691, %f692}, [%rd482+16];
	fma.rn.f32 	%f695, %f102, %f691, %f1;
	fma.rn.f32 	%f696, %f103, %f692, %f695;
	add.s64 	%rd487, %rd486, %rd485;
	st.global.f32 	[%rd487], %f696;
	ld.local.v2.f32 	{%f697, %f698}, [%rd482+24];
	fma.rn.f32 	%f701, %f102, %f697, %f1;
	fma.rn.f32 	%f702, %f103, %f698, %f701;
	add.s64 	%rd488, %rd487, %rd485;
	st.global.f32 	[%rd488], %f702;
	add.s32 	%r527, %r527, 8;
	add.s32 	%r526, %r526, %r165;
	add.s32 	%r528, %r528, 4;
	setp.lt.s32	%p231, %r528, %r15;
	@%p231 bra 	BB39_247;
	bra.uni 	BB39_248;

BB39_132:
	div.s32 	%r439, %r8, %r175;
	setp.gt.s32	%p128, %r15, 0;
	sub.s32 	%r310, %r439, %r197;
	setp.gt.s32	%p129, %r310, 0;
	and.pred  	%p130, %p129, %p128;
	@!%p130 bra 	BB39_142;
	bra.uni 	BB39_133;

BB39_133:
	and.b32  	%r102, %r15, 3;
	setp.eq.s32	%p131, %r102, 0;
	mov.u32 	%r500, 0;
	@%p131 bra 	BB39_139;

	setp.eq.s32	%p132, %r102, 1;
	mov.u32 	%r498, 0;
	@%p132 bra 	BB39_138;

	setp.eq.s32	%p133, %r102, 2;
	mov.u32 	%r497, 0;
	@%p133 bra 	BB39_137;

	mul.wide.s32 	%rd281, %r16, 4;
	add.s64 	%rd282, %rd3, %rd281;
	ld.global.u32 	%r315, [%rd282];
	add.s32 	%r316, %r315, -1;
	st.local.u32 	[%rd13], %r316;
	add.s64 	%rd283, %rd2, %rd281;
	ld.global.f32 	%f409, [%rd283];
	st.local.f32 	[%rd14], %f409;
	mov.u32 	%r497, 1;

BB39_137:
	add.s32 	%r317, %r497, %r16;
	mul.wide.s32 	%rd284, %r317, 4;
	add.s64 	%rd285, %rd3, %rd284;
	ld.global.u32 	%r318, [%rd285];
	add.s32 	%r319, %r318, -1;
	mul.wide.u32 	%rd286, %r497, 4;
	add.s64 	%rd287, %rd13, %rd286;
	st.local.u32 	[%rd287], %r319;
	add.s64 	%rd288, %rd2, %rd284;
	ld.global.f32 	%f410, [%rd288];
	add.s64 	%rd289, %rd14, %rd286;
	st.local.f32 	[%rd289], %f410;
	add.s32 	%r498, %r497, 1;

BB39_138:
	add.s32 	%r320, %r498, %r16;
	mul.wide.s32 	%rd290, %r320, 4;
	add.s64 	%rd291, %rd3, %rd290;
	ld.global.u32 	%r321, [%rd291];
	add.s32 	%r322, %r321, -1;
	mul.wide.s32 	%rd292, %r498, 4;
	add.s64 	%rd293, %rd13, %rd292;
	st.local.u32 	[%rd293], %r322;
	add.s64 	%rd294, %rd2, %rd290;
	ld.global.f32 	%f411, [%rd294];
	add.s64 	%rd295, %rd14, %rd292;
	st.local.f32 	[%rd295], %f411;
	add.s32 	%r500, %r498, 1;

BB39_139:
	setp.lt.u32	%p134, %r15, 4;
	@%p134 bra 	BB39_142;

	div.s32 	%r445, %r8, %r175;
	mul.wide.s32 	%rd514, %r500, 4;
	mad.lo.s32 	%r323, %r445, 4, %r500;
	mul.wide.s32 	%rd513, %r323, 4;

BB39_141:
	add.s64 	%rd296, %rd3, %rd513;
	ld.global.u32 	%r324, [%rd296];
	add.s32 	%r325, %r324, -1;
	add.s64 	%rd297, %rd13, %rd514;
	st.local.u32 	[%rd297], %r325;
	add.s64 	%rd298, %rd2, %rd513;
	ld.global.f32 	%f412, [%rd298];
	add.s64 	%rd299, %rd14, %rd514;
	st.local.f32 	[%rd299], %f412;
	ld.global.u32 	%r326, [%rd296+4];
	add.s32 	%r327, %r326, -1;
	st.local.u32 	[%rd297+4], %r327;
	ld.global.f32 	%f413, [%rd298+4];
	st.local.f32 	[%rd299+4], %f413;
	ld.global.u32 	%r328, [%rd296+8];
	add.s32 	%r329, %r328, -1;
	st.local.u32 	[%rd297+8], %r329;
	ld.global.f32 	%f414, [%rd298+8];
	st.local.f32 	[%rd299+8], %f414;
	ld.global.u32 	%r330, [%rd296+12];
	add.s32 	%r331, %r330, -1;
	st.local.u32 	[%rd297+12], %r331;
	ld.global.f32 	%f415, [%rd298+12];
	st.local.f32 	[%rd299+12], %f415;
	add.s64 	%rd514, %rd514, 16;
	add.s64 	%rd513, %rd513, 16;
	add.s32 	%r500, %r500, 4;
	setp.lt.s32	%p135, %r500, %r15;
	@%p135 bra 	BB39_141;

BB39_142:
	ld.param.u64 	%rd492, [gpu_cell_reconstruct_mlg_param_8];
	mul.wide.s32 	%rd491, %r8, 4;
	cvta.to.global.u64 	%rd490, %rd492;
	add.s64 	%rd489, %rd490, %rd491;
	ld.global.f32 	%f104, [%rd489];
	setp.lt.s32	%p136, %r13, 3;
	@%p136 bra 	BB39_153;
	bra.uni 	BB39_143;

BB39_153:
	@%p3 bra 	BB39_163;

	and.b32  	%r118, %r15, 3;
	setp.eq.s32	%p151, %r118, 0;
	mov.u32 	%r508, 0;
	@%p151 bra 	BB39_160;

	setp.eq.s32	%p152, %r118, 1;
	mov.u32 	%r506, 0;
	@%p152 bra 	BB39_159;

	setp.eq.s32	%p153, %r118, 2;
	mov.u32 	%r505, 0;
	@%p153 bra 	BB39_158;

	ld.local.f32 	%f465, [%rd14];
	setp.gt.f32	%p154, %f465, 0f00000000;
	ld.local.u32 	%r368, [%rd13];
	mad.lo.s32 	%r369, %r368, %r175, %r13;
	selp.b64	%rd366, %rd5, %rd6, %p154;
	mul.wide.s32 	%rd367, %r369, 4;
	add.s64 	%rd368, %rd366, %rd367;
	ld.global.f32 	%f466, [%rd368];
	st.local.f32 	[%rd20], %f466;
	shl.b32 	%r370, %r369, 1;
	mov.u32 	%r505, 1;
	mul.wide.s32 	%rd369, %r370, 4;
	add.s64 	%rd370, %rd4, %rd369;
	ld.global.f32 	%f467, [%rd370];
	st.local.f32 	[%rd18], %f467;
	add.s32 	%r371, %r370, 1;
	mul.wide.s32 	%rd371, %r371, 4;
	add.s64 	%rd372, %rd4, %rd371;
	ld.global.f32 	%f468, [%rd372];
	st.local.f32 	[%rd19], %f468;

BB39_158:
	mul.wide.u32 	%rd373, %r505, 4;
	add.s64 	%rd374, %rd14, %rd373;
	ld.local.f32 	%f469, [%rd374];
	setp.gt.f32	%p155, %f469, 0f00000000;
	add.s64 	%rd375, %rd13, %rd373;
	ld.local.u32 	%r372, [%rd375];
	mad.lo.s32 	%r373, %r372, %r175, %r13;
	add.s64 	%rd376, %rd20, %rd373;
	selp.b64	%rd377, %rd5, %rd6, %p155;
	mul.wide.s32 	%rd378, %r373, 4;
	add.s64 	%rd379, %rd377, %rd378;
	ld.global.f32 	%f470, [%rd379];
	st.local.f32 	[%rd376], %f470;
	shl.b32 	%r374, %r373, 1;
	mul.wide.s32 	%rd380, %r374, 4;
	add.s64 	%rd381, %rd4, %rd380;
	ld.global.f32 	%f471, [%rd381];
	add.s64 	%rd382, %rd18, %rd373;
	st.local.f32 	[%rd382], %f471;
	add.s32 	%r375, %r374, 1;
	mul.wide.s32 	%rd383, %r375, 4;
	add.s64 	%rd384, %rd4, %rd383;
	ld.global.f32 	%f472, [%rd384];
	add.s64 	%rd385, %rd19, %rd373;
	st.local.f32 	[%rd385], %f472;
	add.s32 	%r506, %r505, 1;

BB39_159:
	mul.wide.s32 	%rd386, %r506, 4;
	add.s64 	%rd387, %rd14, %rd386;
	ld.local.f32 	%f473, [%rd387];
	setp.gt.f32	%p156, %f473, 0f00000000;
	add.s64 	%rd388, %rd13, %rd386;
	ld.local.u32 	%r376, [%rd388];
	mad.lo.s32 	%r377, %r376, %r175, %r13;
	add.s64 	%rd389, %rd20, %rd386;
	selp.b64	%rd390, %rd5, %rd6, %p156;
	mul.wide.s32 	%rd391, %r377, 4;
	add.s64 	%rd392, %rd390, %rd391;
	ld.global.f32 	%f474, [%rd392];
	st.local.f32 	[%rd389], %f474;
	shl.b32 	%r378, %r377, 1;
	mul.wide.s32 	%rd393, %r378, 4;
	add.s64 	%rd394, %rd4, %rd393;
	ld.global.f32 	%f475, [%rd394];
	add.s64 	%rd395, %rd18, %rd386;
	st.local.f32 	[%rd395], %f475;
	add.s32 	%r379, %r378, 1;
	mul.wide.s32 	%rd396, %r379, 4;
	add.s64 	%rd397, %rd4, %rd396;
	ld.global.f32 	%f476, [%rd397];
	add.s64 	%rd398, %rd19, %rd386;
	st.local.f32 	[%rd398], %f476;
	add.s32 	%r508, %r506, 1;

BB39_160:
	setp.lt.u32	%p157, %r15, 4;
	@%p157 bra 	BB39_163;

	mul.wide.s32 	%rd516, %r508, 4;

BB39_162:
	add.s64 	%rd399, %rd14, %rd516;
	ld.local.f32 	%f477, [%rd399];
	setp.gt.f32	%p158, %f477, 0f00000000;
	add.s64 	%rd400, %rd13, %rd516;
	ld.local.u32 	%r380, [%rd400];
	mad.lo.s32 	%r381, %r380, %r175, %r13;
	selp.b64	%rd401, %rd5, %rd6, %p158;
	mul.wide.s32 	%rd402, %r381, 4;
	add.s64 	%rd403, %rd401, %rd402;
	ld.global.f32 	%f478, [%rd403];
	add.s64 	%rd404, %rd20, %rd516;
	st.local.f32 	[%rd404], %f478;
	shl.b32 	%r382, %r381, 1;
	mul.wide.s32 	%rd405, %r382, 4;
	add.s64 	%rd406, %rd4, %rd405;
	ld.global.f32 	%f479, [%rd406];
	add.s64 	%rd407, %rd18, %rd516;
	st.local.f32 	[%rd407], %f479;
	add.s32 	%r383, %r382, 1;
	mul.wide.s32 	%rd408, %r383, 4;
	add.s64 	%rd409, %rd4, %rd408;
	ld.global.f32 	%f480, [%rd409];
	add.s64 	%rd410, %rd19, %rd516;
	st.local.f32 	[%rd410], %f480;
	ld.local.f32 	%f481, [%rd399+4];
	setp.gt.f32	%p159, %f481, 0f00000000;
	ld.local.u32 	%r384, [%rd400+4];
	mad.lo.s32 	%r385, %r384, %r175, %r13;
	selp.b64	%rd411, %rd5, %rd6, %p159;
	mul.wide.s32 	%rd412, %r385, 4;
	add.s64 	%rd413, %rd411, %rd412;
	ld.global.f32 	%f482, [%rd413];
	st.local.f32 	[%rd404+4], %f482;
	shl.b32 	%r386, %r385, 1;
	mul.wide.s32 	%rd414, %r386, 4;
	add.s64 	%rd415, %rd4, %rd414;
	ld.global.f32 	%f483, [%rd415];
	st.local.f32 	[%rd407+4], %f483;
	add.s32 	%r387, %r386, 1;
	mul.wide.s32 	%rd416, %r387, 4;
	add.s64 	%rd417, %rd4, %rd416;
	ld.global.f32 	%f484, [%rd417];
	st.local.f32 	[%rd410+4], %f484;
	ld.local.f32 	%f485, [%rd399+8];
	setp.gt.f32	%p160, %f485, 0f00000000;
	ld.local.u32 	%r388, [%rd400+8];
	mad.lo.s32 	%r389, %r388, %r175, %r13;
	selp.b64	%rd418, %rd5, %rd6, %p160;
	mul.wide.s32 	%rd419, %r389, 4;
	add.s64 	%rd420, %rd418, %rd419;
	ld.global.f32 	%f486, [%rd420];
	st.local.f32 	[%rd404+8], %f486;
	shl.b32 	%r390, %r389, 1;
	mul.wide.s32 	%rd421, %r390, 4;
	add.s64 	%rd422, %rd4, %rd421;
	ld.global.f32 	%f487, [%rd422];
	st.local.f32 	[%rd407+8], %f487;
	add.s32 	%r391, %r390, 1;
	mul.wide.s32 	%rd423, %r391, 4;
	add.s64 	%rd424, %rd4, %rd423;
	ld.global.f32 	%f488, [%rd424];
	st.local.f32 	[%rd410+8], %f488;
	ld.local.f32 	%f489, [%rd399+12];
	setp.gt.f32	%p161, %f489, 0f00000000;
	ld.local.u32 	%r392, [%rd400+12];
	mad.lo.s32 	%r393, %r392, %r175, %r13;
	selp.b64	%rd425, %rd5, %rd6, %p161;
	mul.wide.s32 	%rd426, %r393, 4;
	add.s64 	%rd427, %rd425, %rd426;
	ld.global.f32 	%f490, [%rd427];
	st.local.f32 	[%rd404+12], %f490;
	shl.b32 	%r394, %r393, 1;
	mul.wide.s32 	%rd428, %r394, 4;
	add.s64 	%rd429, %rd4, %rd428;
	ld.global.f32 	%f491, [%rd429];
	st.local.f32 	[%rd407+12], %f491;
	add.s32 	%r395, %r394, 1;
	mul.wide.s32 	%rd430, %r395, 4;
	add.s64 	%rd431, %rd4, %rd430;
	ld.global.f32 	%f492, [%rd431];
	st.local.f32 	[%rd410+12], %f492;
	add.s64 	%rd516, %rd516, 16;
	add.s32 	%r508, %r508, 4;
	setp.lt.s32	%p162, %r508, %r15;
	@%p162 bra 	BB39_162;
	bra.uni 	BB39_163;

BB39_143:
	@%p3 bra 	BB39_163;

	and.b32  	%r110, %r15, 3;
	setp.eq.s32	%p138, %r110, 0;
	mov.u32 	%r504, 0;
	@%p138 bra 	BB39_150;

	setp.eq.s32	%p139, %r110, 1;
	mov.u32 	%r502, 0;
	@%p139 bra 	BB39_149;

	setp.eq.s32	%p140, %r110, 2;
	mov.u32 	%r501, 0;
	@%p140 bra 	BB39_148;

	ld.local.f32 	%f416, [%rd14];
	setp.gt.f32	%p141, %f416, 0f00000000;
	ld.local.u32 	%r336, [%rd13];
	mad.lo.s32 	%r337, %r336, %r175, %r13;
	selp.b64	%rd300, %rd9, %rd10, %p141;
	mul.wide.s32 	%rd301, %r337, 4;
	add.s64 	%rd302, %rd300, %rd301;
	ld.global.f32 	%f417, [%rd302];
	mul.f32 	%f418, %f1, %f417;
	st.local.f32 	[%rd20], %f418;
	shl.b32 	%r338, %r337, 1;
	mov.u32 	%r501, 1;
	mul.wide.s32 	%rd303, %r338, 4;
	add.s64 	%rd304, %rd8, %rd303;
	ld.global.f32 	%f419, [%rd304];
	mul.f32 	%f420, %f1, %f419;
	st.local.f32 	[%rd18], %f420;
	add.s32 	%r339, %r338, 1;
	mul.wide.s32 	%rd305, %r339, 4;
	add.s64 	%rd306, %rd8, %rd305;
	ld.global.f32 	%f421, [%rd306];
	mul.f32 	%f422, %f1, %f421;
	st.local.f32 	[%rd19], %f422;

BB39_148:
	mul.wide.u32 	%rd307, %r501, 4;
	add.s64 	%rd308, %rd14, %rd307;
	ld.local.f32 	%f423, [%rd308];
	setp.gt.f32	%p142, %f423, 0f00000000;
	add.s64 	%rd309, %rd13, %rd307;
	ld.local.u32 	%r340, [%rd309];
	mad.lo.s32 	%r341, %r340, %r175, %r13;
	add.s64 	%rd310, %rd20, %rd307;
	selp.b64	%rd311, %rd9, %rd10, %p142;
	mul.wide.s32 	%rd312, %r341, 4;
	add.s64 	%rd313, %rd311, %rd312;
	ld.global.f32 	%f424, [%rd313];
	mul.f32 	%f425, %f1, %f424;
	st.local.f32 	[%rd310], %f425;
	shl.b32 	%r342, %r341, 1;
	mul.wide.s32 	%rd314, %r342, 4;
	add.s64 	%rd315, %rd8, %rd314;
	ld.global.f32 	%f426, [%rd315];
	mul.f32 	%f427, %f1, %f426;
	add.s64 	%rd316, %rd18, %rd307;
	st.local.f32 	[%rd316], %f427;
	add.s32 	%r343, %r342, 1;
	mul.wide.s32 	%rd317, %r343, 4;
	add.s64 	%rd318, %rd8, %rd317;
	ld.global.f32 	%f428, [%rd318];
	mul.f32 	%f429, %f1, %f428;
	add.s64 	%rd319, %rd19, %rd307;
	st.local.f32 	[%rd319], %f429;
	add.s32 	%r502, %r501, 1;

BB39_149:
	mul.wide.s32 	%rd320, %r502, 4;
	add.s64 	%rd321, %rd14, %rd320;
	ld.local.f32 	%f430, [%rd321];
	setp.gt.f32	%p143, %f430, 0f00000000;
	add.s64 	%rd322, %rd13, %rd320;
	ld.local.u32 	%r344, [%rd322];
	mad.lo.s32 	%r345, %r344, %r175, %r13;
	add.s64 	%rd323, %rd20, %rd320;
	selp.b64	%rd324, %rd9, %rd10, %p143;
	mul.wide.s32 	%rd325, %r345, 4;
	add.s64 	%rd326, %rd324, %rd325;
	ld.global.f32 	%f431, [%rd326];
	mul.f32 	%f432, %f1, %f431;
	st.local.f32 	[%rd323], %f432;
	shl.b32 	%r346, %r345, 1;
	mul.wide.s32 	%rd327, %r346, 4;
	add.s64 	%rd328, %rd8, %rd327;
	ld.global.f32 	%f433, [%rd328];
	mul.f32 	%f434, %f1, %f433;
	add.s64 	%rd329, %rd18, %rd320;
	st.local.f32 	[%rd329], %f434;
	add.s32 	%r347, %r346, 1;
	mul.wide.s32 	%rd330, %r347, 4;
	add.s64 	%rd331, %rd8, %rd330;
	ld.global.f32 	%f435, [%rd331];
	mul.f32 	%f436, %f1, %f435;
	add.s64 	%rd332, %rd19, %rd320;
	st.local.f32 	[%rd332], %f436;
	add.s32 	%r504, %r502, 1;

BB39_150:
	setp.lt.u32	%p144, %r15, 4;
	@%p144 bra 	BB39_163;

	mul.wide.s32 	%rd515, %r504, 4;

BB39_152:
	add.s64 	%rd333, %rd14, %rd515;
	ld.local.f32 	%f437, [%rd333];
	setp.gt.f32	%p145, %f437, 0f00000000;
	add.s64 	%rd334, %rd13, %rd515;
	ld.local.u32 	%r348, [%rd334];
	mad.lo.s32 	%r349, %r348, %r175, %r13;
	selp.b64	%rd335, %rd9, %rd10, %p145;
	mul.wide.s32 	%rd336, %r349, 4;
	add.s64 	%rd337, %rd335, %rd336;
	ld.global.f32 	%f438, [%rd337];
	mul.f32 	%f439, %f1, %f438;
	add.s64 	%rd338, %rd20, %rd515;
	st.local.f32 	[%rd338], %f439;
	shl.b32 	%r350, %r349, 1;
	mul.wide.s32 	%rd339, %r350, 4;
	add.s64 	%rd340, %rd8, %rd339;
	ld.global.f32 	%f440, [%rd340];
	mul.f32 	%f441, %f1, %f440;
	add.s64 	%rd341, %rd18, %rd515;
	st.local.f32 	[%rd341], %f441;
	add.s32 	%r351, %r350, 1;
	mul.wide.s32 	%rd342, %r351, 4;
	add.s64 	%rd343, %rd8, %rd342;
	ld.global.f32 	%f442, [%rd343];
	mul.f32 	%f443, %f1, %f442;
	add.s64 	%rd344, %rd19, %rd515;
	st.local.f32 	[%rd344], %f443;
	ld.local.f32 	%f444, [%rd333+4];
	setp.gt.f32	%p146, %f444, 0f00000000;
	ld.local.u32 	%r352, [%rd334+4];
	mad.lo.s32 	%r353, %r352, %r175, %r13;
	selp.b64	%rd345, %rd9, %rd10, %p146;
	mul.wide.s32 	%rd346, %r353, 4;
	add.s64 	%rd347, %rd345, %rd346;
	ld.global.f32 	%f445, [%rd347];
	mul.f32 	%f446, %f1, %f445;
	st.local.f32 	[%rd338+4], %f446;
	shl.b32 	%r354, %r353, 1;
	mul.wide.s32 	%rd348, %r354, 4;
	add.s64 	%rd349, %rd8, %rd348;
	ld.global.f32 	%f447, [%rd349];
	mul.f32 	%f448, %f1, %f447;
	st.local.f32 	[%rd341+4], %f448;
	add.s32 	%r355, %r354, 1;
	mul.wide.s32 	%rd350, %r355, 4;
	add.s64 	%rd351, %rd8, %rd350;
	ld.global.f32 	%f449, [%rd351];
	mul.f32 	%f450, %f1, %f449;
	st.local.f32 	[%rd344+4], %f450;
	ld.local.f32 	%f451, [%rd333+8];
	setp.gt.f32	%p147, %f451, 0f00000000;
	ld.local.u32 	%r356, [%rd334+8];
	mad.lo.s32 	%r357, %r356, %r175, %r13;
	selp.b64	%rd352, %rd9, %rd10, %p147;
	mul.wide.s32 	%rd353, %r357, 4;
	add.s64 	%rd354, %rd352, %rd353;
	ld.global.f32 	%f452, [%rd354];
	mul.f32 	%f453, %f1, %f452;
	st.local.f32 	[%rd338+8], %f453;
	shl.b32 	%r358, %r357, 1;
	mul.wide.s32 	%rd355, %r358, 4;
	add.s64 	%rd356, %rd8, %rd355;
	ld.global.f32 	%f454, [%rd356];
	mul.f32 	%f455, %f1, %f454;
	st.local.f32 	[%rd341+8], %f455;
	add.s32 	%r359, %r358, 1;
	mul.wide.s32 	%rd357, %r359, 4;
	add.s64 	%rd358, %rd8, %rd357;
	ld.global.f32 	%f456, [%rd358];
	mul.f32 	%f457, %f1, %f456;
	st.local.f32 	[%rd344+8], %f457;
	ld.local.f32 	%f458, [%rd333+12];
	setp.gt.f32	%p148, %f458, 0f00000000;
	ld.local.u32 	%r360, [%rd334+12];
	mad.lo.s32 	%r361, %r360, %r175, %r13;
	selp.b64	%rd359, %rd9, %rd10, %p148;
	mul.wide.s32 	%rd360, %r361, 4;
	add.s64 	%rd361, %rd359, %rd360;
	ld.global.f32 	%f459, [%rd361];
	mul.f32 	%f460, %f1, %f459;
	st.local.f32 	[%rd338+12], %f460;
	shl.b32 	%r362, %r361, 1;
	mul.wide.s32 	%rd362, %r362, 4;
	add.s64 	%rd363, %rd8, %rd362;
	ld.global.f32 	%f461, [%rd363];
	mul.f32 	%f462, %f1, %f461;
	st.local.f32 	[%rd341+12], %f462;
	add.s32 	%r363, %r362, 1;
	mul.wide.s32 	%rd364, %r363, 4;
	add.s64 	%rd365, %rd8, %rd364;
	ld.global.f32 	%f463, [%rd365];
	mul.f32 	%f464, %f1, %f463;
	st.local.f32 	[%rd344+12], %f464;
	add.s64 	%rd515, %rd515, 16;
	add.s32 	%r504, %r504, 4;
	setp.lt.s32	%p149, %r504, %r15;
	@%p149 bra 	BB39_152;

BB39_163:
	mov.u64 	%rd518, 0;
	@%p3 bra 	BB39_225;

	and.b32  	%r126, %r15, 3;
	mov.f32 	%f493, 0f00000000;
	mov.u32 	%r397, 0;
	mov.u32 	%r509, %r397;
	mov.u32 	%r510, %r397;
	mov.f32 	%f730, %f493;

BB39_165:
	mul.wide.s32 	%rd433, %r509, 4;
	add.s64 	%rd68, %rd18, %rd433;
	add.s64 	%rd69, %rd19, %rd433;
	ld.local.f32 	%f736, [%rd68];
	ld.local.f32 	%f735, [%rd69];
	mov.u64 	%rd517, %rd20;
	mov.u32 	%r511, %r397;
	mov.f32 	%f733, %f493;
	mov.u32 	%r512, %r397;
	bra.uni 	BB39_166;

BB39_173:
	abs.f32 	%f519, %f735;
	abs.f32 	%f520, %f122;
	setp.lt.f32	%p175, %f519, %f520;
	@%p175 bra 	BB39_175;
	bra.uni 	BB39_174;

BB39_175:
	div.rn.f32 	%f521, %f735, %f122;
	mul.f32 	%f736, %f121, %f521;
	st.local.f32 	[%rd68], %f736;
	bra.uni 	BB39_179;

BB39_174:
	st.local.f32 	[%rd68], %f121;
	st.local.f32 	[%rd69], %f122;
	mov.f32 	%f735, %f122;
	mov.f32 	%f736, %f121;
	bra.uni 	BB39_179;

BB39_166:
	mul.wide.s32 	%rd434, %r511, 4;
	add.s64 	%rd435, %rd17, %rd434;
	ld.local.f32 	%f111, [%rd435];
	fma.rn.f32 	%f495, %f111, %f736, %f104;
	ld.local.f32 	%f112, [%rd435+4];
	fma.rn.f32 	%f113, %f112, %f735, %f495;
	ld.local.f32 	%f496, [%rd517];
	setp.lt.f32	%p164, %f496, %f104;
	selp.f32	%f114, %f104, %f496, %p164;
	selp.f32	%f115, %f496, %f104, %p164;
	sub.f32 	%f497, %f114, %f115;
	setp.gt.f32	%p165, %f497, %f733;
	selp.f32	%f733, %f497, %f733, %p165;
	sub.f32 	%f117, %f113, %f104;
	setp.gt.f32	%p166, %f113, %f114;
	@%p166 bra 	BB39_169;
	bra.uni 	BB39_167;

BB39_169:
	setp.gt.f32	%p169, %f117, 0f28800000;
	sub.f32 	%f500, %f114, %f104;
	cvt.f64.f32	%fd131, %f500;
	mul.f64 	%fd132, %fd131, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd133, %f117;
	selp.f64	%fd134, %fd133, 0d3D10000000000000, %p169;
	div.rn.f64 	%fd135, %fd132, %fd134;
	cvt.rn.f32.f64	%f734, %fd135;
	bra.uni 	BB39_170;

BB39_167:
	mov.f32 	%f734, 0f3F800000;
	setp.geu.f32	%p167, %f113, %f115;
	@%p167 bra 	BB39_170;

	setp.lt.f32	%p168, %f117, 0fA8800000;
	sub.f32 	%f499, %f115, %f104;
	cvt.f64.f32	%fd126, %f499;
	mul.f64 	%fd127, %fd126, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd128, %f117;
	selp.f64	%fd129, %fd128, 0dBD10000000000000, %p168;
	div.rn.f64 	%fd130, %fd127, %fd129;
	cvt.rn.f32.f64	%f734, %fd130;

BB39_170:
	setp.geu.f32	%p170, %f734, 0f3F800000;
	@%p170 bra 	BB39_179;

	mul.f32 	%f501, %f112, %f112;
	fma.rn.f32 	%f502, %f111, %f111, %f501;
	sqrt.rn.f32 	%f503, %f502;
	div.rn.f32 	%f504, %f111, %f503;
	div.rn.f32 	%f505, %f112, %f503;
	mul.f32 	%f506, %f505, %f735;
	fma.rn.f32 	%f507, %f504, %f736, %f506;
	mul.f32 	%f508, %f505, %f736;
	mul.f32 	%f509, %f504, %f735;
	sub.f32 	%f510, %f509, %f508;
	mul.f32 	%f511, %f734, %f507;
	mul.f32 	%f512, %f504, %f511;
	mul.f32 	%f513, %f505, %f510;
	sub.f32 	%f121, %f512, %f513;
	mul.f32 	%f514, %f505, %f511;
	fma.rn.f32 	%f122, %f504, %f510, %f514;
	mul.f32 	%f515, %f736, %f121;
	setp.lt.f32	%p171, %f515, 0f00000000;
	mul.f32 	%f516, %f122, %f735;
	setp.lt.f32	%p172, %f516, 0f00000000;
	or.pred  	%p173, %p171, %p172;
	@%p173 bra 	BB39_177;
	bra.uni 	BB39_172;

BB39_177:
	mul.f32 	%f736, %f734, %f736;
	st.local.f32 	[%rd68], %f736;
	mul.f32 	%f735, %f734, %f735;
	bra.uni 	BB39_178;

BB39_172:
	abs.f32 	%f517, %f736;
	abs.f32 	%f518, %f121;
	setp.lt.f32	%p174, %f517, %f518;
	@%p174 bra 	BB39_176;
	bra.uni 	BB39_173;

BB39_176:
	div.rn.f32 	%f522, %f736, %f121;
	mul.f32 	%f735, %f122, %f522;

BB39_178:
	st.local.f32 	[%rd69], %f735;

BB39_179:
	add.s32 	%r511, %r511, 2;
	add.s64 	%rd517, %rd517, 4;
	add.s32 	%r512, %r512, 1;
	setp.lt.s32	%p176, %r512, %r15;
	@%p176 bra 	BB39_166;

	setp.eq.s32	%p177, %r126, 0;
	mov.u32 	%r516, 0;
	cvt.f64.f32	%fd136, %f733;
	mul.f64 	%fd9, %fd136, 0d3F847AE147AE147B;
	@%p177 bra 	BB39_200;

	setp.eq.s32	%p178, %r126, 1;
	@%p178 bra 	BB39_194;
	bra.uni 	BB39_182;

BB39_194:
	ld.local.f32 	%f738, [%rd68];
	ld.local.f32 	%f737, [%rd69];
	mov.u32 	%r514, 0;
	bra.uni 	BB39_195;

BB39_182:
	setp.eq.s32	%p179, %r126, 2;
	@%p179 bra 	BB39_187;
	bra.uni 	BB39_183;

BB39_187:
	ld.local.f32 	%f738, [%rd68];
	ld.local.f32 	%f737, [%rd69];
	mov.u32 	%r513, 0;
	bra.uni 	BB39_188;

BB39_183:
	ld.local.v2.f32 	{%f523, %f524}, [%rd17];
	ld.local.f32 	%f738, [%rd68];
	fma.rn.f32 	%f527, %f523, %f738, %f104;
	ld.local.f32 	%f737, [%rd69];
	fma.rn.f32 	%f131, %f524, %f737, %f527;
	ld.local.f32 	%f528, [%rd20];
	setp.lt.f32	%p180, %f528, %f104;
	selp.f32	%f132, %f104, %f528, %p180;
	selp.f32	%f133, %f528, %f104, %p180;
	cvt.f64.f32	%fd10, %f131;
	cvt.f64.f32	%fd137, %f132;
	add.f64 	%fd138, %fd9, %fd137;
	setp.gt.f64	%p181, %fd10, %fd138;
	@%p181 bra 	BB39_186;
	bra.uni 	BB39_184;

BB39_186:
	sub.f32 	%f532, %f131, %f104;
	setp.gt.f32	%p184, %f532, 0f28800000;
	sub.f32 	%f533, %f132, %f104;
	cvt.f64.f32	%fd146, %f533;
	mul.f64 	%fd147, %fd146, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd148, %f532;
	selp.f64	%fd149, %fd148, 0d3D10000000000000, %p184;
	div.rn.f64 	%fd150, %fd147, %fd149;
	cvt.rn.f32.f64	%f534, %fd150;
	mul.f32 	%f738, %f738, %f534;
	st.local.f32 	[%rd68], %f738;
	mul.f32 	%f737, %f534, %f737;
	st.local.f32 	[%rd69], %f737;
	mov.u32 	%r513, 1;
	bra.uni 	BB39_188;

BB39_184:
	cvt.f64.f32	%fd139, %f133;
	sub.f64 	%fd140, %fd139, %fd9;
	mov.u32 	%r513, 1;
	setp.geu.f64	%p182, %fd10, %fd140;
	@%p182 bra 	BB39_188;

	sub.f32 	%f529, %f131, %f104;
	setp.lt.f32	%p183, %f529, 0fA8800000;
	sub.f32 	%f530, %f133, %f104;
	cvt.f64.f32	%fd141, %f530;
	mul.f64 	%fd142, %fd141, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd143, %f529;
	selp.f64	%fd144, %fd143, 0dBD10000000000000, %p183;
	div.rn.f64 	%fd145, %fd142, %fd144;
	cvt.rn.f32.f64	%f531, %fd145;
	mul.f32 	%f738, %f738, %f531;
	st.local.f32 	[%rd68], %f738;
	mul.f32 	%f737, %f531, %f737;
	st.local.f32 	[%rd69], %f737;

BB39_188:
	shl.b32 	%r405, %r513, 1;
	mul.wide.u32 	%rd438, %r405, 4;
	add.s64 	%rd439, %rd17, %rd438;
	ld.local.v2.f32 	{%f535, %f536}, [%rd439];
	fma.rn.f32 	%f539, %f535, %f738, %f104;
	fma.rn.f32 	%f142, %f536, %f737, %f539;
	mul.wide.u32 	%rd440, %r513, 4;
	add.s64 	%rd441, %rd20, %rd440;
	ld.local.f32 	%f540, [%rd441];
	setp.lt.f32	%p185, %f540, %f104;
	selp.f32	%f143, %f104, %f540, %p185;
	selp.f32	%f144, %f540, %f104, %p185;
	cvt.f64.f32	%fd11, %f142;
	cvt.f64.f32	%fd151, %f143;
	add.f64 	%fd152, %fd9, %fd151;
	setp.gt.f64	%p186, %fd11, %fd152;
	@%p186 bra 	BB39_191;
	bra.uni 	BB39_189;

BB39_191:
	sub.f32 	%f544, %f142, %f104;
	setp.gt.f32	%p189, %f544, 0f28800000;
	sub.f32 	%f545, %f143, %f104;
	cvt.f64.f32	%fd160, %f545;
	mul.f64 	%fd161, %fd160, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd162, %f544;
	selp.f64	%fd163, %fd162, 0d3D10000000000000, %p189;
	div.rn.f64 	%fd164, %fd161, %fd163;
	cvt.rn.f32.f64	%f546, %fd164;
	mul.f32 	%f738, %f738, %f546;
	st.local.f32 	[%rd68], %f738;
	mul.f32 	%f737, %f546, %f737;
	bra.uni 	BB39_192;

BB39_189:
	cvt.f64.f32	%fd153, %f144;
	sub.f64 	%fd154, %fd153, %fd9;
	setp.geu.f64	%p187, %fd11, %fd154;
	@%p187 bra 	BB39_193;

	sub.f32 	%f541, %f142, %f104;
	setp.lt.f32	%p188, %f541, 0fA8800000;
	sub.f32 	%f542, %f144, %f104;
	cvt.f64.f32	%fd155, %f542;
	mul.f64 	%fd156, %fd155, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd157, %f541;
	selp.f64	%fd158, %fd157, 0dBD10000000000000, %p188;
	div.rn.f64 	%fd159, %fd156, %fd158;
	cvt.rn.f32.f64	%f543, %fd159;
	mul.f32 	%f738, %f738, %f543;
	st.local.f32 	[%rd68], %f738;
	mul.f32 	%f737, %f543, %f737;

BB39_192:
	st.local.f32 	[%rd69], %f737;

BB39_193:
	add.s32 	%r514, %r513, 1;

BB39_195:
	shl.b32 	%r407, %r514, 1;
	mul.wide.s32 	%rd442, %r407, 4;
	add.s64 	%rd443, %rd17, %rd442;
	ld.local.v2.f32 	{%f547, %f548}, [%rd443];
	fma.rn.f32 	%f551, %f547, %f738, %f104;
	fma.rn.f32 	%f155, %f548, %f737, %f551;
	mul.wide.s32 	%rd444, %r514, 4;
	add.s64 	%rd445, %rd20, %rd444;
	ld.local.f32 	%f552, [%rd445];
	setp.lt.f32	%p190, %f552, %f104;
	selp.f32	%f156, %f104, %f552, %p190;
	selp.f32	%f157, %f552, %f104, %p190;
	cvt.f64.f32	%fd12, %f155;
	cvt.f64.f32	%fd165, %f156;
	add.f64 	%fd166, %fd9, %fd165;
	setp.gt.f64	%p191, %fd12, %fd166;
	@%p191 bra 	BB39_198;
	bra.uni 	BB39_196;

BB39_198:
	sub.f32 	%f558, %f155, %f104;
	setp.gt.f32	%p194, %f558, 0f28800000;
	sub.f32 	%f559, %f156, %f104;
	cvt.f64.f32	%fd174, %f559;
	mul.f64 	%fd175, %fd174, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd176, %f558;
	selp.f64	%fd177, %fd176, 0d3D10000000000000, %p194;
	div.rn.f64 	%fd178, %fd175, %fd177;
	cvt.rn.f32.f64	%f560, %fd178;
	mul.f32 	%f561, %f738, %f560;
	st.local.f32 	[%rd68], %f561;
	mul.f32 	%f562, %f560, %f737;
	st.local.f32 	[%rd69], %f562;
	bra.uni 	BB39_199;

BB39_196:
	cvt.f64.f32	%fd167, %f157;
	sub.f64 	%fd168, %fd167, %fd9;
	setp.geu.f64	%p192, %fd12, %fd168;
	@%p192 bra 	BB39_199;

	sub.f32 	%f553, %f155, %f104;
	setp.lt.f32	%p193, %f553, 0fA8800000;
	sub.f32 	%f554, %f157, %f104;
	cvt.f64.f32	%fd169, %f554;
	mul.f64 	%fd170, %fd169, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd171, %f553;
	selp.f64	%fd172, %fd171, 0dBD10000000000000, %p193;
	div.rn.f64 	%fd173, %fd170, %fd172;
	cvt.rn.f32.f64	%f555, %fd173;
	mul.f32 	%f556, %f738, %f555;
	st.local.f32 	[%rd68], %f556;
	mul.f32 	%f557, %f555, %f737;
	st.local.f32 	[%rd69], %f557;

BB39_199:
	add.s32 	%r516, %r514, 1;

BB39_200:
	setp.lt.u32	%p195, %r15, 4;
	@%p195 bra 	BB39_223;

	ld.local.f32 	%f752, [%rd68];
	ld.local.f32 	%f751, [%rd69];

BB39_202:
	shl.b32 	%r408, %r516, 1;
	mul.wide.s32 	%rd446, %r408, 4;
	add.s64 	%rd72, %rd17, %rd446;
	ld.local.v2.f32 	{%f563, %f564}, [%rd72];
	fma.rn.f32 	%f567, %f563, %f752, %f104;
	fma.rn.f32 	%f162, %f564, %f751, %f567;
	mul.wide.s32 	%rd447, %r516, 4;
	add.s64 	%rd73, %rd20, %rd447;
	ld.local.f32 	%f568, [%rd73];
	setp.lt.f32	%p196, %f568, %f104;
	selp.f32	%f163, %f104, %f568, %p196;
	selp.f32	%f164, %f568, %f104, %p196;
	cvt.f64.f32	%fd13, %f162;
	cvt.f64.f32	%fd179, %f163;
	add.f64 	%fd180, %fd9, %fd179;
	setp.gt.f64	%p197, %fd13, %fd180;
	@%p197 bra 	BB39_205;
	bra.uni 	BB39_203;

BB39_205:
	sub.f32 	%f572, %f162, %f104;
	setp.gt.f32	%p200, %f572, 0f28800000;
	sub.f32 	%f573, %f163, %f104;
	cvt.f64.f32	%fd188, %f573;
	mul.f64 	%fd189, %fd188, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd190, %f572;
	selp.f64	%fd191, %fd190, 0d3D10000000000000, %p200;
	div.rn.f64 	%fd192, %fd189, %fd191;
	cvt.rn.f32.f64	%f574, %fd192;
	mul.f32 	%f752, %f752, %f574;
	st.local.f32 	[%rd68], %f752;
	mul.f32 	%f751, %f574, %f751;
	bra.uni 	BB39_206;

BB39_203:
	cvt.f64.f32	%fd181, %f164;
	sub.f64 	%fd182, %fd181, %fd9;
	setp.geu.f64	%p198, %fd13, %fd182;
	@%p198 bra 	BB39_207;

	sub.f32 	%f569, %f162, %f104;
	setp.lt.f32	%p199, %f569, 0fA8800000;
	sub.f32 	%f570, %f164, %f104;
	cvt.f64.f32	%fd183, %f570;
	mul.f64 	%fd184, %fd183, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd185, %f569;
	selp.f64	%fd186, %fd185, 0dBD10000000000000, %p199;
	div.rn.f64 	%fd187, %fd184, %fd186;
	cvt.rn.f32.f64	%f571, %fd187;
	mul.f32 	%f752, %f752, %f571;
	st.local.f32 	[%rd68], %f752;
	mul.f32 	%f751, %f571, %f751;

BB39_206:
	st.local.f32 	[%rd69], %f751;

BB39_207:
	ld.local.v2.f32 	{%f575, %f576}, [%rd72+8];
	fma.rn.f32 	%f579, %f575, %f752, %f104;
	fma.rn.f32 	%f171, %f576, %f751, %f579;
	ld.local.f32 	%f580, [%rd73+4];
	setp.lt.f32	%p201, %f580, %f104;
	selp.f32	%f172, %f104, %f580, %p201;
	selp.f32	%f173, %f580, %f104, %p201;
	cvt.f64.f32	%fd14, %f171;
	cvt.f64.f32	%fd193, %f172;
	add.f64 	%fd194, %fd9, %fd193;
	setp.gt.f64	%p202, %fd14, %fd194;
	@%p202 bra 	BB39_210;
	bra.uni 	BB39_208;

BB39_210:
	sub.f32 	%f584, %f171, %f104;
	setp.gt.f32	%p205, %f584, 0f28800000;
	sub.f32 	%f585, %f172, %f104;
	cvt.f64.f32	%fd202, %f585;
	mul.f64 	%fd203, %fd202, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd204, %f584;
	selp.f64	%fd205, %fd204, 0d3D10000000000000, %p205;
	div.rn.f64 	%fd206, %fd203, %fd205;
	cvt.rn.f32.f64	%f586, %fd206;
	mul.f32 	%f752, %f752, %f586;
	st.local.f32 	[%rd68], %f752;
	mul.f32 	%f751, %f586, %f751;
	bra.uni 	BB39_211;

BB39_208:
	cvt.f64.f32	%fd195, %f173;
	sub.f64 	%fd196, %fd195, %fd9;
	setp.geu.f64	%p203, %fd14, %fd196;
	@%p203 bra 	BB39_212;

	sub.f32 	%f581, %f171, %f104;
	setp.lt.f32	%p204, %f581, 0fA8800000;
	sub.f32 	%f582, %f173, %f104;
	cvt.f64.f32	%fd197, %f582;
	mul.f64 	%fd198, %fd197, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd199, %f581;
	selp.f64	%fd200, %fd199, 0dBD10000000000000, %p204;
	div.rn.f64 	%fd201, %fd198, %fd200;
	cvt.rn.f32.f64	%f583, %fd201;
	mul.f32 	%f752, %f752, %f583;
	st.local.f32 	[%rd68], %f752;
	mul.f32 	%f751, %f583, %f751;

BB39_211:
	st.local.f32 	[%rd69], %f751;

BB39_212:
	ld.local.v2.f32 	{%f587, %f588}, [%rd72+16];
	fma.rn.f32 	%f591, %f587, %f752, %f104;
	fma.rn.f32 	%f180, %f588, %f751, %f591;
	ld.local.f32 	%f592, [%rd73+8];
	setp.lt.f32	%p206, %f592, %f104;
	selp.f32	%f181, %f104, %f592, %p206;
	selp.f32	%f182, %f592, %f104, %p206;
	cvt.f64.f32	%fd15, %f180;
	cvt.f64.f32	%fd207, %f181;
	add.f64 	%fd208, %fd9, %fd207;
	setp.gt.f64	%p207, %fd15, %fd208;
	@%p207 bra 	BB39_215;
	bra.uni 	BB39_213;

BB39_215:
	sub.f32 	%f596, %f180, %f104;
	setp.gt.f32	%p210, %f596, 0f28800000;
	sub.f32 	%f597, %f181, %f104;
	cvt.f64.f32	%fd216, %f597;
	mul.f64 	%fd217, %fd216, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd218, %f596;
	selp.f64	%fd219, %fd218, 0d3D10000000000000, %p210;
	div.rn.f64 	%fd220, %fd217, %fd219;
	cvt.rn.f32.f64	%f598, %fd220;
	mul.f32 	%f752, %f752, %f598;
	st.local.f32 	[%rd68], %f752;
	mul.f32 	%f751, %f598, %f751;
	bra.uni 	BB39_216;

BB39_213:
	cvt.f64.f32	%fd209, %f182;
	sub.f64 	%fd210, %fd209, %fd9;
	setp.geu.f64	%p208, %fd15, %fd210;
	@%p208 bra 	BB39_217;

	sub.f32 	%f593, %f180, %f104;
	setp.lt.f32	%p209, %f593, 0fA8800000;
	sub.f32 	%f594, %f182, %f104;
	cvt.f64.f32	%fd211, %f594;
	mul.f64 	%fd212, %fd211, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd213, %f593;
	selp.f64	%fd214, %fd213, 0dBD10000000000000, %p209;
	div.rn.f64 	%fd215, %fd212, %fd214;
	cvt.rn.f32.f64	%f595, %fd215;
	mul.f32 	%f752, %f752, %f595;
	st.local.f32 	[%rd68], %f752;
	mul.f32 	%f751, %f595, %f751;

BB39_216:
	st.local.f32 	[%rd69], %f751;

BB39_217:
	ld.local.v2.f32 	{%f599, %f600}, [%rd72+24];
	fma.rn.f32 	%f603, %f599, %f752, %f104;
	fma.rn.f32 	%f189, %f600, %f751, %f603;
	ld.local.f32 	%f604, [%rd73+12];
	setp.lt.f32	%p211, %f604, %f104;
	selp.f32	%f190, %f104, %f604, %p211;
	selp.f32	%f191, %f604, %f104, %p211;
	cvt.f64.f32	%fd16, %f189;
	cvt.f64.f32	%fd221, %f190;
	add.f64 	%fd222, %fd9, %fd221;
	setp.gt.f64	%p212, %fd16, %fd222;
	@%p212 bra 	BB39_220;
	bra.uni 	BB39_218;

BB39_220:
	sub.f32 	%f608, %f189, %f104;
	setp.gt.f32	%p215, %f608, 0f28800000;
	sub.f32 	%f609, %f190, %f104;
	cvt.f64.f32	%fd230, %f609;
	mul.f64 	%fd231, %fd230, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd232, %f608;
	selp.f64	%fd233, %fd232, 0d3D10000000000000, %p215;
	div.rn.f64 	%fd234, %fd231, %fd233;
	cvt.rn.f32.f64	%f610, %fd234;
	mul.f32 	%f752, %f752, %f610;
	st.local.f32 	[%rd68], %f752;
	mul.f32 	%f751, %f610, %f751;
	bra.uni 	BB39_221;

BB39_218:
	cvt.f64.f32	%fd223, %f191;
	sub.f64 	%fd224, %fd223, %fd9;
	setp.geu.f64	%p213, %fd16, %fd224;
	@%p213 bra 	BB39_222;

	sub.f32 	%f605, %f189, %f104;
	setp.lt.f32	%p214, %f605, 0fA8800000;
	sub.f32 	%f606, %f191, %f104;
	cvt.f64.f32	%fd225, %f606;
	mul.f64 	%fd226, %fd225, 0d3FEFAE147AE147AE;
	cvt.f64.f32	%fd227, %f605;
	selp.f64	%fd228, %fd227, 0dBD10000000000000, %p214;
	div.rn.f64 	%fd229, %fd226, %fd228;
	cvt.rn.f32.f64	%f607, %fd229;
	mul.f32 	%f752, %f752, %f607;
	st.local.f32 	[%rd68], %f752;
	mul.f32 	%f751, %f607, %f751;

BB39_221:
	st.local.f32 	[%rd69], %f751;

BB39_222:
	add.s32 	%r516, %r516, 4;
	setp.lt.s32	%p216, %r516, %r15;
	@%p216 bra 	BB39_202;

BB39_223:
	ld.local.f32 	%f611, [%rd68];
	ld.local.f32 	%f612, [%rd69];
	mul.f32 	%f613, %f612, %f612;
	fma.rn.f32 	%f614, %f611, %f611, %f613;
	setp.gt.f32	%p217, %f614, %f730;
	selp.f32	%f730, %f614, %f730, %p217;
	selp.b32	%r510, %r509, %r510, %p217;
	add.s32 	%r509, %r509, 1;
	setp.lt.s32	%p218, %r509, %r15;
	@%p218 bra 	BB39_165;

	cvt.s64.s32	%rd518, %r510;

BB39_225:
	shl.b64 	%rd448, %rd518, 2;
	add.s64 	%rd449, %rd18, %rd448;
	ld.local.f32 	%f199, [%rd449];
	add.s64 	%rd450, %rd19, %rd448;
	ld.local.f32 	%f200, [%rd450];
	@%p136 bra 	BB39_227;
	bra.uni 	BB39_226;

BB39_227:
	mul.f32 	%f753, %f706, %f199;
	mul.f32 	%f754, %f706, %f200;
	bra.uni 	BB39_228;

BB39_226:
	mul.wide.s32 	%rd495, %r8, 4;
	ld.param.u64 	%rd494, [gpu_cell_reconstruct_mlg_param_9];
	cvta.to.global.u64 	%rd493, %rd494;
	add.s64 	%rd452, %rd493, %rd495;
	ld.const.f32 	%f615, [dc_alphaR32];
	mul.f32 	%f616, %f199, %f615;
	ld.global.f32 	%f617, [%rd452];
	fma.rn.f32 	%f753, %f102, %f617, %f616;
	mul.f32 	%f618, %f200, %f615;
	fma.rn.f32 	%f754, %f103, %f617, %f618;

BB39_228:
	st.global.f32 	[%rd24], %f753;
	st.global.f32 	[%rd24+4], %f754;
	@%p3 bra 	BB39_248;

	and.b32  	%r143, %r15, 3;
	setp.eq.s32	%p221, %r143, 0;
	mov.u32 	%r522, 0;
	@%p221 bra 	BB39_235;

	setp.eq.s32	%p222, %r143, 1;
	mov.u32 	%r518, 0;
	@%p222 bra 	BB39_234;

	setp.eq.s32	%p223, %r143, 2;
	mov.u32 	%r517, 0;
	@%p223 bra 	BB39_233;

	ld.local.v2.f32 	{%f619, %f620}, [%rd17];
	mov.u32 	%r517, 1;
	fma.rn.f32 	%f623, %f753, %f619, %f104;
	fma.rn.f32 	%f624, %f754, %f620, %f623;
	st.global.f32 	[%rd23], %f624;

BB39_233:
	shl.b32 	%r413, %r517, 1;
	mul.wide.u32 	%rd455, %r413, 4;
	add.s64 	%rd456, %rd17, %rd455;
	ld.local.v2.f32 	{%f625, %f626}, [%rd456];
	fma.rn.f32 	%f629, %f753, %f625, %f104;
	fma.rn.f32 	%f630, %f754, %f626, %f629;
	add.s32 	%r414, %r517, %r16;
	mad.lo.s32 	%r415, %r414, %r175, %r13;
	mul.wide.s32 	%rd457, %r415, 4;
	add.s64 	%rd458, %rd7, %rd457;
	st.global.f32 	[%rd458], %f630;
	add.s32 	%r518, %r517, 1;

BB39_234:
	shl.b32 	%r416, %r518, 1;
	mul.wide.s32 	%rd459, %r416, 4;
	add.s64 	%rd460, %rd17, %rd459;
	ld.local.v2.f32 	{%f631, %f632}, [%rd460];
	fma.rn.f32 	%f635, %f753, %f631, %f104;
	fma.rn.f32 	%f636, %f754, %f632, %f635;
	add.s32 	%r417, %r518, %r16;
	mad.lo.s32 	%r418, %r417, %r175, %r13;
	mul.wide.s32 	%rd461, %r418, 4;
	add.s64 	%rd462, %rd7, %rd461;
	st.global.f32 	[%rd462], %f636;
	add.s32 	%r522, %r518, 1;

BB39_235:
	setp.lt.u32	%p224, %r15, 4;
	@%p224 bra 	BB39_248;

	mov.u32 	%r444, %tid.x;
	mov.u32 	%r443, %ntid.x;
	mov.u32 	%r442, %ctaid.x;
	mov.u32 	%r441, %nctaid.x;
	div.s32 	%r440, %r8, %r175;
	mad.lo.s32 	%r420, %r441, %r177, %r442;
	shl.b32 	%r149, %r175, 2;
	shl.b32 	%r521, %r522, 1;
	mad.lo.s32 	%r421, %r443, %r420, %r444;
	mad.lo.s32 	%r422, %r440, 3, %r522;
	mad.lo.s32 	%r520, %r175, %r422, %r421;

BB39_237:
	mul.wide.s32 	%rd463, %r521, 4;
	add.s64 	%rd464, %rd17, %rd463;
	ld.local.v2.f32 	{%f637, %f638}, [%rd464];
	fma.rn.f32 	%f641, %f753, %f637, %f104;
	fma.rn.f32 	%f642, %f754, %f638, %f641;
	mul.wide.s32 	%rd465, %r520, 4;
	add.s64 	%rd466, %rd7, %rd465;
	st.global.f32 	[%rd466], %f642;
	ld.local.v2.f32 	{%f643, %f644}, [%rd464+8];
	fma.rn.f32 	%f647, %f753, %f643, %f104;
	fma.rn.f32 	%f648, %f754, %f644, %f647;
	cvt.s64.s32	%rd467, %r149;
	add.s64 	%rd468, %rd466, %rd467;
	st.global.f32 	[%rd468], %f648;
	ld.local.v2.f32 	{%f649, %f650}, [%rd464+16];
	fma.rn.f32 	%f653, %f753, %f649, %f104;
	fma.rn.f32 	%f654, %f754, %f650, %f653;
	add.s64 	%rd469, %rd468, %rd467;
	st.global.f32 	[%rd469], %f654;
	ld.local.v2.f32 	{%f655, %f656}, [%rd464+24];
	fma.rn.f32 	%f659, %f753, %f655, %f104;
	fma.rn.f32 	%f660, %f754, %f656, %f659;
	add.s64 	%rd470, %rd469, %rd467;
	st.global.f32 	[%rd470], %f660;
	add.s32 	%r521, %r521, 8;
	add.s32 	%r520, %r520, %r149;
	add.s32 	%r522, %r522, 4;
	setp.lt.s32	%p225, %r522, %r15;
	@%p225 bra 	BB39_237;

BB39_248:
	ret;
}

	// .globl	gpu_cell_reconstruct_vertical_first_order
.visible .entry gpu_cell_reconstruct_vertical_first_order(
	.param .u64 gpu_cell_reconstruct_vertical_first_order_param_0,
	.param .u64 gpu_cell_reconstruct_vertical_first_order_param_1,
	.param .u32 gpu_cell_reconstruct_vertical_first_order_param_2,
	.param .u32 gpu_cell_reconstruct_vertical_first_order_param_3
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd1, [gpu_cell_reconstruct_vertical_first_order_param_0];
	ld.param.u64 	%rd2, [gpu_cell_reconstruct_vertical_first_order_param_1];
	ld.param.u32 	%r4, [gpu_cell_reconstruct_vertical_first_order_param_2];
	ld.param.u32 	%r5, [gpu_cell_reconstruct_vertical_first_order_param_3];
	mov.u32 	%r6, %ntid.y;
	mov.u32 	%r7, %ctaid.y;
	mov.u32 	%r8, %tid.y;
	mad.lo.s32 	%r9, %r6, %r7, %r8;
	mov.u32 	%r10, %nctaid.x;
	mov.u32 	%r11, %ctaid.x;
	mad.lo.s32 	%r12, %r9, %r10, %r11;
	mov.u32 	%r13, %ntid.x;
	mov.u32 	%r14, %tid.x;
	mad.lo.s32 	%r1, %r12, %r13, %r14;
	mul.lo.s32 	%r15, %r5, %r4;
	setp.ge.s32	%p1, %r1, %r15;
	@%p1 bra 	BB40_3;

	div.s32 	%r2, %r1, %r4;
	mul.lo.s32 	%r16, %r2, %r4;
	sub.s32 	%r3, %r1, %r16;
	setp.lt.s32	%p2, %r3, 1;
	@%p2 bra 	BB40_3;

	cvta.to.global.u64 	%rd3, %rd1;
	cvta.to.global.u64 	%rd4, %rd2;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.f32 	%f1, [%rd6];
	shl.b32 	%r17, %r2, 1;
	add.s32 	%r18, %r4, -1;
	mad.lo.s32 	%r19, %r17, %r18, %r3;
	add.s32 	%r20, %r19, -1;
	mul.wide.s32 	%rd7, %r20, 4;
	add.s64 	%rd8, %rd3, %rd7;
	st.global.f32 	[%rd8], %f1;
	add.s32 	%r21, %r20, %r18;
	mul.wide.s32 	%rd9, %r21, 4;
	add.s64 	%rd10, %rd3, %rd9;
	st.global.f32 	[%rd10], %f1;

BB40_3:
	ret;
}

	// .globl	gpu_cell_reconstruct_vertical_tvd
.visible .entry gpu_cell_reconstruct_vertical_tvd(
	.param .u64 gpu_cell_reconstruct_vertical_tvd_param_0,
	.param .u64 gpu_cell_reconstruct_vertical_tvd_param_1,
	.param .u64 gpu_cell_reconstruct_vertical_tvd_param_2,
	.param .u64 gpu_cell_reconstruct_vertical_tvd_param_3,
	.param .u64 gpu_cell_reconstruct_vertical_tvd_param_4,
	.param .u64 gpu_cell_reconstruct_vertical_tvd_param_5,
	.param .u32 gpu_cell_reconstruct_vertical_tvd_param_6,
	.param .u32 gpu_cell_reconstruct_vertical_tvd_param_7
)
{
	.reg .pred 	%p<30>;
	.reg .f32 	%f<66>;
	.reg .b32 	%r<52>;
	.reg .f64 	%fd<34>;
	.reg .b64 	%rd<32>;


	ld.param.u64 	%rd5, [gpu_cell_reconstruct_vertical_tvd_param_0];
	ld.param.u64 	%rd6, [gpu_cell_reconstruct_vertical_tvd_param_1];
	ld.param.u64 	%rd7, [gpu_cell_reconstruct_vertical_tvd_param_2];
	ld.param.u64 	%rd8, [gpu_cell_reconstruct_vertical_tvd_param_3];
	ld.param.u64 	%rd9, [gpu_cell_reconstruct_vertical_tvd_param_4];
	ld.param.u64 	%rd10, [gpu_cell_reconstruct_vertical_tvd_param_5];
	ld.param.u32 	%r8, [gpu_cell_reconstruct_vertical_tvd_param_6];
	ld.param.u32 	%r9, [gpu_cell_reconstruct_vertical_tvd_param_7];
	mov.u32 	%r10, %ntid.y;
	mov.u32 	%r11, %ctaid.y;
	mov.u32 	%r12, %tid.y;
	mad.lo.s32 	%r13, %r10, %r11, %r12;
	mov.u32 	%r14, %nctaid.x;
	mov.u32 	%r15, %ctaid.x;
	mad.lo.s32 	%r16, %r13, %r14, %r15;
	mov.u32 	%r17, %ntid.x;
	mov.u32 	%r18, %tid.x;
	mad.lo.s32 	%r1, %r16, %r17, %r18;
	mul.lo.s32 	%r19, %r9, %r8;
	setp.ge.s32	%p1, %r1, %r19;
	@%p1 bra 	BB41_29;

	div.s32 	%r2, %r1, %r8;
	mul.lo.s32 	%r20, %r2, %r8;
	sub.s32 	%r3, %r1, %r20;
	setp.lt.s32	%p2, %r3, 1;
	@%p2 bra 	BB41_29;

	cvta.to.global.u64 	%rd11, %rd5;
	cvta.to.global.u64 	%rd12, %rd10;
	cvta.to.global.u64 	%rd13, %rd6;
	cvta.to.global.u64 	%rd14, %rd8;
	cvta.to.global.u64 	%rd15, %rd7;
	mul.wide.s32 	%rd16, %r2, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.u32 	%r21, [%rd17];
	add.s32 	%r22, %r21, -1;
	mul.wide.s32 	%rd18, %r22, 4;
	add.s64 	%rd19, %rd14, %rd18;
	add.s32 	%r23, %r2, 1;
	ld.global.u32 	%r24, [%rd19];
	sub.s32 	%r4, %r23, %r24;
	add.s64 	%rd20, %rd13, %rd18;
	ld.global.u32 	%r5, [%rd20];
	setp.gt.s32	%p3, %r5, 1;
	mul.wide.s32 	%rd21, %r1, 4;
	add.s64 	%rd1, %rd12, %rd21;
	shl.b32 	%r25, %r2, 1;
	add.s32 	%r26, %r8, -1;
	mad.lo.s32 	%r27, %r25, %r26, %r3;
	add.s32 	%r28, %r27, -1;
	mul.wide.s32 	%rd22, %r28, 4;
	add.s64 	%rd2, %rd11, %rd22;
	add.s32 	%r29, %r28, %r26;
	mul.wide.s32 	%rd23, %r29, 4;
	add.s64 	%rd3, %rd11, %rd23;
	@%p3 bra 	BB41_4;
	bra.uni 	BB41_3;

BB41_4:
	cvta.to.global.u64 	%rd24, %rd9;
	add.s64 	%rd4, %rd24, %rd16;
	ld.global.f32 	%f1, [%rd4];
	setp.gt.s32	%p4, %r4, 0;
	@%p4 bra 	BB41_6;
	bra.uni 	BB41_5;

BB41_6:
	ld.global.f32 	%f30, [%rd4+-4];
	add.f32 	%f31, %f1, %f30;
	cvt.f64.f32	%fd14, %f31;
	mul.f64 	%fd31, %fd14, 0d3FE0000000000000;
	bra.uni 	BB41_7;

BB41_3:
	ld.global.f32 	%f29, [%rd1];
	st.global.f32 	[%rd2], %f29;
	st.global.f32 	[%rd3], %f29;
	bra.uni 	BB41_29;

BB41_5:
	cvt.f64.f32	%fd31, %f1;

BB41_7:
	add.s32 	%r6, %r5, -1;
	setp.lt.s32	%p5, %r4, %r6;
	@%p5 bra 	BB41_9;
	bra.uni 	BB41_8;

BB41_9:
	ld.global.f32 	%f32, [%rd4+4];
	add.f32 	%f33, %f1, %f32;
	cvt.f64.f32	%fd15, %f33;
	mul.f64 	%fd32, %fd15, 0d3FE0000000000000;
	bra.uni 	BB41_10;

BB41_8:
	cvt.f64.f32	%fd32, %f1;

BB41_10:
	ld.global.f32 	%f2, [%rd1];
	setp.lt.s32	%p6, %r4, 1;
	mov.f32 	%f59, %f2;
	@%p6 bra 	BB41_12;

	sub.s32 	%r40, %r1, %r8;
	mul.wide.s32 	%rd27, %r40, 4;
	add.s64 	%rd28, %rd12, %rd27;
	ld.global.f32 	%f59, [%rd28];

BB41_12:
	setp.ge.s32	%p7, %r4, %r6;
	mov.f32 	%f60, %f2;
	@%p7 bra 	BB41_14;

	add.s32 	%r51, %r1, %r8;
	mul.wide.s32 	%rd30, %r51, 4;
	add.s64 	%rd31, %rd12, %rd30;
	ld.global.f32 	%f60, [%rd31];

BB41_14:
	cvt.rn.f32.f64	%f35, %fd31;
	ld.const.f32 	%f36, [dc_dZmin];
	cvt.rn.f32.f64	%f37, %fd32;
	sub.f32 	%f38, %f59, %f2;
	setp.gt.f32	%p8, %f35, %f36;
	selp.f32	%f39, %f35, %f36, %p8;
	div.rn.f32 	%f7, %f38, %f39;
	sub.f32 	%f40, %f2, %f60;
	setp.gt.f32	%p9, %f37, %f36;
	selp.f32	%f41, %f37, %f36, %p9;
	div.rn.f32 	%f8, %f40, %f41;
	ld.const.u32 	%r7, [dc_limiter3];
	mul.f32 	%f42, %f7, %f8;
	setp.gt.f32	%p10, %f1, %f36;
	selp.f32	%f9, %f1, %f36, %p10;
	mov.f32 	%f62, 0f00000000;
	setp.leu.f32	%p11, %f42, 0f00000000;
	@%p11 bra 	BB41_21;

	abs.f32 	%f10, %f7;
	abs.f32 	%f11, %f8;
	setp.eq.s32	%p12, %r7, 1;
	@%p12 bra 	BB41_19;
	bra.uni 	BB41_16;

BB41_19:
	setp.lt.f32	%p19, %f10, %f11;
	selp.f32	%f61, %f10, %f11, %p19;
	bra.uni 	BB41_20;

BB41_16:
	setp.eq.s32	%p13, %r7, 2;
	cvt.f64.f32	%fd7, %f10;
	add.f64 	%fd8, %fd7, %fd7;
	cvt.f64.f32	%fd9, %f11;
	add.f64 	%fd10, %fd9, %fd9;
	@%p13 bra 	BB41_18;
	bra.uni 	BB41_17;

BB41_18:
	add.f32 	%f45, %f10, %f11;
	mul.f32 	%f46, %f45, 0f3F000000;
	cvt.f64.f32	%fd18, %f46;
	setp.lt.f64	%p17, %fd8, %fd18;
	selp.f64	%fd19, %fd8, %fd18, %p17;
	cvt.rn.f32.f64	%f47, %fd19;
	cvt.f64.f32	%fd20, %f47;
	setp.lt.f64	%p18, %fd10, %fd20;
	selp.f64	%fd21, %fd10, %fd20, %p18;
	cvt.rn.f32.f64	%f61, %fd21;
	bra.uni 	BB41_20;

BB41_17:
	setp.lt.f64	%p14, %fd8, %fd9;
	selp.f64	%fd16, %fd8, %fd9, %p14;
	cvt.rn.f32.f64	%f43, %fd16;
	setp.lt.f64	%p15, %fd10, %fd7;
	selp.f64	%fd17, %fd10, %fd7, %p15;
	cvt.rn.f32.f64	%f44, %fd17;
	setp.gt.f32	%p16, %f43, %f44;
	selp.f32	%f61, %f43, %f44, %p16;

BB41_20:
	neg.f32 	%f48, %f61;
	setp.gt.f32	%p20, %f7, 0f00000000;
	selp.f32	%f62, %f61, %f48, %p20;

BB41_21:
	cvt.f64.f32	%fd22, %f9;
	mul.f64 	%fd11, %fd22, 0d3FE0000000000000;
	setp.lt.s32	%p21, %r3, 3;
	@%p21 bra 	BB41_25;
	bra.uni 	BB41_22;

BB41_25:
	ld.const.f32 	%f55, [dc_alphaR23];
	mul.f32 	%f63, %f62, %f55;
	bra.uni 	BB41_26;

BB41_22:
	ld.const.f32 	%f49, [dc_alphaR33];
	mul.f32 	%f18, %f62, %f49;
	abs.f32 	%f50, %f18;
	cvt.f64.f32	%fd24, %f50;
	mul.f64 	%fd25, %fd11, %fd24;
	cvt.rn.f32.f64	%f51, %fd25;
	setp.gt.f32	%p22, %f51, 0f34000000;
	selp.f32	%f52, %f51, 0f34000000, %p22;
	div.rn.f32 	%f19, %f2, %f52;
	mov.f64 	%fd33, 0d3FF0000000000000;
	setp.geu.f32	%p23, %f19, 0f3F800000;
	@%p23 bra 	BB41_24;

	cvt.f64.f32	%fd33, %f19;

BB41_24:
	cvt.rn.f32.f64	%f53, %fd33;
	setp.gt.f64	%p24, %fd33, 0d0000000000000000;
	selp.f32	%f54, %f53, 0f00000000, %p24;
	mul.f32 	%f63, %f18, %f54;

BB41_26:
	cvt.f64.f32	%fd26, %f63;
	mul.f64 	%fd27, %fd11, %fd26;
	cvt.f64.f32	%fd28, %f2;
	add.f64 	%fd29, %fd28, %fd27;
	cvt.rn.f32.f64	%f64, %fd29;
	sub.f64 	%fd30, %fd28, %fd27;
	cvt.rn.f32.f64	%f65, %fd30;
	setp.gt.f32	%p25, %f2, 0f00000000;
	setp.gt.s32	%p26, %r3, 2;
	and.pred  	%p27, %p26, %p25;
	@!%p27 bra 	BB41_28;
	bra.uni 	BB41_27;

BB41_27:
	setp.lt.f32	%p28, %f64, 0f00000000;
	selp.f32	%f56, 0f00000000, %f64, %p28;
	add.f32 	%f57, %f2, %f2;
	selp.f32	%f58, %f57, %f65, %p28;
	setp.lt.f32	%p29, %f58, 0f00000000;
	selp.f32	%f64, %f57, %f56, %p29;
	selp.f32	%f65, 0f00000000, %f58, %p29;

BB41_28:
	st.global.f32 	[%rd2], %f64;
	st.global.f32 	[%rd3], %f65;

BB41_29:
	ret;
}

	// .globl	gpu_cell_reset_external_mode_2d
.visible .entry gpu_cell_reset_external_mode_2d(
	.param .u64 gpu_cell_reset_external_mode_2d_param_0,
	.param .u64 gpu_cell_reset_external_mode_2d_param_1,
	.param .u64 gpu_cell_reset_external_mode_2d_param_2,
	.param .u64 gpu_cell_reset_external_mode_2d_param_3,
	.param .u64 gpu_cell_reset_external_mode_2d_param_4,
	.param .u64 gpu_cell_reset_external_mode_2d_param_5,
	.param .u64 gpu_cell_reset_external_mode_2d_param_6,
	.param .u64 gpu_cell_reset_external_mode_2d_param_7,
	.param .u64 gpu_cell_reset_external_mode_2d_param_8,
	.param .u64 gpu_cell_reset_external_mode_2d_param_9,
	.param .u64 gpu_cell_reset_external_mode_2d_param_10,
	.param .u64 gpu_cell_reset_external_mode_2d_param_11,
	.param .u32 gpu_cell_reset_external_mode_2d_param_12,
	.param .u32 gpu_cell_reset_external_mode_2d_param_13,
	.param .u32 gpu_cell_reset_external_mode_2d_param_14
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<21>;
	.reg .b64 	%rd<42>;


	ld.param.u64 	%rd1, [gpu_cell_reset_external_mode_2d_param_0];
	ld.param.u64 	%rd2, [gpu_cell_reset_external_mode_2d_param_1];
	ld.param.u64 	%rd3, [gpu_cell_reset_external_mode_2d_param_2];
	ld.param.u64 	%rd4, [gpu_cell_reset_external_mode_2d_param_3];
	ld.param.u64 	%rd5, [gpu_cell_reset_external_mode_2d_param_4];
	ld.param.u64 	%rd6, [gpu_cell_reset_external_mode_2d_param_5];
	ld.param.u64 	%rd7, [gpu_cell_reset_external_mode_2d_param_6];
	ld.param.u64 	%rd8, [gpu_cell_reset_external_mode_2d_param_7];
	ld.param.u64 	%rd9, [gpu_cell_reset_external_mode_2d_param_8];
	ld.param.u64 	%rd10, [gpu_cell_reset_external_mode_2d_param_9];
	ld.param.u64 	%rd11, [gpu_cell_reset_external_mode_2d_param_10];
	ld.param.u64 	%rd12, [gpu_cell_reset_external_mode_2d_param_11];
	ld.param.u32 	%r3, [gpu_cell_reset_external_mode_2d_param_12];
	ld.param.u32 	%r4, [gpu_cell_reset_external_mode_2d_param_13];
	ld.param.u32 	%r5, [gpu_cell_reset_external_mode_2d_param_14];
	mov.u32 	%r6, %ntid.y;
	mov.u32 	%r7, %ctaid.y;
	mov.u32 	%r8, %tid.y;
	mad.lo.s32 	%r9, %r6, %r7, %r8;
	mov.u32 	%r10, %nctaid.x;
	mov.u32 	%r11, %ctaid.x;
	mad.lo.s32 	%r12, %r9, %r10, %r11;
	mov.u32 	%r13, %ntid.x;
	mov.u32 	%r14, %tid.x;
	mad.lo.s32 	%r1, %r12, %r13, %r14;
	setp.ge.s32	%p1, %r1, %r5;
	@%p1 bra 	BB42_3;

	cvta.to.global.u64 	%rd13, %rd3;
	cvta.to.global.u64 	%rd14, %rd11;
	mul.wide.s32 	%rd15, %r1, 4;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.u32 	%r15, [%rd16];
	add.s32 	%r2, %r15, -1;
	cvta.to.global.u64 	%rd17, %rd12;
	mul.wide.s32 	%rd18, %r2, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.global.u32 	%r16, [%rd19];
	add.s32 	%r17, %r16, -1;
	mul.lo.s32 	%r18, %r1, %r4;
	cvta.to.global.u64 	%rd20, %rd6;
	mul.wide.s32 	%rd21, %r18, 4;
	add.s64 	%rd22, %rd20, %rd21;
	ld.global.f32 	%f1, [%rd22];
	mul.lo.s32 	%r19, %r1, %r3;
	cvta.to.global.u64 	%rd23, %rd1;
	mul.wide.s32 	%rd24, %r19, 4;
	add.s64 	%rd25, %rd23, %rd24;
	st.global.f32 	[%rd25], %f1;
	ld.global.f32 	%f2, [%rd22+4];
	st.global.f32 	[%rd25+4], %f2;
	ld.global.f32 	%f3, [%rd22+8];
	st.global.f32 	[%rd25+8], %f3;
	cvta.to.global.u64 	%rd26, %rd7;
	add.s64 	%rd27, %rd26, %rd15;
	ld.global.f32 	%f4, [%rd27];
	cvta.to.global.u64 	%rd28, %rd2;
	add.s64 	%rd29, %rd28, %rd15;
	st.global.f32 	[%rd29], %f4;
	cvta.to.global.u64 	%rd30, %rd8;
	add.s64 	%rd31, %rd30, %rd21;
	ld.global.f32 	%f5, [%rd31];
	add.s64 	%rd32, %rd13, %rd24;
	st.global.f32 	[%rd32], %f5;
	ld.global.f32 	%f6, [%rd31+4];
	st.global.f32 	[%rd32+4], %f6;
	ld.global.f32 	%f7, [%rd31+8];
	st.global.f32 	[%rd32+8], %f7;
	setp.ne.s32	%p2, %r1, %r17;
	@%p2 bra 	BB42_3;

	cvta.to.global.u64 	%rd33, %rd5;
	cvta.to.global.u64 	%rd34, %rd10;
	cvta.to.global.u64 	%rd35, %rd4;
	cvta.to.global.u64 	%rd36, %rd9;
	add.s64 	%rd38, %rd36, %rd18;
	ld.global.f32 	%f8, [%rd38];
	add.s64 	%rd39, %rd35, %rd18;
	st.global.f32 	[%rd39], %f8;
	add.s64 	%rd40, %rd34, %rd18;
	ld.global.u32 	%r20, [%rd40];
	add.s64 	%rd41, %rd33, %rd18;
	st.global.u32 	[%rd41], %r20;

BB42_3:
	ret;
}

	// .globl	gpu_cell_reset_external_mode_3d_A
.visible .entry gpu_cell_reset_external_mode_3d_A(
	.param .u64 gpu_cell_reset_external_mode_3d_A_param_0,
	.param .u64 gpu_cell_reset_external_mode_3d_A_param_1,
	.param .u64 gpu_cell_reset_external_mode_3d_A_param_2,
	.param .u64 gpu_cell_reset_external_mode_3d_A_param_3,
	.param .u64 gpu_cell_reset_external_mode_3d_A_param_4,
	.param .u64 gpu_cell_reset_external_mode_3d_A_param_5,
	.param .u64 gpu_cell_reset_external_mode_3d_A_param_6,
	.param .u64 gpu_cell_reset_external_mode_3d_A_param_7,
	.param .u64 gpu_cell_reset_external_mode_3d_A_param_8,
	.param .u64 gpu_cell_reset_external_mode_3d_A_param_9,
	.param .u32 gpu_cell_reset_external_mode_3d_A_param_10,
	.param .u32 gpu_cell_reset_external_mode_3d_A_param_11,
	.param .u32 gpu_cell_reset_external_mode_3d_A_param_12
)
{
	.reg .pred 	%p<10>;
	.reg .f32 	%f<174>;
	.reg .b32 	%r<55>;
	.reg .b64 	%rd<66>;


	ld.param.u64 	%rd10, [gpu_cell_reset_external_mode_3d_A_param_0];
	ld.param.u64 	%rd11, [gpu_cell_reset_external_mode_3d_A_param_1];
	ld.param.u64 	%rd12, [gpu_cell_reset_external_mode_3d_A_param_2];
	ld.param.u64 	%rd13, [gpu_cell_reset_external_mode_3d_A_param_3];
	ld.param.u64 	%rd14, [gpu_cell_reset_external_mode_3d_A_param_4];
	ld.param.u64 	%rd15, [gpu_cell_reset_external_mode_3d_A_param_5];
	ld.param.u64 	%rd16, [gpu_cell_reset_external_mode_3d_A_param_6];
	ld.param.u64 	%rd17, [gpu_cell_reset_external_mode_3d_A_param_7];
	ld.param.u64 	%rd18, [gpu_cell_reset_external_mode_3d_A_param_8];
	ld.param.u64 	%rd19, [gpu_cell_reset_external_mode_3d_A_param_9];
	ld.param.u32 	%r23, [gpu_cell_reset_external_mode_3d_A_param_10];
	ld.param.u32 	%r24, [gpu_cell_reset_external_mode_3d_A_param_11];
	ld.param.u32 	%r25, [gpu_cell_reset_external_mode_3d_A_param_12];
	cvta.to.global.u64 	%rd1, %rd19;
	cvta.to.global.u64 	%rd2, %rd17;
	cvta.to.global.u64 	%rd3, %rd18;
	mov.u32 	%r26, %ntid.y;
	mov.u32 	%r27, %ctaid.y;
	mov.u32 	%r28, %tid.y;
	mad.lo.s32 	%r29, %r26, %r27, %r28;
	mov.u32 	%r30, %nctaid.x;
	mov.u32 	%r31, %ctaid.x;
	mad.lo.s32 	%r32, %r29, %r30, %r31;
	mov.u32 	%r33, %ntid.x;
	mov.u32 	%r34, %tid.x;
	mad.lo.s32 	%r1, %r32, %r33, %r34;
	setp.ge.s32	%p1, %r1, %r25;
	@%p1 bra 	BB43_17;

	cvta.to.global.u64 	%rd20, %rd13;
	cvta.to.global.u64 	%rd21, %rd12;
	cvta.to.global.u64 	%rd22, %rd16;
	mul.wide.s32 	%rd23, %r1, 4;
	add.s64 	%rd24, %rd22, %rd23;
	ld.global.u32 	%r35, [%rd24];
	cvta.to.global.u64 	%rd25, %rd15;
	add.s64 	%rd26, %rd25, %rd23;
	ld.global.u32 	%r2, [%rd26];
	add.s32 	%r3, %r2, -1;
	mul.lo.s32 	%r4, %r3, %r24;
	mul.wide.s32 	%rd27, %r4, 4;
	add.s64 	%rd4, %rd3, %rd27;
	ld.global.f32 	%f55, [%rd4];
	cvta.to.global.u64 	%rd28, %rd10;
	add.s64 	%rd29, %rd28, %rd23;
	st.global.u32 	[%rd29], %r35;
	mul.lo.s32 	%r36, %r1, %r23;
	mul.wide.s32 	%rd30, %r36, 4;
	add.s64 	%rd5, %rd21, %rd30;
	st.global.f32 	[%rd5], %f55;
	cvta.to.global.u64 	%rd31, %rd11;
	add.s64 	%rd32, %rd31, %rd23;
	st.global.f32 	[%rd32], %f55;
	setp.eq.s32	%p2, %r35, 0;
	add.s64 	%rd6, %rd20, %rd30;
	@%p2 bra 	BB43_16;

	cvta.to.global.u64 	%rd33, %rd14;
	add.s64 	%rd35, %rd33, %rd23;
	ld.global.u32 	%r5, [%rd35];
	mov.f32 	%f168, 0f00000000;
	setp.lt.s32	%p3, %r5, 1;
	mov.f32 	%f169, %f168;
	mov.f32 	%f170, %f168;
	mov.f32 	%f171, %f168;
	mov.f32 	%f172, %f168;
	mov.f32 	%f173, %f168;
	@%p3 bra 	BB43_15;

	and.b32  	%r6, %r5, 3;
	setp.eq.s32	%p4, %r6, 0;
	mov.f32 	%f168, 0f00000000;
	mov.u32 	%r51, 0;
	@%p4 bra 	BB43_4;

	setp.eq.s32	%p5, %r6, 1;
	mov.f32 	%f150, 0f00000000;
	mov.u32 	%r49, 0;
	@%p5 bra 	BB43_6;
	bra.uni 	BB43_7;

BB43_6:
	mov.f32 	%f151, %f150;
	mov.f32 	%f152, %f150;
	mov.f32 	%f153, %f150;
	mov.f32 	%f154, %f150;
	mov.f32 	%f155, %f150;
	bra.uni 	BB43_11;

BB43_16:
	mov.u32 	%r46, 0;
	st.global.u32 	[%rd5+4], %r46;
	st.global.u32 	[%rd5+8], %r46;
	mov.u64 	%rd64, 0;
	st.global.u32 	[%rd6+4], %rd64;
	st.global.u32 	[%rd6], %rd64;
	st.global.u32 	[%rd6+8], %r46;
	bra.uni 	BB43_17;

BB43_4:
	mov.f32 	%f169, %f168;
	mov.f32 	%f170, %f168;
	mov.f32 	%f171, %f168;
	mov.f32 	%f172, %f168;
	mov.f32 	%f173, %f168;
	bra.uni 	BB43_12;

BB43_7:
	setp.eq.s32	%p6, %r6, 2;
	mov.f32 	%f144, 0f00000000;
	mov.u32 	%r49, 1;
	@%p6 bra 	BB43_8;
	bra.uni 	BB43_9;

BB43_8:
	mov.u32 	%r2, %r3;
	mov.f32 	%f145, %f144;
	mov.f32 	%f146, %f144;
	mov.f32 	%f147, %f144;
	mov.f32 	%f148, %f144;
	mov.f32 	%f149, %f144;
	bra.uni 	BB43_10;

BB43_9:
	mul.wide.s32 	%rd36, %r3, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.f32 	%f80, [%rd37];
	add.f32 	%f144, %f80, 0f00000000;
	ld.global.f32 	%f81, [%rd4+4];
	fma.rn.f32 	%f149, %f80, %f81, 0f00000000;
	ld.global.f32 	%f82, [%rd4+8];
	fma.rn.f32 	%f148, %f80, %f82, 0f00000000;
	add.s64 	%rd39, %rd1, %rd27;
	ld.global.f32 	%f83, [%rd39];
	add.f32 	%f145, %f83, 0f00000000;
	ld.global.f32 	%f84, [%rd39+4];
	add.f32 	%f146, %f84, 0f00000000;
	ld.global.f32 	%f85, [%rd39+8];
	add.f32 	%f147, %f85, 0f00000000;
	mov.u32 	%r49, 2;

BB43_10:
	mul.wide.s32 	%rd40, %r2, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.f32 	%f86, [%rd41];
	add.f32 	%f150, %f144, %f86;
	mul.lo.s32 	%r41, %r2, %r24;
	add.s32 	%r42, %r41, 1;
	mul.wide.s32 	%rd42, %r42, 4;
	add.s64 	%rd43, %rd3, %rd42;
	ld.global.f32 	%f87, [%rd43];
	fma.rn.f32 	%f155, %f86, %f87, %f149;
	ld.global.f32 	%f88, [%rd43+4];
	fma.rn.f32 	%f154, %f86, %f88, %f148;
	mul.wide.s32 	%rd44, %r41, 4;
	add.s64 	%rd45, %rd1, %rd44;
	ld.global.f32 	%f89, [%rd45];
	add.f32 	%f151, %f145, %f89;
	ld.global.f32 	%f90, [%rd45+4];
	add.f32 	%f152, %f146, %f90;
	ld.global.f32 	%f91, [%rd45+8];
	add.f32 	%f153, %f147, %f91;
	add.s32 	%r3, %r2, 1;

BB43_11:
	mul.wide.s32 	%rd46, %r3, 4;
	add.s64 	%rd47, %rd2, %rd46;
	ld.global.f32 	%f92, [%rd47];
	add.f32 	%f168, %f150, %f92;
	mul.lo.s32 	%r43, %r3, %r24;
	add.s32 	%r44, %r43, 1;
	mul.wide.s32 	%rd48, %r44, 4;
	add.s64 	%rd49, %rd3, %rd48;
	ld.global.f32 	%f93, [%rd49];
	fma.rn.f32 	%f173, %f92, %f93, %f155;
	ld.global.f32 	%f94, [%rd49+4];
	fma.rn.f32 	%f172, %f92, %f94, %f154;
	mul.wide.s32 	%rd50, %r43, 4;
	add.s64 	%rd51, %rd1, %rd50;
	ld.global.f32 	%f95, [%rd51];
	add.f32 	%f169, %f151, %f95;
	ld.global.f32 	%f96, [%rd51+4];
	add.f32 	%f170, %f152, %f96;
	ld.global.f32 	%f97, [%rd51+8];
	add.f32 	%f171, %f153, %f97;
	add.s32 	%r3, %r3, 1;
	add.s32 	%r51, %r49, 1;

BB43_12:
	setp.lt.u32	%p7, %r5, 4;
	@%p7 bra 	BB43_15;

	shl.b32 	%r16, %r24, 2;
	mul.wide.s32 	%rd52, %r3, 4;
	add.s64 	%rd65, %rd2, %rd52;
	mul.lo.s32 	%r53, %r3, %r24;

BB43_14:
	ld.global.f32 	%f98, [%rd65];
	add.f32 	%f99, %f168, %f98;
	add.s32 	%r45, %r53, 1;
	mul.wide.s32 	%rd53, %r45, 4;
	add.s64 	%rd54, %rd3, %rd53;
	ld.global.f32 	%f100, [%rd54];
	fma.rn.f32 	%f101, %f98, %f100, %f173;
	ld.global.f32 	%f102, [%rd54+4];
	fma.rn.f32 	%f103, %f98, %f102, %f172;
	mul.wide.s32 	%rd55, %r53, 4;
	add.s64 	%rd56, %rd1, %rd55;
	ld.global.f32 	%f104, [%rd56];
	add.f32 	%f105, %f169, %f104;
	ld.global.f32 	%f106, [%rd56+4];
	add.f32 	%f107, %f170, %f106;
	ld.global.f32 	%f108, [%rd56+8];
	add.f32 	%f109, %f171, %f108;
	ld.global.f32 	%f110, [%rd65+4];
	add.f32 	%f111, %f99, %f110;
	cvt.s64.s32	%rd57, %r16;
	add.s64 	%rd58, %rd54, %rd57;
	ld.global.f32 	%f112, [%rd58];
	fma.rn.f32 	%f113, %f110, %f112, %f101;
	ld.global.f32 	%f114, [%rd58+4];
	fma.rn.f32 	%f115, %f110, %f114, %f103;
	add.s64 	%rd59, %rd56, %rd57;
	ld.global.f32 	%f116, [%rd59];
	add.f32 	%f117, %f105, %f116;
	ld.global.f32 	%f118, [%rd59+4];
	add.f32 	%f119, %f107, %f118;
	ld.global.f32 	%f120, [%rd59+8];
	add.f32 	%f121, %f109, %f120;
	ld.global.f32 	%f122, [%rd65+8];
	add.f32 	%f123, %f111, %f122;
	add.s64 	%rd60, %rd58, %rd57;
	ld.global.f32 	%f124, [%rd60];
	fma.rn.f32 	%f125, %f122, %f124, %f113;
	ld.global.f32 	%f126, [%rd60+4];
	fma.rn.f32 	%f127, %f122, %f126, %f115;
	add.s64 	%rd61, %rd59, %rd57;
	ld.global.f32 	%f128, [%rd61];
	add.f32 	%f129, %f117, %f128;
	ld.global.f32 	%f130, [%rd61+4];
	add.f32 	%f131, %f119, %f130;
	ld.global.f32 	%f132, [%rd61+8];
	add.f32 	%f133, %f121, %f132;
	ld.global.f32 	%f134, [%rd65+12];
	add.f32 	%f168, %f123, %f134;
	add.s64 	%rd62, %rd60, %rd57;
	ld.global.f32 	%f135, [%rd62];
	fma.rn.f32 	%f173, %f134, %f135, %f125;
	ld.global.f32 	%f136, [%rd62+4];
	fma.rn.f32 	%f172, %f134, %f136, %f127;
	add.s64 	%rd63, %rd61, %rd57;
	ld.global.f32 	%f137, [%rd63];
	add.f32 	%f169, %f129, %f137;
	ld.global.f32 	%f138, [%rd63+4];
	add.f32 	%f170, %f131, %f138;
	ld.global.f32 	%f139, [%rd63+8];
	add.f32 	%f171, %f133, %f139;
	add.s64 	%rd65, %rd65, 16;
	add.s32 	%r53, %r53, %r16;
	add.s32 	%r51, %r51, 4;
	setp.lt.s32	%p8, %r51, %r5;
	@%p8 bra 	BB43_14;

BB43_15:
	ld.const.f32 	%f140, [dc_hDry];
	setp.gt.f32	%p9, %f168, %f140;
	selp.f32	%f141, %f168, %f140, %p9;
	div.rn.f32 	%f142, %f173, %f141;
	st.global.f32 	[%rd5+4], %f142;
	div.rn.f32 	%f143, %f172, %f141;
	st.global.f32 	[%rd5+8], %f143;
	st.global.f32 	[%rd6], %f169;
	st.global.f32 	[%rd6+4], %f170;
	st.global.f32 	[%rd6+8], %f171;

BB43_17:
	ret;
}

	// .globl	gpu_cell_reset_external_mode_3d_B
.visible .entry gpu_cell_reset_external_mode_3d_B(
	.param .u64 gpu_cell_reset_external_mode_3d_B_param_0,
	.param .u64 gpu_cell_reset_external_mode_3d_B_param_1,
	.param .u64 gpu_cell_reset_external_mode_3d_B_param_2,
	.param .u64 gpu_cell_reset_external_mode_3d_B_param_3,
	.param .u64 gpu_cell_reset_external_mode_3d_B_param_4,
	.param .u64 gpu_cell_reset_external_mode_3d_B_param_5,
	.param .u64 gpu_cell_reset_external_mode_3d_B_param_6,
	.param .u64 gpu_cell_reset_external_mode_3d_B_param_7,
	.param .u32 gpu_cell_reset_external_mode_3d_B_param_8,
	.param .u32 gpu_cell_reset_external_mode_3d_B_param_9,
	.param .u32 gpu_cell_reset_external_mode_3d_B_param_10
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<30>;


	ld.param.u64 	%rd2, [gpu_cell_reset_external_mode_3d_B_param_0];
	ld.param.u64 	%rd3, [gpu_cell_reset_external_mode_3d_B_param_1];
	ld.param.u64 	%rd4, [gpu_cell_reset_external_mode_3d_B_param_2];
	ld.param.u64 	%rd5, [gpu_cell_reset_external_mode_3d_B_param_3];
	ld.param.u64 	%rd6, [gpu_cell_reset_external_mode_3d_B_param_4];
	ld.param.u64 	%rd7, [gpu_cell_reset_external_mode_3d_B_param_5];
	ld.param.u64 	%rd8, [gpu_cell_reset_external_mode_3d_B_param_6];
	ld.param.u64 	%rd9, [gpu_cell_reset_external_mode_3d_B_param_7];
	ld.param.u32 	%r3, [gpu_cell_reset_external_mode_3d_B_param_8];
	ld.param.u32 	%r4, [gpu_cell_reset_external_mode_3d_B_param_9];
	ld.param.u32 	%r5, [gpu_cell_reset_external_mode_3d_B_param_10];
	mov.u32 	%r6, %ntid.y;
	mov.u32 	%r7, %ctaid.y;
	mov.u32 	%r8, %tid.y;
	mad.lo.s32 	%r9, %r6, %r7, %r8;
	mov.u32 	%r10, %nctaid.x;
	mov.u32 	%r11, %ctaid.x;
	mad.lo.s32 	%r12, %r9, %r10, %r11;
	mov.u32 	%r13, %ntid.x;
	mov.u32 	%r14, %tid.x;
	mad.lo.s32 	%r1, %r12, %r13, %r14;
	setp.ge.s32	%p1, %r1, %r5;
	@%p1 bra 	BB44_3;

	cvta.to.global.u64 	%rd10, %rd5;
	mul.lo.s32 	%r2, %r1, %r3;
	mul.wide.s32 	%rd11, %r2, 4;
	add.s64 	%rd1, %rd10, %rd11;
	ld.const.f32 	%f2, [dc_h3d];
	ld.global.f32 	%f1, [%rd1];
	setp.leu.f32	%p2, %f1, %f2;
	@%p2 bra 	BB44_3;

	cvta.to.global.u64 	%rd12, %rd2;
	cvta.to.global.u64 	%rd13, %rd8;
	cvta.to.global.u64 	%rd14, %rd7;
	cvta.to.global.u64 	%rd15, %rd9;
	cvta.to.global.u64 	%rd16, %rd6;
	cvta.to.global.u64 	%rd17, %rd3;
	cvta.to.global.u64 	%rd18, %rd4;
	mul.wide.s32 	%rd19, %r1, 4;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd17, %rd19;
	ld.global.u32 	%r15, [%rd20];
	ld.global.u32 	%r16, [%rd21];
	add.s32 	%r17, %r15, %r16;
	add.s32 	%r18, %r17, -2;
	add.s64 	%rd22, %rd16, %rd19;
	add.s64 	%rd23, %rd15, %rd19;
	mul.wide.s32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd14, %rd24;
	ld.global.f32 	%f3, [%rd25];
	ld.global.f32 	%f4, [%rd23];
	mul.f32 	%f5, %f4, %f3;
	div.rn.f32 	%f6, %f5, %f1;
	mad.lo.s32 	%r19, %r18, %r4, 1;
	mul.wide.s32 	%rd26, %r19, 4;
	add.s64 	%rd27, %rd13, %rd26;
	ld.global.f32 	%f7, [%rd27];
	mul.f32 	%f8, %f6, %f7;
	ld.global.f32 	%f9, [%rd27+4];
	mul.f32 	%f10, %f6, %f9;
	ld.global.f32 	%f11, [%rd1+4];
	ld.global.f32 	%f12, [%rd22];
	mul.f32 	%f13, %f12, %f11;
	sub.f32 	%f14, %f8, %f13;
	ld.global.f32 	%f15, [%rd1+8];
	mul.f32 	%f16, %f12, %f15;
	sub.f32 	%f17, %f10, %f16;
	add.s64 	%rd29, %rd12, %rd11;
	ld.global.f32 	%f18, [%rd29+4];
	add.f32 	%f19, %f18, %f14;
	st.global.f32 	[%rd29+4], %f19;
	ld.global.f32 	%f20, [%rd29+8];
	add.f32 	%f21, %f20, %f17;
	st.global.f32 	[%rd29+8], %f21;

BB44_3:
	ret;
}

	// .globl	gpu_cell_gradZb
.visible .entry gpu_cell_gradZb(
	.param .u64 gpu_cell_gradZb_param_0,
	.param .u64 gpu_cell_gradZb_param_1,
	.param .u64 gpu_cell_gradZb_param_2,
	.param .u64 gpu_cell_gradZb_param_3,
	.param .u64 gpu_cell_gradZb_param_4,
	.param .u64 gpu_cell_gradZb_param_5,
	.param .u64 gpu_cell_gradZb_param_6,
	.param .u64 gpu_cell_gradZb_param_7,
	.param .u64 gpu_cell_gradZb_param_8,
	.param .u32 gpu_cell_gradZb_param_9
)
{
	.reg .pred 	%p<17>;
	.reg .f32 	%f<126>;
	.reg .b32 	%r<81>;
	.reg .b64 	%rd<83>;


	ld.param.u64 	%rd17, [gpu_cell_gradZb_param_0];
	ld.param.u64 	%rd18, [gpu_cell_gradZb_param_1];
	ld.param.u64 	%rd19, [gpu_cell_gradZb_param_2];
	ld.param.u64 	%rd20, [gpu_cell_gradZb_param_3];
	ld.param.u64 	%rd21, [gpu_cell_gradZb_param_4];
	ld.param.u64 	%rd22, [gpu_cell_gradZb_param_5];
	ld.param.u64 	%rd23, [gpu_cell_gradZb_param_6];
	ld.param.u64 	%rd24, [gpu_cell_gradZb_param_7];
	ld.param.u64 	%rd25, [gpu_cell_gradZb_param_8];
	ld.param.u32 	%r15, [gpu_cell_gradZb_param_9];
	cvta.to.global.u64 	%rd1, %rd25;
	cvta.to.global.u64 	%rd2, %rd23;
	cvta.to.global.u64 	%rd3, %rd24;
	cvta.to.global.u64 	%rd4, %rd22;
	cvta.to.global.u64 	%rd5, %rd21;
	mov.u32 	%r16, %ntid.y;
	mov.u32 	%r17, %ctaid.y;
	mov.u32 	%r18, %tid.y;
	mad.lo.s32 	%r19, %r16, %r17, %r18;
	mov.u32 	%r20, %nctaid.x;
	mov.u32 	%r21, %ctaid.x;
	mad.lo.s32 	%r22, %r19, %r20, %r21;
	mov.u32 	%r23, %ntid.x;
	mov.u32 	%r24, %tid.x;
	mad.lo.s32 	%r1, %r22, %r23, %r24;
	setp.ge.s32	%p1, %r1, %r15;
	@%p1 bra 	BB45_28;

	cvta.to.global.u64 	%rd26, %rd18;
	mul.wide.s32 	%rd27, %r1, 4;
	add.s64 	%rd28, %rd26, %rd27;
	ld.global.u32 	%r25, [%rd28];
	setp.eq.s32	%p2, %r25, 0;
	@%p2 bra 	BB45_28;

	cvta.to.global.u64 	%rd6, %rd20;
	cvta.to.global.u64 	%rd29, %rd19;
	add.s64 	%rd31, %rd29, %rd27;
	ld.global.u32 	%r2, [%rd31];
	mov.f32 	%f108, 0f00000000;
	setp.lt.s32	%p3, %r2, 1;
	mov.f32 	%f109, %f108;
	mov.f32 	%f110, %f108;
	@%p3 bra 	BB45_26;

	add.s64 	%rd33, %rd6, %rd27;
	ld.global.u32 	%r3, [%rd33];
	shl.b32 	%r27, %r3, 2;
	add.s32 	%r4, %r27, -4;
	and.b32  	%r5, %r2, 3;
	setp.eq.s32	%p4, %r5, 0;
	mov.f32 	%f108, 0f00000000;
	mov.u32 	%r79, 0;
	mov.f32 	%f109, %f108;
	mov.f32 	%f110, %f108;
	@%p4 bra 	BB45_15;

	setp.eq.s32	%p5, %r5, 1;
	mov.f32 	%f108, 0f00000000;
	mov.u32 	%r78, 0;
	mov.f32 	%f109, %f108;
	mov.f32 	%f110, %f108;
	@%p5 bra 	BB45_12;

	setp.eq.s32	%p6, %r5, 2;
	mov.f32 	%f108, 0f00000000;
	mov.u32 	%r77, 0;
	@%p6 bra 	BB45_7;

	mul.wide.s32 	%rd34, %r4, 4;
	add.s64 	%rd35, %rd5, %rd34;
	ld.global.u32 	%r31, [%rd35];
	mov.u32 	%r77, 1;
	setp.lt.s32	%p7, %r31, 1;
	@%p7 bra 	BB45_7;

	add.s64 	%rd37, %rd4, %rd34;
	ld.global.u32 	%r33, [%rd37];
	add.s32 	%r34, %r33, -1;
	mul.wide.s32 	%rd38, %r34, 4;
	add.s64 	%rd39, %rd3, %rd38;
	add.s64 	%rd40, %rd2, %rd34;
	ld.global.f32 	%f70, [%rd40];
	add.f32 	%f110, %f70, 0f00000000;
	ld.global.u32 	%r35, [%rd39];
	shl.b32 	%r36, %r35, 1;
	add.s32 	%r37, %r36, -2;
	mul.wide.s32 	%rd41, %r37, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.f32 	%f71, [%rd42];
	fma.rn.f32 	%f109, %f70, %f71, 0f00000000;
	ld.global.f32 	%f72, [%rd42+4];
	fma.rn.f32 	%f108, %f70, %f72, 0f00000000;
	bra.uni 	BB45_9;

BB45_7:
	mov.f32 	%f109, %f108;
	mov.f32 	%f110, %f108;

BB45_9:
	add.s32 	%r7, %r4, %r77;
	mul.wide.s32 	%rd43, %r7, 4;
	add.s64 	%rd44, %rd5, %rd43;
	ld.global.u32 	%r38, [%rd44];
	setp.lt.s32	%p8, %r38, 1;
	@%p8 bra 	BB45_11;

	add.s64 	%rd46, %rd4, %rd43;
	ld.global.u32 	%r39, [%rd46];
	add.s32 	%r40, %r39, -1;
	mul.wide.s32 	%rd47, %r40, 4;
	add.s64 	%rd48, %rd3, %rd47;
	add.s64 	%rd49, %rd2, %rd43;
	ld.global.f32 	%f73, [%rd49];
	add.f32 	%f110, %f110, %f73;
	ld.global.u32 	%r41, [%rd48];
	shl.b32 	%r42, %r41, 1;
	add.s32 	%r43, %r42, -2;
	mul.wide.s32 	%rd50, %r43, 4;
	add.s64 	%rd51, %rd1, %rd50;
	ld.global.f32 	%f74, [%rd51];
	fma.rn.f32 	%f109, %f73, %f74, %f109;
	ld.global.f32 	%f75, [%rd51+4];
	fma.rn.f32 	%f108, %f73, %f75, %f108;

BB45_11:
	add.s32 	%r78, %r77, 1;

BB45_12:
	add.s32 	%r10, %r4, %r78;
	mul.wide.s32 	%rd52, %r10, 4;
	add.s64 	%rd53, %rd5, %rd52;
	ld.global.u32 	%r44, [%rd53];
	setp.lt.s32	%p9, %r44, 1;
	@%p9 bra 	BB45_14;

	add.s64 	%rd55, %rd4, %rd52;
	ld.global.u32 	%r45, [%rd55];
	add.s32 	%r46, %r45, -1;
	mul.wide.s32 	%rd56, %r46, 4;
	add.s64 	%rd57, %rd3, %rd56;
	add.s64 	%rd58, %rd2, %rd52;
	ld.global.f32 	%f76, [%rd58];
	add.f32 	%f110, %f110, %f76;
	ld.global.u32 	%r47, [%rd57];
	shl.b32 	%r48, %r47, 1;
	add.s32 	%r49, %r48, -2;
	mul.wide.s32 	%rd59, %r49, 4;
	add.s64 	%rd60, %rd1, %rd59;
	ld.global.f32 	%f77, [%rd60];
	fma.rn.f32 	%f109, %f76, %f77, %f109;
	ld.global.f32 	%f78, [%rd60+4];
	fma.rn.f32 	%f108, %f76, %f78, %f108;

BB45_14:
	add.s32 	%r79, %r78, 1;

BB45_15:
	setp.lt.u32	%p10, %r2, 4;
	@%p10 bra 	BB45_26;

	mad.lo.s32 	%r50, %r3, 4, %r79;
	mul.wide.s32 	%rd81, %r50, 4;
	add.s64 	%rd8, %rd2, -16;
	add.s64 	%rd9, %rd4, -16;
	add.s32 	%r51, %r50, -4;
	mul.wide.s32 	%rd61, %r51, 4;
	add.s64 	%rd82, %rd5, %rd61;

BB45_17:
	ld.global.u32 	%r52, [%rd82];
	add.s64 	%rd13, %rd9, %rd81;
	add.s64 	%rd14, %rd8, %rd81;
	setp.lt.s32	%p11, %r52, 1;
	@%p11 bra 	BB45_19;

	ld.global.u32 	%r53, [%rd13];
	add.s32 	%r54, %r53, -1;
	mul.wide.s32 	%rd62, %r54, 4;
	add.s64 	%rd63, %rd3, %rd62;
	ld.global.f32 	%f79, [%rd14];
	add.f32 	%f110, %f110, %f79;
	ld.global.u32 	%r55, [%rd63];
	shl.b32 	%r56, %r55, 1;
	add.s32 	%r57, %r56, -2;
	mul.wide.s32 	%rd64, %r57, 4;
	add.s64 	%rd65, %rd1, %rd64;
	ld.global.f32 	%f80, [%rd65];
	fma.rn.f32 	%f109, %f79, %f80, %f109;
	ld.global.f32 	%f81, [%rd65+4];
	fma.rn.f32 	%f108, %f79, %f81, %f108;

BB45_19:
	ld.global.u32 	%r58, [%rd82+4];
	setp.lt.s32	%p12, %r58, 1;
	@%p12 bra 	BB45_21;

	ld.global.u32 	%r59, [%rd13+4];
	add.s32 	%r60, %r59, -1;
	mul.wide.s32 	%rd66, %r60, 4;
	add.s64 	%rd67, %rd3, %rd66;
	ld.global.f32 	%f82, [%rd14+4];
	add.f32 	%f110, %f110, %f82;
	ld.global.u32 	%r61, [%rd67];
	shl.b32 	%r62, %r61, 1;
	add.s32 	%r63, %r62, -2;
	mul.wide.s32 	%rd68, %r63, 4;
	add.s64 	%rd69, %rd1, %rd68;
	ld.global.f32 	%f83, [%rd69];
	fma.rn.f32 	%f109, %f82, %f83, %f109;
	ld.global.f32 	%f84, [%rd69+4];
	fma.rn.f32 	%f108, %f82, %f84, %f108;

BB45_21:
	ld.global.u32 	%r64, [%rd82+8];
	setp.lt.s32	%p13, %r64, 1;
	@%p13 bra 	BB45_23;

	ld.global.u32 	%r65, [%rd13+8];
	add.s32 	%r66, %r65, -1;
	mul.wide.s32 	%rd70, %r66, 4;
	add.s64 	%rd71, %rd3, %rd70;
	ld.global.f32 	%f85, [%rd14+8];
	add.f32 	%f110, %f110, %f85;
	ld.global.u32 	%r67, [%rd71];
	shl.b32 	%r68, %r67, 1;
	add.s32 	%r69, %r68, -2;
	mul.wide.s32 	%rd72, %r69, 4;
	add.s64 	%rd73, %rd1, %rd72;
	ld.global.f32 	%f86, [%rd73];
	fma.rn.f32 	%f109, %f85, %f86, %f109;
	ld.global.f32 	%f87, [%rd73+4];
	fma.rn.f32 	%f108, %f85, %f87, %f108;

BB45_23:
	ld.global.u32 	%r70, [%rd82+12];
	setp.lt.s32	%p14, %r70, 1;
	@%p14 bra 	BB45_25;

	ld.global.u32 	%r71, [%rd13+12];
	add.s32 	%r72, %r71, -1;
	mul.wide.s32 	%rd74, %r72, 4;
	add.s64 	%rd75, %rd3, %rd74;
	ld.global.f32 	%f88, [%rd14+12];
	add.f32 	%f110, %f110, %f88;
	ld.global.u32 	%r73, [%rd75];
	shl.b32 	%r74, %r73, 1;
	add.s32 	%r75, %r74, -2;
	mul.wide.s32 	%rd76, %r75, 4;
	add.s64 	%rd77, %rd1, %rd76;
	ld.global.f32 	%f89, [%rd77];
	fma.rn.f32 	%f109, %f88, %f89, %f109;
	ld.global.f32 	%f90, [%rd77+4];
	fma.rn.f32 	%f108, %f88, %f90, %f108;

BB45_25:
	add.s64 	%rd81, %rd81, 16;
	add.s32 	%r79, %r79, 4;
	setp.lt.s32	%p15, %r79, %r2;
	add.s64 	%rd82, %rd82, 16;
	@%p15 bra 	BB45_17;

BB45_26:
	setp.leu.f32	%p16, %f110, 0f34000000;
	@%p16 bra 	BB45_28;

	cvta.to.global.u64 	%rd78, %rd17;
	div.rn.f32 	%f91, %f109, %f110;
	shl.b32 	%r76, %r1, 1;
	mul.wide.s32 	%rd79, %r76, 4;
	add.s64 	%rd80, %rd78, %rd79;
	st.global.f32 	[%rd80], %f91;
	div.rn.f32 	%f92, %f108, %f110;
	st.global.f32 	[%rd80+4], %f92;

BB45_28:
	ret;
}

	// .globl	gpu_cell_visc_sed_factor
.visible .entry gpu_cell_visc_sed_factor(
	.param .u64 gpu_cell_visc_sed_factor_param_0,
	.param .u64 gpu_cell_visc_sed_factor_param_1,
	.param .u64 gpu_cell_visc_sed_factor_param_2,
	.param .u64 gpu_cell_visc_sed_factor_param_3,
	.param .u64 gpu_cell_visc_sed_factor_param_4,
	.param .u64 gpu_cell_visc_sed_factor_param_5,
	.param .u32 gpu_cell_visc_sed_factor_param_6,
	.param .u32 gpu_cell_visc_sed_factor_param_7
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<35>;
	.reg .b64 	%rd<25>;


	ld.param.u64 	%rd1, [gpu_cell_visc_sed_factor_param_0];
	ld.param.u64 	%rd2, [gpu_cell_visc_sed_factor_param_1];
	ld.param.u64 	%rd3, [gpu_cell_visc_sed_factor_param_2];
	ld.param.u64 	%rd4, [gpu_cell_visc_sed_factor_param_3];
	ld.param.u64 	%rd5, [gpu_cell_visc_sed_factor_param_4];
	ld.param.u64 	%rd6, [gpu_cell_visc_sed_factor_param_5];
	ld.param.u32 	%r8, [gpu_cell_visc_sed_factor_param_6];
	ld.param.u32 	%r9, [gpu_cell_visc_sed_factor_param_7];
	mov.u32 	%r10, %ntid.y;
	mov.u32 	%r11, %ctaid.y;
	mov.u32 	%r12, %tid.y;
	mad.lo.s32 	%r13, %r10, %r11, %r12;
	mov.u32 	%r14, %nctaid.x;
	mov.u32 	%r15, %ctaid.x;
	mad.lo.s32 	%r16, %r13, %r14, %r15;
	mov.u32 	%r17, %ntid.x;
	mov.u32 	%r18, %tid.x;
	mad.lo.s32 	%r1, %r16, %r17, %r18;
	mul.lo.s32 	%r19, %r9, %r8;
	setp.ge.s32	%p1, %r1, %r19;
	@%p1 bra 	BB46_4;

	div.s32 	%r2, %r1, %r8;
	mul.lo.s32 	%r20, %r2, %r8;
	sub.s32 	%r3, %r1, %r20;
	ld.const.u32 	%r21, [dc_jSed1];
	add.s32 	%r22, %r21, %r20;
	add.s32 	%r23, %r1, 1;
	sub.s32 	%r4, %r23, %r22;
	setp.gt.s32	%p2, %r4, -1;
	ld.const.u32 	%r5, [dc_nSed];
	setp.lt.s32	%p3, %r4, %r5;
	and.pred  	%p4, %p2, %p3;
	@!%p4 bra 	BB46_4;
	bra.uni 	BB46_2;

BB46_2:
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd2;
	cvta.to.global.u64 	%rd9, %rd3;
	mul.wide.s32 	%rd10, %r2, 4;
	add.s64 	%rd11, %rd9, %rd10;
	ld.global.u32 	%r6, [%rd11];
	add.s32 	%r24, %r6, -1;
	mul.wide.s32 	%rd12, %r24, 4;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd7, %rd12;
	add.s32 	%r7, %r2, 1;
	ld.global.u32 	%r25, [%rd14];
	sub.s32 	%r26, %r7, %r25;
	ld.global.u32 	%r27, [%rd13];
	add.s32 	%r28, %r27, -1;
	setp.ge.s32	%p5, %r26, %r28;
	@%p5 bra 	BB46_4;

	cvta.to.global.u64 	%rd15, %rd1;
	cvta.to.global.u64 	%rd16, %rd6;
	add.s32 	%r29, %r6, %r2;
	mad.lo.s32 	%r30, %r5, %r2, %r4;
	cvta.to.global.u64 	%rd17, %rd5;
	mul.wide.s32 	%rd18, %r30, 4;
	add.s64 	%rd19, %rd17, %rd18;
	mad.lo.s32 	%r31, %r5, %r7, %r4;
	mul.wide.s32 	%rd20, %r31, 4;
	add.s64 	%rd21, %rd17, %rd20;
	ld.global.f32 	%f1, [%rd21];
	ld.global.f32 	%f2, [%rd19];
	add.f32 	%f3, %f2, %f1;
	mul.f32 	%f4, %f3, 0f3F000000;
	add.s64 	%rd22, %rd16, %rd18;
	ld.global.f32 	%f5, [%rd22];
	mul.f32 	%f6, %f4, %f5;
	add.s32 	%r32, %r8, -1;
	mad.lo.s32 	%r33, %r29, %r32, %r3;
	add.s32 	%r34, %r33, -1;
	mul.wide.s32 	%rd23, %r34, 4;
	add.s64 	%rd24, %rd15, %rd23;
	ld.global.f32 	%f7, [%rd24];
	mul.f32 	%f8, %f7, %f6;
	st.global.f32 	[%rd24], %f8;

BB46_4:
	ret;
}

	// .globl	gpu_cell_visc_bound
.visible .entry gpu_cell_visc_bound(
	.param .u64 gpu_cell_visc_bound_param_0,
	.param .u64 gpu_cell_visc_bound_param_1,
	.param .u64 gpu_cell_visc_bound_param_2,
	.param .u64 gpu_cell_visc_bound_param_3,
	.param .u64 gpu_cell_visc_bound_param_4,
	.param .u32 gpu_cell_visc_bound_param_5,
	.param .u32 gpu_cell_visc_bound_param_6
)
{
	.reg .pred 	%p<9>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<31>;
	.reg .b64 	%rd<21>;


	ld.param.u64 	%rd9, [gpu_cell_visc_bound_param_0];
	ld.param.u64 	%rd5, [gpu_cell_visc_bound_param_1];
	ld.param.u64 	%rd6, [gpu_cell_visc_bound_param_2];
	ld.param.u64 	%rd7, [gpu_cell_visc_bound_param_3];
	ld.param.u64 	%rd8, [gpu_cell_visc_bound_param_4];
	ld.param.u32 	%r6, [gpu_cell_visc_bound_param_5];
	ld.param.u32 	%r7, [gpu_cell_visc_bound_param_6];
	cvta.to.global.u64 	%rd1, %rd9;
	mov.u32 	%r8, %ntid.y;
	mov.u32 	%r9, %ctaid.y;
	mov.u32 	%r10, %tid.y;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %nctaid.x;
	mov.u32 	%r13, %ctaid.x;
	mad.lo.s32 	%r14, %r11, %r12, %r13;
	mov.u32 	%r15, %ntid.x;
	mov.u32 	%r16, %tid.x;
	mad.lo.s32 	%r1, %r14, %r15, %r16;
	mul.lo.s32 	%r17, %r7, %r6;
	setp.ge.s32	%p1, %r1, %r17;
	@%p1 bra 	BB47_11;

	cvta.to.global.u64 	%rd10, %rd5;
	div.s32 	%r2, %r1, %r6;
	mul.lo.s32 	%r18, %r2, %r6;
	sub.s32 	%r3, %r1, %r18;
	mul.wide.s32 	%rd11, %r2, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.u32 	%r4, [%rd12];
	add.s32 	%r5, %r4, -1;
	cvta.to.global.u64 	%rd2, %rd6;
	setp.lt.s32	%p2, %r3, 1;
	@%p2 bra 	BB47_11;

	mul.wide.s32 	%rd13, %r5, 4;
	add.s64 	%rd14, %rd2, %rd13;
	ld.global.u32 	%r19, [%rd14];
	add.s32 	%r20, %r19, -1;
	shl.b32 	%r21, %r5, 1;
	add.s32 	%r22, %r21, 1;
	setp.lt.s32	%p3, %r3, 3;
	selp.b64	%rd15, %rd7, %rd8, %p3;
	cvta.to.global.u64 	%rd16, %rd15;
	mul.wide.s32 	%rd17, %r22, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.f32 	%f1, [%rd18];
	ld.global.f32 	%f2, [%rd18+-4];
	setp.ne.s32	%p4, %r2, %r20;
	@%p4 bra 	BB47_7;

	add.s32 	%r23, %r5, %r2;
	add.s32 	%r24, %r6, -1;
	mad.lo.s32 	%r25, %r23, %r24, %r3;
	add.s32 	%r26, %r25, -1;
	mul.wide.s32 	%rd19, %r26, 4;
	add.s64 	%rd3, %rd1, %rd19;
	ld.global.f32 	%f3, [%rd3];
	setp.lt.f32	%p5, %f3, %f2;
	@%p5 bra 	BB47_6;
	bra.uni 	BB47_4;

BB47_6:
	st.global.f32 	[%rd3], %f2;
	bra.uni 	BB47_7;

BB47_4:
	setp.leu.f32	%p6, %f3, %f1;
	@%p6 bra 	BB47_7;

	st.global.f32 	[%rd3], %f1;

BB47_7:
	add.s32 	%r27, %r6, -1;
	add.s32 	%r28, %r4, %r2;
	mad.lo.s32 	%r29, %r28, %r27, %r3;
	add.s32 	%r30, %r29, -1;
	mul.wide.s32 	%rd20, %r30, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.global.f32 	%f4, [%rd4];
	setp.lt.f32	%p7, %f4, %f2;
	@%p7 bra 	BB47_10;
	bra.uni 	BB47_8;

BB47_10:
	st.global.f32 	[%rd4], %f2;
	bra.uni 	BB47_11;

BB47_8:
	setp.leu.f32	%p8, %f4, %f1;
	@%p8 bra 	BB47_11;

	st.global.f32 	[%rd4], %f1;

BB47_11:
	ret;
}

	// .globl	gpu_cell_external_transport_update
.visible .entry gpu_cell_external_transport_update(
	.param .u64 gpu_cell_external_transport_update_param_0,
	.param .u64 gpu_cell_external_transport_update_param_1,
	.param .u64 gpu_cell_external_transport_update_param_2,
	.param .u32 gpu_cell_external_transport_update_param_3,
	.param .u32 gpu_cell_external_transport_update_param_4,
	.param .f32 gpu_cell_external_transport_update_param_5
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<6>;
	.reg .b32 	%r<15>;
	.reg .f64 	%fd<7>;
	.reg .b64 	%rd<12>;


	ld.param.u64 	%rd1, [gpu_cell_external_transport_update_param_0];
	ld.param.u64 	%rd2, [gpu_cell_external_transport_update_param_1];
	ld.param.u64 	%rd3, [gpu_cell_external_transport_update_param_2];
	ld.param.u32 	%r2, [gpu_cell_external_transport_update_param_3];
	ld.param.u32 	%r3, [gpu_cell_external_transport_update_param_4];
	ld.param.f32 	%f1, [gpu_cell_external_transport_update_param_5];
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ctaid.y;
	mov.u32 	%r7, %tid.y;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	mov.u32 	%r9, %nctaid.x;
	mad.lo.s32 	%r10, %r8, %r9, %r4;
	mov.u32 	%r11, %ntid.x;
	mov.u32 	%r12, %tid.x;
	mad.lo.s32 	%r1, %r10, %r11, %r12;
	mul.lo.s32 	%r13, %r3, %r2;
	setp.ge.s32	%p1, %r1, %r13;
	@%p1 bra 	BB48_2;

	cvta.to.global.u64 	%rd4, %rd2;
	cvt.f64.f32	%fd1, %f1;
	mov.f64 	%fd2, 0d3FF0000000000000;
	sub.f64 	%fd3, %fd2, %fd1;
	div.s32 	%r14, %r1, %r2;
	mul.wide.s32 	%rd5, %r14, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.f32 	%f2, [%rd6];
	cvt.f64.f32	%fd4, %f2;
	cvta.to.global.u64 	%rd7, %rd3;
	add.s64 	%rd8, %rd7, %rd5;
	ld.global.f32 	%f3, [%rd8];
	mul.f32 	%f4, %f3, %f1;
	cvt.f64.f32	%fd5, %f4;
	fma.rn.f64 	%fd6, %fd3, %fd4, %fd5;
	cvt.rn.f32.f64	%f5, %fd6;
	cvta.to.global.u64 	%rd9, %rd1;
	mul.wide.s32 	%rd10, %r1, 4;
	add.s64 	%rd11, %rd9, %rd10;
	st.global.f32 	[%rd11], %f5;

BB48_2:
	ret;
}

	// .globl	gpu_cellbc_global_source_bc1
.visible .entry gpu_cellbc_global_source_bc1(
	.param .u64 gpu_cellbc_global_source_bc1_param_0,
	.param .u64 gpu_cellbc_global_source_bc1_param_1,
	.param .u64 gpu_cellbc_global_source_bc1_param_2,
	.param .u64 gpu_cellbc_global_source_bc1_param_3,
	.param .u64 gpu_cellbc_global_source_bc1_param_4,
	.param .u64 gpu_cellbc_global_source_bc1_param_5,
	.param .u32 gpu_cellbc_global_source_bc1_param_6,
	.param .u32 gpu_cellbc_global_source_bc1_param_7,
	.param .u32 gpu_cellbc_global_source_bc1_param_8
)
{
	.reg .pred 	%p<5>;
	.reg .f32 	%f<8>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<24>;


	ld.param.u64 	%rd3, [gpu_cellbc_global_source_bc1_param_0];
	ld.param.u64 	%rd4, [gpu_cellbc_global_source_bc1_param_1];
	ld.param.u64 	%rd5, [gpu_cellbc_global_source_bc1_param_2];
	ld.param.u64 	%rd6, [gpu_cellbc_global_source_bc1_param_3];
	ld.param.u64 	%rd7, [gpu_cellbc_global_source_bc1_param_4];
	ld.param.u64 	%rd8, [gpu_cellbc_global_source_bc1_param_5];
	ld.param.u32 	%r5, [gpu_cellbc_global_source_bc1_param_6];
	ld.param.u32 	%r6, [gpu_cellbc_global_source_bc1_param_7];
	ld.param.u32 	%r7, [gpu_cellbc_global_source_bc1_param_8];
	cvta.to.global.u64 	%rd1, %rd8;
	mov.u32 	%r8, %ntid.y;
	mov.u32 	%r9, %ctaid.y;
	mov.u32 	%r10, %tid.y;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %nctaid.x;
	mov.u32 	%r13, %ctaid.x;
	mad.lo.s32 	%r14, %r11, %r12, %r13;
	mov.u32 	%r15, %ntid.x;
	mov.u32 	%r16, %tid.x;
	mad.lo.s32 	%r1, %r14, %r15, %r16;
	mul.lo.s32 	%r17, %r7, %r6;
	setp.ge.s32	%p1, %r1, %r17;
	@%p1 bra 	BB49_6;

	cvta.to.global.u64 	%rd9, %rd5;
	div.s32 	%r2, %r1, %r6;
	mul.lo.s32 	%r3, %r2, %r6;
	sub.s32 	%r4, %r1, %r3;
	mul.wide.s32 	%rd10, %r2, 4;
	add.s64 	%rd11, %rd9, %rd10;
	ld.global.u32 	%r18, [%rd11];
	setp.eq.s32	%p2, %r18, 0;
	@%p2 bra 	BB49_6;

	cvta.to.global.u64 	%rd12, %rd3;
	cvta.to.global.u64 	%rd13, %rd7;
	cvta.to.global.u64 	%rd14, %rd6;
	add.s64 	%rd16, %rd14, %rd10;
	ld.global.u32 	%r19, [%rd16];
	min.s32 	%r20, %r5, %r19;
	add.s64 	%rd17, %rd13, %rd10;
	ld.global.u32 	%r21, [%rd17];
	add.s32 	%r22, %r21, %r20;
	add.s32 	%r23, %r22, -2;
	mad.lo.s32 	%r24, %r23, %r6, %r4;
	mul.wide.s32 	%rd18, %r24, 4;
	add.s64 	%rd2, %rd12, %rd18;
	setp.eq.s32	%p3, %r1, %r3;
	@%p3 bra 	BB49_5;
	bra.uni 	BB49_3;

BB49_5:
	cvta.to.global.u64 	%rd21, %rd4;
	ld.global.f32 	%f5, [%rd1];
	ld.global.f32 	%f6, [%rd2];
	add.f32 	%f7, %f5, %f6;
	st.global.f32 	[%rd2], %f7;
	add.s64 	%rd23, %rd21, %rd10;
	mov.u32 	%r26, 1;
	st.global.u32 	[%rd23], %r26;
	bra.uni 	BB49_6;

BB49_3:
	setp.lt.s32	%p4, %r4, 3;
	@%p4 bra 	BB49_6;

	ld.global.f32 	%f1, [%rd1];
	add.s32 	%r25, %r4, -2;
	mul.wide.s32 	%rd19, %r25, 4;
	add.s64 	%rd20, %rd1, %rd19;
	ld.global.f32 	%f2, [%rd20];
	ld.global.f32 	%f3, [%rd2];
	fma.rn.f32 	%f4, %f1, %f2, %f3;
	st.global.f32 	[%rd2], %f4;

BB49_6:
	ret;
}

	// .globl	gpu_cellbc_global_source_bc2
.visible .entry gpu_cellbc_global_source_bc2(
	.param .u64 gpu_cellbc_global_source_bc2_param_0,
	.param .u64 gpu_cellbc_global_source_bc2_param_1,
	.param .u64 gpu_cellbc_global_source_bc2_param_2,
	.param .u64 gpu_cellbc_global_source_bc2_param_3,
	.param .u64 gpu_cellbc_global_source_bc2_param_4,
	.param .u64 gpu_cellbc_global_source_bc2_param_5,
	.param .f32 gpu_cellbc_global_source_bc2_param_6,
	.param .u32 gpu_cellbc_global_source_bc2_param_7,
	.param .u32 gpu_cellbc_global_source_bc2_param_8,
	.param .u32 gpu_cellbc_global_source_bc2_param_9
)
{
	.reg .pred 	%p<5>;
	.reg .f32 	%f<7>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<24>;


	ld.param.u64 	%rd2, [gpu_cellbc_global_source_bc2_param_0];
	ld.param.u64 	%rd3, [gpu_cellbc_global_source_bc2_param_1];
	ld.param.u64 	%rd4, [gpu_cellbc_global_source_bc2_param_2];
	ld.param.u64 	%rd5, [gpu_cellbc_global_source_bc2_param_3];
	ld.param.u64 	%rd6, [gpu_cellbc_global_source_bc2_param_4];
	ld.param.u64 	%rd7, [gpu_cellbc_global_source_bc2_param_5];
	ld.param.f32 	%f1, [gpu_cellbc_global_source_bc2_param_6];
	ld.param.u32 	%r6, [gpu_cellbc_global_source_bc2_param_7];
	ld.param.u32 	%r7, [gpu_cellbc_global_source_bc2_param_8];
	ld.param.u32 	%r8, [gpu_cellbc_global_source_bc2_param_9];
	mov.u32 	%r9, %ntid.y;
	mov.u32 	%r10, %ctaid.y;
	mov.u32 	%r11, %tid.y;
	mad.lo.s32 	%r12, %r9, %r10, %r11;
	mov.u32 	%r13, %nctaid.x;
	mov.u32 	%r14, %ctaid.x;
	mad.lo.s32 	%r15, %r12, %r13, %r14;
	mov.u32 	%r16, %ntid.x;
	mov.u32 	%r17, %tid.x;
	mad.lo.s32 	%r1, %r15, %r16, %r17;
	mul.lo.s32 	%r18, %r8, %r7;
	setp.ge.s32	%p1, %r1, %r18;
	@%p1 bra 	BB50_6;

	cvta.to.global.u64 	%rd8, %rd4;
	div.s32 	%r2, %r1, %r7;
	mul.lo.s32 	%r3, %r2, %r7;
	sub.s32 	%r4, %r1, %r3;
	mul.wide.s32 	%rd9, %r2, 4;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.u32 	%r19, [%rd10];
	setp.eq.s32	%p2, %r19, 0;
	@%p2 bra 	BB50_6;

	cvta.to.global.u64 	%rd11, %rd2;
	cvta.to.global.u64 	%rd12, %rd6;
	cvta.to.global.u64 	%rd13, %rd5;
	add.s64 	%rd15, %rd13, %rd9;
	ld.global.u32 	%r20, [%rd15];
	min.s32 	%r21, %r6, %r20;
	add.s64 	%rd16, %rd12, %rd9;
	ld.global.u32 	%r22, [%rd16];
	add.s32 	%r23, %r22, %r21;
	add.s32 	%r5, %r23, -2;
	mad.lo.s32 	%r24, %r5, %r7, %r4;
	mul.wide.s32 	%rd17, %r24, 4;
	add.s64 	%rd1, %rd11, %rd17;
	setp.eq.s32	%p3, %r1, %r3;
	@%p3 bra 	BB50_5;
	bra.uni 	BB50_3;

BB50_5:
	cvta.to.global.u64 	%rd21, %rd3;
	ld.global.f32 	%f5, [%rd1];
	add.f32 	%f6, %f5, %f1;
	st.global.f32 	[%rd1], %f6;
	add.s64 	%rd23, %rd21, %rd9;
	mov.u32 	%r26, 1;
	st.global.u32 	[%rd23], %r26;
	bra.uni 	BB50_6;

BB50_3:
	setp.lt.s32	%p4, %r4, 3;
	@%p4 bra 	BB50_6;

	cvta.to.global.u64 	%rd18, %rd7;
	add.s64 	%rd20, %rd18, %rd17;
	ld.global.f32 	%f2, [%rd20];
	ld.global.f32 	%f3, [%rd1];
	fma.rn.f32 	%f4, %f2, %f1, %f3;
	st.global.f32 	[%rd1], %f4;

BB50_6:
	ret;
}

	// .globl	gpu_face_update_dZ
.visible .entry gpu_face_update_dZ(
	.param .u64 gpu_face_update_dZ_param_0,
	.param .u64 gpu_face_update_dZ_param_1,
	.param .u64 gpu_face_update_dZ_param_2,
	.param .u64 gpu_face_update_dZ_param_3,
	.param .u64 gpu_face_update_dZ_param_4,
	.param .u32 gpu_face_update_dZ_param_5,
	.param .u32 gpu_face_update_dZ_param_6
)
{
	.reg .pred 	%p<22>;
	.reg .f32 	%f<15>;
	.reg .b32 	%r<87>;
	.reg .b64 	%rd<60>;


	ld.param.u64 	%rd5, [gpu_face_update_dZ_param_0];
	ld.param.u64 	%rd6, [gpu_face_update_dZ_param_1];
	ld.param.u64 	%rd7, [gpu_face_update_dZ_param_2];
	ld.param.u64 	%rd9, [gpu_face_update_dZ_param_3];
	ld.param.u64 	%rd8, [gpu_face_update_dZ_param_4];
	ld.param.u32 	%r20, [gpu_face_update_dZ_param_6];
	cvta.to.global.u64 	%rd1, %rd9;
	mov.u32 	%r21, %ntid.y;
	mov.u32 	%r22, %ctaid.y;
	mov.u32 	%r23, %tid.y;
	mad.lo.s32 	%r24, %r21, %r22, %r23;
	mov.u32 	%r25, %nctaid.x;
	mov.u32 	%r26, %ctaid.x;
	mad.lo.s32 	%r27, %r24, %r25, %r26;
	mov.u32 	%r28, %ntid.x;
	mov.u32 	%r29, %tid.x;
	mad.lo.s32 	%r1, %r27, %r28, %r29;
	setp.ge.s32	%p1, %r1, %r20;
	@%p1 bra 	BB51_12;

	cvta.to.global.u64 	%rd10, %rd6;
	mul.wide.s32 	%rd11, %r1, 4;
	add.s64 	%rd12, %rd10, %rd11;
	cvta.to.global.u64 	%rd13, %rd7;
	add.s64 	%rd2, %rd13, %rd11;
	ld.global.u32 	%r2, [%rd12];
	setp.lt.s32	%p2, %r2, 1;
	@%p2 bra 	BB51_12;

	ld.global.u32 	%r3, [%rd2];
	add.s32 	%r4, %r3, -1;
	and.b32  	%r5, %r2, 3;
	setp.eq.s32	%p3, %r5, 0;
	mov.u32 	%r86, 0;
	@%p3 bra 	BB51_9;

	setp.eq.s32	%p4, %r5, 1;
	mov.u32 	%r81, 0;
	@%p4 bra 	BB51_8;

	setp.eq.s32	%p5, %r5, 2;
	mov.u32 	%r81, 1;
	@%p5 bra 	BB51_5;
	bra.uni 	BB51_6;

BB51_5:
	mov.u32 	%r3, %r4;
	bra.uni 	BB51_7;

BB51_6:
	shl.b32 	%r34, %r4, 1;
	mul.wide.s32 	%rd14, %r34, 4;
	add.s64 	%rd15, %rd1, %rd14;
	ld.global.u32 	%r35, [%rd15];
	add.s32 	%r36, %r35, -1;
	ld.global.u32 	%r37, [%rd15+4];
	add.s32 	%r38, %r37, -1;
	setp.lt.s32	%p6, %r36, 0;
	selp.b32	%r39, %r38, %r36, %p6;
	setp.lt.s32	%p7, %r38, 0;
	selp.b32	%r40, %r39, %r38, %p7;
	cvta.to.global.u64 	%rd16, %rd8;
	mul.wide.s32 	%rd17, %r39, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.f32 	%f1, [%rd18];
	cvta.to.global.u64 	%rd19, %rd5;
	add.s64 	%rd20, %rd19, %rd14;
	st.global.f32 	[%rd20], %f1;
	mul.wide.s32 	%rd21, %r40, 4;
	add.s64 	%rd22, %rd16, %rd21;
	ld.global.f32 	%f2, [%rd22];
	st.global.f32 	[%rd20+4], %f2;
	mov.u32 	%r81, 2;

BB51_7:
	shl.b32 	%r41, %r3, 1;
	mul.wide.s32 	%rd23, %r41, 4;
	add.s64 	%rd24, %rd1, %rd23;
	ld.global.u32 	%r42, [%rd24];
	add.s32 	%r43, %r42, -1;
	ld.global.u32 	%r44, [%rd24+4];
	add.s32 	%r45, %r44, -1;
	setp.lt.s32	%p8, %r43, 0;
	selp.b32	%r46, %r45, %r43, %p8;
	setp.lt.s32	%p9, %r45, 0;
	selp.b32	%r47, %r46, %r45, %p9;
	cvta.to.global.u64 	%rd25, %rd8;
	mul.wide.s32 	%rd26, %r46, 4;
	add.s64 	%rd27, %rd25, %rd26;
	ld.global.f32 	%f3, [%rd27];
	cvta.to.global.u64 	%rd28, %rd5;
	add.s64 	%rd29, %rd28, %rd23;
	st.global.f32 	[%rd29], %f3;
	mul.wide.s32 	%rd30, %r47, 4;
	add.s64 	%rd31, %rd25, %rd30;
	ld.global.f32 	%f4, [%rd31];
	st.global.f32 	[%rd29+4], %f4;
	add.s32 	%r4, %r3, 1;

BB51_8:
	shl.b32 	%r48, %r4, 1;
	mul.wide.s32 	%rd32, %r48, 4;
	add.s64 	%rd33, %rd1, %rd32;
	ld.global.u32 	%r49, [%rd33];
	add.s32 	%r50, %r49, -1;
	ld.global.u32 	%r51, [%rd33+4];
	add.s32 	%r52, %r51, -1;
	setp.lt.s32	%p10, %r50, 0;
	selp.b32	%r53, %r52, %r50, %p10;
	setp.lt.s32	%p11, %r52, 0;
	selp.b32	%r54, %r53, %r52, %p11;
	cvta.to.global.u64 	%rd34, %rd8;
	mul.wide.s32 	%rd35, %r53, 4;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.f32 	%f5, [%rd36];
	cvta.to.global.u64 	%rd37, %rd5;
	add.s64 	%rd38, %rd37, %rd32;
	st.global.f32 	[%rd38], %f5;
	mul.wide.s32 	%rd39, %r54, 4;
	add.s64 	%rd40, %rd34, %rd39;
	ld.global.f32 	%f6, [%rd40];
	st.global.f32 	[%rd38+4], %f6;
	add.s32 	%r4, %r4, 1;
	add.s32 	%r86, %r81, 1;

BB51_9:
	setp.lt.u32	%p12, %r2, 4;
	@%p12 bra 	BB51_12;

	shl.b32 	%r85, %r4, 1;
	cvta.to.global.u64 	%rd3, %rd8;
	cvta.to.global.u64 	%rd4, %rd5;

BB51_11:
	mul.wide.s32 	%rd41, %r85, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.u32 	%r55, [%rd42];
	add.s32 	%r56, %r55, -1;
	ld.global.u32 	%r57, [%rd42+4];
	add.s32 	%r58, %r57, -1;
	setp.lt.s32	%p13, %r56, 0;
	selp.b32	%r59, %r58, %r56, %p13;
	setp.lt.s32	%p14, %r58, 0;
	selp.b32	%r60, %r59, %r58, %p14;
	mul.wide.s32 	%rd43, %r59, 4;
	add.s64 	%rd44, %rd3, %rd43;
	ld.global.f32 	%f7, [%rd44];
	add.s64 	%rd45, %rd4, %rd41;
	st.global.f32 	[%rd45], %f7;
	mul.wide.s32 	%rd46, %r60, 4;
	add.s64 	%rd47, %rd3, %rd46;
	ld.global.f32 	%f8, [%rd47];
	st.global.f32 	[%rd45+4], %f8;
	ld.global.u32 	%r61, [%rd42+8];
	add.s32 	%r62, %r61, -1;
	ld.global.u32 	%r63, [%rd42+12];
	add.s32 	%r64, %r63, -1;
	setp.lt.s32	%p15, %r62, 0;
	selp.b32	%r65, %r64, %r62, %p15;
	setp.lt.s32	%p16, %r64, 0;
	selp.b32	%r66, %r65, %r64, %p16;
	mul.wide.s32 	%rd48, %r65, 4;
	add.s64 	%rd49, %rd3, %rd48;
	ld.global.f32 	%f9, [%rd49];
	st.global.f32 	[%rd45+8], %f9;
	mul.wide.s32 	%rd50, %r66, 4;
	add.s64 	%rd51, %rd3, %rd50;
	ld.global.f32 	%f10, [%rd51];
	st.global.f32 	[%rd45+12], %f10;
	ld.global.u32 	%r67, [%rd42+16];
	add.s32 	%r68, %r67, -1;
	ld.global.u32 	%r69, [%rd42+20];
	add.s32 	%r70, %r69, -1;
	setp.lt.s32	%p17, %r68, 0;
	selp.b32	%r71, %r70, %r68, %p17;
	setp.lt.s32	%p18, %r70, 0;
	selp.b32	%r72, %r71, %r70, %p18;
	mul.wide.s32 	%rd52, %r71, 4;
	add.s64 	%rd53, %rd3, %rd52;
	ld.global.f32 	%f11, [%rd53];
	st.global.f32 	[%rd45+16], %f11;
	mul.wide.s32 	%rd54, %r72, 4;
	add.s64 	%rd55, %rd3, %rd54;
	ld.global.f32 	%f12, [%rd55];
	st.global.f32 	[%rd45+20], %f12;
	ld.global.u32 	%r73, [%rd42+24];
	add.s32 	%r74, %r73, -1;
	ld.global.u32 	%r75, [%rd42+28];
	add.s32 	%r76, %r75, -1;
	setp.lt.s32	%p19, %r74, 0;
	selp.b32	%r77, %r76, %r74, %p19;
	setp.lt.s32	%p20, %r76, 0;
	selp.b32	%r78, %r77, %r76, %p20;
	mul.wide.s32 	%rd56, %r77, 4;
	add.s64 	%rd57, %rd3, %rd56;
	ld.global.f32 	%f13, [%rd57];
	st.global.f32 	[%rd45+24], %f13;
	mul.wide.s32 	%rd58, %r78, 4;
	add.s64 	%rd59, %rd3, %rd58;
	ld.global.f32 	%f14, [%rd59];
	st.global.f32 	[%rd45+28], %f14;
	add.s32 	%r85, %r85, 8;
	add.s32 	%r86, %r86, 4;
	setp.lt.s32	%p21, %r86, %r2;
	@%p21 bra 	BB51_11;

BB51_12:
	ret;
}

	// .globl	gpu_face_update_dZb_2d
.visible .entry gpu_face_update_dZb_2d(
	.param .u64 gpu_face_update_dZb_2d_param_0,
	.param .u64 gpu_face_update_dZb_2d_param_1,
	.param .u32 gpu_face_update_dZb_2d_param_2
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<4>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [gpu_face_update_dZb_2d_param_0];
	ld.param.u64 	%rd2, [gpu_face_update_dZb_2d_param_1];
	ld.param.u32 	%r2, [gpu_face_update_dZb_2d_param_2];
	mov.u32 	%r3, %ntid.y;
	mov.u32 	%r4, %ctaid.y;
	mov.u32 	%r5, %tid.y;
	mad.lo.s32 	%r6, %r3, %r4, %r5;
	mov.u32 	%r7, %nctaid.x;
	mov.u32 	%r8, %ctaid.x;
	mad.lo.s32 	%r9, %r6, %r7, %r8;
	mov.u32 	%r10, %ntid.x;
	mov.u32 	%r11, %tid.x;
	mad.lo.s32 	%r1, %r9, %r10, %r11;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB52_2;

	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	shl.b32 	%r12, %r1, 1;
	mul.wide.s32 	%rd5, %r12, 4;
	add.s64 	%rd6, %rd3, %rd5;
	ld.global.f32 	%f1, [%rd6];
	ld.global.f32 	%f2, [%rd6+4];
	sub.f32 	%f3, %f2, %f1;
	mul.wide.s32 	%rd7, %r1, 4;
	add.s64 	%rd8, %rd4, %rd7;
	st.global.f32 	[%rd8], %f3;

BB52_2:
	ret;
}

	// .globl	gpu_face_update_dZb_3dFixed
.visible .entry gpu_face_update_dZb_3dFixed(
	.param .u64 gpu_face_update_dZb_3dFixed_param_0,
	.param .u64 gpu_face_update_dZb_3dFixed_param_1,
	.param .u64 gpu_face_update_dZb_3dFixed_param_2,
	.param .u64 gpu_face_update_dZb_3dFixed_param_3,
	.param .u32 gpu_face_update_dZb_3dFixed_param_4
)
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<4>;
	.reg .b32 	%r<19>;
	.reg .b64 	%rd<19>;


	ld.param.u64 	%rd5, [gpu_face_update_dZb_3dFixed_param_0];
	ld.param.u64 	%rd6, [gpu_face_update_dZb_3dFixed_param_1];
	ld.param.u64 	%rd8, [gpu_face_update_dZb_3dFixed_param_2];
	ld.param.u64 	%rd7, [gpu_face_update_dZb_3dFixed_param_3];
	ld.param.u32 	%r3, [gpu_face_update_dZb_3dFixed_param_4];
	cvta.to.global.u64 	%rd1, %rd8;
	mov.u32 	%r4, %ntid.y;
	mov.u32 	%r5, %ctaid.y;
	mov.u32 	%r6, %tid.y;
	mad.lo.s32 	%r7, %r4, %r5, %r6;
	mov.u32 	%r8, %nctaid.x;
	mov.u32 	%r9, %ctaid.x;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %ntid.x;
	mov.u32 	%r12, %tid.x;
	mad.lo.s32 	%r1, %r10, %r11, %r12;
	setp.ge.s32	%p1, %r1, %r3;
	@%p1 bra 	BB53_5;

	cvta.to.global.u64 	%rd9, %rd5;
	cvta.to.global.u64 	%rd2, %rd6;
	shl.b32 	%r2, %r1, 1;
	mul.wide.s32 	%rd10, %r2, 4;
	add.s64 	%rd11, %rd1, %rd10;
	ld.global.u32 	%r13, [%rd11];
	mul.wide.s32 	%rd12, %r1, 4;
	add.s64 	%rd3, %rd9, %rd12;
	setp.lt.s32	%p2, %r13, 1;
	@%p2 bra 	BB53_3;

	add.s64 	%rd4, %rd2, %rd12;
	add.s32 	%r14, %r2, 1;
	mul.wide.s32 	%rd14, %r14, 4;
	add.s64 	%rd15, %rd1, %rd14;
	ld.global.u32 	%r15, [%rd15];
	setp.gt.s32	%p3, %r15, 0;
	@%p3 bra 	BB53_4;
	bra.uni 	BB53_3;

BB53_4:
	cvta.to.global.u64 	%rd16, %rd7;
	ld.global.u32 	%r17, [%rd4];
	shl.b32 	%r18, %r17, 1;
	mul.wide.s32 	%rd17, %r18, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.f32 	%f1, [%rd18+-8];
	ld.global.f32 	%f2, [%rd18+-4];
	sub.f32 	%f3, %f2, %f1;
	st.global.f32 	[%rd3], %f3;
	bra.uni 	BB53_5;

BB53_3:
	mov.u32 	%r16, 0;
	st.global.u32 	[%rd3], %r16;

BB53_5:
	ret;
}

	// .globl	gpu_face_update_dZb_3dSigma
.visible .entry gpu_face_update_dZb_3dSigma(
	.param .u64 gpu_face_update_dZb_3dSigma_param_0,
	.param .u64 gpu_face_update_dZb_3dSigma_param_1,
	.param .u64 gpu_face_update_dZb_3dSigma_param_2,
	.param .u64 gpu_face_update_dZb_3dSigma_param_3,
	.param .u64 gpu_face_update_dZb_3dSigma_param_4,
	.param .u32 gpu_face_update_dZb_3dSigma_param_5
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<6>;
	.reg .b32 	%r<19>;
	.reg .f64 	%fd<6>;
	.reg .b64 	%rd<20>;


	ld.param.u64 	%rd1, [gpu_face_update_dZb_3dSigma_param_0];
	ld.param.u64 	%rd2, [gpu_face_update_dZb_3dSigma_param_1];
	ld.param.u64 	%rd3, [gpu_face_update_dZb_3dSigma_param_2];
	ld.param.u64 	%rd4, [gpu_face_update_dZb_3dSigma_param_3];
	ld.param.u64 	%rd5, [gpu_face_update_dZb_3dSigma_param_4];
	ld.param.u32 	%r2, [gpu_face_update_dZb_3dSigma_param_5];
	mov.u32 	%r3, %ntid.y;
	mov.u32 	%r4, %ctaid.y;
	mov.u32 	%r5, %tid.y;
	mad.lo.s32 	%r6, %r3, %r4, %r5;
	mov.u32 	%r7, %nctaid.x;
	mov.u32 	%r8, %ctaid.x;
	mad.lo.s32 	%r9, %r6, %r7, %r8;
	mov.u32 	%r10, %ntid.x;
	mov.u32 	%r11, %tid.x;
	mad.lo.s32 	%r1, %r9, %r10, %r11;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB54_2;

	cvta.to.global.u64 	%rd6, %rd4;
	cvta.to.global.u64 	%rd7, %rd2;
	mul.wide.s32 	%rd8, %r1, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.u32 	%r12, [%rd9];
	add.s32 	%r13, %r12, -1;
	cvta.to.global.u64 	%rd10, %rd3;
	mul.wide.s32 	%rd11, %r13, 4;
	add.s64 	%rd12, %rd10, %rd11;
	shl.b32 	%r14, %r13, 1;
	add.s32 	%r15, %r14, 1;
	mul.wide.s32 	%rd13, %r15, 4;
	add.s64 	%rd14, %rd6, %rd13;
	ld.global.f32 	%f1, [%rd14+-4];
	ld.global.f32 	%f2, [%rd14];
	sub.f32 	%f3, %f2, %f1;
	add.s32 	%r16, %r1, 2;
	ld.global.u32 	%r17, [%rd12];
	sub.s32 	%r18, %r16, %r17;
	cvta.to.global.u64 	%rd15, %rd5;
	mul.wide.s32 	%rd16, %r18, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.f32 	%f4, [%rd17];
	cvt.f64.f32	%fd1, %f4;
	mov.f64 	%fd2, 0d3FF0000000000000;
	sub.f64 	%fd3, %fd2, %fd1;
	cvt.f64.f32	%fd4, %f3;
	mul.f64 	%fd5, %fd4, %fd3;
	cvt.rn.f32.f64	%f5, %fd5;
	cvta.to.global.u64 	%rd18, %rd1;
	add.s64 	%rd19, %rd18, %rd8;
	st.global.f32 	[%rd19], %f5;

BB54_2:
	ret;
}

	// .globl	gpu_face_update_dZb_3dZCoord
.visible .entry gpu_face_update_dZb_3dZCoord(
	.param .u64 gpu_face_update_dZb_3dZCoord_param_0,
	.param .u64 gpu_face_update_dZb_3dZCoord_param_1,
	.param .u64 gpu_face_update_dZb_3dZCoord_param_2,
	.param .u64 gpu_face_update_dZb_3dZCoord_param_3,
	.param .u64 gpu_face_update_dZb_3dZCoord_param_4,
	.param .u64 gpu_face_update_dZb_3dZCoord_param_5,
	.param .u32 gpu_face_update_dZb_3dZCoord_param_6,
	.param .u32 gpu_face_update_dZb_3dZCoord_param_7,
	.param .f32 gpu_face_update_dZb_3dZCoord_param_8,
	.param .f32 gpu_face_update_dZb_3dZCoord_param_9
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<23>;


	ld.param.u64 	%rd3, [gpu_face_update_dZb_3dZCoord_param_0];
	ld.param.u64 	%rd4, [gpu_face_update_dZb_3dZCoord_param_1];
	ld.param.u64 	%rd5, [gpu_face_update_dZb_3dZCoord_param_2];
	ld.param.u64 	%rd6, [gpu_face_update_dZb_3dZCoord_param_3];
	ld.param.u64 	%rd7, [gpu_face_update_dZb_3dZCoord_param_4];
	ld.param.u64 	%rd8, [gpu_face_update_dZb_3dZCoord_param_5];
	ld.param.u32 	%r4, [gpu_face_update_dZb_3dZCoord_param_6];
	ld.param.u32 	%r3, [gpu_face_update_dZb_3dZCoord_param_7];
	ld.param.f32 	%f1, [gpu_face_update_dZb_3dZCoord_param_8];
	ld.param.f32 	%f2, [gpu_face_update_dZb_3dZCoord_param_9];
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ctaid.y;
	mov.u32 	%r7, %tid.y;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	mov.u32 	%r9, %nctaid.x;
	mov.u32 	%r10, %ctaid.x;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	mad.lo.s32 	%r1, %r11, %r12, %r13;
	setp.ge.s32	%p1, %r1, %r4;
	@%p1 bra 	BB55_6;

	cvta.to.global.u64 	%rd9, %rd7;
	cvta.to.global.u64 	%rd10, %rd3;
	cvta.to.global.u64 	%rd11, %rd5;
	mul.wide.s32 	%rd12, %r1, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.u32 	%r14, [%rd13];
	add.s32 	%r15, %r14, -1;
	cvta.to.global.u64 	%rd14, %rd6;
	mul.wide.s32 	%rd15, %r15, 4;
	add.s64 	%rd16, %rd14, %rd15;
	add.s32 	%r16, %r1, 1;
	ld.global.u32 	%r17, [%rd16];
	sub.s32 	%r2, %r16, %r17;
	cvta.to.global.u64 	%rd17, %rd4;
	add.s64 	%rd18, %rd17, %rd15;
	ld.global.u32 	%r18, [%rd18];
	setp.eq.s32	%p2, %r18, %r3;
	add.s64 	%rd1, %rd10, %rd12;
	shl.b32 	%r19, %r15, 1;
	mul.wide.s32 	%rd19, %r19, 4;
	add.s64 	%rd2, %rd9, %rd19;
	@%p2 bra 	BB55_5;
	bra.uni 	BB55_2;

BB55_5:
	ld.global.f32 	%f14, [%rd2];
	ld.global.f32 	%f15, [%rd2+4];
	sub.f32 	%f16, %f15, %f14;
	add.s32 	%r22, %r2, 1;
	cvt.rn.f32.s32	%f17, %r22;
	mul.f32 	%f18, %f17, %f2;
	mul.f32 	%f19, %f18, %f16;
	st.global.f32 	[%rd1], %f19;
	bra.uni 	BB55_6;

BB55_2:
	setp.lt.s32	%p3, %r2, %r3;
	@%p3 bra 	BB55_4;
	bra.uni 	BB55_3;

BB55_4:
	ld.global.f32 	%f6, [%rd2+4];
	setp.gt.f32	%p4, %f6, %f1;
	selp.f32	%f7, %f6, %f1, %p4;
	ld.global.f32 	%f8, [%rd2];
	setp.gt.f32	%p5, %f8, %f1;
	selp.f32	%f9, %f8, %f1, %p5;
	sub.f32 	%f10, %f7, %f9;
	add.s32 	%r21, %r2, 1;
	cvt.rn.f32.s32	%f11, %r21;
	mul.f32 	%f12, %f11, %f2;
	mul.f32 	%f13, %f12, %f10;
	st.global.f32 	[%rd1], %f13;
	bra.uni 	BB55_6;

BB55_3:
	cvta.to.global.u64 	%rd20, %rd8;
	shl.b32 	%r20, %r1, 1;
	mul.wide.s32 	%rd21, %r20, 4;
	add.s64 	%rd22, %rd20, %rd21;
	ld.global.f32 	%f3, [%rd22+4];
	ld.global.f32 	%f4, [%rd22];
	sub.f32 	%f5, %f4, %f3;
	st.global.f32 	[%rd1], %f5;

BB55_6:
	ret;
}

	// .globl	gpu_face_setu_step1a
.visible .entry gpu_face_setu_step1a(
	.param .u64 gpu_face_setu_step1a_param_0,
	.param .u64 gpu_face_setu_step1a_param_1,
	.param .u64 gpu_face_setu_step1a_param_2,
	.param .u64 gpu_face_setu_step1a_param_3,
	.param .u64 gpu_face_setu_step1a_param_4,
	.param .u32 gpu_face_setu_step1a_param_5,
	.param .u32 gpu_face_setu_step1a_param_6
)
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<24>;
	.reg .b64 	%rd<19>;


	ld.param.u64 	%rd2, [gpu_face_setu_step1a_param_0];
	ld.param.u64 	%rd3, [gpu_face_setu_step1a_param_1];
	ld.param.u64 	%rd4, [gpu_face_setu_step1a_param_2];
	ld.param.u64 	%rd5, [gpu_face_setu_step1a_param_4];
	ld.param.u32 	%r5, [gpu_face_setu_step1a_param_5];
	ld.param.u32 	%r6, [gpu_face_setu_step1a_param_6];
	cvta.to.global.u64 	%rd1, %rd5;
	mov.u32 	%r7, %ntid.y;
	mov.u32 	%r8, %ctaid.y;
	mov.u32 	%r9, %tid.y;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %nctaid.x;
	mov.u32 	%r12, %ctaid.x;
	mad.lo.s32 	%r13, %r10, %r11, %r12;
	mov.u32 	%r14, %ntid.x;
	mov.u32 	%r15, %tid.x;
	mad.lo.s32 	%r1, %r13, %r14, %r15;
	mul.lo.s32 	%r16, %r6, %r5;
	setp.ge.s32	%p1, %r1, %r16;
	@%p1 bra 	BB56_5;

	cvta.to.global.u64 	%rd6, %rd4;
	div.s32 	%r17, %r1, %r5;
	mul.lo.s32 	%r18, %r17, %r5;
	sub.s32 	%r2, %r1, %r18;
	shl.b32 	%r19, %r17, 1;
	mul.wide.s32 	%rd7, %r19, 4;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.u32 	%r20, [%rd8];
	add.s32 	%r3, %r20, -1;
	ld.global.u32 	%r21, [%rd8+4];
	add.s32 	%r4, %r21, -1;
	setp.lt.s32	%p2, %r3, 0;
	@%p2 bra 	BB56_3;

	cvta.to.global.u64 	%rd9, %rd2;
	mad.lo.s32 	%r22, %r3, %r5, %r2;
	mul.wide.s32 	%rd10, %r22, 4;
	add.s64 	%rd11, %rd1, %rd10;
	ld.global.f32 	%f1, [%rd11];
	mul.wide.s32 	%rd12, %r1, 4;
	add.s64 	%rd13, %rd9, %rd12;
	st.global.f32 	[%rd13], %f1;

BB56_3:
	setp.lt.s32	%p3, %r4, 0;
	@%p3 bra 	BB56_5;

	cvta.to.global.u64 	%rd14, %rd3;
	mad.lo.s32 	%r23, %r4, %r5, %r2;
	mul.wide.s32 	%rd15, %r23, 4;
	add.s64 	%rd16, %rd1, %rd15;
	ld.global.f32 	%f2, [%rd16];
	mul.wide.s32 	%rd17, %r1, 4;
	add.s64 	%rd18, %rd14, %rd17;
	st.global.f32 	[%rd18], %f2;

BB56_5:
	ret;
}

	// .globl	gpu_face_setu_step1b
.visible .entry gpu_face_setu_step1b(
	.param .u64 gpu_face_setu_step1b_param_0,
	.param .u64 gpu_face_setu_step1b_param_1,
	.param .u64 gpu_face_setu_step1b_param_2,
	.param .u64 gpu_face_setu_step1b_param_3,
	.param .u64 gpu_face_setu_step1b_param_4,
	.param .u32 gpu_face_setu_step1b_param_5,
	.param .u32 gpu_face_setu_step1b_param_6
)
{
	.reg .pred 	%p<8>;
	.reg .f32 	%f<49>;
	.reg .b32 	%r<30>;
	.reg .b64 	%rd<36>;


	ld.param.u64 	%rd7, [gpu_face_setu_step1b_param_0];
	ld.param.u64 	%rd4, [gpu_face_setu_step1b_param_1];
	ld.param.u64 	%rd5, [gpu_face_setu_step1b_param_2];
	ld.param.u64 	%rd6, [gpu_face_setu_step1b_param_3];
	ld.param.u32 	%r6, [gpu_face_setu_step1b_param_5];
	ld.param.u32 	%r7, [gpu_face_setu_step1b_param_6];
	cvta.to.global.u64 	%rd1, %rd7;
	mov.u32 	%r8, %ntid.y;
	mov.u32 	%r9, %ctaid.y;
	mov.u32 	%r10, %tid.y;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %nctaid.x;
	mov.u32 	%r13, %ctaid.x;
	mad.lo.s32 	%r14, %r11, %r12, %r13;
	mov.u32 	%r15, %ntid.x;
	mov.u32 	%r16, %tid.x;
	mad.lo.s32 	%r1, %r14, %r15, %r16;
	mul.lo.s32 	%r17, %r7, %r6;
	setp.ge.s32	%p1, %r1, %r17;
	@%p1 bra 	BB57_13;

	cvta.to.global.u64 	%rd8, %rd4;
	cvta.to.global.u64 	%rd9, %rd6;
	cvta.to.global.u64 	%rd10, %rd5;
	div.s32 	%r18, %r1, %r6;
	mul.lo.s32 	%r2, %r18, %r6;
	sub.s32 	%r3, %r1, %r2;
	shl.b32 	%r19, %r18, 1;
	mul.wide.s32 	%rd11, %r19, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.u32 	%r20, [%rd12];
	add.s32 	%r21, %r20, -1;
	ld.global.u32 	%r4, [%rd12+4];
	add.s64 	%rd2, %rd9, %rd11;
	mul.wide.s32 	%rd13, %r1, 4;
	add.s64 	%rd3, %rd8, %rd13;
	setp.gt.s32	%p2, %r21, -1;
	@%p2 bra 	BB57_7;

	ld.global.f32 	%f1, [%rd2];
	ld.global.f32 	%f2, [%rd2+4];
	setp.eq.s32	%p3, %r3, 1;
	@%p3 bra 	BB57_6;
	bra.uni 	BB57_3;

BB57_6:
	add.s32 	%r25, %r2, 1;
	mul.wide.s32 	%rd22, %r25, 4;
	add.s64 	%rd23, %rd8, %rd22;
	ld.global.f32 	%f16, [%rd23];
	ld.global.f32 	%f17, [%rd23+4];
	mul.f32 	%f18, %f2, %f17;
	fma.rn.f32 	%f19, %f1, %f16, %f18;
	mul.f32 	%f20, %f2, %f16;
	mul.f32 	%f21, %f1, %f17;
	sub.f32 	%f22, %f21, %f20;
	mul.f32 	%f23, %f1, %f19;
	neg.f32 	%f24, %f23;
	mul.f32 	%f25, %f2, %f22;
	sub.f32 	%f26, %f24, %f25;
	add.s64 	%rd24, %rd1, %rd22;
	st.global.f32 	[%rd24], %f26;
	bra.uni 	BB57_7;

BB57_3:
	setp.eq.s32	%p4, %r3, 2;
	@%p4 bra 	BB57_5;
	bra.uni 	BB57_4;

BB57_5:
	add.s32 	%r23, %r2, 1;
	mul.wide.s32 	%rd17, %r23, 4;
	add.s64 	%rd18, %rd8, %rd17;
	ld.global.f32 	%f6, [%rd18];
	ld.global.f32 	%f7, [%rd18+4];
	mul.f32 	%f8, %f2, %f7;
	fma.rn.f32 	%f9, %f1, %f6, %f8;
	mul.f32 	%f10, %f2, %f6;
	mul.f32 	%f11, %f1, %f7;
	sub.f32 	%f12, %f11, %f10;
	mul.f32 	%f13, %f2, %f9;
	mul.f32 	%f14, %f1, %f12;
	sub.f32 	%f15, %f14, %f13;
	add.s32 	%r24, %r2, 2;
	mul.wide.s32 	%rd19, %r24, 4;
	add.s64 	%rd20, %rd1, %rd19;
	st.global.f32 	[%rd20], %f15;
	bra.uni 	BB57_7;

BB57_4:
	add.s32 	%r22, %r3, %r2;
	ld.global.f32 	%f5, [%rd3];
	mul.wide.s32 	%rd14, %r22, 4;
	add.s64 	%rd15, %rd1, %rd14;
	st.global.f32 	[%rd15], %f5;

BB57_7:
	add.s32 	%r26, %r4, -1;
	setp.gt.s32	%p5, %r26, -1;
	@%p5 bra 	BB57_13;

	ld.global.f32 	%f3, [%rd2];
	ld.global.f32 	%f4, [%rd2+4];
	setp.eq.s32	%p6, %r3, 1;
	@%p6 bra 	BB57_12;
	bra.uni 	BB57_9;

BB57_12:
	add.s32 	%r29, %r2, 1;
	mul.wide.s32 	%rd32, %r29, 4;
	add.s64 	%rd33, %rd1, %rd32;
	ld.global.f32 	%f38, [%rd33];
	ld.global.f32 	%f39, [%rd33+4];
	mul.f32 	%f40, %f4, %f39;
	fma.rn.f32 	%f41, %f3, %f38, %f40;
	mul.f32 	%f42, %f4, %f38;
	mul.f32 	%f43, %f3, %f39;
	sub.f32 	%f44, %f43, %f42;
	mul.f32 	%f45, %f3, %f41;
	neg.f32 	%f46, %f45;
	mul.f32 	%f47, %f4, %f44;
	sub.f32 	%f48, %f46, %f47;
	add.s64 	%rd35, %rd8, %rd32;
	st.global.f32 	[%rd35], %f48;
	bra.uni 	BB57_13;

BB57_9:
	setp.eq.s32	%p7, %r3, 2;
	@%p7 bra 	BB57_11;
	bra.uni 	BB57_10;

BB57_11:
	add.s32 	%r27, %r2, 1;
	mul.wide.s32 	%rd27, %r27, 4;
	add.s64 	%rd28, %rd1, %rd27;
	ld.global.f32 	%f28, [%rd28];
	ld.global.f32 	%f29, [%rd28+4];
	mul.f32 	%f30, %f4, %f29;
	fma.rn.f32 	%f31, %f3, %f28, %f30;
	mul.f32 	%f32, %f4, %f28;
	mul.f32 	%f33, %f3, %f29;
	sub.f32 	%f34, %f33, %f32;
	mul.f32 	%f35, %f4, %f31;
	mul.f32 	%f36, %f3, %f34;
	sub.f32 	%f37, %f36, %f35;
	add.s32 	%r28, %r2, 2;
	mul.wide.s32 	%rd30, %r28, 4;
	add.s64 	%rd31, %rd8, %rd30;
	st.global.f32 	[%rd31], %f37;
	bra.uni 	BB57_13;

BB57_10:
	add.s64 	%rd26, %rd1, %rd13;
	ld.global.f32 	%f27, [%rd26];
	st.global.f32 	[%rd3], %f27;

BB57_13:
	ret;
}

	// .globl	gpu_face_rotate
.visible .entry gpu_face_rotate(
	.param .u64 gpu_face_rotate_param_0,
	.param .u64 gpu_face_rotate_param_1,
	.param .u64 gpu_face_rotate_param_2,
	.param .u64 gpu_face_rotate_param_3,
	.param .u32 gpu_face_rotate_param_4,
	.param .u32 gpu_face_rotate_param_5,
	.param .f32 gpu_face_rotate_param_6
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<15>;


	ld.param.u64 	%rd1, [gpu_face_rotate_param_0];
	ld.param.u64 	%rd2, [gpu_face_rotate_param_1];
	ld.param.u64 	%rd3, [gpu_face_rotate_param_2];
	ld.param.u64 	%rd4, [gpu_face_rotate_param_3];
	ld.param.u32 	%r2, [gpu_face_rotate_param_4];
	ld.param.u32 	%r3, [gpu_face_rotate_param_5];
	ld.param.f32 	%f1, [gpu_face_rotate_param_6];
	mov.u32 	%r4, %ntid.y;
	mov.u32 	%r5, %ctaid.y;
	mov.u32 	%r6, %tid.y;
	mad.lo.s32 	%r7, %r4, %r5, %r6;
	mov.u32 	%r8, %nctaid.x;
	mov.u32 	%r9, %ctaid.x;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %ntid.x;
	mov.u32 	%r12, %tid.x;
	mad.lo.s32 	%r1, %r10, %r11, %r12;
	setp.ge.s32	%p1, %r1, %r3;
	@%p1 bra 	BB58_2;

	cvta.to.global.u64 	%rd5, %rd2;
	cvta.to.global.u64 	%rd6, %rd4;
	cvta.to.global.u64 	%rd7, %rd1;
	cvta.to.global.u64 	%rd8, %rd3;
	shl.b32 	%r13, %r1, 1;
	mul.wide.s32 	%rd9, %r13, 4;
	add.s64 	%rd10, %rd8, %rd9;
	mul.lo.s32 	%r14, %r1, %r2;
	mul.wide.s32 	%rd11, %r14, 4;
	add.s64 	%rd12, %rd7, %rd11;
	ld.global.f32 	%f2, [%rd12+4];
	ld.global.f32 	%f3, [%rd10];
	ld.global.f32 	%f4, [%rd10+4];
	mul.f32 	%f5, %f4, %f1;
	ld.global.f32 	%f6, [%rd12+8];
	mul.f32 	%f7, %f5, %f6;
	fma.rn.f32 	%f8, %f3, %f2, %f7;
	st.global.f32 	[%rd12+4], %f8;
	mul.f32 	%f9, %f5, %f2;
	mul.f32 	%f10, %f3, %f6;
	sub.f32 	%f11, %f10, %f9;
	st.global.f32 	[%rd12+8], %f11;
	add.s64 	%rd13, %rd6, %rd9;
	add.s64 	%rd14, %rd5, %rd11;
	ld.global.f32 	%f12, [%rd14+4];
	ld.global.f32 	%f13, [%rd13];
	ld.global.f32 	%f14, [%rd13+4];
	mul.f32 	%f15, %f14, %f1;
	ld.global.f32 	%f16, [%rd14+8];
	mul.f32 	%f17, %f15, %f16;
	fma.rn.f32 	%f18, %f13, %f12, %f17;
	st.global.f32 	[%rd14+4], %f18;
	mul.f32 	%f19, %f15, %f12;
	mul.f32 	%f20, %f13, %f16;
	sub.f32 	%f21, %f20, %f19;
	st.global.f32 	[%rd14+8], %f21;

BB58_2:
	ret;
}

	// .globl	gpu_face_setu_step3
.visible .entry gpu_face_setu_step3(
	.param .u64 gpu_face_setu_step3_param_0,
	.param .u64 gpu_face_setu_step3_param_1,
	.param .u64 gpu_face_setu_step3_param_2,
	.param .u64 gpu_face_setu_step3_param_3,
	.param .u64 gpu_face_setu_step3_param_4,
	.param .u64 gpu_face_setu_step3_param_5,
	.param .u32 gpu_face_setu_step3_param_6,
	.param .u32 gpu_face_setu_step3_param_7
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<11>;
	.reg .b32 	%r<21>;
	.reg .b64 	%rd<30>;


	ld.param.u64 	%rd5, [gpu_face_setu_step3_param_0];
	ld.param.u64 	%rd6, [gpu_face_setu_step3_param_1];
	ld.param.u64 	%rd7, [gpu_face_setu_step3_param_2];
	ld.param.u64 	%rd8, [gpu_face_setu_step3_param_3];
	ld.param.u64 	%rd10, [gpu_face_setu_step3_param_4];
	ld.param.u64 	%rd9, [gpu_face_setu_step3_param_5];
	ld.param.u32 	%r3, [gpu_face_setu_step3_param_6];
	ld.param.u32 	%r4, [gpu_face_setu_step3_param_7];
	cvta.to.global.u64 	%rd1, %rd10;
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ctaid.y;
	mov.u32 	%r7, %tid.y;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	mov.u32 	%r9, %nctaid.x;
	mov.u32 	%r10, %ctaid.x;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	mad.lo.s32 	%r1, %r11, %r12, %r13;
	mul.lo.s32 	%r14, %r4, %r3;
	setp.ge.s32	%p1, %r1, %r14;
	@%p1 bra 	BB59_11;

	cvta.to.global.u64 	%rd11, %rd9;
	cvta.to.global.u64 	%rd12, %rd8;
	cvta.to.global.u64 	%rd13, %rd5;
	div.s32 	%r15, %r1, %r3;
	cvta.to.global.u64 	%rd14, %rd7;
	mul.wide.s32 	%rd15, %r15, 4;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.u32 	%r16, [%rd16];
	add.s32 	%r17, %r16, -1;
	mul.lo.s32 	%r2, %r15, %r3;
	mul.wide.s32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd12, %rd17;
	ld.global.f32 	%f1, [%rd18];
	setp.eq.s32	%p2, %r1, %r2;
	mul.wide.s32 	%rd19, %r1, 4;
	add.s64 	%rd2, %rd13, %rd19;
	shl.b32 	%r18, %r17, 1;
	mul.wide.s32 	%rd20, %r18, 4;
	add.s64 	%rd3, %rd11, %rd20;
	@%p2 bra 	BB59_5;
	bra.uni 	BB59_2;

BB59_5:
	ld.global.f32 	%f5, [%rd3];
	add.f32 	%f6, %f1, %f5;
	st.global.f32 	[%rd2], %f6;
	bra.uni 	BB59_6;

BB59_2:
	setp.gt.f32	%p3, %f1, 0f37480000;
	@%p3 bra 	BB59_4;
	bra.uni 	BB59_3;

BB59_4:
	add.s64 	%rd23, %rd12, %rd19;
	ld.global.f32 	%f3, [%rd23];
	div.rn.f32 	%f4, %f3, %f1;
	st.global.f32 	[%rd2], %f4;
	bra.uni 	BB59_6;

BB59_3:
	mov.u32 	%r19, 0;
	st.global.u32 	[%rd2], %r19;

BB59_6:
	add.s64 	%rd25, %rd1, %rd17;
	ld.global.f32 	%f2, [%rd25];
	cvta.to.global.u64 	%rd26, %rd6;
	add.s64 	%rd4, %rd26, %rd19;
	@%p2 bra 	BB59_10;
	bra.uni 	BB59_7;

BB59_10:
	ld.global.f32 	%f9, [%rd3+4];
	add.f32 	%f10, %f2, %f9;
	st.global.f32 	[%rd4], %f10;
	bra.uni 	BB59_11;

BB59_7:
	setp.gt.f32	%p5, %f2, 0f37480000;
	@%p5 bra 	BB59_9;
	bra.uni 	BB59_8;

BB59_9:
	add.s64 	%rd29, %rd1, %rd19;
	ld.global.f32 	%f7, [%rd29];
	div.rn.f32 	%f8, %f7, %f2;
	st.global.f32 	[%rd4], %f8;
	bra.uni 	BB59_11;

BB59_8:
	mov.u32 	%r20, 0;
	st.global.u32 	[%rd4], %r20;

BB59_11:
	ret;
}

	// .globl	gpu_face_setuk_step1a
.visible .entry gpu_face_setuk_step1a(
	.param .u64 gpu_face_setuk_step1a_param_0,
	.param .u64 gpu_face_setuk_step1a_param_1,
	.param .u64 gpu_face_setuk_step1a_param_2,
	.param .u64 gpu_face_setuk_step1a_param_3,
	.param .u64 gpu_face_setuk_step1a_param_4,
	.param .u64 gpu_face_setuk_step1a_param_5,
	.param .u32 gpu_face_setuk_step1a_param_6,
	.param .u32 gpu_face_setuk_step1a_param_7
)
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<32>;
	.reg .b64 	%rd<22>;


	ld.param.u64 	%rd3, [gpu_face_setuk_step1a_param_0];
	ld.param.u64 	%rd4, [gpu_face_setuk_step1a_param_1];
	ld.param.u64 	%rd5, [gpu_face_setuk_step1a_param_2];
	ld.param.u64 	%rd6, [gpu_face_setuk_step1a_param_3];
	ld.param.u64 	%rd7, [gpu_face_setuk_step1a_param_5];
	ld.param.u32 	%r5, [gpu_face_setuk_step1a_param_6];
	ld.param.u32 	%r6, [gpu_face_setuk_step1a_param_7];
	cvta.to.global.u64 	%rd1, %rd7;
	mov.u32 	%r7, %ntid.y;
	mov.u32 	%r8, %ctaid.y;
	mov.u32 	%r9, %tid.y;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %nctaid.x;
	mov.u32 	%r12, %ctaid.x;
	mad.lo.s32 	%r13, %r10, %r11, %r12;
	mov.u32 	%r14, %ntid.x;
	mov.u32 	%r15, %tid.x;
	mad.lo.s32 	%r1, %r13, %r14, %r15;
	mul.lo.s32 	%r16, %r6, %r5;
	setp.ge.s32	%p1, %r1, %r16;
	@%p1 bra 	BB60_5;

	cvta.to.global.u64 	%rd8, %rd5;
	cvta.to.global.u64 	%rd9, %rd6;
	div.s32 	%r17, %r1, %r5;
	mul.lo.s32 	%r18, %r17, %r5;
	sub.s32 	%r2, %r1, %r18;
	shl.b32 	%r19, %r17, 1;
	mul.wide.s32 	%rd10, %r19, 4;
	add.s64 	%rd11, %rd9, %rd10;
	ld.global.u32 	%r20, [%rd11];
	add.s32 	%r3, %r20, -1;
	ld.global.u32 	%r21, [%rd11+4];
	add.s32 	%r4, %r21, -1;
	add.s64 	%rd2, %rd8, %rd10;
	setp.lt.s32	%p2, %r3, 0;
	@%p2 bra 	BB60_3;

	cvta.to.global.u64 	%rd12, %rd3;
	ld.global.u32 	%r22, [%rd2];
	shl.b32 	%r23, %r3, 2;
	add.s32 	%r24, %r23, %r22;
	add.s32 	%r25, %r24, -1;
	mad.lo.s32 	%r26, %r25, %r5, %r2;
	mul.wide.s32 	%rd13, %r26, 4;
	add.s64 	%rd14, %rd1, %rd13;
	ld.global.f32 	%f1, [%rd14];
	mul.wide.s32 	%rd15, %r1, 4;
	add.s64 	%rd16, %rd12, %rd15;
	st.global.f32 	[%rd16], %f1;

BB60_3:
	setp.lt.s32	%p3, %r4, 0;
	@%p3 bra 	BB60_5;

	cvta.to.global.u64 	%rd17, %rd4;
	shl.b32 	%r27, %r4, 2;
	ld.global.u32 	%r28, [%rd2+4];
	add.s32 	%r29, %r27, %r28;
	add.s32 	%r30, %r29, -1;
	mad.lo.s32 	%r31, %r30, %r5, %r2;
	mul.wide.s32 	%rd18, %r31, 4;
	add.s64 	%rd19, %rd1, %rd18;
	ld.global.f32 	%f2, [%rd19];
	mul.wide.s32 	%rd20, %r1, 4;
	add.s64 	%rd21, %rd17, %rd20;
	st.global.f32 	[%rd21], %f2;

BB60_5:
	ret;
}

	// .globl	gpu_face_setuk_step1b
.visible .entry gpu_face_setuk_step1b(
	.param .u64 gpu_face_setuk_step1b_param_0,
	.param .u64 gpu_face_setuk_step1b_param_1,
	.param .u64 gpu_face_setuk_step1b_param_2,
	.param .u64 gpu_face_setuk_step1b_param_3,
	.param .u64 gpu_face_setuk_step1b_param_4,
	.param .u64 gpu_face_setuk_step1b_param_5,
	.param .u32 gpu_face_setuk_step1b_param_6,
	.param .u32 gpu_face_setuk_step1b_param_7
)
{
	.reg .pred 	%p<8>;
	.reg .f32 	%f<49>;
	.reg .b32 	%r<30>;
	.reg .b64 	%rd<36>;


	ld.param.u64 	%rd7, [gpu_face_setuk_step1b_param_0];
	ld.param.u64 	%rd4, [gpu_face_setuk_step1b_param_1];
	ld.param.u64 	%rd5, [gpu_face_setuk_step1b_param_3];
	ld.param.u64 	%rd6, [gpu_face_setuk_step1b_param_4];
	ld.param.u32 	%r6, [gpu_face_setuk_step1b_param_6];
	ld.param.u32 	%r7, [gpu_face_setuk_step1b_param_7];
	cvta.to.global.u64 	%rd1, %rd7;
	mov.u32 	%r8, %ntid.y;
	mov.u32 	%r9, %ctaid.y;
	mov.u32 	%r10, %tid.y;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %nctaid.x;
	mov.u32 	%r13, %ctaid.x;
	mad.lo.s32 	%r14, %r11, %r12, %r13;
	mov.u32 	%r15, %ntid.x;
	mov.u32 	%r16, %tid.x;
	mad.lo.s32 	%r1, %r14, %r15, %r16;
	mul.lo.s32 	%r17, %r7, %r6;
	setp.ge.s32	%p1, %r1, %r17;
	@%p1 bra 	BB61_13;

	cvta.to.global.u64 	%rd8, %rd4;
	cvta.to.global.u64 	%rd9, %rd6;
	cvta.to.global.u64 	%rd10, %rd5;
	div.s32 	%r18, %r1, %r6;
	mul.lo.s32 	%r2, %r18, %r6;
	sub.s32 	%r3, %r1, %r2;
	shl.b32 	%r19, %r18, 1;
	mul.wide.s32 	%rd11, %r19, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.u32 	%r20, [%rd12];
	add.s32 	%r21, %r20, -1;
	ld.global.u32 	%r4, [%rd12+4];
	add.s64 	%rd2, %rd9, %rd11;
	mul.wide.s32 	%rd13, %r1, 4;
	add.s64 	%rd3, %rd8, %rd13;
	setp.gt.s32	%p2, %r21, -1;
	@%p2 bra 	BB61_7;

	ld.global.f32 	%f1, [%rd2];
	ld.global.f32 	%f2, [%rd2+4];
	setp.eq.s32	%p3, %r3, 1;
	@%p3 bra 	BB61_6;
	bra.uni 	BB61_3;

BB61_6:
	add.s32 	%r25, %r2, 1;
	mul.wide.s32 	%rd22, %r25, 4;
	add.s64 	%rd23, %rd8, %rd22;
	ld.global.f32 	%f16, [%rd23];
	ld.global.f32 	%f17, [%rd23+4];
	mul.f32 	%f18, %f2, %f17;
	fma.rn.f32 	%f19, %f1, %f16, %f18;
	mul.f32 	%f20, %f2, %f16;
	mul.f32 	%f21, %f1, %f17;
	sub.f32 	%f22, %f21, %f20;
	mul.f32 	%f23, %f1, %f19;
	neg.f32 	%f24, %f23;
	mul.f32 	%f25, %f2, %f22;
	sub.f32 	%f26, %f24, %f25;
	add.s64 	%rd24, %rd1, %rd22;
	st.global.f32 	[%rd24], %f26;
	bra.uni 	BB61_7;

BB61_3:
	setp.eq.s32	%p4, %r3, 2;
	@%p4 bra 	BB61_5;
	bra.uni 	BB61_4;

BB61_5:
	add.s32 	%r23, %r2, 1;
	mul.wide.s32 	%rd17, %r23, 4;
	add.s64 	%rd18, %rd8, %rd17;
	ld.global.f32 	%f6, [%rd18];
	ld.global.f32 	%f7, [%rd18+4];
	mul.f32 	%f8, %f2, %f7;
	fma.rn.f32 	%f9, %f1, %f6, %f8;
	mul.f32 	%f10, %f2, %f6;
	mul.f32 	%f11, %f1, %f7;
	sub.f32 	%f12, %f11, %f10;
	mul.f32 	%f13, %f2, %f9;
	mul.f32 	%f14, %f1, %f12;
	sub.f32 	%f15, %f14, %f13;
	add.s32 	%r24, %r2, 2;
	mul.wide.s32 	%rd19, %r24, 4;
	add.s64 	%rd20, %rd1, %rd19;
	st.global.f32 	[%rd20], %f15;
	bra.uni 	BB61_7;

BB61_4:
	add.s32 	%r22, %r3, %r2;
	ld.global.f32 	%f5, [%rd3];
	mul.wide.s32 	%rd14, %r22, 4;
	add.s64 	%rd15, %rd1, %rd14;
	st.global.f32 	[%rd15], %f5;

BB61_7:
	add.s32 	%r26, %r4, -1;
	setp.gt.s32	%p5, %r26, -1;
	@%p5 bra 	BB61_13;

	ld.global.f32 	%f3, [%rd2];
	ld.global.f32 	%f4, [%rd2+4];
	setp.eq.s32	%p6, %r3, 1;
	@%p6 bra 	BB61_12;
	bra.uni 	BB61_9;

BB61_12:
	add.s32 	%r29, %r2, 1;
	mul.wide.s32 	%rd32, %r29, 4;
	add.s64 	%rd33, %rd1, %rd32;
	ld.global.f32 	%f38, [%rd33];
	ld.global.f32 	%f39, [%rd33+4];
	mul.f32 	%f40, %f4, %f39;
	fma.rn.f32 	%f41, %f3, %f38, %f40;
	mul.f32 	%f42, %f4, %f38;
	mul.f32 	%f43, %f3, %f39;
	sub.f32 	%f44, %f43, %f42;
	mul.f32 	%f45, %f3, %f41;
	neg.f32 	%f46, %f45;
	mul.f32 	%f47, %f4, %f44;
	sub.f32 	%f48, %f46, %f47;
	add.s64 	%rd35, %rd8, %rd32;
	st.global.f32 	[%rd35], %f48;
	bra.uni 	BB61_13;

BB61_9:
	setp.eq.s32	%p7, %r3, 2;
	@%p7 bra 	BB61_11;
	bra.uni 	BB61_10;

BB61_11:
	add.s32 	%r27, %r2, 1;
	mul.wide.s32 	%rd27, %r27, 4;
	add.s64 	%rd28, %rd1, %rd27;
	ld.global.f32 	%f28, [%rd28];
	ld.global.f32 	%f29, [%rd28+4];
	mul.f32 	%f30, %f4, %f29;
	fma.rn.f32 	%f31, %f3, %f28, %f30;
	mul.f32 	%f32, %f4, %f28;
	mul.f32 	%f33, %f3, %f29;
	sub.f32 	%f34, %f33, %f32;
	mul.f32 	%f35, %f4, %f31;
	mul.f32 	%f36, %f3, %f34;
	sub.f32 	%f37, %f36, %f35;
	add.s32 	%r28, %r2, 2;
	mul.wide.s32 	%rd30, %r28, 4;
	add.s64 	%rd31, %rd8, %rd30;
	st.global.f32 	[%rd31], %f37;
	bra.uni 	BB61_13;

BB61_10:
	add.s64 	%rd26, %rd1, %rd13;
	ld.global.f32 	%f27, [%rd26];
	st.global.f32 	[%rd3], %f27;

BB61_13:
	ret;
}

	// .globl	gpu_face_pressure_nonbaroclinic
.visible .entry gpu_face_pressure_nonbaroclinic(
	.param .u64 gpu_face_pressure_nonbaroclinic_param_0,
	.param .u64 gpu_face_pressure_nonbaroclinic_param_1,
	.param .u64 gpu_face_pressure_nonbaroclinic_param_2,
	.param .u64 gpu_face_pressure_nonbaroclinic_param_3,
	.param .u64 gpu_face_pressure_nonbaroclinic_param_4,
	.param .u64 gpu_face_pressure_nonbaroclinic_param_5,
	.param .u64 gpu_face_pressure_nonbaroclinic_param_6,
	.param .u64 gpu_face_pressure_nonbaroclinic_param_7,
	.param .u64 gpu_face_pressure_nonbaroclinic_param_8,
	.param .u32 gpu_face_pressure_nonbaroclinic_param_9,
	.param .u32 gpu_face_pressure_nonbaroclinic_param_10,
	.param .u32 gpu_face_pressure_nonbaroclinic_param_11
)
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<10>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<39>;


	ld.param.u64 	%rd4, [gpu_face_pressure_nonbaroclinic_param_0];
	ld.param.u64 	%rd5, [gpu_face_pressure_nonbaroclinic_param_1];
	ld.param.u64 	%rd6, [gpu_face_pressure_nonbaroclinic_param_3];
	ld.param.u64 	%rd7, [gpu_face_pressure_nonbaroclinic_param_4];
	ld.param.u64 	%rd8, [gpu_face_pressure_nonbaroclinic_param_5];
	ld.param.u64 	%rd9, [gpu_face_pressure_nonbaroclinic_param_6];
	ld.param.u64 	%rd10, [gpu_face_pressure_nonbaroclinic_param_7];
	ld.param.u64 	%rd11, [gpu_face_pressure_nonbaroclinic_param_8];
	ld.param.u32 	%r6, [gpu_face_pressure_nonbaroclinic_param_10];
	ld.param.u32 	%r5, [gpu_face_pressure_nonbaroclinic_param_11];
	mov.u32 	%r7, %ntid.y;
	mov.u32 	%r8, %ctaid.y;
	mov.u32 	%r9, %tid.y;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %nctaid.x;
	mov.u32 	%r12, %ctaid.x;
	mad.lo.s32 	%r13, %r10, %r11, %r12;
	mov.u32 	%r14, %ntid.x;
	mov.u32 	%r15, %tid.x;
	mad.lo.s32 	%r1, %r13, %r14, %r15;
	setp.ge.s32	%p1, %r1, %r6;
	@%p1 bra 	BB62_8;

	cvta.to.global.u64 	%rd12, %rd6;
	cvta.to.global.u64 	%rd1, %rd5;
	mul.wide.s32 	%rd13, %r1, 4;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.u32 	%r16, [%rd14];
	setp.eq.s32	%p2, %r16, 0;
	@%p2 bra 	BB62_8;

	cvta.to.global.u64 	%rd15, %rd7;
	add.s64 	%rd17, %rd1, %rd13;
	ld.global.u32 	%r17, [%rd17];
	add.s32 	%r18, %r17, -1;
	mul.wide.s32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd15, %rd18;
	ld.global.u32 	%r19, [%rd19];
	setp.eq.s32	%p3, %r19, 0;
	@%p3 bra 	BB62_8;

	cvta.to.global.u64 	%rd20, %rd4;
	ld.const.u32 	%r20, [dc_incl_mslp];
	setp.eq.s32	%p4, %r20, 0;
	add.s64 	%rd2, %rd20, %rd13;
	@%p4 bra 	BB62_7;

	shl.b32 	%r2, %r1, 1;
	cvta.to.global.u64 	%rd22, %rd8;
	mul.wide.s32 	%rd23, %r2, 4;
	add.s64 	%rd24, %rd22, %rd23;
	ld.global.u32 	%r21, [%rd24];
	add.s32 	%r22, %r21, -1;
	ld.global.u32 	%r23, [%rd24+4];
	add.s32 	%r24, %r23, -1;
	setp.lt.s32	%p5, %r22, 0;
	setp.ge.s32	%p6, %r22, %r5;
	or.pred  	%p7, %p5, %p6;
	selp.b32	%r25, %r24, %r22, %p7;
	setp.lt.s32	%p8, %r24, 0;
	setp.ge.s32	%p9, %r24, %r5;
	or.pred  	%p10, %p8, %p9;
	selp.b32	%r26, %r25, %r24, %p10;
	cvta.to.global.u64 	%rd25, %rd11;
	mul.wide.s32 	%rd26, %r25, 4;
	add.s64 	%rd27, %rd25, %rd26;
	ld.global.u32 	%r27, [%rd27];
	add.s32 	%r3, %r27, -1;
	mul.wide.s32 	%rd28, %r26, 4;
	add.s64 	%rd29, %rd25, %rd28;
	ld.global.u32 	%r28, [%rd29];
	add.s32 	%r4, %r28, -1;
	cvta.to.global.u64 	%rd3, %rd10;
	or.b32  	%r29, %r22, %r24;
	setp.lt.s32	%p11, %r29, 0;
	@%p11 bra 	BB62_6;

	add.s32 	%r30, %r2, 1;
	mul.wide.s32 	%rd30, %r4, 4;
	add.s64 	%rd31, %rd3, %rd30;
	ld.global.f32 	%f1, [%rd31];
	cvta.to.global.u64 	%rd32, %rd9;
	add.s64 	%rd34, %rd32, %rd23;
	mul.wide.s32 	%rd35, %r30, 4;
	add.s64 	%rd36, %rd32, %rd35;
	ld.global.f32 	%f2, [%rd36];
	ld.global.f32 	%f3, [%rd34];
	setp.lt.f32	%p12, %f3, %f2;
	selp.f32	%f4, %f3, %f2, %p12;
	mul.wide.s32 	%rd37, %r3, 4;
	add.s64 	%rd38, %rd3, %rd37;
	ld.global.f32 	%f5, [%rd38];
	sub.f32 	%f6, %f1, %f5;
	mul.f32 	%f7, %f6, %f4;
	ld.const.f32 	%f8, [dc_rho0];
	div.rn.f32 	%f9, %f7, %f8;
	st.global.f32 	[%rd2], %f9;
	bra.uni 	BB62_8;

BB62_7:
	mov.u32 	%r32, 0;
	st.global.u32 	[%rd2], %r32;
	bra.uni 	BB62_8;

BB62_6:
	mov.u32 	%r31, 0;
	st.global.u32 	[%rd2], %r31;

BB62_8:
	ret;
}

	// .globl	gpu_face_pressure_baroclinic
.visible .entry gpu_face_pressure_baroclinic(
	.param .u64 gpu_face_pressure_baroclinic_param_0,
	.param .u64 gpu_face_pressure_baroclinic_param_1,
	.param .u64 gpu_face_pressure_baroclinic_param_2,
	.param .u64 gpu_face_pressure_baroclinic_param_3,
	.param .u64 gpu_face_pressure_baroclinic_param_4,
	.param .u64 gpu_face_pressure_baroclinic_param_5,
	.param .u64 gpu_face_pressure_baroclinic_param_6,
	.param .u64 gpu_face_pressure_baroclinic_param_7,
	.param .u64 gpu_face_pressure_baroclinic_param_8,
	.param .u64 gpu_face_pressure_baroclinic_param_9,
	.param .u64 gpu_face_pressure_baroclinic_param_10,
	.param .u64 gpu_face_pressure_baroclinic_param_11,
	.param .u64 gpu_face_pressure_baroclinic_param_12,
	.param .u32 gpu_face_pressure_baroclinic_param_13,
	.param .u32 gpu_face_pressure_baroclinic_param_14,
	.param .u32 gpu_face_pressure_baroclinic_param_15
)
{
	.reg .pred 	%p<74>;
	.reg .f32 	%f<317>;
	.reg .b32 	%r<177>;
	.reg .f64 	%fd<33>;
	.reg .b64 	%rd<130>;


	ld.param.u64 	%rd35, [gpu_face_pressure_baroclinic_param_0];
	ld.param.u64 	%rd27, [gpu_face_pressure_baroclinic_param_1];
	ld.param.u64 	%rd28, [gpu_face_pressure_baroclinic_param_2];
	ld.param.u64 	%rd29, [gpu_face_pressure_baroclinic_param_3];
	ld.param.u64 	%rd30, [gpu_face_pressure_baroclinic_param_4];
	ld.param.u64 	%rd36, [gpu_face_pressure_baroclinic_param_5];
	ld.param.u64 	%rd37, [gpu_face_pressure_baroclinic_param_6];
	ld.param.u64 	%rd38, [gpu_face_pressure_baroclinic_param_7];
	ld.param.u64 	%rd31, [gpu_face_pressure_baroclinic_param_8];
	ld.param.u64 	%rd32, [gpu_face_pressure_baroclinic_param_9];
	ld.param.u64 	%rd33, [gpu_face_pressure_baroclinic_param_10];
	ld.param.u64 	%rd34, [gpu_face_pressure_baroclinic_param_11];
	ld.param.u64 	%rd39, [gpu_face_pressure_baroclinic_param_12];
	ld.param.u32 	%r61, [gpu_face_pressure_baroclinic_param_13];
	ld.param.u32 	%r63, [gpu_face_pressure_baroclinic_param_14];
	ld.param.u32 	%r62, [gpu_face_pressure_baroclinic_param_15];
	cvta.to.global.u64 	%rd1, %rd38;
	cvta.to.global.u64 	%rd2, %rd39;
	cvta.to.global.u64 	%rd3, %rd35;
	cvta.to.global.u64 	%rd4, %rd37;
	cvta.to.global.u64 	%rd5, %rd36;
	mov.u32 	%r64, %ntid.y;
	mov.u32 	%r65, %ctaid.y;
	mov.u32 	%r66, %tid.y;
	mad.lo.s32 	%r67, %r64, %r65, %r66;
	mov.u32 	%r68, %nctaid.x;
	mov.u32 	%r69, %ctaid.x;
	mad.lo.s32 	%r70, %r67, %r68, %r69;
	mov.u32 	%r71, %ntid.x;
	mov.u32 	%r72, %tid.x;
	mad.lo.s32 	%r1, %r70, %r71, %r72;
	setp.ge.s32	%p1, %r1, %r63;
	@%p1 bra 	BB63_94;

	cvta.to.global.u64 	%rd40, %rd28;
	mul.wide.s32 	%rd41, %r1, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.u32 	%r2, [%rd42];
	add.s32 	%r166, %r2, -1;
	cvta.to.global.u64 	%rd43, %rd29;
	mul.wide.s32 	%rd44, %r166, 4;
	add.s64 	%rd45, %rd43, %rd44;
	ld.global.u32 	%r73, [%rd45];
	setp.eq.s32	%p2, %r73, 0;
	@%p2 bra 	BB63_94;

	cvta.to.global.u64 	%rd46, %rd30;
	add.s64 	%rd48, %rd46, %rd41;
	ld.global.u32 	%r74, [%rd48];
	setp.eq.s32	%p3, %r74, 0;
	@%p3 bra 	BB63_94;

	cvta.to.global.u64 	%rd49, %rd27;
	add.s64 	%rd51, %rd49, %rd41;
	ld.global.u32 	%r4, [%rd51];
	ld.const.u32 	%r75, [dc_incl_mslp];
	setp.eq.s32	%p4, %r75, 0;
	shl.b32 	%r5, %r166, 1;
	mul.wide.s32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd5, %rd52;
	mov.f32 	%f3, 0f00000000;
	mov.f32 	%f4, %f3;
	@%p4 bra 	BB63_5;

	cvta.to.global.u64 	%rd53, %rd33;
	cvta.to.global.u64 	%rd54, %rd34;
	ld.global.u32 	%r77, [%rd6];
	add.s32 	%r78, %r77, -1;
	ld.global.u32 	%r79, [%rd6+4];
	add.s32 	%r80, %r79, -1;
	setp.lt.s32	%p5, %r78, 0;
	setp.ge.s32	%p6, %r78, %r62;
	or.pred  	%p7, %p5, %p6;
	selp.b32	%r81, %r80, %r78, %p7;
	setp.lt.s32	%p8, %r80, 0;
	setp.ge.s32	%p9, %r80, %r62;
	or.pred  	%p10, %p8, %p9;
	selp.b32	%r82, %r81, %r80, %p10;
	mul.wide.s32 	%rd55, %r81, 4;
	add.s64 	%rd56, %rd54, %rd55;
	ld.global.u32 	%r83, [%rd56];
	add.s32 	%r84, %r83, -1;
	mul.wide.s32 	%rd57, %r82, 4;
	add.s64 	%rd58, %rd54, %rd57;
	ld.global.u32 	%r85, [%rd58];
	add.s32 	%r86, %r85, -1;
	mul.wide.s32 	%rd59, %r84, 4;
	add.s64 	%rd60, %rd53, %rd59;
	ld.const.f32 	%f102, [dc_mslpa];
	ld.global.f32 	%f103, [%rd60];
	sub.f32 	%f104, %f103, %f102;
	ld.const.f32 	%f105, [dc_rho0];
	div.rn.f32 	%f3, %f104, %f105;
	mul.wide.s32 	%rd61, %r86, 4;
	add.s64 	%rd62, %rd53, %rd61;
	ld.global.f32 	%f106, [%rd62];
	sub.f32 	%f107, %f106, %f102;
	div.rn.f32 	%f4, %f107, %f105;

BB63_5:
	cvta.to.global.u64 	%rd63, %rd31;
	mul.lo.s32 	%r6, %r166, %r61;
	mul.wide.s32 	%rd64, %r6, 4;
	add.s64 	%rd65, %rd63, %rd64;
	ld.const.f32 	%f5, [dc_h3d];
	ld.global.f32 	%f108, [%rd65];
	add.s64 	%rd7, %rd4, %rd52;
	add.s64 	%rd8, %rd3, %rd44;
	setp.leu.f32	%p11, %f108, %f5;
	@%p11 bra 	BB63_7;

	cvta.to.global.u64 	%rd68, %rd32;
	add.s64 	%rd70, %rd68, %rd64;
	ld.global.f32 	%f109, [%rd70];
	setp.gt.f32	%p12, %f109, %f5;
	@%p12 bra 	BB63_45;
	bra.uni 	BB63_7;

BB63_45:
	setp.lt.s32	%p40, %r4, 1;
	@%p40 bra 	BB63_94;

	ld.const.f32 	%f7, [dc_g];
	and.b32  	%r27, %r4, 3;
	setp.eq.s32	%p41, %r27, 0;
	mov.u32 	%r176, 0;
	add.s32 	%r174, %r2, -1;
	mov.f32 	%f297, 0f00000000;
	@%p41 bra 	BB63_47;

	setp.eq.s32	%p42, %r27, 1;
	add.s32 	%r172, %r2, -1;
	mov.f32 	%f288, 0f00000000;
	mov.u32 	%r169, 0;
	@%p42 bra 	BB63_49;
	bra.uni 	BB63_50;

BB63_49:
	mov.f32 	%f284, %f288;
	mov.f32 	%f285, %f288;
	bra.uni 	BB63_59;

BB63_7:
	setp.lt.s32	%p13, %r4, 1;
	@%p13 bra 	BB63_94;

	sub.f32 	%f6, %f4, %f3;
	and.b32  	%r7, %r4, 3;
	setp.eq.s32	%p14, %r7, 0;
	mov.u32 	%r168, 0;
	@%p14 bra 	BB63_26;

	setp.eq.s32	%p15, %r7, 1;
	add.s32 	%r164, %r2, -1;
	mov.u32 	%r161, 0;
	@%p15 bra 	BB63_21;

	setp.eq.s32	%p16, %r7, 2;
	add.s32 	%r162, %r2, -1;
	mov.u32 	%r161, 1;
	@%p16 bra 	BB63_16;

	ld.global.u32 	%r91, [%rd6];
	add.s32 	%r92, %r91, -1;
	setp.lt.s32	%p17, %r92, 0;
	@%p17 bra 	BB63_14;

	ld.global.u32 	%r93, [%rd6+4];
	add.s32 	%r94, %r93, -1;
	setp.lt.s32	%p18, %r94, 0;
	@%p18 bra 	BB63_14;

	ld.global.f32 	%f110, [%rd7];
	ld.global.f32 	%f111, [%rd7+4];
	setp.lt.f32	%p19, %f110, %f111;
	selp.f32	%f112, %f110, %f111, %p19;
	mul.f32 	%f113, %f6, %f112;
	st.global.f32 	[%rd8], %f113;
	bra.uni 	BB63_15;

BB63_47:
	mov.f32 	%f298, %f297;
	mov.f32 	%f299, %f4;
	mov.f32 	%f300, %f3;
	bra.uni 	BB63_63;

BB63_50:
	setp.eq.s32	%p43, %r27, 2;
	add.s32 	%r30, %r2, -1;
	mov.f32 	%f279, 0f00000000;
	mov.u32 	%r169, 1;
	@%p43 bra 	BB63_51;
	bra.uni 	BB63_52;

BB63_51:
	mov.f32 	%f275, %f279;
	mov.f32 	%f276, %f279;
	mov.f32 	%f277, %f4;
	mov.f32 	%f278, %f3;
	mov.u32 	%r2, %r30;
	bra.uni 	BB63_55;

BB63_14:
	mov.u32 	%r97, 0;
	st.global.u32 	[%rd8], %r97;

BB63_15:
	mov.u32 	%r161, 2;
	mov.u32 	%r162, %r2;

BB63_16:
	shl.b32 	%r13, %r162, 1;
	mul.wide.s32 	%rd71, %r13, 4;
	add.s64 	%rd9, %rd5, %rd71;
	ld.global.u32 	%r98, [%rd9];
	add.s32 	%r99, %r98, -1;
	setp.lt.s32	%p20, %r99, 0;
	mul.wide.s32 	%rd72, %r162, 4;
	add.s64 	%rd10, %rd3, %rd72;
	@%p20 bra 	BB63_19;

	ld.global.u32 	%r100, [%rd9+4];
	add.s32 	%r101, %r100, -1;
	setp.lt.s32	%p21, %r101, 0;
	@%p21 bra 	BB63_19;

	add.s64 	%rd74, %rd4, %rd71;
	ld.global.f32 	%f114, [%rd74+4];
	ld.global.f32 	%f115, [%rd74];
	setp.lt.f32	%p22, %f115, %f114;
	selp.f32	%f116, %f115, %f114, %p22;
	mul.f32 	%f117, %f6, %f116;
	st.global.f32 	[%rd10], %f117;
	bra.uni 	BB63_20;

BB63_19:
	mov.u32 	%r102, 0;
	st.global.u32 	[%rd10], %r102;

BB63_20:
	add.s32 	%r164, %r162, 1;

BB63_21:
	shl.b32 	%r17, %r164, 1;
	mul.wide.s32 	%rd75, %r17, 4;
	add.s64 	%rd11, %rd5, %rd75;
	ld.global.u32 	%r103, [%rd11];
	add.s32 	%r104, %r103, -1;
	setp.lt.s32	%p23, %r104, 0;
	mul.wide.s32 	%rd76, %r164, 4;
	add.s64 	%rd12, %rd3, %rd76;
	@%p23 bra 	BB63_24;

	ld.global.u32 	%r105, [%rd11+4];
	add.s32 	%r106, %r105, -1;
	setp.lt.s32	%p24, %r106, 0;
	@%p24 bra 	BB63_24;

	add.s64 	%rd78, %rd4, %rd75;
	ld.global.f32 	%f118, [%rd78+4];
	ld.global.f32 	%f119, [%rd78];
	setp.lt.f32	%p25, %f119, %f118;
	selp.f32	%f120, %f119, %f118, %p25;
	mul.f32 	%f121, %f6, %f120;
	st.global.f32 	[%rd12], %f121;
	bra.uni 	BB63_25;

BB63_24:
	mov.u32 	%r107, 0;
	st.global.u32 	[%rd12], %r107;

BB63_25:
	add.s32 	%r166, %r164, 1;
	add.s32 	%r168, %r161, 1;

BB63_26:
	setp.lt.u32	%p26, %r4, 4;
	@%p26 bra 	BB63_94;

	mul.wide.s32 	%rd79, %r166, 4;
	add.s64 	%rd128, %rd3, %rd79;
	shl.b32 	%r167, %r166, 1;

BB63_28:
	mul.wide.s32 	%rd80, %r167, 4;
	add.s64 	%rd15, %rd5, %rd80;
	ld.global.u32 	%r108, [%rd15];
	add.s32 	%r109, %r108, -1;
	setp.lt.s32	%p27, %r109, 0;
	add.s64 	%rd16, %rd4, %rd80;
	@%p27 bra 	BB63_31;

	ld.global.u32 	%r110, [%rd15+4];
	add.s32 	%r111, %r110, -1;
	setp.lt.s32	%p28, %r111, 0;
	@%p28 bra 	BB63_31;
	bra.uni 	BB63_30;

BB63_31:
	mov.u32 	%r112, 0;
	st.global.u32 	[%rd128], %r112;
	bra.uni 	BB63_32;

BB63_30:
	ld.global.f32 	%f122, [%rd16];
	ld.global.f32 	%f123, [%rd16+4];
	setp.lt.f32	%p29, %f122, %f123;
	selp.f32	%f124, %f122, %f123, %p29;
	mul.f32 	%f125, %f6, %f124;
	st.global.f32 	[%rd128], %f125;

BB63_32:
	ld.global.u32 	%r113, [%rd15+8];
	add.s32 	%r114, %r113, -1;
	setp.lt.s32	%p30, %r114, 0;
	@%p30 bra 	BB63_35;

	ld.global.u32 	%r115, [%rd15+12];
	add.s32 	%r116, %r115, -1;
	setp.lt.s32	%p31, %r116, 0;
	@%p31 bra 	BB63_35;
	bra.uni 	BB63_34;

BB63_35:
	mov.u32 	%r117, 0;
	st.global.u32 	[%rd128+4], %r117;
	bra.uni 	BB63_36;

BB63_34:
	ld.global.f32 	%f126, [%rd16+12];
	ld.global.f32 	%f127, [%rd16+8];
	setp.lt.f32	%p32, %f127, %f126;
	selp.f32	%f128, %f127, %f126, %p32;
	mul.f32 	%f129, %f6, %f128;
	st.global.f32 	[%rd128+4], %f129;

BB63_36:
	ld.global.u32 	%r118, [%rd15+16];
	add.s32 	%r119, %r118, -1;
	setp.lt.s32	%p33, %r119, 0;
	@%p33 bra 	BB63_39;

	ld.global.u32 	%r120, [%rd15+20];
	add.s32 	%r121, %r120, -1;
	setp.lt.s32	%p34, %r121, 0;
	@%p34 bra 	BB63_39;
	bra.uni 	BB63_38;

BB63_39:
	mov.u32 	%r122, 0;
	st.global.u32 	[%rd128+8], %r122;
	bra.uni 	BB63_40;

BB63_38:
	ld.global.f32 	%f130, [%rd16+20];
	ld.global.f32 	%f131, [%rd16+16];
	setp.lt.f32	%p35, %f131, %f130;
	selp.f32	%f132, %f131, %f130, %p35;
	mul.f32 	%f133, %f6, %f132;
	st.global.f32 	[%rd128+8], %f133;

BB63_40:
	ld.global.u32 	%r123, [%rd15+24];
	add.s32 	%r124, %r123, -1;
	setp.lt.s32	%p36, %r124, 0;
	@%p36 bra 	BB63_43;

	ld.global.u32 	%r125, [%rd15+28];
	add.s32 	%r126, %r125, -1;
	setp.lt.s32	%p37, %r126, 0;
	@%p37 bra 	BB63_43;
	bra.uni 	BB63_42;

BB63_43:
	mov.u32 	%r127, 0;
	st.global.u32 	[%rd128+12], %r127;
	bra.uni 	BB63_44;

BB63_42:
	ld.global.f32 	%f134, [%rd16+28];
	ld.global.f32 	%f135, [%rd16+24];
	setp.lt.f32	%p38, %f135, %f134;
	selp.f32	%f136, %f135, %f134, %p38;
	mul.f32 	%f137, %f6, %f136;
	st.global.f32 	[%rd128+12], %f137;

BB63_44:
	add.s32 	%r168, %r168, 4;
	add.s64 	%rd128, %rd128, 16;
	add.s32 	%r167, %r167, 8;
	setp.lt.s32	%p39, %r168, %r4;
	@%p39 bra 	BB63_28;
	bra.uni 	BB63_94;

BB63_52:
	ld.global.u32 	%r131, [%rd6];
	add.s32 	%r31, %r131, -1;
	ld.global.u32 	%r132, [%rd6+4];
	add.s32 	%r32, %r132, -1;
	or.b32  	%r133, %r32, %r31;
	setp.lt.s32	%p44, %r133, 0;
	@%p44 bra 	BB63_54;

	ld.global.f32 	%f144, [%rd7];
	mul.wide.s32 	%rd81, %r31, 4;
	add.s64 	%rd82, %rd2, %rd81;
	ld.global.f32 	%f145, [%rd82];
	mul.f32 	%f146, %f145, %f7;
	mul.wide.s32 	%rd83, %r32, 4;
	add.s64 	%rd84, %rd2, %rd83;
	ld.global.f32 	%f147, [%rd84];
	mul.f32 	%f148, %f7, %f147;
	fma.rn.f32 	%f278, %f144, %f146, %f3;
	ld.global.f32 	%f149, [%rd7+4];
	fma.rn.f32 	%f277, %f149, %f148, %f4;
	add.s64 	%rd86, %rd1, %rd44;
	ld.global.f32 	%f150, [%rd86];
	setp.gt.f32	%p45, %f150, 0f00000000;
	selp.f32	%f276, %f150, 0f00000000, %p45;
	setp.lt.f32	%p46, %f150, 0f00000000;
	neg.f32 	%f151, %f150;
	selp.f32	%f275, %f151, 0f00000000, %p46;
	add.f32 	%f152, %f3, %f278;
	add.f32 	%f153, %f276, 0f00000000;
	mul.f32 	%f154, %f146, %f153;
	sub.f32 	%f155, %f152, %f154;
	mul.f32 	%f156, %f155, 0f3F000000;
	add.f32 	%f157, %f4, %f277;
	add.f32 	%f158, %f275, 0f00000000;
	mul.f32 	%f159, %f148, %f158;
	sub.f32 	%f160, %f157, %f159;
	mul.f32 	%f161, %f160, 0f3F000000;
	setp.lt.f32	%p47, %f144, %f149;
	selp.f32	%f162, %f144, %f149, %p47;
	sub.f32 	%f163, %f161, %f156;
	mul.f32 	%f164, %f162, %f163;
	st.global.f32 	[%rd8], %f164;
	mov.u32 	%r169, 2;
	bra.uni 	BB63_55;

BB63_54:
	mov.u32 	%r136, 0;
	st.global.u32 	[%rd8], %r136;
	mov.u32 	%r169, 2;
	mov.f32 	%f275, %f279;
	mov.f32 	%f276, %f279;
	mov.f32 	%f277, %f4;
	mov.f32 	%f278, %f3;

BB63_55:
	shl.b32 	%r35, %r2, 1;
	mul.wide.s32 	%rd87, %r35, 4;
	add.s64 	%rd88, %rd5, %rd87;
	ld.global.u32 	%r137, [%rd88];
	add.s32 	%r36, %r137, -1;
	ld.global.u32 	%r138, [%rd88+4];
	add.s32 	%r37, %r138, -1;
	or.b32  	%r139, %r37, %r36;
	setp.lt.s32	%p48, %r139, 0;
	cvt.s64.s32	%rd18, %r2;
	@%p48 bra 	BB63_56;

	add.s64 	%rd90, %rd4, %rd87;
	mul.wide.s32 	%rd91, %r36, 4;
	add.s64 	%rd92, %rd2, %rd91;
	ld.global.f32 	%f168, [%rd92];
	mul.f32 	%f169, %f168, %f7;
	mul.wide.s32 	%rd93, %r37, 4;
	add.s64 	%rd94, %rd2, %rd93;
	ld.global.f32 	%f170, [%rd94];
	mul.f32 	%f171, %f7, %f170;
	ld.global.f32 	%f172, [%rd90];
	fma.rn.f32 	%f3, %f172, %f169, %f278;
	ld.global.f32 	%f173, [%rd90+4];
	fma.rn.f32 	%f4, %f173, %f171, %f277;
	mul.wide.s32 	%rd95, %r2, 4;
	add.s64 	%rd96, %rd1, %rd95;
	ld.global.f32 	%f174, [%rd96];
	setp.gt.f32	%p49, %f174, 0f00000000;
	selp.f32	%f285, %f174, 0f00000000, %p49;
	setp.lt.f32	%p50, %f174, 0f00000000;
	neg.f32 	%f175, %f174;
	selp.f32	%f284, %f175, 0f00000000, %p50;
	add.f32 	%f176, %f278, %f3;
	add.f32 	%f177, %f276, %f285;
	mul.f32 	%f178, %f169, %f177;
	sub.f32 	%f179, %f176, %f178;
	mul.f32 	%f180, %f179, 0f3F000000;
	add.f32 	%f181, %f277, %f4;
	add.f32 	%f182, %f275, %f284;
	mul.f32 	%f183, %f171, %f182;
	sub.f32 	%f184, %f181, %f183;
	mul.f32 	%f185, %f184, 0f3F000000;
	setp.lt.f32	%p51, %f172, %f173;
	selp.f32	%f186, %f172, %f173, %p51;
	sub.f32 	%f187, %f185, %f180;
	mul.f32 	%f279, %f186, %f187;
	bra.uni 	BB63_58;

BB63_56:
	mov.f32 	%f3, %f278;
	mov.f32 	%f4, %f277;
	mov.f32 	%f285, %f276;
	mov.f32 	%f284, %f275;

BB63_58:
	mul.wide.s32 	%rd97, %r2, 4;
	add.s64 	%rd98, %rd3, %rd97;
	st.global.f32 	[%rd98], %f279;
	cvt.u32.u64	%r140, %rd18;
	add.s32 	%r172, %r140, 1;

BB63_59:
	shl.b32 	%r41, %r172, 1;
	mul.wide.s32 	%rd99, %r41, 4;
	add.s64 	%rd100, %rd5, %rd99;
	ld.global.u32 	%r141, [%rd100];
	add.s32 	%r42, %r141, -1;
	ld.global.u32 	%r142, [%rd100+4];
	add.s32 	%r43, %r142, -1;
	or.b32  	%r143, %r43, %r42;
	setp.lt.s32	%p52, %r143, 0;
	cvt.s64.s32	%rd19, %r172;
	@%p52 bra 	BB63_60;

	add.s64 	%rd102, %rd4, %rd99;
	mul.wide.s32 	%rd103, %r42, 4;
	add.s64 	%rd104, %rd2, %rd103;
	ld.global.f32 	%f189, [%rd104];
	mul.f32 	%f190, %f189, %f7;
	mul.wide.s32 	%rd105, %r43, 4;
	add.s64 	%rd106, %rd2, %rd105;
	ld.global.f32 	%f191, [%rd106];
	mul.f32 	%f192, %f7, %f191;
	ld.global.f32 	%f193, [%rd102];
	fma.rn.f32 	%f300, %f193, %f190, %f3;
	ld.global.f32 	%f194, [%rd102+4];
	fma.rn.f32 	%f299, %f194, %f192, %f4;
	mul.wide.s32 	%rd107, %r172, 4;
	add.s64 	%rd108, %rd1, %rd107;
	ld.global.f32 	%f195, [%rd108];
	setp.gt.f32	%p53, %f195, 0f00000000;
	selp.f32	%f298, %f195, 0f00000000, %p53;
	setp.lt.f32	%p54, %f195, 0f00000000;
	neg.f32 	%f196, %f195;
	selp.f32	%f297, %f196, 0f00000000, %p54;
	add.f32 	%f197, %f3, %f300;
	add.f32 	%f198, %f285, %f298;
	mul.f32 	%f199, %f190, %f198;
	sub.f32 	%f200, %f197, %f199;
	mul.f32 	%f201, %f200, 0f3F000000;
	add.f32 	%f202, %f4, %f299;
	add.f32 	%f203, %f284, %f297;
	mul.f32 	%f204, %f192, %f203;
	sub.f32 	%f205, %f202, %f204;
	mul.f32 	%f206, %f205, 0f3F000000;
	setp.lt.f32	%p55, %f193, %f194;
	selp.f32	%f207, %f193, %f194, %p55;
	sub.f32 	%f208, %f206, %f201;
	mul.f32 	%f288, %f207, %f208;
	bra.uni 	BB63_62;

BB63_60:
	mov.f32 	%f300, %f3;
	mov.f32 	%f299, %f4;
	mov.f32 	%f298, %f285;
	mov.f32 	%f297, %f284;

BB63_62:
	mul.wide.s32 	%rd109, %r172, 4;
	add.s64 	%rd110, %rd3, %rd109;
	st.global.f32 	[%rd110], %f288;
	cvt.u32.u64	%r144, %rd19;
	add.s32 	%r174, %r144, 1;
	add.s32 	%r176, %r169, 1;

BB63_63:
	setp.lt.u32	%p56, %r4, 4;
	@%p56 bra 	BB63_94;

	mul.wide.s32 	%rd129, %r174, 4;
	shl.b32 	%r175, %r174, 1;

BB63_65:
	mul.wide.s32 	%rd111, %r175, 4;
	add.s64 	%rd22, %rd5, %rd111;
	ld.global.u32 	%r145, [%rd22];
	add.s32 	%r51, %r145, -1;
	ld.global.u32 	%r146, [%rd22+4];
	add.s32 	%r52, %r146, -1;
	or.b32  	%r147, %r52, %r51;
	setp.lt.s32	%p57, %r147, 0;
	add.s64 	%rd23, %rd4, %rd111;
	add.s64 	%rd24, %rd1, %rd129;
	add.s64 	%rd25, %rd3, %rd129;
	@%p57 bra 	BB63_71;
	bra.uni 	BB63_66;

BB63_71:
	mov.u32 	%r148, 0;
	st.global.u32 	[%rd25], %r148;
	mov.f32 	%f301, %f300;
	mov.f32 	%f302, %f299;
	mov.f32 	%f303, %f298;
	mov.f32 	%f304, %f297;
	bra.uni 	BB63_72;

BB63_66:
	ld.global.f32 	%f48, [%rd23];
	mul.wide.s32 	%rd112, %r51, 4;
	add.s64 	%rd113, %rd2, %rd112;
	ld.global.f32 	%f209, [%rd113];
	mul.f32 	%f49, %f209, %f7;
	mul.wide.s32 	%rd114, %r52, 4;
	add.s64 	%rd115, %rd2, %rd114;
	ld.global.f32 	%f210, [%rd115];
	mul.f32 	%f50, %f7, %f210;
	fma.rn.f32 	%f301, %f48, %f49, %f300;
	ld.global.f32 	%f52, [%rd23+4];
	fma.rn.f32 	%f302, %f52, %f50, %f299;
	ld.global.f32 	%f54, [%rd24];
	mov.f64 	%fd26, 0d0000000000000000;
	setp.leu.f32	%p58, %f54, 0f00000000;
	mov.f64 	%fd25, %fd26;
	@%p58 bra 	BB63_68;

	cvt.f64.f32	%fd25, %f54;

BB63_68:
	cvt.rn.f32.f64	%f303, %fd25;
	setp.geu.f32	%p59, %f54, 0f00000000;
	@%p59 bra 	BB63_70;

	neg.f32 	%f211, %f54;
	cvt.f64.f32	%fd26, %f211;

BB63_70:
	add.f32 	%f212, %f298, %f303;
	mul.f32 	%f213, %f49, %f212;
	add.f32 	%f214, %f300, %f301;
	sub.f32 	%f215, %f214, %f213;
	mul.f32 	%f216, %f215, 0f3F000000;
	cvt.rn.f32.f64	%f304, %fd26;
	add.f32 	%f217, %f297, %f304;
	mul.f32 	%f218, %f50, %f217;
	add.f32 	%f219, %f299, %f302;
	sub.f32 	%f220, %f219, %f218;
	mul.f32 	%f221, %f220, 0f3F000000;
	setp.lt.f32	%p60, %f48, %f52;
	selp.f32	%f222, %f48, %f52, %p60;
	sub.f32 	%f223, %f221, %f216;
	mul.f32 	%f224, %f222, %f223;
	st.global.f32 	[%rd25], %f224;

BB63_72:
	ld.global.u32 	%r149, [%rd22+8];
	add.s32 	%r53, %r149, -1;
	ld.global.u32 	%r150, [%rd22+12];
	add.s32 	%r54, %r150, -1;
	or.b32  	%r151, %r54, %r53;
	setp.lt.s32	%p61, %r151, 0;
	@%p61 bra 	BB63_78;
	bra.uni 	BB63_73;

BB63_78:
	mov.u32 	%r152, 0;
	st.global.u32 	[%rd25+4], %r152;
	mov.f32 	%f305, %f301;
	mov.f32 	%f306, %f302;
	mov.f32 	%f307, %f303;
	mov.f32 	%f308, %f304;
	bra.uni 	BB63_79;

BB63_73:
	mul.wide.s32 	%rd116, %r53, 4;
	add.s64 	%rd117, %rd2, %rd116;
	ld.global.f32 	%f225, [%rd117];
	mul.f32 	%f61, %f225, %f7;
	mul.wide.s32 	%rd118, %r54, 4;
	add.s64 	%rd119, %rd2, %rd118;
	ld.global.f32 	%f226, [%rd119];
	mul.f32 	%f62, %f7, %f226;
	ld.global.f32 	%f63, [%rd23+8];
	fma.rn.f32 	%f305, %f63, %f61, %f301;
	ld.global.f32 	%f65, [%rd23+12];
	fma.rn.f32 	%f306, %f65, %f62, %f302;
	ld.global.f32 	%f67, [%rd24+4];
	mov.f64 	%fd28, 0d0000000000000000;
	setp.leu.f32	%p62, %f67, 0f00000000;
	mov.f64 	%fd27, %fd28;
	@%p62 bra 	BB63_75;

	cvt.f64.f32	%fd27, %f67;

BB63_75:
	cvt.rn.f32.f64	%f307, %fd27;
	setp.geu.f32	%p63, %f67, 0f00000000;
	@%p63 bra 	BB63_77;

	neg.f32 	%f227, %f67;
	cvt.f64.f32	%fd28, %f227;

BB63_77:
	add.f32 	%f228, %f303, %f307;
	mul.f32 	%f229, %f61, %f228;
	add.f32 	%f230, %f301, %f305;
	sub.f32 	%f231, %f230, %f229;
	mul.f32 	%f232, %f231, 0f3F000000;
	cvt.rn.f32.f64	%f308, %fd28;
	add.f32 	%f233, %f304, %f308;
	mul.f32 	%f234, %f62, %f233;
	add.f32 	%f235, %f302, %f306;
	sub.f32 	%f236, %f235, %f234;
	mul.f32 	%f237, %f236, 0f3F000000;
	setp.lt.f32	%p64, %f63, %f65;
	selp.f32	%f238, %f63, %f65, %p64;
	sub.f32 	%f239, %f237, %f232;
	mul.f32 	%f240, %f238, %f239;
	st.global.f32 	[%rd25+4], %f240;

BB63_79:
	ld.global.u32 	%r153, [%rd22+16];
	add.s32 	%r55, %r153, -1;
	ld.global.u32 	%r154, [%rd22+20];
	add.s32 	%r56, %r154, -1;
	or.b32  	%r155, %r56, %r55;
	setp.lt.s32	%p65, %r155, 0;
	@%p65 bra 	BB63_85;
	bra.uni 	BB63_80;

BB63_85:
	mov.u32 	%r156, 0;
	st.global.u32 	[%rd25+8], %r156;
	mov.f32 	%f309, %f305;
	mov.f32 	%f310, %f306;
	mov.f32 	%f311, %f307;
	mov.f32 	%f312, %f308;
	bra.uni 	BB63_86;

BB63_80:
	mul.wide.s32 	%rd120, %r55, 4;
	add.s64 	%rd121, %rd2, %rd120;
	ld.global.f32 	%f241, [%rd121];
	mul.f32 	%f74, %f241, %f7;
	mul.wide.s32 	%rd122, %r56, 4;
	add.s64 	%rd123, %rd2, %rd122;
	ld.global.f32 	%f242, [%rd123];
	mul.f32 	%f75, %f7, %f242;
	ld.global.f32 	%f76, [%rd23+16];
	fma.rn.f32 	%f309, %f76, %f74, %f305;
	ld.global.f32 	%f78, [%rd23+20];
	fma.rn.f32 	%f310, %f78, %f75, %f306;
	ld.global.f32 	%f80, [%rd24+8];
	mov.f64 	%fd30, 0d0000000000000000;
	setp.leu.f32	%p66, %f80, 0f00000000;
	mov.f64 	%fd29, %fd30;
	@%p66 bra 	BB63_82;

	cvt.f64.f32	%fd29, %f80;

BB63_82:
	cvt.rn.f32.f64	%f311, %fd29;
	setp.geu.f32	%p67, %f80, 0f00000000;
	@%p67 bra 	BB63_84;

	neg.f32 	%f243, %f80;
	cvt.f64.f32	%fd30, %f243;

BB63_84:
	add.f32 	%f244, %f307, %f311;
	mul.f32 	%f245, %f74, %f244;
	add.f32 	%f246, %f305, %f309;
	sub.f32 	%f247, %f246, %f245;
	mul.f32 	%f248, %f247, 0f3F000000;
	cvt.rn.f32.f64	%f312, %fd30;
	add.f32 	%f249, %f308, %f312;
	mul.f32 	%f250, %f75, %f249;
	add.f32 	%f251, %f306, %f310;
	sub.f32 	%f252, %f251, %f250;
	mul.f32 	%f253, %f252, 0f3F000000;
	setp.lt.f32	%p68, %f76, %f78;
	selp.f32	%f254, %f76, %f78, %p68;
	sub.f32 	%f255, %f253, %f248;
	mul.f32 	%f256, %f254, %f255;
	st.global.f32 	[%rd25+8], %f256;

BB63_86:
	ld.global.u32 	%r157, [%rd22+24];
	add.s32 	%r57, %r157, -1;
	ld.global.u32 	%r158, [%rd22+28];
	add.s32 	%r58, %r158, -1;
	or.b32  	%r159, %r58, %r57;
	setp.lt.s32	%p69, %r159, 0;
	@%p69 bra 	BB63_92;
	bra.uni 	BB63_87;

BB63_92:
	mov.u32 	%r160, 0;
	st.global.u32 	[%rd25+12], %r160;
	mov.f32 	%f300, %f309;
	mov.f32 	%f299, %f310;
	mov.f32 	%f298, %f311;
	mov.f32 	%f297, %f312;
	bra.uni 	BB63_93;

BB63_87:
	mul.wide.s32 	%rd124, %r57, 4;
	add.s64 	%rd125, %rd2, %rd124;
	ld.global.f32 	%f257, [%rd125];
	mul.f32 	%f87, %f257, %f7;
	mul.wide.s32 	%rd126, %r58, 4;
	add.s64 	%rd127, %rd2, %rd126;
	ld.global.f32 	%f258, [%rd127];
	mul.f32 	%f88, %f7, %f258;
	ld.global.f32 	%f89, [%rd23+24];
	fma.rn.f32 	%f300, %f89, %f87, %f309;
	ld.global.f32 	%f91, [%rd23+28];
	fma.rn.f32 	%f299, %f91, %f88, %f310;
	ld.global.f32 	%f93, [%rd24+12];
	mov.f64 	%fd32, 0d0000000000000000;
	setp.leu.f32	%p70, %f93, 0f00000000;
	mov.f64 	%fd31, %fd32;
	@%p70 bra 	BB63_89;

	cvt.f64.f32	%fd31, %f93;

BB63_89:
	cvt.rn.f32.f64	%f298, %fd31;
	setp.geu.f32	%p71, %f93, 0f00000000;
	@%p71 bra 	BB63_91;

	neg.f32 	%f259, %f93;
	cvt.f64.f32	%fd32, %f259;

BB63_91:
	add.f32 	%f260, %f311, %f298;
	mul.f32 	%f261, %f87, %f260;
	add.f32 	%f262, %f309, %f300;
	sub.f32 	%f263, %f262, %f261;
	mul.f32 	%f264, %f263, 0f3F000000;
	cvt.rn.f32.f64	%f297, %fd32;
	add.f32 	%f265, %f312, %f297;
	mul.f32 	%f266, %f88, %f265;
	add.f32 	%f267, %f310, %f299;
	sub.f32 	%f268, %f267, %f266;
	mul.f32 	%f269, %f268, 0f3F000000;
	setp.lt.f32	%p72, %f89, %f91;
	selp.f32	%f270, %f89, %f91, %p72;
	sub.f32 	%f271, %f269, %f264;
	mul.f32 	%f272, %f270, %f271;
	st.global.f32 	[%rd25+12], %f272;

BB63_93:
	add.s64 	%rd129, %rd129, 16;
	add.s32 	%r175, %r175, 8;
	add.s32 	%r176, %r176, 4;
	setp.lt.s32	%p73, %r176, %r4;
	@%p73 bra 	BB63_65;

BB63_94:
	ret;
}

	// .globl	gpu_face_stat
.visible .entry gpu_face_stat(
	.param .u64 gpu_face_stat_param_0,
	.param .u64 gpu_face_stat_param_1,
	.param .u64 gpu_face_stat_param_2,
	.param .u64 gpu_face_stat_param_3,
	.param .u64 gpu_face_stat_param_4,
	.param .u32 gpu_face_stat_param_5,
	.param .u32 gpu_face_stat_param_6
)
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<4>;
	.reg .b32 	%r<19>;
	.reg .b64 	%rd<21>;


	ld.param.u64 	%rd4, [gpu_face_stat_param_0];
	ld.param.u64 	%rd5, [gpu_face_stat_param_1];
	ld.param.u64 	%rd6, [gpu_face_stat_param_2];
	ld.param.u64 	%rd7, [gpu_face_stat_param_3];
	ld.param.u64 	%rd8, [gpu_face_stat_param_4];
	ld.param.u32 	%r3, [gpu_face_stat_param_5];
	ld.param.u32 	%r4, [gpu_face_stat_param_6];
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ctaid.y;
	mov.u32 	%r7, %tid.y;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	mov.u32 	%r9, %nctaid.x;
	mov.u32 	%r10, %ctaid.x;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	mad.lo.s32 	%r1, %r11, %r12, %r13;
	setp.ge.s32	%p1, %r1, %r4;
	@%p1 bra 	BB64_6;

	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd1, %rd5;
	mul.lo.s32 	%r2, %r1, %r3;
	cvta.to.global.u64 	%rd10, %rd7;
	mul.wide.s32 	%rd11, %r2, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.const.f32 	%f1, [dc_hDry];
	ld.global.f32 	%f2, [%rd12];
	setp.gt.f32	%p2, %f2, %f1;
	mul.wide.s32 	%rd13, %r1, 4;
	add.s64 	%rd2, %rd9, %rd13;
	@%p2 bra 	BB64_5;
	bra.uni 	BB64_2;

BB64_5:
	mov.u32 	%r18, 1;
	st.global.u32 	[%rd2], %r18;
	bra.uni 	BB64_6;

BB64_2:
	cvta.to.global.u64 	%rd14, %rd8;
	add.s64 	%rd3, %rd1, %rd13;
	add.s64 	%rd17, %rd14, %rd11;
	ld.global.f32 	%f3, [%rd17];
	setp.gt.f32	%p3, %f3, %f1;
	@%p3 bra 	BB64_4;
	bra.uni 	BB64_3;

BB64_4:
	mov.u32 	%r17, 1;
	st.global.u32 	[%rd2], %r17;
	bra.uni 	BB64_6;

BB64_3:
	cvta.to.global.u64 	%rd18, %rd6;
	ld.global.u32 	%r14, [%rd3];
	add.s32 	%r15, %r14, -1;
	mul.wide.s32 	%rd19, %r15, 4;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.u32 	%r16, [%rd20];
	st.global.u32 	[%rd2], %r16;

BB64_6:
	ret;
}

	// .globl	gpu_face_int_inviscid_flux
.visible .entry gpu_face_int_inviscid_flux(
	.param .u64 gpu_face_int_inviscid_flux_param_0,
	.param .u64 gpu_face_int_inviscid_flux_param_1,
	.param .u64 gpu_face_int_inviscid_flux_param_2,
	.param .u64 gpu_face_int_inviscid_flux_param_3,
	.param .u64 gpu_face_int_inviscid_flux_param_4,
	.param .u64 gpu_face_int_inviscid_flux_param_5,
	.param .u64 gpu_face_int_inviscid_flux_param_6,
	.param .u32 gpu_face_int_inviscid_flux_param_7,
	.param .u32 gpu_face_int_inviscid_flux_param_8,
	.param .f32 gpu_face_int_inviscid_flux_param_9,
	.param .u64 gpu_face_int_inviscid_flux_param_10
)
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<23>;
	.reg .b32 	%r<22>;
	.reg .f64 	%fd<10>;
	.reg .b64 	%rd<30>;


	ld.param.u64 	%rd1, [gpu_face_int_inviscid_flux_param_0];
	ld.param.u64 	%rd2, [gpu_face_int_inviscid_flux_param_1];
	ld.param.u64 	%rd3, [gpu_face_int_inviscid_flux_param_2];
	ld.param.u64 	%rd4, [gpu_face_int_inviscid_flux_param_3];
	ld.param.u64 	%rd5, [gpu_face_int_inviscid_flux_param_4];
	ld.param.u64 	%rd6, [gpu_face_int_inviscid_flux_param_5];
	ld.param.u64 	%rd7, [gpu_face_int_inviscid_flux_param_6];
	ld.param.u32 	%r3, [gpu_face_int_inviscid_flux_param_7];
	ld.param.u32 	%r4, [gpu_face_int_inviscid_flux_param_8];
	ld.param.f32 	%f2, [gpu_face_int_inviscid_flux_param_9];
	ld.param.u64 	%rd8, [gpu_face_int_inviscid_flux_param_10];
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ctaid.y;
	mov.u32 	%r7, %tid.y;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	mov.u32 	%r9, %nctaid.x;
	mov.u32 	%r10, %ctaid.x;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	mad.lo.s32 	%r1, %r11, %r12, %r13;
	setp.ge.s32	%p1, %r1, %r4;
	@%p1 bra 	BB65_4;

	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd2;
	cvta.to.global.u64 	%rd11, %rd3;
	cvta.to.global.u64 	%rd12, %rd1;
	cvta.to.global.u64 	%rd13, %rd7;
	mul.lo.s32 	%r14, %r1, 3;
	mul.wide.s32 	%rd14, %r14, 4;
	add.s64 	%rd15, %rd12, %rd14;
	mul.lo.s32 	%r2, %r1, %r3;
	mul.wide.s32 	%rd16, %r2, 4;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.f32 	%f3, [%rd17];
	ld.global.f32 	%f4, [%rd15];
	fma.rn.f32 	%f5, %f3, %f2, %f4;
	st.global.f32 	[%rd15], %f5;
	ld.global.f32 	%f6, [%rd17+4];
	ld.global.f32 	%f7, [%rd15+4];
	fma.rn.f32 	%f8, %f6, %f2, %f7;
	st.global.f32 	[%rd15+4], %f8;
	ld.global.f32 	%f9, [%rd17+8];
	ld.global.f32 	%f10, [%rd15+8];
	fma.rn.f32 	%f11, %f9, %f2, %f10;
	st.global.f32 	[%rd15+8], %f11;
	add.s64 	%rd18, %rd10, %rd14;
	add.s64 	%rd19, %rd9, %rd16;
	ld.global.f32 	%f12, [%rd19];
	ld.global.f32 	%f13, [%rd18];
	fma.rn.f32 	%f1, %f12, %f2, %f13;
	st.global.f32 	[%rd18], %f1;
	ld.global.f32 	%f14, [%rd19+4];
	ld.global.f32 	%f15, [%rd18+4];
	fma.rn.f32 	%f16, %f14, %f2, %f15;
	st.global.f32 	[%rd18+4], %f16;
	ld.global.f32 	%f17, [%rd19+8];
	ld.global.f32 	%f18, [%rd18+8];
	fma.rn.f32 	%f19, %f17, %f2, %f18;
	st.global.f32 	[%rd18+8], %f19;
	mul.wide.s32 	%rd20, %r1, 4;
	add.s64 	%rd21, %rd13, %rd20;
	cvt.f64.f32	%fd2, %f5;
	cvta.to.global.u64 	%rd22, %rd5;
	add.s64 	%rd23, %rd22, %rd16;
	ld.global.f32 	%f20, [%rd23];
	cvt.f64.f32	%fd3, %f20;
	mul.f64 	%fd4, %fd3, 0d3FECCCCCCCCCCCCD;
	ld.global.f32 	%f21, [%rd21];
	cvt.f64.f32	%fd1, %f21;
	mul.f64 	%fd5, %fd1, %fd4;
	setp.gt.f64	%p2, %fd2, %fd5;
	@%p2 bra 	BB65_3;

	cvta.to.global.u64 	%rd24, %rd6;
	cvt.f64.f32	%fd6, %f1;
	add.s64 	%rd26, %rd24, %rd16;
	ld.global.f32 	%f22, [%rd26];
	cvt.f64.f32	%fd7, %f22;
	mul.f64 	%fd8, %fd7, 0d3FECCCCCCCCCCCCD;
	mul.f64 	%fd9, %fd1, %fd8;
	setp.leu.f64	%p3, %fd6, %fd9;
	@%p3 bra 	BB65_4;

BB65_3:
	cvta.to.global.u64 	%rd27, %rd8;
	shr.s32 	%r15, %r1, 31;
	shr.u32 	%r16, %r15, 26;
	add.s32 	%r17, %r1, %r16;
	and.b32  	%r18, %r17, -64;
	sub.s32 	%r19, %r1, %r18;
	mul.wide.s32 	%rd28, %r19, 4;
	add.s64 	%rd29, %rd27, %rd28;
	add.s32 	%r20, %r1, 1;
	atom.global.min.s32 	%r21, [%rd29], %r20;

BB65_4:
	ret;
}

	// .globl	gpu_face_avg_inviscid_flux
.visible .entry gpu_face_avg_inviscid_flux(
	.param .u64 gpu_face_avg_inviscid_flux_param_0,
	.param .u64 gpu_face_avg_inviscid_flux_param_1,
	.param .u64 gpu_face_avg_inviscid_flux_param_2,
	.param .u64 gpu_face_avg_inviscid_flux_param_3,
	.param .u32 gpu_face_avg_inviscid_flux_param_4,
	.param .u32 gpu_face_avg_inviscid_flux_param_5,
	.param .f32 gpu_face_avg_inviscid_flux_param_6
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<14>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<15>;


	ld.param.u64 	%rd1, [gpu_face_avg_inviscid_flux_param_0];
	ld.param.u64 	%rd2, [gpu_face_avg_inviscid_flux_param_1];
	ld.param.u64 	%rd3, [gpu_face_avg_inviscid_flux_param_2];
	ld.param.u64 	%rd4, [gpu_face_avg_inviscid_flux_param_3];
	ld.param.u32 	%r2, [gpu_face_avg_inviscid_flux_param_4];
	ld.param.u32 	%r3, [gpu_face_avg_inviscid_flux_param_5];
	ld.param.f32 	%f1, [gpu_face_avg_inviscid_flux_param_6];
	mov.u32 	%r4, %ntid.y;
	mov.u32 	%r5, %ctaid.y;
	mov.u32 	%r6, %tid.y;
	mad.lo.s32 	%r7, %r4, %r5, %r6;
	mov.u32 	%r8, %nctaid.x;
	mov.u32 	%r9, %ctaid.x;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %ntid.x;
	mov.u32 	%r12, %tid.x;
	mad.lo.s32 	%r1, %r10, %r11, %r12;
	setp.ge.s32	%p1, %r1, %r3;
	@%p1 bra 	BB66_2;

	cvta.to.global.u64 	%rd5, %rd2;
	cvta.to.global.u64 	%rd6, %rd4;
	cvta.to.global.u64 	%rd7, %rd1;
	cvta.to.global.u64 	%rd8, %rd3;
	mul.lo.s32 	%r13, %r1, 3;
	mul.wide.s32 	%rd9, %r13, 4;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.f32 	%f2, [%rd10];
	div.rn.f32 	%f3, %f2, %f1;
	mul.lo.s32 	%r14, %r1, %r2;
	mul.wide.s32 	%rd11, %r14, 4;
	add.s64 	%rd12, %rd7, %rd11;
	st.global.f32 	[%rd12], %f3;
	ld.global.f32 	%f4, [%rd10+4];
	div.rn.f32 	%f5, %f4, %f1;
	st.global.f32 	[%rd12+4], %f5;
	ld.global.f32 	%f6, [%rd10+8];
	div.rn.f32 	%f7, %f6, %f1;
	st.global.f32 	[%rd12+8], %f7;
	add.s64 	%rd13, %rd6, %rd9;
	ld.global.f32 	%f8, [%rd13];
	div.rn.f32 	%f9, %f8, %f1;
	add.s64 	%rd14, %rd5, %rd11;
	st.global.f32 	[%rd14], %f9;
	ld.global.f32 	%f10, [%rd13+4];
	div.rn.f32 	%f11, %f10, %f1;
	st.global.f32 	[%rd14+4], %f11;
	ld.global.f32 	%f12, [%rd13+8];
	div.rn.f32 	%f13, %f12, %f1;
	st.global.f32 	[%rd14+8], %f13;

BB66_2:
	ret;
}

	// .globl	gpu_face_flux_external_inviscid2
.visible .entry gpu_face_flux_external_inviscid2(
	.param .u64 gpu_face_flux_external_inviscid2_param_0,
	.param .u64 gpu_face_flux_external_inviscid2_param_1,
	.param .u64 gpu_face_flux_external_inviscid2_param_2,
	.param .u64 gpu_face_flux_external_inviscid2_param_3,
	.param .u64 gpu_face_flux_external_inviscid2_param_4,
	.param .u32 gpu_face_flux_external_inviscid2_param_5,
	.param .u32 gpu_face_flux_external_inviscid2_param_6,
	.param .u32 gpu_face_flux_external_inviscid2_param_7
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<23>;
	.reg .b32 	%r<20>;
	.reg .f64 	%fd<14>;
	.reg .b64 	%rd<29>;


	ld.param.u64 	%rd2, [gpu_face_flux_external_inviscid2_param_0];
	ld.param.u64 	%rd3, [gpu_face_flux_external_inviscid2_param_1];
	ld.param.u64 	%rd4, [gpu_face_flux_external_inviscid2_param_2];
	ld.param.u64 	%rd5, [gpu_face_flux_external_inviscid2_param_3];
	ld.param.u64 	%rd6, [gpu_face_flux_external_inviscid2_param_4];
	ld.param.u32 	%r5, [gpu_face_flux_external_inviscid2_param_5];
	ld.param.u32 	%r6, [gpu_face_flux_external_inviscid2_param_6];
	ld.param.u32 	%r7, [gpu_face_flux_external_inviscid2_param_7];
	mov.u32 	%r8, %ntid.y;
	mov.u32 	%r9, %ctaid.y;
	mov.u32 	%r10, %tid.y;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %nctaid.x;
	mov.u32 	%r13, %ctaid.x;
	mad.lo.s32 	%r14, %r11, %r12, %r13;
	mov.u32 	%r15, %ntid.x;
	mov.u32 	%r16, %tid.x;
	mad.lo.s32 	%r1, %r14, %r15, %r16;
	mul.lo.s32 	%r17, %r7, %r6;
	setp.ge.s32	%p1, %r1, %r17;
	@%p1 bra 	BB67_8;

	cvta.to.global.u64 	%rd7, %rd5;
	cvta.to.global.u64 	%rd8, %rd4;
	div.s32 	%r2, %r1, %r6;
	mul.lo.s32 	%r3, %r2, %r6;
	mul.wide.s32 	%rd9, %r3, 4;
	add.s64 	%rd10, %rd8, %rd9;
	add.s64 	%rd11, %rd7, %rd9;
	ld.const.f32 	%f7, [dc_wave_par_hmin];
	ld.global.f32 	%f1, [%rd10];
	setp.gt.f32	%p2, %f1, %f7;
	ld.global.f32 	%f2, [%rd11];
	setp.gt.f32	%p3, %f2, %f7;
	and.pred  	%p4, %p2, %p3;
	@!%p4 bra 	BB67_8;
	bra.uni 	BB67_2;

BB67_2:
	cvta.to.global.u64 	%rd12, %rd2;
	mul.lo.s32 	%r4, %r2, %r5;
	cvta.to.global.u64 	%rd13, %rd6;
	mul.wide.s32 	%rd14, %r4, 4;
	add.s64 	%rd15, %rd13, %rd14;
	ld.global.f32 	%f3, [%rd15];
	mul.wide.s32 	%rd16, %r1, 4;
	add.s64 	%rd1, %rd12, %rd16;
	setp.eq.s32	%p5, %r1, %r3;
	@%p5 bra 	BB67_7;
	bra.uni 	BB67_3;

BB67_7:
	ld.global.f32 	%f19, [%rd1];
	add.f32 	%f20, %f3, %f19;
	sub.f32 	%f21, %f20, %f3;
	st.global.f32 	[%rd1], %f21;
	bra.uni 	BB67_8;

BB67_3:
	setp.gt.f32	%p6, %f3, 0f00000000;
	@%p6 bra 	BB67_5;
	bra.uni 	BB67_4;

BB67_5:
	add.s64 	%rd22, %rd8, %rd16;
	ld.global.f32 	%f9, [%rd22];
	div.rn.f32 	%f22, %f9, %f1;
	bra.uni 	BB67_6;

BB67_4:
	add.s64 	%rd19, %rd7, %rd16;
	ld.global.f32 	%f8, [%rd19];
	div.rn.f32 	%f22, %f8, %f2;

BB67_6:
	cvt.f64.f32	%fd1, %f1;
	mul.f64 	%fd2, %fd1, 0d3FE0000000000000;
	add.f32 	%f10, %f1, %f2;
	cvt.f64.f32	%fd3, %f10;
	div.rn.f64 	%fd4, %fd2, %fd3;
	cvt.rn.f32.f64	%f11, %fd4;
	sub.s32 	%r18, %r1, %r3;
	add.s32 	%r19, %r18, %r4;
	mul.wide.s32 	%rd24, %r19, 4;
	add.s64 	%rd25, %rd13, %rd24;
	ld.global.f32 	%f12, [%rd25];
	mul.f32 	%f13, %f3, %f22;
	fma.rn.f32 	%f14, %f11, %f12, %f13;
	ld.global.f32 	%f15, [%rd1];
	add.f32 	%f16, %f15, %f14;
	st.global.f32 	[%rd1], %f16;
	cvt.f64.f32	%fd5, %f11;
	mov.f64 	%fd6, 0d3FE0000000000000;
	sub.f64 	%fd7, %fd6, %fd5;
	cvt.f64.f32	%fd8, %f12;
	mul.f64 	%fd9, %fd8, %fd7;
	cvt.f64.f32	%fd10, %f13;
	sub.f64 	%fd11, %fd9, %fd10;
	cvta.to.global.u64 	%rd26, %rd3;
	add.s64 	%rd28, %rd26, %rd16;
	ld.global.f32 	%f17, [%rd28];
	cvt.f64.f32	%fd12, %f17;
	add.f64 	%fd13, %fd12, %fd11;
	cvt.rn.f32.f64	%f18, %fd13;
	st.global.f32 	[%rd28], %f18;

BB67_8:
	ret;
}

	// .globl	gpu_face_flux_external_inviscid3
.visible .entry gpu_face_flux_external_inviscid3(
	.param .u64 gpu_face_flux_external_inviscid3_param_0,
	.param .u64 gpu_face_flux_external_inviscid3_param_1,
	.param .u64 gpu_face_flux_external_inviscid3_param_2,
	.param .u64 gpu_face_flux_external_inviscid3_param_3,
	.param .u32 gpu_face_flux_external_inviscid3_param_4,
	.param .u32 gpu_face_flux_external_inviscid3_param_5
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<10>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<15>;


	ld.param.u64 	%rd3, [gpu_face_flux_external_inviscid3_param_0];
	ld.param.u64 	%rd4, [gpu_face_flux_external_inviscid3_param_1];
	ld.param.u64 	%rd5, [gpu_face_flux_external_inviscid3_param_2];
	ld.param.u64 	%rd6, [gpu_face_flux_external_inviscid3_param_3];
	ld.param.u32 	%r3, [gpu_face_flux_external_inviscid3_param_4];
	ld.param.u32 	%r4, [gpu_face_flux_external_inviscid3_param_5];
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ctaid.y;
	mov.u32 	%r7, %tid.y;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	mov.u32 	%r9, %nctaid.x;
	mov.u32 	%r10, %ctaid.x;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	mad.lo.s32 	%r1, %r11, %r12, %r13;
	setp.ge.s32	%p1, %r1, %r4;
	@%p1 bra 	BB68_5;

	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd3;
	cvta.to.global.u64 	%rd9, %rd5;
	mul.lo.s32 	%r2, %r1, %r3;
	mul.wide.s32 	%rd10, %r2, 4;
	add.s64 	%rd11, %rd9, %rd10;
	ld.const.f32 	%f1, [dc_hDry];
	ld.global.f32 	%f2, [%rd11];
	add.s64 	%rd1, %rd8, %rd10;
	add.s64 	%rd2, %rd7, %rd10;
	setp.geu.f32	%p2, %f2, %f1;
	@%p2 bra 	BB68_3;

	ld.global.f32 	%f3, [%rd1];
	setp.lt.f32	%p3, %f3, 0f00000000;
	selp.f32	%f4, %f3, 0f00000000, %p3;
	st.global.f32 	[%rd1], %f4;
	neg.f32 	%f5, %f4;
	st.global.f32 	[%rd2], %f5;

BB68_3:
	cvta.to.global.u64 	%rd12, %rd6;
	add.s64 	%rd14, %rd12, %rd10;
	ld.global.f32 	%f6, [%rd14];
	setp.geu.f32	%p4, %f6, %f1;
	@%p4 bra 	BB68_5;

	ld.global.f32 	%f7, [%rd2];
	setp.lt.f32	%p5, %f7, 0f00000000;
	selp.f32	%f8, %f7, 0f00000000, %p5;
	st.global.f32 	[%rd2], %f8;
	neg.f32 	%f9, %f8;
	st.global.f32 	[%rd1], %f9;

BB68_5:
	ret;
}

	// .globl	gpu_face_scalar_viscous_flux_limit
.visible .entry gpu_face_scalar_viscous_flux_limit(
	.param .u64 gpu_face_scalar_viscous_flux_limit_param_0,
	.param .u64 gpu_face_scalar_viscous_flux_limit_param_1,
	.param .u32 gpu_face_scalar_viscous_flux_limit_param_2,
	.param .u32 gpu_face_scalar_viscous_flux_limit_param_3,
	.param .f32 gpu_face_scalar_viscous_flux_limit_param_4
)
{
	.reg .pred 	%p<5>;
	.reg .f32 	%f<6>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd2, [gpu_face_scalar_viscous_flux_limit_param_0];
	ld.param.u64 	%rd3, [gpu_face_scalar_viscous_flux_limit_param_1];
	ld.param.u32 	%r5, [gpu_face_scalar_viscous_flux_limit_param_2];
	ld.param.u32 	%r6, [gpu_face_scalar_viscous_flux_limit_param_3];
	ld.param.f32 	%f2, [gpu_face_scalar_viscous_flux_limit_param_4];
	mov.u32 	%r7, %ntid.y;
	mov.u32 	%r8, %ctaid.y;
	mov.u32 	%r9, %tid.y;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %nctaid.x;
	mov.u32 	%r12, %ctaid.x;
	mad.lo.s32 	%r13, %r10, %r11, %r12;
	mov.u32 	%r14, %ntid.x;
	mov.u32 	%r15, %tid.x;
	mad.lo.s32 	%r1, %r13, %r14, %r15;
	mul.lo.s32 	%r16, %r6, %r5;
	setp.ge.s32	%p1, %r1, %r16;
	@%p1 bra 	BB69_6;

	cvta.to.global.u64 	%rd4, %rd3;
	div.s32 	%r2, %r1, %r5;
	mul.lo.s32 	%r3, %r2, %r5;
	sub.s32 	%r4, %r1, %r3;
	shl.b32 	%r17, %r2, 1;
	add.s32 	%r18, %r17, 1;
	mul.wide.s32 	%rd5, %r18, 4;
	add.s64 	%rd1, %rd4, %rd5;
	ld.global.f32 	%f1, [%rd1];
	setp.geu.f32	%p2, %f1, %f2;
	@%p2 bra 	BB69_6;

	setp.eq.s32	%p3, %r1, %r3;
	@%p3 bra 	BB69_5;
	bra.uni 	BB69_3;

BB69_5:
	st.global.f32 	[%rd1], %f2;
	bra.uni 	BB69_6;

BB69_3:
	setp.lt.s32	%p4, %r4, 3;
	@%p4 bra 	BB69_6;

	cvta.to.global.u64 	%rd6, %rd2;
	add.s32 	%r19, %r5, -1;
	mad.lo.s32 	%r20, %r2, %r19, %r4;
	add.s32 	%r21, %r20, -1;
	mul.wide.s32 	%rd7, %r21, 4;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.f32 	%f3, [%rd8];
	div.rn.f32 	%f4, %f1, %f2;
	mul.f32 	%f5, %f4, %f3;
	st.global.f32 	[%rd8], %f5;

BB69_6:
	ret;
}

	// .globl	gpu_face_flux_total1
.visible .entry gpu_face_flux_total1(
	.param .u64 gpu_face_flux_total1_param_0,
	.param .u64 gpu_face_flux_total1_param_1,
	.param .u64 gpu_face_flux_total1_param_2,
	.param .u64 gpu_face_flux_total1_param_3,
	.param .u64 gpu_face_flux_total1_param_4,
	.param .u32 gpu_face_flux_total1_param_5,
	.param .u32 gpu_face_flux_total1_param_6
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<6>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<18>;


	ld.param.u64 	%rd1, [gpu_face_flux_total1_param_0];
	ld.param.u64 	%rd2, [gpu_face_flux_total1_param_1];
	ld.param.u64 	%rd3, [gpu_face_flux_total1_param_2];
	ld.param.u64 	%rd4, [gpu_face_flux_total1_param_3];
	ld.param.u64 	%rd5, [gpu_face_flux_total1_param_4];
	ld.param.u32 	%r2, [gpu_face_flux_total1_param_5];
	ld.param.u32 	%r3, [gpu_face_flux_total1_param_6];
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ctaid.y;
	mov.u32 	%r7, %tid.y;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	mov.u32 	%r9, %nctaid.x;
	mad.lo.s32 	%r10, %r8, %r9, %r4;
	mov.u32 	%r11, %ntid.x;
	mov.u32 	%r12, %tid.x;
	mad.lo.s32 	%r1, %r10, %r11, %r12;
	mul.lo.s32 	%r13, %r3, %r2;
	setp.ge.s32	%p1, %r1, %r13;
	@%p1 bra 	BB70_2;

	cvta.to.global.u64 	%rd6, %rd3;
	div.s32 	%r14, %r1, %r2;
	mul.wide.s32 	%rd7, %r14, 4;
	add.s64 	%rd8, %rd6, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	mul.wide.s32 	%rd10, %r1, 4;
	add.s64 	%rd11, %rd9, %rd10;
	ld.global.f32 	%f1, [%rd11];
	ld.global.f32 	%f2, [%rd8];
	mul.f32 	%f3, %f2, %f1;
	cvta.to.global.u64 	%rd12, %rd1;
	add.s64 	%rd13, %rd12, %rd10;
	st.global.f32 	[%rd13], %f3;
	cvta.to.global.u64 	%rd14, %rd5;
	add.s64 	%rd15, %rd14, %rd10;
	ld.global.f32 	%f4, [%rd15];
	mul.f32 	%f5, %f2, %f4;
	cvta.to.global.u64 	%rd16, %rd2;
	add.s64 	%rd17, %rd16, %rd10;
	st.global.f32 	[%rd17], %f5;

BB70_2:
	ret;
}

	// .globl	gpu_face_flux_total2
.visible .entry gpu_face_flux_total2(
	.param .u64 gpu_face_flux_total2_param_0,
	.param .u64 gpu_face_flux_total2_param_1,
	.param .u64 gpu_face_flux_total2_param_2,
	.param .u64 gpu_face_flux_total2_param_3,
	.param .u64 gpu_face_flux_total2_param_4,
	.param .u64 gpu_face_flux_total2_param_5,
	.param .u32 gpu_face_flux_total2_param_6,
	.param .u32 gpu_face_flux_total2_param_7
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<23>;


	ld.param.u64 	%rd1, [gpu_face_flux_total2_param_0];
	ld.param.u64 	%rd2, [gpu_face_flux_total2_param_1];
	ld.param.u64 	%rd3, [gpu_face_flux_total2_param_2];
	ld.param.u64 	%rd4, [gpu_face_flux_total2_param_3];
	ld.param.u64 	%rd5, [gpu_face_flux_total2_param_4];
	ld.param.u64 	%rd6, [gpu_face_flux_total2_param_5];
	ld.param.u32 	%r4, [gpu_face_flux_total2_param_6];
	ld.param.u32 	%r5, [gpu_face_flux_total2_param_7];
	mov.u32 	%r6, %ntid.y;
	mov.u32 	%r7, %ctaid.y;
	mov.u32 	%r8, %tid.y;
	mad.lo.s32 	%r9, %r6, %r7, %r8;
	mov.u32 	%r10, %nctaid.x;
	mov.u32 	%r11, %ctaid.x;
	mad.lo.s32 	%r12, %r9, %r10, %r11;
	mov.u32 	%r13, %ntid.x;
	mov.u32 	%r14, %tid.x;
	mad.lo.s32 	%r1, %r12, %r13, %r14;
	mul.lo.s32 	%r15, %r5, %r4;
	setp.ge.s32	%p1, %r1, %r15;
	@%p1 bra 	BB71_4;

	cvta.to.global.u64 	%rd7, %rd3;
	div.s32 	%r2, %r1, %r4;
	mul.lo.s32 	%r16, %r2, %r4;
	sub.s32 	%r3, %r1, %r16;
	mul.wide.s32 	%rd8, %r2, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.f32 	%f1, [%rd9];
	cvta.to.global.u64 	%rd10, %rd4;
	mul.wide.s32 	%rd11, %r1, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.f32 	%f11, [%rd12];
	cvta.to.global.u64 	%rd13, %rd5;
	add.s64 	%rd14, %rd13, %rd11;
	ld.global.f32 	%f12, [%rd14];
	setp.lt.s32	%p2, %r3, 1;
	@%p2 bra 	BB71_3;

	cvta.to.global.u64 	%rd15, %rd6;
	add.s32 	%r17, %r4, -1;
	mad.lo.s32 	%r18, %r2, %r17, %r3;
	add.s32 	%r19, %r18, -1;
	mul.wide.s32 	%rd16, %r19, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.f32 	%f8, [%rd17];
	add.f32 	%f11, %f11, %f8;
	sub.f32 	%f12, %f12, %f8;

BB71_3:
	cvta.to.global.u64 	%rd18, %rd2;
	cvta.to.global.u64 	%rd19, %rd1;
	add.s64 	%rd21, %rd19, %rd11;
	mul.f32 	%f9, %f1, %f11;
	st.global.f32 	[%rd21], %f9;
	add.s64 	%rd22, %rd18, %rd11;
	mul.f32 	%f10, %f1, %f12;
	st.global.f32 	[%rd22], %f10;

BB71_4:
	ret;
}

	// .globl	gpu_face_drying_flux_adjust
.visible .entry gpu_face_drying_flux_adjust(
	.param .u64 gpu_face_drying_flux_adjust_param_0,
	.param .u64 gpu_face_drying_flux_adjust_param_1,
	.param .u64 gpu_face_drying_flux_adjust_param_2,
	.param .u64 gpu_face_drying_flux_adjust_param_3,
	.param .u64 gpu_face_drying_flux_adjust_param_4,
	.param .u64 gpu_face_drying_flux_adjust_param_5,
	.param .u64 gpu_face_drying_flux_adjust_param_6,
	.param .u64 gpu_face_drying_flux_adjust_param_7,
	.param .u64 gpu_face_drying_flux_adjust_param_8,
	.param .u64 gpu_face_drying_flux_adjust_param_9,
	.param .u64 gpu_face_drying_flux_adjust_param_10,
	.param .u64 gpu_face_drying_flux_adjust_param_11,
	.param .u64 gpu_face_drying_flux_adjust_param_12,
	.param .u32 gpu_face_drying_flux_adjust_param_13,
	.param .u32 gpu_face_drying_flux_adjust_param_14,
	.param .f32 gpu_face_drying_flux_adjust_param_15
)
{
	.reg .pred 	%p<50>;
	.reg .f32 	%f<234>;
	.reg .b32 	%r<86>;
	.reg .b64 	%rd<140>;


	ld.param.u64 	%rd43, [gpu_face_drying_flux_adjust_param_0];
	ld.param.u64 	%rd44, [gpu_face_drying_flux_adjust_param_1];
	ld.param.u64 	%rd45, [gpu_face_drying_flux_adjust_param_2];
	ld.param.u64 	%rd46, [gpu_face_drying_flux_adjust_param_3];
	ld.param.u64 	%rd35, [gpu_face_drying_flux_adjust_param_4];
	ld.param.u64 	%rd47, [gpu_face_drying_flux_adjust_param_5];
	ld.param.u64 	%rd36, [gpu_face_drying_flux_adjust_param_6];
	ld.param.u64 	%rd37, [gpu_face_drying_flux_adjust_param_7];
	ld.param.u64 	%rd38, [gpu_face_drying_flux_adjust_param_8];
	ld.param.u64 	%rd39, [gpu_face_drying_flux_adjust_param_9];
	ld.param.u64 	%rd40, [gpu_face_drying_flux_adjust_param_10];
	ld.param.u64 	%rd41, [gpu_face_drying_flux_adjust_param_11];
	ld.param.u64 	%rd42, [gpu_face_drying_flux_adjust_param_12];
	ld.param.u32 	%r26, [gpu_face_drying_flux_adjust_param_13];
	ld.param.u32 	%r27, [gpu_face_drying_flux_adjust_param_14];
	ld.param.f32 	%f11, [gpu_face_drying_flux_adjust_param_15];
	cvta.to.global.u64 	%rd1, %rd47;
	cvta.to.global.u64 	%rd2, %rd35;
	cvta.to.global.u64 	%rd3, %rd46;
	cvta.to.global.u64 	%rd4, %rd45;
	cvta.to.global.u64 	%rd5, %rd43;
	cvta.to.global.u64 	%rd6, %rd44;
	mov.u32 	%r28, %ntid.y;
	mov.u32 	%r29, %ctaid.y;
	mov.u32 	%r30, %tid.y;
	mad.lo.s32 	%r31, %r28, %r29, %r30;
	mov.u32 	%r32, %nctaid.x;
	mov.u32 	%r33, %ctaid.x;
	mad.lo.s32 	%r34, %r31, %r32, %r33;
	mov.u32 	%r35, %ntid.x;
	mov.u32 	%r36, %tid.x;
	mad.lo.s32 	%r1, %r34, %r35, %r36;
	setp.ge.s32	%p1, %r1, %r27;
	@%p1 bra 	BB72_60;

	cvta.to.global.u64 	%rd48, %rd37;
	mul.wide.s32 	%rd49, %r1, 4;
	add.s64 	%rd50, %rd48, %rd49;
	ld.global.f32 	%f1, [%rd50];
	setp.geu.f32	%p2, %f1, 0f3F7FFFFE;
	@%p2 bra 	BB72_60;

	cvta.to.global.u64 	%rd7, %rd42;
	cvta.to.global.u64 	%rd8, %rd41;
	cvta.to.global.u64 	%rd9, %rd40;
	cvta.to.global.u64 	%rd10, %rd39;
	cvta.to.global.u64 	%rd11, %rd38;
	cvta.to.global.u64 	%rd12, %rd36;
	shl.b32 	%r2, %r1, 2;
	mov.f32 	%f12, 0f3F800000;
	sub.f32 	%f2, %f12, %f1;
	ld.const.f32 	%f3, [dc_hDry];
	and.b32  	%r3, %r26, 3;
	add.s64 	%rd13, %rd6, 12;
	add.s64 	%rd14, %rd5, 12;
	add.s64 	%rd15, %rd3, 12;
	add.s64 	%rd16, %rd4, 12;
	add.s64 	%rd17, %rd1, -4;
	add.s64 	%rd18, %rd2, -4;
	mov.u32 	%r77, 0;

BB72_3:
	add.s32 	%r5, %r77, %r2;
	mul.wide.s32 	%rd51, %r5, 4;
	add.s64 	%rd52, %rd12, %rd51;
	ld.global.u32 	%r6, [%rd52];
	add.s32 	%r38, %r6, -1;
	setp.lt.s32	%p3, %r38, 0;
	@%p3 bra 	BB72_59;

	add.s32 	%r71, %r6, -1;
	mul.lo.s32 	%r7, %r71, %r26;
	add.s64 	%rd54, %rd11, %rd51;
	ld.global.f32 	%f13, [%rd54];
	setp.gt.f32	%p4, %f13, 0f00000000;
	selp.b64	%rd55, %rd5, %rd6, %p4;
	mul.wide.s32 	%rd56, %r7, 4;
	add.s64 	%rd57, %rd55, %rd56;
	ld.global.f32 	%f14, [%rd57];
	setp.leu.f32	%p5, %f14, 0f34000000;
	@%p5 bra 	BB72_59;

	add.s32 	%r72, %r6, -1;
	add.s64 	%rd59, %rd9, %rd56;
	ld.global.f32 	%f15, [%rd59];
	add.s64 	%rd60, %rd10, %rd56;
	ld.global.f32 	%f16, [%rd60];
	add.f32 	%f17, %f16, %f15;
	mul.f32 	%f4, %f17, 0f3F000000;
	shl.b32 	%r41, %r72, 1;
	mul.wide.s32 	%rd61, %r41, 4;
	add.s64 	%rd20, %rd8, %rd61;
	setp.lt.s32	%p6, %r26, 1;
	@%p6 bra 	BB72_59;

	ld.param.u64 	%rd127, [gpu_face_drying_flux_adjust_param_4];
	add.s32 	%r73, %r6, -1;
	ld.global.f32 	%f18, [%rd20+4];
	ld.global.f32 	%f19, [%rd20];
	setp.eq.s64	%p7, %rd127, 0;
	mul.lo.s32 	%r8, %r73, 3;
	add.f32 	%f20, %f19, %f18;
	mul.f32 	%f21, %f20, 0f3F000000;
	div.rn.f32 	%f5, %f21, %f4;
	mul.wide.s32 	%rd62, %r73, 4;
	add.s64 	%rd21, %rd7, %rd62;
	@%p7 bra 	BB72_38;
	bra.uni 	BB72_7;

BB72_38:
	mov.u32 	%r82, 0;
	setp.eq.s32	%p31, %r3, 0;
	@%p31 bra 	BB72_48;

	setp.eq.s32	%p32, %r3, 1;
	@%p32 bra 	BB72_45;

	setp.eq.s32	%p33, %r3, 2;
	@%p33 bra 	BB72_42;

	setp.gt.f32	%p34, %f4, %f3;
	add.s64 	%rd113, %rd4, %rd56;
	ld.global.f32 	%f143, [%rd113];
	mul.f32 	%f144, %f2, %f143;
	sub.f32 	%f145, %f143, %f144;
	st.global.f32 	[%rd113], %f145;
	add.s64 	%rd114, %rd3, %rd56;
	ld.global.f32 	%f146, [%rd114];
	add.f32 	%f147, %f146, %f144;
	st.global.f32 	[%rd114], %f147;
	mul.f32 	%f148, %f144, %f5;
	selp.f32	%f149, %f148, %f144, %p34;
	ld.global.f32 	%f150, [%rd21];
	mul.f32 	%f151, %f149, %f150;
	add.s64 	%rd115, %rd5, %rd56;
	ld.global.f32 	%f152, [%rd115];
	sub.f32 	%f153, %f152, %f151;
	st.global.f32 	[%rd115], %f153;
	add.s64 	%rd116, %rd6, %rd56;
	ld.global.f32 	%f154, [%rd116];
	add.f32 	%f155, %f151, %f154;
	st.global.f32 	[%rd116], %f155;
	mov.u32 	%r82, 1;

BB72_42:
	add.s32 	%r62, %r82, -1;
	setp.lt.u32	%p35, %r62, 2;
	@%p35 bra 	BB72_44;

	setp.gt.f32	%p36, %f4, %f3;
	add.s32 	%r63, %r82, %r7;
	mul.wide.s32 	%rd117, %r63, 4;
	add.s64 	%rd118, %rd4, %rd117;
	ld.global.f32 	%f156, [%rd118];
	mul.f32 	%f157, %f2, %f156;
	sub.f32 	%f158, %f156, %f157;
	st.global.f32 	[%rd118], %f158;
	add.s64 	%rd119, %rd3, %rd117;
	ld.global.f32 	%f159, [%rd119];
	add.f32 	%f160, %f159, %f157;
	st.global.f32 	[%rd119], %f160;
	mul.f32 	%f161, %f157, %f5;
	selp.f32	%f162, %f161, %f157, %p36;
	ld.global.f32 	%f163, [%rd21];
	mul.f32 	%f164, %f162, %f163;
	add.s64 	%rd120, %rd5, %rd117;
	ld.global.f32 	%f165, [%rd120];
	sub.f32 	%f166, %f165, %f164;
	st.global.f32 	[%rd120], %f166;
	add.s64 	%rd121, %rd6, %rd117;
	ld.global.f32 	%f167, [%rd121];
	add.f32 	%f168, %f164, %f167;
	st.global.f32 	[%rd121], %f168;

BB72_44:
	add.s32 	%r82, %r82, 1;

BB72_45:
	add.s32 	%r64, %r82, -1;
	setp.lt.u32	%p37, %r64, 2;
	@%p37 bra 	BB72_47;

	setp.gt.f32	%p38, %f4, %f3;
	add.s32 	%r65, %r82, %r7;
	mul.wide.s32 	%rd122, %r65, 4;
	add.s64 	%rd123, %rd4, %rd122;
	ld.global.f32 	%f169, [%rd123];
	mul.f32 	%f170, %f2, %f169;
	sub.f32 	%f171, %f169, %f170;
	st.global.f32 	[%rd123], %f171;
	add.s64 	%rd124, %rd3, %rd122;
	ld.global.f32 	%f172, [%rd124];
	add.f32 	%f173, %f172, %f170;
	st.global.f32 	[%rd124], %f173;
	mul.f32 	%f174, %f170, %f5;
	selp.f32	%f175, %f174, %f170, %p38;
	ld.global.f32 	%f176, [%rd21];
	mul.f32 	%f177, %f175, %f176;
	add.s64 	%rd125, %rd5, %rd122;
	ld.global.f32 	%f178, [%rd125];
	sub.f32 	%f179, %f178, %f177;
	st.global.f32 	[%rd125], %f179;
	add.s64 	%rd126, %rd6, %rd122;
	ld.global.f32 	%f180, [%rd126];
	add.f32 	%f181, %f177, %f180;
	st.global.f32 	[%rd126], %f181;

BB72_47:
	add.s32 	%r82, %r82, 1;

BB72_48:
	setp.lt.u32	%p39, %r26, 4;
	@%p39 bra 	BB72_59;

	add.s32 	%r74, %r6, -1;
	mad.lo.s32 	%r67, %r26, %r74, %r82;
	mul.wide.s32 	%rd139, %r67, 4;

BB72_50:
	add.s32 	%r68, %r82, -1;
	setp.lt.u32	%p40, %r68, 2;
	add.s64 	%rd30, %rd4, %rd139;
	add.s64 	%rd31, %rd3, %rd139;
	add.s64 	%rd32, %rd5, %rd139;
	add.s64 	%rd33, %rd6, %rd139;
	@%p40 bra 	BB72_52;

	setp.gt.f32	%p41, %f4, %f3;
	ld.global.f32 	%f182, [%rd30];
	mul.f32 	%f183, %f2, %f182;
	sub.f32 	%f184, %f182, %f183;
	st.global.f32 	[%rd30], %f184;
	ld.global.f32 	%f185, [%rd31];
	add.f32 	%f186, %f185, %f183;
	st.global.f32 	[%rd31], %f186;
	mul.f32 	%f187, %f183, %f5;
	selp.f32	%f188, %f187, %f183, %p41;
	ld.global.f32 	%f189, [%rd21];
	mul.f32 	%f190, %f188, %f189;
	ld.global.f32 	%f191, [%rd32];
	sub.f32 	%f192, %f191, %f190;
	st.global.f32 	[%rd32], %f192;
	ld.global.f32 	%f193, [%rd33];
	add.f32 	%f194, %f190, %f193;
	st.global.f32 	[%rd33], %f194;

BB72_52:
	setp.lt.u32	%p42, %r82, 2;
	@%p42 bra 	BB72_54;

	add.s64 	%rd129, %rd4, %rd139;
	setp.gt.f32	%p43, %f4, %f3;
	ld.global.f32 	%f195, [%rd129+4];
	mul.f32 	%f196, %f2, %f195;
	sub.f32 	%f197, %f195, %f196;
	st.global.f32 	[%rd129+4], %f197;
	ld.global.f32 	%f198, [%rd31+4];
	add.f32 	%f199, %f198, %f196;
	st.global.f32 	[%rd31+4], %f199;
	mul.f32 	%f200, %f196, %f5;
	selp.f32	%f201, %f200, %f196, %p43;
	ld.global.f32 	%f202, [%rd21];
	mul.f32 	%f203, %f201, %f202;
	ld.global.f32 	%f204, [%rd32+4];
	sub.f32 	%f205, %f204, %f203;
	st.global.f32 	[%rd32+4], %f205;
	ld.global.f32 	%f206, [%rd33+4];
	add.f32 	%f207, %f203, %f206;
	st.global.f32 	[%rd33+4], %f207;

BB72_54:
	add.s32 	%r69, %r82, 1;
	setp.lt.u32	%p44, %r69, 2;
	@%p44 bra 	BB72_56;

	add.s64 	%rd133, %rd5, %rd139;
	add.s64 	%rd132, %rd3, %rd139;
	add.s64 	%rd130, %rd4, %rd139;
	setp.gt.f32	%p45, %f4, %f3;
	ld.global.f32 	%f208, [%rd130+8];
	mul.f32 	%f209, %f2, %f208;
	sub.f32 	%f210, %f208, %f209;
	st.global.f32 	[%rd130+8], %f210;
	ld.global.f32 	%f211, [%rd132+8];
	add.f32 	%f212, %f211, %f209;
	st.global.f32 	[%rd132+8], %f212;
	mul.f32 	%f213, %f209, %f5;
	selp.f32	%f214, %f213, %f209, %p45;
	ld.global.f32 	%f215, [%rd21];
	mul.f32 	%f216, %f214, %f215;
	ld.global.f32 	%f217, [%rd133+8];
	sub.f32 	%f218, %f217, %f216;
	st.global.f32 	[%rd133+8], %f218;
	ld.global.f32 	%f219, [%rd33+8];
	add.f32 	%f220, %f216, %f219;
	st.global.f32 	[%rd33+8], %f220;

BB72_56:
	setp.gt.u32	%p46, %r82, -3;
	@%p46 bra 	BB72_58;

	add.s64 	%rd136, %rd6, %rd139;
	add.s64 	%rd135, %rd5, %rd139;
	add.s64 	%rd134, %rd3, %rd139;
	add.s64 	%rd131, %rd4, %rd139;
	setp.gt.f32	%p47, %f4, %f3;
	ld.global.f32 	%f221, [%rd131+12];
	mul.f32 	%f222, %f2, %f221;
	sub.f32 	%f223, %f221, %f222;
	st.global.f32 	[%rd131+12], %f223;
	ld.global.f32 	%f224, [%rd134+12];
	add.f32 	%f225, %f224, %f222;
	st.global.f32 	[%rd134+12], %f225;
	mul.f32 	%f226, %f222, %f5;
	selp.f32	%f227, %f226, %f222, %p47;
	ld.global.f32 	%f228, [%rd21];
	mul.f32 	%f229, %f227, %f228;
	ld.global.f32 	%f230, [%rd135+12];
	sub.f32 	%f231, %f230, %f229;
	st.global.f32 	[%rd135+12], %f231;
	ld.global.f32 	%f232, [%rd136+12];
	add.f32 	%f233, %f229, %f232;
	st.global.f32 	[%rd136+12], %f233;

BB72_58:
	add.s32 	%r82, %r82, 4;
	add.s64 	%rd139, %rd139, 16;
	setp.lt.s32	%p48, %r82, %r26;
	@%p48 bra 	BB72_50;
	bra.uni 	BB72_59;

BB72_7:
	mov.u32 	%r78, 0;
	setp.eq.s32	%p8, %r3, 0;
	@%p8 bra 	BB72_19;

	setp.eq.s32	%p9, %r3, 1;
	@%p9 bra 	BB72_14;

	setp.eq.s32	%p10, %r3, 2;
	@%p10 bra 	BB72_11;

	setp.gt.f32	%p11, %f4, %f3;
	add.s64 	%rd64, %rd4, %rd56;
	ld.global.f32 	%f22, [%rd64];
	mul.f32 	%f23, %f2, %f22;
	sub.f32 	%f24, %f22, %f23;
	st.global.f32 	[%rd64], %f24;
	add.s64 	%rd65, %rd3, %rd56;
	ld.global.f32 	%f25, [%rd65];
	add.f32 	%f26, %f25, %f23;
	st.global.f32 	[%rd65], %f26;
	mul.wide.s32 	%rd66, %r8, 4;
	add.s64 	%rd67, %rd2, %rd66;
	mul.f32 	%f27, %f23, %f11;
	ld.global.f32 	%f28, [%rd67];
	sub.f32 	%f29, %f28, %f27;
	st.global.f32 	[%rd67], %f29;
	add.s64 	%rd68, %rd1, %rd66;
	ld.global.f32 	%f30, [%rd68];
	add.f32 	%f31, %f27, %f30;
	st.global.f32 	[%rd68], %f31;
	mul.f32 	%f32, %f23, %f5;
	selp.f32	%f33, %f32, %f23, %p11;
	ld.global.f32 	%f34, [%rd21];
	mul.f32 	%f35, %f33, %f34;
	add.s64 	%rd69, %rd5, %rd56;
	ld.global.f32 	%f36, [%rd69];
	sub.f32 	%f37, %f36, %f35;
	st.global.f32 	[%rd69], %f37;
	add.s64 	%rd70, %rd6, %rd56;
	ld.global.f32 	%f38, [%rd70];
	add.f32 	%f39, %f35, %f38;
	st.global.f32 	[%rd70], %f39;
	mov.u32 	%r78, 1;

BB72_11:
	add.s32 	%r47, %r78, -1;
	setp.lt.u32	%p12, %r47, 2;
	@%p12 bra 	BB72_13;

	setp.gt.f32	%p13, %f4, %f3;
	add.s32 	%r48, %r78, %r7;
	mul.wide.s32 	%rd71, %r48, 4;
	add.s64 	%rd72, %rd4, %rd71;
	ld.global.f32 	%f40, [%rd72];
	mul.f32 	%f41, %f2, %f40;
	sub.f32 	%f42, %f40, %f41;
	st.global.f32 	[%rd72], %f42;
	add.s64 	%rd73, %rd3, %rd71;
	ld.global.f32 	%f43, [%rd73];
	add.f32 	%f44, %f43, %f41;
	st.global.f32 	[%rd73], %f44;
	add.s32 	%r49, %r78, %r8;
	mul.wide.s32 	%rd74, %r49, 4;
	add.s64 	%rd75, %rd2, %rd74;
	mul.f32 	%f45, %f41, %f11;
	ld.global.f32 	%f46, [%rd75];
	sub.f32 	%f47, %f46, %f45;
	st.global.f32 	[%rd75], %f47;
	add.s64 	%rd76, %rd1, %rd74;
	ld.global.f32 	%f48, [%rd76];
	add.f32 	%f49, %f45, %f48;
	st.global.f32 	[%rd76], %f49;
	mul.f32 	%f50, %f41, %f5;
	selp.f32	%f51, %f50, %f41, %p13;
	ld.global.f32 	%f52, [%rd21];
	mul.f32 	%f53, %f51, %f52;
	add.s64 	%rd77, %rd5, %rd71;
	ld.global.f32 	%f54, [%rd77];
	sub.f32 	%f55, %f54, %f53;
	st.global.f32 	[%rd77], %f55;
	add.s64 	%rd78, %rd6, %rd71;
	ld.global.f32 	%f56, [%rd78];
	add.f32 	%f57, %f53, %f56;
	st.global.f32 	[%rd78], %f57;

BB72_13:
	add.s32 	%r78, %r78, 1;

BB72_14:
	add.s32 	%r50, %r78, -1;
	setp.lt.u32	%p14, %r50, 2;
	@%p14 bra 	BB72_18;

	add.s32 	%r76, %r6, -1;
	mul.lo.s32 	%r75, %r76, %r26;
	cvt.s64.s32	%rd128, %r75;
	cvt.u32.u64	%r51, %rd128;
	add.s32 	%r12, %r78, %r51;
	mul.wide.s32 	%rd79, %r12, 4;
	add.s64 	%rd80, %rd4, %rd79;
	ld.global.f32 	%f58, [%rd80];
	mul.f32 	%f6, %f2, %f58;
	sub.f32 	%f59, %f58, %f6;
	st.global.f32 	[%rd80], %f59;
	add.s64 	%rd81, %rd3, %rd79;
	ld.global.f32 	%f60, [%rd81];
	add.f32 	%f61, %f60, %f6;
	st.global.f32 	[%rd81], %f61;
	setp.gt.s32	%p15, %r78, 2;
	@%p15 bra 	BB72_17;

	add.s32 	%r52, %r78, %r8;
	mul.wide.s32 	%rd82, %r52, 4;
	add.s64 	%rd83, %rd2, %rd82;
	mul.f32 	%f62, %f6, %f11;
	ld.global.f32 	%f63, [%rd83];
	sub.f32 	%f64, %f63, %f62;
	st.global.f32 	[%rd83], %f64;
	add.s64 	%rd84, %rd1, %rd82;
	ld.global.f32 	%f65, [%rd84];
	add.f32 	%f66, %f62, %f65;
	st.global.f32 	[%rd84], %f66;

BB72_17:
	setp.gt.f32	%p16, %f4, %f3;
	mul.f32 	%f67, %f6, %f5;
	selp.f32	%f68, %f67, %f6, %p16;
	ld.global.f32 	%f69, [%rd21];
	mul.f32 	%f70, %f68, %f69;
	add.s64 	%rd86, %rd5, %rd79;
	ld.global.f32 	%f71, [%rd86];
	sub.f32 	%f72, %f71, %f70;
	st.global.f32 	[%rd86], %f72;
	add.s64 	%rd87, %rd6, %rd79;
	ld.global.f32 	%f73, [%rd87];
	add.f32 	%f74, %f70, %f73;
	st.global.f32 	[%rd87], %f74;

BB72_18:
	add.s32 	%r78, %r78, 1;

BB72_19:
	setp.lt.u32	%p17, %r26, 4;
	@%p17 bra 	BB72_59;

	add.s32 	%r70, %r6, -1;
	mad.lo.s32 	%r53, %r6, 3, %r78;
	mul.wide.s32 	%rd138, %r53, 4;
	mad.lo.s32 	%r55, %r26, %r70, %r78;
	mul.wide.s32 	%rd137, %r55, 4;

BB72_21:
	add.s32 	%r56, %r78, -1;
	setp.lt.u32	%p18, %r56, 2;
	@%p18 bra 	BB72_25;

	add.s64 	%rd88, %rd4, %rd137;
	ld.global.f32 	%f75, [%rd88];
	mul.f32 	%f7, %f2, %f75;
	sub.f32 	%f76, %f75, %f7;
	st.global.f32 	[%rd88], %f76;
	add.s64 	%rd89, %rd3, %rd137;
	ld.global.f32 	%f77, [%rd89];
	add.f32 	%f78, %f77, %f7;
	st.global.f32 	[%rd89], %f78;
	setp.gt.s32	%p19, %r78, 2;
	@%p19 bra 	BB72_24;

	add.s64 	%rd90, %rd18, %rd138;
	add.s64 	%rd91, %rd17, %rd138;
	mul.f32 	%f79, %f7, %f11;
	ld.global.f32 	%f80, [%rd90+-8];
	sub.f32 	%f81, %f80, %f79;
	st.global.f32 	[%rd90+-8], %f81;
	ld.global.f32 	%f82, [%rd91+-8];
	add.f32 	%f83, %f79, %f82;
	st.global.f32 	[%rd91+-8], %f83;

BB72_24:
	setp.gt.f32	%p20, %f4, %f3;
	mul.f32 	%f84, %f7, %f5;
	selp.f32	%f85, %f84, %f7, %p20;
	ld.global.f32 	%f86, [%rd21];
	mul.f32 	%f87, %f85, %f86;
	add.s64 	%rd92, %rd5, %rd137;
	ld.global.f32 	%f88, [%rd92];
	sub.f32 	%f89, %f88, %f87;
	st.global.f32 	[%rd92], %f89;
	add.s64 	%rd93, %rd6, %rd137;
	ld.global.f32 	%f90, [%rd93];
	add.f32 	%f91, %f87, %f90;
	st.global.f32 	[%rd93], %f91;

BB72_25:
	add.s32 	%r16, %r78, 1;
	setp.lt.u32	%p21, %r78, 2;
	@%p21 bra 	BB72_29;

	add.s64 	%rd94, %rd16, %rd137;
	add.s64 	%rd95, %rd15, %rd137;
	ld.global.f32 	%f92, [%rd94+-8];
	mul.f32 	%f8, %f2, %f92;
	sub.f32 	%f93, %f92, %f8;
	st.global.f32 	[%rd94+-8], %f93;
	ld.global.f32 	%f94, [%rd95+-8];
	add.f32 	%f95, %f94, %f8;
	st.global.f32 	[%rd95+-8], %f95;
	setp.gt.s32	%p22, %r16, 2;
	@%p22 bra 	BB72_28;

	add.s64 	%rd96, %rd18, %rd138;
	add.s64 	%rd97, %rd17, %rd138;
	mul.f32 	%f96, %f8, %f11;
	ld.global.f32 	%f97, [%rd96+-4];
	sub.f32 	%f98, %f97, %f96;
	st.global.f32 	[%rd96+-4], %f98;
	ld.global.f32 	%f99, [%rd97+-4];
	add.f32 	%f100, %f96, %f99;
	st.global.f32 	[%rd97+-4], %f100;

BB72_28:
	setp.gt.f32	%p23, %f4, %f3;
	add.s64 	%rd98, %rd14, %rd137;
	add.s64 	%rd99, %rd13, %rd137;
	mul.f32 	%f101, %f8, %f5;
	selp.f32	%f102, %f101, %f8, %p23;
	ld.global.f32 	%f103, [%rd21];
	mul.f32 	%f104, %f102, %f103;
	ld.global.f32 	%f105, [%rd98+-8];
	sub.f32 	%f106, %f105, %f104;
	st.global.f32 	[%rd98+-8], %f106;
	ld.global.f32 	%f107, [%rd99+-8];
	add.f32 	%f108, %f104, %f107;
	st.global.f32 	[%rd99+-8], %f108;

BB72_29:
	setp.lt.u32	%p24, %r16, 2;
	@%p24 bra 	BB72_33;

	add.s64 	%rd100, %rd16, %rd137;
	add.s64 	%rd101, %rd15, %rd137;
	ld.global.f32 	%f109, [%rd100+-4];
	mul.f32 	%f9, %f2, %f109;
	sub.f32 	%f110, %f109, %f9;
	st.global.f32 	[%rd100+-4], %f110;
	ld.global.f32 	%f111, [%rd101+-4];
	add.f32 	%f112, %f111, %f9;
	st.global.f32 	[%rd101+-4], %f112;
	add.s32 	%r57, %r78, 2;
	setp.gt.s32	%p25, %r57, 2;
	@%p25 bra 	BB72_32;

	add.s64 	%rd102, %rd18, %rd138;
	mul.f32 	%f113, %f9, %f11;
	ld.global.f32 	%f114, [%rd102];
	sub.f32 	%f115, %f114, %f113;
	st.global.f32 	[%rd102], %f115;
	add.s64 	%rd103, %rd17, %rd138;
	ld.global.f32 	%f116, [%rd103];
	add.f32 	%f117, %f113, %f116;
	st.global.f32 	[%rd103], %f117;

BB72_32:
	setp.gt.f32	%p26, %f4, %f3;
	add.s64 	%rd104, %rd14, %rd137;
	add.s64 	%rd105, %rd13, %rd137;
	mul.f32 	%f118, %f9, %f5;
	selp.f32	%f119, %f118, %f9, %p26;
	ld.global.f32 	%f120, [%rd21];
	mul.f32 	%f121, %f119, %f120;
	ld.global.f32 	%f122, [%rd104+-4];
	sub.f32 	%f123, %f122, %f121;
	st.global.f32 	[%rd104+-4], %f123;
	ld.global.f32 	%f124, [%rd105+-4];
	add.f32 	%f125, %f121, %f124;
	st.global.f32 	[%rd105+-4], %f125;

BB72_33:
	setp.gt.u32	%p27, %r78, -3;
	@%p27 bra 	BB72_37;

	add.s64 	%rd106, %rd16, %rd137;
	ld.global.f32 	%f126, [%rd106];
	mul.f32 	%f10, %f2, %f126;
	sub.f32 	%f127, %f126, %f10;
	st.global.f32 	[%rd106], %f127;
	add.s64 	%rd107, %rd15, %rd137;
	ld.global.f32 	%f128, [%rd107];
	add.f32 	%f129, %f128, %f10;
	st.global.f32 	[%rd107], %f129;
	setp.gt.s32	%p28, %r78, -1;
	@%p28 bra 	BB72_36;

	add.s64 	%rd108, %rd2, %rd138;
	mul.f32 	%f130, %f10, %f11;
	ld.global.f32 	%f131, [%rd108];
	sub.f32 	%f132, %f131, %f130;
	st.global.f32 	[%rd108], %f132;
	add.s64 	%rd109, %rd1, %rd138;
	ld.global.f32 	%f133, [%rd109];
	add.f32 	%f134, %f130, %f133;
	st.global.f32 	[%rd109], %f134;

BB72_36:
	setp.gt.f32	%p29, %f4, %f3;
	mul.f32 	%f135, %f10, %f5;
	selp.f32	%f136, %f135, %f10, %p29;
	ld.global.f32 	%f137, [%rd21];
	mul.f32 	%f138, %f136, %f137;
	add.s64 	%rd110, %rd14, %rd137;
	ld.global.f32 	%f139, [%rd110];
	sub.f32 	%f140, %f139, %f138;
	st.global.f32 	[%rd110], %f140;
	add.s64 	%rd111, %rd13, %rd137;
	ld.global.f32 	%f141, [%rd111];
	add.f32 	%f142, %f138, %f141;
	st.global.f32 	[%rd111], %f142;

BB72_37:
	add.s32 	%r78, %r78, 4;
	add.s64 	%rd138, %rd138, 16;
	add.s64 	%rd137, %rd137, 16;
	setp.lt.s32	%p30, %r78, %r26;
	@%p30 bra 	BB72_21;

BB72_59:
	add.s32 	%r77, %r77, 1;
	setp.lt.s32	%p49, %r77, 4;
	@%p49 bra 	BB72_3;

BB72_60:
	ret;
}

	// .globl	gpu_face_transport_mode_flux_update
.visible .entry gpu_face_transport_mode_flux_update(
	.param .u64 gpu_face_transport_mode_flux_update_param_0,
	.param .u64 gpu_face_transport_mode_flux_update_param_1,
	.param .u64 gpu_face_transport_mode_flux_update_param_2,
	.param .u64 gpu_face_transport_mode_flux_update_param_3,
	.param .u64 gpu_face_transport_mode_flux_update_param_4,
	.param .u64 gpu_face_transport_mode_flux_update_param_5,
	.param .u64 gpu_face_transport_mode_flux_update_param_6,
	.param .u64 gpu_face_transport_mode_flux_update_param_7,
	.param .u32 gpu_face_transport_mode_flux_update_param_8,
	.param .u32 gpu_face_transport_mode_flux_update_param_9,
	.param .f32 gpu_face_transport_mode_flux_update_param_10,
	.param .u64 gpu_face_transport_mode_flux_update_param_11
)
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<31>;
	.reg .b32 	%r<63>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<50>;


	ld.param.u64 	%rd1, [gpu_face_transport_mode_flux_update_param_0];
	ld.param.u64 	%rd2, [gpu_face_transport_mode_flux_update_param_1];
	ld.param.u64 	%rd3, [gpu_face_transport_mode_flux_update_param_2];
	ld.param.u64 	%rd4, [gpu_face_transport_mode_flux_update_param_3];
	ld.param.u64 	%rd5, [gpu_face_transport_mode_flux_update_param_4];
	ld.param.u64 	%rd6, [gpu_face_transport_mode_flux_update_param_5];
	ld.param.u64 	%rd7, [gpu_face_transport_mode_flux_update_param_6];
	ld.param.u64 	%rd8, [gpu_face_transport_mode_flux_update_param_7];
	ld.param.u32 	%r1, [gpu_face_transport_mode_flux_update_param_8];
	ld.param.u32 	%r2, [gpu_face_transport_mode_flux_update_param_9];
	ld.param.f32 	%f3, [gpu_face_transport_mode_flux_update_param_10];
	ld.param.u64 	%rd9, [gpu_face_transport_mode_flux_update_param_11];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.y;
	mov.u32 	%r5, %ctaid.y;
	mov.u32 	%r6, %tid.y;
	mad.lo.s32 	%r7, %r4, %r5, %r6;
	mov.u32 	%r8, %nctaid.x;
	mad.lo.s32 	%r9, %r7, %r8, %r3;
	mov.u32 	%r10, %ntid.x;
	mov.u32 	%r11, %tid.x;
	mad.lo.s32 	%r12, %r9, %r10, %r11;
	setp.ge.s32	%p1, %r12, %r2;
	@%p1 bra 	BB73_6;

	cvta.to.global.u64 	%rd10, %rd4;
	mul.lo.s32 	%r23, %r12, %r1;
	mul.wide.s32 	%rd11, %r23, 4;
	add.s64 	%rd12, %rd10, %rd11;
	cvta.to.global.u64 	%rd13, %rd5;
	add.s64 	%rd14, %rd13, %rd11;
	ld.global.f32 	%f4, [%rd14];
	ld.global.f32 	%f5, [%rd12];
	setp.lt.f32	%p2, %f5, %f4;
	selp.f32	%f1, %f5, %f4, %p2;
	ld.const.f32 	%f2, [dc_hTransp];
	setp.lt.f32	%p3, %f3, 0f00000000;
	@%p3 bra 	BB73_4;
	bra.uni 	BB73_2;

BB73_4:
	setp.leu.f32	%p9, %f1, %f2;
	@%p9 bra 	BB73_6;

	cvta.to.global.u64 	%rd31, %rd8;
	mul.wide.s32 	%rd32, %r12, 4;
	add.s64 	%rd33, %rd31, %rd32;
	shl.b32 	%r49, %r12, 1;
	mov.u32 	%r50, 1;
	ld.global.f32 	%f19, [%rd33];
	setp.leu.f32	%p10, %f19, 0f00000000;
	selp.u32	%r51, 1, 0, %p10;
	add.s32 	%r52, %r51, %r49;
	cvta.to.global.u64 	%rd34, %rd6;
	mul.wide.s32 	%rd35, %r52, 4;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.f32 	%f20, [%rd36];
	cvta.to.global.u64 	%rd37, %rd7;
	add.s64 	%rd38, %rd37, %rd32;
	ld.global.f32 	%f21, [%rd38];
	cvta.to.global.u64 	%rd39, %rd1;
	add.s64 	%rd41, %rd39, %rd11;
	st.global.f32 	[%rd41], %f19;
	neg.f32 	%f22, %f19;
	cvta.to.global.u64 	%rd42, %rd2;
	add.s64 	%rd43, %rd42, %rd11;
	st.global.f32 	[%rd43], %f22;
	div.rn.f32 	%f23, %f19, %f20;
	abs.f32 	%f24, %f23;
	cvt.f64.f32	%fd2, %f24;
	setp.gt.f64	%p11, %fd2, 0d3F1A36E2EB1C432D;
	selp.f32	%f25, %f24, 0f38D1B717, %p11;
	div.rn.f32 	%f26, %f21, %f25;
	setp.lt.f32	%p12, %f26, 0f461C3C00;
	mul.f32 	%f27, %f26, 0f47C35000;
	selp.f32	%f28, %f27, 0f4E6E650E, %p12;
	cvt.rmi.f32.f32	%f29, %f28;
	cvt.rzi.s32.f32	%r54, %f29;
	max.s32 	%r55, %r54, %r50;
	cvt.rn.f64.s32	%fd3, %r55;
	mul.f64 	%fd4, %fd3, 0d3EE4F8B588E368F1;
	cvt.rn.f32.f64	%f30, %fd4;
	cvta.to.global.u64 	%rd44, %rd3;
	mul.wide.s32 	%rd45, %r49, 4;
	add.s64 	%rd46, %rd44, %rd45;
	mov.u32 	%r56, 1176255488;
	st.global.u32 	[%rd46], %r56;
	st.global.f32 	[%rd46+4], %f30;
	shr.s32 	%r57, %r12, 31;
	shr.u32 	%r58, %r57, 26;
	add.s32 	%r59, %r12, %r58;
	and.b32  	%r60, %r59, -64;
	sub.s32 	%r61, %r12, %r60;
	cvta.to.global.u64 	%rd47, %rd9;
	mul.wide.s32 	%rd48, %r61, 4;
	add.s64 	%rd49, %rd47, %rd48;
	atom.global.min.s32 	%r62, [%rd49], %r55;
	bra.uni 	BB73_6;

BB73_2:
	setp.gtu.f32	%p4, %f1, %f2;
	@%p4 bra 	BB73_6;

	cvta.to.global.u64 	%rd15, %rd8;
	mul.wide.s32 	%rd16, %r12, 4;
	add.s64 	%rd17, %rd15, %rd16;
	shl.b32 	%r34, %r12, 1;
	ld.global.f32 	%f6, [%rd17];
	setp.leu.f32	%p5, %f6, 0f00000000;
	selp.u32	%r35, 1, 0, %p5;
	add.s32 	%r36, %r35, %r34;
	cvta.to.global.u64 	%rd18, %rd6;
	mul.wide.s32 	%rd19, %r36, 4;
	add.s64 	%rd20, %rd18, %rd19;
	cvta.to.global.u64 	%rd21, %rd7;
	add.s64 	%rd22, %rd21, %rd16;
	ld.global.f32 	%f7, [%rd22];
	ld.global.f32 	%f8, [%rd20];
	mul.f32 	%f9, %f8, %f7;
	div.rn.f32 	%f10, %f9, %f3;
	setp.lt.f32	%p6, %f6, %f10;
	selp.f32	%f11, %f6, %f10, %p6;
	neg.f32 	%f12, %f10;
	setp.gt.f32	%p7, %f11, %f12;
	selp.f32	%f13, %f11, %f12, %p7;
	cvta.to.global.u64 	%rd23, %rd1;
	add.s64 	%rd25, %rd23, %rd11;
	st.global.f32 	[%rd25], %f13;
	neg.f32 	%f14, %f13;
	cvta.to.global.u64 	%rd26, %rd2;
	add.s64 	%rd27, %rd26, %rd11;
	st.global.f32 	[%rd27], %f14;
	div.rn.f32 	%f15, %f13, %f8;
	abs.f32 	%f16, %f15;
	cvt.f64.f32	%fd1, %f16;
	setp.gt.f64	%p8, %fd1, 0d3F1A36E2EB1C432D;
	selp.f32	%f17, %f16, 0f38D1B717, %p8;
	cvta.to.global.u64 	%rd28, %rd3;
	mul.wide.s32 	%rd29, %r34, 4;
	add.s64 	%rd30, %rd28, %rd29;
	mov.u32 	%r38, 1176255488;
	st.global.u32 	[%rd30], %r38;
	div.rn.f32 	%f18, %f7, %f17;
	st.global.f32 	[%rd30+4], %f18;

BB73_6:
	ret;
}

	// .globl	gpu_face_gradU
.visible .entry gpu_face_gradU(
	.param .u64 gpu_face_gradU_param_0,
	.param .u64 gpu_face_gradU_param_1,
	.param .u64 gpu_face_gradU_param_2,
	.param .u64 gpu_face_gradU_param_3,
	.param .u64 gpu_face_gradU_param_4,
	.param .u64 gpu_face_gradU_param_5,
	.param .u64 gpu_face_gradU_param_6,
	.param .u64 gpu_face_gradU_param_7,
	.param .u64 gpu_face_gradU_param_8,
	.param .u32 gpu_face_gradU_param_9,
	.param .u32 gpu_face_gradU_param_10
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<15>;
	.reg .b32 	%r<26>;
	.reg .b64 	%rd<32>;


	ld.param.u64 	%rd1, [gpu_face_gradU_param_0];
	ld.param.u64 	%rd2, [gpu_face_gradU_param_1];
	ld.param.u64 	%rd3, [gpu_face_gradU_param_2];
	ld.param.u64 	%rd4, [gpu_face_gradU_param_3];
	ld.param.u64 	%rd5, [gpu_face_gradU_param_4];
	ld.param.u64 	%rd6, [gpu_face_gradU_param_5];
	ld.param.u64 	%rd7, [gpu_face_gradU_param_6];
	ld.param.u64 	%rd8, [gpu_face_gradU_param_7];
	ld.param.u64 	%rd9, [gpu_face_gradU_param_8];
	ld.param.u32 	%r2, [gpu_face_gradU_param_9];
	ld.param.u32 	%r3, [gpu_face_gradU_param_10];
	mov.u32 	%r4, %ntid.y;
	mov.u32 	%r5, %ctaid.y;
	mov.u32 	%r6, %tid.y;
	mad.lo.s32 	%r7, %r4, %r5, %r6;
	mov.u32 	%r8, %nctaid.x;
	mov.u32 	%r9, %ctaid.x;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %ntid.x;
	mov.u32 	%r12, %tid.x;
	mad.lo.s32 	%r1, %r10, %r11, %r12;
	mul.lo.s32 	%r13, %r3, %r2;
	setp.ge.s32	%p1, %r1, %r13;
	@%p1 bra 	BB74_2;

	cvta.to.global.u64 	%rd10, %rd1;
	cvta.to.global.u64 	%rd11, %rd9;
	cvta.to.global.u64 	%rd12, %rd2;
	div.s32 	%r14, %r1, %r2;
	mul.lo.s32 	%r15, %r14, %r2;
	sub.s32 	%r16, %r1, %r15;
	shl.b32 	%r17, %r14, 1;
	mul.wide.s32 	%rd13, %r17, 4;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.u32 	%r18, [%rd14];
	add.s32 	%r19, %r18, -1;
	ld.global.u32 	%r20, [%rd14+4];
	add.s32 	%r21, %r20, -1;
	shl.b32 	%r22, %r14, 2;
	mul.wide.s32 	%rd15, %r22, 4;
	add.s64 	%rd16, %rd11, %rd15;
	ld.global.f32 	%f1, [%rd16+8];
	ld.global.f32 	%f2, [%rd16+12];
	setp.eq.s32	%p2, %r1, %r15;
	mad.lo.s32 	%r23, %r19, %r2, %r16;
	mad.lo.s32 	%r24, %r21, %r2, %r16;
	selp.b64	%rd17, %rd7, %rd5, %p2;
	selp.b64	%rd18, %rd8, %rd6, %p2;
	selp.b64	%rd19, %rd4, %rd3, %p2;
	cvta.to.global.u64 	%rd20, %rd19;
	mul.wide.s32 	%rd21, %r24, 4;
	add.s64 	%rd22, %rd20, %rd21;
	cvta.to.global.u64 	%rd23, %rd18;
	cvta.to.global.u64 	%rd24, %rd17;
	mul.wide.s32 	%rd25, %r1, 4;
	add.s64 	%rd26, %rd24, %rd25;
	add.s64 	%rd27, %rd23, %rd25;
	mul.wide.s32 	%rd28, %r23, 4;
	add.s64 	%rd29, %rd20, %rd28;
	ld.global.f32 	%f3, [%rd26];
	ld.global.f32 	%f4, [%rd27];
	sub.f32 	%f5, %f4, %f3;
	ld.global.f32 	%f6, [%rd16];
	ld.global.f32 	%f7, [%rd29];
	ld.global.f32 	%f8, [%rd22];
	sub.f32 	%f9, %f8, %f7;
	ld.global.f32 	%f10, [%rd16+4];
	mul.f32 	%f11, %f10, %f9;
	fma.rn.f32 	%f12, %f6, %f5, %f11;
	shl.b32 	%r25, %r1, 1;
	mul.wide.s32 	%rd30, %r25, 4;
	add.s64 	%rd31, %rd10, %rd30;
	st.global.f32 	[%rd31], %f12;
	mul.f32 	%f13, %f2, %f9;
	fma.rn.f32 	%f14, %f1, %f5, %f13;
	st.global.f32 	[%rd31+4], %f14;

BB74_2:
	ret;
}

	// .globl	gpu_face_gradUp
.visible .entry gpu_face_gradUp(
	.param .u64 gpu_face_gradUp_param_0,
	.param .u64 gpu_face_gradUp_param_1,
	.param .u64 gpu_face_gradUp_param_2,
	.param .u64 gpu_face_gradUp_param_3,
	.param .u64 gpu_face_gradUp_param_4,
	.param .u64 gpu_face_gradUp_param_5,
	.param .u32 gpu_face_gradUp_param_6,
	.param .u32 gpu_face_gradUp_param_7
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<15>;
	.reg .b32 	%r<26>;
	.reg .b64 	%rd<26>;


	ld.param.u64 	%rd1, [gpu_face_gradUp_param_0];
	ld.param.u64 	%rd2, [gpu_face_gradUp_param_1];
	ld.param.u64 	%rd3, [gpu_face_gradUp_param_2];
	ld.param.u64 	%rd4, [gpu_face_gradUp_param_3];
	ld.param.u64 	%rd5, [gpu_face_gradUp_param_4];
	ld.param.u64 	%rd6, [gpu_face_gradUp_param_5];
	ld.param.u32 	%r2, [gpu_face_gradUp_param_6];
	ld.param.u32 	%r3, [gpu_face_gradUp_param_7];
	mov.u32 	%r4, %ntid.y;
	mov.u32 	%r5, %ctaid.y;
	mov.u32 	%r6, %tid.y;
	mad.lo.s32 	%r7, %r4, %r5, %r6;
	mov.u32 	%r8, %nctaid.x;
	mov.u32 	%r9, %ctaid.x;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %ntid.x;
	mov.u32 	%r12, %tid.x;
	mad.lo.s32 	%r1, %r10, %r11, %r12;
	mul.lo.s32 	%r13, %r3, %r2;
	setp.ge.s32	%p1, %r1, %r13;
	@%p1 bra 	BB75_2;

	cvta.to.global.u64 	%rd7, %rd1;
	cvta.to.global.u64 	%rd8, %rd3;
	cvta.to.global.u64 	%rd9, %rd6;
	cvta.to.global.u64 	%rd10, %rd2;
	cvta.to.global.u64 	%rd11, %rd4;
	div.s32 	%r14, %r1, %r2;
	mul.lo.s32 	%r15, %r14, %r2;
	sub.s32 	%r16, %r1, %r15;
	shl.b32 	%r17, %r14, 1;
	mul.wide.s32 	%rd12, %r17, 4;
	add.s64 	%rd13, %rd10, %rd12;
	ld.global.u32 	%r18, [%rd13];
	add.s32 	%r19, %r18, -1;
	ld.global.u32 	%r20, [%rd13+4];
	add.s32 	%r21, %r20, -1;
	shl.b32 	%r22, %r14, 2;
	mul.wide.s32 	%rd14, %r22, 4;
	add.s64 	%rd15, %rd9, %rd14;
	ld.global.f32 	%f1, [%rd15+8];
	ld.global.f32 	%f2, [%rd15+12];
	mad.lo.s32 	%r23, %r19, %r2, %r16;
	mul.wide.s32 	%rd16, %r23, 4;
	add.s64 	%rd17, %rd8, %rd16;
	mad.lo.s32 	%r24, %r21, %r2, %r16;
	mul.wide.s32 	%rd18, %r24, 4;
	add.s64 	%rd19, %rd8, %rd18;
	mul.wide.s32 	%rd20, %r1, 4;
	add.s64 	%rd21, %rd11, %rd20;
	cvta.to.global.u64 	%rd22, %rd5;
	add.s64 	%rd23, %rd22, %rd20;
	ld.global.f32 	%f3, [%rd23];
	ld.global.f32 	%f4, [%rd21];
	sub.f32 	%f5, %f3, %f4;
	ld.global.f32 	%f6, [%rd15];
	mul.f32 	%f7, %f6, %f5;
	ld.global.f32 	%f8, [%rd19];
	ld.global.f32 	%f9, [%rd17];
	sub.f32 	%f10, %f8, %f9;
	ld.global.f32 	%f11, [%rd15+4];
	fma.rn.f32 	%f12, %f11, %f10, %f7;
	shl.b32 	%r25, %r1, 1;
	mul.wide.s32 	%rd24, %r25, 4;
	add.s64 	%rd25, %rd7, %rd24;
	st.global.f32 	[%rd25], %f12;
	mul.f32 	%f13, %f1, %f5;
	fma.rn.f32 	%f14, %f2, %f10, %f13;
	st.global.f32 	[%rd25+4], %f14;

BB75_2:
	ret;
}

	// .globl	gpu_face_gradZb
.visible .entry gpu_face_gradZb(
	.param .u64 gpu_face_gradZb_param_0,
	.param .u64 gpu_face_gradZb_param_1,
	.param .u64 gpu_face_gradZb_param_2,
	.param .u64 gpu_face_gradZb_param_3,
	.param .u64 gpu_face_gradZb_param_4,
	.param .u64 gpu_face_gradZb_param_5,
	.param .u64 gpu_face_gradZb_param_6,
	.param .u32 gpu_face_gradZb_param_7
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<15>;
	.reg .b32 	%r<25>;
	.reg .b64 	%rd<32>;


	ld.param.u64 	%rd1, [gpu_face_gradZb_param_0];
	ld.param.u64 	%rd2, [gpu_face_gradZb_param_1];
	ld.param.u64 	%rd3, [gpu_face_gradZb_param_2];
	ld.param.u64 	%rd4, [gpu_face_gradZb_param_3];
	ld.param.u64 	%rd5, [gpu_face_gradZb_param_4];
	ld.param.u64 	%rd6, [gpu_face_gradZb_param_5];
	ld.param.u64 	%rd7, [gpu_face_gradZb_param_6];
	ld.param.u32 	%r2, [gpu_face_gradZb_param_7];
	mov.u32 	%r3, %ntid.y;
	mov.u32 	%r4, %ctaid.y;
	mov.u32 	%r5, %tid.y;
	mad.lo.s32 	%r6, %r3, %r4, %r5;
	mov.u32 	%r7, %nctaid.x;
	mov.u32 	%r8, %ctaid.x;
	mad.lo.s32 	%r9, %r6, %r7, %r8;
	mov.u32 	%r10, %ntid.x;
	mov.u32 	%r11, %tid.x;
	mad.lo.s32 	%r1, %r9, %r10, %r11;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB76_2;

	cvta.to.global.u64 	%rd8, %rd1;
	cvta.to.global.u64 	%rd9, %rd5;
	cvta.to.global.u64 	%rd10, %rd4;
	cvta.to.global.u64 	%rd11, %rd7;
	cvta.to.global.u64 	%rd12, %rd6;
	cvta.to.global.u64 	%rd13, %rd3;
	cvta.to.global.u64 	%rd14, %rd2;
	mul.wide.s32 	%rd15, %r1, 4;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.u32 	%r12, [%rd16];
	add.s32 	%r13, %r12, -1;
	shl.b32 	%r14, %r13, 1;
	mul.wide.s32 	%rd17, %r14, 4;
	add.s64 	%rd18, %rd13, %rd17;
	ld.global.u32 	%r15, [%rd18];
	add.s32 	%r16, %r15, -1;
	ld.global.u32 	%r17, [%rd18+4];
	add.s32 	%r18, %r17, -1;
	mul.wide.s32 	%rd19, %r16, 4;
	add.s64 	%rd20, %rd12, %rd19;
	ld.global.u32 	%r19, [%rd20];
	add.s32 	%r20, %r19, -1;
	mul.wide.s32 	%rd21, %r18, 4;
	add.s64 	%rd22, %rd12, %rd21;
	ld.global.u32 	%r21, [%rd22];
	add.s32 	%r22, %r21, -1;
	mul.wide.s32 	%rd23, %r22, 4;
	add.s64 	%rd24, %rd11, %rd23;
	mul.wide.s32 	%rd25, %r20, 4;
	add.s64 	%rd26, %rd11, %rd25;
	ld.global.f32 	%f1, [%rd26];
	ld.global.f32 	%f2, [%rd24];
	sub.f32 	%f3, %f2, %f1;
	shl.b32 	%r23, %r1, 1;
	mul.wide.s32 	%rd27, %r23, 4;
	add.s64 	%rd28, %rd10, %rd27;
	ld.global.f32 	%f4, [%rd28];
	ld.global.f32 	%f5, [%rd28+4];
	sub.f32 	%f6, %f5, %f4;
	shl.b32 	%r24, %r13, 2;
	mul.wide.s32 	%rd29, %r24, 4;
	add.s64 	%rd30, %rd9, %rd29;
	ld.global.f32 	%f7, [%rd30];
	ld.global.f32 	%f8, [%rd30+4];
	mul.f32 	%f9, %f3, %f8;
	fma.rn.f32 	%f10, %f6, %f7, %f9;
	add.s64 	%rd31, %rd8, %rd27;
	st.global.f32 	[%rd31], %f10;
	ld.global.f32 	%f11, [%rd30+8];
	ld.global.f32 	%f12, [%rd30+12];
	mul.f32 	%f13, %f3, %f12;
	fma.rn.f32 	%f14, %f6, %f11, %f13;
	st.global.f32 	[%rd31+4], %f14;

BB76_2:
	ret;
}

	// .globl	gpu_face_update_bathy
.visible .entry gpu_face_update_bathy(
	.param .u64 gpu_face_update_bathy_param_0,
	.param .u64 gpu_face_update_bathy_param_1,
	.param .u64 gpu_face_update_bathy_param_2,
	.param .u64 gpu_face_update_bathy_param_3,
	.param .u64 gpu_face_update_bathy_param_4,
	.param .u32 gpu_face_update_bathy_param_5
)
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<26>;
	.reg .b64 	%rd<25>;


	ld.param.u64 	%rd1, [gpu_face_update_bathy_param_0];
	ld.param.u64 	%rd2, [gpu_face_update_bathy_param_1];
	ld.param.u64 	%rd3, [gpu_face_update_bathy_param_2];
	ld.param.u64 	%rd4, [gpu_face_update_bathy_param_3];
	ld.param.u64 	%rd5, [gpu_face_update_bathy_param_4];
	ld.param.u32 	%r2, [gpu_face_update_bathy_param_5];
	mov.u32 	%r3, %ntid.y;
	mov.u32 	%r4, %ctaid.y;
	mov.u32 	%r5, %tid.y;
	mad.lo.s32 	%r6, %r3, %r4, %r5;
	mov.u32 	%r7, %nctaid.x;
	mov.u32 	%r8, %ctaid.x;
	mad.lo.s32 	%r9, %r6, %r7, %r8;
	mov.u32 	%r10, %ntid.x;
	mov.u32 	%r11, %tid.x;
	mad.lo.s32 	%r1, %r9, %r10, %r11;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB77_2;

	cvta.to.global.u64 	%rd6, %rd1;
	cvta.to.global.u64 	%rd7, %rd5;
	cvta.to.global.u64 	%rd8, %rd4;
	cvta.to.global.u64 	%rd9, %rd3;
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r1, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.u32 	%r12, [%rd12];
	shl.b32 	%r13, %r12, 1;
	add.s32 	%r14, %r13, -2;
	mul.wide.s32 	%rd13, %r14, 4;
	add.s64 	%rd14, %rd9, %rd13;
	ld.global.u32 	%r15, [%rd14];
	add.s32 	%r16, %r15, -1;
	ld.global.u32 	%r17, [%rd14+4];
	add.s32 	%r18, %r17, -1;
	setp.lt.s32	%p2, %r16, 0;
	selp.b32	%r19, %r18, %r16, %p2;
	setp.lt.s32	%p3, %r18, 0;
	selp.b32	%r20, %r19, %r18, %p3;
	mul.wide.s32 	%rd15, %r19, 4;
	add.s64 	%rd16, %rd8, %rd15;
	ld.global.u32 	%r21, [%rd16];
	add.s32 	%r22, %r21, -1;
	mul.wide.s32 	%rd17, %r20, 4;
	add.s64 	%rd18, %rd8, %rd17;
	ld.global.u32 	%r23, [%rd18];
	add.s32 	%r24, %r23, -1;
	mul.wide.s32 	%rd19, %r22, 4;
	add.s64 	%rd20, %rd7, %rd19;
	ld.global.f32 	%f1, [%rd20];
	shl.b32 	%r25, %r1, 1;
	mul.wide.s32 	%rd21, %r25, 4;
	add.s64 	%rd22, %rd6, %rd21;
	st.global.f32 	[%rd22], %f1;
	mul.wide.s32 	%rd23, %r24, 4;
	add.s64 	%rd24, %rd7, %rd23;
	ld.global.f32 	%f2, [%rd24];
	st.global.f32 	[%rd22+4], %f2;

BB77_2:
	ret;
}

	// .globl	gpu_face_depth_sum
.visible .entry gpu_face_depth_sum(
	.param .u64 gpu_face_depth_sum_param_0,
	.param .u64 gpu_face_depth_sum_param_1,
	.param .u64 gpu_face_depth_sum_param_2,
	.param .u64 gpu_face_depth_sum_param_3,
	.param .u64 gpu_face_depth_sum_param_4,
	.param .u32 gpu_face_depth_sum_param_5
)
{
	.reg .pred 	%p<9>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<39>;
	.reg .b64 	%rd<30>;


	ld.param.u64 	%rd6, [gpu_face_depth_sum_param_0];
	ld.param.u64 	%rd7, [gpu_face_depth_sum_param_1];
	ld.param.u64 	%rd8, [gpu_face_depth_sum_param_2];
	ld.param.u64 	%rd9, [gpu_face_depth_sum_param_3];
	ld.param.u64 	%rd10, [gpu_face_depth_sum_param_4];
	ld.param.u32 	%r17, [gpu_face_depth_sum_param_5];
	cvta.to.global.u64 	%rd1, %rd10;
	mov.u32 	%r18, %ntid.y;
	mov.u32 	%r19, %ctaid.y;
	mov.u32 	%r20, %tid.y;
	mad.lo.s32 	%r21, %r18, %r19, %r20;
	mov.u32 	%r22, %nctaid.x;
	mov.u32 	%r23, %ctaid.x;
	mad.lo.s32 	%r24, %r21, %r22, %r23;
	mov.u32 	%r25, %ntid.x;
	mov.u32 	%r26, %tid.x;
	mad.lo.s32 	%r1, %r24, %r25, %r26;
	setp.ge.s32	%p1, %r1, %r17;
	@%p1 bra 	BB78_14;

	cvta.to.global.u64 	%rd11, %rd9;
	mul.wide.s32 	%rd12, %r1, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.u32 	%r27, [%rd13];
	setp.eq.s32	%p2, %r27, 0;
	@%p2 bra 	BB78_14;

	cvta.to.global.u64 	%rd2, %rd8;
	cvta.to.global.u64 	%rd14, %rd7;
	add.s64 	%rd16, %rd14, %rd12;
	ld.global.u32 	%r2, [%rd16];
	mov.f32 	%f28, 0f00000000;
	setp.lt.s32	%p3, %r2, 1;
	@%p3 bra 	BB78_13;

	add.s64 	%rd18, %rd2, %rd12;
	ld.global.u32 	%r3, [%rd18];
	add.s32 	%r4, %r3, -1;
	and.b32  	%r5, %r2, 3;
	setp.eq.s32	%p4, %r5, 0;
	mov.f32 	%f28, 0f00000000;
	mov.u32 	%r36, 0;
	@%p4 bra 	BB78_10;

	setp.eq.s32	%p5, %r5, 1;
	mov.f32 	%f25, 0f00000000;
	mov.u32 	%r34, 0;
	@%p5 bra 	BB78_9;

	setp.eq.s32	%p6, %r5, 2;
	mov.f32 	%f24, 0f00000000;
	mov.u32 	%r34, 1;
	@%p6 bra 	BB78_6;
	bra.uni 	BB78_7;

BB78_6:
	mov.u32 	%r3, %r4;
	bra.uni 	BB78_8;

BB78_7:
	mul.wide.s32 	%rd19, %r4, 4;
	add.s64 	%rd20, %rd1, %rd19;
	ld.global.f32 	%f14, [%rd20];
	add.f32 	%f24, %f14, 0f00000000;
	mov.u32 	%r34, 2;

BB78_8:
	mul.wide.s32 	%rd21, %r3, 4;
	add.s64 	%rd22, %rd1, %rd21;
	ld.global.f32 	%f15, [%rd22];
	add.f32 	%f25, %f24, %f15;
	add.s32 	%r4, %r3, 1;

BB78_9:
	mul.wide.s32 	%rd23, %r4, 4;
	add.s64 	%rd24, %rd1, %rd23;
	ld.global.f32 	%f16, [%rd24];
	add.f32 	%f28, %f25, %f16;
	add.s32 	%r4, %r4, 1;
	add.s32 	%r36, %r34, 1;

BB78_10:
	setp.lt.u32	%p7, %r2, 4;
	@%p7 bra 	BB78_13;

	mul.wide.s32 	%rd25, %r4, 4;
	add.s64 	%rd29, %rd1, %rd25;

BB78_12:
	ld.global.f32 	%f17, [%rd29];
	add.f32 	%f18, %f28, %f17;
	ld.global.f32 	%f19, [%rd29+4];
	add.f32 	%f20, %f18, %f19;
	ld.global.f32 	%f21, [%rd29+8];
	add.f32 	%f22, %f20, %f21;
	ld.global.f32 	%f23, [%rd29+12];
	add.f32 	%f28, %f22, %f23;
	add.s64 	%rd29, %rd29, 16;
	add.s32 	%r36, %r36, 4;
	setp.lt.s32	%p8, %r36, %r2;
	@%p8 bra 	BB78_12;

BB78_13:
	cvta.to.global.u64 	%rd26, %rd6;
	add.s64 	%rd28, %rd26, %rd12;
	st.global.f32 	[%rd28], %f28;

BB78_14:
	ret;
}

	// .globl	gpu_face_depth_sum_Fv
.visible .entry gpu_face_depth_sum_Fv(
	.param .u64 gpu_face_depth_sum_Fv_param_0,
	.param .u64 gpu_face_depth_sum_Fv_param_1,
	.param .u64 gpu_face_depth_sum_Fv_param_2,
	.param .u64 gpu_face_depth_sum_Fv_param_3,
	.param .u64 gpu_face_depth_sum_Fv_param_4,
	.param .u32 gpu_face_depth_sum_Fv_param_5,
	.param .u32 gpu_face_depth_sum_Fv_param_6,
	.param .u32 gpu_face_depth_sum_Fv_param_7
)
{
	.reg .pred 	%p<9>;
	.reg .f32 	%f<57>;
	.reg .b32 	%r<59>;
	.reg .b64 	%rd<31>;


	ld.param.u64 	%rd3, [gpu_face_depth_sum_Fv_param_0];
	ld.param.u64 	%rd4, [gpu_face_depth_sum_Fv_param_1];
	ld.param.u64 	%rd5, [gpu_face_depth_sum_Fv_param_2];
	ld.param.u64 	%rd6, [gpu_face_depth_sum_Fv_param_3];
	ld.param.u64 	%rd7, [gpu_face_depth_sum_Fv_param_4];
	ld.param.u32 	%r24, [gpu_face_depth_sum_Fv_param_5];
	ld.param.u32 	%r25, [gpu_face_depth_sum_Fv_param_6];
	ld.param.u32 	%r26, [gpu_face_depth_sum_Fv_param_7];
	cvta.to.global.u64 	%rd1, %rd7;
	mov.u32 	%r27, %ntid.y;
	mov.u32 	%r28, %ctaid.y;
	mov.u32 	%r29, %tid.y;
	mad.lo.s32 	%r30, %r27, %r28, %r29;
	mov.u32 	%r31, %nctaid.x;
	mov.u32 	%r32, %ctaid.x;
	mad.lo.s32 	%r33, %r30, %r31, %r32;
	mov.u32 	%r34, %ntid.x;
	mov.u32 	%r35, %tid.x;
	mad.lo.s32 	%r1, %r33, %r34, %r35;
	setp.ge.s32	%p1, %r1, %r26;
	@%p1 bra 	BB79_13;

	cvta.to.global.u64 	%rd8, %rd6;
	mul.wide.s32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.u32 	%r36, [%rd10];
	setp.eq.s32	%p2, %r36, 0;
	@%p2 bra 	BB79_13;

	cvta.to.global.u64 	%rd11, %rd4;
	add.s64 	%rd13, %rd11, %rd9;
	cvta.to.global.u64 	%rd2, %rd5;
	ld.global.u32 	%r2, [%rd13];
	mov.f32 	%f55, 0f00000000;
	setp.lt.s32	%p3, %r2, 1;
	mov.f32 	%f56, %f55;
	@%p3 bra 	BB79_12;

	add.s64 	%rd15, %rd2, %rd9;
	ld.global.u32 	%r3, [%rd15];
	add.s32 	%r56, %r3, -1;
	add.s32 	%r5, %r25, -1;
	and.b32  	%r38, %r2, 3;
	setp.eq.s32	%p4, %r38, 0;
	mov.f32 	%f55, 0f00000000;
	mov.u32 	%r55, 0;
	mov.f32 	%f56, %f55;
	@%p4 bra 	BB79_9;

	setp.eq.s32	%p5, %r38, 1;
	add.s32 	%r54, %r3, -1;
	mov.f32 	%f49, 0f00000000;
	mov.u32 	%r53, 0;
	mov.f32 	%f50, %f49;
	@%p5 bra 	BB79_8;

	setp.eq.s32	%p6, %r38, 2;
	add.s32 	%r52, %r3, -1;
	mov.f32 	%f47, 0f00000000;
	mov.u32 	%r53, 1;
	mov.f32 	%f48, %f47;
	@%p6 bra 	BB79_7;

	add.s32 	%r44, %r3, -1;
	mul.lo.s32 	%r45, %r44, %r5;
	mul.wide.s32 	%rd16, %r45, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.f32 	%f27, [%rd17];
	add.f32 	%f48, %f27, 0f00000000;
	ld.global.f32 	%f28, [%rd17+4];
	add.f32 	%f47, %f28, 0f00000000;
	mov.u32 	%r53, 2;
	mov.u32 	%r52, %r3;

BB79_7:
	mul.lo.s32 	%r46, %r52, %r5;
	mul.wide.s32 	%rd18, %r46, 4;
	add.s64 	%rd19, %rd1, %rd18;
	ld.global.f32 	%f29, [%rd19];
	add.f32 	%f50, %f48, %f29;
	ld.global.f32 	%f30, [%rd19+4];
	add.f32 	%f49, %f47, %f30;
	add.s32 	%r54, %r52, 1;

BB79_8:
	mul.lo.s32 	%r47, %r54, %r5;
	mul.wide.s32 	%rd20, %r47, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.f32 	%f31, [%rd21];
	add.f32 	%f56, %f50, %f31;
	ld.global.f32 	%f32, [%rd21+4];
	add.f32 	%f55, %f49, %f32;
	add.s32 	%r56, %r54, 1;
	add.s32 	%r55, %r53, 1;

BB79_9:
	setp.lt.u32	%p7, %r2, 4;
	@%p7 bra 	BB79_12;

	mad.lo.s32 	%r17, %r25, 4, -4;
	mul.lo.s32 	%r57, %r56, %r5;
	shl.b32 	%r19, %r5, 2;

BB79_11:
	mul.wide.s32 	%rd22, %r57, 4;
	add.s64 	%rd23, %rd1, %rd22;
	ld.global.f32 	%f33, [%rd23];
	add.f32 	%f34, %f56, %f33;
	ld.global.f32 	%f35, [%rd23+4];
	add.f32 	%f36, %f55, %f35;
	cvt.s64.s32	%rd24, %r19;
	add.s64 	%rd25, %rd23, %rd24;
	ld.global.f32 	%f37, [%rd25];
	add.f32 	%f38, %f34, %f37;
	ld.global.f32 	%f39, [%rd25+4];
	add.f32 	%f40, %f36, %f39;
	add.s64 	%rd26, %rd25, %rd24;
	ld.global.f32 	%f41, [%rd26];
	add.f32 	%f42, %f38, %f41;
	ld.global.f32 	%f43, [%rd26+4];
	add.f32 	%f44, %f40, %f43;
	add.s64 	%rd27, %rd26, %rd24;
	ld.global.f32 	%f45, [%rd27];
	add.f32 	%f56, %f42, %f45;
	ld.global.f32 	%f46, [%rd27+4];
	add.f32 	%f55, %f44, %f46;
	add.s32 	%r57, %r57, %r17;
	add.s32 	%r55, %r55, 4;
	setp.lt.s32	%p8, %r55, %r2;
	@%p8 bra 	BB79_11;

BB79_12:
	add.s32 	%r49, %r24, -1;
	mul.lo.s32 	%r50, %r1, %r49;
	cvta.to.global.u64 	%rd28, %rd3;
	mul.wide.s32 	%rd29, %r50, 4;
	add.s64 	%rd30, %rd28, %rd29;
	st.global.f32 	[%rd30], %f56;
	st.global.f32 	[%rd30+4], %f55;

BB79_13:
	ret;
}

	// .globl	gpu_face_correct_internal_mode1
.visible .entry gpu_face_correct_internal_mode1(
	.param .u64 gpu_face_correct_internal_mode1_param_0,
	.param .u64 gpu_face_correct_internal_mode1_param_1,
	.param .u64 gpu_face_correct_internal_mode1_param_2,
	.param .u64 gpu_face_correct_internal_mode1_param_3,
	.param .u32 gpu_face_correct_internal_mode1_param_4,
	.param .u32 gpu_face_correct_internal_mode1_param_5,
	.param .u32 gpu_face_correct_internal_mode1_param_6
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<7>;
	.reg .b32 	%r<16>;
	.reg .b64 	%rd<15>;


	ld.param.u64 	%rd1, [gpu_face_correct_internal_mode1_param_0];
	ld.param.u64 	%rd2, [gpu_face_correct_internal_mode1_param_1];
	ld.param.u64 	%rd3, [gpu_face_correct_internal_mode1_param_2];
	ld.param.u64 	%rd4, [gpu_face_correct_internal_mode1_param_3];
	ld.param.u32 	%r2, [gpu_face_correct_internal_mode1_param_4];
	ld.param.u32 	%r3, [gpu_face_correct_internal_mode1_param_5];
	ld.param.u32 	%r4, [gpu_face_correct_internal_mode1_param_6];
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ctaid.y;
	mov.u32 	%r7, %tid.y;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	mov.u32 	%r9, %nctaid.x;
	mov.u32 	%r10, %ctaid.x;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	mad.lo.s32 	%r1, %r11, %r12, %r13;
	setp.ge.s32	%p1, %r1, %r4;
	@%p1 bra 	BB80_2;

	cvta.to.global.u64 	%rd5, %rd2;
	cvta.to.global.u64 	%rd6, %rd4;
	cvta.to.global.u64 	%rd7, %rd1;
	cvta.to.global.u64 	%rd8, %rd3;
	mul.lo.s32 	%r14, %r1, %r2;
	mul.wide.s32 	%rd9, %r14, 4;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.f32 	%f1, [%rd10];
	mul.lo.s32 	%r15, %r1, %r3;
	mul.wide.s32 	%rd11, %r15, 4;
	add.s64 	%rd12, %rd7, %rd11;
	st.global.f32 	[%rd12], %f1;
	ld.global.f32 	%f2, [%rd10+4];
	st.global.f32 	[%rd12+4], %f2;
	ld.global.f32 	%f3, [%rd10+8];
	st.global.f32 	[%rd12+8], %f3;
	add.s64 	%rd13, %rd6, %rd9;
	ld.global.f32 	%f4, [%rd13];
	add.s64 	%rd14, %rd5, %rd11;
	st.global.f32 	[%rd14], %f4;
	ld.global.f32 	%f5, [%rd13+4];
	st.global.f32 	[%rd14+4], %f5;
	ld.global.f32 	%f6, [%rd13+8];
	st.global.f32 	[%rd14+8], %f6;

BB80_2:
	ret;
}

	// .globl	gpu_face_correct_internal_mode2
.visible .entry gpu_face_correct_internal_mode2(
	.param .u64 gpu_face_correct_internal_mode2_param_0,
	.param .u64 gpu_face_correct_internal_mode2_param_1,
	.param .u64 gpu_face_correct_internal_mode2_param_2,
	.param .u64 gpu_face_correct_internal_mode2_param_3,
	.param .u64 gpu_face_correct_internal_mode2_param_4,
	.param .u64 gpu_face_correct_internal_mode2_param_5,
	.param .u64 gpu_face_correct_internal_mode2_param_6,
	.param .u64 gpu_face_correct_internal_mode2_param_7,
	.param .u32 gpu_face_correct_internal_mode2_param_8,
	.param .u32 gpu_face_correct_internal_mode2_param_9,
	.param .u32 gpu_face_correct_internal_mode2_param_10
)
{
	.reg .pred 	%p<89>;
	.reg .f32 	%f<715>;
	.reg .b32 	%r<161>;
	.reg .b64 	%rd<91>;


	ld.param.u64 	%rd34, [gpu_face_correct_internal_mode2_param_0];
	ld.param.u64 	%rd35, [gpu_face_correct_internal_mode2_param_1];
	ld.param.u64 	%rd30, [gpu_face_correct_internal_mode2_param_2];
	ld.param.u64 	%rd31, [gpu_face_correct_internal_mode2_param_3];
	ld.param.u64 	%rd36, [gpu_face_correct_internal_mode2_param_4];
	ld.param.u64 	%rd37, [gpu_face_correct_internal_mode2_param_5];
	ld.param.u32 	%r91, [gpu_face_correct_internal_mode2_param_9];
	ld.param.u32 	%r92, [gpu_face_correct_internal_mode2_param_10];
	cvta.to.global.u64 	%rd1, %rd35;
	cvta.to.global.u64 	%rd2, %rd34;
	cvta.to.global.u64 	%rd3, %rd37;
	cvta.to.global.u64 	%rd4, %rd36;
	mov.u32 	%r93, %ntid.y;
	mov.u32 	%r94, %ctaid.y;
	mov.u32 	%r95, %tid.y;
	mad.lo.s32 	%r96, %r93, %r94, %r95;
	mov.u32 	%r97, %nctaid.x;
	mov.u32 	%r98, %ctaid.x;
	mad.lo.s32 	%r99, %r96, %r97, %r98;
	mov.u32 	%r100, %ntid.x;
	mov.u32 	%r101, %tid.x;
	mad.lo.s32 	%r1, %r99, %r100, %r101;
	setp.ge.s32	%p1, %r1, %r92;
	@%p1 bra 	BB81_105;

	cvta.to.global.u64 	%rd38, %rd31;
	cvta.to.global.u64 	%rd39, %rd30;
	mul.wide.s32 	%rd40, %r1, 4;
	add.s64 	%rd41, %rd39, %rd40;
	add.s64 	%rd5, %rd38, %rd40;
	ld.global.u32 	%r2, [%rd41];
	mov.f32 	%f634, 0f00000000;
	setp.lt.s32	%p2, %r2, 1;
	mov.f32 	%f587, %f634;
	mov.f32 	%f636, %f634;
	mov.f32 	%f646, %f634;
	mov.f32 	%f638, %f634;
	mov.f32 	%f639, %f634;
	mov.f32 	%f591, %f634;
	mov.f32 	%f641, %f634;
	mov.f32 	%f642, %f634;
	mov.f32 	%f594, %f634;
	@%p2 bra 	BB81_53;

	ld.global.u32 	%r3, [%rd5];
	and.b32  	%r4, %r2, 3;
	setp.eq.s32	%p3, %r4, 0;
	mov.u32 	%r144, 0;
	add.s32 	%r145, %r3, -1;
	mov.f32 	%f634, 0f00000000;
	mov.f32 	%f587, %f634;
	mov.f32 	%f636, %f634;
	mov.f32 	%f646, %f634;
	mov.f32 	%f638, %f634;
	mov.f32 	%f639, %f634;
	mov.f32 	%f591, %f634;
	mov.f32 	%f641, %f634;
	mov.f32 	%f642, %f634;
	mov.f32 	%f594, %f634;
	@%p3 bra 	BB81_26;

	setp.eq.s32	%p4, %r4, 1;
	add.s32 	%r143, %r3, -1;
	mov.f32 	%f634, 0f00000000;
	mov.u32 	%r140, 0;
	mov.f32 	%f587, %f634;
	mov.f32 	%f636, %f634;
	mov.f32 	%f646, %f634;
	mov.f32 	%f638, %f634;
	mov.f32 	%f639, %f634;
	mov.f32 	%f591, %f634;
	mov.f32 	%f641, %f634;
	mov.f32 	%f642, %f634;
	mov.f32 	%f594, %f634;
	@%p4 bra 	BB81_19;

	setp.eq.s32	%p5, %r4, 2;
	add.s32 	%r141, %r3, -1;
	mov.f32 	%f634, 0f00000000;
	mov.u32 	%r140, 1;
	mov.f32 	%f587, %f634;
	mov.f32 	%f636, %f634;
	mov.f32 	%f638, %f634;
	mov.f32 	%f639, %f634;
	mov.f32 	%f591, %f634;
	mov.f32 	%f641, %f634;
	mov.f32 	%f642, %f634;
	mov.f32 	%f594, %f634;
	@%p5 bra 	BB81_12;

	add.s32 	%r105, %r3, -1;
	shl.b32 	%r106, %r105, 1;
	mul.wide.s32 	%rd42, %r106, 4;
	add.s64 	%rd43, %rd4, %rd42;
	ld.global.u32 	%r8, [%rd43];
	setp.gt.s32	%p6, %r8, 0;
	ld.global.u32 	%r9, [%rd43+4];
	setp.gt.s32	%p7, %r9, 0;
	and.pred  	%p8, %p6, %p7;
	add.s64 	%rd6, %rd3, %rd42;
	mul.lo.s32 	%r107, %r105, %r91;
	mul.wide.s32 	%rd44, %r107, 4;
	add.s64 	%rd7, %rd2, %rd44;
	add.s64 	%rd8, %rd1, %rd44;
	mov.f32 	%f594, 0f00000000;
	mov.f32 	%f591, %f594;
	mov.f32 	%f587, %f594;
	@!%p8 bra 	BB81_7;
	bra.uni 	BB81_6;

BB81_6:
	ld.global.f32 	%f279, [%rd6];
	ld.global.f32 	%f280, [%rd6+4];
	add.f32 	%f281, %f279, %f280;
	fma.rn.f32 	%f587, %f281, 0f3F000000, 0f00000000;
	ld.global.f32 	%f282, [%rd7];
	add.f32 	%f591, %f282, 0f00000000;
	ld.global.f32 	%f283, [%rd8];
	add.f32 	%f594, %f283, 0f00000000;

BB81_7:
	mov.f32 	%f639, 0f00000000;
	setp.lt.s32	%p9, %r8, 1;
	mov.f32 	%f638, %f639;
	mov.f32 	%f636, %f639;
	@%p9 bra 	BB81_9;

	ld.global.f32 	%f287, [%rd6];
	add.f32 	%f636, %f287, 0f00000000;
	ld.global.f32 	%f288, [%rd7+4];
	add.f32 	%f639, %f288, 0f00000000;
	ld.global.f32 	%f289, [%rd7+8];
	add.f32 	%f638, %f289, 0f00000000;

BB81_9:
	mov.f32 	%f634, 0f00000000;
	mov.u32 	%r140, 2;
	setp.lt.s32	%p10, %r9, 1;
	@%p10 bra 	BB81_10;

	ld.global.f32 	%f293, [%rd6+4];
	add.f32 	%f634, %f293, 0f00000000;
	ld.global.f32 	%f294, [%rd8+4];
	add.f32 	%f642, %f294, 0f00000000;
	ld.global.f32 	%f295, [%rd8+8];
	add.f32 	%f641, %f295, 0f00000000;
	mov.u32 	%r141, %r3;
	bra.uni 	BB81_12;

BB81_10:
	mov.u32 	%r141, %r3;
	mov.f32 	%f641, %f634;
	mov.f32 	%f642, %f634;

BB81_12:
	shl.b32 	%r110, %r141, 1;
	mul.wide.s32 	%rd45, %r110, 4;
	add.s64 	%rd46, %rd4, %rd45;
	ld.global.u32 	%r12, [%rd46];
	setp.gt.s32	%p11, %r12, 0;
	ld.global.u32 	%r13, [%rd46+4];
	setp.gt.s32	%p12, %r13, 0;
	and.pred  	%p13, %p11, %p12;
	add.s64 	%rd9, %rd3, %rd45;
	mul.lo.s32 	%r111, %r141, %r91;
	mul.wide.s32 	%rd47, %r111, 4;
	add.s64 	%rd10, %rd2, %rd47;
	add.s64 	%rd11, %rd1, %rd47;
	@!%p13 bra 	BB81_14;
	bra.uni 	BB81_13;

BB81_13:
	ld.global.f32 	%f296, [%rd9];
	ld.global.f32 	%f297, [%rd9+4];
	add.f32 	%f298, %f296, %f297;
	fma.rn.f32 	%f587, %f298, 0f3F000000, %f587;
	ld.global.f32 	%f299, [%rd10];
	add.f32 	%f591, %f591, %f299;
	ld.global.f32 	%f300, [%rd11];
	add.f32 	%f594, %f594, %f300;

BB81_14:
	setp.lt.s32	%p14, %r12, 1;
	@%p14 bra 	BB81_16;

	ld.global.f32 	%f301, [%rd9];
	add.f32 	%f636, %f636, %f301;
	ld.global.f32 	%f302, [%rd10+4];
	add.f32 	%f639, %f639, %f302;
	ld.global.f32 	%f303, [%rd10+8];
	add.f32 	%f638, %f638, %f303;

BB81_16:
	setp.lt.s32	%p15, %r13, 1;
	@%p15 bra 	BB81_18;

	ld.global.f32 	%f304, [%rd9+4];
	add.f32 	%f634, %f634, %f304;
	ld.global.f32 	%f305, [%rd11+4];
	add.f32 	%f642, %f642, %f305;
	ld.global.f32 	%f306, [%rd11+8];
	add.f32 	%f641, %f641, %f306;

BB81_18:
	add.s32 	%r143, %r141, 1;
	mov.f32 	%f646, %f587;

BB81_19:
	ld.param.u32 	%r133, [gpu_face_correct_internal_mode2_param_9];
	shl.b32 	%r112, %r143, 1;
	mul.wide.s32 	%rd48, %r112, 4;
	add.s64 	%rd49, %rd4, %rd48;
	ld.global.u32 	%r17, [%rd49];
	setp.gt.s32	%p16, %r17, 0;
	ld.global.u32 	%r18, [%rd49+4];
	setp.gt.s32	%p17, %r18, 0;
	and.pred  	%p18, %p16, %p17;
	add.s64 	%rd12, %rd3, %rd48;
	mul.lo.s32 	%r113, %r143, %r133;
	mul.wide.s32 	%rd50, %r113, 4;
	add.s64 	%rd13, %rd2, %rd50;
	add.s64 	%rd14, %rd1, %rd50;
	@!%p18 bra 	BB81_21;
	bra.uni 	BB81_20;

BB81_20:
	ld.global.f32 	%f307, [%rd12];
	ld.global.f32 	%f308, [%rd12+4];
	add.f32 	%f309, %f307, %f308;
	fma.rn.f32 	%f646, %f309, 0f3F000000, %f646;
	ld.global.f32 	%f310, [%rd13];
	add.f32 	%f591, %f591, %f310;
	fma.rn.f32 	%f587, %f309, 0f3F000000, %f587;
	ld.global.f32 	%f311, [%rd14];
	add.f32 	%f594, %f594, %f311;

BB81_21:
	setp.lt.s32	%p19, %r17, 1;
	@%p19 bra 	BB81_23;

	ld.global.f32 	%f312, [%rd12];
	add.f32 	%f636, %f636, %f312;
	ld.global.f32 	%f313, [%rd13+4];
	add.f32 	%f639, %f639, %f313;
	ld.global.f32 	%f314, [%rd13+8];
	add.f32 	%f638, %f638, %f314;

BB81_23:
	setp.lt.s32	%p20, %r18, 1;
	@%p20 bra 	BB81_25;

	ld.global.f32 	%f315, [%rd12+4];
	add.f32 	%f634, %f634, %f315;
	ld.global.f32 	%f316, [%rd14+4];
	add.f32 	%f642, %f642, %f316;
	ld.global.f32 	%f317, [%rd14+8];
	add.f32 	%f641, %f641, %f317;

BB81_25:
	add.s32 	%r145, %r143, 1;
	add.s32 	%r144, %r140, 1;

BB81_26:
	setp.lt.u32	%p21, %r2, 4;
	@%p21 bra 	BB81_53;

	ld.param.u32 	%r134, [gpu_face_correct_internal_mode2_param_9];
	add.s32 	%r114, %r145, 3;
	mul.lo.s32 	%r150, %r134, %r114;
	shl.b32 	%r24, %r134, 2;
	shl.b32 	%r149, %r145, 1;
	add.s32 	%r115, %r145, 2;
	mul.lo.s32 	%r148, %r134, %r115;
	add.s32 	%r116, %r145, 1;
	mul.lo.s32 	%r147, %r134, %r116;
	mul.lo.s32 	%r146, %r145, %r134;

BB81_28:
	mul.wide.s32 	%rd51, %r149, 4;
	add.s64 	%rd15, %rd4, %rd51;
	ld.global.u32 	%r35, [%rd15];
	setp.gt.s32	%p22, %r35, 0;
	ld.global.u32 	%r36, [%rd15+4];
	setp.gt.s32	%p23, %r36, 0;
	and.pred  	%p24, %p22, %p23;
	add.s64 	%rd16, %rd3, %rd51;
	mul.wide.s32 	%rd52, %r146, 4;
	add.s64 	%rd17, %rd2, %rd52;
	add.s64 	%rd18, %rd1, %rd52;
	@!%p24 bra 	BB81_30;
	bra.uni 	BB81_29;

BB81_29:
	ld.global.f32 	%f318, [%rd16];
	ld.global.f32 	%f319, [%rd16+4];
	add.f32 	%f320, %f318, %f319;
	fma.rn.f32 	%f646, %f320, 0f3F000000, %f646;
	ld.global.f32 	%f321, [%rd17];
	add.f32 	%f591, %f591, %f321;
	fma.rn.f32 	%f587, %f320, 0f3F000000, %f587;
	ld.global.f32 	%f322, [%rd18];
	add.f32 	%f594, %f594, %f322;

BB81_30:
	setp.lt.s32	%p25, %r35, 1;
	@%p25 bra 	BB81_32;

	ld.global.f32 	%f323, [%rd16];
	add.f32 	%f636, %f636, %f323;
	ld.global.f32 	%f324, [%rd17+4];
	add.f32 	%f639, %f639, %f324;
	ld.global.f32 	%f325, [%rd17+8];
	add.f32 	%f638, %f638, %f325;

BB81_32:
	setp.lt.s32	%p26, %r36, 1;
	@%p26 bra 	BB81_34;

	ld.global.f32 	%f326, [%rd16+4];
	add.f32 	%f634, %f634, %f326;
	ld.global.f32 	%f327, [%rd18+4];
	add.f32 	%f642, %f642, %f327;
	ld.global.f32 	%f328, [%rd18+8];
	add.f32 	%f641, %f641, %f328;

BB81_34:
	ld.global.u32 	%r37, [%rd15+8];
	setp.gt.s32	%p27, %r37, 0;
	ld.global.u32 	%r38, [%rd15+12];
	setp.gt.s32	%p28, %r38, 0;
	and.pred  	%p29, %p27, %p28;
	mul.wide.s32 	%rd53, %r147, 4;
	add.s64 	%rd19, %rd2, %rd53;
	add.s64 	%rd20, %rd1, %rd53;
	@!%p29 bra 	BB81_36;
	bra.uni 	BB81_35;

BB81_35:
	ld.global.f32 	%f329, [%rd16+12];
	ld.global.f32 	%f330, [%rd16+8];
	add.f32 	%f331, %f330, %f329;
	fma.rn.f32 	%f646, %f331, 0f3F000000, %f646;
	ld.global.f32 	%f332, [%rd19];
	add.f32 	%f591, %f591, %f332;
	fma.rn.f32 	%f587, %f331, 0f3F000000, %f587;
	ld.global.f32 	%f333, [%rd20];
	add.f32 	%f594, %f594, %f333;

BB81_36:
	setp.lt.s32	%p30, %r37, 1;
	@%p30 bra 	BB81_38;

	ld.global.f32 	%f334, [%rd16+8];
	add.f32 	%f636, %f636, %f334;
	ld.global.f32 	%f335, [%rd19+4];
	add.f32 	%f639, %f639, %f335;
	ld.global.f32 	%f336, [%rd19+8];
	add.f32 	%f638, %f638, %f336;

BB81_38:
	setp.lt.s32	%p31, %r38, 1;
	@%p31 bra 	BB81_40;

	ld.global.f32 	%f337, [%rd16+12];
	add.f32 	%f634, %f634, %f337;
	ld.global.f32 	%f338, [%rd20+4];
	add.f32 	%f642, %f642, %f338;
	ld.global.f32 	%f339, [%rd20+8];
	add.f32 	%f641, %f641, %f339;

BB81_40:
	ld.global.u32 	%r39, [%rd15+16];
	setp.gt.s32	%p32, %r39, 0;
	ld.global.u32 	%r40, [%rd15+20];
	setp.gt.s32	%p33, %r40, 0;
	and.pred  	%p34, %p32, %p33;
	mul.wide.s32 	%rd54, %r148, 4;
	add.s64 	%rd21, %rd2, %rd54;
	add.s64 	%rd22, %rd1, %rd54;
	@!%p34 bra 	BB81_42;
	bra.uni 	BB81_41;

BB81_41:
	ld.global.f32 	%f340, [%rd16+20];
	ld.global.f32 	%f341, [%rd16+16];
	add.f32 	%f342, %f341, %f340;
	fma.rn.f32 	%f646, %f342, 0f3F000000, %f646;
	ld.global.f32 	%f343, [%rd21];
	add.f32 	%f591, %f591, %f343;
	fma.rn.f32 	%f587, %f342, 0f3F000000, %f587;
	ld.global.f32 	%f344, [%rd22];
	add.f32 	%f594, %f594, %f344;

BB81_42:
	setp.lt.s32	%p35, %r39, 1;
	@%p35 bra 	BB81_44;

	ld.global.f32 	%f345, [%rd16+16];
	add.f32 	%f636, %f636, %f345;
	ld.global.f32 	%f346, [%rd21+4];
	add.f32 	%f639, %f639, %f346;
	ld.global.f32 	%f347, [%rd21+8];
	add.f32 	%f638, %f638, %f347;

BB81_44:
	setp.lt.s32	%p36, %r40, 1;
	@%p36 bra 	BB81_46;

	ld.global.f32 	%f348, [%rd16+20];
	add.f32 	%f634, %f634, %f348;
	ld.global.f32 	%f349, [%rd22+4];
	add.f32 	%f642, %f642, %f349;
	ld.global.f32 	%f350, [%rd22+8];
	add.f32 	%f641, %f641, %f350;

BB81_46:
	ld.global.u32 	%r41, [%rd15+24];
	setp.gt.s32	%p37, %r41, 0;
	ld.global.u32 	%r42, [%rd15+28];
	setp.gt.s32	%p38, %r42, 0;
	and.pred  	%p39, %p37, %p38;
	mul.wide.s32 	%rd55, %r150, 4;
	add.s64 	%rd23, %rd2, %rd55;
	add.s64 	%rd24, %rd1, %rd55;
	@!%p39 bra 	BB81_48;
	bra.uni 	BB81_47;

BB81_47:
	ld.global.f32 	%f351, [%rd16+28];
	ld.global.f32 	%f352, [%rd16+24];
	add.f32 	%f353, %f352, %f351;
	fma.rn.f32 	%f646, %f353, 0f3F000000, %f646;
	ld.global.f32 	%f354, [%rd23];
	add.f32 	%f591, %f591, %f354;
	fma.rn.f32 	%f587, %f353, 0f3F000000, %f587;
	ld.global.f32 	%f355, [%rd24];
	add.f32 	%f594, %f594, %f355;

BB81_48:
	setp.lt.s32	%p40, %r41, 1;
	@%p40 bra 	BB81_50;

	ld.global.f32 	%f356, [%rd16+24];
	add.f32 	%f636, %f636, %f356;
	ld.global.f32 	%f357, [%rd23+4];
	add.f32 	%f639, %f639, %f357;
	ld.global.f32 	%f358, [%rd23+8];
	add.f32 	%f638, %f638, %f358;

BB81_50:
	setp.lt.s32	%p41, %r42, 1;
	@%p41 bra 	BB81_52;

	ld.global.f32 	%f359, [%rd16+28];
	add.f32 	%f634, %f634, %f359;
	ld.global.f32 	%f360, [%rd24+4];
	add.f32 	%f642, %f642, %f360;
	ld.global.f32 	%f361, [%rd24+8];
	add.f32 	%f641, %f641, %f361;

BB81_52:
	add.s32 	%r150, %r150, %r24;
	add.s32 	%r149, %r149, 8;
	add.s32 	%r148, %r148, %r24;
	add.s32 	%r147, %r147, %r24;
	add.s32 	%r146, %r146, %r24;
	add.s32 	%r144, %r144, 4;
	setp.lt.s32	%p42, %r144, %r2;
	@%p42 bra 	BB81_28;

BB81_53:
	setp.lt.s32	%p88, %r2, 1;
	ld.param.u32 	%r135, [gpu_face_correct_internal_mode2_param_8];
	ld.param.u64 	%rd90, [gpu_face_correct_internal_mode2_param_6];
	ld.param.u64 	%rd89, [gpu_face_correct_internal_mode2_param_7];
	cvta.to.global.u64 	%rd56, %rd89;
	cvta.to.global.u64 	%rd57, %rd90;
	setp.gt.f32	%p43, %f646, 0f34000000;
	selp.f32	%f185, %f646, 0f34000000, %p43;
	setp.gt.f32	%p44, %f636, 0f34000000;
	selp.f32	%f186, %f636, 0f34000000, %p44;
	setp.gt.f32	%p45, %f587, 0f34000000;
	selp.f32	%f187, %f587, 0f34000000, %p45;
	setp.gt.f32	%p46, %f634, 0f34000000;
	selp.f32	%f188, %f634, 0f34000000, %p46;
	mul.lo.s32 	%r117, %r1, %r135;
	mul.wide.s32 	%rd58, %r117, 4;
	add.s64 	%rd59, %rd57, %rd58;
	ld.global.f32 	%f362, [%rd59];
	sub.f32 	%f189, %f362, %f591;
	ld.global.f32 	%f363, [%rd59+4];
	sub.f32 	%f190, %f363, %f639;
	ld.global.f32 	%f364, [%rd59+8];
	sub.f32 	%f191, %f364, %f638;
	add.s64 	%rd60, %rd56, %rd58;
	ld.global.f32 	%f365, [%rd60];
	sub.f32 	%f192, %f365, %f594;
	ld.global.f32 	%f366, [%rd60+4];
	sub.f32 	%f193, %f366, %f642;
	ld.global.f32 	%f367, [%rd60+8];
	sub.f32 	%f194, %f367, %f641;
	@%p88 bra 	BB81_105;

	ld.global.u32 	%r49, [%rd5];
	and.b32  	%r50, %r2, 3;
	setp.eq.s32	%p48, %r50, 0;
	mov.u32 	%r160, 0;
	add.s32 	%r157, %r49, -1;
	@%p48 bra 	BB81_78;

	setp.eq.s32	%p49, %r50, 1;
	add.s32 	%r155, %r49, -1;
	mov.u32 	%r154, 0;
	@%p49 bra 	BB81_71;

	setp.eq.s32	%p50, %r50, 2;
	add.s32 	%r153, %r49, -1;
	mov.u32 	%r154, 1;
	@%p50 bra 	BB81_64;

	add.s32 	%r121, %r49, -1;
	shl.b32 	%r122, %r121, 1;
	mul.wide.s32 	%rd61, %r122, 4;
	add.s64 	%rd62, %rd4, %rd61;
	ld.global.u32 	%r54, [%rd62];
	setp.gt.s32	%p51, %r54, 0;
	ld.global.u32 	%r55, [%rd62+4];
	setp.gt.s32	%p52, %r55, 0;
	and.pred  	%p53, %p51, %p52;
	add.s64 	%rd25, %rd3, %rd61;
	mov.f32 	%f696, 0f00000000;
	mov.f32 	%f694, %f696;
	@!%p53 bra 	BB81_59;
	bra.uni 	BB81_58;

BB81_58:
	ld.global.f32 	%f369, [%rd25];
	ld.global.f32 	%f370, [%rd25+4];
	add.f32 	%f371, %f369, %f370;
	mul.f32 	%f694, %f371, 0f3F000000;

BB81_59:
	setp.lt.s32	%p54, %r54, 1;
	mov.f32 	%f695, %f696;
	@%p54 bra 	BB81_61;

	ld.global.f32 	%f695, [%rd25];

BB81_61:
	setp.lt.s32	%p55, %r55, 1;
	@%p55 bra 	BB81_63;

	ld.global.f32 	%f696, [%rd25+4];

BB81_63:
	ld.param.u32 	%r136, [gpu_face_correct_internal_mode2_param_9];
	mul.f32 	%f374, %f189, %f694;
	div.rn.f32 	%f375, %f374, %f185;
	mul.lo.s32 	%r125, %r121, %r136;
	mul.wide.s32 	%rd63, %r125, 4;
	add.s64 	%rd64, %rd2, %rd63;
	ld.global.f32 	%f376, [%rd64];
	add.f32 	%f377, %f375, %f376;
	st.global.f32 	[%rd64], %f377;
	mul.f32 	%f378, %f190, %f695;
	div.rn.f32 	%f379, %f378, %f186;
	ld.global.f32 	%f380, [%rd64+4];
	add.f32 	%f381, %f379, %f380;
	st.global.f32 	[%rd64+4], %f381;
	mul.f32 	%f382, %f191, %f695;
	div.rn.f32 	%f383, %f382, %f186;
	ld.global.f32 	%f384, [%rd64+8];
	add.f32 	%f385, %f383, %f384;
	st.global.f32 	[%rd64+8], %f385;
	mul.f32 	%f386, %f192, %f694;
	div.rn.f32 	%f387, %f386, %f187;
	add.s64 	%rd65, %rd1, %rd63;
	ld.global.f32 	%f388, [%rd65];
	add.f32 	%f389, %f387, %f388;
	st.global.f32 	[%rd65], %f389;
	mul.f32 	%f390, %f193, %f696;
	div.rn.f32 	%f391, %f390, %f188;
	ld.global.f32 	%f392, [%rd65+4];
	add.f32 	%f393, %f391, %f392;
	st.global.f32 	[%rd65+4], %f393;
	mul.f32 	%f394, %f194, %f696;
	div.rn.f32 	%f395, %f394, %f188;
	ld.global.f32 	%f396, [%rd65+8];
	add.f32 	%f397, %f395, %f396;
	st.global.f32 	[%rd65+8], %f397;
	mov.u32 	%r154, 2;
	mov.u32 	%r153, %r49;

BB81_64:
	shl.b32 	%r126, %r153, 1;
	mul.wide.s32 	%rd66, %r126, 4;
	add.s64 	%rd67, %rd4, %rd66;
	ld.global.u32 	%r58, [%rd67];
	setp.gt.s32	%p56, %r58, 0;
	ld.global.u32 	%r59, [%rd67+4];
	setp.gt.s32	%p57, %r59, 0;
	and.pred  	%p58, %p56, %p57;
	add.s64 	%rd26, %rd3, %rd66;
	mov.f32 	%f699, 0f00000000;
	mov.f32 	%f697, %f699;
	@!%p58 bra 	BB81_66;
	bra.uni 	BB81_65;

BB81_65:
	ld.global.f32 	%f399, [%rd26];
	ld.global.f32 	%f400, [%rd26+4];
	add.f32 	%f401, %f399, %f400;
	mul.f32 	%f697, %f401, 0f3F000000;

BB81_66:
	setp.lt.s32	%p59, %r58, 1;
	mov.f32 	%f698, %f699;
	@%p59 bra 	BB81_68;

	ld.global.f32 	%f698, [%rd26];

BB81_68:
	setp.lt.s32	%p60, %r59, 1;
	@%p60 bra 	BB81_70;

	ld.global.f32 	%f699, [%rd26+4];

BB81_70:
	ld.param.u32 	%r137, [gpu_face_correct_internal_mode2_param_9];
	mul.f32 	%f404, %f189, %f697;
	div.rn.f32 	%f405, %f404, %f185;
	mul.lo.s32 	%r127, %r153, %r137;
	mul.wide.s32 	%rd68, %r127, 4;
	add.s64 	%rd69, %rd2, %rd68;
	ld.global.f32 	%f406, [%rd69];
	add.f32 	%f407, %f405, %f406;
	st.global.f32 	[%rd69], %f407;
	mul.f32 	%f408, %f190, %f698;
	div.rn.f32 	%f409, %f408, %f186;
	ld.global.f32 	%f410, [%rd69+4];
	add.f32 	%f411, %f409, %f410;
	st.global.f32 	[%rd69+4], %f411;
	mul.f32 	%f412, %f191, %f698;
	div.rn.f32 	%f413, %f412, %f186;
	ld.global.f32 	%f414, [%rd69+8];
	add.f32 	%f415, %f413, %f414;
	st.global.f32 	[%rd69+8], %f415;
	mul.f32 	%f416, %f192, %f697;
	div.rn.f32 	%f417, %f416, %f187;
	add.s64 	%rd70, %rd1, %rd68;
	ld.global.f32 	%f418, [%rd70];
	add.f32 	%f419, %f417, %f418;
	st.global.f32 	[%rd70], %f419;
	mul.f32 	%f420, %f193, %f699;
	div.rn.f32 	%f421, %f420, %f188;
	ld.global.f32 	%f422, [%rd70+4];
	add.f32 	%f423, %f421, %f422;
	st.global.f32 	[%rd70+4], %f423;
	mul.f32 	%f424, %f194, %f699;
	div.rn.f32 	%f425, %f424, %f188;
	ld.global.f32 	%f426, [%rd70+8];
	add.f32 	%f427, %f425, %f426;
	st.global.f32 	[%rd70+8], %f427;
	add.s32 	%r155, %r153, 1;

BB81_71:
	shl.b32 	%r128, %r155, 1;
	mul.wide.s32 	%rd71, %r128, 4;
	add.s64 	%rd72, %rd4, %rd71;
	ld.global.u32 	%r63, [%rd72];
	setp.gt.s32	%p61, %r63, 0;
	ld.global.u32 	%r64, [%rd72+4];
	setp.gt.s32	%p62, %r64, 0;
	and.pred  	%p63, %p61, %p62;
	add.s64 	%rd27, %rd3, %rd71;
	mov.f32 	%f702, 0f00000000;
	mov.f32 	%f700, %f702;
	@!%p63 bra 	BB81_73;
	bra.uni 	BB81_72;

BB81_72:
	ld.global.f32 	%f429, [%rd27];
	ld.global.f32 	%f430, [%rd27+4];
	add.f32 	%f431, %f429, %f430;
	mul.f32 	%f700, %f431, 0f3F000000;

BB81_73:
	setp.lt.s32	%p64, %r63, 1;
	mov.f32 	%f701, %f702;
	@%p64 bra 	BB81_75;

	ld.global.f32 	%f701, [%rd27];

BB81_75:
	setp.lt.s32	%p65, %r64, 1;
	@%p65 bra 	BB81_77;

	ld.global.f32 	%f702, [%rd27+4];

BB81_77:
	ld.param.u32 	%r138, [gpu_face_correct_internal_mode2_param_9];
	mul.f32 	%f434, %f189, %f700;
	div.rn.f32 	%f435, %f434, %f185;
	mul.lo.s32 	%r129, %r155, %r138;
	mul.wide.s32 	%rd73, %r129, 4;
	add.s64 	%rd74, %rd2, %rd73;
	ld.global.f32 	%f436, [%rd74];
	add.f32 	%f437, %f435, %f436;
	st.global.f32 	[%rd74], %f437;
	mul.f32 	%f438, %f190, %f701;
	div.rn.f32 	%f439, %f438, %f186;
	ld.global.f32 	%f440, [%rd74+4];
	add.f32 	%f441, %f439, %f440;
	st.global.f32 	[%rd74+4], %f441;
	mul.f32 	%f442, %f191, %f701;
	div.rn.f32 	%f443, %f442, %f186;
	ld.global.f32 	%f444, [%rd74+8];
	add.f32 	%f445, %f443, %f444;
	st.global.f32 	[%rd74+8], %f445;
	mul.f32 	%f446, %f192, %f700;
	div.rn.f32 	%f447, %f446, %f187;
	add.s64 	%rd75, %rd1, %rd73;
	ld.global.f32 	%f448, [%rd75];
	add.f32 	%f449, %f447, %f448;
	st.global.f32 	[%rd75], %f449;
	mul.f32 	%f450, %f193, %f702;
	div.rn.f32 	%f451, %f450, %f188;
	ld.global.f32 	%f452, [%rd75+4];
	add.f32 	%f453, %f451, %f452;
	st.global.f32 	[%rd75+4], %f453;
	mul.f32 	%f454, %f194, %f702;
	div.rn.f32 	%f455, %f454, %f188;
	ld.global.f32 	%f456, [%rd75+8];
	add.f32 	%f457, %f455, %f456;
	st.global.f32 	[%rd75+8], %f457;
	add.s32 	%r157, %r155, 1;
	add.s32 	%r160, %r154, 1;

BB81_78:
	setp.lt.u32	%p66, %r2, 4;
	@%p66 bra 	BB81_105;

	ld.param.u32 	%r139, [gpu_face_correct_internal_mode2_param_9];
	shl.b32 	%r159, %r157, 1;
	mul.lo.s32 	%r70, %r157, %r139;
	shl.b32 	%r71, %r139, 2;
	mov.u32 	%r158, 0;

BB81_80:
	mad.lo.s32 	%r131, %r71, %r158, %r70;
	shl.b32 	%r76, %r131, 2;
	mul.wide.s32 	%rd76, %r159, 4;
	add.s64 	%rd28, %rd4, %rd76;
	ld.global.u32 	%r77, [%rd28];
	setp.gt.s32	%p67, %r77, 0;
	ld.global.u32 	%r78, [%rd28+4];
	setp.gt.s32	%p68, %r78, 0;
	and.pred  	%p69, %p67, %p68;
	add.s64 	%rd29, %rd3, %rd76;
	mov.f32 	%f714, 0f00000000;
	mov.f32 	%f703, %f714;
	@!%p69 bra 	BB81_82;
	bra.uni 	BB81_81;

BB81_81:
	ld.global.f32 	%f459, [%rd29];
	ld.global.f32 	%f460, [%rd29+4];
	add.f32 	%f461, %f459, %f460;
	mul.f32 	%f703, %f461, 0f3F000000;

BB81_82:
	setp.lt.s32	%p70, %r77, 1;
	mov.f32 	%f704, %f714;
	@%p70 bra 	BB81_84;

	ld.global.f32 	%f704, [%rd29];

BB81_84:
	setp.lt.s32	%p71, %r78, 1;
	mov.f32 	%f705, %f714;
	@%p71 bra 	BB81_86;

	ld.global.f32 	%f705, [%rd29+4];

BB81_86:
	mul.f32 	%f465, %f189, %f703;
	div.rn.f32 	%f466, %f465, %f185;
	cvt.s64.s32	%rd77, %r76;
	add.s64 	%rd78, %rd2, %rd77;
	ld.global.f32 	%f467, [%rd78];
	add.f32 	%f468, %f466, %f467;
	st.global.f32 	[%rd78], %f468;
	mul.f32 	%f469, %f190, %f704;
	div.rn.f32 	%f470, %f469, %f186;
	ld.global.f32 	%f471, [%rd78+4];
	add.f32 	%f472, %f470, %f471;
	st.global.f32 	[%rd78+4], %f472;
	mul.f32 	%f473, %f191, %f704;
	div.rn.f32 	%f474, %f473, %f186;
	ld.global.f32 	%f475, [%rd78+8];
	add.f32 	%f476, %f474, %f475;
	st.global.f32 	[%rd78+8], %f476;
	mul.f32 	%f477, %f192, %f703;
	div.rn.f32 	%f478, %f477, %f187;
	add.s64 	%rd79, %rd1, %rd77;
	ld.global.f32 	%f479, [%rd79];
	add.f32 	%f480, %f478, %f479;
	st.global.f32 	[%rd79], %f480;
	mul.f32 	%f481, %f193, %f705;
	div.rn.f32 	%f482, %f481, %f188;
	ld.global.f32 	%f483, [%rd79+4];
	add.f32 	%f484, %f482, %f483;
	st.global.f32 	[%rd79+4], %f484;
	mul.f32 	%f485, %f194, %f705;
	div.rn.f32 	%f486, %f485, %f188;
	ld.global.f32 	%f487, [%rd79+8];
	add.f32 	%f488, %f486, %f487;
	st.global.f32 	[%rd79+8], %f488;
	ld.global.u32 	%r79, [%rd28+8];
	setp.gt.s32	%p72, %r79, 0;
	ld.global.u32 	%r80, [%rd28+12];
	setp.gt.s32	%p73, %r80, 0;
	and.pred  	%p74, %p72, %p73;
	mov.f32 	%f706, %f714;
	@!%p74 bra 	BB81_88;
	bra.uni 	BB81_87;

BB81_87:
	ld.global.f32 	%f489, [%rd29+12];
	ld.global.f32 	%f490, [%rd29+8];
	add.f32 	%f491, %f490, %f489;
	mul.f32 	%f706, %f491, 0f3F000000;

BB81_88:
	setp.lt.s32	%p75, %r79, 1;
	mov.f32 	%f707, %f714;
	@%p75 bra 	BB81_90;

	ld.global.f32 	%f707, [%rd29+8];

BB81_90:
	setp.lt.s32	%p76, %r80, 1;
	mov.f32 	%f708, %f714;
	@%p76 bra 	BB81_92;

	ld.global.f32 	%f708, [%rd29+12];

BB81_92:
	mul.f32 	%f495, %f189, %f706;
	div.rn.f32 	%f496, %f495, %f185;
	add.s32 	%r81, %r71, %r76;
	cvt.s64.s32	%rd80, %r81;
	add.s64 	%rd81, %rd2, %rd80;
	ld.global.f32 	%f497, [%rd81];
	add.f32 	%f498, %f496, %f497;
	st.global.f32 	[%rd81], %f498;
	mul.f32 	%f499, %f190, %f707;
	div.rn.f32 	%f500, %f499, %f186;
	ld.global.f32 	%f501, [%rd81+4];
	add.f32 	%f502, %f500, %f501;
	st.global.f32 	[%rd81+4], %f502;
	mul.f32 	%f503, %f191, %f707;
	div.rn.f32 	%f504, %f503, %f186;
	ld.global.f32 	%f505, [%rd81+8];
	add.f32 	%f506, %f504, %f505;
	st.global.f32 	[%rd81+8], %f506;
	mul.f32 	%f507, %f192, %f706;
	div.rn.f32 	%f508, %f507, %f187;
	add.s64 	%rd82, %rd1, %rd80;
	ld.global.f32 	%f509, [%rd82];
	add.f32 	%f510, %f508, %f509;
	st.global.f32 	[%rd82], %f510;
	mul.f32 	%f511, %f193, %f708;
	div.rn.f32 	%f512, %f511, %f188;
	ld.global.f32 	%f513, [%rd82+4];
	add.f32 	%f514, %f512, %f513;
	st.global.f32 	[%rd82+4], %f514;
	mul.f32 	%f515, %f194, %f708;
	div.rn.f32 	%f516, %f515, %f188;
	ld.global.f32 	%f517, [%rd82+8];
	add.f32 	%f518, %f516, %f517;
	st.global.f32 	[%rd82+8], %f518;
	ld.global.u32 	%r82, [%rd28+16];
	setp.gt.s32	%p77, %r82, 0;
	ld.global.u32 	%r83, [%rd28+20];
	setp.gt.s32	%p78, %r83, 0;
	and.pred  	%p79, %p77, %p78;
	mov.f32 	%f709, %f714;
	@!%p79 bra 	BB81_94;
	bra.uni 	BB81_93;

BB81_93:
	ld.global.f32 	%f519, [%rd29+20];
	ld.global.f32 	%f520, [%rd29+16];
	add.f32 	%f521, %f520, %f519;
	mul.f32 	%f709, %f521, 0f3F000000;

BB81_94:
	setp.lt.s32	%p80, %r82, 1;
	mov.f32 	%f710, %f714;
	@%p80 bra 	BB81_96;

	ld.global.f32 	%f710, [%rd29+16];

BB81_96:
	setp.lt.s32	%p81, %r83, 1;
	mov.f32 	%f711, %f714;
	@%p81 bra 	BB81_98;

	ld.global.f32 	%f711, [%rd29+20];

BB81_98:
	mul.f32 	%f525, %f189, %f709;
	div.rn.f32 	%f526, %f525, %f185;
	add.s32 	%r84, %r71, %r81;
	cvt.s64.s32	%rd83, %r84;
	add.s64 	%rd84, %rd2, %rd83;
	ld.global.f32 	%f527, [%rd84];
	add.f32 	%f528, %f526, %f527;
	st.global.f32 	[%rd84], %f528;
	mul.f32 	%f529, %f190, %f710;
	div.rn.f32 	%f530, %f529, %f186;
	ld.global.f32 	%f531, [%rd84+4];
	add.f32 	%f532, %f530, %f531;
	st.global.f32 	[%rd84+4], %f532;
	mul.f32 	%f533, %f191, %f710;
	div.rn.f32 	%f534, %f533, %f186;
	ld.global.f32 	%f535, [%rd84+8];
	add.f32 	%f536, %f534, %f535;
	st.global.f32 	[%rd84+8], %f536;
	mul.f32 	%f537, %f192, %f709;
	div.rn.f32 	%f538, %f537, %f187;
	add.s64 	%rd85, %rd1, %rd83;
	ld.global.f32 	%f539, [%rd85];
	add.f32 	%f540, %f538, %f539;
	st.global.f32 	[%rd85], %f540;
	mul.f32 	%f541, %f193, %f711;
	div.rn.f32 	%f542, %f541, %f188;
	ld.global.f32 	%f543, [%rd85+4];
	add.f32 	%f544, %f542, %f543;
	st.global.f32 	[%rd85+4], %f544;
	mul.f32 	%f545, %f194, %f711;
	div.rn.f32 	%f546, %f545, %f188;
	ld.global.f32 	%f547, [%rd85+8];
	add.f32 	%f548, %f546, %f547;
	st.global.f32 	[%rd85+8], %f548;
	ld.global.u32 	%r85, [%rd28+24];
	setp.gt.s32	%p82, %r85, 0;
	ld.global.u32 	%r86, [%rd28+28];
	setp.gt.s32	%p83, %r86, 0;
	and.pred  	%p84, %p82, %p83;
	mov.f32 	%f712, %f714;
	@!%p84 bra 	BB81_100;
	bra.uni 	BB81_99;

BB81_99:
	ld.global.f32 	%f549, [%rd29+28];
	ld.global.f32 	%f550, [%rd29+24];
	add.f32 	%f551, %f550, %f549;
	mul.f32 	%f712, %f551, 0f3F000000;

BB81_100:
	setp.lt.s32	%p85, %r85, 1;
	mov.f32 	%f713, %f714;
	@%p85 bra 	BB81_102;

	ld.global.f32 	%f713, [%rd29+24];

BB81_102:
	setp.lt.s32	%p86, %r86, 1;
	@%p86 bra 	BB81_104;

	ld.global.f32 	%f714, [%rd29+28];

BB81_104:
	mul.f32 	%f554, %f189, %f712;
	div.rn.f32 	%f555, %f554, %f185;
	add.s32 	%r132, %r71, %r84;
	cvt.s64.s32	%rd86, %r132;
	add.s64 	%rd87, %rd2, %rd86;
	ld.global.f32 	%f556, [%rd87];
	add.f32 	%f557, %f555, %f556;
	st.global.f32 	[%rd87], %f557;
	mul.f32 	%f558, %f190, %f713;
	div.rn.f32 	%f559, %f558, %f186;
	ld.global.f32 	%f560, [%rd87+4];
	add.f32 	%f561, %f559, %f560;
	st.global.f32 	[%rd87+4], %f561;
	mul.f32 	%f562, %f191, %f713;
	div.rn.f32 	%f563, %f562, %f186;
	ld.global.f32 	%f564, [%rd87+8];
	add.f32 	%f565, %f563, %f564;
	st.global.f32 	[%rd87+8], %f565;
	mul.f32 	%f566, %f192, %f712;
	div.rn.f32 	%f567, %f566, %f187;
	add.s64 	%rd88, %rd1, %rd86;
	ld.global.f32 	%f568, [%rd88];
	add.f32 	%f569, %f567, %f568;
	st.global.f32 	[%rd88], %f569;
	mul.f32 	%f570, %f193, %f714;
	div.rn.f32 	%f571, %f570, %f188;
	ld.global.f32 	%f572, [%rd88+4];
	add.f32 	%f573, %f571, %f572;
	st.global.f32 	[%rd88+4], %f573;
	mul.f32 	%f574, %f194, %f714;
	div.rn.f32 	%f575, %f574, %f188;
	ld.global.f32 	%f576, [%rd88+8];
	add.f32 	%f577, %f575, %f576;
	st.global.f32 	[%rd88+8], %f577;
	add.s32 	%r159, %r159, 8;
	add.s32 	%r160, %r160, 4;
	setp.lt.s32	%p87, %r160, %r2;
	add.s32 	%r158, %r158, 1;
	@%p87 bra 	BB81_80;

BB81_105:
	ret;
}

	// .globl	gpu_face_correct_internal_mode3
.visible .entry gpu_face_correct_internal_mode3(
	.param .u64 gpu_face_correct_internal_mode3_param_0,
	.param .u64 gpu_face_correct_internal_mode3_param_1,
	.param .u64 gpu_face_correct_internal_mode3_param_2,
	.param .u64 gpu_face_correct_internal_mode3_param_3,
	.param .u64 gpu_face_correct_internal_mode3_param_4,
	.param .u64 gpu_face_correct_internal_mode3_param_5,
	.param .u64 gpu_face_correct_internal_mode3_param_6,
	.param .u32 gpu_face_correct_internal_mode3_param_7,
	.param .u32 gpu_face_correct_internal_mode3_param_8
)
{
	.reg .pred 	%p<9>;
	.reg .f32 	%f<10>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<29>;


	ld.param.u64 	%rd4, [gpu_face_correct_internal_mode3_param_0];
	ld.param.u64 	%rd5, [gpu_face_correct_internal_mode3_param_1];
	ld.param.u64 	%rd6, [gpu_face_correct_internal_mode3_param_2];
	ld.param.u64 	%rd7, [gpu_face_correct_internal_mode3_param_3];
	ld.param.u64 	%rd10, [gpu_face_correct_internal_mode3_param_4];
	ld.param.u64 	%rd8, [gpu_face_correct_internal_mode3_param_5];
	ld.param.u64 	%rd9, [gpu_face_correct_internal_mode3_param_6];
	ld.param.u32 	%r3, [gpu_face_correct_internal_mode3_param_7];
	ld.param.u32 	%r4, [gpu_face_correct_internal_mode3_param_8];
	cvta.to.global.u64 	%rd1, %rd10;
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ctaid.y;
	mov.u32 	%r7, %tid.y;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	mov.u32 	%r9, %nctaid.x;
	mov.u32 	%r10, %ctaid.x;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	mad.lo.s32 	%r1, %r11, %r12, %r13;
	setp.ge.s32	%p1, %r1, %r4;
	@%p1 bra 	BB82_8;

	cvta.to.global.u64 	%rd11, %rd7;
	mul.wide.s32 	%rd12, %r1, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.u32 	%r14, [%rd13];
	add.s32 	%r15, %r14, -1;
	cvta.to.global.u64 	%rd14, %rd6;
	mul.wide.s32 	%rd15, %r15, 4;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.u32 	%r16, [%rd16];
	setp.ne.s32	%p2, %r16, 0;
	@%p2 bra 	BB82_8;

	cvta.to.global.u64 	%rd17, %rd5;
	cvta.to.global.u64 	%rd18, %rd4;
	cvta.to.global.u64 	%rd19, %rd8;
	mul.lo.s32 	%r2, %r1, %r3;
	mul.wide.s32 	%rd20, %r2, 4;
	add.s64 	%rd21, %rd19, %rd20;
	ld.const.f32 	%f1, [dc_hDry];
	ld.global.f32 	%f2, [%rd21];
	add.s64 	%rd2, %rd18, %rd20;
	add.s64 	%rd3, %rd17, %rd20;
	setp.geu.f32	%p3, %f2, %f1;
	@%p3 bra 	BB82_5;

	shl.b32 	%r17, %r1, 1;
	mul.wide.s32 	%rd22, %r17, 4;
	add.s64 	%rd23, %rd1, %rd22;
	ld.global.u32 	%r18, [%rd23];
	setp.lt.s32	%p4, %r18, 1;
	@%p4 bra 	BB82_5;

	ld.global.f32 	%f3, [%rd2];
	setp.lt.f32	%p5, %f3, 0f00000000;
	selp.f32	%f4, %f3, 0f00000000, %p5;
	st.global.f32 	[%rd2], %f4;
	neg.f32 	%f5, %f4;
	st.global.f32 	[%rd3], %f5;

BB82_5:
	cvta.to.global.u64 	%rd24, %rd9;
	add.s64 	%rd26, %rd24, %rd20;
	ld.global.f32 	%f6, [%rd26];
	setp.geu.f32	%p6, %f6, %f1;
	@%p6 bra 	BB82_8;

	shl.b32 	%r19, %r1, 1;
	add.s32 	%r20, %r19, 1;
	mul.wide.s32 	%rd27, %r20, 4;
	add.s64 	%rd28, %rd1, %rd27;
	ld.global.u32 	%r21, [%rd28];
	setp.lt.s32	%p7, %r21, 1;
	@%p7 bra 	BB82_8;

	ld.global.f32 	%f7, [%rd3];
	setp.lt.f32	%p8, %f7, 0f00000000;
	selp.f32	%f8, %f7, 0f00000000, %p8;
	st.global.f32 	[%rd3], %f8;
	neg.f32 	%f9, %f8;
	st.global.f32 	[%rd2], %f9;

BB82_8:
	ret;
}

	// .globl	gpu_face_do_structflux
.visible .entry gpu_face_do_structflux(
	.param .u64 gpu_face_do_structflux_param_0,
	.param .u64 gpu_face_do_structflux_param_1,
	.param .u64 gpu_face_do_structflux_param_2,
	.param .u64 gpu_face_do_structflux_param_3,
	.param .u64 gpu_face_do_structflux_param_4,
	.param .u64 gpu_face_do_structflux_param_5,
	.param .u64 gpu_face_do_structflux_param_6,
	.param .u64 gpu_face_do_structflux_param_7,
	.param .u64 gpu_face_do_structflux_param_8,
	.param .u64 gpu_face_do_structflux_param_9,
	.param .u64 gpu_face_do_structflux_param_10,
	.param .u64 gpu_face_do_structflux_param_11,
	.param .u64 gpu_face_do_structflux_param_12,
	.param .u64 gpu_face_do_structflux_param_13,
	.param .u64 gpu_face_do_structflux_param_14,
	.param .u64 gpu_face_do_structflux_param_15,
	.param .u32 gpu_face_do_structflux_param_16,
	.param .u32 gpu_face_do_structflux_param_17,
	.param .u32 gpu_face_do_structflux_param_18,
	.param .u32 gpu_face_do_structflux_param_19,
	.param .u32 gpu_face_do_structflux_param_20,
	.param .u32 gpu_face_do_structflux_param_21
)
{
	.reg .pred 	%p<144>;
	.reg .f32 	%f<120>;
	.reg .b32 	%r<304>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<171>;


	ld.param.u64 	%rd83, [gpu_face_do_structflux_param_0];
	ld.param.u64 	%rd84, [gpu_face_do_structflux_param_1];
	ld.param.u64 	%rd85, [gpu_face_do_structflux_param_2];
	ld.param.u64 	%rd86, [gpu_face_do_structflux_param_3];
	ld.param.u64 	%rd73, [gpu_face_do_structflux_param_4];
	ld.param.u64 	%rd74, [gpu_face_do_structflux_param_5];
	ld.param.u64 	%rd75, [gpu_face_do_structflux_param_6];
	ld.param.u64 	%rd76, [gpu_face_do_structflux_param_7];
	ld.param.u64 	%rd77, [gpu_face_do_structflux_param_8];
	ld.param.u64 	%rd87, [gpu_face_do_structflux_param_9];
	ld.param.u64 	%rd88, [gpu_face_do_structflux_param_10];
	ld.param.u64 	%rd78, [gpu_face_do_structflux_param_11];
	ld.param.u64 	%rd79, [gpu_face_do_structflux_param_12];
	ld.param.u64 	%rd80, [gpu_face_do_structflux_param_13];
	ld.param.u64 	%rd81, [gpu_face_do_structflux_param_14];
	ld.param.u64 	%rd82, [gpu_face_do_structflux_param_15];
	ld.param.u32 	%r103, [gpu_face_do_structflux_param_16];
	ld.param.u32 	%r104, [gpu_face_do_structflux_param_17];
	ld.param.u32 	%r108, [gpu_face_do_structflux_param_18];
	ld.param.u32 	%r105, [gpu_face_do_structflux_param_19];
	ld.param.u32 	%r106, [gpu_face_do_structflux_param_20];
	ld.param.u32 	%r107, [gpu_face_do_structflux_param_21];
	cvta.to.global.u64 	%rd1, %rd85;
	cvta.to.global.u64 	%rd2, %rd83;
	cvta.to.global.u64 	%rd3, %rd88;
	cvta.to.global.u64 	%rd4, %rd74;
	cvta.to.global.u64 	%rd5, %rd86;
	cvta.to.global.u64 	%rd6, %rd84;
	cvta.to.global.u64 	%rd7, %rd73;
	cvta.to.global.u64 	%rd8, %rd87;
	mov.u32 	%r1, %ntid.y;
	mov.u32 	%r2, %ctaid.y;
	mov.u32 	%r3, %tid.y;
	mad.lo.s32 	%r109, %r1, %r2, %r3;
	mov.u32 	%r4, %nctaid.x;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r110, %r109, %r4, %r5;
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r283, %tid.x;
	mad.lo.s32 	%r8, %r110, %r6, %r283;
	mul.lo.s32 	%r111, %r108, %r103;
	setp.ge.s32	%p1, %r8, %r111;
	@%p1 bra 	BB83_248;

	cvta.to.global.u64 	%rd89, %rd78;
	div.s32 	%r9, %r8, %r103;
	mul.lo.s32 	%r10, %r9, %r103;
	sub.s32 	%r11, %r8, %r10;
	cvt.s64.s32	%rd9, %r9;
	mul.wide.s32 	%rd90, %r9, 4;
	add.s64 	%rd91, %rd89, %rd90;
	ld.global.u32 	%r12, [%rd91];
	mov.u32 	%r275, 1;
	setp.ne.s32	%p2, %r107, 0;
	@%p2 bra 	BB83_3;

	cvta.to.global.u64 	%rd92, %rd79;
	add.s64 	%rd94, %rd92, %rd90;
	ld.global.u32 	%r275, [%rd94];

BB83_3:
	cvta.to.global.u64 	%rd95, %rd77;
	cvta.to.global.u64 	%rd96, %rd76;
	cvta.to.global.u64 	%rd97, %rd75;
	cvta.to.global.u64 	%rd98, %rd80;
	add.s32 	%r113, %r12, -1;
	mul.wide.s32 	%rd99, %r113, 4;
	add.s64 	%rd100, %rd97, %rd99;
	mad.lo.s32 	%r114, %r9, %r104, %r11;
	add.s64 	%rd102, %rd98, %rd90;
	ld.global.f32 	%f35, [%rd102];
	setp.gt.f32	%p3, %f35, 0f00000000;
	ld.global.u32 	%r15, [%rd100];
	add.s32 	%r281, %r15, -1;
	mul.lo.s32 	%r16, %r281, %r103;
	selp.b64	%rd103, %rd96, %rd95, %p3;
	selp.b32	%r116, 1, 2, %p3;
	selp.b64	%rd104, %rd95, %rd96, %p3;
	selp.b32	%r117, 2, 1, %p3;
	setp.eq.s32	%p4, %r105, 1;
	selp.b64	%rd105, %rd103, %rd104, %p4;
	selp.b32	%r118, %r116, %r117, %p4;
	selp.b64	%rd106, %rd81, %rd82, %p4;
	mul.wide.s32 	%rd107, %r16, 4;
	add.s64 	%rd108, %rd105, %rd107;
	cvta.to.global.u64 	%rd109, %rd106;
	mul.wide.s32 	%rd110, %r114, 4;
	add.s64 	%rd111, %rd109, %rd110;
	ld.global.f32 	%f1, [%rd111];
	ld.global.f32 	%f2, [%rd108];
	setp.eq.s32	%p5, %r118, 1;
	shl.b32 	%r119, %r281, 1;
	mul.wide.s32 	%rd112, %r119, 4;
	add.s64 	%rd10, %rd8, %rd112;
	add.s32 	%r17, %r103, -1;
	add.s32 	%r18, %r11, -1;
	mad.lo.s32 	%r120, %r281, %r17, %r18;
	mul.wide.s32 	%rd113, %r120, 4;
	add.s64 	%rd11, %rd7, %rd113;
	mul.wide.s32 	%rd114, %r281, 4;
	add.s64 	%rd12, %rd4, %rd114;
	@%p5 bra 	BB83_126;
	bra.uni 	BB83_4;

BB83_126:
	setp.lt.s32	%p75, %r275, 1;
	@%p75 bra 	BB83_248;

	ld.const.f32 	%f19, [dc_hDry];
	cvt.rn.f64.s32	%fd3, %r275;
	rcp.rn.f64 	%fd4, %fd3;
	cvt.rn.f32.f64	%f20, %fd4;
	and.b32  	%r62, %r275, 3;
	setp.eq.s32	%p76, %r62, 0;
	mov.u32 	%r303, 0;
	add.s32 	%r295, %r15, -1;
	@%p76 bra 	BB83_181;

	setp.eq.s32	%p77, %r62, 1;
	add.s32 	%r293, %r15, -1;
	mov.u32 	%r292, 0;
	@%p77 bra 	BB83_164;

	setp.eq.s32	%p78, %r62, 2;
	add.s32 	%r291, %r15, -1;
	mov.u32 	%r292, 1;
	@%p78 bra 	BB83_147;

	setp.leu.f32	%p79, %f2, %f19;
	mov.f32 	%f113, %f20;
	@%p79 bra 	BB83_132;

	ld.global.f32 	%f71, [%rd10];
	div.rn.f32 	%f113, %f71, %f2;

BB83_132:
	add.s32 	%r203, %r16, %r11;
	mul.wide.s32 	%rd141, %r203, 4;
	add.s64 	%rd43, %rd2, %rd141;
	add.s64 	%rd44, %rd1, %rd141;
	setp.eq.s32	%p80, %r106, 0;
	@%p80 bra 	BB83_140;

	setp.eq.s32	%p81, %r8, %r10;
	@%p81 bra 	BB83_138;
	bra.uni 	BB83_134;

BB83_138:
	setp.eq.s64	%p84, %rd74, 0;
	@%p84 bra 	BB83_146;

	mov.u32 	%r206, 0;
	st.global.u32 	[%rd12], %r206;
	bra.uni 	BB83_146;

BB83_4:
	setp.lt.s32	%p6, %r275, 1;
	@%p6 bra 	BB83_248;

	ld.const.f32 	%f3, [dc_hDry];
	cvt.rn.f64.s32	%fd1, %r275;
	rcp.rn.f64 	%fd2, %fd1;
	cvt.rn.f32.f64	%f4, %fd2;
	and.b32  	%r21, %r275, 3;
	setp.eq.s32	%p7, %r21, 0;
	mov.u32 	%r289, 0;
	@%p7 bra 	BB83_59;

	setp.eq.s32	%p8, %r21, 1;
	add.s32 	%r279, %r15, -1;
	mov.u32 	%r278, 0;
	@%p8 bra 	BB83_42;

	setp.eq.s32	%p9, %r21, 2;
	add.s32 	%r277, %r15, -1;
	mov.u32 	%r278, 1;
	@%p9 bra 	BB83_25;

	setp.leu.f32	%p10, %f2, %f3;
	mov.f32 	%f106, %f4;
	@%p10 bra 	BB83_10;

	ld.global.f32 	%f36, [%rd10+4];
	div.rn.f32 	%f106, %f36, %f2;

BB83_10:
	add.s32 	%r124, %r16, %r11;
	mul.wide.s32 	%rd115, %r124, 4;
	add.s64 	%rd13, %rd6, %rd115;
	add.s64 	%rd14, %rd5, %rd115;
	setp.eq.s32	%p11, %r106, 0;
	@%p11 bra 	BB83_18;

	setp.eq.s32	%p12, %r8, %r10;
	@%p12 bra 	BB83_16;
	bra.uni 	BB83_12;

BB83_16:
	setp.eq.s64	%p15, %rd74, 0;
	@%p15 bra 	BB83_24;

	mov.u32 	%r127, 0;
	st.global.u32 	[%rd12], %r127;
	bra.uni 	BB83_24;

BB83_140:
	setp.eq.s32	%p85, %r8, %r10;
	@%p85 bra 	BB83_143;
	bra.uni 	BB83_141;

BB83_143:
	setp.eq.s64	%p87, %rd74, 0;
	@%p87 bra 	BB83_145;

	mov.u32 	%r208, 0;
	st.global.u32 	[%rd12], %r208;
	bra.uni 	BB83_145;

BB83_18:
	setp.eq.s32	%p16, %r8, %r10;
	@%p16 bra 	BB83_21;
	bra.uni 	BB83_19;

BB83_21:
	setp.eq.s64	%p18, %rd74, 0;
	@%p18 bra 	BB83_23;

	mov.u32 	%r129, 0;
	st.global.u32 	[%rd12], %r129;
	bra.uni 	BB83_23;

BB83_134:
	setp.gt.s32	%p82, %r11, 2;
	@%p82 bra 	BB83_146;

	setp.eq.s64	%p83, %rd73, 0;
	@%p83 bra 	BB83_137;

	mov.u32 	%r204, 0;
	st.global.u32 	[%rd11], %r204;

BB83_137:
	mov.u32 	%r205, 0;
	st.global.u32 	[%rd43], %r205;
	st.global.u32 	[%rd44], %r205;
	bra.uni 	BB83_146;

BB83_12:
	setp.gt.s32	%p13, %r11, 2;
	@%p13 bra 	BB83_24;

	setp.eq.s64	%p14, %rd73, 0;
	@%p14 bra 	BB83_15;

	mov.u32 	%r125, 0;
	st.global.u32 	[%rd11], %r125;

BB83_15:
	mov.u32 	%r126, 0;
	st.global.u32 	[%rd13], %r126;
	st.global.u32 	[%rd14], %r126;
	bra.uni 	BB83_24;

BB83_141:
	setp.eq.s64	%p86, %rd73, 0;
	@%p86 bra 	BB83_145;

	mov.u32 	%r207, 0;
	st.global.u32 	[%rd11], %r207;

BB83_145:
	mov.u32 	%r209, 0;
	st.global.u32 	[%rd43], %r209;
	st.global.u32 	[%rd44], %r209;

BB83_146:
	mul.f32 	%f72, %f1, %f113;
	add.s32 	%r211, %r15, -1;
	mul.wide.s32 	%rd142, %r211, 4;
	add.s64 	%rd143, %rd3, %rd142;
	ld.global.f32 	%f73, [%rd143];
	ld.global.f32 	%f74, [%rd44];
	fma.rn.f32 	%f75, %f72, %f73, %f74;
	st.global.f32 	[%rd44], %f75;
	mov.u32 	%r292, 2;
	mov.u32 	%r291, %r15;

BB83_147:
	setp.leu.f32	%p88, %f2, %f19;
	mov.f32 	%f114, %f20;
	@%p88 bra 	BB83_149;

	shl.b32 	%r212, %r291, 1;
	mul.wide.s32 	%rd144, %r212, 4;
	add.s64 	%rd145, %rd8, %rd144;
	ld.global.f32 	%f76, [%rd145];
	div.rn.f32 	%f114, %f76, %f2;

BB83_149:
	mad.lo.s32 	%r213, %r291, %r17, %r18;
	mul.wide.s32 	%rd146, %r213, 4;
	add.s64 	%rd45, %rd7, %rd146;
	mad.lo.s32 	%r214, %r291, %r103, %r11;
	mul.wide.s32 	%rd147, %r214, 4;
	add.s64 	%rd46, %rd2, %rd147;
	add.s64 	%rd47, %rd1, %rd147;
	mul.wide.s32 	%rd148, %r291, 4;
	add.s64 	%rd48, %rd4, %rd148;
	setp.eq.s32	%p89, %r106, 0;
	@%p89 bra 	BB83_157;

	setp.eq.s32	%p90, %r8, %r10;
	@%p90 bra 	BB83_155;
	bra.uni 	BB83_151;

BB83_155:
	setp.eq.s64	%p93, %rd74, 0;
	@%p93 bra 	BB83_163;

	mov.u32 	%r217, 0;
	st.global.u32 	[%rd48], %r217;
	bra.uni 	BB83_163;

BB83_157:
	setp.eq.s32	%p94, %r8, %r10;
	@%p94 bra 	BB83_160;
	bra.uni 	BB83_158;

BB83_160:
	setp.eq.s64	%p96, %rd74, 0;
	@%p96 bra 	BB83_162;

	mov.u32 	%r219, 0;
	st.global.u32 	[%rd48], %r219;
	bra.uni 	BB83_162;

BB83_151:
	setp.gt.s32	%p91, %r11, 2;
	@%p91 bra 	BB83_163;

	setp.eq.s64	%p92, %rd73, 0;
	@%p92 bra 	BB83_154;

	mov.u32 	%r215, 0;
	st.global.u32 	[%rd45], %r215;

BB83_154:
	mov.u32 	%r216, 0;
	st.global.u32 	[%rd46], %r216;
	st.global.u32 	[%rd47], %r216;
	bra.uni 	BB83_163;

BB83_158:
	setp.eq.s64	%p95, %rd73, 0;
	@%p95 bra 	BB83_162;

	mov.u32 	%r218, 0;
	st.global.u32 	[%rd45], %r218;

BB83_162:
	mov.u32 	%r220, 0;
	st.global.u32 	[%rd46], %r220;
	st.global.u32 	[%rd47], %r220;

BB83_163:
	mul.f32 	%f77, %f1, %f114;
	add.s64 	%rd150, %rd3, %rd148;
	ld.global.f32 	%f78, [%rd150];
	ld.global.f32 	%f79, [%rd47];
	fma.rn.f32 	%f80, %f77, %f78, %f79;
	st.global.f32 	[%rd47], %f80;
	add.s32 	%r293, %r291, 1;

BB83_164:
	setp.leu.f32	%p97, %f2, %f19;
	mov.f32 	%f115, %f20;
	@%p97 bra 	BB83_166;

	shl.b32 	%r221, %r293, 1;
	mul.wide.s32 	%rd151, %r221, 4;
	add.s64 	%rd152, %rd8, %rd151;
	ld.global.f32 	%f81, [%rd152];
	div.rn.f32 	%f115, %f81, %f2;

BB83_166:
	mad.lo.s32 	%r222, %r293, %r17, %r18;
	mul.wide.s32 	%rd153, %r222, 4;
	add.s64 	%rd49, %rd7, %rd153;
	mad.lo.s32 	%r223, %r293, %r103, %r11;
	mul.wide.s32 	%rd154, %r223, 4;
	add.s64 	%rd50, %rd2, %rd154;
	add.s64 	%rd51, %rd1, %rd154;
	mul.wide.s32 	%rd155, %r293, 4;
	add.s64 	%rd52, %rd4, %rd155;
	setp.eq.s32	%p98, %r106, 0;
	@%p98 bra 	BB83_174;

	setp.eq.s32	%p99, %r8, %r10;
	@%p99 bra 	BB83_172;
	bra.uni 	BB83_168;

BB83_172:
	setp.eq.s64	%p102, %rd74, 0;
	@%p102 bra 	BB83_180;

	mov.u32 	%r226, 0;
	st.global.u32 	[%rd52], %r226;
	bra.uni 	BB83_180;

BB83_174:
	setp.eq.s32	%p103, %r8, %r10;
	@%p103 bra 	BB83_177;
	bra.uni 	BB83_175;

BB83_177:
	setp.eq.s64	%p105, %rd74, 0;
	@%p105 bra 	BB83_179;

	mov.u32 	%r228, 0;
	st.global.u32 	[%rd52], %r228;
	bra.uni 	BB83_179;

BB83_168:
	setp.gt.s32	%p100, %r11, 2;
	@%p100 bra 	BB83_180;

	setp.eq.s64	%p101, %rd73, 0;
	@%p101 bra 	BB83_171;

	mov.u32 	%r224, 0;
	st.global.u32 	[%rd49], %r224;

BB83_171:
	mov.u32 	%r225, 0;
	st.global.u32 	[%rd50], %r225;
	st.global.u32 	[%rd51], %r225;
	bra.uni 	BB83_180;

BB83_175:
	setp.eq.s64	%p104, %rd73, 0;
	@%p104 bra 	BB83_179;

	mov.u32 	%r227, 0;
	st.global.u32 	[%rd49], %r227;

BB83_179:
	mov.u32 	%r229, 0;
	st.global.u32 	[%rd50], %r229;
	st.global.u32 	[%rd51], %r229;

BB83_180:
	mul.f32 	%f82, %f1, %f115;
	add.s64 	%rd157, %rd3, %rd155;
	ld.global.f32 	%f83, [%rd157];
	ld.global.f32 	%f84, [%rd51];
	fma.rn.f32 	%f85, %f82, %f83, %f84;
	st.global.f32 	[%rd51], %f85;
	add.s32 	%r295, %r293, 1;
	add.s32 	%r303, %r292, 1;

BB83_181:
	setp.lt.u32	%p106, %r275, 4;
	@%p106 bra 	BB83_248;

	add.s32 	%r230, %r295, 3;
	sub.s32 	%r231, %r230, %r9;
	mad.lo.s32 	%r233, %r4, %r109, %r5;
	mul.lo.s32 	%r234, %r6, %r233;
	mad.lo.s32 	%r302, %r103, %r231, %r8;
	mul.wide.s32 	%rd169, %r295, 4;
	add.s32 	%r235, %r283, %r234;
	mad.lo.s32 	%r237, %r17, %r230, %r235;
	add.s32 	%r238, %r237, -1;
	sub.s32 	%r301, %r238, %r10;
	shl.b32 	%r77, %r103, 2;
	add.s32 	%r78, %r77, -4;
	shl.b32 	%r300, %r295, 1;
	add.s32 	%r240, %r295, 2;
	sub.s32 	%r241, %r240, %r9;
	mad.lo.s32 	%r299, %r103, %r241, %r235;
	mad.lo.s32 	%r242, %r17, %r240, %r235;
	add.s32 	%r243, %r242, -1;
	sub.s32 	%r298, %r243, %r10;
	sub.s32 	%r244, %r295, %r9;
	mad.lo.s32 	%r82, %r103, %r244, %r234;
	add.s32 	%r245, %r295, 1;
	sub.s32 	%r246, %r245, %r9;
	mad.lo.s32 	%r83, %r103, %r246, %r234;
	sub.s32 	%r296, %r235, %r10;
	mad.lo.s32 	%r85, %r17, %r245, -1;
	mad.lo.s32 	%r86, %r295, %r17, -1;
	add.s64 	%rd170, %rd3, %rd169;

BB83_183:
	mov.u64 	%rd56, %rd170;
	mul.wide.s32 	%rd158, %r300, 4;
	add.s64 	%rd57, %rd8, %rd158;
	setp.leu.f32	%p107, %f2, %f19;
	mov.f32 	%f116, %f20;
	@%p107 bra 	BB83_185;

	ld.global.f32 	%f86, [%rd57];
	div.rn.f32 	%f116, %f86, %f2;

BB83_185:
	add.s32 	%r247, %r86, %r296;
	mul.wide.s32 	%rd159, %r247, 4;
	add.s64 	%rd58, %rd7, %rd159;
	add.s32 	%r248, %r82, %r283;
	mul.wide.s32 	%rd160, %r248, 4;
	add.s64 	%rd59, %rd2, %rd160;
	add.s64 	%rd60, %rd1, %rd160;
	add.s64 	%rd61, %rd4, %rd169;
	setp.eq.s32	%p108, %r106, 0;
	@%p108 bra 	BB83_193;
	bra.uni 	BB83_186;

BB83_193:
	setp.eq.s32	%p113, %r8, %r10;
	@%p113 bra 	BB83_196;
	bra.uni 	BB83_194;

BB83_196:
	setp.eq.s64	%p115, %rd74, 0;
	@%p115 bra 	BB83_198;

	mov.u32 	%r253, 0;
	st.global.u32 	[%rd61], %r253;
	bra.uni 	BB83_198;

BB83_186:
	setp.eq.s32	%p109, %r8, %r10;
	@%p109 bra 	BB83_191;
	bra.uni 	BB83_187;

BB83_191:
	setp.eq.s64	%p112, %rd74, 0;
	@%p112 bra 	BB83_199;

	mov.u32 	%r251, 0;
	st.global.u32 	[%rd61], %r251;
	bra.uni 	BB83_199;

BB83_194:
	setp.eq.s64	%p114, %rd73, 0;
	@%p114 bra 	BB83_198;

	mov.u32 	%r252, 0;
	st.global.u32 	[%rd58], %r252;

BB83_198:
	mov.u32 	%r254, 0;
	st.global.u32 	[%rd59], %r254;
	st.global.u32 	[%rd60], %r254;
	bra.uni 	BB83_199;

BB83_187:
	setp.gt.s32	%p110, %r11, 2;
	@%p110 bra 	BB83_199;

	setp.eq.s64	%p111, %rd73, 0;
	@%p111 bra 	BB83_190;

	mov.u32 	%r249, 0;
	st.global.u32 	[%rd58], %r249;

BB83_190:
	mov.u32 	%r250, 0;
	st.global.u32 	[%rd59], %r250;
	st.global.u32 	[%rd60], %r250;

BB83_199:
	ld.global.f32 	%f87, [%rd56];
	mul.f32 	%f88, %f1, %f116;
	ld.global.f32 	%f89, [%rd60];
	fma.rn.f32 	%f90, %f88, %f87, %f89;
	st.global.f32 	[%rd60], %f90;
	mov.f32 	%f117, %f20;
	@%p107 bra 	BB83_201;

	ld.global.f32 	%f91, [%rd57+8];
	div.rn.f32 	%f117, %f91, %f2;

BB83_201:
	add.s32 	%r255, %r85, %r296;
	mul.wide.s32 	%rd161, %r255, 4;
	add.s64 	%rd62, %rd7, %rd161;
	add.s32 	%r256, %r83, %r283;
	mul.wide.s32 	%rd162, %r256, 4;
	add.s64 	%rd63, %rd2, %rd162;
	add.s64 	%rd64, %rd1, %rd162;
	@%p108 bra 	BB83_209;
	bra.uni 	BB83_202;

BB83_209:
	setp.eq.s32	%p122, %r8, %r10;
	@%p122 bra 	BB83_212;
	bra.uni 	BB83_210;

BB83_212:
	setp.eq.s64	%p124, %rd74, 0;
	@%p124 bra 	BB83_214;

	mov.u32 	%r261, 0;
	st.global.u32 	[%rd61+4], %r261;
	bra.uni 	BB83_214;

BB83_202:
	setp.eq.s32	%p118, %r8, %r10;
	@%p118 bra 	BB83_207;
	bra.uni 	BB83_203;

BB83_207:
	setp.eq.s64	%p121, %rd74, 0;
	@%p121 bra 	BB83_215;

	mov.u32 	%r259, 0;
	st.global.u32 	[%rd61+4], %r259;
	bra.uni 	BB83_215;

BB83_210:
	setp.eq.s64	%p123, %rd73, 0;
	@%p123 bra 	BB83_214;

	mov.u32 	%r260, 0;
	st.global.u32 	[%rd62], %r260;

BB83_214:
	mov.u32 	%r262, 0;
	st.global.u32 	[%rd63], %r262;
	st.global.u32 	[%rd64], %r262;
	bra.uni 	BB83_215;

BB83_203:
	setp.gt.s32	%p119, %r11, 2;
	@%p119 bra 	BB83_215;

	setp.eq.s64	%p120, %rd73, 0;
	@%p120 bra 	BB83_206;

	mov.u32 	%r257, 0;
	st.global.u32 	[%rd62], %r257;

BB83_206:
	mov.u32 	%r258, 0;
	st.global.u32 	[%rd63], %r258;
	st.global.u32 	[%rd64], %r258;

BB83_215:
	ld.global.f32 	%f92, [%rd56+4];
	mul.f32 	%f93, %f1, %f117;
	ld.global.f32 	%f94, [%rd64];
	fma.rn.f32 	%f95, %f93, %f92, %f94;
	st.global.f32 	[%rd64], %f95;
	mov.f32 	%f118, %f20;
	@%p107 bra 	BB83_217;

	ld.global.f32 	%f96, [%rd57+16];
	div.rn.f32 	%f118, %f96, %f2;

BB83_217:
	mul.wide.s32 	%rd163, %r298, 4;
	add.s64 	%rd65, %rd7, %rd163;
	mul.wide.s32 	%rd164, %r299, 4;
	add.s64 	%rd66, %rd2, %rd164;
	add.s64 	%rd67, %rd1, %rd164;
	@%p108 bra 	BB83_225;
	bra.uni 	BB83_218;

BB83_225:
	setp.eq.s32	%p131, %r8, %r10;
	@%p131 bra 	BB83_228;
	bra.uni 	BB83_226;

BB83_228:
	setp.eq.s64	%p133, %rd74, 0;
	@%p133 bra 	BB83_230;

	mov.u32 	%r267, 0;
	st.global.u32 	[%rd61+8], %r267;
	bra.uni 	BB83_230;

BB83_218:
	setp.eq.s32	%p127, %r8, %r10;
	@%p127 bra 	BB83_223;
	bra.uni 	BB83_219;

BB83_223:
	setp.eq.s64	%p130, %rd74, 0;
	@%p130 bra 	BB83_231;

	mov.u32 	%r265, 0;
	st.global.u32 	[%rd61+8], %r265;
	bra.uni 	BB83_231;

BB83_226:
	setp.eq.s64	%p132, %rd73, 0;
	@%p132 bra 	BB83_230;

	mov.u32 	%r266, 0;
	st.global.u32 	[%rd65], %r266;

BB83_230:
	mov.u32 	%r268, 0;
	st.global.u32 	[%rd66], %r268;
	st.global.u32 	[%rd67], %r268;
	bra.uni 	BB83_231;

BB83_219:
	setp.gt.s32	%p128, %r11, 2;
	@%p128 bra 	BB83_231;

	setp.eq.s64	%p129, %rd73, 0;
	@%p129 bra 	BB83_222;

	mov.u32 	%r263, 0;
	st.global.u32 	[%rd65], %r263;

BB83_222:
	mov.u32 	%r264, 0;
	st.global.u32 	[%rd66], %r264;
	st.global.u32 	[%rd67], %r264;

BB83_231:
	ld.global.f32 	%f97, [%rd56+8];
	mul.f32 	%f98, %f1, %f118;
	ld.global.f32 	%f99, [%rd67];
	fma.rn.f32 	%f100, %f98, %f97, %f99;
	st.global.f32 	[%rd67], %f100;
	mov.f32 	%f119, %f20;
	@%p107 bra 	BB83_233;

	ld.global.f32 	%f101, [%rd57+24];
	div.rn.f32 	%f119, %f101, %f2;

BB83_233:
	mul.wide.s32 	%rd165, %r301, 4;
	add.s64 	%rd68, %rd7, %rd165;
	mul.wide.s32 	%rd166, %r302, 4;
	add.s64 	%rd69, %rd2, %rd166;
	add.s64 	%rd70, %rd1, %rd166;
	@%p108 bra 	BB83_241;
	bra.uni 	BB83_234;

BB83_241:
	setp.eq.s32	%p140, %r8, %r10;
	@%p140 bra 	BB83_244;
	bra.uni 	BB83_242;

BB83_244:
	setp.eq.s64	%p142, %rd74, 0;
	@%p142 bra 	BB83_246;

	mov.u32 	%r273, 0;
	st.global.u32 	[%rd61+12], %r273;
	bra.uni 	BB83_246;

BB83_234:
	setp.eq.s32	%p136, %r8, %r10;
	@%p136 bra 	BB83_239;
	bra.uni 	BB83_235;

BB83_239:
	setp.eq.s64	%p139, %rd74, 0;
	@%p139 bra 	BB83_247;

	mov.u32 	%r271, 0;
	st.global.u32 	[%rd61+12], %r271;
	bra.uni 	BB83_247;

BB83_242:
	setp.eq.s64	%p141, %rd73, 0;
	@%p141 bra 	BB83_246;

	mov.u32 	%r272, 0;
	st.global.u32 	[%rd68], %r272;

BB83_246:
	mov.u32 	%r274, 0;
	st.global.u32 	[%rd69], %r274;
	st.global.u32 	[%rd70], %r274;
	bra.uni 	BB83_247;

BB83_235:
	setp.gt.s32	%p137, %r11, 2;
	@%p137 bra 	BB83_247;

	setp.eq.s64	%p138, %rd73, 0;
	@%p138 bra 	BB83_238;

	mov.u32 	%r269, 0;
	st.global.u32 	[%rd68], %r269;

BB83_238:
	mov.u32 	%r270, 0;
	st.global.u32 	[%rd69], %r270;
	st.global.u32 	[%rd70], %r270;

BB83_247:
	mul.f32 	%f102, %f1, %f119;
	add.s64 	%rd170, %rd56, 16;
	ld.global.f32 	%f103, [%rd56+12];
	ld.global.f32 	%f104, [%rd70];
	fma.rn.f32 	%f105, %f102, %f103, %f104;
	st.global.f32 	[%rd70], %f105;
	add.s32 	%r302, %r302, %r77;
	add.s64 	%rd169, %rd169, 16;
	add.s32 	%r301, %r301, %r78;
	add.s32 	%r300, %r300, 8;
	add.s32 	%r299, %r299, %r77;
	add.s32 	%r298, %r298, %r78;
	add.s32 	%r283, %r283, %r77;
	add.s32 	%r296, %r296, %r78;
	add.s32 	%r303, %r303, 4;
	setp.lt.s32	%p143, %r303, %r275;
	@%p143 bra 	BB83_183;
	bra.uni 	BB83_248;

BB83_19:
	setp.eq.s64	%p17, %rd73, 0;
	@%p17 bra 	BB83_23;

	mov.u32 	%r128, 0;
	st.global.u32 	[%rd11], %r128;

BB83_23:
	mov.u32 	%r130, 0;
	st.global.u32 	[%rd13], %r130;
	st.global.u32 	[%rd14], %r130;

BB83_24:
	mul.f32 	%f37, %f1, %f106;
	add.s32 	%r132, %r15, -1;
	mul.wide.s32 	%rd116, %r132, 4;
	add.s64 	%rd117, %rd3, %rd116;
	ld.global.f32 	%f38, [%rd117];
	ld.global.f32 	%f39, [%rd14];
	fma.rn.f32 	%f40, %f37, %f38, %f39;
	st.global.f32 	[%rd14], %f40;
	mov.u32 	%r278, 2;
	mov.u32 	%r277, %r15;

BB83_25:
	setp.leu.f32	%p19, %f2, %f3;
	mov.f32 	%f107, %f4;
	@%p19 bra 	BB83_27;

	shl.b32 	%r133, %r277, 1;
	add.s32 	%r134, %r133, 1;
	mul.wide.s32 	%rd118, %r134, 4;
	add.s64 	%rd119, %rd8, %rd118;
	ld.global.f32 	%f41, [%rd119];
	div.rn.f32 	%f107, %f41, %f2;

BB83_27:
	mad.lo.s32 	%r135, %r277, %r17, %r18;
	mul.wide.s32 	%rd120, %r135, 4;
	add.s64 	%rd15, %rd7, %rd120;
	mad.lo.s32 	%r136, %r277, %r103, %r11;
	mul.wide.s32 	%rd121, %r136, 4;
	add.s64 	%rd16, %rd6, %rd121;
	add.s64 	%rd17, %rd5, %rd121;
	mul.wide.s32 	%rd122, %r277, 4;
	add.s64 	%rd18, %rd4, %rd122;
	setp.eq.s32	%p20, %r106, 0;
	@%p20 bra 	BB83_35;

	setp.eq.s32	%p21, %r8, %r10;
	@%p21 bra 	BB83_33;
	bra.uni 	BB83_29;

BB83_33:
	setp.eq.s64	%p24, %rd74, 0;
	@%p24 bra 	BB83_41;

	mov.u32 	%r139, 0;
	st.global.u32 	[%rd18], %r139;
	bra.uni 	BB83_41;

BB83_35:
	setp.eq.s32	%p25, %r8, %r10;
	@%p25 bra 	BB83_38;
	bra.uni 	BB83_36;

BB83_38:
	setp.eq.s64	%p27, %rd74, 0;
	@%p27 bra 	BB83_40;

	mov.u32 	%r141, 0;
	st.global.u32 	[%rd18], %r141;
	bra.uni 	BB83_40;

BB83_29:
	setp.gt.s32	%p22, %r11, 2;
	@%p22 bra 	BB83_41;

	setp.eq.s64	%p23, %rd73, 0;
	@%p23 bra 	BB83_32;

	mov.u32 	%r137, 0;
	st.global.u32 	[%rd15], %r137;

BB83_32:
	mov.u32 	%r138, 0;
	st.global.u32 	[%rd16], %r138;
	st.global.u32 	[%rd17], %r138;
	bra.uni 	BB83_41;

BB83_36:
	setp.eq.s64	%p26, %rd73, 0;
	@%p26 bra 	BB83_40;

	mov.u32 	%r140, 0;
	st.global.u32 	[%rd15], %r140;

BB83_40:
	mov.u32 	%r142, 0;
	st.global.u32 	[%rd16], %r142;
	st.global.u32 	[%rd17], %r142;

BB83_41:
	mul.f32 	%f42, %f1, %f107;
	add.s64 	%rd124, %rd3, %rd122;
	ld.global.f32 	%f43, [%rd124];
	ld.global.f32 	%f44, [%rd17];
	fma.rn.f32 	%f45, %f42, %f43, %f44;
	st.global.f32 	[%rd17], %f45;
	add.s32 	%r279, %r277, 1;

BB83_42:
	setp.leu.f32	%p28, %f2, %f3;
	mov.f32 	%f108, %f4;
	@%p28 bra 	BB83_44;

	shl.b32 	%r143, %r279, 1;
	add.s32 	%r144, %r143, 1;
	mul.wide.s32 	%rd125, %r144, 4;
	add.s64 	%rd126, %rd8, %rd125;
	ld.global.f32 	%f46, [%rd126];
	div.rn.f32 	%f108, %f46, %f2;

BB83_44:
	mad.lo.s32 	%r145, %r279, %r17, %r18;
	mul.wide.s32 	%rd127, %r145, 4;
	add.s64 	%rd19, %rd7, %rd127;
	mad.lo.s32 	%r146, %r279, %r103, %r11;
	mul.wide.s32 	%rd128, %r146, 4;
	add.s64 	%rd20, %rd6, %rd128;
	add.s64 	%rd21, %rd5, %rd128;
	mul.wide.s32 	%rd129, %r279, 4;
	add.s64 	%rd22, %rd4, %rd129;
	setp.eq.s32	%p29, %r106, 0;
	@%p29 bra 	BB83_52;

	setp.eq.s32	%p30, %r8, %r10;
	@%p30 bra 	BB83_50;
	bra.uni 	BB83_46;

BB83_50:
	setp.eq.s64	%p33, %rd74, 0;
	@%p33 bra 	BB83_58;

	mov.u32 	%r149, 0;
	st.global.u32 	[%rd22], %r149;
	bra.uni 	BB83_58;

BB83_52:
	setp.eq.s32	%p34, %r8, %r10;
	@%p34 bra 	BB83_55;
	bra.uni 	BB83_53;

BB83_55:
	setp.eq.s64	%p36, %rd74, 0;
	@%p36 bra 	BB83_57;

	mov.u32 	%r151, 0;
	st.global.u32 	[%rd22], %r151;
	bra.uni 	BB83_57;

BB83_46:
	setp.gt.s32	%p31, %r11, 2;
	@%p31 bra 	BB83_58;

	setp.eq.s64	%p32, %rd73, 0;
	@%p32 bra 	BB83_49;

	mov.u32 	%r147, 0;
	st.global.u32 	[%rd19], %r147;

BB83_49:
	mov.u32 	%r148, 0;
	st.global.u32 	[%rd20], %r148;
	st.global.u32 	[%rd21], %r148;
	bra.uni 	BB83_58;

BB83_53:
	setp.eq.s64	%p35, %rd73, 0;
	@%p35 bra 	BB83_57;

	mov.u32 	%r150, 0;
	st.global.u32 	[%rd19], %r150;

BB83_57:
	mov.u32 	%r152, 0;
	st.global.u32 	[%rd20], %r152;
	st.global.u32 	[%rd21], %r152;

BB83_58:
	mul.f32 	%f47, %f1, %f108;
	add.s64 	%rd131, %rd3, %rd129;
	ld.global.f32 	%f48, [%rd131];
	ld.global.f32 	%f49, [%rd21];
	fma.rn.f32 	%f50, %f47, %f48, %f49;
	st.global.f32 	[%rd21], %f50;
	add.s32 	%r281, %r279, 1;
	add.s32 	%r289, %r278, 1;

BB83_59:
	setp.lt.u32	%p37, %r275, 4;
	@%p37 bra 	BB83_248;

	cvt.u32.u64	%r153, %rd9;
	add.s32 	%r154, %r281, 3;
	sub.s32 	%r155, %r154, %r9;
	mad.lo.s32 	%r157, %r4, %r109, %r5;
	mul.lo.s32 	%r158, %r6, %r157;
	mad.lo.s32 	%r288, %r103, %r155, %r8;
	mul.wide.s32 	%rd167, %r281, 4;
	add.s32 	%r159, %r283, %r158;
	mad.lo.s32 	%r161, %r17, %r154, %r159;
	add.s32 	%r162, %r161, -1;
	sub.s32 	%r287, %r162, %r10;
	shl.b32 	%r36, %r103, 2;
	add.s32 	%r37, %r36, -4;
	shl.b32 	%r286, %r281, 1;
	add.s32 	%r164, %r281, 2;
	sub.s32 	%r165, %r164, %r9;
	mad.lo.s32 	%r285, %r103, %r165, %r159;
	mad.lo.s32 	%r166, %r17, %r164, %r159;
	add.s32 	%r167, %r166, -1;
	sub.s32 	%r284, %r167, %r10;
	sub.s32 	%r168, %r281, %r9;
	mad.lo.s32 	%r41, %r103, %r168, %r158;
	add.s32 	%r169, %r281, 1;
	sub.s32 	%r170, %r169, %r153;
	mad.lo.s32 	%r42, %r103, %r170, %r158;
	sub.s32 	%r282, %r159, %r10;
	mad.lo.s32 	%r44, %r17, %r169, -1;
	mad.lo.s32 	%r45, %r281, %r17, -1;
	add.s64 	%rd168, %rd3, %rd167;

BB83_61:
	mov.u64 	%rd26, %rd168;
	add.s32 	%r171, %r286, 1;
	mul.wide.s32 	%rd132, %r171, 4;
	add.s64 	%rd27, %rd8, %rd132;
	setp.leu.f32	%p38, %f2, %f3;
	mov.f32 	%f109, %f4;
	@%p38 bra 	BB83_63;

	ld.global.f32 	%f51, [%rd27];
	div.rn.f32 	%f109, %f51, %f2;

BB83_63:
	add.s32 	%r172, %r45, %r282;
	mul.wide.s32 	%rd133, %r172, 4;
	add.s64 	%rd28, %rd7, %rd133;
	add.s32 	%r173, %r41, %r283;
	mul.wide.s32 	%rd134, %r173, 4;
	add.s64 	%rd29, %rd6, %rd134;
	add.s64 	%rd30, %rd5, %rd134;
	add.s64 	%rd31, %rd4, %rd167;
	setp.eq.s32	%p39, %r106, 0;
	@%p39 bra 	BB83_71;
	bra.uni 	BB83_64;

BB83_71:
	setp.eq.s32	%p44, %r8, %r10;
	@%p44 bra 	BB83_74;
	bra.uni 	BB83_72;

BB83_74:
	setp.eq.s64	%p46, %rd74, 0;
	@%p46 bra 	BB83_76;

	mov.u32 	%r178, 0;
	st.global.u32 	[%rd31], %r178;
	bra.uni 	BB83_76;

BB83_64:
	setp.eq.s32	%p40, %r8, %r10;
	@%p40 bra 	BB83_69;
	bra.uni 	BB83_65;

BB83_69:
	setp.eq.s64	%p43, %rd74, 0;
	@%p43 bra 	BB83_77;

	mov.u32 	%r176, 0;
	st.global.u32 	[%rd31], %r176;
	bra.uni 	BB83_77;

BB83_72:
	setp.eq.s64	%p45, %rd73, 0;
	@%p45 bra 	BB83_76;

	mov.u32 	%r177, 0;
	st.global.u32 	[%rd28], %r177;

BB83_76:
	mov.u32 	%r179, 0;
	st.global.u32 	[%rd29], %r179;
	st.global.u32 	[%rd30], %r179;
	bra.uni 	BB83_77;

BB83_65:
	setp.gt.s32	%p41, %r11, 2;
	@%p41 bra 	BB83_77;

	setp.eq.s64	%p42, %rd73, 0;
	@%p42 bra 	BB83_68;

	mov.u32 	%r174, 0;
	st.global.u32 	[%rd28], %r174;

BB83_68:
	mov.u32 	%r175, 0;
	st.global.u32 	[%rd29], %r175;
	st.global.u32 	[%rd30], %r175;

BB83_77:
	ld.global.f32 	%f52, [%rd26];
	mul.f32 	%f53, %f1, %f109;
	ld.global.f32 	%f54, [%rd30];
	fma.rn.f32 	%f55, %f53, %f52, %f54;
	st.global.f32 	[%rd30], %f55;
	mov.f32 	%f110, %f4;
	@%p38 bra 	BB83_79;

	ld.global.f32 	%f56, [%rd27+8];
	div.rn.f32 	%f110, %f56, %f2;

BB83_79:
	add.s32 	%r180, %r44, %r282;
	mul.wide.s32 	%rd135, %r180, 4;
	add.s64 	%rd32, %rd7, %rd135;
	add.s32 	%r181, %r42, %r283;
	mul.wide.s32 	%rd136, %r181, 4;
	add.s64 	%rd33, %rd6, %rd136;
	add.s64 	%rd34, %rd5, %rd136;
	@%p39 bra 	BB83_87;
	bra.uni 	BB83_80;

BB83_87:
	setp.eq.s32	%p53, %r8, %r10;
	@%p53 bra 	BB83_90;
	bra.uni 	BB83_88;

BB83_90:
	setp.eq.s64	%p55, %rd74, 0;
	@%p55 bra 	BB83_92;

	mov.u32 	%r186, 0;
	st.global.u32 	[%rd31+4], %r186;
	bra.uni 	BB83_92;

BB83_80:
	setp.eq.s32	%p49, %r8, %r10;
	@%p49 bra 	BB83_85;
	bra.uni 	BB83_81;

BB83_85:
	setp.eq.s64	%p52, %rd74, 0;
	@%p52 bra 	BB83_93;

	mov.u32 	%r184, 0;
	st.global.u32 	[%rd31+4], %r184;
	bra.uni 	BB83_93;

BB83_88:
	setp.eq.s64	%p54, %rd73, 0;
	@%p54 bra 	BB83_92;

	mov.u32 	%r185, 0;
	st.global.u32 	[%rd32], %r185;

BB83_92:
	mov.u32 	%r187, 0;
	st.global.u32 	[%rd33], %r187;
	st.global.u32 	[%rd34], %r187;
	bra.uni 	BB83_93;

BB83_81:
	setp.gt.s32	%p50, %r11, 2;
	@%p50 bra 	BB83_93;

	setp.eq.s64	%p51, %rd73, 0;
	@%p51 bra 	BB83_84;

	mov.u32 	%r182, 0;
	st.global.u32 	[%rd32], %r182;

BB83_84:
	mov.u32 	%r183, 0;
	st.global.u32 	[%rd33], %r183;
	st.global.u32 	[%rd34], %r183;

BB83_93:
	ld.global.f32 	%f57, [%rd26+4];
	mul.f32 	%f58, %f1, %f110;
	ld.global.f32 	%f59, [%rd34];
	fma.rn.f32 	%f60, %f58, %f57, %f59;
	st.global.f32 	[%rd34], %f60;
	mov.f32 	%f111, %f4;
	@%p38 bra 	BB83_95;

	ld.global.f32 	%f61, [%rd27+16];
	div.rn.f32 	%f111, %f61, %f2;

BB83_95:
	mul.wide.s32 	%rd137, %r284, 4;
	add.s64 	%rd35, %rd7, %rd137;
	mul.wide.s32 	%rd138, %r285, 4;
	add.s64 	%rd36, %rd6, %rd138;
	add.s64 	%rd37, %rd5, %rd138;
	@%p39 bra 	BB83_103;
	bra.uni 	BB83_96;

BB83_103:
	setp.eq.s32	%p62, %r8, %r10;
	@%p62 bra 	BB83_106;
	bra.uni 	BB83_104;

BB83_106:
	setp.eq.s64	%p64, %rd74, 0;
	@%p64 bra 	BB83_108;

	mov.u32 	%r192, 0;
	st.global.u32 	[%rd31+8], %r192;
	bra.uni 	BB83_108;

BB83_96:
	setp.eq.s32	%p58, %r8, %r10;
	@%p58 bra 	BB83_101;
	bra.uni 	BB83_97;

BB83_101:
	setp.eq.s64	%p61, %rd74, 0;
	@%p61 bra 	BB83_109;

	mov.u32 	%r190, 0;
	st.global.u32 	[%rd31+8], %r190;
	bra.uni 	BB83_109;

BB83_104:
	setp.eq.s64	%p63, %rd73, 0;
	@%p63 bra 	BB83_108;

	mov.u32 	%r191, 0;
	st.global.u32 	[%rd35], %r191;

BB83_108:
	mov.u32 	%r193, 0;
	st.global.u32 	[%rd36], %r193;
	st.global.u32 	[%rd37], %r193;
	bra.uni 	BB83_109;

BB83_97:
	setp.gt.s32	%p59, %r11, 2;
	@%p59 bra 	BB83_109;

	setp.eq.s64	%p60, %rd73, 0;
	@%p60 bra 	BB83_100;

	mov.u32 	%r188, 0;
	st.global.u32 	[%rd35], %r188;

BB83_100:
	mov.u32 	%r189, 0;
	st.global.u32 	[%rd36], %r189;
	st.global.u32 	[%rd37], %r189;

BB83_109:
	ld.global.f32 	%f62, [%rd26+8];
	mul.f32 	%f63, %f1, %f111;
	ld.global.f32 	%f64, [%rd37];
	fma.rn.f32 	%f65, %f63, %f62, %f64;
	st.global.f32 	[%rd37], %f65;
	mov.f32 	%f112, %f4;
	@%p38 bra 	BB83_111;

	ld.global.f32 	%f66, [%rd27+24];
	div.rn.f32 	%f112, %f66, %f2;

BB83_111:
	mul.wide.s32 	%rd139, %r287, 4;
	add.s64 	%rd38, %rd7, %rd139;
	mul.wide.s32 	%rd140, %r288, 4;
	add.s64 	%rd39, %rd6, %rd140;
	add.s64 	%rd40, %rd5, %rd140;
	@%p39 bra 	BB83_119;
	bra.uni 	BB83_112;

BB83_119:
	setp.eq.s32	%p71, %r8, %r10;
	@%p71 bra 	BB83_122;
	bra.uni 	BB83_120;

BB83_122:
	setp.eq.s64	%p73, %rd74, 0;
	@%p73 bra 	BB83_124;

	mov.u32 	%r198, 0;
	st.global.u32 	[%rd31+12], %r198;
	bra.uni 	BB83_124;

BB83_112:
	setp.eq.s32	%p67, %r8, %r10;
	@%p67 bra 	BB83_117;
	bra.uni 	BB83_113;

BB83_117:
	setp.eq.s64	%p70, %rd74, 0;
	@%p70 bra 	BB83_125;

	mov.u32 	%r196, 0;
	st.global.u32 	[%rd31+12], %r196;
	bra.uni 	BB83_125;

BB83_120:
	setp.eq.s64	%p72, %rd73, 0;
	@%p72 bra 	BB83_124;

	mov.u32 	%r197, 0;
	st.global.u32 	[%rd38], %r197;

BB83_124:
	mov.u32 	%r199, 0;
	st.global.u32 	[%rd39], %r199;
	st.global.u32 	[%rd40], %r199;
	bra.uni 	BB83_125;

BB83_113:
	setp.gt.s32	%p68, %r11, 2;
	@%p68 bra 	BB83_125;

	setp.eq.s64	%p69, %rd73, 0;
	@%p69 bra 	BB83_116;

	mov.u32 	%r194, 0;
	st.global.u32 	[%rd38], %r194;

BB83_116:
	mov.u32 	%r195, 0;
	st.global.u32 	[%rd39], %r195;
	st.global.u32 	[%rd40], %r195;

BB83_125:
	mul.f32 	%f67, %f1, %f112;
	add.s64 	%rd168, %rd26, 16;
	ld.global.f32 	%f68, [%rd26+12];
	ld.global.f32 	%f69, [%rd40];
	fma.rn.f32 	%f70, %f67, %f68, %f69;
	st.global.f32 	[%rd40], %f70;
	add.s32 	%r288, %r288, %r36;
	add.s64 	%rd167, %rd167, 16;
	add.s32 	%r287, %r287, %r37;
	add.s32 	%r286, %r286, 8;
	add.s32 	%r285, %r285, %r36;
	add.s32 	%r284, %r284, %r37;
	add.s32 	%r283, %r283, %r36;
	add.s32 	%r282, %r282, %r37;
	add.s32 	%r289, %r289, 4;
	setp.lt.s32	%p74, %r289, %r275;
	@%p74 bra 	BB83_61;

BB83_248:
	ret;
}

	// .globl	gpu_node_setu
.visible .entry gpu_node_setu(
	.param .u64 gpu_node_setu_param_0,
	.param .u64 gpu_node_setu_param_1,
	.param .u64 gpu_node_setu_param_2,
	.param .u64 gpu_node_setu_param_3,
	.param .u64 gpu_node_setu_param_4,
	.param .u64 gpu_node_setu_param_5,
	.param .u32 gpu_node_setu_param_6,
	.param .u32 gpu_node_setu_param_7
)
{
	.reg .pred 	%p<16>;
	.reg .f32 	%f<92>;
	.reg .b32 	%r<72>;
	.reg .b64 	%rd<68>;


	ld.param.u64 	%rd12, [gpu_node_setu_param_0];
	ld.param.u64 	%rd13, [gpu_node_setu_param_1];
	ld.param.u64 	%rd14, [gpu_node_setu_param_2];
	ld.param.u64 	%rd15, [gpu_node_setu_param_3];
	ld.param.u64 	%rd16, [gpu_node_setu_param_4];
	ld.param.u64 	%rd17, [gpu_node_setu_param_5];
	ld.param.u32 	%r23, [gpu_node_setu_param_6];
	ld.param.u32 	%r24, [gpu_node_setu_param_7];
	cvta.to.global.u64 	%rd1, %rd16;
	cvta.to.global.u64 	%rd2, %rd17;
	cvta.to.global.u64 	%rd3, %rd15;
	mov.u32 	%r25, %ntid.y;
	mov.u32 	%r26, %ctaid.y;
	mov.u32 	%r27, %tid.y;
	mad.lo.s32 	%r28, %r25, %r26, %r27;
	mov.u32 	%r29, %nctaid.x;
	mov.u32 	%r30, %ctaid.x;
	mad.lo.s32 	%r31, %r28, %r29, %r30;
	mov.u32 	%r32, %ntid.x;
	mov.u32 	%r33, %tid.x;
	mad.lo.s32 	%r1, %r31, %r32, %r33;
	mul.lo.s32 	%r34, %r24, %r23;
	setp.ge.s32	%p1, %r1, %r34;
	@%p1 bra 	BB84_29;

	cvta.to.global.u64 	%rd18, %rd14;
	div.s32 	%r35, %r1, %r23;
	mul.lo.s32 	%r36, %r35, %r23;
	sub.s32 	%r2, %r1, %r36;
	mul.wide.s32 	%rd19, %r35, 4;
	add.s64 	%rd20, %rd18, %rd19;
	cvta.to.global.u64 	%rd21, %rd13;
	add.s64 	%rd22, %rd21, %rd19;
	ld.global.u32 	%r3, [%rd22];
	ld.global.u32 	%r4, [%rd20];
	mov.f32 	%f80, 0f00000000;
	setp.lt.s32	%p2, %r4, 1;
	mov.f32 	%f81, %f80;
	@%p2 bra 	BB84_26;

	ld.const.f32 	%f1, [dc_hDry];
	and.b32  	%r5, %r4, 3;
	setp.eq.s32	%p3, %r5, 0;
	mov.f32 	%f80, 0f00000000;
	mov.u32 	%r70, 0;
	mov.f32 	%f81, %f80;
	@%p3 bra 	BB84_15;

	setp.eq.s32	%p4, %r5, 1;
	mov.f32 	%f80, 0f00000000;
	mov.u32 	%r69, 0;
	mov.f32 	%f81, %f80;
	@%p4 bra 	BB84_12;

	setp.eq.s32	%p5, %r5, 2;
	mov.f32 	%f80, 0f00000000;
	mov.u32 	%r68, 0;
	@%p5 bra 	BB84_5;
	bra.uni 	BB84_6;

BB84_5:
	mov.f32 	%f81, %f80;
	bra.uni 	BB84_9;

BB84_6:
	add.s32 	%r6, %r3, -1;
	mul.wide.s32 	%rd23, %r6, 4;
	add.s64 	%rd24, %rd3, %rd23;
	ld.global.u32 	%r41, [%rd24];
	add.s32 	%r42, %r41, -1;
	mul.lo.s32 	%r7, %r42, %r23;
	mul.wide.s32 	%rd25, %r7, 4;
	add.s64 	%rd26, %rd2, %rd25;
	ld.global.f32 	%f48, [%rd26];
	mov.u32 	%r68, 1;
	setp.leu.f32	%p6, %f48, %f1;
	@%p6 bra 	BB84_7;

	add.s64 	%rd28, %rd1, %rd23;
	ld.global.f32 	%f49, [%rd28];
	add.f32 	%f81, %f49, 0f00000000;
	add.s32 	%r44, %r2, %r7;
	mul.wide.s32 	%rd29, %r44, 4;
	add.s64 	%rd30, %rd2, %rd29;
	ld.global.f32 	%f50, [%rd30];
	fma.rn.f32 	%f80, %f49, %f50, 0f00000000;
	bra.uni 	BB84_9;

BB84_7:
	mov.f32 	%f81, %f80;

BB84_9:
	add.s32 	%r45, %r3, %r68;
	add.s32 	%r9, %r45, -1;
	mul.wide.s32 	%rd31, %r9, 4;
	add.s64 	%rd32, %rd3, %rd31;
	ld.global.u32 	%r46, [%rd32];
	add.s32 	%r47, %r46, -1;
	mul.lo.s32 	%r10, %r47, %r23;
	mul.wide.s32 	%rd33, %r10, 4;
	add.s64 	%rd34, %rd2, %rd33;
	ld.global.f32 	%f51, [%rd34];
	setp.leu.f32	%p7, %f51, %f1;
	@%p7 bra 	BB84_11;

	add.s64 	%rd36, %rd1, %rd31;
	ld.global.f32 	%f52, [%rd36];
	add.f32 	%f81, %f81, %f52;
	add.s32 	%r48, %r2, %r10;
	mul.wide.s32 	%rd37, %r48, 4;
	add.s64 	%rd38, %rd2, %rd37;
	ld.global.f32 	%f53, [%rd38];
	fma.rn.f32 	%f80, %f52, %f53, %f80;

BB84_11:
	add.s32 	%r69, %r68, 1;

BB84_12:
	add.s32 	%r49, %r3, %r69;
	add.s32 	%r13, %r49, -1;
	mul.wide.s32 	%rd39, %r13, 4;
	add.s64 	%rd40, %rd3, %rd39;
	ld.global.u32 	%r50, [%rd40];
	add.s32 	%r51, %r50, -1;
	mul.lo.s32 	%r14, %r51, %r23;
	mul.wide.s32 	%rd41, %r14, 4;
	add.s64 	%rd42, %rd2, %rd41;
	ld.global.f32 	%f54, [%rd42];
	setp.leu.f32	%p8, %f54, %f1;
	@%p8 bra 	BB84_14;

	add.s64 	%rd44, %rd1, %rd39;
	ld.global.f32 	%f55, [%rd44];
	add.f32 	%f81, %f81, %f55;
	add.s32 	%r52, %r2, %r14;
	mul.wide.s32 	%rd45, %r52, 4;
	add.s64 	%rd46, %rd2, %rd45;
	ld.global.f32 	%f56, [%rd46];
	fma.rn.f32 	%f80, %f55, %f56, %f80;

BB84_14:
	add.s32 	%r70, %r69, 1;

BB84_15:
	setp.lt.u32	%p9, %r4, 4;
	@%p9 bra 	BB84_26;

	add.s32 	%r53, %r70, %r3;
	mul.wide.s32 	%rd66, %r53, 4;
	add.s32 	%r54, %r53, -1;
	mul.wide.s32 	%rd47, %r54, 4;
	add.s64 	%rd67, %rd3, %rd47;

BB84_17:
	ld.global.u32 	%r55, [%rd67];
	add.s32 	%r56, %r55, -1;
	mul.lo.s32 	%r18, %r56, %r23;
	mul.wide.s32 	%rd48, %r18, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.f32 	%f57, [%rd49];
	add.s64 	%rd8, %rd1, %rd66;
	setp.leu.f32	%p10, %f57, %f1;
	@%p10 bra 	BB84_19;

	ld.global.f32 	%f58, [%rd8+-4];
	add.f32 	%f81, %f81, %f58;
	add.s32 	%r57, %r2, %r18;
	mul.wide.s32 	%rd50, %r57, 4;
	add.s64 	%rd51, %rd2, %rd50;
	ld.global.f32 	%f59, [%rd51];
	fma.rn.f32 	%f80, %f58, %f59, %f80;

BB84_19:
	ld.global.u32 	%r58, [%rd67+4];
	add.s32 	%r59, %r58, -1;
	mul.lo.s32 	%r19, %r59, %r23;
	mul.wide.s32 	%rd52, %r19, 4;
	add.s64 	%rd53, %rd2, %rd52;
	ld.global.f32 	%f60, [%rd53];
	setp.leu.f32	%p11, %f60, %f1;
	@%p11 bra 	BB84_21;

	ld.global.f32 	%f61, [%rd8];
	add.f32 	%f81, %f81, %f61;
	add.s32 	%r60, %r2, %r19;
	mul.wide.s32 	%rd54, %r60, 4;
	add.s64 	%rd55, %rd2, %rd54;
	ld.global.f32 	%f62, [%rd55];
	fma.rn.f32 	%f80, %f61, %f62, %f80;

BB84_21:
	ld.global.u32 	%r61, [%rd67+8];
	add.s32 	%r62, %r61, -1;
	mul.lo.s32 	%r20, %r62, %r23;
	mul.wide.s32 	%rd56, %r20, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.f32 	%f63, [%rd57];
	setp.leu.f32	%p12, %f63, %f1;
	@%p12 bra 	BB84_23;

	ld.global.f32 	%f64, [%rd8+4];
	add.f32 	%f81, %f81, %f64;
	add.s32 	%r63, %r2, %r20;
	mul.wide.s32 	%rd58, %r63, 4;
	add.s64 	%rd59, %rd2, %rd58;
	ld.global.f32 	%f65, [%rd59];
	fma.rn.f32 	%f80, %f64, %f65, %f80;

BB84_23:
	ld.global.u32 	%r64, [%rd67+12];
	add.s32 	%r65, %r64, -1;
	mul.lo.s32 	%r21, %r65, %r23;
	mul.wide.s32 	%rd60, %r21, 4;
	add.s64 	%rd61, %rd2, %rd60;
	ld.global.f32 	%f66, [%rd61];
	setp.leu.f32	%p13, %f66, %f1;
	@%p13 bra 	BB84_25;

	ld.global.f32 	%f67, [%rd8+8];
	add.f32 	%f81, %f81, %f67;
	add.s32 	%r66, %r2, %r21;
	mul.wide.s32 	%rd62, %r66, 4;
	add.s64 	%rd63, %rd2, %rd62;
	ld.global.f32 	%f68, [%rd63];
	fma.rn.f32 	%f80, %f67, %f68, %f80;

BB84_25:
	add.s64 	%rd66, %rd66, 16;
	add.s32 	%r70, %r70, 4;
	setp.lt.s32	%p14, %r70, %r4;
	add.s64 	%rd67, %rd67, 16;
	@%p14 bra 	BB84_17;

BB84_26:
	cvta.to.global.u64 	%rd64, %rd12;
	mul.wide.s32 	%rd65, %r1, 4;
	add.s64 	%rd11, %rd64, %rd65;
	setp.gt.f32	%p15, %f81, 0f00000000;
	@%p15 bra 	BB84_28;
	bra.uni 	BB84_27;

BB84_28:
	div.rn.f32 	%f69, %f80, %f81;
	st.global.f32 	[%rd11], %f69;
	bra.uni 	BB84_29;

BB84_27:
	mov.u32 	%r67, 0;
	st.global.u32 	[%rd11], %r67;

BB84_29:
	ret;
}

	// .globl	gpu_node_setuprim
.visible .entry gpu_node_setuprim(
	.param .u64 gpu_node_setuprim_param_0,
	.param .u64 gpu_node_setuprim_param_1,
	.param .u64 gpu_node_setuprim_param_2,
	.param .u64 gpu_node_setuprim_param_3,
	.param .u64 gpu_node_setuprim_param_4,
	.param .u64 gpu_node_setuprim_param_5,
	.param .u64 gpu_node_setuprim_param_6,
	.param .u32 gpu_node_setuprim_param_7,
	.param .u32 gpu_node_setuprim_param_8
)
{
	.reg .pred 	%p<16>;
	.reg .f32 	%f<92>;
	.reg .b32 	%r<72>;
	.reg .b64 	%rd<70>;


	ld.param.u64 	%rd13, [gpu_node_setuprim_param_0];
	ld.param.u64 	%rd14, [gpu_node_setuprim_param_1];
	ld.param.u64 	%rd15, [gpu_node_setuprim_param_2];
	ld.param.u64 	%rd16, [gpu_node_setuprim_param_3];
	ld.param.u64 	%rd17, [gpu_node_setuprim_param_4];
	ld.param.u64 	%rd18, [gpu_node_setuprim_param_5];
	ld.param.u64 	%rd19, [gpu_node_setuprim_param_6];
	ld.param.u32 	%r23, [gpu_node_setuprim_param_7];
	ld.param.u32 	%r24, [gpu_node_setuprim_param_8];
	cvta.to.global.u64 	%rd1, %rd19;
	cvta.to.global.u64 	%rd2, %rd17;
	cvta.to.global.u64 	%rd3, %rd18;
	cvta.to.global.u64 	%rd4, %rd16;
	mov.u32 	%r25, %ntid.y;
	mov.u32 	%r26, %ctaid.y;
	mov.u32 	%r27, %tid.y;
	mad.lo.s32 	%r28, %r25, %r26, %r27;
	mov.u32 	%r29, %nctaid.x;
	mov.u32 	%r30, %ctaid.x;
	mad.lo.s32 	%r31, %r28, %r29, %r30;
	mov.u32 	%r32, %ntid.x;
	mov.u32 	%r33, %tid.x;
	mad.lo.s32 	%r1, %r31, %r32, %r33;
	mul.lo.s32 	%r34, %r24, %r23;
	setp.ge.s32	%p1, %r1, %r34;
	@%p1 bra 	BB85_29;

	cvta.to.global.u64 	%rd20, %rd15;
	div.s32 	%r35, %r1, %r23;
	mul.lo.s32 	%r36, %r35, %r23;
	sub.s32 	%r2, %r1, %r36;
	mul.wide.s32 	%rd21, %r35, 4;
	add.s64 	%rd22, %rd20, %rd21;
	cvta.to.global.u64 	%rd23, %rd14;
	add.s64 	%rd24, %rd23, %rd21;
	ld.global.u32 	%r3, [%rd24];
	ld.global.u32 	%r4, [%rd22];
	mov.f32 	%f80, 0f00000000;
	setp.lt.s32	%p2, %r4, 1;
	mov.f32 	%f81, %f80;
	@%p2 bra 	BB85_26;

	ld.const.f32 	%f1, [dc_hDry];
	and.b32  	%r5, %r4, 3;
	setp.eq.s32	%p3, %r5, 0;
	mov.f32 	%f80, 0f00000000;
	mov.u32 	%r70, 0;
	mov.f32 	%f81, %f80;
	@%p3 bra 	BB85_15;

	setp.eq.s32	%p4, %r5, 1;
	mov.f32 	%f80, 0f00000000;
	mov.u32 	%r69, 0;
	mov.f32 	%f81, %f80;
	@%p4 bra 	BB85_12;

	setp.eq.s32	%p5, %r5, 2;
	mov.f32 	%f80, 0f00000000;
	mov.u32 	%r68, 0;
	@%p5 bra 	BB85_5;
	bra.uni 	BB85_6;

BB85_5:
	mov.f32 	%f81, %f80;
	bra.uni 	BB85_9;

BB85_6:
	add.s32 	%r6, %r3, -1;
	mul.wide.s32 	%rd25, %r6, 4;
	add.s64 	%rd26, %rd4, %rd25;
	ld.global.u32 	%r41, [%rd26];
	add.s32 	%r42, %r41, -1;
	mul.lo.s32 	%r7, %r42, %r23;
	mul.wide.s32 	%rd27, %r7, 4;
	add.s64 	%rd28, %rd3, %rd27;
	ld.global.f32 	%f48, [%rd28];
	mov.u32 	%r68, 1;
	setp.leu.f32	%p6, %f48, %f1;
	@%p6 bra 	BB85_7;

	add.s64 	%rd30, %rd2, %rd25;
	ld.global.f32 	%f49, [%rd30];
	add.f32 	%f81, %f49, 0f00000000;
	add.s32 	%r44, %r2, %r7;
	mul.wide.s32 	%rd31, %r44, 4;
	add.s64 	%rd32, %rd1, %rd31;
	ld.global.f32 	%f50, [%rd32];
	fma.rn.f32 	%f80, %f49, %f50, 0f00000000;
	bra.uni 	BB85_9;

BB85_7:
	mov.f32 	%f81, %f80;

BB85_9:
	add.s32 	%r45, %r3, %r68;
	add.s32 	%r9, %r45, -1;
	mul.wide.s32 	%rd33, %r9, 4;
	add.s64 	%rd34, %rd4, %rd33;
	ld.global.u32 	%r46, [%rd34];
	add.s32 	%r47, %r46, -1;
	mul.lo.s32 	%r10, %r47, %r23;
	mul.wide.s32 	%rd35, %r10, 4;
	add.s64 	%rd36, %rd3, %rd35;
	ld.global.f32 	%f51, [%rd36];
	setp.leu.f32	%p7, %f51, %f1;
	@%p7 bra 	BB85_11;

	add.s64 	%rd38, %rd2, %rd33;
	ld.global.f32 	%f52, [%rd38];
	add.f32 	%f81, %f81, %f52;
	add.s32 	%r48, %r2, %r10;
	mul.wide.s32 	%rd39, %r48, 4;
	add.s64 	%rd40, %rd1, %rd39;
	ld.global.f32 	%f53, [%rd40];
	fma.rn.f32 	%f80, %f52, %f53, %f80;

BB85_11:
	add.s32 	%r69, %r68, 1;

BB85_12:
	add.s32 	%r49, %r3, %r69;
	add.s32 	%r13, %r49, -1;
	mul.wide.s32 	%rd41, %r13, 4;
	add.s64 	%rd42, %rd4, %rd41;
	ld.global.u32 	%r50, [%rd42];
	add.s32 	%r51, %r50, -1;
	mul.lo.s32 	%r14, %r51, %r23;
	mul.wide.s32 	%rd43, %r14, 4;
	add.s64 	%rd44, %rd3, %rd43;
	ld.global.f32 	%f54, [%rd44];
	setp.leu.f32	%p8, %f54, %f1;
	@%p8 bra 	BB85_14;

	add.s64 	%rd46, %rd2, %rd41;
	ld.global.f32 	%f55, [%rd46];
	add.f32 	%f81, %f81, %f55;
	add.s32 	%r52, %r2, %r14;
	mul.wide.s32 	%rd47, %r52, 4;
	add.s64 	%rd48, %rd1, %rd47;
	ld.global.f32 	%f56, [%rd48];
	fma.rn.f32 	%f80, %f55, %f56, %f80;

BB85_14:
	add.s32 	%r70, %r69, 1;

BB85_15:
	setp.lt.u32	%p9, %r4, 4;
	@%p9 bra 	BB85_26;

	add.s32 	%r53, %r70, %r3;
	mul.wide.s32 	%rd68, %r53, 4;
	add.s32 	%r54, %r53, -1;
	mul.wide.s32 	%rd49, %r54, 4;
	add.s64 	%rd69, %rd4, %rd49;

BB85_17:
	ld.global.u32 	%r55, [%rd69];
	add.s32 	%r56, %r55, -1;
	mul.lo.s32 	%r18, %r56, %r23;
	mul.wide.s32 	%rd50, %r18, 4;
	add.s64 	%rd51, %rd3, %rd50;
	ld.global.f32 	%f57, [%rd51];
	add.s64 	%rd9, %rd2, %rd68;
	setp.leu.f32	%p10, %f57, %f1;
	@%p10 bra 	BB85_19;

	ld.global.f32 	%f58, [%rd9+-4];
	add.f32 	%f81, %f81, %f58;
	add.s32 	%r57, %r2, %r18;
	mul.wide.s32 	%rd52, %r57, 4;
	add.s64 	%rd53, %rd1, %rd52;
	ld.global.f32 	%f59, [%rd53];
	fma.rn.f32 	%f80, %f58, %f59, %f80;

BB85_19:
	ld.global.u32 	%r58, [%rd69+4];
	add.s32 	%r59, %r58, -1;
	mul.lo.s32 	%r19, %r59, %r23;
	mul.wide.s32 	%rd54, %r19, 4;
	add.s64 	%rd55, %rd3, %rd54;
	ld.global.f32 	%f60, [%rd55];
	setp.leu.f32	%p11, %f60, %f1;
	@%p11 bra 	BB85_21;

	ld.global.f32 	%f61, [%rd9];
	add.f32 	%f81, %f81, %f61;
	add.s32 	%r60, %r2, %r19;
	mul.wide.s32 	%rd56, %r60, 4;
	add.s64 	%rd57, %rd1, %rd56;
	ld.global.f32 	%f62, [%rd57];
	fma.rn.f32 	%f80, %f61, %f62, %f80;

BB85_21:
	ld.global.u32 	%r61, [%rd69+8];
	add.s32 	%r62, %r61, -1;
	mul.lo.s32 	%r20, %r62, %r23;
	mul.wide.s32 	%rd58, %r20, 4;
	add.s64 	%rd59, %rd3, %rd58;
	ld.global.f32 	%f63, [%rd59];
	setp.leu.f32	%p12, %f63, %f1;
	@%p12 bra 	BB85_23;

	ld.global.f32 	%f64, [%rd9+4];
	add.f32 	%f81, %f81, %f64;
	add.s32 	%r63, %r2, %r20;
	mul.wide.s32 	%rd60, %r63, 4;
	add.s64 	%rd61, %rd1, %rd60;
	ld.global.f32 	%f65, [%rd61];
	fma.rn.f32 	%f80, %f64, %f65, %f80;

BB85_23:
	ld.global.u32 	%r64, [%rd69+12];
	add.s32 	%r65, %r64, -1;
	mul.lo.s32 	%r21, %r65, %r23;
	mul.wide.s32 	%rd62, %r21, 4;
	add.s64 	%rd63, %rd3, %rd62;
	ld.global.f32 	%f66, [%rd63];
	setp.leu.f32	%p13, %f66, %f1;
	@%p13 bra 	BB85_25;

	ld.global.f32 	%f67, [%rd9+8];
	add.f32 	%f81, %f81, %f67;
	add.s32 	%r66, %r2, %r21;
	mul.wide.s32 	%rd64, %r66, 4;
	add.s64 	%rd65, %rd1, %rd64;
	ld.global.f32 	%f68, [%rd65];
	fma.rn.f32 	%f80, %f67, %f68, %f80;

BB85_25:
	add.s64 	%rd68, %rd68, 16;
	add.s32 	%r70, %r70, 4;
	setp.lt.s32	%p14, %r70, %r4;
	add.s64 	%rd69, %rd69, 16;
	@%p14 bra 	BB85_17;

BB85_26:
	cvta.to.global.u64 	%rd66, %rd13;
	mul.wide.s32 	%rd67, %r1, 4;
	add.s64 	%rd12, %rd66, %rd67;
	setp.gt.f32	%p15, %f81, 0f00000000;
	@%p15 bra 	BB85_28;
	bra.uni 	BB85_27;

BB85_28:
	div.rn.f32 	%f69, %f80, %f81;
	st.global.f32 	[%rd12], %f69;
	bra.uni 	BB85_29;

BB85_27:
	mov.u32 	%r67, 0;
	st.global.u32 	[%rd12], %r67;

BB85_29:
	ret;
}

	// .globl	gpu_node_update_bathy
.visible .entry gpu_node_update_bathy(
	.param .u64 gpu_node_update_bathy_param_0,
	.param .u64 gpu_node_update_bathy_param_1,
	.param .u64 gpu_node_update_bathy_param_2,
	.param .u64 gpu_node_update_bathy_param_3,
	.param .u64 gpu_node_update_bathy_param_4,
	.param .u64 gpu_node_update_bathy_param_5,
	.param .u32 gpu_node_update_bathy_param_6
)
{
	.reg .pred 	%p<9>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<48>;
	.reg .b64 	%rd<54>;


	ld.param.u64 	%rd8, [gpu_node_update_bathy_param_0];
	ld.param.u64 	%rd9, [gpu_node_update_bathy_param_1];
	ld.param.u64 	%rd10, [gpu_node_update_bathy_param_2];
	ld.param.u64 	%rd13, [gpu_node_update_bathy_param_3];
	ld.param.u64 	%rd11, [gpu_node_update_bathy_param_4];
	ld.param.u64 	%rd12, [gpu_node_update_bathy_param_5];
	ld.param.u32 	%r13, [gpu_node_update_bathy_param_6];
	cvta.to.global.u64 	%rd1, %rd13;
	mov.u32 	%r14, %ntid.y;
	mov.u32 	%r15, %ctaid.y;
	mov.u32 	%r16, %tid.y;
	mad.lo.s32 	%r17, %r14, %r15, %r16;
	mov.u32 	%r18, %nctaid.x;
	mov.u32 	%r19, %ctaid.x;
	mad.lo.s32 	%r20, %r17, %r18, %r19;
	mov.u32 	%r21, %ntid.x;
	mov.u32 	%r22, %tid.x;
	mad.lo.s32 	%r1, %r20, %r21, %r22;
	setp.ge.s32	%p1, %r1, %r13;
	@%p1 bra 	BB86_13;

	cvta.to.global.u64 	%rd14, %rd10;
	mul.wide.s32 	%rd15, %r1, 4;
	add.s64 	%rd16, %rd14, %rd15;
	cvta.to.global.u64 	%rd17, %rd9;
	add.s64 	%rd18, %rd17, %rd15;
	ld.global.u32 	%r2, [%rd18];
	add.s32 	%r3, %r2, -1;
	ld.global.u32 	%r4, [%rd16];
	mov.f32 	%f56, 0f00000000;
	setp.lt.s32	%p2, %r4, 1;
	mov.f32 	%f57, %f56;
	@%p2 bra 	BB86_11;

	and.b32  	%r5, %r4, 3;
	setp.eq.s32	%p3, %r5, 0;
	mov.f32 	%f56, 0f00000000;
	mov.u32 	%r46, 0;
	mov.f32 	%f57, %f56;
	@%p3 bra 	BB86_8;

	setp.eq.s32	%p4, %r5, 1;
	mov.f32 	%f50, 0f00000000;
	mov.u32 	%r45, 0;
	mov.f32 	%f51, %f50;
	@%p4 bra 	BB86_7;

	setp.eq.s32	%p5, %r5, 2;
	mov.f32 	%f48, 0f00000000;
	mov.u32 	%r44, 0;
	mov.f32 	%f49, %f48;
	@%p5 bra 	BB86_6;

	mul.wide.s32 	%rd19, %r3, 4;
	add.s64 	%rd20, %rd1, %rd19;
	ld.global.u32 	%r27, [%rd20];
	add.s32 	%r28, %r27, -1;
	cvta.to.global.u64 	%rd21, %rd11;
	add.s64 	%rd22, %rd21, %rd19;
	ld.global.f32 	%f27, [%rd22];
	add.f32 	%f49, %f27, 0f00000000;
	cvta.to.global.u64 	%rd23, %rd12;
	mul.wide.s32 	%rd24, %r28, 4;
	add.s64 	%rd25, %rd23, %rd24;
	ld.global.f32 	%f28, [%rd25];
	fma.rn.f32 	%f48, %f27, %f28, 0f00000000;
	mov.u32 	%r44, 1;

BB86_6:
	add.s32 	%r29, %r3, %r44;
	mul.wide.s32 	%rd26, %r29, 4;
	add.s64 	%rd27, %rd1, %rd26;
	ld.global.u32 	%r30, [%rd27];
	add.s32 	%r31, %r30, -1;
	cvta.to.global.u64 	%rd28, %rd11;
	add.s64 	%rd29, %rd28, %rd26;
	ld.global.f32 	%f29, [%rd29];
	add.f32 	%f51, %f49, %f29;
	cvta.to.global.u64 	%rd30, %rd12;
	mul.wide.s32 	%rd31, %r31, 4;
	add.s64 	%rd32, %rd30, %rd31;
	ld.global.f32 	%f30, [%rd32];
	fma.rn.f32 	%f50, %f29, %f30, %f48;
	add.s32 	%r45, %r44, 1;

BB86_7:
	add.s32 	%r32, %r3, %r45;
	mul.wide.s32 	%rd33, %r32, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.u32 	%r33, [%rd34];
	add.s32 	%r34, %r33, -1;
	cvta.to.global.u64 	%rd35, %rd11;
	add.s64 	%rd36, %rd35, %rd33;
	ld.global.f32 	%f31, [%rd36];
	add.f32 	%f57, %f51, %f31;
	cvta.to.global.u64 	%rd37, %rd12;
	mul.wide.s32 	%rd38, %r34, 4;
	add.s64 	%rd39, %rd37, %rd38;
	ld.global.f32 	%f32, [%rd39];
	fma.rn.f32 	%f56, %f31, %f32, %f50;
	add.s32 	%r46, %r45, 1;

BB86_8:
	setp.lt.u32	%p6, %r4, 4;
	@%p6 bra 	BB86_11;

	add.s32 	%r35, %r46, %r2;
	mul.wide.s32 	%rd53, %r35, 4;
	cvta.to.global.u64 	%rd3, %rd11;
	cvta.to.global.u64 	%rd5, %rd12;

BB86_10:
	add.s64 	%rd40, %rd1, %rd53;
	ld.global.u32 	%r36, [%rd40+-4];
	add.s32 	%r37, %r36, -1;
	add.s64 	%rd41, %rd3, %rd53;
	ld.global.f32 	%f33, [%rd41+-4];
	add.f32 	%f34, %f57, %f33;
	mul.wide.s32 	%rd42, %r37, 4;
	add.s64 	%rd43, %rd5, %rd42;
	ld.global.f32 	%f35, [%rd43];
	fma.rn.f32 	%f36, %f33, %f35, %f56;
	ld.global.u32 	%r38, [%rd40];
	add.s32 	%r39, %r38, -1;
	ld.global.f32 	%f37, [%rd41];
	add.f32 	%f38, %f34, %f37;
	mul.wide.s32 	%rd44, %r39, 4;
	add.s64 	%rd45, %rd5, %rd44;
	ld.global.f32 	%f39, [%rd45];
	fma.rn.f32 	%f40, %f37, %f39, %f36;
	ld.global.u32 	%r40, [%rd40+4];
	add.s32 	%r41, %r40, -1;
	ld.global.f32 	%f41, [%rd41+4];
	add.f32 	%f42, %f38, %f41;
	mul.wide.s32 	%rd46, %r41, 4;
	add.s64 	%rd47, %rd5, %rd46;
	ld.global.f32 	%f43, [%rd47];
	fma.rn.f32 	%f44, %f41, %f43, %f40;
	ld.global.u32 	%r42, [%rd40+8];
	add.s32 	%r43, %r42, -1;
	ld.global.f32 	%f45, [%rd41+8];
	add.f32 	%f57, %f42, %f45;
	mul.wide.s32 	%rd48, %r43, 4;
	add.s64 	%rd49, %rd5, %rd48;
	ld.global.f32 	%f46, [%rd49];
	fma.rn.f32 	%f56, %f45, %f46, %f44;
	add.s64 	%rd53, %rd53, 16;
	add.s32 	%r46, %r46, 4;
	setp.lt.s32	%p7, %r46, %r4;
	@%p7 bra 	BB86_10;

BB86_11:
	setp.leu.f32	%p8, %f57, 0f00000000;
	@%p8 bra 	BB86_13;

	div.rn.f32 	%f47, %f56, %f57;
	cvta.to.global.u64 	%rd50, %rd8;
	add.s64 	%rd52, %rd50, %rd15;
	st.global.f32 	[%rd52], %f47;

BB86_13:
	ret;
}

	// .globl	gpu_domain_cfl_stats1
.visible .entry gpu_domain_cfl_stats1(
	.param .u64 gpu_domain_cfl_stats1_param_0,
	.param .u64 gpu_domain_cfl_stats1_param_1,
	.param .u64 gpu_domain_cfl_stats1_param_2,
	.param .u64 gpu_domain_cfl_stats1_param_3,
	.param .u64 gpu_domain_cfl_stats1_param_4,
	.param .u64 gpu_domain_cfl_stats1_param_5,
	.param .u32 gpu_domain_cfl_stats1_param_6,
	.param .u32 gpu_domain_cfl_stats1_param_7,
	.param .u32 gpu_domain_cfl_stats1_param_8,
	.param .f32 gpu_domain_cfl_stats1_param_9,
	.param .u64 gpu_domain_cfl_stats1_param_10
)
{
	.reg .pred 	%p<17>;
	.reg .f32 	%f<51>;
	.reg .b32 	%r<61>;
	.reg .f64 	%fd<50>;
	.reg .b64 	%rd<37>;


	ld.param.u64 	%rd5, [gpu_domain_cfl_stats1_param_0];
	ld.param.u64 	%rd6, [gpu_domain_cfl_stats1_param_1];
	ld.param.u64 	%rd7, [gpu_domain_cfl_stats1_param_2];
	ld.param.u64 	%rd8, [gpu_domain_cfl_stats1_param_3];
	ld.param.u64 	%rd10, [gpu_domain_cfl_stats1_param_4];
	ld.param.u64 	%rd11, [gpu_domain_cfl_stats1_param_5];
	ld.param.u32 	%r23, [gpu_domain_cfl_stats1_param_7];
	ld.param.u32 	%r22, [gpu_domain_cfl_stats1_param_8];
	ld.param.f32 	%f11, [gpu_domain_cfl_stats1_param_9];
	ld.param.u64 	%rd9, [gpu_domain_cfl_stats1_param_10];
	cvta.to.global.u64 	%rd1, %rd11;
	cvta.to.global.u64 	%rd2, %rd10;
	mov.u32 	%r24, %ntid.y;
	mov.u32 	%r25, %ctaid.y;
	mov.u32 	%r26, %tid.y;
	mad.lo.s32 	%r27, %r24, %r25, %r26;
	mov.u32 	%r28, %nctaid.x;
	mov.u32 	%r29, %ctaid.x;
	mad.lo.s32 	%r30, %r27, %r28, %r29;
	mov.u32 	%r31, %ntid.x;
	mov.u32 	%r32, %tid.x;
	mad.lo.s32 	%r1, %r30, %r31, %r32;
	setp.ge.s32	%p1, %r1, %r23;
	@%p1 bra 	BB87_15;

	cvta.to.global.u64 	%rd12, %rd7;
	mul.wide.s32 	%rd13, %r1, 4;
	add.s64 	%rd14, %rd12, %rd13;
	cvta.to.global.u64 	%rd3, %rd8;
	ld.global.u32 	%r2, [%rd14];
	add.s32 	%r3, %r22, -1;
	mov.f32 	%f50, 0f461C3C00;
	setp.lt.s32	%p2, %r2, 1;
	@%p2 bra 	BB87_12;

	add.s64 	%rd16, %rd3, %rd13;
	ld.global.u32 	%r4, [%rd16];
	add.s32 	%r5, %r4, -1;
	and.b32  	%r6, %r2, 3;
	setp.eq.s32	%p3, %r6, 0;
	mov.f32 	%f50, 0f00000000;
	mov.f32 	%f47, 0f461C3C00;
	mov.u32 	%r60, 0;
	@%p3 bra 	BB87_9;

	setp.eq.s32	%p4, %r6, 1;
	mov.f32 	%f46, 0f461C3C00;
	mov.u32 	%r55, 0;
	@%p4 bra 	BB87_8;

	setp.eq.s32	%p5, %r6, 2;
	mov.f32 	%f45, 0f461C3C00;
	mov.u32 	%r55, 1;
	@%p5 bra 	BB87_5;
	bra.uni 	BB87_6;

BB87_5:
	mov.u32 	%r4, %r5;
	bra.uni 	BB87_7;

BB87_6:
	shl.b32 	%r37, %r5, 1;
	add.s32 	%r38, %r3, %r37;
	mul.wide.s32 	%rd17, %r38, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.f32 	%f17, [%rd18];
	cvt.f64.f32	%fd1, %f17;
	rcp.rn.f64 	%fd2, %fd1;
	add.s64 	%rd19, %rd1, %rd17;
	ld.global.f32 	%f18, [%rd19];
	cvt.f64.f32	%fd3, %f18;
	rcp.rn.f64 	%fd4, %fd3;
	add.f64 	%fd5, %fd2, %fd4;
	rcp.rn.f64 	%fd6, %fd5;
	cvt.rn.f32.f64	%f19, %fd6;
	setp.lt.f32	%p6, %f19, 0f461C3C00;
	selp.f32	%f45, %f19, 0f461C3C00, %p6;
	mov.u32 	%r55, 2;

BB87_7:
	shl.b32 	%r39, %r4, 1;
	add.s32 	%r40, %r3, %r39;
	mul.wide.s32 	%rd20, %r40, 4;
	add.s64 	%rd21, %rd2, %rd20;
	ld.global.f32 	%f20, [%rd21];
	cvt.f64.f32	%fd7, %f20;
	rcp.rn.f64 	%fd8, %fd7;
	add.s64 	%rd22, %rd1, %rd20;
	ld.global.f32 	%f21, [%rd22];
	cvt.f64.f32	%fd9, %f21;
	rcp.rn.f64 	%fd10, %fd9;
	add.f64 	%fd11, %fd8, %fd10;
	rcp.rn.f64 	%fd12, %fd11;
	cvt.rn.f32.f64	%f22, %fd12;
	setp.lt.f32	%p7, %f22, %f45;
	selp.f32	%f46, %f22, %f45, %p7;
	add.s32 	%r5, %r4, 1;

BB87_8:
	shl.b32 	%r41, %r5, 1;
	add.s32 	%r42, %r3, %r41;
	mul.wide.s32 	%rd23, %r42, 4;
	add.s64 	%rd24, %rd2, %rd23;
	ld.global.f32 	%f23, [%rd24];
	cvt.f64.f32	%fd13, %f23;
	rcp.rn.f64 	%fd14, %fd13;
	add.s64 	%rd25, %rd1, %rd23;
	ld.global.f32 	%f24, [%rd25];
	cvt.f64.f32	%fd15, %f24;
	rcp.rn.f64 	%fd16, %fd15;
	add.f64 	%fd17, %fd14, %fd16;
	rcp.rn.f64 	%fd18, %fd17;
	cvt.rn.f32.f64	%f25, %fd18;
	setp.lt.f32	%p8, %f25, %f46;
	selp.f32	%f47, %f25, %f46, %p8;
	add.s32 	%r5, %r5, 1;
	add.s32 	%r60, %r55, 1;
	mov.f32 	%f50, %f47;

BB87_9:
	setp.lt.u32	%p9, %r2, 4;
	@%p9 bra 	BB87_12;

	mad.lo.s32 	%r59, %r5, 2, %r22;
	mov.f32 	%f50, %f47;

BB87_11:
	add.s32 	%r43, %r59, -1;
	mul.wide.s32 	%rd26, %r43, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.f32 	%f26, [%rd27];
	cvt.f64.f32	%fd19, %f26;
	rcp.rn.f64 	%fd20, %fd19;
	add.s64 	%rd28, %rd1, %rd26;
	ld.global.f32 	%f27, [%rd28];
	cvt.f64.f32	%fd21, %f27;
	rcp.rn.f64 	%fd22, %fd21;
	add.f64 	%fd23, %fd20, %fd22;
	rcp.rn.f64 	%fd24, %fd23;
	cvt.rn.f32.f64	%f28, %fd24;
	setp.lt.f32	%p10, %f28, %f50;
	selp.f32	%f29, %f28, %f50, %p10;
	ld.global.f32 	%f30, [%rd27+8];
	cvt.f64.f32	%fd25, %f30;
	rcp.rn.f64 	%fd26, %fd25;
	ld.global.f32 	%f31, [%rd28+8];
	cvt.f64.f32	%fd27, %f31;
	rcp.rn.f64 	%fd28, %fd27;
	add.f64 	%fd29, %fd26, %fd28;
	rcp.rn.f64 	%fd30, %fd29;
	cvt.rn.f32.f64	%f32, %fd30;
	setp.lt.f32	%p11, %f32, %f29;
	selp.f32	%f33, %f32, %f29, %p11;
	ld.global.f32 	%f34, [%rd27+16];
	cvt.f64.f32	%fd31, %f34;
	rcp.rn.f64 	%fd32, %fd31;
	ld.global.f32 	%f35, [%rd28+16];
	cvt.f64.f32	%fd33, %f35;
	rcp.rn.f64 	%fd34, %fd33;
	add.f64 	%fd35, %fd32, %fd34;
	rcp.rn.f64 	%fd36, %fd35;
	cvt.rn.f32.f64	%f36, %fd36;
	setp.lt.f32	%p12, %f36, %f33;
	selp.f32	%f37, %f36, %f33, %p12;
	ld.global.f32 	%f38, [%rd27+24];
	cvt.f64.f32	%fd37, %f38;
	rcp.rn.f64 	%fd38, %fd37;
	ld.global.f32 	%f39, [%rd28+24];
	cvt.f64.f32	%fd39, %f39;
	rcp.rn.f64 	%fd40, %fd39;
	add.f64 	%fd41, %fd38, %fd40;
	rcp.rn.f64 	%fd42, %fd41;
	cvt.rn.f32.f64	%f40, %fd42;
	setp.lt.f32	%p13, %f40, %f37;
	selp.f32	%f50, %f40, %f37, %p13;
	add.s32 	%r59, %r59, 8;
	add.s32 	%r60, %r60, 4;
	setp.lt.s32	%p14, %r60, %r2;
	@%p14 bra 	BB87_11;

BB87_12:
	cvta.to.global.u64 	%rd29, %rd5;
	shl.b32 	%r44, %r1, 1;
	add.s32 	%r45, %r22, %r44;
	add.s32 	%r21, %r45, -1;
	mul.wide.s32 	%rd30, %r21, 4;
	add.s64 	%rd4, %rd29, %rd30;
	ld.global.f32 	%f41, [%rd4];
	setp.geu.f32	%p15, %f50, %f41;
	@%p15 bra 	BB87_14;

	st.global.f32 	[%rd4], %f50;

BB87_14:
	cvta.to.global.u64 	%rd31, %rd9;
	cvta.to.global.u64 	%rd32, %rd6;
	mul.wide.s32 	%rd33, %r21, 8;
	add.s64 	%rd34, %rd32, %rd33;
	cvt.f64.f32	%fd43, %f50;
	ld.global.f64 	%fd44, [%rd34];
	add.f64 	%fd45, %fd43, %fd44;
	st.global.f64 	[%rd34], %fd45;
	mul.f64 	%fd46, %fd43, 0d4197D78400000000;
	cvt.f64.f32	%fd47, %f11;
	div.rn.f64 	%fd48, %fd46, %fd47;
	cvt.rn.f32.f64	%f42, %fd48;
	cvt.f64.f32	%fd49, %f42;
	setp.lt.f64	%p16, %fd49, 0d41DFFFFC70000000;
	selp.f32	%f43, %f42, 0f4EFFFFE4, %p16;
	cvt.rmi.f32.f32	%f44, %f43;
	cvt.rzi.s32.f32	%r46, %f44;
	shr.s32 	%r47, %r1, 31;
	shr.u32 	%r48, %r47, 26;
	add.s32 	%r49, %r1, %r48;
	and.b32  	%r50, %r49, -64;
	sub.s32 	%r51, %r1, %r50;
	mul.wide.s32 	%rd35, %r51, 4;
	add.s64 	%rd36, %rd31, %rd35;
	atom.global.min.s32 	%r52, [%rd36], %r46;

BB87_15:
	ret;
}

	// .globl	gpu_domain_cfl_stats2
.visible .entry gpu_domain_cfl_stats2(
	.param .u64 gpu_domain_cfl_stats2_param_0,
	.param .u64 gpu_domain_cfl_stats2_param_1,
	.param .u64 gpu_domain_cfl_stats2_param_2,
	.param .u64 gpu_domain_cfl_stats2_param_3,
	.param .u64 gpu_domain_cfl_stats2_param_4,
	.param .u32 gpu_domain_cfl_stats2_param_5,
	.param .u32 gpu_domain_cfl_stats2_param_6,
	.param .f32 gpu_domain_cfl_stats2_param_7,
	.param .u64 gpu_domain_cfl_stats2_param_8
)
{
	.reg .pred 	%p<17>;
	.reg .f32 	%f<37>;
	.reg .b32 	%r<47>;
	.reg .f64 	%fd<8>;
	.reg .b64 	%rd<33>;


	ld.param.u64 	%rd6, [gpu_domain_cfl_stats2_param_0];
	ld.param.u64 	%rd7, [gpu_domain_cfl_stats2_param_1];
	ld.param.u64 	%rd8, [gpu_domain_cfl_stats2_param_2];
	ld.param.u64 	%rd9, [gpu_domain_cfl_stats2_param_3];
	ld.param.u64 	%rd11, [gpu_domain_cfl_stats2_param_4];
	ld.param.u32 	%r17, [gpu_domain_cfl_stats2_param_6];
	ld.param.f32 	%f11, [gpu_domain_cfl_stats2_param_7];
	ld.param.u64 	%rd10, [gpu_domain_cfl_stats2_param_8];
	cvta.to.global.u64 	%rd1, %rd11;
	mov.u32 	%r18, %ntid.y;
	mov.u32 	%r19, %ctaid.y;
	mov.u32 	%r20, %tid.y;
	mad.lo.s32 	%r21, %r18, %r19, %r20;
	mov.u32 	%r22, %nctaid.x;
	mov.u32 	%r23, %ctaid.x;
	mad.lo.s32 	%r24, %r21, %r22, %r23;
	mov.u32 	%r25, %ntid.x;
	mov.u32 	%r26, %tid.x;
	mad.lo.s32 	%r1, %r24, %r25, %r26;
	setp.ge.s32	%p1, %r1, %r17;
	@%p1 bra 	BB88_14;

	cvta.to.global.u64 	%rd12, %rd8;
	mul.wide.s32 	%rd13, %r1, 4;
	add.s64 	%rd14, %rd12, %rd13;
	cvta.to.global.u64 	%rd15, %rd9;
	add.s64 	%rd16, %rd15, %rd13;
	ld.global.u32 	%r27, [%rd16];
	add.s32 	%r2, %r27, %r1;
	ld.global.u32 	%r28, [%rd14];
	add.s32 	%r3, %r28, -1;
	mov.f32 	%f36, 0f461C3C00;
	setp.lt.s32	%p2, %r3, 1;
	@%p2 bra 	BB88_11;

	and.b32  	%r4, %r3, 3;
	setp.eq.s32	%p3, %r4, 0;
	mov.f32 	%f36, 0f00000000;
	mov.f32 	%f33, 0f461C3C00;
	mov.u32 	%r46, 0;
	@%p3 bra 	BB88_8;

	setp.eq.s32	%p4, %r4, 1;
	mov.f32 	%f32, 0f461C3C00;
	mov.u32 	%r42, 0;
	@%p4 bra 	BB88_7;

	setp.eq.s32	%p5, %r4, 2;
	mov.f32 	%f31, 0f461C3C00;
	mov.u32 	%r42, 1;
	@%p5 bra 	BB88_6;

	mul.wide.s32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.f32 	%f17, [%rd18];
	setp.lt.f32	%p6, %f17, 0f461C3C00;
	selp.f32	%f31, %f17, 0f461C3C00, %p6;
	add.s32 	%r2, %r2, 1;
	mov.u32 	%r42, 2;

BB88_6:
	mul.wide.s32 	%rd19, %r2, 4;
	add.s64 	%rd20, %rd1, %rd19;
	ld.global.f32 	%f18, [%rd20];
	setp.lt.f32	%p7, %f18, %f31;
	selp.f32	%f32, %f18, %f31, %p7;
	add.s32 	%r2, %r2, 1;

BB88_7:
	mul.wide.s32 	%rd21, %r2, 4;
	add.s64 	%rd22, %rd1, %rd21;
	ld.global.f32 	%f19, [%rd22];
	setp.lt.f32	%p8, %f19, %f32;
	selp.f32	%f33, %f19, %f32, %p8;
	add.s32 	%r2, %r2, 1;
	add.s32 	%r46, %r42, 1;
	mov.f32 	%f36, %f33;

BB88_8:
	setp.lt.u32	%p9, %r3, 4;
	@%p9 bra 	BB88_11;

	mul.wide.s32 	%rd23, %r2, 4;
	add.s64 	%rd32, %rd1, %rd23;
	mov.f32 	%f36, %f33;

BB88_10:
	ld.global.f32 	%f20, [%rd32];
	setp.lt.f32	%p10, %f20, %f36;
	selp.f32	%f21, %f20, %f36, %p10;
	ld.global.f32 	%f22, [%rd32+4];
	setp.lt.f32	%p11, %f22, %f21;
	selp.f32	%f23, %f22, %f21, %p11;
	ld.global.f32 	%f24, [%rd32+8];
	setp.lt.f32	%p12, %f24, %f23;
	selp.f32	%f25, %f24, %f23, %p12;
	ld.global.f32 	%f26, [%rd32+12];
	setp.lt.f32	%p13, %f26, %f25;
	selp.f32	%f36, %f26, %f25, %p13;
	add.s64 	%rd32, %rd32, 16;
	add.s32 	%r46, %r46, 4;
	setp.lt.s32	%p14, %r46, %r3;
	@%p14 bra 	BB88_10;

BB88_11:
	cvta.to.global.u64 	%rd24, %rd6;
	add.s64 	%rd5, %rd24, %rd13;
	ld.global.f32 	%f27, [%rd5];
	setp.geu.f32	%p15, %f36, %f27;
	@%p15 bra 	BB88_13;

	st.global.f32 	[%rd5], %f36;

BB88_13:
	cvta.to.global.u64 	%rd26, %rd10;
	cvta.to.global.u64 	%rd27, %rd7;
	mul.wide.s32 	%rd28, %r1, 8;
	add.s64 	%rd29, %rd27, %rd28;
	cvt.f64.f32	%fd1, %f36;
	ld.global.f64 	%fd2, [%rd29];
	add.f64 	%fd3, %fd1, %fd2;
	st.global.f64 	[%rd29], %fd3;
	mul.f64 	%fd4, %fd1, 0d4197D78400000000;
	cvt.f64.f32	%fd5, %f11;
	div.rn.f64 	%fd6, %fd4, %fd5;
	cvt.rn.f32.f64	%f28, %fd6;
	cvt.f64.f32	%fd7, %f28;
	setp.lt.f64	%p16, %fd7, 0d41DFFFFC70000000;
	selp.f32	%f29, %f28, 0f4EFFFFE4, %p16;
	cvt.rmi.f32.f32	%f30, %f29;
	cvt.rzi.s32.f32	%r33, %f30;
	shr.s32 	%r34, %r1, 31;
	shr.u32 	%r35, %r34, 26;
	add.s32 	%r36, %r1, %r35;
	and.b32  	%r37, %r36, -64;
	sub.s32 	%r38, %r1, %r37;
	mul.wide.s32 	%rd30, %r38, 4;
	add.s64 	%rd31, %rd26, %rd30;
	atom.global.min.s32 	%r39, [%rd31], %r33;

BB88_14:
	ret;
}

	// .globl	gpu_domain_check_bounds1
.visible .entry gpu_domain_check_bounds1(
	.param .u64 gpu_domain_check_bounds1_param_0,
	.param .u64 gpu_domain_check_bounds1_param_1,
	.param .u64 gpu_domain_check_bounds1_param_2,
	.param .u32 gpu_domain_check_bounds1_param_3,
	.param .u32 gpu_domain_check_bounds1_param_4,
	.param .f32 gpu_domain_check_bounds1_param_5,
	.param .f32 gpu_domain_check_bounds1_param_6,
	.param .u64 gpu_domain_check_bounds1_param_7
)
{
	.reg .pred 	%p<5>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<17>;


	ld.param.u64 	%rd2, [gpu_domain_check_bounds1_param_0];
	ld.param.u64 	%rd3, [gpu_domain_check_bounds1_param_1];
	ld.param.u64 	%rd4, [gpu_domain_check_bounds1_param_2];
	ld.param.u32 	%r4, [gpu_domain_check_bounds1_param_3];
	ld.param.u32 	%r5, [gpu_domain_check_bounds1_param_4];
	ld.param.f32 	%f1, [gpu_domain_check_bounds1_param_5];
	ld.param.f32 	%f2, [gpu_domain_check_bounds1_param_6];
	ld.param.u64 	%rd5, [gpu_domain_check_bounds1_param_7];
	mov.u32 	%r6, %ntid.y;
	mov.u32 	%r7, %ctaid.y;
	mov.u32 	%r8, %tid.y;
	mad.lo.s32 	%r9, %r6, %r7, %r8;
	mov.u32 	%r10, %nctaid.x;
	mov.u32 	%r11, %ctaid.x;
	mad.lo.s32 	%r12, %r9, %r10, %r11;
	mov.u32 	%r13, %ntid.x;
	mov.u32 	%r14, %tid.x;
	mad.lo.s32 	%r1, %r12, %r13, %r14;
	setp.ge.s32	%p1, %r1, %r5;
	@%p1 bra 	BB89_5;

	cvta.to.global.u64 	%rd6, %rd3;
	mul.wide.s32 	%rd7, %r1, 4;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.u32 	%r2, [%rd8];
	add.s32 	%r3, %r2, -1;
	cvta.to.global.u64 	%rd9, %rd4;
	mul.wide.s32 	%rd10, %r3, 4;
	add.s64 	%rd11, %rd9, %rd10;
	ld.global.u32 	%r15, [%rd11];
	setp.eq.s32	%p2, %r15, 0;
	@%p2 bra 	BB89_5;

	cvta.to.global.u64 	%rd12, %rd2;
	mul.lo.s32 	%r16, %r1, %r4;
	mul.wide.s32 	%rd13, %r16, 4;
	add.s64 	%rd1, %rd12, %rd13;
	ld.global.f32 	%f3, [%rd1];
	setp.gt.f32	%p3, %f3, %f1;
	@%p3 bra 	BB89_4;

	ld.global.f32 	%f4, [%rd1+4];
	ld.global.f32 	%f5, [%rd1+8];
	mul.f32 	%f6, %f5, %f5;
	fma.rn.f32 	%f7, %f4, %f4, %f6;
	mul.f32 	%f8, %f2, %f2;
	setp.leu.f32	%p4, %f7, %f8;
	@%p4 bra 	BB89_5;

BB89_4:
	cvta.to.global.u64 	%rd14, %rd5;
	shr.s32 	%r17, %r3, 31;
	shr.u32 	%r18, %r17, 26;
	add.s32 	%r19, %r3, %r18;
	and.b32  	%r20, %r19, -64;
	sub.s32 	%r21, %r3, %r20;
	mul.wide.s32 	%rd15, %r21, 4;
	add.s64 	%rd16, %rd14, %rd15;
	atom.global.min.s32 	%r22, [%rd16], %r2;

BB89_5:
	ret;
}

	// .globl	gpu_domain_check_bounds2
.visible .entry gpu_domain_check_bounds2(
	.param .u64 gpu_domain_check_bounds2_param_0,
	.param .u64 gpu_domain_check_bounds2_param_1,
	.param .u64 gpu_domain_check_bounds2_param_2,
	.param .u32 gpu_domain_check_bounds2_param_3,
	.param .u32 gpu_domain_check_bounds2_param_4,
	.param .f32 gpu_domain_check_bounds2_param_5,
	.param .u64 gpu_domain_check_bounds2_param_6
)
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<24>;
	.reg .b64 	%rd<17>;


	ld.param.u64 	%rd1, [gpu_domain_check_bounds2_param_0];
	ld.param.u64 	%rd2, [gpu_domain_check_bounds2_param_1];
	ld.param.u64 	%rd3, [gpu_domain_check_bounds2_param_2];
	ld.param.u32 	%r2, [gpu_domain_check_bounds2_param_3];
	ld.param.u32 	%r3, [gpu_domain_check_bounds2_param_4];
	ld.param.f32 	%f1, [gpu_domain_check_bounds2_param_5];
	ld.param.u64 	%rd4, [gpu_domain_check_bounds2_param_6];
	mov.u32 	%r4, %ntid.y;
	mov.u32 	%r5, %ctaid.y;
	mov.u32 	%r6, %tid.y;
	mad.lo.s32 	%r7, %r4, %r5, %r6;
	mov.u32 	%r8, %nctaid.x;
	mov.u32 	%r9, %ctaid.x;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %ntid.x;
	mov.u32 	%r12, %tid.x;
	mad.lo.s32 	%r1, %r10, %r11, %r12;
	setp.ge.s32	%p1, %r1, %r3;
	@%p1 bra 	BB90_4;

	cvta.to.global.u64 	%rd5, %rd3;
	mul.wide.s32 	%rd6, %r1, 4;
	add.s64 	%rd7, %rd5, %rd6;
	ld.global.u32 	%r13, [%rd7];
	setp.eq.s32	%p2, %r13, 0;
	@%p2 bra 	BB90_4;

	cvta.to.global.u64 	%rd8, %rd1;
	cvta.to.global.u64 	%rd9, %rd2;
	add.s64 	%rd11, %rd9, %rd6;
	ld.global.u32 	%r14, [%rd11];
	add.s32 	%r15, %r14, -1;
	mul.lo.s32 	%r16, %r15, %r2;
	mul.wide.s32 	%rd12, %r16, 4;
	add.s64 	%rd13, %rd8, %rd12;
	ld.global.f32 	%f2, [%rd13];
	sub.f32 	%f3, %f2, %f1;
	ld.const.f32 	%f4, [dc_hDry];
	setp.geu.f32	%p3, %f3, %f4;
	@%p3 bra 	BB90_4;

	cvta.to.global.u64 	%rd14, %rd4;
	shr.s32 	%r17, %r1, 31;
	shr.u32 	%r18, %r17, 26;
	add.s32 	%r19, %r1, %r18;
	and.b32  	%r20, %r19, -64;
	sub.s32 	%r21, %r1, %r20;
	mul.wide.s32 	%rd15, %r21, 4;
	add.s64 	%rd16, %rd14, %rd15;
	add.s32 	%r22, %r1, 1;
	atom.global.min.s32 	%r23, [%rd16], %r22;

BB90_4:
	ret;
}

	// .globl	gpu_flux_external_inviscid
.visible .entry gpu_flux_external_inviscid(
	.param .u64 gpu_flux_external_inviscid_param_0,
	.param .u64 gpu_flux_external_inviscid_param_1,
	.param .u64 gpu_flux_external_inviscid_param_2,
	.param .u64 gpu_flux_external_inviscid_param_3,
	.param .u64 gpu_flux_external_inviscid_param_4,
	.param .u64 gpu_flux_external_inviscid_param_5,
	.param .u64 gpu_flux_external_inviscid_param_6,
	.param .u64 gpu_flux_external_inviscid_param_7,
	.param .u64 gpu_flux_external_inviscid_param_8,
	.param .u64 gpu_flux_external_inviscid_param_9,
	.param .u64 gpu_flux_external_inviscid_param_10,
	.param .u64 gpu_flux_external_inviscid_param_11,
	.param .u32 gpu_flux_external_inviscid_param_12,
	.param .u32 gpu_flux_external_inviscid_param_13
)
{
	.reg .pred 	%p<58>;
	.reg .f32 	%f<212>;
	.reg .b32 	%r<30>;
	.reg .f64 	%fd<67>;
	.reg .b64 	%rd<50>;


	ld.param.u64 	%rd5, [gpu_flux_external_inviscid_param_0];
	ld.param.u64 	%rd6, [gpu_flux_external_inviscid_param_1];
	ld.param.u64 	%rd7, [gpu_flux_external_inviscid_param_2];
	ld.param.u64 	%rd8, [gpu_flux_external_inviscid_param_3];
	ld.param.u64 	%rd9, [gpu_flux_external_inviscid_param_4];
	ld.param.u64 	%rd10, [gpu_flux_external_inviscid_param_5];
	ld.param.u64 	%rd11, [gpu_flux_external_inviscid_param_6];
	ld.param.u64 	%rd12, [gpu_flux_external_inviscid_param_7];
	ld.param.u64 	%rd13, [gpu_flux_external_inviscid_param_8];
	ld.param.u64 	%rd14, [gpu_flux_external_inviscid_param_9];
	ld.param.u64 	%rd15, [gpu_flux_external_inviscid_param_10];
	ld.param.u64 	%rd16, [gpu_flux_external_inviscid_param_11];
	ld.param.u32 	%r4, [gpu_flux_external_inviscid_param_12];
	ld.param.u32 	%r5, [gpu_flux_external_inviscid_param_13];
	mov.u32 	%r6, %ntid.y;
	mov.u32 	%r7, %ctaid.y;
	mov.u32 	%r8, %tid.y;
	mad.lo.s32 	%r9, %r6, %r7, %r8;
	mov.u32 	%r10, %nctaid.x;
	mov.u32 	%r11, %ctaid.x;
	mad.lo.s32 	%r12, %r9, %r10, %r11;
	mov.u32 	%r13, %ntid.x;
	mov.u32 	%r14, %tid.x;
	mad.lo.s32 	%r1, %r12, %r13, %r14;
	setp.ge.s32	%p2, %r1, %r5;
	@%p2 bra 	BB91_21;

	cvta.to.global.u64 	%rd17, %rd7;
	cvta.to.global.u64 	%rd18, %rd6;
	cvta.to.global.u64 	%rd19, %rd5;
	cvta.to.global.u64 	%rd20, %rd16;
	mul.wide.s32 	%rd21, %r1, 4;
	add.s64 	%rd22, %rd20, %rd21;
	ld.global.u32 	%r15, [%rd22];
	setp.eq.s32	%p3, %r15, 0;
	mul.lo.s32 	%r2, %r1, %r4;
	shl.b32 	%r3, %r1, 1;
	mul.wide.s32 	%rd23, %r2, 4;
	add.s64 	%rd1, %rd19, %rd23;
	add.s64 	%rd2, %rd18, %rd23;
	mul.wide.s32 	%rd24, %r3, 4;
	add.s64 	%rd3, %rd17, %rd24;
	@%p3 bra 	BB91_20;

	cvta.to.global.u64 	%rd25, %rd9;
	cvta.to.global.u64 	%rd26, %rd8;
	cvta.to.global.u64 	%rd27, %rd12;
	cvta.to.global.u64 	%rd28, %rd13;
	add.s32 	%r16, %r3, 1;
	add.s64 	%rd30, %rd28, %rd21;
	ld.global.f32 	%f1, [%rd30];
	add.s64 	%rd32, %rd26, %rd23;
	ld.global.f32 	%f63, [%rd32+4];
	add.s64 	%rd34, %rd27, %rd24;
	ld.global.f32 	%f2, [%rd34];
	ld.global.f32 	%f64, [%rd32+8];
	mul.wide.s32 	%rd35, %r16, 4;
	add.s64 	%rd36, %rd27, %rd35;
	ld.global.f32 	%f3, [%rd36];
	mul.f32 	%f65, %f3, %f64;
	fma.rn.f32 	%f4, %f2, %f63, %f65;
	mul.f32 	%f66, %f3, %f63;
	mul.f32 	%f67, %f2, %f64;
	sub.f32 	%f5, %f67, %f66;
	add.s64 	%rd37, %rd25, %rd23;
	ld.global.f32 	%f6, [%rd37];
	ld.global.f32 	%f68, [%rd37+4];
	ld.global.f32 	%f69, [%rd37+8];
	mul.f32 	%f70, %f3, %f69;
	fma.rn.f32 	%f7, %f2, %f68, %f70;
	mul.f32 	%f71, %f3, %f68;
	mul.f32 	%f72, %f2, %f69;
	sub.f32 	%f8, %f72, %f71;
	ld.const.f32 	%f9, [dc_hDry];
	ld.global.f32 	%f10, [%rd32];
	mov.f32 	%f206, 0f00000000;
	setp.leu.f32	%p4, %f10, %f9;
	mov.f32 	%f198, %f206;
	mov.f32 	%f199, %f206;
	mov.f32 	%f200, %f206;
	mov.f32 	%f201, %f206;
	@%p4 bra 	BB91_4;

	ld.const.f32 	%f73, [dc_g];
	mul.f32 	%f74, %f10, %f73;
	sqrt.rn.f32 	%f199, %f74;
	div.rn.f32 	%f200, %f4, %f10;
	div.rn.f32 	%f201, %f5, %f10;
	mov.f32 	%f198, %f10;

BB91_4:
	ld.const.f32 	%f18, [dc_g];
	setp.leu.f32	%p5, %f6, %f9;
	mov.f32 	%f202, %f206;
	mov.f32 	%f203, %f206;
	mov.f32 	%f204, %f206;
	mov.f32 	%f205, %f206;
	@%p5 bra 	BB91_6;

	mul.f32 	%f79, %f6, %f18;
	sqrt.rn.f32 	%f203, %f79;
	div.rn.f32 	%f204, %f7, %f6;
	div.rn.f32 	%f205, %f8, %f6;
	mov.f32 	%f202, %f6;

BB91_6:
	mul.f32 	%f81, %f4, %f200;
	cvt.f64.f32	%fd10, %f81;
	cvt.f64.f32	%fd11, %f18;
	mul.f64 	%fd1, %fd11, 0d3FE0000000000000;
	cvt.f64.f32	%fd2, %f198;
	mul.f64 	%fd12, %fd2, %fd1;
	fma.rn.f64 	%fd3, %fd2, %fd12, %fd10;
	mul.f32 	%f82, %f7, %f204;
	cvt.f64.f32	%fd13, %f82;
	cvt.f64.f32	%fd14, %f202;
	mul.f64 	%fd15, %fd14, %fd1;
	fma.rn.f64 	%fd4, %fd14, %fd15, %fd13;
	sqrt.rn.f32 	%f83, %f198;
	sqrt.rn.f32 	%f84, %f202;
	mul.f32 	%f85, %f204, %f84;
	fma.rn.f32 	%f86, %f200, %f83, %f85;
	add.f32 	%f87, %f83, %f84;
	add.f32 	%f88, %f87, 0f34000000;
	div.rn.f32 	%f26, %f86, %f88;
	mul.f32 	%f89, %f205, %f84;
	fma.rn.f32 	%f90, %f201, %f83, %f89;
	div.rn.f32 	%f27, %f90, %f88;
	add.f32 	%f28, %f198, %f202;
	cvt.f64.f32	%fd16, %f28;
	mul.f64 	%fd17, %fd16, %fd1;
	cvt.rn.f32.f64	%f91, %fd17;
	sqrt.rn.f32 	%f92, %f91;
	setp.gt.f32	%p6, %f92, 0f34000000;
	selp.f32	%f29, %f92, 0f34000000, %p6;
	cvt.f64.f32	%fd18, %f26;
	mul.f64 	%fd19, %fd18, 0d3FE0000000000000;
	mul.f64 	%fd20, %fd18, %fd19;
	div.rn.f64 	%fd21, %fd20, %fd11;
	cvt.rn.f32.f64	%f30, %fd21;
	setp.gt.f32	%p7, %f26, 0f00000000;
	add.f32 	%f93, %f198, %f30;
	setp.gt.f32	%p8, %f1, %f93;
	and.pred  	%p9, %p7, %p8;
	@%p9 bra 	BB91_10;

	setp.geu.f32	%p10, %f26, 0f00000000;
	@%p10 bra 	BB91_8;

	neg.f32 	%f94, %f1;
	add.f32 	%f95, %f202, %f30;
	setp.lt.f32	%p11, %f95, %f94;
	selp.f32	%f206, 0f00000000, %f26, %p11;
	bra.uni 	BB91_10;

BB91_20:
	mov.u32 	%r17, 0;
	st.global.u32 	[%rd1], %r17;
	st.global.u32 	[%rd1+4], %r17;
	st.global.u32 	[%rd1+8], %r17;
	st.global.u32 	[%rd2], %r17;
	st.global.u32 	[%rd2+4], %r17;
	st.global.u32 	[%rd2+8], %r17;
	mov.u64 	%rd48, 1176255488;
	st.global.u32 	[%rd3+4], %rd48;
	st.global.u32 	[%rd3], %rd48;
	bra.uni 	BB91_21;

BB91_8:
	mov.f32 	%f206, %f26;

BB91_10:
	sub.f32 	%f33, %f206, %f29;
	sub.f32 	%f34, %f202, %f198;
	cvt.f64.f32	%fd22, %f34;
	mul.f64 	%fd5, %fd22, 0d3FE0000000000000;
	mul.f32 	%f96, %f34, %f206;
	sub.f32 	%f97, %f7, %f4;
	sub.f32 	%f98, %f97, %f96;
	cvt.f64.f32	%fd23, %f98;
	mul.f64 	%fd24, %fd23, 0d3FE0000000000000;
	cvt.f64.f32	%fd6, %f29;
	div.rn.f64 	%fd7, %fd24, %fd6;
	add.f64 	%fd8, %fd5, %fd7;
	add.f32 	%f35, %f29, %f206;
	add.f32 	%f99, %f199, %f200;
	sub.f32 	%f100, %f35, %f99;
	add.f32 	%f101, %f203, %f204;
	sub.f32 	%f102, %f101, %f35;
	setp.gt.f32	%p12, %f100, %f102;
	selp.f32	%f103, %f100, %f102, %p12;
	setp.gt.f32	%p13, %f103, 0f00000000;
	selp.f32	%f36, %f103, 0f00000000, %p13;
	abs.f32 	%f104, %f35;
	setp.leu.f32	%p14, %f36, %f104;
	mov.f32 	%f207, %f35;
	@%p14 bra 	BB91_12;

	setp.lt.f32	%p15, %f35, 0f00000000;
	selp.f64	%fd25, 0dBFF0000000000000, 0d3FF0000000000000, %p15;
	mul.f32 	%f105, %f36, %f36;
	fma.rn.f32 	%f106, %f35, %f35, %f105;
	cvt.f64.f32	%fd26, %f106;
	mul.f64 	%fd27, %fd25, %fd26;
	cvt.f64.f32	%fd28, %f36;
	add.f64 	%fd29, %fd28, %fd28;
	div.rn.f64 	%fd30, %fd27, %fd29;
	cvt.rn.f32.f64	%f207, %fd30;

BB91_12:
	sub.f32 	%f107, %f204, %f203;
	sub.f32 	%f108, %f107, %f33;
	sub.f32 	%f109, %f200, %f199;
	sub.f32 	%f110, %f33, %f109;
	setp.gt.f32	%p16, %f110, %f108;
	selp.f32	%f111, %f110, %f108, %p16;
	setp.gt.f32	%p17, %f111, 0f00000000;
	selp.f32	%f39, %f111, 0f00000000, %p17;
	abs.f32 	%f112, %f33;
	sub.f64 	%fd9, %fd5, %fd7;
	sub.f32 	%f113, %f8, %f5;
	mul.f32 	%f114, %f34, %f27;
	sub.f32 	%f40, %f113, %f114;
	setp.leu.f32	%p18, %f39, %f112;
	mov.f32 	%f208, %f33;
	@%p18 bra 	BB91_14;

	setp.lt.f32	%p19, %f33, 0f00000000;
	selp.f64	%fd31, 0dBFF0000000000000, 0d3FF0000000000000, %p19;
	mul.f32 	%f115, %f39, %f39;
	fma.rn.f32 	%f116, %f33, %f33, %f115;
	cvt.f64.f32	%fd32, %f116;
	mul.f64 	%fd33, %fd31, %fd32;
	cvt.f64.f32	%fd34, %f39;
	add.f64 	%fd35, %fd34, %fd34;
	div.rn.f64 	%fd36, %fd33, %fd35;
	cvt.rn.f32.f64	%f208, %fd36;

BB91_14:
	abs.f32 	%f43, %f206;
	div.rn.f32 	%f117, %f43, %f29;
	setp.lt.f32	%p20, %f117, 0f3F800000;
	@%p20 bra 	BB91_16;
	bra.uni 	BB91_15;

BB91_16:
	div.rn.f32 	%f120, %f200, %f29;
	cvt.f64.f32	%fd40, %f120;
	add.f64 	%fd41, %fd40, 0d3FF0000000000000;
	mul.f64 	%fd42, %fd2, %fd41;
	cvt.rn.f32.f64	%f121, %fd42;
	neg.f32 	%f122, %f202;
	cvt.f64.f32	%fd43, %f122;
	div.rn.f32 	%f123, %f204, %f29;
	cvt.f64.f32	%fd44, %f123;
	mov.f64 	%fd45, 0d3FF0000000000000;
	sub.f64 	%fd46, %fd45, %fd44;
	mul.f64 	%fd47, %fd43, %fd46;
	cvt.rn.f32.f64	%f124, %fd47;
	setp.lt.f32	%p23, %f1, %f121;
	selp.f32	%f125, %f1, %f121, %p23;
	setp.gt.f32	%p24, %f125, %f124;
	selp.f32	%f209, %f125, %f124, %p24;
	bra.uni 	BB91_17;

BB91_15:
	setp.lt.f32	%p21, %f1, 0f00000000;
	selp.f64	%fd37, 0dBFF0000000000000, 0d3FF0000000000000, %p21;
	abs.f32 	%f118, %f1;
	setp.lt.f32	%p22, %f118, %f28;
	selp.f32	%f119, %f118, %f28, %p22;
	cvt.f64.f32	%fd38, %f119;
	mul.f64 	%fd39, %fd37, %fd38;
	cvt.rn.f32.f64	%f209, %fd39;

BB91_17:
	ld.const.f32 	%f197, [dc_hDry];
	mov.u32 	%r29, %tid.y;
	mov.u32 	%r28, %ctaid.y;
	mov.u32 	%r27, %ntid.y;
	mov.u32 	%r26, %ctaid.x;
	mov.u32 	%r25, %nctaid.x;
	mad.lo.s32 	%r24, %r27, %r28, %r29;
	mov.u32 	%r23, %tid.x;
	mov.u32 	%r22, %ntid.x;
	mad.lo.s32 	%r21, %r24, %r25, %r26;
	ld.param.u32 	%r20, [gpu_flux_external_inviscid_param_12];
	mad.lo.s32 	%r19, %r21, %r22, %r23;
	mul.lo.s32 	%r18, %r19, %r20;
	mul.wide.s32 	%rd49, %r18, 4;
	cvta.to.global.u64 	%rd4, %rd15;
	cvta.to.global.u64 	%rd38, %rd11;
	cvta.to.global.u64 	%rd39, %rd10;
	cvta.to.global.u64 	%rd40, %rd14;
	cvt.f64.f32	%fd48, %f209;
	mul.f64 	%fd49, %fd6, 0dBFE0000000000000;
	add.s64 	%rd42, %rd40, %rd21;
	ld.global.f32 	%f128, [%rd42];
	cvt.f64.f32	%fd50, %f128;
	mul.f64 	%fd51, %fd50, 0dBFE0000000000000;
	div.rn.f64 	%fd52, %fd51, %fd6;
	fma.rn.f64 	%fd53, %fd49, %fd48, %fd52;
	cvt.rn.f32.f64	%f129, %fd53;
	setp.gt.f32	%p25, %f207, 0f00000000;
	selp.f32	%f130, 0f00000000, %f129, %p25;
	selp.f32	%f131, %f129, 0f00000000, %p25;
	setp.gt.f32	%p26, %f208, 0f00000000;
	selp.f32	%f132, 0f00000000, %f129, %p26;
	selp.f32	%f133, %f129, 0f00000000, %p26;
	abs.f32 	%f47, %f207;
	cvt.rn.f32.f64	%f134, %fd8;
	mul.f32 	%f135, %f134, %f47;
	abs.f32 	%f48, %f208;
	cvt.rn.f32.f64	%f136, %fd9;
	mul.f32 	%f137, %f136, %f48;
	add.f32 	%f138, %f135, %f137;
	mul.f32 	%f139, %f33, %f137;
	fma.rn.f32 	%f140, %f35, %f135, %f139;
	mul.f32 	%f141, %f27, %f135;
	div.rn.f32 	%f142, %f40, %f29;
	mul.f32 	%f143, %f142, %f43;
	fma.rn.f32 	%f144, %f29, %f143, %f141;
	fma.rn.f32 	%f145, %f27, %f137, %f144;
	add.f32 	%f146, %f4, %f7;
	sub.f32 	%f147, %f146, %f138;
	mul.f32 	%f148, %f147, 0f3F000000;
	cvt.rn.f32.f64	%f149, %fd3;
	cvt.rn.f32.f64	%f150, %fd4;
	add.f32 	%f151, %f149, %f150;
	sub.f32 	%f152, %f151, %f140;
	mul.f32 	%f153, %f152, 0f3F000000;
	mul.f32 	%f154, %f7, %f205;
	fma.rn.f32 	%f155, %f4, %f201, %f154;
	sub.f32 	%f156, %f155, %f145;
	mul.f32 	%f157, %f156, 0f3F000000;
	sub.f32 	%f158, %f130, %f132;
	mul.f32 	%f159, %f35, %f130;
	mul.f32 	%f160, %f33, %f132;
	sub.f32 	%f161, %f159, %f160;
	mul.f32 	%f162, %f27, %f130;
	mul.f32 	%f163, %f27, %f132;
	sub.f32 	%f164, %f162, %f163;
	sub.f32 	%f165, %f131, %f133;
	mul.f32 	%f166, %f35, %f131;
	mul.f32 	%f167, %f33, %f133;
	sub.f32 	%f168, %f166, %f167;
	mul.f32 	%f169, %f27, %f131;
	mul.f32 	%f170, %f27, %f133;
	sub.f32 	%f171, %f169, %f170;
	sub.f32 	%f172, %f148, %f158;
	sub.f32 	%f173, %f153, %f161;
	sub.f32 	%f49, %f157, %f164;
	mul.f32 	%f174, %f147, 0fBF000000;
	sub.f32 	%f175, %f174, %f165;
	mul.f32 	%f176, %f152, 0fBF000000;
	sub.f32 	%f177, %f176, %f168;
	mul.f32 	%f178, %f156, 0fBF000000;
	sub.f32 	%f50, %f178, %f171;
	cvt.f64.f32	%fd54, %f173;
	add.s64 	%rd44, %rd39, %rd49;
	ld.global.f32 	%f179, [%rd44];
	cvt.f64.f32	%fd55, %f179;
	mul.f64 	%fd56, %fd1, %fd55;
	mul.f64 	%fd57, %fd55, %fd56;
	sub.f64 	%fd58, %fd54, %fd57;
	cvt.rn.f32.f64	%f51, %fd58;
	cvt.f64.f32	%fd59, %f177;
	add.s64 	%rd45, %rd38, %rd49;
	ld.global.f32 	%f180, [%rd45];
	cvt.f64.f32	%fd60, %f180;
	mul.f64 	%fd61, %fd1, %fd60;
	fma.rn.f64 	%fd62, %fd60, %fd61, %fd59;
	cvt.rn.f32.f64	%f52, %fd62;
	setp.gt.f32	%p27, %f172, 0f00000000;
	setp.lt.f32	%p28, %f198, %f197;
	and.pred  	%p29, %p28, %p27;
	selp.f32	%f53, 0f00000000, %f175, %p29;
	setp.gt.f32	%p30, %f53, 0f00000000;
	setp.lt.f32	%p31, %f202, %f197;
	and.pred  	%p1, %p31, %p30;
	setp.geu.f32	%p32, %f202, %f197;
	setp.leu.f32	%p33, %f53, 0f00000000;
	or.pred  	%p34, %p32, %p33;
	setp.geu.f32	%p35, %f198, %f197;
	setp.leu.f32	%p36, %f172, 0f00000000;
	or.pred  	%p37, %p35, %p36;
	and.pred  	%p38, %p37, %p34;
	selp.f32	%f54, %f172, 0f00000000, %p38;
	setp.lt.f32	%p39, %f54, 0f00000000;
	setp.gt.f32	%p40, %f206, 0f00000000;
	and.pred  	%p41, %p40, %p39;
	neg.f32 	%f181, %f1;
	setp.lt.f32	%p42, %f202, %f181;
	and.pred  	%p43, %p41, %p42;
	mov.f32 	%f210, 0f00000000;
	mov.f32 	%f211, %f210;
	@%p43 bra 	BB91_19;

	setp.lt.f32	%p44, %f206, 0f00000000;
	setp.geu.f32	%p45, %f206, 0f00000000;
	setp.gt.f32	%p46, %f54, 0f00000000;
	setp.leu.f32	%p47, %f54, 0f00000000;
	or.pred  	%p48, %p45, %p47;
	and.pred  	%p49, %p44, %p46;
	setp.leu.f32	%p50, %f1, %f198;
	setp.gt.f32	%p51, %f1, %f198;
	and.pred  	%p52, %p49, %p51;
	or.pred  	%p53, %p48, %p50;
	not.pred 	%p54, %p1;
	and.pred  	%p55, %p54, %p53;
	selp.f32	%f210, %f53, 0f00000000, %p55;
	selp.f32	%f211, 0f00000000, %f54, %p52;

BB91_19:
	st.global.f32 	[%rd1], %f211;
	mul.f32 	%f182, %f3, %f49;
	mul.f32 	%f183, %f2, %f51;
	sub.f32 	%f184, %f183, %f182;
	st.global.f32 	[%rd1+4], %f184;
	mul.f32 	%f185, %f3, %f51;
	fma.rn.f32 	%f186, %f2, %f49, %f185;
	st.global.f32 	[%rd1+8], %f186;
	st.global.f32 	[%rd2], %f210;
	mul.f32 	%f187, %f3, %f50;
	mul.f32 	%f188, %f2, %f52;
	sub.f32 	%f189, %f188, %f187;
	st.global.f32 	[%rd2+4], %f189;
	mul.f32 	%f190, %f3, %f52;
	fma.rn.f32 	%f191, %f2, %f50, %f190;
	st.global.f32 	[%rd2+8], %f191;
	setp.gt.f32	%p56, %f47, %f48;
	selp.f32	%f192, %f47, %f48, %p56;
	add.s64 	%rd47, %rd4, %rd21;
	ld.global.f32 	%f193, [%rd47];
	div.rn.f32 	%f194, %f193, %f192;
	st.global.f32 	[%rd3], %f194;
	ld.global.f32 	%f195, [%rd47];
	cvt.f64.f32	%fd63, %f195;
	cvt.f64.f32	%fd64, %f43;
	setp.gt.f64	%p57, %fd64, 0d3F1A36E2EB1C432D;
	selp.f64	%fd65, %fd64, 0d3F1A36E2EB1C432D, %p57;
	div.rn.f64 	%fd66, %fd63, %fd65;
	cvt.rn.f32.f64	%f196, %fd66;
	st.global.f32 	[%rd3+4], %f196;

BB91_21:
	ret;
}

	// .globl	gpu_flux_internal_inviscid
.visible .entry gpu_flux_internal_inviscid(
	.param .u64 gpu_flux_internal_inviscid_param_0,
	.param .u64 gpu_flux_internal_inviscid_param_1,
	.param .u64 gpu_flux_internal_inviscid_param_2,
	.param .u64 gpu_flux_internal_inviscid_param_3,
	.param .u64 gpu_flux_internal_inviscid_param_4,
	.param .u64 gpu_flux_internal_inviscid_param_5,
	.param .u64 gpu_flux_internal_inviscid_param_6,
	.param .u64 gpu_flux_internal_inviscid_param_7,
	.param .u64 gpu_flux_internal_inviscid_param_8,
	.param .u64 gpu_flux_internal_inviscid_param_9,
	.param .u64 gpu_flux_internal_inviscid_param_10,
	.param .u32 gpu_flux_internal_inviscid_param_11,
	.param .u32 gpu_flux_internal_inviscid_param_12
)
{
	.reg .pred 	%p<30>;
	.reg .f32 	%f<130>;
	.reg .b32 	%r<19>;
	.reg .f64 	%fd<10>;
	.reg .b64 	%rd<44>;


	ld.param.u64 	%rd4, [gpu_flux_internal_inviscid_param_0];
	ld.param.u64 	%rd5, [gpu_flux_internal_inviscid_param_1];
	ld.param.u64 	%rd6, [gpu_flux_internal_inviscid_param_2];
	ld.param.u64 	%rd7, [gpu_flux_internal_inviscid_param_3];
	ld.param.u64 	%rd8, [gpu_flux_internal_inviscid_param_4];
	ld.param.u64 	%rd9, [gpu_flux_internal_inviscid_param_5];
	ld.param.u64 	%rd10, [gpu_flux_internal_inviscid_param_6];
	ld.param.u64 	%rd11, [gpu_flux_internal_inviscid_param_7];
	ld.param.u64 	%rd12, [gpu_flux_internal_inviscid_param_8];
	ld.param.u64 	%rd13, [gpu_flux_internal_inviscid_param_9];
	ld.param.u64 	%rd14, [gpu_flux_internal_inviscid_param_10];
	ld.param.u32 	%r4, [gpu_flux_internal_inviscid_param_11];
	ld.param.u32 	%r5, [gpu_flux_internal_inviscid_param_12];
	mov.u32 	%r6, %ntid.y;
	mov.u32 	%r7, %ctaid.y;
	mov.u32 	%r8, %tid.y;
	mad.lo.s32 	%r9, %r6, %r7, %r8;
	mov.u32 	%r10, %nctaid.x;
	mov.u32 	%r11, %ctaid.x;
	mad.lo.s32 	%r12, %r9, %r10, %r11;
	mov.u32 	%r13, %ntid.x;
	mov.u32 	%r14, %tid.x;
	mad.lo.s32 	%r1, %r12, %r13, %r14;
	setp.ge.s32	%p1, %r1, %r5;
	@%p1 bra 	BB92_8;

	cvta.to.global.u64 	%rd15, %rd6;
	cvta.to.global.u64 	%rd16, %rd5;
	cvta.to.global.u64 	%rd17, %rd4;
	cvta.to.global.u64 	%rd18, %rd14;
	mul.wide.s32 	%rd19, %r1, 4;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.u32 	%r15, [%rd20];
	setp.eq.s32	%p2, %r15, 0;
	mul.lo.s32 	%r2, %r1, %r4;
	shl.b32 	%r3, %r1, 1;
	mul.wide.s32 	%rd21, %r2, 4;
	add.s64 	%rd1, %rd17, %rd21;
	add.s64 	%rd2, %rd16, %rd21;
	mul.wide.s32 	%rd22, %r3, 4;
	add.s64 	%rd3, %rd15, %rd22;
	@%p2 bra 	BB92_7;

	cvta.to.global.u64 	%rd23, %rd8;
	cvta.to.global.u64 	%rd24, %rd7;
	cvta.to.global.u64 	%rd25, %rd10;
	cvta.to.global.u64 	%rd26, %rd9;
	add.s32 	%r16, %r3, 1;
	add.s64 	%rd28, %rd26, %rd22;
	ld.global.f32 	%f1, [%rd28];
	mul.wide.s32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd26, %rd29;
	ld.global.f32 	%f2, [%rd30];
	add.s64 	%rd32, %rd24, %rd21;
	ld.global.f32 	%f3, [%rd32+4];
	add.s64 	%rd33, %rd25, %rd22;
	ld.global.f32 	%f4, [%rd33];
	ld.global.f32 	%f5, [%rd32+8];
	add.s64 	%rd34, %rd25, %rd29;
	ld.global.f32 	%f6, [%rd34];
	mul.f32 	%f28, %f6, %f5;
	fma.rn.f32 	%f7, %f4, %f3, %f28;
	add.s64 	%rd35, %rd23, %rd21;
	ld.global.f32 	%f8, [%rd35];
	ld.global.f32 	%f9, [%rd35+4];
	ld.global.f32 	%f10, [%rd35+8];
	mul.f32 	%f29, %f6, %f10;
	fma.rn.f32 	%f11, %f4, %f9, %f29;
	ld.const.f32 	%f12, [dc_hDry];
	ld.global.f32 	%f13, [%rd32];
	mov.f32 	%f127, 0f00000000;
	setp.leu.f32	%p3, %f13, %f12;
	mov.f32 	%f124, %f127;
	mov.f32 	%f125, %f127;
	mov.f32 	%f126, %f127;
	@%p3 bra 	BB92_4;

	div.rn.f32 	%f125, %f7, %f13;
	mul.f32 	%f30, %f4, %f5;
	mul.f32 	%f31, %f6, %f3;
	sub.f32 	%f32, %f30, %f31;
	div.rn.f32 	%f126, %f32, %f13;
	mov.f32 	%f124, %f13;

BB92_4:
	mul.f32 	%f36, %f4, %f10;
	mul.f32 	%f37, %f6, %f9;
	sub.f32 	%f19, %f36, %f37;
	setp.leu.f32	%p4, %f8, %f12;
	mov.f32 	%f128, %f127;
	mov.f32 	%f129, %f127;
	@%p4 bra 	BB92_6;

	div.rn.f32 	%f128, %f11, %f8;
	div.rn.f32 	%f129, %f19, %f8;
	mov.f32 	%f127, %f8;

BB92_6:
	cvta.to.global.u64 	%rd36, %rd13;
	cvta.to.global.u64 	%rd37, %rd12;
	cvta.to.global.u64 	%rd38, %rd11;
	add.f32 	%f38, %f125, %f128;
	mul.f32 	%f39, %f38, 0f3F000000;
	ld.const.f32 	%f40, [dc_g];
	cvt.f64.f32	%fd1, %f40;
	mul.f64 	%fd2, %fd1, 0d3FE0000000000000;
	add.f32 	%f41, %f124, %f127;
	cvt.f64.f32	%fd3, %f41;
	mul.f64 	%fd4, %fd3, %fd2;
	cvt.rn.f32.f64	%f42, %fd4;
	sqrt.rn.f32 	%f43, %f42;
	ld.const.f32 	%f44, [dc_theta_bar];
	mul.f32 	%f45, %f44, %f43;
	setp.gt.f32	%p5, %f45, 0f34000000;
	selp.f32	%f46, %f45, 0f34000000, %p5;
	setp.gt.f32	%p6, %f39, 0f00000000;
	selp.f32	%f47, %f39, 0f00000000, %p6;
	setp.lt.f32	%p7, %f39, 0f00000000;
	selp.f32	%f48, %f39, 0f00000000, %p7;
	setp.gt.f32	%p8, %f125, 0f00000000;
	selp.f32	%f49, %f125, 0f00000000, %p8;
	setp.lt.f32	%p9, %f128, 0f00000000;
	selp.f32	%f50, %f128, 0f00000000, %p9;
	add.s64 	%rd40, %rd38, %rd19;
	ld.global.f32 	%f51, [%rd40];
	setp.lt.f32	%p10, %f1, %f51;
	selp.f32	%f52, %f1, %f51, %p10;
	setp.gt.f32	%p11, %f52, 0f00000000;
	selp.f32	%f53, %f52, 0f00000000, %p11;
	neg.f32 	%f54, %f51;
	setp.lt.f32	%p12, %f2, %f54;
	selp.f32	%f55, %f2, %f54, %p12;
	setp.gt.f32	%p13, %f55, 0f00000000;
	selp.f32	%f56, %f55, 0f00000000, %p13;
	mul.f32 	%f57, %f2, %f48;
	fma.rn.f32 	%f58, %f1, %f47, %f57;
	mul.f32 	%f59, %f1, %f125;
	mul.f32 	%f60, %f2, %f128;
	mul.f32 	%f61, %f60, %f50;
	fma.rn.f32 	%f62, %f59, %f49, %f61;
	mul.f32 	%f63, %f1, %f126;
	mul.f32 	%f64, %f2, %f129;
	mul.f32 	%f65, %f64, %f48;
	fma.rn.f32 	%f66, %f63, %f47, %f65;
	neg.f32 	%f67, %f58;
	neg.f32 	%f68, %f62;
	mul.f32 	%f69, %f48, %f56;
	fma.rn.f32 	%f70, %f47, %f53, %f69;
	mul.f32 	%f71, %f128, %f56;
	mul.f32 	%f72, %f50, %f71;
	mul.f32 	%f73, %f125, %f53;
	mul.f32 	%f74, %f49, %f73;
	sub.f32 	%f75, %f72, %f74;
	ld.const.f32 	%f76, [dc_theta_M];
	mul.f32 	%f77, %f126, %f53;
	mul.f32 	%f78, %f129, %f56;
	mul.f32 	%f79, %f48, %f78;
	fma.rn.f32 	%f80, %f47, %f77, %f79;
	add.s64 	%rd41, %rd37, %rd19;
	ld.global.f32 	%f81, [%rd41];
	cvt.f64.f32	%fd5, %f81;
	mul.f64 	%fd6, %fd5, 0dBFE0000000000000;
	cvt.f64.f32	%fd7, %f46;
	div.rn.f64 	%fd8, %fd6, %fd7;
	cvt.rn.f32.f64	%f82, %fd8;
	add.f32 	%f83, %f39, %f46;
	setp.gt.f32	%p14, %f83, 0f00000000;
	selp.f32	%f84, 0f00000000, %f82, %p14;
	selp.f32	%f85, %f82, 0f00000000, %p14;
	sub.f32 	%f86, %f39, %f46;
	setp.gt.f32	%p15, %f86, 0f00000000;
	selp.f32	%f87, 0f00000000, %f82, %p15;
	selp.f32	%f88, %f82, 0f00000000, %p15;
	sub.f32 	%f89, %f84, %f87;
	add.f32 	%f90, %f70, %f89;
	mul.f32 	%f91, %f83, %f84;
	mul.f32 	%f92, %f86, %f87;
	sub.f32 	%f93, %f91, %f92;
	fma.rn.f32 	%f94, %f76, %f75, %f93;
	sub.f32 	%f95, %f85, %f88;
	sub.f32 	%f96, %f95, %f70;
	mul.f32 	%f97, %f83, %f85;
	mul.f32 	%f98, %f86, %f88;
	sub.f32 	%f99, %f97, %f98;
	fma.rn.f32 	%f100, %f76, %f75, %f99;
	sub.f32 	%f101, %f58, %f90;
	sub.f32 	%f102, %f62, %f94;
	sub.f32 	%f103, %f66, %f80;
	sub.f32 	%f104, %f67, %f96;
	sub.f32 	%f105, %f68, %f100;
	sub.f32 	%f106, %f80, %f66;
	setp.gt.f32	%p16, %f101, 0f00000000;
	setp.lt.f32	%p17, %f124, %f12;
	and.pred  	%p18, %p17, %p16;
	selp.f32	%f107, 0f00000000, %f104, %p18;
	setp.gt.f32	%p19, %f107, 0f00000000;
	setp.lt.f32	%p20, %f127, %f12;
	and.pred  	%p21, %p20, %p19;
	setp.geu.f32	%p22, %f127, %f12;
	setp.leu.f32	%p23, %f107, 0f00000000;
	or.pred  	%p24, %p22, %p23;
	setp.geu.f32	%p25, %f124, %f12;
	setp.leu.f32	%p26, %f101, 0f00000000;
	or.pred  	%p27, %p25, %p26;
	and.pred  	%p28, %p27, %p24;
	selp.f32	%f108, %f101, 0f00000000, %p28;
	selp.f32	%f109, 0f00000000, %f107, %p21;
	st.global.f32 	[%rd1], %f108;
	mul.f32 	%f110, %f4, %f102;
	mul.f32 	%f111, %f6, %f103;
	sub.f32 	%f112, %f110, %f111;
	st.global.f32 	[%rd1+4], %f112;
	mul.f32 	%f113, %f6, %f102;
	fma.rn.f32 	%f114, %f4, %f103, %f113;
	st.global.f32 	[%rd1+8], %f114;
	st.global.f32 	[%rd2], %f109;
	mul.f32 	%f115, %f4, %f105;
	mul.f32 	%f116, %f6, %f106;
	sub.f32 	%f117, %f115, %f116;
	st.global.f32 	[%rd2+4], %f117;
	mul.f32 	%f118, %f6, %f105;
	fma.rn.f32 	%f119, %f4, %f106, %f118;
	st.global.f32 	[%rd2+8], %f119;
	mov.u32 	%r17, 1176255488;
	st.global.u32 	[%rd3], %r17;
	abs.f32 	%f120, %f39;
	cvt.f64.f32	%fd9, %f120;
	setp.gt.f64	%p29, %fd9, 0d3F1A36E2EB1C432D;
	selp.f32	%f121, %f120, 0f38D1B717, %p29;
	add.s64 	%rd42, %rd36, %rd19;
	ld.global.f32 	%f122, [%rd42];
	div.rn.f32 	%f123, %f122, %f121;
	st.global.f32 	[%rd3+4], %f123;
	bra.uni 	BB92_8;

BB92_7:
	mov.u32 	%r18, 0;
	st.global.u32 	[%rd1], %r18;
	st.global.u32 	[%rd1+4], %r18;
	st.global.u32 	[%rd1+8], %r18;
	st.global.u32 	[%rd2], %r18;
	st.global.u32 	[%rd2+4], %r18;
	st.global.u32 	[%rd2+8], %r18;
	mov.u64 	%rd43, 1176255488;
	st.global.u32 	[%rd3+4], %rd43;
	st.global.u32 	[%rd3], %rd43;

BB92_8:
	ret;
}

	// .globl	gpu_flux_scalar_inviscid
.visible .entry gpu_flux_scalar_inviscid(
	.param .u64 gpu_flux_scalar_inviscid_param_0,
	.param .u64 gpu_flux_scalar_inviscid_param_1,
	.param .u64 gpu_flux_scalar_inviscid_param_2,
	.param .u64 gpu_flux_scalar_inviscid_param_3,
	.param .u32 gpu_flux_scalar_inviscid_param_4,
	.param .u32 gpu_flux_scalar_inviscid_param_5
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<15>;
	.reg .b32 	%r<16>;
	.reg .b64 	%rd<22>;


	ld.param.u64 	%rd5, [gpu_flux_scalar_inviscid_param_0];
	ld.param.u64 	%rd4, [gpu_flux_scalar_inviscid_param_1];
	ld.param.u64 	%rd6, [gpu_flux_scalar_inviscid_param_2];
	ld.param.u64 	%rd7, [gpu_flux_scalar_inviscid_param_3];
	ld.param.u32 	%r3, [gpu_flux_scalar_inviscid_param_4];
	ld.param.u32 	%r4, [gpu_flux_scalar_inviscid_param_5];
	cvta.to.global.u64 	%rd1, %rd7;
	cvta.to.global.u64 	%rd2, %rd6;
	cvta.to.global.u64 	%rd3, %rd5;
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ctaid.y;
	mov.u32 	%r7, %tid.y;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	mov.u32 	%r9, %nctaid.x;
	mov.u32 	%r10, %ctaid.x;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	mad.lo.s32 	%r1, %r11, %r12, %r13;
	mul.lo.s32 	%r14, %r4, %r3;
	setp.ge.s32	%p1, %r1, %r14;
	@%p1 bra 	BB93_8;

	rem.s32 	%r15, %r1, %r3;
	sub.s32 	%r2, %r1, %r15;
	setp.lt.s32	%p2, %r15, 3;
	@%p2 bra 	BB93_8;

	mul.wide.s32 	%rd8, %r2, 4;
	add.s64 	%rd9, %rd3, %rd8;
	ld.global.f32 	%f1, [%rd9];
	setp.lt.f32	%p3, %f1, 0f00000000;
	@%p3 bra 	BB93_5;
	bra.uni 	BB93_3;

BB93_5:
	add.s64 	%rd15, %rd1, %rd8;
	ld.global.f32 	%f4, [%rd15];
	mov.f32 	%f14, 0f00000000;
	setp.leu.f32	%p5, %f4, 0f37480000;
	@%p5 bra 	BB93_7;

	mul.wide.s32 	%rd16, %r1, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.f32 	%f11, [%rd17];
	mul.f32 	%f12, %f1, %f11;
	div.rn.f32 	%f14, %f12, %f4;
	bra.uni 	BB93_7;

BB93_3:
	add.s64 	%rd11, %rd2, %rd8;
	ld.global.f32 	%f2, [%rd11];
	mov.f32 	%f14, 0f00000000;
	setp.leu.f32	%p4, %f2, 0f37480000;
	@%p4 bra 	BB93_7;

	mul.wide.s32 	%rd12, %r1, 4;
	add.s64 	%rd13, %rd2, %rd12;
	ld.global.f32 	%f8, [%rd13];
	mul.f32 	%f9, %f1, %f8;
	div.rn.f32 	%f14, %f9, %f2;

BB93_7:
	cvta.to.global.u64 	%rd18, %rd4;
	mul.wide.s32 	%rd19, %r1, 4;
	add.s64 	%rd20, %rd3, %rd19;
	st.global.f32 	[%rd20], %f14;
	add.s64 	%rd21, %rd18, %rd19;
	neg.f32 	%f13, %f14;
	st.global.f32 	[%rd21], %f13;

BB93_8:
	ret;
}

	// .globl	gpu_flux_scalar_inviscid_stokes
.visible .entry gpu_flux_scalar_inviscid_stokes(
	.param .u64 gpu_flux_scalar_inviscid_stokes_param_0,
	.param .u64 gpu_flux_scalar_inviscid_stokes_param_1,
	.param .u64 gpu_flux_scalar_inviscid_stokes_param_2,
	.param .u64 gpu_flux_scalar_inviscid_stokes_param_3,
	.param .u64 gpu_flux_scalar_inviscid_stokes_param_4,
	.param .u64 gpu_flux_scalar_inviscid_stokes_param_5,
	.param .u32 gpu_flux_scalar_inviscid_stokes_param_6,
	.param .u32 gpu_flux_scalar_inviscid_stokes_param_7
)
{
	.reg .pred 	%p<9>;
	.reg .f32 	%f<21>;
	.reg .b32 	%r<29>;
	.reg .f64 	%fd<8>;
	.reg .b64 	%rd<31>;


	ld.param.u64 	%rd3, [gpu_flux_scalar_inviscid_stokes_param_0];
	ld.param.u64 	%rd4, [gpu_flux_scalar_inviscid_stokes_param_1];
	ld.param.u64 	%rd5, [gpu_flux_scalar_inviscid_stokes_param_2];
	ld.param.u64 	%rd6, [gpu_flux_scalar_inviscid_stokes_param_3];
	ld.param.u64 	%rd7, [gpu_flux_scalar_inviscid_stokes_param_4];
	ld.param.u64 	%rd8, [gpu_flux_scalar_inviscid_stokes_param_5];
	ld.param.u32 	%r3, [gpu_flux_scalar_inviscid_stokes_param_6];
	ld.param.u32 	%r4, [gpu_flux_scalar_inviscid_stokes_param_7];
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ctaid.y;
	mov.u32 	%r7, %tid.y;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	mov.u32 	%r9, %nctaid.x;
	mov.u32 	%r10, %ctaid.x;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	mad.lo.s32 	%r1, %r11, %r12, %r13;
	mul.lo.s32 	%r14, %r4, %r3;
	setp.ge.s32	%p1, %r1, %r14;
	@%p1 bra 	BB94_11;

	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd3;
	rem.s32 	%r2, %r1, %r3;
	setp.gt.s32	%p2, %r2, 2;
	mul.wide.s32 	%rd11, %r1, 4;
	add.s64 	%rd1, %rd10, %rd11;
	add.s64 	%rd2, %rd9, %rd11;
	@%p2 bra 	BB94_3;
	bra.uni 	BB94_2;

BB94_3:
	sub.s32 	%r16, %r1, %r2;
	cvta.to.global.u64 	%rd12, %rd5;
	mul.wide.s32 	%rd13, %r16, 4;
	add.s64 	%rd14, %rd12, %rd13;
	cvta.to.global.u64 	%rd15, %rd6;
	add.s64 	%rd16, %rd15, %rd13;
	add.s64 	%rd18, %rd10, %rd13;
	ld.global.f32 	%f19, [%rd18];
	ld.const.f32 	%f9, [dc_wave_par_hmin];
	ld.global.f32 	%f2, [%rd14];
	setp.gt.f32	%p3, %f2, %f9;
	ld.global.f32 	%f3, [%rd16];
	setp.gt.f32	%p4, %f3, %f9;
	and.pred  	%p5, %p3, %p4;
	@!%p5 bra 	BB94_5;
	bra.uni 	BB94_4;

BB94_4:
	add.s32 	%r17, %r2, -3;
	cvta.to.global.u64 	%rd19, %rd8;
	mul.wide.s32 	%rd20, %r17, 4;
	add.s64 	%rd21, %rd19, %rd20;
	ld.global.f32 	%f10, [%rd21];
	cvt.f64.f32	%fd1, %f10;
	mov.f64 	%fd2, 0d3FF0000000000000;
	sub.f64 	%fd3, %fd2, %fd1;
	cvta.to.global.u64 	%rd22, %rd7;
	add.s64 	%rd24, %rd22, %rd13;
	ld.global.f32 	%f11, [%rd24];
	cvt.f64.f32	%fd4, %f11;
	mul.f64 	%fd5, %fd3, %fd4;
	cvt.f64.f32	%fd6, %f19;
	sub.f64 	%fd7, %fd6, %fd5;
	cvt.rn.f32.f64	%f19, %fd7;

BB94_5:
	mov.f32 	%f20, 0f00000000;
	setp.lt.f32	%p6, %f19, 0f00000000;
	@%p6 bra 	BB94_8;
	bra.uni 	BB94_6;

BB94_8:
	setp.leu.f32	%p8, %f3, 0f37480000;
	@%p8 bra 	BB94_10;

	add.s64 	%rd30, %rd15, %rd11;
	ld.global.f32 	%f16, [%rd30];
	mul.f32 	%f17, %f19, %f16;
	div.rn.f32 	%f20, %f17, %f3;
	bra.uni 	BB94_10;

BB94_2:
	mov.u32 	%r15, 0;
	st.global.u32 	[%rd1], %r15;
	st.global.u32 	[%rd2], %r15;
	bra.uni 	BB94_11;

BB94_6:
	setp.leu.f32	%p7, %f2, 0f37480000;
	@%p7 bra 	BB94_10;

	add.s64 	%rd27, %rd12, %rd11;
	ld.global.f32 	%f13, [%rd27];
	mul.f32 	%f14, %f19, %f13;
	div.rn.f32 	%f20, %f14, %f2;

BB94_10:
	st.global.f32 	[%rd1], %f20;
	neg.f32 	%f18, %f20;
	st.global.f32 	[%rd2], %f18;

BB94_11:
	ret;
}

	// .globl	gpu_flux_viscous
.visible .entry gpu_flux_viscous(
	.param .u64 gpu_flux_viscous_param_0,
	.param .u64 gpu_flux_viscous_param_1,
	.param .u64 gpu_flux_viscous_param_2,
	.param .u64 gpu_flux_viscous_param_3,
	.param .u64 gpu_flux_viscous_param_4,
	.param .u64 gpu_flux_viscous_param_5,
	.param .u64 gpu_flux_viscous_param_6,
	.param .u64 gpu_flux_viscous_param_7,
	.param .u64 gpu_flux_viscous_param_8,
	.param .u64 gpu_flux_viscous_param_9,
	.param .u64 gpu_flux_viscous_param_10,
	.param .u64 gpu_flux_viscous_param_11,
	.param .u32 gpu_flux_viscous_param_12,
	.param .u32 gpu_flux_viscous_param_13
)
{
	.reg .pred 	%p<14>;
	.reg .f32 	%f<62>;
	.reg .b32 	%r<48>;
	.reg .b64 	%rd<58>;


	ld.param.u64 	%rd3, [gpu_flux_viscous_param_0];
	ld.param.u64 	%rd4, [gpu_flux_viscous_param_1];
	ld.param.u64 	%rd5, [gpu_flux_viscous_param_2];
	ld.param.u64 	%rd6, [gpu_flux_viscous_param_3];
	ld.param.u64 	%rd7, [gpu_flux_viscous_param_4];
	ld.param.u64 	%rd8, [gpu_flux_viscous_param_5];
	ld.param.u64 	%rd9, [gpu_flux_viscous_param_6];
	ld.param.u64 	%rd10, [gpu_flux_viscous_param_7];
	ld.param.u64 	%rd11, [gpu_flux_viscous_param_8];
	ld.param.u64 	%rd12, [gpu_flux_viscous_param_9];
	ld.param.u64 	%rd13, [gpu_flux_viscous_param_10];
	ld.param.u64 	%rd14, [gpu_flux_viscous_param_11];
	ld.param.u32 	%r10, [gpu_flux_viscous_param_12];
	ld.param.u32 	%r11, [gpu_flux_viscous_param_13];
	mov.u32 	%r12, %ctaid.x;
	mov.u32 	%r13, %ntid.y;
	mov.u32 	%r14, %ctaid.y;
	mov.u32 	%r15, %tid.y;
	mad.lo.s32 	%r16, %r13, %r14, %r15;
	mov.u32 	%r17, %nctaid.x;
	mad.lo.s32 	%r18, %r16, %r17, %r12;
	mov.u32 	%r19, %ntid.x;
	mov.u32 	%r20, %tid.x;
	mad.lo.s32 	%r1, %r18, %r19, %r20;
	mul.lo.s32 	%r21, %r11, %r10;
	setp.ge.s32	%p1, %r1, %r21;
	@%p1 bra 	BB95_14;

	cvta.to.global.u64 	%rd15, %rd14;
	div.s32 	%r2, %r1, %r10;
	mul.lo.s32 	%r3, %r2, %r10;
	sub.s32 	%r4, %r1, %r3;
	cvt.s64.s32	%rd1, %r2;
	mul.wide.s32 	%rd16, %r2, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.u32 	%r22, [%rd17];
	setp.eq.s32	%p2, %r22, 0;
	@%p2 bra 	BB95_12;

	cvta.to.global.u64 	%rd18, %rd5;
	mul.wide.s32 	%rd19, %r3, 4;
	add.s64 	%rd20, %rd18, %rd19;
	ld.const.f32 	%f1, [dc_hWet];
	ld.global.f32 	%f11, [%rd20];
	setp.leu.f32	%p3, %f11, %f1;
	@%p3 bra 	BB95_12;

	cvta.to.global.u64 	%rd21, %rd6;
	add.s64 	%rd23, %rd21, %rd19;
	ld.global.f32 	%f12, [%rd23];
	setp.leu.f32	%p4, %f12, %f1;
	@%p4 bra 	BB95_12;

	shl.b32 	%r5, %r2, 1;
	cvta.to.global.u64 	%rd24, %rd9;
	mul.wide.s32 	%rd25, %r5, 4;
	add.s64 	%rd26, %rd24, %rd25;
	ld.global.f32 	%f2, [%rd26];
	ld.global.f32 	%f3, [%rd26+4];
	cvta.to.global.u64 	%rd27, %rd8;
	add.s64 	%rd28, %rd27, %rd25;
	ld.global.f32 	%f13, [%rd28+4];
	ld.global.f32 	%f14, [%rd28];
	setp.geu.f32	%p5, %f14, %f13;
	selp.u32	%r24, 1, 0, %p5;
	add.s32 	%r25, %r24, %r5;
	mul.wide.s32 	%rd29, %r25, 4;
	add.s64 	%rd30, %rd27, %rd29;
	ld.global.f32 	%f4, [%rd30];
	setp.lt.s32	%p6, %r4, 1;
	@%p6 bra 	BB95_14;

	setp.lt.s32	%p7, %r4, 3;
	add.s32 	%r26, %r10, -1;
	mul.lo.s32 	%r47, %r2, %r26;
	mul.lo.s32 	%r27, %r2, 3;
	cvta.to.global.u64 	%rd31, %rd11;
	mul.wide.s32 	%rd32, %r27, 4;
	add.s64 	%rd2, %rd31, %rd32;
	@%p7 bra 	BB95_7;
	bra.uni 	BB95_6;

BB95_7:
	shl.b32 	%r40, %r3, 1;
	add.s32 	%r41, %r40, 2;
	cvta.to.global.u64 	%rd36, %rd7;
	mul.wide.s32 	%rd37, %r41, 4;
	add.s64 	%rd38, %rd36, %rd37;
	cvta.to.global.u64 	%rd39, %rd10;
	add.s64 	%rd41, %rd39, %rd16;
	ld.global.f32 	%f31, [%rd41];
	mul.f32 	%f32, %f4, %f31;
	ld.global.f32 	%f33, [%rd38];
	add.f32 	%f34, %f33, %f33;
	ld.global.f32 	%f35, [%rd38+8];
	ld.global.f32 	%f36, [%rd38+4];
	add.f32 	%f37, %f36, %f35;
	mul.f32 	%f38, %f3, %f37;
	fma.rn.f32 	%f39, %f2, %f34, %f38;
	mul.f32 	%f6, %f32, %f39;
	ld.global.f32 	%f40, [%rd38+12];
	add.f32 	%f41, %f40, %f40;
	mul.f32 	%f42, %f3, %f41;
	fma.rn.f32 	%f43, %f2, %f37, %f42;
	mul.f32 	%f7, %f32, %f43;
	setp.eq.s32	%p9, %r4, 1;
	@%p9 bra 	BB95_9;
	bra.uni 	BB95_8;

BB95_9:
	neg.f32 	%f61, %f6;
	bra.uni 	BB95_10;

BB95_12:
	setp.lt.s32	%p13, %r4, 1;
	@%p13 bra 	BB95_14;

	cvt.u32.u64	%r42, %rd1;
	add.s32 	%r43, %r10, -1;
	mad.lo.s32 	%r44, %r42, %r43, %r4;
	add.s32 	%r45, %r44, -1;
	cvta.to.global.u64 	%rd55, %rd3;
	mul.wide.s32 	%rd56, %r45, 4;
	add.s64 	%rd57, %rd55, %rd56;
	mov.u32 	%r46, 0;
	st.global.u32 	[%rd57], %r46;

BB95_14:
	ret;

BB95_6:
	ld.global.f32 	%f15, [%rd2];
	shl.b32 	%r38, %r1, 1;
	cvta.to.global.u64 	%rd33, %rd7;
	mul.wide.s32 	%rd34, %r38, 4;
	add.s64 	%rd35, %rd33, %rd34;
	ld.global.f32 	%f16, [%rd35];
	ld.global.f32 	%f17, [%rd35+4];
	ld.global.f32 	%f18, [%rd2+4];
	mul.f32 	%f19, %f18, %f17;
	fma.rn.f32 	%f20, %f15, %f16, %f19;
	ld.global.f32 	%f21, [%rd2+8];
	mul.f32 	%f22, %f21, %f17;
	fma.rn.f32 	%f23, %f18, %f16, %f22;
	mul.f32 	%f24, %f3, %f23;
	fma.rn.f32 	%f25, %f2, %f20, %f24;
	mul.f32 	%f26, %f4, %f25;
	neg.f32 	%f27, %f26;
	mul.f32 	%f28, %f3, %f17;
	fma.rn.f32 	%f29, %f2, %f16, %f28;
	mul.f32 	%f30, %f29, %f27;
	setp.gt.f32	%p8, %f30, 0f00000000;
	selp.f32	%f61, 0f00000000, %f27, %p8;
	add.s32 	%r39, %r47, %r4;
	add.s32 	%r47, %r39, -1;
	bra.uni 	BB95_10;

BB95_8:
	neg.f32 	%f61, %f7;
	add.s32 	%r47, %r47, 1;

BB95_10:
	cvta.to.global.u64 	%rd42, %rd3;
	mul.wide.s32 	%rd43, %r47, 4;
	add.s64 	%rd44, %rd42, %rd43;
	st.global.f32 	[%rd44], %f61;
	setp.ne.s32	%p10, %r4, 1;
	@%p10 bra 	BB95_14;

	cvta.to.global.u64 	%rd45, %rd12;
	add.s64 	%rd47, %rd45, %rd16;
	cvta.to.global.u64 	%rd48, %rd13;
	add.s64 	%rd49, %rd48, %rd16;
	ld.global.f32 	%f44, [%rd49];
	ld.global.f32 	%f45, [%rd47];
	mul.f32 	%f46, %f45, %f44;
	cvta.to.global.u64 	%rd50, %rd10;
	add.s64 	%rd51, %rd50, %rd16;
	ld.global.f32 	%f47, [%rd51];
	add.f32 	%f48, %f47, %f47;
	setp.gt.f32	%p11, %f48, 0f34000000;
	selp.f32	%f49, %f48, 0f34000000, %p11;
	div.rn.f32 	%f50, %f46, %f49;
	cvta.to.global.u64 	%rd52, %rd4;
	add.s64 	%rd54, %rd52, %rd25;
	st.global.f32 	[%rd54], %f50;
	ld.global.f32 	%f51, [%rd2];
	mul.f32 	%f52, %f2, %f51;
	abs.f32 	%f53, %f52;
	ld.global.f32 	%f54, [%rd2+8];
	mul.f32 	%f55, %f3, %f54;
	abs.f32 	%f56, %f55;
	add.f32 	%f57, %f53, %f56;
	add.f32 	%f58, %f57, %f57;
	setp.gt.f32	%p12, %f58, 0f34000000;
	selp.f32	%f59, %f58, 0f34000000, %p12;
	div.rn.f32 	%f60, %f46, %f59;
	st.global.f32 	[%rd54+4], %f60;
	bra.uni 	BB95_14;
}

	// .globl	gpu_source_bot_drag_mann
.visible .entry gpu_source_bot_drag_mann(
	.param .u64 gpu_source_bot_drag_mann_param_0,
	.param .u64 gpu_source_bot_drag_mann_param_1,
	.param .u64 gpu_source_bot_drag_mann_param_2,
	.param .u64 gpu_source_bot_drag_mann_param_3,
	.param .u64 gpu_source_bot_drag_mann_param_4,
	.param .u64 gpu_source_bot_drag_mann_param_5,
	.param .u64 gpu_source_bot_drag_mann_param_6,
	.param .u32 gpu_source_bot_drag_mann_param_7,
	.param .u32 gpu_source_bot_drag_mann_param_8
)
{
	.reg .pred 	%p<26>;
	.reg .f32 	%f<185>;
	.reg .b32 	%r<49>;
	.reg .f64 	%fd<15>;
	.reg .b64 	%rd<35>;


	ld.param.u64 	%rd4, [gpu_source_bot_drag_mann_param_0];
	ld.param.u64 	%rd5, [gpu_source_bot_drag_mann_param_1];
	ld.param.u64 	%rd6, [gpu_source_bot_drag_mann_param_2];
	ld.param.u64 	%rd7, [gpu_source_bot_drag_mann_param_3];
	ld.param.u64 	%rd8, [gpu_source_bot_drag_mann_param_4];
	ld.param.u32 	%r3, [gpu_source_bot_drag_mann_param_7];
	ld.param.u32 	%r4, [gpu_source_bot_drag_mann_param_8];
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ctaid.y;
	mov.u32 	%r7, %tid.y;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	mov.u32 	%r9, %nctaid.x;
	mov.u32 	%r10, %ctaid.x;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	mad.lo.s32 	%r1, %r11, %r12, %r13;
	setp.ge.s32	%p3, %r1, %r4;
	@%p3 bra 	BB96_21;

	cvta.to.global.u64 	%rd11, %rd5;
	cvta.to.global.u64 	%rd12, %rd4;
	cvta.to.global.u64 	%rd13, %rd8;
	cvta.to.global.u64 	%rd14, %rd7;
	mul.wide.s32 	%rd15, %r1, 4;
	add.s64 	%rd16, %rd14, %rd15;
	cvta.to.global.u64 	%rd17, %rd6;
	add.s64 	%rd18, %rd17, %rd15;
	ld.global.u32 	%r14, [%rd16];
	ld.global.u32 	%r15, [%rd18];
	add.s32 	%r16, %r14, %r15;
	add.s32 	%r2, %r16, -2;
	mul.lo.s32 	%r17, %r2, %r3;
	mul.wide.s32 	%rd19, %r17, 4;
	add.s64 	%rd1, %rd13, %rd19;
	ld.const.f32 	%f27, [dc_hDry];
	ld.global.f32 	%f1, [%rd1];
	setp.gt.f32	%p4, %f1, %f27;
	add.s64 	%rd2, %rd12, %rd15;
	add.s64 	%rd3, %rd11, %rd15;
	@%p4 bra 	BB96_3;
	bra.uni 	BB96_2;

BB96_3:
	mov.f32 	%f30, 0f3DAAAAAB;
	cvt.rzi.f32.f32	%f31, %f30;
	fma.rn.f32 	%f32, %f31, 0fC0000000, 0f3E2AAAAB;
	abs.f32 	%f3, %f32;
	abs.f32 	%f4, %f1;
	setp.lt.f32	%p5, %f4, 0f00800000;
	mul.f32 	%f33, %f4, 0f4B800000;
	selp.f32	%f34, 0fC3170000, 0fC2FE0000, %p5;
	selp.f32	%f35, %f33, %f4, %p5;
	mov.b32 	 %r19, %f35;
	and.b32  	%r20, %r19, 8388607;
	or.b32  	%r21, %r20, 1065353216;
	mov.b32 	 %f36, %r21;
	shr.u32 	%r22, %r19, 23;
	cvt.rn.f32.u32	%f37, %r22;
	add.f32 	%f38, %f34, %f37;
	setp.gt.f32	%p6, %f36, 0f3FB504F3;
	mul.f32 	%f39, %f36, 0f3F000000;
	add.f32 	%f40, %f38, 0f3F800000;
	selp.f32	%f41, %f39, %f36, %p6;
	selp.f32	%f42, %f40, %f38, %p6;
	add.f32 	%f43, %f41, 0fBF800000;
	add.f32 	%f29, %f41, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f28,%f29;
	// inline asm
	add.f32 	%f44, %f43, %f43;
	mul.f32 	%f45, %f28, %f44;
	mul.f32 	%f46, %f45, %f45;
	mov.f32 	%f47, 0f3C4CAF63;
	mov.f32 	%f48, 0f3B18F0FE;
	fma.rn.f32 	%f49, %f48, %f46, %f47;
	mov.f32 	%f50, 0f3DAAAABD;
	fma.rn.f32 	%f51, %f49, %f46, %f50;
	mul.rn.f32 	%f52, %f51, %f46;
	mul.rn.f32 	%f53, %f52, %f45;
	sub.f32 	%f54, %f43, %f45;
	neg.f32 	%f55, %f45;
	add.f32 	%f56, %f54, %f54;
	fma.rn.f32 	%f57, %f55, %f43, %f56;
	mul.rn.f32 	%f58, %f28, %f57;
	add.f32 	%f59, %f53, %f45;
	sub.f32 	%f60, %f45, %f59;
	add.f32 	%f61, %f53, %f60;
	add.f32 	%f62, %f58, %f61;
	add.f32 	%f63, %f59, %f62;
	sub.f32 	%f64, %f59, %f63;
	add.f32 	%f65, %f62, %f64;
	mov.f32 	%f66, 0f3F317200;
	mul.rn.f32 	%f67, %f42, %f66;
	mov.f32 	%f68, 0f35BFBE8E;
	mul.rn.f32 	%f69, %f42, %f68;
	add.f32 	%f70, %f67, %f63;
	sub.f32 	%f71, %f67, %f70;
	add.f32 	%f72, %f63, %f71;
	add.f32 	%f73, %f65, %f72;
	add.f32 	%f74, %f69, %f73;
	add.f32 	%f75, %f70, %f74;
	sub.f32 	%f76, %f70, %f75;
	add.f32 	%f77, %f74, %f76;
	mov.f32 	%f78, 0f3E2AAAAB;
	mul.rn.f32 	%f5, %f78, %f75;
	neg.f32 	%f79, %f5;
	fma.rn.f32 	%f80, %f78, %f75, %f79;
	fma.rn.f32 	%f81, %f78, %f77, %f80;
	mov.f32 	%f82, 0f00000000;
	fma.rn.f32 	%f6, %f82, %f75, %f81;
	add.rn.f32 	%f7, %f5, %f6;
	mov.b32 	 %r23, %f7;
	setp.eq.s32	%p1, %r23, 1118925336;
	add.s32 	%r24, %r23, -1;
	mov.b32 	 %f83, %r24;
	selp.f32	%f84, %f83, %f7, %p1;
	mov.f32 	%f85, 0f3FB8AA3B;
	mul.rn.f32 	%f86, %f84, %f85;
	cvt.rzi.f32.f32	%f87, %f86;
	abs.f32 	%f88, %f87;
	setp.gt.f32	%p7, %f88, 0f42FC0000;
	mov.b32 	 %r25, %f87;
	and.b32  	%r26, %r25, -2147483648;
	or.b32  	%r27, %r26, 1123811328;
	mov.b32 	 %f89, %r27;
	selp.f32	%f90, %f89, %f87, %p7;
	mov.f32 	%f91, 0fBF317218;
	fma.rn.f32 	%f92, %f90, %f91, %f84;
	mov.f32 	%f93, 0f3102E308;
	fma.rn.f32 	%f94, %f90, %f93, %f92;
	mul.f32 	%f95, %f94, 0f3FB8AA3B;
	add.f32 	%f96, %f90, 0f4B40007F;
	mov.b32 	 %r28, %f96;
	shl.b32 	%r29, %r28, 23;
	mov.b32 	 %f97, %r29;
	ex2.approx.ftz.f32 	%f98, %f95;
	mul.f32 	%f180, %f98, %f97;
	setp.eq.f32	%p8, %f180, 0f7F800000;
	@%p8 bra 	BB96_5;

	neg.f32 	%f99, %f7;
	add.rn.f32 	%f100, %f5, %f99;
	add.rn.f32 	%f101, %f100, %f6;
	add.f32 	%f102, %f101, 0f37000000;
	selp.f32	%f103, %f102, %f101, %p1;
	fma.rn.f32 	%f180, %f180, %f103, %f180;

BB96_5:
	setp.lt.f32	%p9, %f1, 0f00000000;
	setp.eq.f32	%p10, %f3, 0f3F800000;
	and.pred  	%p2, %p9, %p10;
	mov.b32 	 %r30, %f180;
	xor.b32  	%r31, %r30, -2147483648;
	mov.b32 	 %f104, %r31;
	selp.f32	%f182, %f104, %f180, %p2;
	setp.eq.f32	%p11, %f1, 0f00000000;
	@%p11 bra 	BB96_8;
	bra.uni 	BB96_6;

BB96_8:
	add.f32 	%f107, %f1, %f1;
	selp.f32	%f182, %f107, 0f00000000, %p10;
	bra.uni 	BB96_9;

BB96_2:
	mov.u32 	%r18, 0;
	st.global.u32 	[%rd2], %r18;
	st.global.u32 	[%rd3], %r18;
	bra.uni 	BB96_21;

BB96_6:
	setp.geu.f32	%p12, %f1, 0f00000000;
	@%p12 bra 	BB96_9;

	mov.f32 	%f179, 0f3E2AAAAB;
	cvt.rzi.f32.f32	%f106, %f179;
	setp.neu.f32	%p13, %f106, 0f3E2AAAAB;
	selp.f32	%f182, 0f7FFFFFFF, %f182, %p13;

BB96_9:
	add.f32 	%f108, %f4, 0f3E2AAAAB;
	mov.b32 	 %r32, %f108;
	setp.lt.s32	%p15, %r32, 2139095040;
	@%p15 bra 	BB96_14;

	setp.gtu.f32	%p16, %f4, 0f7F800000;
	@%p16 bra 	BB96_13;
	bra.uni 	BB96_11;

BB96_13:
	add.f32 	%f182, %f1, 0f3E2AAAAB;
	bra.uni 	BB96_14;

BB96_11:
	setp.neu.f32	%p17, %f4, 0f7F800000;
	@%p17 bra 	BB96_14;

	selp.f32	%f182, 0fFF800000, 0f7F800000, %p2;

BB96_14:
	mov.f32 	%f177, 0f3FB8AA3B;
	ld.const.f32 	%f176, [dc_kappa];
	ld.param.u64 	%rd26, [gpu_source_bot_drag_mann_param_5];
	cvta.to.global.u64 	%rd20, %rd26;
	setp.eq.f32	%p18, %f1, 0f3F800000;
	selp.f32	%f109, 0f3F800000, %f182, %p18;
	mul.f32 	%f110, %f176, %f109;
	neg.f32 	%f111, %f110;
	add.s64 	%rd22, %rd20, %rd15;
	ld.global.f32 	%f112, [%rd22];
	ld.const.f32 	%f113, [dc_sqrtg];
	mul.f32 	%f114, %f113, %f112;
	div.rn.f32 	%f115, %f111, %f114;
	mov.f32 	%f116, 0f3F000000;
	mov.f32 	%f117, 0f3BBB989D;
	fma.rn.f32 	%f118, %f115, %f117, %f116;
	cvt.sat.f32.f32	%f119, %f118;
	mov.f32 	%f120, 0f4B400001;
	mov.f32 	%f121, 0f437C0000;
	fma.rm.f32 	%f122, %f119, %f121, %f120;
	add.f32 	%f123, %f122, 0fCB40007F;
	neg.f32 	%f124, %f123;
	fma.rn.f32 	%f126, %f115, %f177, %f124;
	mov.f32 	%f127, 0f32A57060;
	fma.rn.f32 	%f128, %f115, %f127, %f126;
	mov.b32 	 %r33, %f122;
	shl.b32 	%r34, %r33, 23;
	mov.b32 	 %f129, %r34;
	ex2.approx.ftz.f32 	%f130, %f128;
	mul.f32 	%f131, %f130, %f129;
	cvt.f64.f32	%fd4, %f131;
	cvt.f64.f32	%fd5, %f1;
	mul.f64 	%fd6, %fd5, 0d4026000000000000;
	mul.f64 	%fd7, %fd6, %fd4;
	cvt.rn.f32.f64	%f18, %fd7;
	mov.f64 	%fd14, 0d3E80000000000000;
	setp.leu.f32	%p19, %f18, 0f34000000;
	@%p19 bra 	BB96_16;

	cvt.f64.f32	%fd14, %f18;

BB96_16:
	ld.const.f32 	%f132, [dc_h3d];
	setp.leu.f32	%p20, %f1, %f132;
	mov.f32 	%f183, %f1;
	@%p20 bra 	BB96_18;

	ld.param.u64 	%rd34, [gpu_source_bot_drag_mann_param_6];
	cvta.to.global.u64 	%rd23, %rd34;
	mul.wide.s32 	%rd24, %r2, 4;
	add.s64 	%rd25, %rd23, %rd24;
	ld.global.f32 	%f183, [%rd25];

BB96_18:
	div.rn.f64 	%fd8, %fd14, 0d4024000000000000;
	cvt.f64.f32	%fd9, %f183;
	setp.gt.f64	%p21, %fd9, %fd8;
	selp.f64	%fd10, %fd9, %fd8, %p21;
	cvt.rn.f32.f64	%f21, %fd10;
	ld.global.f32 	%f133, [%rd1+4];
	ld.global.f32 	%f134, [%rd1+8];
	mul.f32 	%f135, %f134, %f134;
	fma.rn.f32 	%f136, %f133, %f133, %f135;
	sqrt.rn.f32 	%f137, %f136;
	div.rn.f32 	%f22, %f137, %f1;
	cvt.f64.f32	%fd11, %f21;
	mul.f64 	%fd12, %fd11, 0d4026000000000000;
	div.rn.f64 	%fd13, %fd12, %fd14;
	cvt.rn.f32.f64	%f138, %fd13;
	setp.lt.f32	%p22, %f138, 0f00800000;
	mul.f32 	%f139, %f138, 0f4B000000;
	selp.f32	%f23, %f139, %f138, %p22;
	selp.f32	%f140, 0fC1B80000, 0f00000000, %p22;
	mov.b32 	 %r35, %f23;
	add.s32 	%r36, %r35, -1059760811;
	and.b32  	%r37, %r36, -8388608;
	sub.s32 	%r38, %r35, %r37;
	mov.b32 	 %f141, %r38;
	cvt.rn.f32.s32	%f142, %r37;
	mov.f32 	%f143, 0f34000000;
	fma.rn.f32 	%f144, %f142, %f143, %f140;
	add.f32 	%f145, %f141, 0fBF800000;
	mov.f32 	%f146, 0f3E1039F6;
	mov.f32 	%f147, 0fBE055027;
	fma.rn.f32 	%f148, %f147, %f145, %f146;
	mov.f32 	%f149, 0fBDF8CDCC;
	fma.rn.f32 	%f150, %f148, %f145, %f149;
	mov.f32 	%f151, 0f3E0F2955;
	fma.rn.f32 	%f152, %f150, %f145, %f151;
	mov.f32 	%f153, 0fBE2AD8B9;
	fma.rn.f32 	%f154, %f152, %f145, %f153;
	mov.f32 	%f155, 0f3E4CED0B;
	fma.rn.f32 	%f156, %f154, %f145, %f155;
	mov.f32 	%f157, 0fBE7FFF22;
	fma.rn.f32 	%f158, %f156, %f145, %f157;
	mov.f32 	%f159, 0f3EAAAA78;
	fma.rn.f32 	%f160, %f158, %f145, %f159;
	mov.f32 	%f161, 0fBF000000;
	fma.rn.f32 	%f162, %f160, %f145, %f161;
	mul.f32 	%f163, %f145, %f162;
	fma.rn.f32 	%f164, %f163, %f145, %f145;
	mov.f32 	%f165, 0f3F317218;
	fma.rn.f32 	%f184, %f144, %f165, %f164;
	setp.lt.u32	%p23, %r35, 2139095040;
	@%p23 bra 	BB96_20;

	mov.f32 	%f166, 0f7F800000;
	fma.rn.f32 	%f184, %f23, %f166, %f166;

BB96_20:
	mov.u32 	%r48, %tid.y;
	mov.u32 	%r47, %ctaid.y;
	mov.u32 	%r46, %ntid.y;
	mov.u32 	%r45, %ctaid.x;
	mov.u32 	%r44, %nctaid.x;
	mad.lo.s32 	%r43, %r46, %r47, %r48;
	mov.u32 	%r42, %tid.x;
	mov.u32 	%r41, %ntid.x;
	mad.lo.s32 	%r40, %r43, %r44, %r45;
	mad.lo.s32 	%r39, %r40, %r41, %r42;
	mul.wide.s32 	%rd33, %r39, 4;
	ld.const.f32 	%f178, [dc_kappa];
	ld.param.u64 	%rd32, [gpu_source_bot_drag_mann_param_1];
	cvta.to.global.u64 	%rd31, %rd32;
	add.s64 	%rd30, %rd31, %rd33;
	ld.param.u64 	%rd29, [gpu_source_bot_drag_mann_param_0];
	cvta.to.global.u64 	%rd28, %rd29;
	add.s64 	%rd27, %rd28, %rd33;
	setp.eq.f32	%p24, %f23, 0f00000000;
	selp.f32	%f167, 0fFF800000, %f184, %p24;
	setp.gt.f32	%p25, %f167, 0f34000000;
	selp.f32	%f168, %f167, 0f34000000, %p25;
	div.rn.f32 	%f169, %f178, %f168;
	mul.f32 	%f170, %f169, %f169;
	mul.f32 	%f171, %f22, %f170;
	neg.f32 	%f172, %f171;
	div.rn.f32 	%f173, %f172, %f21;
	st.global.f32 	[%rd27], %f173;
	sqrt.rn.f32 	%f174, %f170;
	mul.f32 	%f175, %f22, %f174;
	st.global.f32 	[%rd30], %f175;

BB96_21:
	ret;
}

	// .globl	gpu_source_bot_drag_ks
.visible .entry gpu_source_bot_drag_ks(
	.param .u64 gpu_source_bot_drag_ks_param_0,
	.param .u64 gpu_source_bot_drag_ks_param_1,
	.param .u64 gpu_source_bot_drag_ks_param_2,
	.param .u64 gpu_source_bot_drag_ks_param_3,
	.param .u64 gpu_source_bot_drag_ks_param_4,
	.param .u64 gpu_source_bot_drag_ks_param_5,
	.param .u64 gpu_source_bot_drag_ks_param_6,
	.param .u32 gpu_source_bot_drag_ks_param_7,
	.param .u32 gpu_source_bot_drag_ks_param_8
)
{
	.reg .pred 	%p<9>;
	.reg .f32 	%f<59>;
	.reg .b32 	%r<23>;
	.reg .f64 	%fd<8>;
	.reg .b64 	%rd<26>;


	ld.param.u64 	%rd5, [gpu_source_bot_drag_ks_param_0];
	ld.param.u64 	%rd6, [gpu_source_bot_drag_ks_param_1];
	ld.param.u64 	%rd7, [gpu_source_bot_drag_ks_param_2];
	ld.param.u64 	%rd8, [gpu_source_bot_drag_ks_param_3];
	ld.param.u64 	%rd9, [gpu_source_bot_drag_ks_param_4];
	ld.param.u64 	%rd10, [gpu_source_bot_drag_ks_param_5];
	ld.param.u64 	%rd11, [gpu_source_bot_drag_ks_param_6];
	ld.param.u32 	%r3, [gpu_source_bot_drag_ks_param_7];
	ld.param.u32 	%r4, [gpu_source_bot_drag_ks_param_8];
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ctaid.y;
	mov.u32 	%r7, %tid.y;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	mov.u32 	%r9, %nctaid.x;
	mov.u32 	%r10, %ctaid.x;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	mad.lo.s32 	%r1, %r11, %r12, %r13;
	setp.ge.s32	%p1, %r1, %r4;
	@%p1 bra 	BB97_8;

	cvta.to.global.u64 	%rd12, %rd6;
	cvta.to.global.u64 	%rd13, %rd5;
	cvta.to.global.u64 	%rd14, %rd9;
	cvta.to.global.u64 	%rd1, %rd10;
	cvta.to.global.u64 	%rd15, %rd8;
	mul.wide.s32 	%rd16, %r1, 4;
	add.s64 	%rd17, %rd15, %rd16;
	cvta.to.global.u64 	%rd18, %rd7;
	add.s64 	%rd19, %rd18, %rd16;
	ld.global.u32 	%r14, [%rd17];
	ld.global.u32 	%r15, [%rd19];
	add.s32 	%r16, %r14, %r15;
	add.s32 	%r2, %r16, -2;
	mul.lo.s32 	%r17, %r2, %r3;
	mul.wide.s32 	%rd20, %r17, 4;
	add.s64 	%rd2, %rd14, %rd20;
	ld.const.f32 	%f11, [dc_hDry];
	ld.global.f32 	%f1, [%rd2];
	setp.gt.f32	%p2, %f1, %f11;
	add.s64 	%rd3, %rd13, %rd16;
	add.s64 	%rd4, %rd12, %rd16;
	@%p2 bra 	BB97_3;
	bra.uni 	BB97_2;

BB97_3:
	add.s64 	%rd22, %rd1, %rd16;
	ld.global.f32 	%f2, [%rd22];
	ld.const.f32 	%f12, [dc_h3d];
	setp.leu.f32	%p3, %f1, %f12;
	mov.f32 	%f57, %f1;
	@%p3 bra 	BB97_5;

	cvta.to.global.u64 	%rd23, %rd11;
	mul.wide.s32 	%rd24, %r2, 4;
	add.s64 	%rd25, %rd23, %rd24;
	ld.global.f32 	%f57, [%rd25];

BB97_5:
	cvt.f64.f32	%fd1, %f2;
	div.rn.f64 	%fd2, %fd1, 0d4024000000000000;
	cvt.f64.f32	%fd3, %f57;
	setp.gt.f64	%p4, %fd3, %fd2;
	selp.f64	%fd4, %fd3, %fd2, %p4;
	cvt.rn.f32.f64	%f5, %fd4;
	ld.global.f32 	%f13, [%rd2+4];
	ld.global.f32 	%f14, [%rd2+8];
	mul.f32 	%f15, %f14, %f14;
	fma.rn.f32 	%f16, %f13, %f13, %f15;
	sqrt.rn.f32 	%f17, %f16;
	div.rn.f32 	%f6, %f17, %f1;
	cvt.f64.f32	%fd5, %f5;
	mul.f64 	%fd6, %fd5, 0d4026000000000000;
	div.rn.f64 	%fd7, %fd6, %fd1;
	cvt.rn.f32.f64	%f18, %fd7;
	setp.lt.f32	%p5, %f18, 0f00800000;
	mul.f32 	%f19, %f18, 0f4B000000;
	selp.f32	%f7, %f19, %f18, %p5;
	selp.f32	%f20, 0fC1B80000, 0f00000000, %p5;
	mov.b32 	 %r19, %f7;
	add.s32 	%r20, %r19, -1059760811;
	and.b32  	%r21, %r20, -8388608;
	sub.s32 	%r22, %r19, %r21;
	mov.b32 	 %f21, %r22;
	cvt.rn.f32.s32	%f22, %r21;
	mov.f32 	%f23, 0f34000000;
	fma.rn.f32 	%f24, %f22, %f23, %f20;
	add.f32 	%f25, %f21, 0fBF800000;
	mov.f32 	%f26, 0f3E1039F6;
	mov.f32 	%f27, 0fBE055027;
	fma.rn.f32 	%f28, %f27, %f25, %f26;
	mov.f32 	%f29, 0fBDF8CDCC;
	fma.rn.f32 	%f30, %f28, %f25, %f29;
	mov.f32 	%f31, 0f3E0F2955;
	fma.rn.f32 	%f32, %f30, %f25, %f31;
	mov.f32 	%f33, 0fBE2AD8B9;
	fma.rn.f32 	%f34, %f32, %f25, %f33;
	mov.f32 	%f35, 0f3E4CED0B;
	fma.rn.f32 	%f36, %f34, %f25, %f35;
	mov.f32 	%f37, 0fBE7FFF22;
	fma.rn.f32 	%f38, %f36, %f25, %f37;
	mov.f32 	%f39, 0f3EAAAA78;
	fma.rn.f32 	%f40, %f38, %f25, %f39;
	mov.f32 	%f41, 0fBF000000;
	fma.rn.f32 	%f42, %f40, %f25, %f41;
	mul.f32 	%f43, %f25, %f42;
	fma.rn.f32 	%f44, %f43, %f25, %f25;
	mov.f32 	%f45, 0f3F317218;
	fma.rn.f32 	%f58, %f24, %f45, %f44;
	setp.lt.u32	%p6, %r19, 2139095040;
	@%p6 bra 	BB97_7;

	mov.f32 	%f46, 0f7F800000;
	fma.rn.f32 	%f58, %f7, %f46, %f46;

BB97_7:
	setp.eq.f32	%p7, %f7, 0f00000000;
	selp.f32	%f47, 0fFF800000, %f58, %p7;
	setp.gt.f32	%p8, %f47, 0f34000000;
	selp.f32	%f48, %f47, 0f34000000, %p8;
	ld.const.f32 	%f49, [dc_kappa];
	div.rn.f32 	%f50, %f49, %f48;
	mul.f32 	%f51, %f50, %f50;
	mul.f32 	%f52, %f6, %f51;
	neg.f32 	%f53, %f52;
	div.rn.f32 	%f54, %f53, %f5;
	st.global.f32 	[%rd3], %f54;
	sqrt.rn.f32 	%f55, %f51;
	mul.f32 	%f56, %f6, %f55;
	st.global.f32 	[%rd4], %f56;
	bra.uni 	BB97_8;

BB97_2:
	mov.u32 	%r18, 0;
	st.global.u32 	[%rd3], %r18;
	st.global.u32 	[%rd4], %r18;

BB97_8:
	ret;
}

	// .globl	gpu_source_bot_drag_bio
.visible .entry gpu_source_bot_drag_bio(
	.param .u64 gpu_source_bot_drag_bio_param_0,
	.param .u64 gpu_source_bot_drag_bio_param_1,
	.param .u64 gpu_source_bot_drag_bio_param_2,
	.param .u64 gpu_source_bot_drag_bio_param_3,
	.param .u64 gpu_source_bot_drag_bio_param_4,
	.param .u64 gpu_source_bot_drag_bio_param_5,
	.param .u64 gpu_source_bot_drag_bio_param_6,
	.param .u32 gpu_source_bot_drag_bio_param_7,
	.param .u32 gpu_source_bot_drag_bio_param_8
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<24>;
	.reg .b32 	%r<18>;
	.reg .f64 	%fd<2>;
	.reg .b64 	%rd<27>;


	ld.param.u64 	%rd2, [gpu_source_bot_drag_bio_param_0];
	ld.param.u64 	%rd3, [gpu_source_bot_drag_bio_param_1];
	ld.param.u64 	%rd4, [gpu_source_bot_drag_bio_param_2];
	ld.param.u64 	%rd5, [gpu_source_bot_drag_bio_param_3];
	ld.param.u64 	%rd6, [gpu_source_bot_drag_bio_param_4];
	ld.param.u64 	%rd7, [gpu_source_bot_drag_bio_param_5];
	ld.param.u64 	%rd8, [gpu_source_bot_drag_bio_param_6];
	ld.param.u32 	%r3, [gpu_source_bot_drag_bio_param_7];
	ld.param.u32 	%r4, [gpu_source_bot_drag_bio_param_8];
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ctaid.y;
	mov.u32 	%r7, %tid.y;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	mov.u32 	%r9, %nctaid.x;
	mov.u32 	%r10, %ctaid.x;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	mad.lo.s32 	%r1, %r11, %r12, %r13;
	setp.ge.s32	%p1, %r1, %r4;
	@%p1 bra 	BB98_6;

	cvta.to.global.u64 	%rd9, %rd6;
	cvta.to.global.u64 	%rd10, %rd5;
	mul.wide.s32 	%rd11, %r1, 4;
	add.s64 	%rd12, %rd10, %rd11;
	cvta.to.global.u64 	%rd13, %rd4;
	add.s64 	%rd14, %rd13, %rd11;
	ld.global.u32 	%r14, [%rd12];
	ld.global.u32 	%r15, [%rd14];
	add.s32 	%r16, %r14, %r15;
	add.s32 	%r2, %r16, -2;
	mul.lo.s32 	%r17, %r2, %r3;
	mul.wide.s32 	%rd15, %r17, 4;
	add.s64 	%rd1, %rd9, %rd15;
	ld.const.f32 	%f6, [dc_hDry];
	ld.global.f32 	%f1, [%rd1];
	setp.leu.f32	%p2, %f1, %f6;
	@%p2 bra 	BB98_6;

	ld.const.f32 	%f7, [dc_h3d];
	setp.leu.f32	%p3, %f1, %f7;
	mov.f32 	%f23, %f1;
	@%p3 bra 	BB98_4;

	cvta.to.global.u64 	%rd16, %rd8;
	mul.wide.s32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.f32 	%f23, [%rd18];

BB98_4:
	cvta.to.global.u64 	%rd19, %rd7;
	ld.global.f32 	%f8, [%rd1+4];
	ld.global.f32 	%f9, [%rd1+8];
	mul.f32 	%f10, %f9, %f9;
	fma.rn.f32 	%f4, %f8, %f8, %f10;
	mul.wide.s32 	%rd20, %r1, 8;
	add.s64 	%rd21, %rd19, %rd20;
	ld.global.f64 	%fd1, [%rd21];
	cvt.rn.f32.f64	%f5, %fd1;
	setp.leu.f32	%p4, %f5, 0f00000000;
	@%p4 bra 	BB98_6;

	cvta.to.global.u64 	%rd22, %rd3;
	cvta.to.global.u64 	%rd23, %rd2;
	sqrt.rn.f32 	%f11, %f4;
	div.rn.f32 	%f12, %f11, %f1;
	mul.f32 	%f13, %f12, %f5;
	div.rn.f32 	%f14, %f13, %f23;
	add.s64 	%rd25, %rd23, %rd11;
	ld.global.f32 	%f15, [%rd25];
	sub.f32 	%f16, %f15, %f14;
	st.global.f32 	[%rd25], %f16;
	setp.gt.f32	%p5, %f12, 0f34000000;
	selp.f32	%f17, %f12, 0f34000000, %p5;
	add.s64 	%rd26, %rd22, %rd11;
	ld.global.f32 	%f18, [%rd26];
	div.rn.f32 	%f19, %f18, %f17;
	fma.rn.f32 	%f20, %f19, %f19, %f5;
	sqrt.rn.f32 	%f21, %f20;
	mul.f32 	%f22, %f12, %f21;
	st.global.f32 	[%rd26], %f22;

BB98_6:
	ret;
}

	// .globl	gpu_source_surf_drag_ks
.visible .entry gpu_source_surf_drag_ks(
	.param .u64 gpu_source_surf_drag_ks_param_0,
	.param .u64 gpu_source_surf_drag_ks_param_1,
	.param .u64 gpu_source_surf_drag_ks_param_2,
	.param .u64 gpu_source_surf_drag_ks_param_3,
	.param .u64 gpu_source_surf_drag_ks_param_4,
	.param .u64 gpu_source_surf_drag_ks_param_5,
	.param .u32 gpu_source_surf_drag_ks_param_6,
	.param .u32 gpu_source_surf_drag_ks_param_7
)
{
	.reg .pred 	%p<11>;
	.reg .f32 	%f<63>;
	.reg .b32 	%r<22>;
	.reg .f64 	%fd<8>;
	.reg .b64 	%rd<23>;


	ld.param.u64 	%rd3, [gpu_source_surf_drag_ks_param_0];
	ld.param.u64 	%rd4, [gpu_source_surf_drag_ks_param_1];
	ld.param.u64 	%rd5, [gpu_source_surf_drag_ks_param_2];
	ld.param.u64 	%rd6, [gpu_source_surf_drag_ks_param_3];
	ld.param.u64 	%rd7, [gpu_source_surf_drag_ks_param_4];
	ld.param.u64 	%rd8, [gpu_source_surf_drag_ks_param_5];
	ld.param.u32 	%r4, [gpu_source_surf_drag_ks_param_6];
	ld.param.u32 	%r5, [gpu_source_surf_drag_ks_param_7];
	mov.u32 	%r6, %ntid.y;
	mov.u32 	%r7, %ctaid.y;
	mov.u32 	%r8, %tid.y;
	mad.lo.s32 	%r9, %r6, %r7, %r8;
	mov.u32 	%r10, %nctaid.x;
	mov.u32 	%r11, %ctaid.x;
	mad.lo.s32 	%r12, %r9, %r10, %r11;
	mov.u32 	%r13, %ntid.x;
	mov.u32 	%r14, %tid.x;
	mad.lo.s32 	%r1, %r12, %r13, %r14;
	setp.ge.s32	%p1, %r1, %r5;
	@%p1 bra 	BB99_8;

	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd6;
	cvta.to.global.u64 	%rd11, %rd7;
	mul.wide.s32 	%rd12, %r1, 4;
	add.s64 	%rd13, %rd11, %rd12;
	cvta.to.global.u64 	%rd14, %rd5;
	add.s64 	%rd15, %rd14, %rd12;
	ld.global.u32 	%r15, [%rd15];
	add.s32 	%r2, %r15, -1;
	mul.lo.s32 	%r3, %r2, %r4;
	mul.wide.s32 	%rd16, %r3, 4;
	add.s64 	%rd1, %rd10, %rd16;
	ld.const.f32 	%f12, [dc_hWet];
	ld.global.f32 	%f1, [%rd1];
	setp.gt.f32	%p2, %f1, %f12;
	ld.global.f32 	%f2, [%rd13];
	setp.gt.f32	%p3, %f2, 0f34000000;
	and.pred  	%p4, %p2, %p3;
	add.s64 	%rd2, %rd9, %rd12;
	@%p4 bra 	BB99_3;
	bra.uni 	BB99_2;

BB99_3:
	ld.const.f32 	%f13, [dc_h3d];
	setp.leu.f32	%p5, %f1, %f13;
	mov.f32 	%f61, %f1;
	@%p5 bra 	BB99_5;

	cvta.to.global.u64 	%rd17, %rd8;
	mul.wide.s32 	%rd18, %r2, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.global.f32 	%f61, [%rd19];

BB99_5:
	cvt.f64.f32	%fd1, %f2;
	div.rn.f64 	%fd2, %fd1, 0d4024000000000000;
	cvt.f64.f32	%fd3, %f61;
	setp.gt.f64	%p6, %fd3, %fd2;
	selp.f64	%fd4, %fd3, %fd2, %p6;
	cvt.rn.f32.f64	%f14, %fd4;
	ld.global.f32 	%f15, [%rd1+4];
	div.rn.f32 	%f5, %f15, %f1;
	ld.global.f32 	%f16, [%rd1+8];
	div.rn.f32 	%f6, %f16, %f1;
	mul.f32 	%f17, %f6, %f6;
	fma.rn.f32 	%f18, %f5, %f5, %f17;
	sqrt.rn.f32 	%f7, %f18;
	cvt.f64.f32	%fd5, %f14;
	mul.f64 	%fd6, %fd5, 0d4026000000000000;
	div.rn.f64 	%fd7, %fd6, %fd1;
	cvt.rn.f32.f64	%f19, %fd7;
	setp.lt.f32	%p7, %f19, 0f00800000;
	mul.f32 	%f20, %f19, 0f4B000000;
	selp.f32	%f8, %f20, %f19, %p7;
	selp.f32	%f21, 0fC1B80000, 0f00000000, %p7;
	mov.b32 	 %r17, %f8;
	add.s32 	%r18, %r17, -1059760811;
	and.b32  	%r19, %r18, -8388608;
	sub.s32 	%r20, %r17, %r19;
	mov.b32 	 %f22, %r20;
	cvt.rn.f32.s32	%f23, %r19;
	mov.f32 	%f24, 0f34000000;
	fma.rn.f32 	%f25, %f23, %f24, %f21;
	add.f32 	%f26, %f22, 0fBF800000;
	mov.f32 	%f27, 0f3E1039F6;
	mov.f32 	%f28, 0fBE055027;
	fma.rn.f32 	%f29, %f28, %f26, %f27;
	mov.f32 	%f30, 0fBDF8CDCC;
	fma.rn.f32 	%f31, %f29, %f26, %f30;
	mov.f32 	%f32, 0f3E0F2955;
	fma.rn.f32 	%f33, %f31, %f26, %f32;
	mov.f32 	%f34, 0fBE2AD8B9;
	fma.rn.f32 	%f35, %f33, %f26, %f34;
	mov.f32 	%f36, 0f3E4CED0B;
	fma.rn.f32 	%f37, %f35, %f26, %f36;
	mov.f32 	%f38, 0fBE7FFF22;
	fma.rn.f32 	%f39, %f37, %f26, %f38;
	mov.f32 	%f40, 0f3EAAAA78;
	fma.rn.f32 	%f41, %f39, %f26, %f40;
	mov.f32 	%f42, 0fBF000000;
	fma.rn.f32 	%f43, %f41, %f26, %f42;
	mul.f32 	%f44, %f26, %f43;
	fma.rn.f32 	%f45, %f44, %f26, %f26;
	mov.f32 	%f46, 0f3F317218;
	fma.rn.f32 	%f62, %f25, %f46, %f45;
	setp.lt.u32	%p8, %r17, 2139095040;
	@%p8 bra 	BB99_7;

	mov.f32 	%f47, 0f7F800000;
	fma.rn.f32 	%f62, %f8, %f47, %f47;

BB99_7:
	cvta.to.global.u64 	%rd20, %rd3;
	add.s32 	%r21, %r3, 1;
	setp.eq.f32	%p9, %f8, 0f00000000;
	selp.f32	%f48, 0fFF800000, %f62, %p9;
	setp.gt.f32	%p10, %f48, 0f34000000;
	selp.f32	%f49, %f48, 0f34000000, %p10;
	ld.const.f32 	%f50, [dc_kappa];
	div.rn.f32 	%f51, %f50, %f49;
	mul.f32 	%f52, %f51, %f51;
	mul.f32 	%f53, %f5, %f52;
	mul.wide.s32 	%rd21, %r21, 4;
	add.s64 	%rd22, %rd20, %rd21;
	ld.global.f32 	%f54, [%rd22];
	sub.f32 	%f55, %f54, %f53;
	st.global.f32 	[%rd22], %f55;
	mul.f32 	%f56, %f6, %f52;
	ld.global.f32 	%f57, [%rd22+4];
	sub.f32 	%f58, %f57, %f56;
	st.global.f32 	[%rd22+4], %f58;
	sqrt.rn.f32 	%f59, %f52;
	mul.f32 	%f60, %f7, %f59;
	st.global.f32 	[%rd2], %f60;
	bra.uni 	BB99_8;

BB99_2:
	mov.u32 	%r16, 0;
	st.global.u32 	[%rd2], %r16;

BB99_8:
	ret;
}

	// .globl	gpu_source_coriolis
.visible .entry gpu_source_coriolis(
	.param .u64 gpu_source_coriolis_param_0,
	.param .u64 gpu_source_coriolis_param_1,
	.param .u64 gpu_source_coriolis_param_2,
	.param .u32 gpu_source_coriolis_param_3,
	.param .u32 gpu_source_coriolis_param_4
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<15>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [gpu_source_coriolis_param_0];
	ld.param.u64 	%rd3, [gpu_source_coriolis_param_1];
	ld.param.u64 	%rd4, [gpu_source_coriolis_param_2];
	ld.param.u32 	%r3, [gpu_source_coriolis_param_3];
	ld.param.u32 	%r4, [gpu_source_coriolis_param_4];
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ctaid.y;
	mov.u32 	%r7, %tid.y;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	mov.u32 	%r9, %nctaid.x;
	mov.u32 	%r10, %ctaid.x;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	mad.lo.s32 	%r1, %r11, %r12, %r13;
	setp.ge.s32	%p1, %r1, %r4;
	@%p1 bra 	BB100_3;

	cvta.to.global.u64 	%rd5, %rd3;
	mul.lo.s32 	%r2, %r1, %r3;
	mul.wide.s32 	%rd6, %r2, 4;
	add.s64 	%rd1, %rd5, %rd6;
	ld.const.f32 	%f2, [dc_hWet];
	ld.global.f32 	%f1, [%rd1];
	setp.leu.f32	%p2, %f1, %f2;
	@%p2 bra 	BB100_3;

	cvta.to.global.u64 	%rd7, %rd2;
	cvta.to.global.u64 	%rd8, %rd4;
	mul.wide.s32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.f32 	%f3, [%rd10];
	div.rn.f32 	%f4, %f3, %f1;
	ld.global.f32 	%f5, [%rd1+4];
	add.s64 	%rd12, %rd7, %rd6;
	ld.const.f32 	%f6, [dc_fcor];
	ld.global.f32 	%f7, [%rd1+8];
	mul.f32 	%f8, %f7, %f6;
	ld.global.f32 	%f9, [%rd12+4];
	fma.rn.f32 	%f10, %f4, %f8, %f9;
	st.global.f32 	[%rd12+4], %f10;
	mul.f32 	%f11, %f5, %f6;
	mul.f32 	%f12, %f4, %f11;
	ld.global.f32 	%f13, [%rd12+8];
	sub.f32 	%f14, %f13, %f12;
	st.global.f32 	[%rd12+8], %f14;

BB100_3:
	ret;
}

	// .globl	gpu_source_coriolis_sph
.visible .entry gpu_source_coriolis_sph(
	.param .u64 gpu_source_coriolis_sph_param_0,
	.param .u64 gpu_source_coriolis_sph_param_1,
	.param .u64 gpu_source_coriolis_sph_param_2,
	.param .u64 gpu_source_coriolis_sph_param_3,
	.param .u64 gpu_source_coriolis_sph_param_4,
	.param .u32 gpu_source_coriolis_sph_param_5,
	.param .u32 gpu_source_coriolis_sph_param_6
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<15>;
	.reg .b32 	%r<16>;
	.reg .b64 	%rd<20>;


	ld.param.u64 	%rd2, [gpu_source_coriolis_sph_param_0];
	ld.param.u64 	%rd3, [gpu_source_coriolis_sph_param_1];
	ld.param.u64 	%rd4, [gpu_source_coriolis_sph_param_2];
	ld.param.u64 	%rd5, [gpu_source_coriolis_sph_param_3];
	ld.param.u64 	%rd6, [gpu_source_coriolis_sph_param_4];
	ld.param.u32 	%r3, [gpu_source_coriolis_sph_param_5];
	ld.param.u32 	%r4, [gpu_source_coriolis_sph_param_6];
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ctaid.y;
	mov.u32 	%r7, %tid.y;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	mov.u32 	%r9, %nctaid.x;
	mov.u32 	%r10, %ctaid.x;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	mad.lo.s32 	%r1, %r11, %r12, %r13;
	setp.ge.s32	%p1, %r1, %r4;
	@%p1 bra 	BB101_3;

	cvta.to.global.u64 	%rd7, %rd4;
	mul.lo.s32 	%r2, %r1, %r3;
	mul.wide.s32 	%rd8, %r2, 4;
	add.s64 	%rd1, %rd7, %rd8;
	ld.const.f32 	%f2, [dc_hWet];
	ld.global.f32 	%f1, [%rd1];
	setp.leu.f32	%p2, %f1, %f2;
	@%p2 bra 	BB101_3;

	cvta.to.global.u64 	%rd9, %rd2;
	cvta.to.global.u64 	%rd10, %rd5;
	cvta.to.global.u64 	%rd11, %rd6;
	cvta.to.global.u64 	%rd12, %rd3;
	mul.wide.s32 	%rd13, %r1, 4;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.u32 	%r14, [%rd14];
	add.s32 	%r15, %r14, -1;
	mul.wide.s32 	%rd15, %r15, 4;
	add.s64 	%rd16, %rd11, %rd15;
	add.s64 	%rd17, %rd10, %rd13;
	ld.global.f32 	%f3, [%rd17];
	div.rn.f32 	%f4, %f3, %f1;
	ld.global.f32 	%f5, [%rd1+4];
	add.s64 	%rd19, %rd9, %rd8;
	ld.global.f32 	%f6, [%rd1+8];
	ld.global.f32 	%f7, [%rd16];
	mul.f32 	%f8, %f7, %f6;
	ld.global.f32 	%f9, [%rd19+4];
	fma.rn.f32 	%f10, %f4, %f8, %f9;
	st.global.f32 	[%rd19+4], %f10;
	mul.f32 	%f11, %f7, %f5;
	mul.f32 	%f12, %f4, %f11;
	ld.global.f32 	%f13, [%rd19+8];
	sub.f32 	%f14, %f13, %f12;
	st.global.f32 	[%rd19+8], %f14;

BB101_3:
	ret;
}

	// .globl	gpu_source_wave_stress
.visible .entry gpu_source_wave_stress(
	.param .u64 gpu_source_wave_stress_param_0,
	.param .u64 gpu_source_wave_stress_param_1,
	.param .u64 gpu_source_wave_stress_param_2,
	.param .u64 gpu_source_wave_stress_param_3,
	.param .u64 gpu_source_wave_stress_param_4,
	.param .u32 gpu_source_wave_stress_param_5,
	.param .u32 gpu_source_wave_stress_param_6
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<18>;
	.reg .b32 	%r<16>;
	.reg .b64 	%rd<20>;


	ld.param.u64 	%rd2, [gpu_source_wave_stress_param_0];
	ld.param.u64 	%rd3, [gpu_source_wave_stress_param_1];
	ld.param.u64 	%rd4, [gpu_source_wave_stress_param_2];
	ld.param.u64 	%rd5, [gpu_source_wave_stress_param_3];
	ld.param.u64 	%rd6, [gpu_source_wave_stress_param_4];
	ld.param.u32 	%r3, [gpu_source_wave_stress_param_5];
	ld.param.u32 	%r4, [gpu_source_wave_stress_param_6];
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ctaid.y;
	mov.u32 	%r7, %tid.y;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	mov.u32 	%r9, %nctaid.x;
	mov.u32 	%r10, %ctaid.x;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	mad.lo.s32 	%r1, %r11, %r12, %r13;
	setp.ge.s32	%p1, %r1, %r4;
	@%p1 bra 	BB102_3;

	cvta.to.global.u64 	%rd1, %rd3;
	mul.lo.s32 	%r2, %r1, %r3;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r2, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.const.f32 	%f2, [dc_wave_par_hmin];
	ld.global.f32 	%f1, [%rd9];
	setp.leu.f32	%p2, %f1, %f2;
	@%p2 bra 	BB102_3;

	cvta.to.global.u64 	%rd10, %rd2;
	cvta.to.global.u64 	%rd11, %rd5;
	cvta.to.global.u64 	%rd12, %rd6;
	mul.wide.s32 	%rd13, %r1, 4;
	add.s64 	%rd14, %rd1, %rd13;
	ld.global.u32 	%r14, [%rd14];
	mad.lo.s32 	%r15, %r14, 12, -7;
	mul.wide.s32 	%rd15, %r15, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.const.f32 	%f3, [dc_rho0];
	ld.global.f32 	%f4, [%rd16];
	div.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd17, %rd11, %rd13;
	ld.global.f32 	%f6, [%rd17];
	mul.f32 	%f7, %f5, %f6;
	div.rn.f32 	%f8, %f7, %f1;
	add.s64 	%rd19, %rd10, %rd8;
	ld.global.f32 	%f9, [%rd19+4];
	add.f32 	%f10, %f8, %f9;
	st.global.f32 	[%rd19+4], %f10;
	ld.global.f32 	%f11, [%rd16+4];
	div.rn.f32 	%f12, %f11, %f3;
	ld.global.f32 	%f13, [%rd17];
	mul.f32 	%f14, %f12, %f13;
	div.rn.f32 	%f15, %f14, %f1;
	ld.global.f32 	%f16, [%rd19+8];
	add.f32 	%f17, %f15, %f16;
	st.global.f32 	[%rd19+8], %f17;

BB102_3:
	ret;
}

	// .globl	gpu_source_scalar_settling_decay_2d
.visible .entry gpu_source_scalar_settling_decay_2d(
	.param .u64 gpu_source_scalar_settling_decay_2d_param_0,
	.param .u64 gpu_source_scalar_settling_decay_2d_param_1,
	.param .u64 gpu_source_scalar_settling_decay_2d_param_2,
	.param .u64 gpu_source_scalar_settling_decay_2d_param_3,
	.param .u32 gpu_source_scalar_settling_decay_2d_param_4,
	.param .u32 gpu_source_scalar_settling_decay_2d_param_5,
	.param .f32 gpu_source_scalar_settling_decay_2d_param_6
)
{
	.reg .pred 	%p<24>;
	.reg .f32 	%f<89>;
	.reg .b32 	%r<46>;
	.reg .f64 	%fd<17>;
	.reg .b64 	%rd<44>;


	ld.param.u64 	%rd17, [gpu_source_scalar_settling_decay_2d_param_0];
	ld.param.u64 	%rd18, [gpu_source_scalar_settling_decay_2d_param_1];
	ld.param.u64 	%rd19, [gpu_source_scalar_settling_decay_2d_param_2];
	ld.param.u64 	%rd20, [gpu_source_scalar_settling_decay_2d_param_3];
	ld.param.u32 	%r21, [gpu_source_scalar_settling_decay_2d_param_4];
	ld.param.u32 	%r22, [gpu_source_scalar_settling_decay_2d_param_5];
	ld.param.f32 	%f7, [gpu_source_scalar_settling_decay_2d_param_6];
	cvta.to.global.u64 	%rd1, %rd17;
	cvta.to.global.u64 	%rd2, %rd20;
	cvta.to.global.u64 	%rd3, %rd19;
	cvta.to.global.u64 	%rd4, %rd18;
	mov.u32 	%r1, %ntid.y;
	mov.u32 	%r2, %ctaid.y;
	mov.u32 	%r3, %tid.y;
	mad.lo.s32 	%r23, %r1, %r2, %r3;
	mov.u32 	%r4, %nctaid.x;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r24, %r23, %r4, %r5;
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %tid.x;
	mad.lo.s32 	%r8, %r24, %r6, %r7;
	setp.ge.s32	%p1, %r8, %r22;
	@%p1 bra 	BB103_19;

	mul.lo.s32 	%r9, %r8, %r21;
	mul.wide.s32 	%rd21, %r9, 4;
	add.s64 	%rd22, %rd4, %rd21;
	ld.const.f32 	%f8, [dc_hDry];
	ld.global.f32 	%f1, [%rd22];
	setp.gt.f32	%p2, %f1, %f8;
	ld.const.u32 	%r10, [dc_nTrace];
	setp.gt.s32	%p3, %r10, 0;
	and.pred  	%p4, %p2, %p3;
	@!%p4 bra 	BB103_19;
	bra.uni 	BB103_2;

BB103_2:
	ld.const.u32 	%r11, [dc_jTrace1];
	add.s32 	%r12, %r9, -1;
	ld.const.f32 	%f2, [dc_theta_adv_flux];
	mov.u32 	%r29, 1;
	max.s32 	%r13, %r10, %r29;
	and.b32  	%r28, %r13, 3;
	mov.u32 	%r42, 0;
	setp.eq.s32	%p5, %r28, 0;
	@%p5 bra 	BB103_8;

	setp.eq.s32	%p6, %r28, 1;
	@%p6 bra 	BB103_7;

	setp.eq.s32	%p7, %r28, 2;
	@%p7 bra 	BB103_6;

	add.s32 	%r31, %r12, %r11;
	mul.wide.s32 	%rd23, %r31, 4;
	add.s64 	%rd24, %rd4, %rd23;
	ld.global.f32 	%f9, [%rd24];
	setp.gt.f32	%p8, %f9, 0f00000000;
	selp.f32	%f10, %f9, 0f00000000, %p8;
	ld.global.f32 	%f11, [%rd3];
	mul.f32 	%f12, %f11, %f10;
	div.rn.f32 	%f13, %f12, %f1;
	mul.f32 	%f14, %f10, %f2;
	div.rn.f32 	%f15, %f14, %f7;
	setp.lt.f32	%p9, %f13, %f15;
	selp.f32	%f16, %f13, %f15, %p9;
	ld.global.f32 	%f17, [%rd2];
	fma.rn.f32 	%f18, %f10, %f17, %f16;
	add.s64 	%rd25, %rd1, %rd23;
	ld.global.f32 	%f19, [%rd25];
	sub.f32 	%f20, %f19, %f18;
	st.global.f32 	[%rd25], %f20;
	mov.u32 	%r42, %r29;

BB103_6:
	add.s32 	%r32, %r12, %r42;
	add.s32 	%r33, %r32, %r11;
	mul.wide.s32 	%rd26, %r33, 4;
	add.s64 	%rd27, %rd4, %rd26;
	ld.global.f32 	%f21, [%rd27];
	setp.gt.f32	%p10, %f21, 0f00000000;
	selp.f32	%f22, %f21, 0f00000000, %p10;
	mul.wide.u32 	%rd28, %r42, 4;
	add.s64 	%rd29, %rd3, %rd28;
	ld.global.f32 	%f23, [%rd29];
	mul.f32 	%f24, %f23, %f22;
	div.rn.f32 	%f25, %f24, %f1;
	mul.f32 	%f26, %f22, %f2;
	div.rn.f32 	%f27, %f26, %f7;
	setp.lt.f32	%p11, %f25, %f27;
	selp.f32	%f28, %f25, %f27, %p11;
	add.s64 	%rd30, %rd2, %rd28;
	ld.global.f32 	%f29, [%rd30];
	fma.rn.f32 	%f30, %f22, %f29, %f28;
	add.s64 	%rd31, %rd1, %rd26;
	ld.global.f32 	%f31, [%rd31];
	sub.f32 	%f32, %f31, %f30;
	st.global.f32 	[%rd31], %f32;
	add.s32 	%r42, %r42, 1;

BB103_7:
	add.s32 	%r34, %r12, %r42;
	add.s32 	%r35, %r34, %r11;
	mul.wide.s32 	%rd32, %r35, 4;
	add.s64 	%rd33, %rd4, %rd32;
	ld.global.f32 	%f33, [%rd33];
	setp.gt.f32	%p12, %f33, 0f00000000;
	selp.f32	%f34, %f33, 0f00000000, %p12;
	mul.wide.s32 	%rd34, %r42, 4;
	add.s64 	%rd35, %rd3, %rd34;
	ld.global.f32 	%f35, [%rd35];
	mul.f32 	%f36, %f35, %f34;
	div.rn.f32 	%f37, %f36, %f1;
	mul.f32 	%f38, %f34, %f2;
	div.rn.f32 	%f39, %f38, %f7;
	setp.lt.f32	%p13, %f37, %f39;
	selp.f32	%f40, %f37, %f39, %p13;
	add.s64 	%rd36, %rd2, %rd34;
	ld.global.f32 	%f41, [%rd36];
	fma.rn.f32 	%f42, %f34, %f41, %f40;
	add.s64 	%rd37, %rd1, %rd32;
	ld.global.f32 	%f43, [%rd37];
	sub.f32 	%f44, %f43, %f42;
	st.global.f32 	[%rd37], %f44;
	add.s32 	%r42, %r42, 1;

BB103_8:
	setp.lt.u32	%p14, %r13, 4;
	@%p14 bra 	BB103_19;

	add.s32 	%r36, %r42, %r11;
	mad.lo.s32 	%r38, %r4, %r23, %r5;
	mad.lo.s32 	%r39, %r6, %r38, %r7;
	mad.lo.s32 	%r40, %r21, %r39, %r36;
	add.s32 	%r41, %r40, -1;
	mul.wide.s32 	%rd38, %r41, 4;
	add.s64 	%rd40, %rd4, %rd38;
	mul.wide.s32 	%rd39, %r42, 4;
	add.s64 	%rd41, %rd3, %rd39;
	add.s64 	%rd42, %rd2, %rd39;
	add.s64 	%rd43, %rd1, %rd38;

BB103_10:
	ld.global.f32 	%f3, [%rd40];
	mov.f64 	%fd16, 0d0000000000000000;
	setp.leu.f32	%p15, %f3, 0f00000000;
	mov.f64 	%fd13, %fd16;
	@%p15 bra 	BB103_12;

	cvt.f64.f32	%fd13, %f3;

BB103_12:
	ld.global.f32 	%f45, [%rd41];
	cvt.rn.f32.f64	%f46, %fd13;
	mul.f32 	%f47, %f45, %f46;
	div.rn.f32 	%f48, %f47, %f1;
	mul.f32 	%f49, %f46, %f2;
	div.rn.f32 	%f50, %f49, %f7;
	setp.lt.f32	%p16, %f48, %f50;
	selp.f32	%f51, %f48, %f50, %p16;
	ld.global.f32 	%f52, [%rd42];
	fma.rn.f32 	%f53, %f46, %f52, %f51;
	ld.global.f32 	%f54, [%rd43];
	sub.f32 	%f55, %f54, %f53;
	st.global.f32 	[%rd43], %f55;
	ld.global.f32 	%f4, [%rd40+4];
	setp.leu.f32	%p17, %f4, 0f00000000;
	mov.f64 	%fd14, %fd16;
	@%p17 bra 	BB103_14;

	cvt.f64.f32	%fd14, %f4;

BB103_14:
	ld.global.f32 	%f56, [%rd41+4];
	cvt.rn.f32.f64	%f57, %fd14;
	mul.f32 	%f58, %f56, %f57;
	div.rn.f32 	%f59, %f58, %f1;
	mul.f32 	%f60, %f57, %f2;
	div.rn.f32 	%f61, %f60, %f7;
	setp.lt.f32	%p18, %f59, %f61;
	selp.f32	%f62, %f59, %f61, %p18;
	ld.global.f32 	%f63, [%rd42+4];
	fma.rn.f32 	%f64, %f57, %f63, %f62;
	ld.global.f32 	%f65, [%rd43+4];
	sub.f32 	%f66, %f65, %f64;
	st.global.f32 	[%rd43+4], %f66;
	ld.global.f32 	%f5, [%rd40+8];
	setp.leu.f32	%p19, %f5, 0f00000000;
	mov.f64 	%fd15, %fd16;
	@%p19 bra 	BB103_16;

	cvt.f64.f32	%fd15, %f5;

BB103_16:
	ld.global.f32 	%f67, [%rd41+8];
	cvt.rn.f32.f64	%f68, %fd15;
	mul.f32 	%f69, %f67, %f68;
	div.rn.f32 	%f70, %f69, %f1;
	mul.f32 	%f71, %f68, %f2;
	div.rn.f32 	%f72, %f71, %f7;
	setp.lt.f32	%p20, %f70, %f72;
	selp.f32	%f73, %f70, %f72, %p20;
	ld.global.f32 	%f74, [%rd42+8];
	fma.rn.f32 	%f75, %f68, %f74, %f73;
	ld.global.f32 	%f76, [%rd43+8];
	sub.f32 	%f77, %f76, %f75;
	st.global.f32 	[%rd43+8], %f77;
	ld.global.f32 	%f6, [%rd40+12];
	setp.leu.f32	%p21, %f6, 0f00000000;
	@%p21 bra 	BB103_18;

	cvt.f64.f32	%fd16, %f6;

BB103_18:
	add.s64 	%rd13, %rd41, 16;
	ld.global.f32 	%f78, [%rd41+12];
	cvt.rn.f32.f64	%f79, %fd16;
	mul.f32 	%f80, %f78, %f79;
	div.rn.f32 	%f81, %f80, %f1;
	mul.f32 	%f82, %f79, %f2;
	div.rn.f32 	%f83, %f82, %f7;
	setp.lt.f32	%p22, %f81, %f83;
	selp.f32	%f84, %f81, %f83, %p22;
	add.s64 	%rd14, %rd42, 16;
	ld.global.f32 	%f85, [%rd42+12];
	fma.rn.f32 	%f86, %f79, %f85, %f84;
	ld.global.f32 	%f87, [%rd43+12];
	sub.f32 	%f88, %f87, %f86;
	add.s64 	%rd15, %rd43, 16;
	st.global.f32 	[%rd43+12], %f88;
	add.s32 	%r42, %r42, 4;
	setp.lt.s32	%p23, %r42, %r10;
	add.s64 	%rd40, %rd40, 16;
	mov.u64 	%rd41, %rd13;
	mov.u64 	%rd42, %rd14;
	mov.u64 	%rd43, %rd15;
	@%p23 bra 	BB103_10;

BB103_19:
	ret;
}

	// .globl	gpu_source_scalar_settling_decay_3d
.visible .entry gpu_source_scalar_settling_decay_3d(
	.param .u64 gpu_source_scalar_settling_decay_3d_param_0,
	.param .u64 gpu_source_scalar_settling_decay_3d_param_1,
	.param .u64 gpu_source_scalar_settling_decay_3d_param_2,
	.param .u64 gpu_source_scalar_settling_decay_3d_param_3,
	.param .u64 gpu_source_scalar_settling_decay_3d_param_4,
	.param .u64 gpu_source_scalar_settling_decay_3d_param_5,
	.param .u64 gpu_source_scalar_settling_decay_3d_param_6,
	.param .u64 gpu_source_scalar_settling_decay_3d_param_7,
	.param .u64 gpu_source_scalar_settling_decay_3d_param_8,
	.param .u32 gpu_source_scalar_settling_decay_3d_param_9,
	.param .u32 gpu_source_scalar_settling_decay_3d_param_10,
	.param .f32 gpu_source_scalar_settling_decay_3d_param_11
)
{
	.reg .pred 	%p<30>;
	.reg .f32 	%f<137>;
	.reg .b32 	%r<66>;
	.reg .f64 	%fd<17>;
	.reg .b64 	%rd<68>;


	ld.param.u64 	%rd25, [gpu_source_scalar_settling_decay_3d_param_0];
	ld.param.u64 	%rd20, [gpu_source_scalar_settling_decay_3d_param_1];
	ld.param.u64 	%rd21, [gpu_source_scalar_settling_decay_3d_param_2];
	ld.param.u64 	%rd22, [gpu_source_scalar_settling_decay_3d_param_3];
	ld.param.u64 	%rd23, [gpu_source_scalar_settling_decay_3d_param_4];
	ld.param.u64 	%rd26, [gpu_source_scalar_settling_decay_3d_param_5];
	ld.param.u64 	%rd27, [gpu_source_scalar_settling_decay_3d_param_6];
	ld.param.u64 	%rd28, [gpu_source_scalar_settling_decay_3d_param_7];
	ld.param.u64 	%rd24, [gpu_source_scalar_settling_decay_3d_param_8];
	ld.param.u32 	%r27, [gpu_source_scalar_settling_decay_3d_param_9];
	ld.param.u32 	%r28, [gpu_source_scalar_settling_decay_3d_param_10];
	ld.param.f32 	%f48, [gpu_source_scalar_settling_decay_3d_param_11];
	cvta.to.global.u64 	%rd1, %rd25;
	cvta.to.global.u64 	%rd2, %rd27;
	cvta.to.global.u64 	%rd3, %rd28;
	cvta.to.global.u64 	%rd4, %rd26;
	mov.u32 	%r1, %ntid.y;
	mov.u32 	%r2, %ctaid.y;
	mov.u32 	%r3, %tid.y;
	mad.lo.s32 	%r29, %r1, %r2, %r3;
	mov.u32 	%r4, %nctaid.x;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r30, %r29, %r4, %r5;
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %tid.x;
	mad.lo.s32 	%r8, %r30, %r6, %r7;
	setp.ge.s32	%p1, %r8, %r28;
	@%p1 bra 	BB104_40;

	cvta.to.global.u64 	%rd29, %rd23;
	mul.lo.s32 	%r9, %r8, %r27;
	mul.wide.s32 	%rd30, %r9, 4;
	add.s64 	%rd31, %rd29, %rd30;
	ld.const.f32 	%f49, [dc_hDry];
	ld.global.f32 	%f1, [%rd31];
	setp.leu.f32	%p2, %f1, %f49;
	@%p2 bra 	BB104_40;

	cvta.to.global.u64 	%rd32, %rd22;
	cvta.to.global.u64 	%rd5, %rd20;
	cvta.to.global.u64 	%rd33, %rd21;
	mul.wide.s32 	%rd34, %r8, 4;
	add.s64 	%rd35, %rd33, %rd34;
	ld.global.u32 	%r31, [%rd35];
	add.s32 	%r10, %r31, -1;
	mul.wide.s32 	%rd36, %r10, 4;
	add.s64 	%rd37, %rd32, %rd36;
	add.s32 	%r32, %r8, 1;
	ld.global.u32 	%r33, [%rd37];
	sub.s32 	%r11, %r32, %r33;
	ld.const.u32 	%r12, [dc_nTrace];
	setp.lt.s32	%p3, %r12, 1;
	@%p3 bra 	BB104_40;

	cvta.to.global.u64 	%rd38, %rd24;
	add.s64 	%rd40, %rd5, %rd36;
	ld.global.u32 	%r38, [%rd40];
	ld.const.u32 	%r13, [dc_jTrace1];
	shl.b32 	%r39, %r8, 1;
	mov.u32 	%r40, 1;
	add.s32 	%r41, %r39, 1;
	add.s32 	%r42, %r27, -1;
	mad.lo.s32 	%r14, %r41, %r42, -1;
	add.s64 	%rd6, %rd38, %rd34;
	add.s32 	%r15, %r38, -1;
	ld.const.f32 	%f2, [dc_theta_adv_flux];
	max.s32 	%r16, %r12, %r40;
	and.b32  	%r37, %r16, 3;
	mov.u32 	%r62, 0;
	setp.eq.s32	%p4, %r37, 0;
	@%p4 bra 	BB104_21;

	setp.eq.s32	%p5, %r37, 1;
	@%p5 bra 	BB104_16;

	setp.eq.s32	%p6, %r37, 2;
	@%p6 bra 	BB104_11;

	add.s32 	%r17, %r13, -1;
	add.s32 	%r43, %r14, %r17;
	mul.wide.s32 	%rd42, %r43, 4;
	add.s64 	%rd43, %rd4, %rd42;
	ld.global.f32 	%f3, [%rd43];
	mov.f32 	%f127, 0f00000000;
	setp.leu.f32	%p7, %f3, 0f00000000;
	@%p7 bra 	BB104_8;

	div.rn.f32 	%f127, %f3, %f1;

BB104_8:
	ld.global.f32 	%f51, [%rd3];
	mul.f32 	%f52, %f127, %f51;
	ld.global.f32 	%f6, [%rd6];
	mul.f32 	%f128, %f6, %f52;
	setp.ne.s32	%p8, %r11, %r15;
	@%p8 bra 	BB104_10;

	ld.global.f32 	%f53, [%rd2];
	mul.f32 	%f54, %f127, %f53;
	mul.f32 	%f55, %f127, %f2;
	mul.f32 	%f56, %f6, %f55;
	div.rn.f32 	%f57, %f56, %f48;
	setp.lt.f32	%p9, %f54, %f57;
	selp.f32	%f58, %f54, %f57, %p9;
	add.f32 	%f128, %f128, %f58;

BB104_10:
	add.s32 	%r45, %r17, %r9;
	mul.wide.s32 	%rd44, %r45, 4;
	add.s64 	%rd45, %rd1, %rd44;
	ld.global.f32 	%f59, [%rd45];
	sub.f32 	%f60, %f59, %f128;
	st.global.f32 	[%rd45], %f60;
	mov.u32 	%r62, %r40;

BB104_11:
	add.s32 	%r46, %r62, %r13;
	add.s32 	%r19, %r46, -1;
	add.s32 	%r47, %r14, %r19;
	mul.wide.s32 	%rd46, %r47, 4;
	add.s64 	%rd47, %rd4, %rd46;
	ld.global.f32 	%f10, [%rd47];
	mov.f32 	%f129, 0f00000000;
	setp.leu.f32	%p10, %f10, 0f00000000;
	@%p10 bra 	BB104_13;

	div.rn.f32 	%f129, %f10, %f1;

BB104_13:
	mul.wide.u32 	%rd48, %r62, 4;
	add.s64 	%rd49, %rd3, %rd48;
	ld.global.f32 	%f62, [%rd49];
	mul.f32 	%f63, %f129, %f62;
	ld.global.f32 	%f13, [%rd6];
	mul.f32 	%f130, %f13, %f63;
	setp.ne.s32	%p11, %r11, %r15;
	@%p11 bra 	BB104_15;

	add.s64 	%rd51, %rd2, %rd48;
	ld.global.f32 	%f64, [%rd51];
	mul.f32 	%f65, %f129, %f64;
	mul.f32 	%f66, %f129, %f2;
	mul.f32 	%f67, %f13, %f66;
	div.rn.f32 	%f68, %f67, %f48;
	setp.lt.f32	%p12, %f65, %f68;
	selp.f32	%f69, %f65, %f68, %p12;
	add.f32 	%f130, %f130, %f69;

BB104_15:
	add.s32 	%r48, %r19, %r9;
	mul.wide.s32 	%rd52, %r48, 4;
	add.s64 	%rd53, %rd1, %rd52;
	ld.global.f32 	%f70, [%rd53];
	sub.f32 	%f71, %f70, %f130;
	st.global.f32 	[%rd53], %f71;
	add.s32 	%r62, %r62, 1;

BB104_16:
	add.s32 	%r49, %r62, %r13;
	add.s32 	%r22, %r49, -1;
	add.s32 	%r50, %r14, %r22;
	mul.wide.s32 	%rd54, %r50, 4;
	add.s64 	%rd55, %rd4, %rd54;
	ld.global.f32 	%f17, [%rd55];
	mov.f32 	%f131, 0f00000000;
	setp.leu.f32	%p13, %f17, 0f00000000;
	@%p13 bra 	BB104_18;

	div.rn.f32 	%f131, %f17, %f1;

BB104_18:
	mul.wide.s32 	%rd56, %r62, 4;
	add.s64 	%rd57, %rd3, %rd56;
	ld.global.f32 	%f73, [%rd57];
	mul.f32 	%f74, %f131, %f73;
	ld.global.f32 	%f20, [%rd6];
	mul.f32 	%f132, %f20, %f74;
	setp.ne.s32	%p14, %r11, %r15;
	@%p14 bra 	BB104_20;

	add.s64 	%rd59, %rd2, %rd56;
	ld.global.f32 	%f75, [%rd59];
	mul.f32 	%f76, %f131, %f75;
	mul.f32 	%f77, %f131, %f2;
	mul.f32 	%f78, %f20, %f77;
	div.rn.f32 	%f79, %f78, %f48;
	setp.lt.f32	%p15, %f76, %f79;
	selp.f32	%f80, %f76, %f79, %p15;
	add.f32 	%f132, %f132, %f80;

BB104_20:
	add.s32 	%r51, %r22, %r9;
	mul.wide.s32 	%rd60, %r51, 4;
	add.s64 	%rd61, %rd1, %rd60;
	ld.global.f32 	%f81, [%rd61];
	sub.f32 	%f82, %f81, %f132;
	st.global.f32 	[%rd61], %f82;
	add.s32 	%r62, %r62, 1;

BB104_21:
	setp.lt.u32	%p16, %r16, 4;
	@%p16 bra 	BB104_40;

	mul.wide.s32 	%rd64, %r62, 4;
	mad.lo.s32 	%r53, %r4, %r29, %r5;
	mad.lo.s32 	%r54, %r6, %r53, %r7;
	mad.lo.s32 	%r55, %r54, 2, 1;
	add.s32 	%r57, %r62, %r13;
	mad.lo.s32 	%r58, %r42, %r55, %r57;
	add.s32 	%r59, %r58, -2;
	mul.wide.s32 	%rd62, %r59, 4;
	add.s64 	%rd65, %rd4, %rd62;
	add.s64 	%rd66, %rd3, %rd64;
	mad.lo.s32 	%r60, %r27, %r54, %r57;
	add.s32 	%r61, %r60, -1;
	mul.wide.s32 	%rd63, %r61, 4;
	add.s64 	%rd67, %rd1, %rd63;

BB104_23:
	ld.global.f32 	%f24, [%rd65];
	mov.f64 	%fd13, 0d0000000000000000;
	setp.leu.f32	%p17, %f24, 0f00000000;
	@%p17 bra 	BB104_25;

	div.rn.f32 	%f83, %f24, %f1;
	cvt.f64.f32	%fd13, %f83;

BB104_25:
	ld.global.f32 	%f84, [%rd66];
	cvt.rn.f32.f64	%f25, %fd13;
	mul.f32 	%f85, %f25, %f84;
	ld.global.f32 	%f26, [%rd6];
	mul.f32 	%f133, %f26, %f85;
	add.s64 	%rd15, %rd2, %rd64;
	setp.ne.s32	%p18, %r11, %r15;
	@%p18 bra 	BB104_27;

	ld.global.f32 	%f86, [%rd15];
	mul.f32 	%f87, %f25, %f86;
	mul.f32 	%f88, %f25, %f2;
	mul.f32 	%f89, %f26, %f88;
	div.rn.f32 	%f90, %f89, %f48;
	setp.lt.f32	%p19, %f87, %f90;
	selp.f32	%f91, %f87, %f90, %p19;
	add.f32 	%f133, %f133, %f91;

BB104_27:
	ld.global.f32 	%f92, [%rd67];
	sub.f32 	%f93, %f92, %f133;
	st.global.f32 	[%rd67], %f93;
	ld.global.f32 	%f30, [%rd65+4];
	mov.f64 	%fd14, 0d0000000000000000;
	setp.leu.f32	%p20, %f30, 0f00000000;
	@%p20 bra 	BB104_29;

	div.rn.f32 	%f94, %f30, %f1;
	cvt.f64.f32	%fd14, %f94;

BB104_29:
	ld.global.f32 	%f95, [%rd66+4];
	cvt.rn.f32.f64	%f31, %fd14;
	mul.f32 	%f96, %f31, %f95;
	ld.global.f32 	%f32, [%rd6];
	mul.f32 	%f134, %f32, %f96;
	@%p18 bra 	BB104_31;

	ld.global.f32 	%f97, [%rd15+4];
	mul.f32 	%f98, %f31, %f97;
	mul.f32 	%f99, %f31, %f2;
	mul.f32 	%f100, %f32, %f99;
	div.rn.f32 	%f101, %f100, %f48;
	setp.lt.f32	%p22, %f98, %f101;
	selp.f32	%f102, %f98, %f101, %p22;
	add.f32 	%f134, %f134, %f102;

BB104_31:
	ld.global.f32 	%f103, [%rd67+4];
	sub.f32 	%f104, %f103, %f134;
	st.global.f32 	[%rd67+4], %f104;
	ld.global.f32 	%f36, [%rd65+8];
	mov.f64 	%fd15, 0d0000000000000000;
	setp.leu.f32	%p23, %f36, 0f00000000;
	@%p23 bra 	BB104_33;

	div.rn.f32 	%f105, %f36, %f1;
	cvt.f64.f32	%fd15, %f105;

BB104_33:
	ld.global.f32 	%f106, [%rd66+8];
	cvt.rn.f32.f64	%f37, %fd15;
	mul.f32 	%f107, %f37, %f106;
	ld.global.f32 	%f38, [%rd6];
	mul.f32 	%f135, %f38, %f107;
	@%p18 bra 	BB104_35;

	ld.global.f32 	%f108, [%rd15+8];
	mul.f32 	%f109, %f37, %f108;
	mul.f32 	%f110, %f37, %f2;
	mul.f32 	%f111, %f38, %f110;
	div.rn.f32 	%f112, %f111, %f48;
	setp.lt.f32	%p25, %f109, %f112;
	selp.f32	%f113, %f109, %f112, %p25;
	add.f32 	%f135, %f135, %f113;

BB104_35:
	ld.global.f32 	%f114, [%rd67+8];
	sub.f32 	%f115, %f114, %f135;
	st.global.f32 	[%rd67+8], %f115;
	ld.global.f32 	%f42, [%rd65+12];
	mov.f64 	%fd16, 0d0000000000000000;
	setp.leu.f32	%p26, %f42, 0f00000000;
	@%p26 bra 	BB104_37;

	div.rn.f32 	%f116, %f42, %f1;
	cvt.f64.f32	%fd16, %f116;

BB104_37:
	ld.global.f32 	%f117, [%rd66+12];
	cvt.rn.f32.f64	%f43, %fd16;
	mul.f32 	%f118, %f43, %f117;
	ld.global.f32 	%f44, [%rd6];
	mul.f32 	%f136, %f44, %f118;
	@%p18 bra 	BB104_39;

	ld.global.f32 	%f119, [%rd15+12];
	mul.f32 	%f120, %f43, %f119;
	mul.f32 	%f121, %f43, %f2;
	mul.f32 	%f122, %f44, %f121;
	div.rn.f32 	%f123, %f122, %f48;
	setp.lt.f32	%p28, %f120, %f123;
	selp.f32	%f124, %f120, %f123, %p28;
	add.f32 	%f136, %f136, %f124;

BB104_39:
	ld.global.f32 	%f125, [%rd67+12];
	sub.f32 	%f126, %f125, %f136;
	add.s64 	%rd16, %rd67, 16;
	st.global.f32 	[%rd67+12], %f126;
	add.s64 	%rd64, %rd64, 16;
	add.s32 	%r62, %r62, 4;
	setp.lt.s32	%p29, %r62, %r12;
	add.s64 	%rd65, %rd65, 16;
	add.s64 	%rd66, %rd66, 16;
	mov.u64 	%rd67, %rd16;
	@%p29 bra 	BB104_23;

BB104_40:
	ret;
}

	// .globl	gpu_source_water_age
.visible .entry gpu_source_water_age(
	.param .u64 gpu_source_water_age_param_0,
	.param .u64 gpu_source_water_age_param_1,
	.param .u64 gpu_source_water_age_param_2,
	.param .u64 gpu_source_water_age_param_3,
	.param .f32 gpu_source_water_age_param_4,
	.param .u32 gpu_source_water_age_param_5,
	.param .u32 gpu_source_water_age_param_6
)
{
	.reg .pred 	%p<17>;
	.reg .f32 	%f<25>;
	.reg .b32 	%r<142>;
	.reg .b64 	%rd<57>;


	ld.param.u64 	%rd7, [gpu_source_water_age_param_0];
	ld.param.u64 	%rd8, [gpu_source_water_age_param_1];
	ld.param.u64 	%rd9, [gpu_source_water_age_param_2];
	ld.param.u64 	%rd10, [gpu_source_water_age_param_3];
	ld.param.f32 	%f1, [gpu_source_water_age_param_4];
	ld.param.u32 	%r11, [gpu_source_water_age_param_5];
	ld.param.u32 	%r12, [gpu_source_water_age_param_6];
	mov.u32 	%r13, %ctaid.x;
	mov.u32 	%r14, %ntid.y;
	mov.u32 	%r15, %ctaid.y;
	mov.u32 	%r16, %tid.y;
	mad.lo.s32 	%r17, %r14, %r15, %r16;
	mov.u32 	%r18, %nctaid.x;
	mad.lo.s32 	%r19, %r17, %r18, %r13;
	mov.u32 	%r20, %ntid.x;
	mov.u32 	%r21, %tid.x;
	mad.lo.s32 	%r22, %r19, %r20, %r21;
	setp.ge.s32	%p1, %r22, %r12;
	@%p1 bra 	BB105_25;

	cvta.to.global.u64 	%rd11, %rd8;
	mul.lo.s32 	%r33, %r22, %r11;
	mul.wide.s32 	%rd12, %r33, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.const.f32 	%f2, [dc_hDry];
	ld.global.f32 	%f3, [%rd13];
	setp.gt.f32	%p2, %f3, %f2;
	ld.const.u32 	%r1, [dc_nTrace];
	setp.gt.s32	%p3, %r1, 0;
	and.pred  	%p4, %p2, %p3;
	@!%p4 bra 	BB105_25;
	bra.uni 	BB105_2;

BB105_2:
	ld.const.u32 	%r2, [dc_jTrace1];
	mov.u32 	%r38, 1;
	max.s32 	%r3, %r1, %r38;
	and.b32  	%r37, %r3, 3;
	mov.u32 	%r138, 0;
	setp.eq.s32	%p5, %r37, 0;
	@%p5 bra 	BB105_14;

	setp.eq.s32	%p6, %r37, 1;
	@%p6 bra 	BB105_11;

	setp.eq.s32	%p7, %r37, 2;
	@%p7 bra 	BB105_8;

	cvta.to.global.u64 	%rd14, %rd10;
	ld.global.u32 	%r40, [%rd14];
	setp.eq.s32	%p8, %r40, 0;
	@%p8 bra 	BB105_7;

	cvta.to.global.u64 	%rd15, %rd9;
	mul.wide.s32 	%rd16, %r22, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.f32 	%f4, [%rd17];
	mad.lo.s32 	%r52, %r22, %r11, %r2;
	add.s32 	%r53, %r52, -1;
	cvta.to.global.u64 	%rd18, %rd7;
	mul.wide.s32 	%rd19, %r53, 4;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.f32 	%f5, [%rd20];
	fma.rn.f32 	%f6, %f4, %f1, %f5;
	st.global.f32 	[%rd20], %f6;

BB105_7:
	mov.u32 	%r138, %r38;

BB105_8:
	cvta.to.global.u64 	%rd21, %rd10;
	mul.wide.u32 	%rd22, %r138, 4;
	add.s64 	%rd23, %rd21, %rd22;
	ld.global.u32 	%r54, [%rd23];
	setp.eq.s32	%p9, %r54, 0;
	@%p9 bra 	BB105_10;

	cvta.to.global.u64 	%rd24, %rd9;
	mul.wide.s32 	%rd25, %r22, 4;
	add.s64 	%rd26, %rd24, %rd25;
	ld.global.f32 	%f7, [%rd26];
	mad.lo.s32 	%r65, %r22, %r11, %r138;
	add.s32 	%r66, %r65, %r2;
	add.s32 	%r67, %r66, -1;
	cvta.to.global.u64 	%rd27, %rd7;
	mul.wide.s32 	%rd28, %r67, 4;
	add.s64 	%rd29, %rd27, %rd28;
	ld.global.f32 	%f8, [%rd29];
	fma.rn.f32 	%f9, %f7, %f1, %f8;
	st.global.f32 	[%rd29], %f9;

BB105_10:
	add.s32 	%r138, %r138, 1;

BB105_11:
	cvta.to.global.u64 	%rd30, %rd10;
	mul.wide.s32 	%rd31, %r138, 4;
	add.s64 	%rd32, %rd30, %rd31;
	ld.global.u32 	%r68, [%rd32];
	setp.eq.s32	%p10, %r68, 0;
	@%p10 bra 	BB105_13;

	cvta.to.global.u64 	%rd33, %rd9;
	mul.wide.s32 	%rd34, %r22, 4;
	add.s64 	%rd35, %rd33, %rd34;
	ld.global.f32 	%f10, [%rd35];
	mad.lo.s32 	%r79, %r22, %r11, %r138;
	add.s32 	%r80, %r79, %r2;
	add.s32 	%r81, %r80, -1;
	cvta.to.global.u64 	%rd36, %rd7;
	mul.wide.s32 	%rd37, %r81, 4;
	add.s64 	%rd38, %rd36, %rd37;
	ld.global.f32 	%f11, [%rd38];
	fma.rn.f32 	%f12, %f10, %f1, %f11;
	st.global.f32 	[%rd38], %f12;

BB105_13:
	add.s32 	%r138, %r138, 1;

BB105_14:
	setp.lt.u32	%p11, %r3, 4;
	@%p11 bra 	BB105_25;

	add.s32 	%r82, %r138, %r2;
	mad.lo.s32 	%r89, %r18, %r17, %r13;
	mad.lo.s32 	%r92, %r20, %r89, %r21;
	mad.lo.s32 	%r93, %r11, %r92, %r82;
	cvta.to.global.u64 	%rd39, %rd7;
	mul.wide.s32 	%rd40, %r93, 4;
	add.s64 	%rd56, %rd39, %rd40;
	cvta.to.global.u64 	%rd41, %rd10;
	mul.wide.s32 	%rd42, %r138, 4;
	add.s64 	%rd55, %rd41, %rd42;

BB105_16:
	ld.global.u32 	%r94, [%rd55];
	setp.eq.s32	%p12, %r94, 0;
	@%p12 bra 	BB105_18;

	cvta.to.global.u64 	%rd43, %rd9;
	mul.wide.s32 	%rd44, %r22, 4;
	add.s64 	%rd45, %rd43, %rd44;
	ld.global.f32 	%f13, [%rd45];
	ld.global.f32 	%f14, [%rd56+-4];
	fma.rn.f32 	%f15, %f13, %f1, %f14;
	st.global.f32 	[%rd56+-4], %f15;

BB105_18:
	ld.global.u32 	%r105, [%rd55+4];
	setp.eq.s32	%p13, %r105, 0;
	@%p13 bra 	BB105_20;

	cvta.to.global.u64 	%rd46, %rd9;
	mul.wide.s32 	%rd47, %r22, 4;
	add.s64 	%rd48, %rd46, %rd47;
	ld.global.f32 	%f16, [%rd48];
	ld.global.f32 	%f17, [%rd56];
	fma.rn.f32 	%f18, %f16, %f1, %f17;
	st.global.f32 	[%rd56], %f18;

BB105_20:
	ld.global.u32 	%r116, [%rd55+8];
	setp.eq.s32	%p14, %r116, 0;
	@%p14 bra 	BB105_22;

	cvta.to.global.u64 	%rd49, %rd9;
	mul.wide.s32 	%rd50, %r22, 4;
	add.s64 	%rd51, %rd49, %rd50;
	ld.global.f32 	%f19, [%rd51];
	ld.global.f32 	%f20, [%rd56+4];
	fma.rn.f32 	%f21, %f19, %f1, %f20;
	st.global.f32 	[%rd56+4], %f21;

BB105_22:
	ld.global.u32 	%r127, [%rd55+12];
	setp.eq.s32	%p15, %r127, 0;
	@%p15 bra 	BB105_24;

	cvta.to.global.u64 	%rd52, %rd9;
	mul.wide.s32 	%rd53, %r22, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.f32 	%f22, [%rd54];
	ld.global.f32 	%f23, [%rd56+8];
	fma.rn.f32 	%f24, %f22, %f1, %f23;
	st.global.f32 	[%rd56+8], %f24;

BB105_24:
	add.s32 	%r138, %r138, 4;
	add.s64 	%rd56, %rd56, 16;
	setp.lt.s32	%p16, %r138, %r1;
	add.s64 	%rd55, %rd55, 16;
	@%p16 bra 	BB105_16;

BB105_25:
	ret;
}

	// .globl	gpu_source_settling_pickup_2d
.visible .entry gpu_source_settling_pickup_2d(
	.param .u64 gpu_source_settling_pickup_2d_param_0,
	.param .u64 gpu_source_settling_pickup_2d_param_1,
	.param .u64 gpu_source_settling_pickup_2d_param_2,
	.param .u64 gpu_source_settling_pickup_2d_param_3,
	.param .u64 gpu_source_settling_pickup_2d_param_4,
	.param .u64 gpu_source_settling_pickup_2d_param_5,
	.param .u32 gpu_source_settling_pickup_2d_param_6,
	.param .u32 gpu_source_settling_pickup_2d_param_7,
	.param .f32 gpu_source_settling_pickup_2d_param_8
)
{
	.reg .pred 	%p<59>;
	.reg .f32 	%f<186>;
	.reg .b32 	%r<50>;
	.reg .f64 	%fd<49>;
	.reg .b64 	%rd<74>;


	ld.param.u64 	%rd25, [gpu_source_settling_pickup_2d_param_0];
	ld.param.u64 	%rd26, [gpu_source_settling_pickup_2d_param_1];
	ld.param.u64 	%rd27, [gpu_source_settling_pickup_2d_param_2];
	ld.param.u64 	%rd28, [gpu_source_settling_pickup_2d_param_3];
	ld.param.u64 	%rd29, [gpu_source_settling_pickup_2d_param_4];
	ld.param.u64 	%rd30, [gpu_source_settling_pickup_2d_param_5];
	ld.param.u32 	%r27, [gpu_source_settling_pickup_2d_param_6];
	ld.param.u32 	%r28, [gpu_source_settling_pickup_2d_param_7];
	ld.param.f32 	%f58, [gpu_source_settling_pickup_2d_param_8];
	cvta.to.global.u64 	%rd1, %rd25;
	cvta.to.global.u64 	%rd2, %rd26;
	cvta.to.global.u64 	%rd3, %rd30;
	cvta.to.global.u64 	%rd4, %rd29;
	cvta.to.global.u64 	%rd5, %rd28;
	cvta.to.global.u64 	%rd6, %rd27;
	mov.u32 	%r1, %ntid.y;
	mov.u32 	%r2, %ctaid.y;
	mov.u32 	%r3, %tid.y;
	mad.lo.s32 	%r29, %r1, %r2, %r3;
	mov.u32 	%r4, %nctaid.x;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r30, %r29, %r4, %r5;
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %tid.x;
	mad.lo.s32 	%r8, %r30, %r6, %r7;
	setp.ge.s32	%p1, %r8, %r28;
	@%p1 bra 	BB106_62;

	mul.lo.s32 	%r9, %r8, %r27;
	mul.wide.s32 	%rd31, %r9, 4;
	add.s64 	%rd32, %rd6, %rd31;
	ld.const.f32 	%f59, [dc_hDry];
	ld.global.f32 	%f1, [%rd32];
	setp.gt.f32	%p2, %f1, %f59;
	ld.const.u32 	%r10, [dc_nSed];
	setp.gt.s32	%p3, %r10, 0;
	and.pred  	%p4, %p2, %p3;
	@!%p4 bra 	BB106_62;
	bra.uni 	BB106_2;

BB106_2:
	ld.const.u32 	%r11, [dc_jSed1];
	mul.lo.s32 	%r12, %r10, %r8;
	add.s32 	%r13, %r9, -1;
	ld.const.f32 	%f2, [dc_theta_adv_flux];
	mov.u32 	%r35, 1;
	max.s32 	%r14, %r10, %r35;
	and.b32  	%r34, %r14, 3;
	mov.u32 	%r46, 0;
	setp.eq.s32	%p5, %r34, 0;
	@%p5 bra 	BB106_23;

	setp.eq.s32	%p6, %r34, 1;
	@%p6 bra 	BB106_17;

	setp.eq.s32	%p7, %r34, 2;
	@%p7 bra 	BB106_11;

	mul.wide.s32 	%rd33, %r12, 4;
	add.s64 	%rd34, %rd5, %rd33;
	add.s64 	%rd35, %rd4, %rd33;
	ld.global.f32 	%f61, [%rd35];
	ld.global.f32 	%f62, [%rd34];
	mul.f32 	%f3, %f62, %f61;
	add.s32 	%r15, %r13, %r11;
	mul.wide.s32 	%rd36, %r15, 4;
	add.s64 	%rd37, %rd6, %rd36;
	ld.global.f32 	%f4, [%rd37];
	mov.f32 	%f176, 0f00000000;
	setp.leu.f32	%p8, %f4, 0f00000000;
	@%p8 bra 	BB106_7;

	div.rn.f32 	%f176, %f4, %f1;

BB106_7:
	add.s64 	%rd39, %rd3, %rd33;
	ld.global.f32 	%f63, [%rd39];
	mul.f32 	%f64, %f3, %f176;
	sub.f32 	%f7, %f64, %f63;
	mul.f32 	%f65, %f3, %f58;
	setp.gt.f32	%p9, %f65, 0f34000000;
	selp.f32	%f66, %f65, 0f34000000, %p9;
	mul.f32 	%f67, %f1, %f7;
	div.rn.f32 	%f8, %f67, %f66;
	setp.lt.f32	%p10, %f7, 0f00000000;
	@%p10 bra 	BB106_9;
	bra.uni 	BB106_8;

BB106_9:
	setp.lt.f32	%p13, %f8, 0f00000000;
	selp.f32	%f70, %f8, 0f00000000, %p13;
	mul.f32 	%f71, %f70, %f2;
	setp.gt.f32	%p14, %f7, %f71;
	selp.f32	%f177, %f7, %f71, %p14;
	bra.uni 	BB106_10;

BB106_8:
	setp.gt.f32	%p11, %f8, 0f00000000;
	selp.f32	%f68, %f8, 0f00000000, %p11;
	mul.f32 	%f69, %f68, %f2;
	setp.lt.f32	%p12, %f7, %f69;
	selp.f32	%f177, %f7, %f69, %p12;

BB106_10:
	add.s64 	%rd41, %rd2, %rd33;
	ld.global.f32 	%f72, [%rd41];
	add.f32 	%f73, %f177, %f72;
	st.global.f32 	[%rd41], %f73;
	add.s64 	%rd43, %rd1, %rd36;
	ld.global.f32 	%f74, [%rd43];
	sub.f32 	%f75, %f74, %f177;
	st.global.f32 	[%rd43], %f75;
	mov.u32 	%r46, %r35;

BB106_11:
	add.s32 	%r17, %r12, %r46;
	mul.wide.s32 	%rd44, %r17, 4;
	add.s64 	%rd45, %rd5, %rd44;
	add.s64 	%rd46, %rd4, %rd44;
	ld.global.f32 	%f77, [%rd46];
	ld.global.f32 	%f78, [%rd45];
	mul.f32 	%f12, %f78, %f77;
	add.s32 	%r37, %r13, %r46;
	add.s32 	%r18, %r37, %r11;
	mul.wide.s32 	%rd47, %r18, 4;
	add.s64 	%rd48, %rd6, %rd47;
	ld.global.f32 	%f13, [%rd48];
	mov.f32 	%f178, 0f00000000;
	setp.leu.f32	%p15, %f13, 0f00000000;
	@%p15 bra 	BB106_13;

	div.rn.f32 	%f178, %f13, %f1;

BB106_13:
	add.s64 	%rd50, %rd3, %rd44;
	ld.global.f32 	%f79, [%rd50];
	mul.f32 	%f80, %f12, %f178;
	sub.f32 	%f16, %f80, %f79;
	mul.f32 	%f81, %f12, %f58;
	setp.gt.f32	%p16, %f81, 0f34000000;
	selp.f32	%f82, %f81, 0f34000000, %p16;
	mul.f32 	%f83, %f1, %f16;
	div.rn.f32 	%f17, %f83, %f82;
	setp.lt.f32	%p17, %f16, 0f00000000;
	@%p17 bra 	BB106_15;
	bra.uni 	BB106_14;

BB106_15:
	setp.lt.f32	%p20, %f17, 0f00000000;
	selp.f32	%f86, %f17, 0f00000000, %p20;
	mul.f32 	%f87, %f86, %f2;
	setp.gt.f32	%p21, %f16, %f87;
	selp.f32	%f179, %f16, %f87, %p21;
	bra.uni 	BB106_16;

BB106_14:
	setp.gt.f32	%p18, %f17, 0f00000000;
	selp.f32	%f84, %f17, 0f00000000, %p18;
	mul.f32 	%f85, %f84, %f2;
	setp.lt.f32	%p19, %f16, %f85;
	selp.f32	%f179, %f16, %f85, %p19;

BB106_16:
	add.s64 	%rd52, %rd2, %rd44;
	ld.global.f32 	%f88, [%rd52];
	add.f32 	%f89, %f179, %f88;
	st.global.f32 	[%rd52], %f89;
	add.s64 	%rd54, %rd1, %rd47;
	ld.global.f32 	%f90, [%rd54];
	sub.f32 	%f91, %f90, %f179;
	st.global.f32 	[%rd54], %f91;
	add.s32 	%r46, %r46, 1;

BB106_17:
	add.s32 	%r21, %r12, %r46;
	mul.wide.s32 	%rd55, %r21, 4;
	add.s64 	%rd56, %rd5, %rd55;
	add.s64 	%rd57, %rd4, %rd55;
	ld.global.f32 	%f93, [%rd57];
	ld.global.f32 	%f94, [%rd56];
	mul.f32 	%f21, %f94, %f93;
	add.s32 	%r38, %r13, %r46;
	add.s32 	%r22, %r38, %r11;
	mul.wide.s32 	%rd58, %r22, 4;
	add.s64 	%rd59, %rd6, %rd58;
	ld.global.f32 	%f22, [%rd59];
	mov.f32 	%f180, 0f00000000;
	setp.leu.f32	%p22, %f22, 0f00000000;
	@%p22 bra 	BB106_19;

	div.rn.f32 	%f180, %f22, %f1;

BB106_19:
	add.s64 	%rd61, %rd3, %rd55;
	ld.global.f32 	%f95, [%rd61];
	mul.f32 	%f96, %f21, %f180;
	sub.f32 	%f25, %f96, %f95;
	mul.f32 	%f97, %f21, %f58;
	setp.gt.f32	%p23, %f97, 0f34000000;
	selp.f32	%f98, %f97, 0f34000000, %p23;
	mul.f32 	%f99, %f1, %f25;
	div.rn.f32 	%f26, %f99, %f98;
	setp.lt.f32	%p24, %f25, 0f00000000;
	@%p24 bra 	BB106_21;
	bra.uni 	BB106_20;

BB106_21:
	setp.lt.f32	%p27, %f26, 0f00000000;
	selp.f32	%f102, %f26, 0f00000000, %p27;
	mul.f32 	%f103, %f102, %f2;
	setp.gt.f32	%p28, %f25, %f103;
	selp.f32	%f181, %f25, %f103, %p28;
	bra.uni 	BB106_22;

BB106_20:
	setp.gt.f32	%p25, %f26, 0f00000000;
	selp.f32	%f100, %f26, 0f00000000, %p25;
	mul.f32 	%f101, %f100, %f2;
	setp.lt.f32	%p26, %f25, %f101;
	selp.f32	%f181, %f25, %f101, %p26;

BB106_22:
	add.s64 	%rd63, %rd2, %rd55;
	ld.global.f32 	%f104, [%rd63];
	add.f32 	%f105, %f181, %f104;
	st.global.f32 	[%rd63], %f105;
	add.s64 	%rd65, %rd1, %rd58;
	ld.global.f32 	%f106, [%rd65];
	sub.f32 	%f107, %f106, %f181;
	st.global.f32 	[%rd65], %f107;
	add.s32 	%r46, %r46, 1;

BB106_23:
	setp.lt.u32	%p29, %r14, 4;
	@%p29 bra 	BB106_62;

	add.s32 	%r39, %r46, %r11;
	mad.lo.s32 	%r41, %r4, %r29, %r5;
	mad.lo.s32 	%r42, %r6, %r41, %r7;
	mad.lo.s32 	%r43, %r27, %r42, %r39;
	add.s32 	%r44, %r43, -1;
	mul.wide.s32 	%rd66, %r44, 4;
	add.s64 	%rd68, %rd6, %rd66;
	mad.lo.s32 	%r45, %r10, %r42, %r46;
	mul.wide.s32 	%rd67, %r45, 4;
	add.s64 	%rd69, %rd5, %rd67;
	add.s64 	%rd70, %rd4, %rd67;
	add.s64 	%rd71, %rd3, %rd67;
	add.s64 	%rd72, %rd2, %rd67;
	add.s64 	%rd73, %rd1, %rd66;

BB106_25:
	ld.global.f32 	%f108, [%rd70];
	ld.global.f32 	%f109, [%rd69];
	mul.f32 	%f30, %f109, %f108;
	ld.global.f32 	%f31, [%rd68];
	mov.f64 	%fd37, 0d0000000000000000;
	setp.leu.f32	%p30, %f31, 0f00000000;
	@%p30 bra 	BB106_27;

	div.rn.f32 	%f110, %f31, %f1;
	cvt.f64.f32	%fd37, %f110;

BB106_27:
	cvt.rn.f32.f64	%f111, %fd37;
	mul.f32 	%f112, %f30, %f111;
	ld.global.f32 	%f113, [%rd71];
	sub.f32 	%f32, %f112, %f113;
	mul.f32 	%f114, %f30, %f58;
	setp.gt.f32	%p31, %f114, 0f34000000;
	selp.f32	%f115, %f114, 0f34000000, %p31;
	mul.f32 	%f116, %f1, %f32;
	div.rn.f32 	%f33, %f116, %f115;
	setp.lt.f32	%p32, %f32, 0f00000000;
	@%p32 bra 	BB106_31;
	bra.uni 	BB106_28;

BB106_31:
	mov.f64 	%fd39, 0d0000000000000000;
	setp.geu.f32	%p35, %f33, 0f00000000;
	@%p35 bra 	BB106_33;

	cvt.f64.f32	%fd39, %f33;

BB106_33:
	cvt.rn.f32.f64	%f119, %fd39;
	mul.f32 	%f120, %f119, %f2;
	setp.gt.f32	%p36, %f32, %f120;
	selp.f32	%f182, %f32, %f120, %p36;
	bra.uni 	BB106_34;

BB106_28:
	mov.f64 	%fd38, 0d0000000000000000;
	setp.leu.f32	%p33, %f33, 0f00000000;
	@%p33 bra 	BB106_30;

	cvt.f64.f32	%fd38, %f33;

BB106_30:
	cvt.rn.f32.f64	%f117, %fd38;
	mul.f32 	%f118, %f117, %f2;
	setp.lt.f32	%p34, %f32, %f118;
	selp.f32	%f182, %f32, %f118, %p34;

BB106_34:
	ld.global.f32 	%f121, [%rd72];
	add.f32 	%f122, %f182, %f121;
	st.global.f32 	[%rd72], %f122;
	ld.global.f32 	%f123, [%rd73];
	sub.f32 	%f124, %f123, %f182;
	st.global.f32 	[%rd73], %f124;
	ld.global.f32 	%f125, [%rd70+4];
	ld.global.f32 	%f126, [%rd69+4];
	mul.f32 	%f37, %f126, %f125;
	ld.global.f32 	%f38, [%rd68+4];
	mov.f64 	%fd40, 0d0000000000000000;
	setp.leu.f32	%p37, %f38, 0f00000000;
	@%p37 bra 	BB106_36;

	div.rn.f32 	%f127, %f38, %f1;
	cvt.f64.f32	%fd40, %f127;

BB106_36:
	cvt.rn.f32.f64	%f128, %fd40;
	mul.f32 	%f129, %f37, %f128;
	ld.global.f32 	%f130, [%rd71+4];
	sub.f32 	%f39, %f129, %f130;
	mul.f32 	%f131, %f37, %f58;
	setp.gt.f32	%p38, %f131, 0f34000000;
	selp.f32	%f132, %f131, 0f34000000, %p38;
	mul.f32 	%f133, %f1, %f39;
	div.rn.f32 	%f40, %f133, %f132;
	setp.lt.f32	%p39, %f39, 0f00000000;
	@%p39 bra 	BB106_40;
	bra.uni 	BB106_37;

BB106_40:
	mov.f64 	%fd42, 0d0000000000000000;
	setp.geu.f32	%p42, %f40, 0f00000000;
	@%p42 bra 	BB106_42;

	cvt.f64.f32	%fd42, %f40;

BB106_42:
	cvt.rn.f32.f64	%f136, %fd42;
	mul.f32 	%f137, %f136, %f2;
	setp.gt.f32	%p43, %f39, %f137;
	selp.f32	%f183, %f39, %f137, %p43;
	bra.uni 	BB106_43;

BB106_37:
	mov.f64 	%fd41, 0d0000000000000000;
	setp.leu.f32	%p40, %f40, 0f00000000;
	@%p40 bra 	BB106_39;

	cvt.f64.f32	%fd41, %f40;

BB106_39:
	cvt.rn.f32.f64	%f134, %fd41;
	mul.f32 	%f135, %f134, %f2;
	setp.lt.f32	%p41, %f39, %f135;
	selp.f32	%f183, %f39, %f135, %p41;

BB106_43:
	ld.global.f32 	%f138, [%rd72+4];
	add.f32 	%f139, %f183, %f138;
	st.global.f32 	[%rd72+4], %f139;
	ld.global.f32 	%f140, [%rd73+4];
	sub.f32 	%f141, %f140, %f183;
	st.global.f32 	[%rd73+4], %f141;
	ld.global.f32 	%f142, [%rd70+8];
	ld.global.f32 	%f143, [%rd69+8];
	mul.f32 	%f44, %f143, %f142;
	ld.global.f32 	%f45, [%rd68+8];
	mov.f64 	%fd43, 0d0000000000000000;
	setp.leu.f32	%p44, %f45, 0f00000000;
	@%p44 bra 	BB106_45;

	div.rn.f32 	%f144, %f45, %f1;
	cvt.f64.f32	%fd43, %f144;

BB106_45:
	cvt.rn.f32.f64	%f145, %fd43;
	mul.f32 	%f146, %f44, %f145;
	ld.global.f32 	%f147, [%rd71+8];
	sub.f32 	%f46, %f146, %f147;
	mul.f32 	%f148, %f44, %f58;
	setp.gt.f32	%p45, %f148, 0f34000000;
	selp.f32	%f149, %f148, 0f34000000, %p45;
	mul.f32 	%f150, %f1, %f46;
	div.rn.f32 	%f47, %f150, %f149;
	setp.lt.f32	%p46, %f46, 0f00000000;
	@%p46 bra 	BB106_49;
	bra.uni 	BB106_46;

BB106_49:
	mov.f64 	%fd45, 0d0000000000000000;
	setp.geu.f32	%p49, %f47, 0f00000000;
	@%p49 bra 	BB106_51;

	cvt.f64.f32	%fd45, %f47;

BB106_51:
	cvt.rn.f32.f64	%f153, %fd45;
	mul.f32 	%f154, %f153, %f2;
	setp.gt.f32	%p50, %f46, %f154;
	selp.f32	%f184, %f46, %f154, %p50;
	bra.uni 	BB106_52;

BB106_46:
	mov.f64 	%fd44, 0d0000000000000000;
	setp.leu.f32	%p47, %f47, 0f00000000;
	@%p47 bra 	BB106_48;

	cvt.f64.f32	%fd44, %f47;

BB106_48:
	cvt.rn.f32.f64	%f151, %fd44;
	mul.f32 	%f152, %f151, %f2;
	setp.lt.f32	%p48, %f46, %f152;
	selp.f32	%f184, %f46, %f152, %p48;

BB106_52:
	ld.global.f32 	%f155, [%rd72+8];
	add.f32 	%f156, %f184, %f155;
	st.global.f32 	[%rd72+8], %f156;
	ld.global.f32 	%f157, [%rd73+8];
	sub.f32 	%f158, %f157, %f184;
	st.global.f32 	[%rd73+8], %f158;
	ld.global.f32 	%f159, [%rd70+12];
	ld.global.f32 	%f160, [%rd69+12];
	mul.f32 	%f51, %f160, %f159;
	ld.global.f32 	%f52, [%rd68+12];
	mov.f64 	%fd46, 0d0000000000000000;
	setp.leu.f32	%p51, %f52, 0f00000000;
	@%p51 bra 	BB106_54;

	div.rn.f32 	%f161, %f52, %f1;
	cvt.f64.f32	%fd46, %f161;

BB106_54:
	cvt.rn.f32.f64	%f162, %fd46;
	mul.f32 	%f163, %f51, %f162;
	ld.global.f32 	%f164, [%rd71+12];
	sub.f32 	%f53, %f163, %f164;
	mul.f32 	%f165, %f51, %f58;
	setp.gt.f32	%p52, %f165, 0f34000000;
	selp.f32	%f166, %f165, 0f34000000, %p52;
	mul.f32 	%f167, %f1, %f53;
	div.rn.f32 	%f54, %f167, %f166;
	setp.lt.f32	%p53, %f53, 0f00000000;
	@%p53 bra 	BB106_58;
	bra.uni 	BB106_55;

BB106_58:
	mov.f64 	%fd48, 0d0000000000000000;
	setp.geu.f32	%p56, %f54, 0f00000000;
	@%p56 bra 	BB106_60;

	cvt.f64.f32	%fd48, %f54;

BB106_60:
	cvt.rn.f32.f64	%f170, %fd48;
	mul.f32 	%f171, %f170, %f2;
	setp.gt.f32	%p57, %f53, %f171;
	selp.f32	%f185, %f53, %f171, %p57;
	bra.uni 	BB106_61;

BB106_55:
	mov.f64 	%fd47, 0d0000000000000000;
	setp.leu.f32	%p54, %f54, 0f00000000;
	@%p54 bra 	BB106_57;

	cvt.f64.f32	%fd47, %f54;

BB106_57:
	cvt.rn.f32.f64	%f168, %fd47;
	mul.f32 	%f169, %f168, %f2;
	setp.lt.f32	%p55, %f53, %f169;
	selp.f32	%f185, %f53, %f169, %p55;

BB106_61:
	ld.global.f32 	%f172, [%rd72+12];
	add.f32 	%f173, %f185, %f172;
	add.s64 	%rd19, %rd72, 16;
	st.global.f32 	[%rd72+12], %f173;
	ld.global.f32 	%f174, [%rd73+12];
	sub.f32 	%f175, %f174, %f185;
	add.s64 	%rd20, %rd73, 16;
	st.global.f32 	[%rd73+12], %f175;
	add.s32 	%r46, %r46, 4;
	setp.lt.s32	%p58, %r46, %r10;
	add.s64 	%rd68, %rd68, 16;
	add.s64 	%rd69, %rd69, 16;
	add.s64 	%rd70, %rd70, 16;
	add.s64 	%rd71, %rd71, 16;
	mov.u64 	%rd72, %rd19;
	mov.u64 	%rd73, %rd20;
	@%p58 bra 	BB106_25;

BB106_62:
	ret;
}

	// .globl	gpu_source_settling_pickup_3d
.visible .entry gpu_source_settling_pickup_3d(
	.param .u64 gpu_source_settling_pickup_3d_param_0,
	.param .u64 gpu_source_settling_pickup_3d_param_1,
	.param .u64 gpu_source_settling_pickup_3d_param_2,
	.param .u64 gpu_source_settling_pickup_3d_param_3,
	.param .u64 gpu_source_settling_pickup_3d_param_4,
	.param .u64 gpu_source_settling_pickup_3d_param_5,
	.param .u64 gpu_source_settling_pickup_3d_param_6,
	.param .u64 gpu_source_settling_pickup_3d_param_7,
	.param .u64 gpu_source_settling_pickup_3d_param_8,
	.param .u32 gpu_source_settling_pickup_3d_param_9,
	.param .u32 gpu_source_settling_pickup_3d_param_10,
	.param .f32 gpu_source_settling_pickup_3d_param_11
)
{
	.reg .pred 	%p<59>;
	.reg .f32 	%f<193>;
	.reg .b32 	%r<56>;
	.reg .f64 	%fd<49>;
	.reg .b64 	%rd<70>;


	ld.param.u64 	%rd17, [gpu_source_settling_pickup_3d_param_0];
	ld.param.u64 	%rd18, [gpu_source_settling_pickup_3d_param_1];
	ld.param.u64 	%rd14, [gpu_source_settling_pickup_3d_param_2];
	ld.param.u64 	%rd15, [gpu_source_settling_pickup_3d_param_3];
	ld.param.u64 	%rd19, [gpu_source_settling_pickup_3d_param_4];
	ld.param.u64 	%rd20, [gpu_source_settling_pickup_3d_param_5];
	ld.param.u64 	%rd21, [gpu_source_settling_pickup_3d_param_6];
	ld.param.u64 	%rd22, [gpu_source_settling_pickup_3d_param_7];
	ld.param.u64 	%rd16, [gpu_source_settling_pickup_3d_param_8];
	ld.param.u32 	%r23, [gpu_source_settling_pickup_3d_param_9];
	ld.param.u32 	%r24, [gpu_source_settling_pickup_3d_param_10];
	ld.param.f32 	%f58, [gpu_source_settling_pickup_3d_param_11];
	cvta.to.global.u64 	%rd1, %rd17;
	cvta.to.global.u64 	%rd2, %rd18;
	cvta.to.global.u64 	%rd3, %rd22;
	cvta.to.global.u64 	%rd4, %rd21;
	cvta.to.global.u64 	%rd5, %rd20;
	cvta.to.global.u64 	%rd6, %rd19;
	mov.u32 	%r25, %ntid.y;
	mov.u32 	%r26, %ctaid.y;
	mov.u32 	%r27, %tid.y;
	mad.lo.s32 	%r28, %r25, %r26, %r27;
	mov.u32 	%r29, %nctaid.x;
	mov.u32 	%r30, %ctaid.x;
	mad.lo.s32 	%r31, %r28, %r29, %r30;
	mov.u32 	%r32, %ntid.x;
	mov.u32 	%r33, %tid.x;
	mad.lo.s32 	%r1, %r31, %r32, %r33;
	setp.ge.s32	%p1, %r1, %r24;
	@%p1 bra 	BB107_61;

	cvta.to.global.u64 	%rd23, %rd15;
	mul.wide.s32 	%rd24, %r1, 4;
	add.s64 	%rd25, %rd23, %rd24;
	cvta.to.global.u64 	%rd26, %rd14;
	add.s64 	%rd27, %rd26, %rd24;
	ld.global.u32 	%r34, [%rd25];
	ld.global.u32 	%r35, [%rd27];
	add.s32 	%r36, %r34, %r35;
	add.s32 	%r2, %r36, -2;
	mul.lo.s32 	%r3, %r2, %r23;
	mul.wide.s32 	%rd28, %r3, 4;
	add.s64 	%rd29, %rd6, %rd28;
	ld.const.f32 	%f59, [dc_hDry];
	ld.global.f32 	%f1, [%rd29];
	setp.gt.f32	%p2, %f1, %f59;
	ld.const.u32 	%r4, [dc_nSed];
	setp.gt.s32	%p3, %r4, 0;
	and.pred  	%p4, %p2, %p3;
	@!%p4 bra 	BB107_61;
	bra.uni 	BB107_2;

BB107_2:
	cvta.to.global.u64 	%rd30, %rd16;
	ld.const.u32 	%r5, [dc_jSed1];
	mul.lo.s32 	%r6, %r4, %r2;
	add.s32 	%r7, %r3, -1;
	mul.lo.s32 	%r8, %r4, %r1;
	mul.wide.s32 	%rd31, %r2, 4;
	add.s64 	%rd7, %rd30, %rd31;
	ld.const.f32 	%f2, [dc_theta_adv_flux];
	mov.u32 	%r41, 1;
	max.s32 	%r9, %r4, %r41;
	and.b32  	%r40, %r9, 3;
	mov.u32 	%r52, 0;
	setp.eq.s32	%p5, %r40, 0;
	@%p5 bra 	BB107_23;

	setp.eq.s32	%p6, %r40, 1;
	@%p6 bra 	BB107_17;

	setp.eq.s32	%p7, %r40, 2;
	@%p7 bra 	BB107_11;

	mul.wide.s32 	%rd32, %r6, 4;
	add.s64 	%rd33, %rd5, %rd32;
	add.s64 	%rd34, %rd4, %rd32;
	ld.global.f32 	%f61, [%rd34];
	ld.global.f32 	%f62, [%rd33];
	mul.f32 	%f3, %f62, %f61;
	add.s32 	%r10, %r7, %r5;
	mul.wide.s32 	%rd35, %r10, 4;
	add.s64 	%rd36, %rd6, %rd35;
	ld.global.f32 	%f4, [%rd36];
	mov.f32 	%f183, 0f00000000;
	setp.leu.f32	%p8, %f4, 0f00000000;
	@%p8 bra 	BB107_7;

	div.rn.f32 	%f183, %f4, %f1;

BB107_7:
	mul.wide.s32 	%rd37, %r8, 4;
	add.s64 	%rd38, %rd3, %rd37;
	ld.global.f32 	%f63, [%rd38];
	mul.f32 	%f64, %f3, %f183;
	sub.f32 	%f7, %f64, %f63;
	mul.f32 	%f65, %f3, %f58;
	setp.gt.f32	%p9, %f65, 0f34000000;
	selp.f32	%f66, %f65, 0f34000000, %p9;
	ld.global.f32 	%f67, [%rd7];
	mul.f32 	%f68, %f7, %f67;
	div.rn.f32 	%f8, %f68, %f66;
	setp.lt.f32	%p10, %f7, 0f00000000;
	@%p10 bra 	BB107_9;
	bra.uni 	BB107_8;

BB107_9:
	setp.lt.f32	%p13, %f8, 0f00000000;
	selp.f32	%f71, %f8, 0f00000000, %p13;
	mul.f32 	%f72, %f71, %f2;
	setp.gt.f32	%p14, %f7, %f72;
	selp.f32	%f184, %f7, %f72, %p14;
	bra.uni 	BB107_10;

BB107_8:
	setp.gt.f32	%p11, %f8, 0f00000000;
	selp.f32	%f69, %f8, 0f00000000, %p11;
	mul.f32 	%f70, %f69, %f2;
	setp.lt.f32	%p12, %f7, %f70;
	selp.f32	%f184, %f7, %f70, %p12;

BB107_10:
	add.s64 	%rd40, %rd2, %rd37;
	ld.global.f32 	%f73, [%rd40];
	add.f32 	%f74, %f184, %f73;
	st.global.f32 	[%rd40], %f74;
	add.s64 	%rd42, %rd1, %rd35;
	ld.global.f32 	%f75, [%rd42];
	sub.f32 	%f76, %f75, %f184;
	st.global.f32 	[%rd42], %f76;
	mov.u32 	%r52, %r41;

BB107_11:
	add.s32 	%r43, %r6, %r52;
	mul.wide.s32 	%rd43, %r43, 4;
	add.s64 	%rd44, %rd5, %rd43;
	add.s64 	%rd45, %rd4, %rd43;
	ld.global.f32 	%f78, [%rd45];
	ld.global.f32 	%f79, [%rd44];
	mul.f32 	%f12, %f79, %f78;
	add.s32 	%r44, %r7, %r52;
	add.s32 	%r12, %r44, %r5;
	mul.wide.s32 	%rd46, %r12, 4;
	add.s64 	%rd47, %rd6, %rd46;
	ld.global.f32 	%f13, [%rd47];
	mov.f32 	%f185, 0f00000000;
	setp.leu.f32	%p15, %f13, 0f00000000;
	@%p15 bra 	BB107_13;

	div.rn.f32 	%f185, %f13, %f1;

BB107_13:
	add.s32 	%r13, %r8, %r52;
	mul.wide.s32 	%rd48, %r13, 4;
	add.s64 	%rd49, %rd3, %rd48;
	ld.global.f32 	%f80, [%rd49];
	mul.f32 	%f81, %f12, %f185;
	sub.f32 	%f16, %f81, %f80;
	mul.f32 	%f82, %f12, %f58;
	setp.gt.f32	%p16, %f82, 0f34000000;
	selp.f32	%f83, %f82, 0f34000000, %p16;
	ld.global.f32 	%f84, [%rd7];
	mul.f32 	%f85, %f16, %f84;
	div.rn.f32 	%f17, %f85, %f83;
	setp.lt.f32	%p17, %f16, 0f00000000;
	@%p17 bra 	BB107_15;
	bra.uni 	BB107_14;

BB107_15:
	setp.lt.f32	%p20, %f17, 0f00000000;
	selp.f32	%f88, %f17, 0f00000000, %p20;
	mul.f32 	%f89, %f88, %f2;
	setp.gt.f32	%p21, %f16, %f89;
	selp.f32	%f186, %f16, %f89, %p21;
	bra.uni 	BB107_16;

BB107_14:
	setp.gt.f32	%p18, %f17, 0f00000000;
	selp.f32	%f86, %f17, 0f00000000, %p18;
	mul.f32 	%f87, %f86, %f2;
	setp.lt.f32	%p19, %f16, %f87;
	selp.f32	%f186, %f16, %f87, %p19;

BB107_16:
	add.s64 	%rd51, %rd2, %rd48;
	ld.global.f32 	%f90, [%rd51];
	add.f32 	%f91, %f186, %f90;
	st.global.f32 	[%rd51], %f91;
	add.s64 	%rd53, %rd1, %rd46;
	ld.global.f32 	%f92, [%rd53];
	sub.f32 	%f93, %f92, %f186;
	st.global.f32 	[%rd53], %f93;
	add.s32 	%r52, %r52, 1;

BB107_17:
	add.s32 	%r45, %r6, %r52;
	mul.wide.s32 	%rd54, %r45, 4;
	add.s64 	%rd55, %rd5, %rd54;
	add.s64 	%rd56, %rd4, %rd54;
	ld.global.f32 	%f95, [%rd56];
	ld.global.f32 	%f96, [%rd55];
	mul.f32 	%f21, %f96, %f95;
	add.s32 	%r46, %r7, %r52;
	add.s32 	%r16, %r46, %r5;
	mul.wide.s32 	%rd57, %r16, 4;
	add.s64 	%rd58, %rd6, %rd57;
	ld.global.f32 	%f22, [%rd58];
	mov.f32 	%f187, 0f00000000;
	setp.leu.f32	%p22, %f22, 0f00000000;
	@%p22 bra 	BB107_19;

	div.rn.f32 	%f187, %f22, %f1;

BB107_19:
	add.s32 	%r17, %r8, %r52;
	mul.wide.s32 	%rd59, %r17, 4;
	add.s64 	%rd60, %rd3, %rd59;
	ld.global.f32 	%f97, [%rd60];
	mul.f32 	%f98, %f21, %f187;
	sub.f32 	%f25, %f98, %f97;
	mul.f32 	%f99, %f21, %f58;
	setp.gt.f32	%p23, %f99, 0f34000000;
	selp.f32	%f100, %f99, 0f34000000, %p23;
	ld.global.f32 	%f101, [%rd7];
	mul.f32 	%f102, %f25, %f101;
	div.rn.f32 	%f26, %f102, %f100;
	setp.lt.f32	%p24, %f25, 0f00000000;
	@%p24 bra 	BB107_21;
	bra.uni 	BB107_20;

BB107_21:
	setp.lt.f32	%p27, %f26, 0f00000000;
	selp.f32	%f105, %f26, 0f00000000, %p27;
	mul.f32 	%f106, %f105, %f2;
	setp.gt.f32	%p28, %f25, %f106;
	selp.f32	%f188, %f25, %f106, %p28;
	bra.uni 	BB107_22;

BB107_20:
	setp.gt.f32	%p25, %f26, 0f00000000;
	selp.f32	%f103, %f26, 0f00000000, %p25;
	mul.f32 	%f104, %f103, %f2;
	setp.lt.f32	%p26, %f25, %f104;
	selp.f32	%f188, %f25, %f104, %p26;

BB107_22:
	add.s64 	%rd62, %rd2, %rd59;
	ld.global.f32 	%f107, [%rd62];
	add.f32 	%f108, %f188, %f107;
	st.global.f32 	[%rd62], %f108;
	add.s64 	%rd64, %rd1, %rd57;
	ld.global.f32 	%f109, [%rd64];
	sub.f32 	%f110, %f109, %f188;
	st.global.f32 	[%rd64], %f110;
	add.s32 	%r52, %r52, 1;

BB107_23:
	setp.lt.u32	%p29, %r9, 4;
	@%p29 bra 	BB107_61;

BB107_24:
	add.s32 	%r47, %r6, %r52;
	mul.wide.s32 	%rd65, %r47, 4;
	add.s64 	%rd8, %rd5, %rd65;
	add.s64 	%rd9, %rd4, %rd65;
	ld.global.f32 	%f111, [%rd9];
	ld.global.f32 	%f112, [%rd8];
	mul.f32 	%f30, %f112, %f111;
	add.s32 	%r48, %r3, %r52;
	add.s32 	%r49, %r48, %r5;
	mul.wide.s32 	%rd66, %r49, 4;
	add.s64 	%rd10, %rd6, %rd66;
	ld.global.f32 	%f31, [%rd10+-4];
	mov.f64 	%fd37, 0d0000000000000000;
	setp.leu.f32	%p30, %f31, 0f00000000;
	@%p30 bra 	BB107_26;

	div.rn.f32 	%f113, %f31, %f1;
	cvt.f64.f32	%fd37, %f113;

BB107_26:
	cvt.rn.f32.f64	%f114, %fd37;
	mul.f32 	%f115, %f30, %f114;
	add.s32 	%r21, %r8, %r52;
	mul.wide.s32 	%rd67, %r21, 4;
	add.s64 	%rd11, %rd3, %rd67;
	ld.global.f32 	%f116, [%rd11];
	sub.f32 	%f32, %f115, %f116;
	mul.f32 	%f117, %f30, %f58;
	setp.gt.f32	%p31, %f117, 0f34000000;
	selp.f32	%f118, %f117, 0f34000000, %p31;
	ld.global.f32 	%f119, [%rd7];
	mul.f32 	%f120, %f32, %f119;
	div.rn.f32 	%f33, %f120, %f118;
	setp.lt.f32	%p32, %f32, 0f00000000;
	@%p32 bra 	BB107_30;
	bra.uni 	BB107_27;

BB107_30:
	mov.f64 	%fd39, 0d0000000000000000;
	setp.geu.f32	%p35, %f33, 0f00000000;
	@%p35 bra 	BB107_32;

	cvt.f64.f32	%fd39, %f33;

BB107_32:
	cvt.rn.f32.f64	%f123, %fd39;
	mul.f32 	%f124, %f123, %f2;
	setp.gt.f32	%p36, %f32, %f124;
	selp.f32	%f189, %f32, %f124, %p36;
	bra.uni 	BB107_33;

BB107_27:
	mov.f64 	%fd38, 0d0000000000000000;
	setp.leu.f32	%p33, %f33, 0f00000000;
	@%p33 bra 	BB107_29;

	cvt.f64.f32	%fd38, %f33;

BB107_29:
	cvt.rn.f32.f64	%f121, %fd38;
	mul.f32 	%f122, %f121, %f2;
	setp.lt.f32	%p34, %f32, %f122;
	selp.f32	%f189, %f32, %f122, %p34;

BB107_33:
	add.s32 	%r50, %r7, %r52;
	add.s32 	%r51, %r50, %r5;
	add.s64 	%rd12, %rd2, %rd67;
	ld.global.f32 	%f125, [%rd12];
	add.f32 	%f126, %f189, %f125;
	st.global.f32 	[%rd12], %f126;
	mul.wide.s32 	%rd69, %r51, 4;
	add.s64 	%rd13, %rd1, %rd69;
	ld.global.f32 	%f127, [%rd13];
	sub.f32 	%f128, %f127, %f189;
	st.global.f32 	[%rd13], %f128;
	ld.global.f32 	%f129, [%rd9+4];
	ld.global.f32 	%f130, [%rd8+4];
	mul.f32 	%f37, %f130, %f129;
	ld.global.f32 	%f38, [%rd10];
	mov.f64 	%fd40, 0d0000000000000000;
	setp.leu.f32	%p37, %f38, 0f00000000;
	@%p37 bra 	BB107_35;

	div.rn.f32 	%f131, %f38, %f1;
	cvt.f64.f32	%fd40, %f131;

BB107_35:
	cvt.rn.f32.f64	%f132, %fd40;
	mul.f32 	%f133, %f37, %f132;
	ld.global.f32 	%f134, [%rd11+4];
	sub.f32 	%f39, %f133, %f134;
	mul.f32 	%f135, %f37, %f58;
	setp.gt.f32	%p38, %f135, 0f34000000;
	selp.f32	%f136, %f135, 0f34000000, %p38;
	ld.global.f32 	%f137, [%rd7];
	mul.f32 	%f138, %f39, %f137;
	div.rn.f32 	%f40, %f138, %f136;
	setp.lt.f32	%p39, %f39, 0f00000000;
	@%p39 bra 	BB107_39;
	bra.uni 	BB107_36;

BB107_39:
	mov.f64 	%fd42, 0d0000000000000000;
	setp.geu.f32	%p42, %f40, 0f00000000;
	@%p42 bra 	BB107_41;

	cvt.f64.f32	%fd42, %f40;

BB107_41:
	cvt.rn.f32.f64	%f141, %fd42;
	mul.f32 	%f142, %f141, %f2;
	setp.gt.f32	%p43, %f39, %f142;
	selp.f32	%f190, %f39, %f142, %p43;
	bra.uni 	BB107_42;

BB107_36:
	mov.f64 	%fd41, 0d0000000000000000;
	setp.leu.f32	%p40, %f40, 0f00000000;
	@%p40 bra 	BB107_38;

	cvt.f64.f32	%fd41, %f40;

BB107_38:
	cvt.rn.f32.f64	%f139, %fd41;
	mul.f32 	%f140, %f139, %f2;
	setp.lt.f32	%p41, %f39, %f140;
	selp.f32	%f190, %f39, %f140, %p41;

BB107_42:
	ld.global.f32 	%f143, [%rd12+4];
	add.f32 	%f144, %f190, %f143;
	st.global.f32 	[%rd12+4], %f144;
	ld.global.f32 	%f145, [%rd13+4];
	sub.f32 	%f146, %f145, %f190;
	st.global.f32 	[%rd13+4], %f146;
	ld.global.f32 	%f147, [%rd9+8];
	ld.global.f32 	%f148, [%rd8+8];
	mul.f32 	%f44, %f148, %f147;
	ld.global.f32 	%f45, [%rd10+4];
	mov.f64 	%fd43, 0d0000000000000000;
	setp.leu.f32	%p44, %f45, 0f00000000;
	@%p44 bra 	BB107_44;

	div.rn.f32 	%f149, %f45, %f1;
	cvt.f64.f32	%fd43, %f149;

BB107_44:
	cvt.rn.f32.f64	%f150, %fd43;
	mul.f32 	%f151, %f44, %f150;
	ld.global.f32 	%f152, [%rd11+8];
	sub.f32 	%f46, %f151, %f152;
	mul.f32 	%f153, %f44, %f58;
	setp.gt.f32	%p45, %f153, 0f34000000;
	selp.f32	%f154, %f153, 0f34000000, %p45;
	ld.global.f32 	%f155, [%rd7];
	mul.f32 	%f156, %f46, %f155;
	div.rn.f32 	%f47, %f156, %f154;
	setp.lt.f32	%p46, %f46, 0f00000000;
	@%p46 bra 	BB107_48;
	bra.uni 	BB107_45;

BB107_48:
	mov.f64 	%fd45, 0d0000000000000000;
	setp.geu.f32	%p49, %f47, 0f00000000;
	@%p49 bra 	BB107_50;

	cvt.f64.f32	%fd45, %f47;

BB107_50:
	cvt.rn.f32.f64	%f159, %fd45;
	mul.f32 	%f160, %f159, %f2;
	setp.gt.f32	%p50, %f46, %f160;
	selp.f32	%f191, %f46, %f160, %p50;
	bra.uni 	BB107_51;

BB107_45:
	mov.f64 	%fd44, 0d0000000000000000;
	setp.leu.f32	%p47, %f47, 0f00000000;
	@%p47 bra 	BB107_47;

	cvt.f64.f32	%fd44, %f47;

BB107_47:
	cvt.rn.f32.f64	%f157, %fd44;
	mul.f32 	%f158, %f157, %f2;
	setp.lt.f32	%p48, %f46, %f158;
	selp.f32	%f191, %f46, %f158, %p48;

BB107_51:
	ld.global.f32 	%f161, [%rd12+8];
	add.f32 	%f162, %f191, %f161;
	st.global.f32 	[%rd12+8], %f162;
	ld.global.f32 	%f163, [%rd13+8];
	sub.f32 	%f164, %f163, %f191;
	st.global.f32 	[%rd13+8], %f164;
	ld.global.f32 	%f165, [%rd9+12];
	ld.global.f32 	%f166, [%rd8+12];
	mul.f32 	%f51, %f166, %f165;
	ld.global.f32 	%f52, [%rd10+8];
	mov.f64 	%fd46, 0d0000000000000000;
	setp.leu.f32	%p51, %f52, 0f00000000;
	@%p51 bra 	BB107_53;

	div.rn.f32 	%f167, %f52, %f1;
	cvt.f64.f32	%fd46, %f167;

BB107_53:
	cvt.rn.f32.f64	%f168, %fd46;
	mul.f32 	%f169, %f51, %f168;
	ld.global.f32 	%f170, [%rd11+12];
	sub.f32 	%f53, %f169, %f170;
	mul.f32 	%f171, %f51, %f58;
	setp.gt.f32	%p52, %f171, 0f34000000;
	selp.f32	%f172, %f171, 0f34000000, %p52;
	ld.global.f32 	%f173, [%rd7];
	mul.f32 	%f174, %f53, %f173;
	div.rn.f32 	%f54, %f174, %f172;
	setp.lt.f32	%p53, %f53, 0f00000000;
	@%p53 bra 	BB107_57;
	bra.uni 	BB107_54;

BB107_57:
	mov.f64 	%fd48, 0d0000000000000000;
	setp.geu.f32	%p56, %f54, 0f00000000;
	@%p56 bra 	BB107_59;

	cvt.f64.f32	%fd48, %f54;

BB107_59:
	cvt.rn.f32.f64	%f177, %fd48;
	mul.f32 	%f178, %f177, %f2;
	setp.gt.f32	%p57, %f53, %f178;
	selp.f32	%f192, %f53, %f178, %p57;
	bra.uni 	BB107_60;

BB107_54:
	mov.f64 	%fd47, 0d0000000000000000;
	setp.leu.f32	%p54, %f54, 0f00000000;
	@%p54 bra 	BB107_56;

	cvt.f64.f32	%fd47, %f54;

BB107_56:
	cvt.rn.f32.f64	%f175, %fd47;
	mul.f32 	%f176, %f175, %f2;
	setp.lt.f32	%p55, %f53, %f176;
	selp.f32	%f192, %f53, %f176, %p55;

BB107_60:
	ld.global.f32 	%f179, [%rd12+12];
	add.f32 	%f180, %f192, %f179;
	st.global.f32 	[%rd12+12], %f180;
	ld.global.f32 	%f181, [%rd13+12];
	sub.f32 	%f182, %f181, %f192;
	st.global.f32 	[%rd13+12], %f182;
	add.s32 	%r52, %r52, 4;
	setp.lt.s32	%p58, %r52, %r4;
	@%p58 bra 	BB107_24;

BB107_61:
	ret;
}

	// .globl	gpu_source_struct_2d
.visible .entry gpu_source_struct_2d(
	.param .u64 gpu_source_struct_2d_param_0,
	.param .u64 gpu_source_struct_2d_param_1,
	.param .u64 gpu_source_struct_2d_param_2,
	.param .u64 gpu_source_struct_2d_param_3,
	.param .u64 gpu_source_struct_2d_param_4,
	.param .u64 gpu_source_struct_2d_param_5,
	.param .u64 gpu_source_struct_2d_param_6,
	.param .u32 gpu_source_struct_2d_param_7,
	.param .u32 gpu_source_struct_2d_param_8
)
{
	.reg .pred 	%p<17>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<66>;
	.reg .f64 	%fd<52>;
	.reg .b64 	%rd<64>;


	ld.param.u64 	%rd28, [gpu_source_struct_2d_param_0];
	ld.param.u64 	%rd23, [gpu_source_struct_2d_param_1];
	ld.param.u64 	%rd24, [gpu_source_struct_2d_param_2];
	ld.param.u64 	%rd25, [gpu_source_struct_2d_param_3];
	ld.param.u64 	%rd26, [gpu_source_struct_2d_param_4];
	ld.param.u64 	%rd27, [gpu_source_struct_2d_param_5];
	ld.param.u64 	%rd29, [gpu_source_struct_2d_param_6];
	ld.param.u32 	%r27, [gpu_source_struct_2d_param_7];
	ld.param.u32 	%r28, [gpu_source_struct_2d_param_8];
	cvta.to.global.u64 	%rd1, %rd28;
	cvta.to.global.u64 	%rd2, %rd29;
	setp.lt.s32	%p1, %r28, 1;
	@%p1 bra 	BB108_26;

	cvta.to.global.u64 	%rd3, %rd26;
	cvta.to.global.u64 	%rd4, %rd25;
	cvta.to.global.u64 	%rd5, %rd24;
	cvta.to.global.u64 	%rd6, %rd23;
	cvta.to.global.u64 	%rd7, %rd27;
	and.b32  	%r1, %r27, 3;
	mov.u32 	%r55, 0;

BB108_2:
	mul.wide.s32 	%rd30, %r55, 4;
	add.s64 	%rd31, %rd7, %rd30;
	ld.global.u32 	%r30, [%rd31];
	add.s32 	%r31, %r30, -1;
	mul.wide.s32 	%rd32, %r31, 4;
	add.s64 	%rd33, %rd6, %rd32;
	add.s64 	%rd34, %rd5, %rd32;
	ld.global.u32 	%r32, [%rd34];
	add.s32 	%r57, %r32, -1;
	mul.lo.s32 	%r33, %r57, %r27;
	mul.wide.s32 	%rd35, %r33, 4;
	add.s64 	%rd36, %rd4, %rd35;
	ld.global.f32 	%f1, [%rd36];
	ld.global.u32 	%r4, [%rd33];
	setp.lt.s32	%p2, %r4, 1;
	@%p2 bra 	BB108_25;

	mul.lo.s32 	%r6, %r55, %r27;
	cvt.rn.f64.s32	%fd2, %r4;
	rcp.rn.f64 	%fd1, %fd2;
	mul.wide.s32 	%rd37, %r6, 4;
	add.s64 	%rd8, %rd2, %rd37;
	mov.u32 	%r56, 0;

BB108_4:
	setp.lt.s32	%p3, %r27, 1;
	@%p3 bra 	BB108_24;

	setp.gt.f32	%p4, %f1, 0f34000000;
	mul.lo.s32 	%r9, %r57, %r27;
	mul.wide.s32 	%rd38, %r9, 4;
	add.s64 	%rd9, %rd1, %rd38;
	@%p4 bra 	BB108_15;
	bra.uni 	BB108_6;

BB108_15:
	mov.u32 	%r62, 0;
	setp.eq.s32	%p10, %r1, 0;
	@%p10 bra 	BB108_21;

	setp.eq.s32	%p11, %r1, 1;
	@%p11 bra 	BB108_20;

	setp.eq.s32	%p12, %r1, 2;
	@%p12 bra 	BB108_19;

	ld.global.f32 	%f37, [%rd8];
	cvt.f64.f32	%fd31, %f37;
	ld.global.f32 	%f38, [%rd9];
	cvt.f64.f32	%fd32, %f38;
	fma.rn.f64 	%fd33, %fd31, %fd1, %fd32;
	cvt.rn.f32.f64	%f39, %fd33;
	st.global.f32 	[%rd9], %f39;
	mov.u32 	%r62, 1;

BB108_19:
	add.s32 	%r49, %r62, %r6;
	mul.wide.s32 	%rd50, %r49, 4;
	add.s64 	%rd51, %rd2, %rd50;
	ld.global.f32 	%f40, [%rd51];
	cvt.f64.f32	%fd34, %f40;
	add.s32 	%r50, %r62, %r9;
	mul.wide.s32 	%rd52, %r50, 4;
	add.s64 	%rd53, %rd1, %rd52;
	ld.global.f32 	%f41, [%rd53];
	cvt.f64.f32	%fd35, %f41;
	fma.rn.f64 	%fd36, %fd34, %fd1, %fd35;
	cvt.rn.f32.f64	%f42, %fd36;
	st.global.f32 	[%rd53], %f42;
	add.s32 	%r62, %r62, 1;

BB108_20:
	add.s32 	%r51, %r62, %r6;
	mul.wide.s32 	%rd54, %r51, 4;
	add.s64 	%rd55, %rd2, %rd54;
	ld.global.f32 	%f43, [%rd55];
	cvt.f64.f32	%fd37, %f43;
	add.s32 	%r52, %r62, %r9;
	mul.wide.s32 	%rd56, %r52, 4;
	add.s64 	%rd57, %rd1, %rd56;
	ld.global.f32 	%f44, [%rd57];
	cvt.f64.f32	%fd38, %f44;
	fma.rn.f64 	%fd39, %fd37, %fd1, %fd38;
	cvt.rn.f32.f64	%f45, %fd39;
	st.global.f32 	[%rd57], %f45;
	add.s32 	%r62, %r62, 1;

BB108_21:
	setp.lt.u32	%p13, %r27, 4;
	@%p13 bra 	BB108_24;

	mad.lo.s32 	%r53, %r27, %r57, %r62;
	mul.wide.s32 	%rd58, %r53, 4;
	add.s64 	%rd63, %rd1, %rd58;
	add.s32 	%r54, %r6, %r62;
	mul.wide.s32 	%rd59, %r54, 4;
	add.s64 	%rd62, %rd2, %rd59;

BB108_23:
	ld.global.f32 	%f46, [%rd62];
	cvt.f64.f32	%fd40, %f46;
	ld.global.f32 	%f47, [%rd63];
	cvt.f64.f32	%fd41, %f47;
	fma.rn.f64 	%fd42, %fd40, %fd1, %fd41;
	cvt.rn.f32.f64	%f48, %fd42;
	st.global.f32 	[%rd63], %f48;
	ld.global.f32 	%f49, [%rd62+4];
	cvt.f64.f32	%fd43, %f49;
	ld.global.f32 	%f50, [%rd63+4];
	cvt.f64.f32	%fd44, %f50;
	fma.rn.f64 	%fd45, %fd43, %fd1, %fd44;
	cvt.rn.f32.f64	%f51, %fd45;
	st.global.f32 	[%rd63+4], %f51;
	ld.global.f32 	%f52, [%rd62+8];
	cvt.f64.f32	%fd46, %f52;
	ld.global.f32 	%f53, [%rd63+8];
	cvt.f64.f32	%fd47, %f53;
	fma.rn.f64 	%fd48, %fd46, %fd1, %fd47;
	cvt.rn.f32.f64	%f54, %fd48;
	st.global.f32 	[%rd63+8], %f54;
	ld.global.f32 	%f55, [%rd62+12];
	cvt.f64.f32	%fd49, %f55;
	ld.global.f32 	%f56, [%rd63+12];
	cvt.f64.f32	%fd50, %f56;
	fma.rn.f64 	%fd51, %fd49, %fd1, %fd50;
	cvt.rn.f32.f64	%f57, %fd51;
	st.global.f32 	[%rd63+12], %f57;
	add.s64 	%rd63, %rd63, 16;
	add.s64 	%rd62, %rd62, 16;
	add.s32 	%r62, %r62, 4;
	setp.lt.s32	%p14, %r62, %r27;
	@%p14 bra 	BB108_23;
	bra.uni 	BB108_24;

BB108_6:
	mul.wide.s32 	%rd39, %r57, 4;
	add.s64 	%rd10, %rd3, %rd39;
	mov.u32 	%r58, 0;
	setp.eq.s32	%p5, %r1, 0;
	@%p5 bra 	BB108_12;

	setp.eq.s32	%p6, %r1, 1;
	@%p6 bra 	BB108_11;

	setp.eq.s32	%p7, %r1, 2;
	@%p7 bra 	BB108_10;

	ld.global.f32 	%f2, [%rd8];
	cvt.f64.f32	%fd3, %f2;
	ld.global.f32 	%f3, [%rd10];
	div.rn.f32 	%f4, %f3, %f1;
	cvt.f64.f32	%fd4, %f4;
	ld.global.f32 	%f5, [%rd9];
	cvt.f64.f32	%fd5, %f5;
	fma.rn.f64 	%fd6, %fd3, %fd4, %fd5;
	cvt.rn.f32.f64	%f6, %fd6;
	st.global.f32 	[%rd9], %f6;
	mov.u32 	%r58, 1;

BB108_10:
	add.s32 	%r39, %r58, %r6;
	mul.wide.s32 	%rd40, %r39, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.f32 	%f7, [%rd41];
	cvt.f64.f32	%fd7, %f7;
	ld.global.f32 	%f8, [%rd10];
	div.rn.f32 	%f9, %f8, %f1;
	cvt.f64.f32	%fd8, %f9;
	add.s32 	%r40, %r58, %r9;
	mul.wide.s32 	%rd42, %r40, 4;
	add.s64 	%rd43, %rd1, %rd42;
	ld.global.f32 	%f10, [%rd43];
	cvt.f64.f32	%fd9, %f10;
	fma.rn.f64 	%fd10, %fd7, %fd8, %fd9;
	cvt.rn.f32.f64	%f11, %fd10;
	st.global.f32 	[%rd43], %f11;
	add.s32 	%r58, %r58, 1;

BB108_11:
	add.s32 	%r41, %r58, %r6;
	mul.wide.s32 	%rd44, %r41, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.f32 	%f12, [%rd45];
	cvt.f64.f32	%fd11, %f12;
	ld.global.f32 	%f13, [%rd10];
	div.rn.f32 	%f14, %f13, %f1;
	cvt.f64.f32	%fd12, %f14;
	add.s32 	%r42, %r58, %r9;
	mul.wide.s32 	%rd46, %r42, 4;
	add.s64 	%rd47, %rd1, %rd46;
	ld.global.f32 	%f15, [%rd47];
	cvt.f64.f32	%fd13, %f15;
	fma.rn.f64 	%fd14, %fd11, %fd12, %fd13;
	cvt.rn.f32.f64	%f16, %fd14;
	st.global.f32 	[%rd47], %f16;
	add.s32 	%r58, %r58, 1;

BB108_12:
	setp.lt.u32	%p8, %r27, 4;
	@%p8 bra 	BB108_24;

	mad.lo.s32 	%r43, %r27, %r57, %r58;
	mul.wide.s32 	%rd48, %r43, 4;
	add.s64 	%rd61, %rd1, %rd48;
	add.s32 	%r44, %r6, %r58;
	mul.wide.s32 	%rd49, %r44, 4;
	add.s64 	%rd60, %rd2, %rd49;

BB108_14:
	ld.global.f32 	%f17, [%rd60];
	cvt.f64.f32	%fd15, %f17;
	ld.global.f32 	%f18, [%rd10];
	div.rn.f32 	%f19, %f18, %f1;
	cvt.f64.f32	%fd16, %f19;
	ld.global.f32 	%f20, [%rd61];
	cvt.f64.f32	%fd17, %f20;
	fma.rn.f64 	%fd18, %fd15, %fd16, %fd17;
	cvt.rn.f32.f64	%f21, %fd18;
	st.global.f32 	[%rd61], %f21;
	ld.global.f32 	%f22, [%rd60+4];
	cvt.f64.f32	%fd19, %f22;
	ld.global.f32 	%f23, [%rd10];
	div.rn.f32 	%f24, %f23, %f1;
	cvt.f64.f32	%fd20, %f24;
	ld.global.f32 	%f25, [%rd61+4];
	cvt.f64.f32	%fd21, %f25;
	fma.rn.f64 	%fd22, %fd19, %fd20, %fd21;
	cvt.rn.f32.f64	%f26, %fd22;
	st.global.f32 	[%rd61+4], %f26;
	ld.global.f32 	%f27, [%rd60+8];
	cvt.f64.f32	%fd23, %f27;
	ld.global.f32 	%f28, [%rd10];
	div.rn.f32 	%f29, %f28, %f1;
	cvt.f64.f32	%fd24, %f29;
	ld.global.f32 	%f30, [%rd61+8];
	cvt.f64.f32	%fd25, %f30;
	fma.rn.f64 	%fd26, %fd23, %fd24, %fd25;
	cvt.rn.f32.f64	%f31, %fd26;
	st.global.f32 	[%rd61+8], %f31;
	ld.global.f32 	%f32, [%rd60+12];
	cvt.f64.f32	%fd27, %f32;
	ld.global.f32 	%f33, [%rd10];
	div.rn.f32 	%f34, %f33, %f1;
	cvt.f64.f32	%fd28, %f34;
	ld.global.f32 	%f35, [%rd61+12];
	cvt.f64.f32	%fd29, %f35;
	fma.rn.f64 	%fd30, %fd27, %fd28, %fd29;
	cvt.rn.f32.f64	%f36, %fd30;
	st.global.f32 	[%rd61+12], %f36;
	add.s64 	%rd61, %rd61, 16;
	add.s64 	%rd60, %rd60, 16;
	add.s32 	%r58, %r58, 4;
	setp.lt.s32	%p9, %r58, %r27;
	@%p9 bra 	BB108_14;

BB108_24:
	add.s32 	%r57, %r57, 1;
	add.s32 	%r56, %r56, 1;
	setp.lt.s32	%p15, %r56, %r4;
	@%p15 bra 	BB108_4;

BB108_25:
	add.s32 	%r55, %r55, 1;
	setp.lt.s32	%p16, %r55, %r28;
	@%p16 bra 	BB108_2;

BB108_26:
	ret;
}

	// .globl	gpu_source_struct_3d
.visible .entry gpu_source_struct_3d(
	.param .u64 gpu_source_struct_3d_param_0,
	.param .u64 gpu_source_struct_3d_param_1,
	.param .u64 gpu_source_struct_3d_param_2,
	.param .u64 gpu_source_struct_3d_param_3,
	.param .u64 gpu_source_struct_3d_param_4,
	.param .u32 gpu_source_struct_3d_param_5,
	.param .u32 gpu_source_struct_3d_param_6
)
{
	.reg .pred 	%p<11>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<51>;
	.reg .b64 	%rd<44>;


	ld.param.u64 	%rd8, [gpu_source_struct_3d_param_0];
	ld.param.u64 	%rd9, [gpu_source_struct_3d_param_1];
	ld.param.u64 	%rd10, [gpu_source_struct_3d_param_2];
	ld.param.u64 	%rd11, [gpu_source_struct_3d_param_3];
	ld.param.u64 	%rd12, [gpu_source_struct_3d_param_4];
	ld.param.u32 	%r20, [gpu_source_struct_3d_param_5];
	ld.param.u32 	%r21, [gpu_source_struct_3d_param_6];
	setp.lt.s32	%p1, %r21, 1;
	@%p1 bra 	BB109_16;

	mov.u32 	%r41, 0;
	cvta.to.global.u64 	%rd13, %rd11;
	cvta.to.global.u64 	%rd16, %rd9;
	cvta.to.global.u64 	%rd19, %rd10;
	mov.u32 	%r50, %r41;

BB109_2:
	mul.wide.s32 	%rd14, %r41, 4;
	add.s64 	%rd15, %rd13, %rd14;
	ld.global.u32 	%r24, [%rd15];
	add.s32 	%r25, %r24, -1;
	mul.wide.s32 	%rd17, %r25, 4;
	add.s64 	%rd18, %rd16, %rd17;
	add.s64 	%rd1, %rd19, %rd17;
	ld.global.u32 	%r3, [%rd18];
	setp.lt.s32	%p2, %r3, 1;
	@%p2 bra 	BB109_15;

	ld.global.u32 	%r27, [%rd1];
	add.s32 	%r44, %r27, -1;
	mov.u32 	%r43, 0;

BB109_4:
	setp.lt.s32	%p3, %r20, 1;
	@%p3 bra 	BB109_14;

	and.b32  	%r31, %r20, 3;
	mov.u32 	%r46, 0;
	setp.eq.s32	%p4, %r31, 0;
	@%p4 bra 	BB109_11;

	setp.eq.s32	%p5, %r31, 1;
	@%p5 bra 	BB109_10;

	setp.eq.s32	%p6, %r31, 2;
	@%p6 bra 	BB109_9;

	mul.lo.s32 	%r33, %r50, %r20;
	cvta.to.global.u64 	%rd20, %rd12;
	mul.wide.s32 	%rd21, %r33, 4;
	add.s64 	%rd22, %rd20, %rd21;
	mul.lo.s32 	%r34, %r44, %r20;
	cvta.to.global.u64 	%rd23, %rd8;
	mul.wide.s32 	%rd24, %r34, 4;
	add.s64 	%rd25, %rd23, %rd24;
	ld.global.f32 	%f1, [%rd25];
	ld.global.f32 	%f2, [%rd22];
	add.f32 	%f3, %f2, %f1;
	st.global.f32 	[%rd25], %f3;
	mov.u32 	%r46, 1;

BB109_9:
	mad.lo.s32 	%r35, %r50, %r20, %r46;
	cvta.to.global.u64 	%rd26, %rd12;
	mul.wide.s32 	%rd27, %r35, 4;
	add.s64 	%rd28, %rd26, %rd27;
	mad.lo.s32 	%r36, %r44, %r20, %r46;
	cvta.to.global.u64 	%rd29, %rd8;
	mul.wide.s32 	%rd30, %r36, 4;
	add.s64 	%rd31, %rd29, %rd30;
	ld.global.f32 	%f4, [%rd31];
	ld.global.f32 	%f5, [%rd28];
	add.f32 	%f6, %f5, %f4;
	st.global.f32 	[%rd31], %f6;
	add.s32 	%r46, %r46, 1;

BB109_10:
	mad.lo.s32 	%r37, %r50, %r20, %r46;
	cvta.to.global.u64 	%rd32, %rd12;
	mul.wide.s32 	%rd33, %r37, 4;
	add.s64 	%rd34, %rd32, %rd33;
	mad.lo.s32 	%r38, %r44, %r20, %r46;
	cvta.to.global.u64 	%rd35, %rd8;
	mul.wide.s32 	%rd36, %r38, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.global.f32 	%f7, [%rd37];
	ld.global.f32 	%f8, [%rd34];
	add.f32 	%f9, %f8, %f7;
	st.global.f32 	[%rd37], %f9;
	add.s32 	%r46, %r46, 1;

BB109_11:
	setp.lt.u32	%p7, %r20, 4;
	@%p7 bra 	BB109_14;

	mad.lo.s32 	%r39, %r20, %r44, %r46;
	cvta.to.global.u64 	%rd38, %rd8;
	mul.wide.s32 	%rd39, %r39, 4;
	add.s64 	%rd43, %rd38, %rd39;
	mad.lo.s32 	%r40, %r20, %r50, %r46;
	cvta.to.global.u64 	%rd40, %rd12;
	mul.wide.s32 	%rd41, %r40, 4;
	add.s64 	%rd42, %rd40, %rd41;

BB109_13:
	ld.global.f32 	%f10, [%rd43];
	ld.global.f32 	%f11, [%rd42];
	add.f32 	%f12, %f11, %f10;
	st.global.f32 	[%rd43], %f12;
	ld.global.f32 	%f13, [%rd43+4];
	ld.global.f32 	%f14, [%rd42+4];
	add.f32 	%f15, %f14, %f13;
	st.global.f32 	[%rd43+4], %f15;
	ld.global.f32 	%f16, [%rd43+8];
	ld.global.f32 	%f17, [%rd42+8];
	add.f32 	%f18, %f17, %f16;
	st.global.f32 	[%rd43+8], %f18;
	ld.global.f32 	%f19, [%rd43+12];
	ld.global.f32 	%f20, [%rd42+12];
	add.f32 	%f21, %f20, %f19;
	st.global.f32 	[%rd43+12], %f21;
	add.s64 	%rd43, %rd43, 16;
	add.s64 	%rd42, %rd42, 16;
	add.s32 	%r46, %r46, 4;
	setp.lt.s32	%p8, %r46, %r20;
	@%p8 bra 	BB109_13;

BB109_14:
	add.s32 	%r50, %r50, 1;
	add.s32 	%r44, %r44, 1;
	add.s32 	%r43, %r43, 1;
	setp.lt.s32	%p9, %r43, %r3;
	@%p9 bra 	BB109_4;

BB109_15:
	add.s32 	%r41, %r41, 1;
	setp.lt.s32	%p10, %r41, %r21;
	@%p10 bra 	BB109_2;

BB109_16:
	ret;
}

	// .globl	gpu_source_uprim_relax
.visible .entry gpu_source_uprim_relax(
	.param .u64 gpu_source_uprim_relax_param_0,
	.param .u64 gpu_source_uprim_relax_param_1,
	.param .u64 gpu_source_uprim_relax_param_2,
	.param .u64 gpu_source_uprim_relax_param_3,
	.param .u64 gpu_source_uprim_relax_param_4,
	.param .u64 gpu_source_uprim_relax_param_5,
	.param .u64 gpu_source_uprim_relax_param_6,
	.param .u64 gpu_source_uprim_relax_param_7,
	.param .u64 gpu_source_uprim_relax_param_8,
	.param .u32 gpu_source_uprim_relax_param_9,
	.param .u32 gpu_source_uprim_relax_param_10
)
{
	.reg .pred 	%p<10>;
	.reg .f32 	%f<27>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<42>;


	ld.param.u64 	%rd8, [gpu_source_uprim_relax_param_0];
	ld.param.u64 	%rd9, [gpu_source_uprim_relax_param_1];
	ld.param.u64 	%rd10, [gpu_source_uprim_relax_param_2];
	ld.param.u64 	%rd11, [gpu_source_uprim_relax_param_3];
	ld.param.u64 	%rd14, [gpu_source_uprim_relax_param_4];
	ld.param.u64 	%rd15, [gpu_source_uprim_relax_param_5];
	ld.param.u64 	%rd12, [gpu_source_uprim_relax_param_6];
	ld.param.u64 	%rd13, [gpu_source_uprim_relax_param_7];
	ld.param.u64 	%rd16, [gpu_source_uprim_relax_param_8];
	ld.param.u32 	%r6, [gpu_source_uprim_relax_param_9];
	ld.param.u32 	%r7, [gpu_source_uprim_relax_param_10];
	cvta.to.global.u64 	%rd1, %rd16;
	cvta.to.global.u64 	%rd2, %rd15;
	cvta.to.global.u64 	%rd3, %rd14;
	mov.u32 	%r8, %ntid.y;
	mov.u32 	%r9, %ctaid.y;
	mov.u32 	%r10, %tid.y;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %nctaid.x;
	mov.u32 	%r13, %ctaid.x;
	mad.lo.s32 	%r14, %r11, %r12, %r13;
	mov.u32 	%r15, %ntid.x;
	mov.u32 	%r16, %tid.x;
	mad.lo.s32 	%r1, %r14, %r15, %r16;
	mul.lo.s32 	%r17, %r7, %r6;
	setp.ge.s32	%p1, %r1, %r17;
	@%p1 bra 	BB110_9;

	cvta.to.global.u64 	%rd17, %rd8;
	div.s32 	%r2, %r1, %r6;
	mul.lo.s32 	%r3, %r2, %r6;
	sub.s32 	%r4, %r1, %r3;
	cvt.s64.s32	%rd4, %r2;
	cvta.to.global.u64 	%rd18, %rd9;
	mul.wide.s32 	%rd19, %r2, 4;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.u32 	%r18, [%rd20];
	add.s32 	%r5, %r18, -1;
	cvta.to.global.u64 	%rd5, %rd10;
	mul.wide.s32 	%rd21, %r1, 4;
	add.s64 	%rd6, %rd17, %rd21;
	ld.global.f32 	%f25, [%rd6];
	cvt.s64.s32	%rd7, %r3;
	cvta.to.global.u64 	%rd22, %rd11;
	mul.wide.s32 	%rd23, %r3, 4;
	add.s64 	%rd24, %rd22, %rd23;
	add.s64 	%rd25, %rd3, %rd21;
	ld.global.f32 	%f2, [%rd25];
	cvta.to.global.u64 	%rd26, %rd13;
	mul.wide.s32 	%rd27, %r5, 4;
	add.s64 	%rd28, %rd26, %rd27;
	ld.const.f32 	%f10, [dc_hWet];
	ld.global.f32 	%f11, [%rd24];
	setp.gt.f32	%p2, %f11, %f10;
	ld.global.f32 	%f3, [%rd28];
	setp.num.f32	%p3, %f3, %f3;
	and.pred  	%p4, %p2, %p3;
	@!%p4 bra 	BB110_9;
	bra.uni 	BB110_2;

BB110_2:
	cvt.u32.u64	%r19, %rd4;
	add.s64 	%rd30, %rd5, %rd27;
	ld.global.u32 	%r20, [%rd30];
	add.s32 	%r21, %r20, -1;
	setp.ne.s32	%p5, %r19, %r21;
	@%p5 bra 	BB110_5;

	add.s64 	%rd32, %rd2, %rd23;
	ld.global.f32 	%f4, [%rd32];
	setp.nan.f32	%p6, %f4, %f4;
	@%p6 bra 	BB110_5;

	cvt.u32.u64	%r22, %rd7;
	add.s64 	%rd34, %rd3, %rd23;
	ld.global.f32 	%f12, [%rd34];
	sub.f32 	%f13, %f4, %f12;
	ld.global.f32 	%f14, [%rd1];
	mul.f32 	%f15, %f14, %f13;
	div.rn.f32 	%f16, %f15, %f3;
	setp.eq.s32	%p7, %r1, %r22;
	mul.f32 	%f17, %f2, %f16;
	selp.f32	%f18, %f16, %f17, %p7;
	add.f32 	%f25, %f25, %f18;

BB110_5:
	setp.lt.s32	%p8, %r4, 1;
	@%p8 bra 	BB110_8;

	add.s64 	%rd36, %rd2, %rd21;
	ld.global.f32 	%f7, [%rd36];
	setp.nan.f32	%p9, %f7, %f7;
	@%p9 bra 	BB110_8;

	cvta.to.global.u64 	%rd37, %rd12;
	mul.wide.s32 	%rd38, %r4, 4;
	add.s64 	%rd39, %rd1, %rd38;
	sub.f32 	%f19, %f7, %f2;
	ld.global.f32 	%f20, [%rd39];
	mul.f32 	%f21, %f19, %f20;
	add.s64 	%rd41, %rd37, %rd19;
	ld.global.f32 	%f22, [%rd41];
	mul.f32 	%f23, %f21, %f22;
	div.rn.f32 	%f24, %f23, %f3;
	add.f32 	%f25, %f25, %f24;

BB110_8:
	st.global.f32 	[%rd6], %f25;

BB110_9:
	ret;
}

	// .globl	gpu_turbulence_smagv
.visible .entry gpu_turbulence_smagv(
	.param .u64 gpu_turbulence_smagv_param_0,
	.param .u64 gpu_turbulence_smagv_param_1,
	.param .u64 gpu_turbulence_smagv_param_2,
	.param .u64 gpu_turbulence_smagv_param_3,
	.param .u64 gpu_turbulence_smagv_param_4,
	.param .u64 gpu_turbulence_smagv_param_5,
	.param .u32 gpu_turbulence_smagv_param_6,
	.param .u32 gpu_turbulence_smagv_param_7
)
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<19>;
	.reg .b32 	%r<18>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<23>;


	ld.param.u64 	%rd1, [gpu_turbulence_smagv_param_0];
	ld.param.u64 	%rd2, [gpu_turbulence_smagv_param_1];
	ld.param.u64 	%rd3, [gpu_turbulence_smagv_param_2];
	ld.param.u64 	%rd4, [gpu_turbulence_smagv_param_3];
	ld.param.u64 	%rd5, [gpu_turbulence_smagv_param_4];
	ld.param.u64 	%rd6, [gpu_turbulence_smagv_param_5];
	ld.param.u32 	%r2, [gpu_turbulence_smagv_param_6];
	ld.param.u32 	%r3, [gpu_turbulence_smagv_param_7];
	mov.u32 	%r4, %ntid.y;
	mov.u32 	%r5, %ctaid.y;
	mov.u32 	%r6, %tid.y;
	mad.lo.s32 	%r7, %r4, %r5, %r6;
	mov.u32 	%r8, %nctaid.x;
	mov.u32 	%r9, %ctaid.x;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %ntid.x;
	mov.u32 	%r12, %tid.x;
	mad.lo.s32 	%r1, %r10, %r11, %r12;
	setp.ge.s32	%p1, %r1, %r3;
	@%p1 bra 	BB111_2;

	cvta.to.global.u64 	%rd7, %rd2;
	cvta.to.global.u64 	%rd8, %rd5;
	cvta.to.global.u64 	%rd9, %rd1;
	cvta.to.global.u64 	%rd10, %rd6;
	mul.wide.s32 	%rd11, %r1, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.u32 	%r13, [%rd12];
	add.s32 	%r14, %r13, -1;
	cvta.to.global.u64 	%rd13, %rd4;
	mul.wide.s32 	%rd14, %r14, 4;
	add.s64 	%rd15, %rd13, %rd14;
	shl.b32 	%r15, %r14, 1;
	mul.wide.s32 	%rd16, %r15, 4;
	add.s64 	%rd17, %rd8, %rd16;
	mul.lo.s32 	%r16, %r1, %r2;
	shl.b32 	%r17, %r16, 1;
	mul.wide.s32 	%rd18, %r17, 4;
	add.s64 	%rd19, %rd7, %rd18;
	cvta.to.global.u64 	%rd20, %rd3;
	add.s64 	%rd21, %rd20, %rd11;
	ld.global.f32 	%f1, [%rd21];
	ld.global.f32 	%f2, [%rd15];
	mul.f32 	%f3, %f2, %f1;
	mul.f32 	%f4, %f3, %f3;
	ld.global.f32 	%f5, [%rd19+8];
	ld.global.f32 	%f6, [%rd19+20];
	mul.f32 	%f7, %f6, %f6;
	fma.rn.f32 	%f8, %f5, %f5, %f7;
	cvt.f64.f32	%fd1, %f8;
	ld.global.f32 	%f9, [%rd19+16];
	ld.global.f32 	%f10, [%rd19+12];
	add.f32 	%f11, %f10, %f9;
	cvt.f64.f32	%fd2, %f11;
	mul.f64 	%fd3, %fd2, 0d3FE0000000000000;
	fma.rn.f64 	%fd4, %fd2, %fd3, %fd1;
	cvt.rn.f32.f64	%f12, %fd4;
	sqrt.rn.f32 	%f13, %f12;
	mul.f32 	%f14, %f13, %f4;
	ld.global.f32 	%f15, [%rd17];
	setp.gt.f32	%p2, %f14, %f15;
	selp.f32	%f16, %f14, %f15, %p2;
	ld.global.f32 	%f17, [%rd17+4];
	setp.lt.f32	%p3, %f16, %f17;
	selp.f32	%f18, %f16, %f17, %p3;
	add.s64 	%rd22, %rd9, %rd11;
	st.global.f32 	[%rd22], %f18;

BB111_2:
	ret;
}

	// .globl	gpu_turbulence_smags
.visible .entry gpu_turbulence_smags(
	.param .u64 gpu_turbulence_smags_param_0,
	.param .u64 gpu_turbulence_smags_param_1,
	.param .u64 gpu_turbulence_smags_param_2,
	.param .u64 gpu_turbulence_smags_param_3,
	.param .u64 gpu_turbulence_smags_param_4,
	.param .u64 gpu_turbulence_smags_param_5,
	.param .u32 gpu_turbulence_smags_param_6,
	.param .u32 gpu_turbulence_smags_param_7
)
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<19>;
	.reg .b32 	%r<19>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<23>;


	ld.param.u64 	%rd1, [gpu_turbulence_smags_param_0];
	ld.param.u64 	%rd2, [gpu_turbulence_smags_param_1];
	ld.param.u64 	%rd3, [gpu_turbulence_smags_param_2];
	ld.param.u64 	%rd4, [gpu_turbulence_smags_param_3];
	ld.param.u64 	%rd5, [gpu_turbulence_smags_param_4];
	ld.param.u64 	%rd6, [gpu_turbulence_smags_param_5];
	ld.param.u32 	%r2, [gpu_turbulence_smags_param_6];
	ld.param.u32 	%r3, [gpu_turbulence_smags_param_7];
	mov.u32 	%r4, %ntid.y;
	mov.u32 	%r5, %ctaid.y;
	mov.u32 	%r6, %tid.y;
	mad.lo.s32 	%r7, %r4, %r5, %r6;
	mov.u32 	%r8, %nctaid.x;
	mov.u32 	%r9, %ctaid.x;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %ntid.x;
	mov.u32 	%r12, %tid.x;
	mad.lo.s32 	%r1, %r10, %r11, %r12;
	setp.ge.s32	%p1, %r1, %r3;
	@%p1 bra 	BB112_2;

	cvta.to.global.u64 	%rd7, %rd1;
	cvta.to.global.u64 	%rd8, %rd2;
	cvta.to.global.u64 	%rd9, %rd6;
	mul.wide.s32 	%rd10, %r1, 4;
	add.s64 	%rd11, %rd9, %rd10;
	ld.global.u32 	%r13, [%rd11];
	shl.b32 	%r14, %r13, 1;
	add.s32 	%r15, %r14, -2;
	cvta.to.global.u64 	%rd12, %rd4;
	mul.wide.s32 	%rd13, %r15, 4;
	add.s64 	%rd14, %rd12, %rd13;
	cvta.to.global.u64 	%rd15, %rd5;
	add.s64 	%rd16, %rd15, %rd13;
	mul.lo.s32 	%r16, %r1, %r2;
	shl.b32 	%r17, %r16, 1;
	mul.wide.s32 	%rd17, %r17, 4;
	add.s64 	%rd18, %rd8, %rd17;
	cvta.to.global.u64 	%rd19, %rd3;
	add.s64 	%rd20, %rd19, %rd10;
	ld.global.f32 	%f1, [%rd20];
	ld.global.f32 	%f2, [%rd14];
	mul.f32 	%f3, %f2, %f1;
	mul.f32 	%f4, %f3, %f3;
	ld.global.f32 	%f5, [%rd18+8];
	ld.global.f32 	%f6, [%rd18+20];
	mul.f32 	%f7, %f6, %f6;
	fma.rn.f32 	%f8, %f5, %f5, %f7;
	cvt.f64.f32	%fd1, %f8;
	ld.global.f32 	%f9, [%rd18+16];
	ld.global.f32 	%f10, [%rd18+12];
	add.f32 	%f11, %f10, %f9;
	cvt.f64.f32	%fd2, %f11;
	mul.f64 	%fd3, %fd2, 0d3FE0000000000000;
	fma.rn.f64 	%fd4, %fd2, %fd3, %fd1;
	cvt.rn.f32.f64	%f12, %fd4;
	sqrt.rn.f32 	%f13, %f12;
	mul.f32 	%f14, %f13, %f4;
	ld.global.f32 	%f15, [%rd16];
	setp.gt.f32	%p2, %f14, %f15;
	selp.f32	%f16, %f14, %f15, %p2;
	ld.global.f32 	%f17, [%rd16+4];
	setp.lt.f32	%p3, %f16, %f17;
	selp.f32	%f18, %f16, %f17, %p3;
	mul.lo.s32 	%r18, %r1, 3;
	mul.wide.s32 	%rd21, %r18, 4;
	add.s64 	%rd22, %rd7, %rd21;
	st.global.f32 	[%rd22], %f18;
	st.global.f32 	[%rd22+8], %f18;

BB112_2:
	ret;
}

	// .globl	gpu_turbulence_smagv_subdepth
.visible .entry gpu_turbulence_smagv_subdepth(
	.param .u64 gpu_turbulence_smagv_subdepth_param_0,
	.param .u64 gpu_turbulence_smagv_subdepth_param_1,
	.param .u64 gpu_turbulence_smagv_subdepth_param_2,
	.param .u64 gpu_turbulence_smagv_subdepth_param_3,
	.param .u64 gpu_turbulence_smagv_subdepth_param_4,
	.param .u64 gpu_turbulence_smagv_subdepth_param_5,
	.param .u64 gpu_turbulence_smagv_subdepth_param_6,
	.param .u64 gpu_turbulence_smagv_subdepth_param_7,
	.param .u32 gpu_turbulence_smagv_subdepth_param_8,
	.param .u32 gpu_turbulence_smagv_subdepth_param_9
)
{
	.reg .pred 	%p<5>;
	.reg .f32 	%f<24>;
	.reg .b32 	%r<18>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<30>;


	ld.param.u64 	%rd1, [gpu_turbulence_smagv_subdepth_param_0];
	ld.param.u64 	%rd2, [gpu_turbulence_smagv_subdepth_param_1];
	ld.param.u64 	%rd3, [gpu_turbulence_smagv_subdepth_param_2];
	ld.param.u64 	%rd4, [gpu_turbulence_smagv_subdepth_param_3];
	ld.param.u64 	%rd5, [gpu_turbulence_smagv_subdepth_param_4];
	ld.param.u64 	%rd6, [gpu_turbulence_smagv_subdepth_param_5];
	ld.param.u64 	%rd7, [gpu_turbulence_smagv_subdepth_param_6];
	ld.param.u64 	%rd8, [gpu_turbulence_smagv_subdepth_param_7];
	ld.param.u32 	%r2, [gpu_turbulence_smagv_subdepth_param_8];
	ld.param.u32 	%r3, [gpu_turbulence_smagv_subdepth_param_9];
	mov.u32 	%r4, %ntid.y;
	mov.u32 	%r5, %ctaid.y;
	mov.u32 	%r6, %tid.y;
	mad.lo.s32 	%r7, %r4, %r5, %r6;
	mov.u32 	%r8, %nctaid.x;
	mov.u32 	%r9, %ctaid.x;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %ntid.x;
	mov.u32 	%r12, %tid.x;
	mad.lo.s32 	%r1, %r10, %r11, %r12;
	setp.ge.s32	%p1, %r1, %r3;
	@%p1 bra 	BB113_2;

	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd7;
	cvta.to.global.u64 	%rd11, %rd1;
	cvta.to.global.u64 	%rd12, %rd8;
	mul.wide.s32 	%rd13, %r1, 4;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.u32 	%r13, [%rd14];
	add.s32 	%r14, %r13, -1;
	cvta.to.global.u64 	%rd15, %rd6;
	mul.wide.s32 	%rd16, %r14, 4;
	add.s64 	%rd17, %rd15, %rd16;
	shl.b32 	%r15, %r14, 1;
	mul.wide.s32 	%rd18, %r15, 4;
	add.s64 	%rd19, %rd10, %rd18;
	mul.lo.s32 	%r16, %r1, %r2;
	cvta.to.global.u64 	%rd20, %rd2;
	mul.wide.s32 	%rd21, %r16, 4;
	add.s64 	%rd22, %rd20, %rd21;
	cvta.to.global.u64 	%rd23, %rd3;
	add.s64 	%rd24, %rd23, %rd21;
	ld.global.f32 	%f1, [%rd24];
	ld.global.f32 	%f2, [%rd22];
	add.f32 	%f3, %f2, %f1;
	mul.f32 	%f4, %f3, 0f3F000000;
	shl.b32 	%r17, %r16, 1;
	mul.wide.s32 	%rd25, %r17, 4;
	add.s64 	%rd26, %rd9, %rd25;
	cvta.to.global.u64 	%rd27, %rd5;
	add.s64 	%rd28, %rd27, %rd13;
	ld.global.f32 	%f5, [%rd28];
	setp.gt.f32	%p2, %f5, %f4;
	selp.f32	%f6, %f5, %f4, %p2;
	ld.global.f32 	%f7, [%rd17];
	mul.f32 	%f8, %f7, %f6;
	mul.f32 	%f9, %f8, %f8;
	ld.global.f32 	%f10, [%rd26+8];
	ld.global.f32 	%f11, [%rd26+20];
	mul.f32 	%f12, %f11, %f11;
	fma.rn.f32 	%f13, %f10, %f10, %f12;
	cvt.f64.f32	%fd1, %f13;
	ld.global.f32 	%f14, [%rd26+16];
	ld.global.f32 	%f15, [%rd26+12];
	add.f32 	%f16, %f15, %f14;
	cvt.f64.f32	%fd2, %f16;
	mul.f64 	%fd3, %fd2, 0d3FE0000000000000;
	fma.rn.f64 	%fd4, %fd2, %fd3, %fd1;
	cvt.rn.f32.f64	%f17, %fd4;
	sqrt.rn.f32 	%f18, %f17;
	mul.f32 	%f19, %f18, %f9;
	ld.global.f32 	%f20, [%rd19];
	setp.gt.f32	%p3, %f19, %f20;
	selp.f32	%f21, %f19, %f20, %p3;
	ld.global.f32 	%f22, [%rd19+4];
	setp.lt.f32	%p4, %f21, %f22;
	selp.f32	%f23, %f21, %f22, %p4;
	add.s64 	%rd29, %rd11, %rd13;
	st.global.f32 	[%rd29], %f23;

BB113_2:
	ret;
}

	// .globl	gpu_turbulence_smags_subdepth
.visible .entry gpu_turbulence_smags_subdepth(
	.param .u64 gpu_turbulence_smags_subdepth_param_0,
	.param .u64 gpu_turbulence_smags_subdepth_param_1,
	.param .u64 gpu_turbulence_smags_subdepth_param_2,
	.param .u64 gpu_turbulence_smags_subdepth_param_3,
	.param .u64 gpu_turbulence_smags_subdepth_param_4,
	.param .u64 gpu_turbulence_smags_subdepth_param_5,
	.param .u64 gpu_turbulence_smags_subdepth_param_6,
	.param .u64 gpu_turbulence_smags_subdepth_param_7,
	.param .u32 gpu_turbulence_smags_subdepth_param_8,
	.param .u32 gpu_turbulence_smags_subdepth_param_9
)
{
	.reg .pred 	%p<5>;
	.reg .f32 	%f<24>;
	.reg .b32 	%r<19>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<30>;


	ld.param.u64 	%rd1, [gpu_turbulence_smags_subdepth_param_0];
	ld.param.u64 	%rd2, [gpu_turbulence_smags_subdepth_param_1];
	ld.param.u64 	%rd3, [gpu_turbulence_smags_subdepth_param_2];
	ld.param.u64 	%rd4, [gpu_turbulence_smags_subdepth_param_3];
	ld.param.u64 	%rd5, [gpu_turbulence_smags_subdepth_param_4];
	ld.param.u64 	%rd6, [gpu_turbulence_smags_subdepth_param_5];
	ld.param.u64 	%rd7, [gpu_turbulence_smags_subdepth_param_6];
	ld.param.u64 	%rd8, [gpu_turbulence_smags_subdepth_param_7];
	ld.param.u32 	%r2, [gpu_turbulence_smags_subdepth_param_8];
	ld.param.u32 	%r3, [gpu_turbulence_smags_subdepth_param_9];
	mov.u32 	%r4, %ntid.y;
	mov.u32 	%r5, %ctaid.y;
	mov.u32 	%r6, %tid.y;
	mad.lo.s32 	%r7, %r4, %r5, %r6;
	mov.u32 	%r8, %nctaid.x;
	mov.u32 	%r9, %ctaid.x;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %ntid.x;
	mov.u32 	%r12, %tid.x;
	mad.lo.s32 	%r1, %r10, %r11, %r12;
	setp.ge.s32	%p1, %r1, %r3;
	@%p1 bra 	BB114_2;

	cvta.to.global.u64 	%rd9, %rd1;
	cvta.to.global.u64 	%rd10, %rd4;
	cvta.to.global.u64 	%rd11, %rd7;
	cvta.to.global.u64 	%rd12, %rd8;
	mul.wide.s32 	%rd13, %r1, 4;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.u32 	%r13, [%rd14];
	shl.b32 	%r14, %r13, 1;
	add.s32 	%r15, %r14, -2;
	cvta.to.global.u64 	%rd15, %rd6;
	mul.wide.s32 	%rd16, %r15, 4;
	add.s64 	%rd17, %rd15, %rd16;
	add.s64 	%rd18, %rd11, %rd16;
	mul.lo.s32 	%r16, %r1, %r2;
	cvta.to.global.u64 	%rd19, %rd2;
	mul.wide.s32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd19, %rd20;
	cvta.to.global.u64 	%rd22, %rd3;
	add.s64 	%rd23, %rd22, %rd20;
	ld.global.f32 	%f1, [%rd23];
	ld.global.f32 	%f2, [%rd21];
	add.f32 	%f3, %f2, %f1;
	mul.f32 	%f4, %f3, 0f3F000000;
	shl.b32 	%r17, %r16, 1;
	mul.wide.s32 	%rd24, %r17, 4;
	add.s64 	%rd25, %rd10, %rd24;
	cvta.to.global.u64 	%rd26, %rd5;
	add.s64 	%rd27, %rd26, %rd13;
	ld.global.f32 	%f5, [%rd27];
	setp.gt.f32	%p2, %f5, %f4;
	selp.f32	%f6, %f5, %f4, %p2;
	ld.global.f32 	%f7, [%rd17];
	mul.f32 	%f8, %f7, %f6;
	mul.f32 	%f9, %f8, %f8;
	ld.global.f32 	%f10, [%rd25+8];
	ld.global.f32 	%f11, [%rd25+20];
	mul.f32 	%f12, %f11, %f11;
	fma.rn.f32 	%f13, %f10, %f10, %f12;
	cvt.f64.f32	%fd1, %f13;
	ld.global.f32 	%f14, [%rd25+16];
	ld.global.f32 	%f15, [%rd25+12];
	add.f32 	%f16, %f15, %f14;
	cvt.f64.f32	%fd2, %f16;
	mul.f64 	%fd3, %fd2, 0d3FE0000000000000;
	fma.rn.f64 	%fd4, %fd2, %fd3, %fd1;
	cvt.rn.f32.f64	%f17, %fd4;
	sqrt.rn.f32 	%f18, %f17;
	mul.f32 	%f19, %f18, %f9;
	ld.global.f32 	%f20, [%rd18];
	setp.gt.f32	%p3, %f19, %f20;
	selp.f32	%f21, %f19, %f20, %p3;
	ld.global.f32 	%f22, [%rd18+4];
	setp.lt.f32	%p4, %f21, %f22;
	selp.f32	%f23, %f21, %f22, %p4;
	mul.lo.s32 	%r18, %r1, 3;
	mul.wide.s32 	%rd28, %r18, 4;
	add.s64 	%rd29, %rd9, %rd28;
	st.global.f32 	[%rd29], %f23;
	st.global.f32 	[%rd29+8], %f23;

BB114_2:
	ret;
}

	// .globl	gpu_turbulence_wuhu
.visible .entry gpu_turbulence_wuhu(
	.param .u64 gpu_turbulence_wuhu_param_0,
	.param .u64 gpu_turbulence_wuhu_param_1,
	.param .u64 gpu_turbulence_wuhu_param_2,
	.param .u64 gpu_turbulence_wuhu_param_3,
	.param .u64 gpu_turbulence_wuhu_param_4,
	.param .u64 gpu_turbulence_wuhu_param_5,
	.param .u64 gpu_turbulence_wuhu_param_6,
	.param .u64 gpu_turbulence_wuhu_param_7,
	.param .u64 gpu_turbulence_wuhu_param_8,
	.param .u32 gpu_turbulence_wuhu_param_9,
	.param .u32 gpu_turbulence_wuhu_param_10
)
{
	.reg .pred 	%p<42>;
	.reg .f32 	%f<328>;
	.reg .b32 	%r<118>;
	.reg .f64 	%fd<13>;
	.reg .b64 	%rd<68>;


	ld.param.u64 	%rd16, [gpu_turbulence_wuhu_param_0];
	ld.param.u64 	%rd11, [gpu_turbulence_wuhu_param_1];
	ld.param.u64 	%rd12, [gpu_turbulence_wuhu_param_2];
	ld.param.u64 	%rd17, [gpu_turbulence_wuhu_param_3];
	ld.param.u64 	%rd18, [gpu_turbulence_wuhu_param_4];
	ld.param.u64 	%rd19, [gpu_turbulence_wuhu_param_5];
	ld.param.u64 	%rd13, [gpu_turbulence_wuhu_param_6];
	ld.param.u64 	%rd15, [gpu_turbulence_wuhu_param_8];
	ld.param.u32 	%r42, [gpu_turbulence_wuhu_param_9];
	ld.param.u32 	%r43, [gpu_turbulence_wuhu_param_10];
	cvta.to.global.u64 	%rd1, %rd19;
	cvta.to.global.u64 	%rd2, %rd16;
	cvta.to.global.u64 	%rd3, %rd18;
	cvta.to.global.u64 	%rd4, %rd17;
	mov.u32 	%r44, %ntid.y;
	mov.u32 	%r45, %ctaid.y;
	mov.u32 	%r46, %tid.y;
	mad.lo.s32 	%r47, %r44, %r45, %r46;
	mov.u32 	%r48, %nctaid.x;
	mov.u32 	%r49, %ctaid.x;
	mad.lo.s32 	%r50, %r47, %r48, %r49;
	mov.u32 	%r51, %ntid.x;
	mov.u32 	%r52, %tid.x;
	mad.lo.s32 	%r1, %r50, %r51, %r52;
	setp.ge.s32	%p2, %r1, %r43;
	@%p2 bra 	BB115_41;

	cvta.to.global.u64 	%rd20, %rd15;
	cvta.to.global.u64 	%rd21, %rd11;
	cvta.to.global.u64 	%rd22, %rd12;
	mul.wide.s32 	%rd23, %r1, 4;
	add.s64 	%rd24, %rd22, %rd23;
	ld.global.u32 	%r2, [%rd24];
	shl.b32 	%r53, %r1, 1;
	mul.wide.s32 	%rd25, %r53, 4;
	add.s64 	%rd26, %rd20, %rd25;
	ld.global.f32 	%f1, [%rd26];
	ld.global.f32 	%f2, [%rd26+4];
	add.s64 	%rd27, %rd21, %rd23;
	ld.global.u32 	%r3, [%rd27];
	add.s32 	%r54, %r3, -1;
	mul.lo.s32 	%r55, %r54, %r42;
	mul.wide.s32 	%rd28, %r55, 4;
	add.s64 	%rd5, %rd4, %rd28;
	add.s64 	%rd6, %rd3, %rd28;
	ld.global.f32 	%f3, [%rd6];
	ld.global.f32 	%f4, [%rd5];
	add.f32 	%f53, %f4, %f3;
	mul.f32 	%f54, %f53, 0f3F000000;
	setp.gt.f32	%p3, %f54, 0f34000000;
	selp.f32	%f5, %f54, 0f34000000, %p3;
	ld.const.f32 	%f55, [dc_hWet];
	setp.gt.f32	%p4, %f4, %f55;
	setp.gt.f32	%p5, %f3, %f55;
	and.pred  	%p6, %p4, %p5;
	mov.f32 	%f327, 0f00000000;
	mov.f32 	%f321, %f327;
	mov.f32 	%f322, %f327;
	@!%p6 bra 	BB115_14;
	bra.uni 	BB115_2;

BB115_2:
	mov.f64 	%fd11, 0d0000000000000000;
	setp.lt.s32	%p7, %r2, 1;
	mov.f64 	%fd12, %fd11;
	@%p7 bra 	BB115_13;

	and.b32  	%r4, %r2, 3;
	setp.eq.s32	%p8, %r4, 0;
	mov.u32 	%r106, 0;
	add.s32 	%r107, %r3, -1;
	mov.f32 	%f319, 0f00000000;
	mov.f32 	%f320, %f319;
	@%p8 bra 	BB115_9;

	setp.eq.s32	%p9, %r4, 1;
	add.s32 	%r105, %r3, -1;
	mov.f32 	%f313, 0f00000000;
	mov.u32 	%r104, 0;
	mov.f32 	%f314, %f313;
	@%p9 bra 	BB115_8;

	setp.eq.s32	%p10, %r4, 2;
	add.s32 	%r103, %r3, -1;
	mov.f32 	%f311, 0f00000000;
	mov.u32 	%r104, 1;
	mov.f32 	%f312, %f311;
	@%p10 bra 	BB115_7;

	add.s32 	%r60, %r3, -1;
	shl.b32 	%r61, %r60, 1;
	mul.wide.s32 	%rd29, %r61, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.f32 	%f62, [%rd5+4];
	ld.global.f32 	%f63, [%rd30];
	mul.f32 	%f64, %f63, %f62;
	div.rn.f32 	%f65, %f64, %f4;
	ld.global.f32 	%f66, [%rd6+4];
	ld.global.f32 	%f67, [%rd30+4];
	mul.f32 	%f68, %f67, %f66;
	div.rn.f32 	%f69, %f68, %f3;
	add.f32 	%f70, %f65, %f69;
	add.f32 	%f312, %f70, 0f00000000;
	ld.global.f32 	%f71, [%rd5+8];
	mul.f32 	%f72, %f63, %f71;
	div.rn.f32 	%f73, %f72, %f4;
	ld.global.f32 	%f74, [%rd6+8];
	mul.f32 	%f75, %f67, %f74;
	div.rn.f32 	%f76, %f75, %f3;
	add.f32 	%f77, %f73, %f76;
	add.f32 	%f311, %f77, 0f00000000;
	mov.u32 	%r104, 2;
	mov.u32 	%r103, %r3;

BB115_7:
	shl.b32 	%r62, %r103, 1;
	mul.wide.s32 	%rd31, %r62, 4;
	add.s64 	%rd32, %rd1, %rd31;
	mad.lo.s32 	%r63, %r103, %r42, 1;
	mul.wide.s32 	%rd33, %r63, 4;
	add.s64 	%rd34, %rd4, %rd33;
	ld.global.f32 	%f78, [%rd34];
	ld.global.f32 	%f79, [%rd32];
	mul.f32 	%f80, %f79, %f78;
	div.rn.f32 	%f81, %f80, %f4;
	add.s64 	%rd35, %rd3, %rd33;
	ld.global.f32 	%f82, [%rd35];
	ld.global.f32 	%f83, [%rd32+4];
	mul.f32 	%f84, %f83, %f82;
	div.rn.f32 	%f85, %f84, %f3;
	add.f32 	%f86, %f81, %f85;
	add.f32 	%f314, %f312, %f86;
	ld.global.f32 	%f87, [%rd34+4];
	mul.f32 	%f88, %f79, %f87;
	div.rn.f32 	%f89, %f88, %f4;
	ld.global.f32 	%f90, [%rd35+4];
	mul.f32 	%f91, %f83, %f90;
	div.rn.f32 	%f92, %f91, %f3;
	add.f32 	%f93, %f89, %f92;
	add.f32 	%f313, %f311, %f93;
	add.s32 	%r105, %r103, 1;

BB115_8:
	shl.b32 	%r64, %r105, 1;
	mul.wide.s32 	%rd36, %r64, 4;
	add.s64 	%rd37, %rd1, %rd36;
	mad.lo.s32 	%r65, %r105, %r42, 1;
	mul.wide.s32 	%rd38, %r65, 4;
	add.s64 	%rd39, %rd4, %rd38;
	ld.global.f32 	%f94, [%rd39];
	ld.global.f32 	%f95, [%rd37];
	mul.f32 	%f96, %f95, %f94;
	div.rn.f32 	%f97, %f96, %f4;
	add.s64 	%rd40, %rd3, %rd38;
	ld.global.f32 	%f98, [%rd40];
	ld.global.f32 	%f99, [%rd37+4];
	mul.f32 	%f100, %f99, %f98;
	div.rn.f32 	%f101, %f100, %f3;
	add.f32 	%f102, %f97, %f101;
	add.f32 	%f320, %f314, %f102;
	ld.global.f32 	%f103, [%rd39+4];
	mul.f32 	%f104, %f95, %f103;
	div.rn.f32 	%f105, %f104, %f4;
	ld.global.f32 	%f106, [%rd40+4];
	mul.f32 	%f107, %f99, %f106;
	div.rn.f32 	%f108, %f107, %f3;
	add.f32 	%f109, %f105, %f108;
	add.f32 	%f319, %f313, %f109;
	add.s32 	%r107, %r105, 1;
	add.s32 	%r106, %r104, 1;

BB115_9:
	setp.lt.u32	%p11, %r2, 4;
	@%p11 bra 	BB115_12;

	shl.b32 	%r17, %r42, 2;
	shl.b32 	%r109, %r107, 1;
	mul.lo.s32 	%r108, %r107, %r42;

BB115_11:
	mul.wide.s32 	%rd41, %r109, 4;
	add.s64 	%rd42, %rd1, %rd41;
	add.s32 	%r66, %r108, 1;
	mul.wide.s32 	%rd43, %r66, 4;
	add.s64 	%rd44, %rd4, %rd43;
	ld.global.f32 	%f110, [%rd44];
	ld.global.f32 	%f111, [%rd42];
	mul.f32 	%f112, %f111, %f110;
	div.rn.f32 	%f113, %f112, %f4;
	add.s64 	%rd45, %rd3, %rd43;
	ld.global.f32 	%f114, [%rd45];
	ld.global.f32 	%f115, [%rd42+4];
	mul.f32 	%f116, %f115, %f114;
	div.rn.f32 	%f117, %f116, %f3;
	add.f32 	%f118, %f113, %f117;
	add.f32 	%f119, %f320, %f118;
	ld.global.f32 	%f120, [%rd44+4];
	mul.f32 	%f121, %f111, %f120;
	div.rn.f32 	%f122, %f121, %f4;
	ld.global.f32 	%f123, [%rd45+4];
	mul.f32 	%f124, %f115, %f123;
	div.rn.f32 	%f125, %f124, %f3;
	add.f32 	%f126, %f122, %f125;
	add.f32 	%f127, %f319, %f126;
	cvt.s64.s32	%rd46, %r17;
	add.s64 	%rd47, %rd44, %rd46;
	ld.global.f32 	%f128, [%rd47];
	ld.global.f32 	%f129, [%rd42+8];
	mul.f32 	%f130, %f129, %f128;
	div.rn.f32 	%f131, %f130, %f4;
	add.s64 	%rd48, %rd45, %rd46;
	ld.global.f32 	%f132, [%rd48];
	ld.global.f32 	%f133, [%rd42+12];
	mul.f32 	%f134, %f133, %f132;
	div.rn.f32 	%f135, %f134, %f3;
	add.f32 	%f136, %f131, %f135;
	add.f32 	%f137, %f119, %f136;
	ld.global.f32 	%f138, [%rd47+4];
	mul.f32 	%f139, %f129, %f138;
	div.rn.f32 	%f140, %f139, %f4;
	ld.global.f32 	%f141, [%rd48+4];
	mul.f32 	%f142, %f133, %f141;
	div.rn.f32 	%f143, %f142, %f3;
	add.f32 	%f144, %f140, %f143;
	add.f32 	%f145, %f127, %f144;
	add.s64 	%rd49, %rd47, %rd46;
	ld.global.f32 	%f146, [%rd49];
	ld.global.f32 	%f147, [%rd42+16];
	mul.f32 	%f148, %f147, %f146;
	div.rn.f32 	%f149, %f148, %f4;
	add.s64 	%rd50, %rd48, %rd46;
	ld.global.f32 	%f150, [%rd50];
	ld.global.f32 	%f151, [%rd42+20];
	mul.f32 	%f152, %f151, %f150;
	div.rn.f32 	%f153, %f152, %f3;
	add.f32 	%f154, %f149, %f153;
	add.f32 	%f155, %f137, %f154;
	ld.global.f32 	%f156, [%rd49+4];
	mul.f32 	%f157, %f147, %f156;
	div.rn.f32 	%f158, %f157, %f4;
	ld.global.f32 	%f159, [%rd50+4];
	mul.f32 	%f160, %f151, %f159;
	div.rn.f32 	%f161, %f160, %f3;
	add.f32 	%f162, %f158, %f161;
	add.f32 	%f163, %f145, %f162;
	add.s64 	%rd51, %rd49, %rd46;
	ld.global.f32 	%f164, [%rd51];
	ld.global.f32 	%f165, [%rd42+24];
	mul.f32 	%f166, %f165, %f164;
	div.rn.f32 	%f167, %f166, %f4;
	add.s64 	%rd52, %rd50, %rd46;
	ld.global.f32 	%f168, [%rd52];
	ld.global.f32 	%f169, [%rd42+28];
	mul.f32 	%f170, %f169, %f168;
	div.rn.f32 	%f171, %f170, %f3;
	add.f32 	%f172, %f167, %f171;
	add.f32 	%f320, %f155, %f172;
	ld.global.f32 	%f173, [%rd51+4];
	mul.f32 	%f174, %f165, %f173;
	div.rn.f32 	%f175, %f174, %f4;
	ld.global.f32 	%f176, [%rd52+4];
	mul.f32 	%f177, %f169, %f176;
	div.rn.f32 	%f178, %f177, %f3;
	add.f32 	%f179, %f175, %f178;
	add.f32 	%f319, %f163, %f179;
	add.s32 	%r109, %r109, 8;
	add.s32 	%r108, %r108, %r17;
	add.s32 	%r106, %r106, 4;
	setp.lt.s32	%p12, %r106, %r2;
	@%p12 bra 	BB115_11;

BB115_12:
	cvt.f64.f32	%fd12, %f320;
	cvt.f64.f32	%fd11, %f319;

BB115_13:
	cvt.f64.f32	%fd7, %f5;
	add.f64 	%fd8, %fd7, %fd7;
	div.rn.f64 	%fd9, %fd12, %fd8;
	cvt.rn.f32.f64	%f321, %fd9;
	div.rn.f64 	%fd10, %fd11, %fd8;
	cvt.rn.f32.f64	%f322, %fd10;

BB115_14:
	cvta.to.global.u64 	%rd53, %rd13;
	mul.f32 	%f181, %f322, %f322;
	fma.rn.f32 	%f182, %f321, %f321, %f181;
	sqrt.rn.f32 	%f183, %f182;
	add.f32 	%f28, %f183, 0f34000000;
	ld.const.u32 	%r67, [dc_bot_drag_model];
	add.s64 	%rd7, %rd53, %rd23;
	setp.eq.s32	%p13, %r67, 1;
	@%p13 bra 	BB115_19;
	bra.uni 	BB115_15;

BB115_19:
	ld.const.f32 	%f221, [dc_sqrtg];
	ld.global.f32 	%f222, [%rd7];
	mul.f32 	%f34, %f221, %f222;
	mov.f32 	%f223, 0f3DAAAAAB;
	cvt.rzi.f32.f32	%f224, %f223;
	fma.rn.f32 	%f225, %f224, 0fC0000000, 0f3E2AAAAB;
	abs.f32 	%f35, %f225;
	abs.f32 	%f36, %f5;
	setp.lt.f32	%p19, %f36, 0f00800000;
	mul.f32 	%f226, %f36, 0f4B800000;
	selp.f32	%f227, 0fC3170000, 0fC2FE0000, %p19;
	selp.f32	%f228, %f226, %f36, %p19;
	mov.b32 	 %r72, %f228;
	and.b32  	%r73, %r72, 8388607;
	or.b32  	%r74, %r73, 1065353216;
	mov.b32 	 %f229, %r74;
	shr.u32 	%r75, %r72, 23;
	cvt.rn.f32.u32	%f230, %r75;
	add.f32 	%f231, %f227, %f230;
	setp.gt.f32	%p20, %f229, 0f3FB504F3;
	mul.f32 	%f232, %f229, 0f3F000000;
	add.f32 	%f233, %f231, 0f3F800000;
	selp.f32	%f234, %f232, %f229, %p20;
	selp.f32	%f235, %f233, %f231, %p20;
	add.f32 	%f236, %f234, 0fBF800000;
	add.f32 	%f220, %f234, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f219,%f220;
	// inline asm
	add.f32 	%f237, %f236, %f236;
	mul.f32 	%f238, %f219, %f237;
	mul.f32 	%f239, %f238, %f238;
	mov.f32 	%f240, 0f3C4CAF63;
	mov.f32 	%f241, 0f3B18F0FE;
	fma.rn.f32 	%f242, %f241, %f239, %f240;
	mov.f32 	%f243, 0f3DAAAABD;
	fma.rn.f32 	%f244, %f242, %f239, %f243;
	mul.rn.f32 	%f245, %f244, %f239;
	mul.rn.f32 	%f246, %f245, %f238;
	sub.f32 	%f247, %f236, %f238;
	neg.f32 	%f248, %f238;
	add.f32 	%f249, %f247, %f247;
	fma.rn.f32 	%f250, %f248, %f236, %f249;
	mul.rn.f32 	%f251, %f219, %f250;
	add.f32 	%f252, %f246, %f238;
	sub.f32 	%f253, %f238, %f252;
	add.f32 	%f254, %f246, %f253;
	add.f32 	%f255, %f251, %f254;
	add.f32 	%f256, %f252, %f255;
	sub.f32 	%f257, %f252, %f256;
	add.f32 	%f258, %f255, %f257;
	mov.f32 	%f259, 0f3F317200;
	mul.rn.f32 	%f260, %f235, %f259;
	mov.f32 	%f261, 0f35BFBE8E;
	mul.rn.f32 	%f262, %f235, %f261;
	add.f32 	%f263, %f260, %f256;
	sub.f32 	%f264, %f260, %f263;
	add.f32 	%f265, %f256, %f264;
	add.f32 	%f266, %f258, %f265;
	add.f32 	%f267, %f262, %f266;
	add.f32 	%f268, %f263, %f267;
	sub.f32 	%f269, %f263, %f268;
	add.f32 	%f270, %f267, %f269;
	mov.f32 	%f271, 0f3E2AAAAB;
	mul.rn.f32 	%f272, %f271, %f268;
	neg.f32 	%f273, %f272;
	fma.rn.f32 	%f274, %f271, %f268, %f273;
	fma.rn.f32 	%f275, %f271, %f270, %f274;
	mov.f32 	%f276, 0f00000000;
	fma.rn.f32 	%f277, %f276, %f268, %f275;
	add.rn.f32 	%f278, %f272, %f277;
	neg.f32 	%f279, %f278;
	add.rn.f32 	%f280, %f272, %f279;
	add.rn.f32 	%f281, %f280, %f277;
	mov.b32 	 %r76, %f278;
	setp.eq.s32	%p21, %r76, 1118925336;
	add.s32 	%r77, %r76, -1;
	mov.b32 	 %f282, %r77;
	add.f32 	%f283, %f281, 0f37000000;
	selp.f32	%f284, %f282, %f278, %p21;
	selp.f32	%f37, %f283, %f281, %p21;
	mov.f32 	%f285, 0f3FB8AA3B;
	mul.rn.f32 	%f286, %f284, %f285;
	cvt.rzi.f32.f32	%f287, %f286;
	abs.f32 	%f288, %f287;
	setp.gt.f32	%p22, %f288, 0f42FC0000;
	mov.b32 	 %r78, %f287;
	and.b32  	%r79, %r78, -2147483648;
	or.b32  	%r80, %r79, 1123811328;
	mov.b32 	 %f289, %r80;
	selp.f32	%f290, %f289, %f287, %p22;
	mov.f32 	%f291, 0fBF317218;
	fma.rn.f32 	%f292, %f290, %f291, %f284;
	mov.f32 	%f293, 0f3102E308;
	fma.rn.f32 	%f294, %f290, %f293, %f292;
	mul.f32 	%f295, %f294, 0f3FB8AA3B;
	add.f32 	%f296, %f290, 0f4B40007F;
	mov.b32 	 %r81, %f296;
	shl.b32 	%r82, %r81, 23;
	mov.b32 	 %f297, %r82;
	ex2.approx.ftz.f32 	%f298, %f295;
	mul.f32 	%f324, %f298, %f297;
	setp.eq.f32	%p23, %f324, 0f7F800000;
	@%p23 bra 	BB115_21;

	fma.rn.f32 	%f324, %f324, %f37, %f324;

BB115_21:
	setp.lt.f32	%p24, %f5, 0f00000000;
	setp.eq.f32	%p25, %f35, 0f3F800000;
	and.pred  	%p1, %p24, %p25;
	mov.b32 	 %r83, %f324;
	xor.b32  	%r84, %r83, -2147483648;
	mov.b32 	 %f299, %r84;
	selp.f32	%f326, %f299, %f324, %p1;
	setp.eq.f32	%p26, %f5, 0f00000000;
	@%p26 bra 	BB115_24;
	bra.uni 	BB115_22;

BB115_24:
	add.f32 	%f302, %f5, %f5;
	selp.f32	%f326, %f302, 0f00000000, %p25;
	bra.uni 	BB115_25;

BB115_15:
	setp.ne.s32	%p14, %r67, 2;
	@%p14 bra 	BB115_31;

	ld.global.f32 	%f184, [%rd7];
	div.rn.f32 	%f185, %f5, %f184;
	setp.gt.f32	%p15, %f185, 0f3F800000;
	mul.f32 	%f186, %f185, 0f41300000;
	selp.f32	%f187, %f186, 0f41300000, %p15;
	setp.lt.f32	%p16, %f187, 0f00800000;
	mul.f32 	%f188, %f187, 0f4B000000;
	selp.f32	%f29, %f188, %f187, %p16;
	selp.f32	%f189, 0fC1B80000, 0f00000000, %p16;
	mov.b32 	 %r68, %f29;
	add.s32 	%r69, %r68, -1059760811;
	and.b32  	%r70, %r69, -8388608;
	sub.s32 	%r71, %r68, %r70;
	mov.b32 	 %f190, %r71;
	cvt.rn.f32.s32	%f191, %r70;
	mov.f32 	%f192, 0f34000000;
	fma.rn.f32 	%f193, %f191, %f192, %f189;
	add.f32 	%f194, %f190, 0fBF800000;
	mov.f32 	%f195, 0f3E1039F6;
	mov.f32 	%f196, 0fBE055027;
	fma.rn.f32 	%f197, %f196, %f194, %f195;
	mov.f32 	%f198, 0fBDF8CDCC;
	fma.rn.f32 	%f199, %f197, %f194, %f198;
	mov.f32 	%f200, 0f3E0F2955;
	fma.rn.f32 	%f201, %f199, %f194, %f200;
	mov.f32 	%f202, 0fBE2AD8B9;
	fma.rn.f32 	%f203, %f201, %f194, %f202;
	mov.f32 	%f204, 0f3E4CED0B;
	fma.rn.f32 	%f205, %f203, %f194, %f204;
	mov.f32 	%f206, 0fBE7FFF22;
	fma.rn.f32 	%f207, %f205, %f194, %f206;
	mov.f32 	%f208, 0f3EAAAA78;
	fma.rn.f32 	%f209, %f207, %f194, %f208;
	mov.f32 	%f210, 0fBF000000;
	fma.rn.f32 	%f211, %f209, %f194, %f210;
	mul.f32 	%f212, %f211, %f194;
	fma.rn.f32 	%f213, %f212, %f194, %f194;
	mov.f32 	%f214, 0f3F317218;
	fma.rn.f32 	%f323, %f193, %f214, %f213;
	setp.lt.u32	%p17, %r68, 2139095040;
	@%p17 bra 	BB115_18;

	mov.f32 	%f215, 0f7F800000;
	fma.rn.f32 	%f323, %f29, %f215, %f215;

BB115_18:
	setp.eq.f32	%p18, %f29, 0f00000000;
	selp.f32	%f216, 0fFF800000, %f323, %p18;
	ld.const.f32 	%f217, [dc_kappa];
	div.rn.f32 	%f218, %f217, %f216;
	mul.f32 	%f327, %f28, %f218;
	bra.uni 	BB115_31;

BB115_22:
	setp.geu.f32	%p27, %f5, 0f00000000;
	@%p27 bra 	BB115_25;

	mov.f32 	%f310, 0f3E2AAAAB;
	cvt.rzi.f32.f32	%f301, %f310;
	setp.neu.f32	%p28, %f301, 0f3E2AAAAB;
	selp.f32	%f326, 0f7FFFFFFF, %f326, %p28;

BB115_25:
	add.f32 	%f303, %f36, 0f3E2AAAAB;
	mov.b32 	 %r85, %f303;
	setp.lt.s32	%p30, %r85, 2139095040;
	@%p30 bra 	BB115_30;

	setp.gtu.f32	%p31, %f36, 0f7F800000;
	@%p31 bra 	BB115_29;
	bra.uni 	BB115_27;

BB115_29:
	add.f32 	%f326, %f5, 0f3E2AAAAB;
	bra.uni 	BB115_30;

BB115_27:
	setp.neu.f32	%p32, %f36, 0f7F800000;
	@%p32 bra 	BB115_30;

	selp.f32	%f326, 0fFF800000, 0f7F800000, %p1;

BB115_30:
	setp.eq.f32	%p33, %f5, 0f3F800000;
	selp.f32	%f304, 0f3F800000, %f326, %p33;
	div.rn.f32 	%f305, %f34, %f304;
	mul.f32 	%f327, %f28, %f305;

BB115_31:
	ld.param.u64 	%rd66, [gpu_turbulence_wuhu_param_7];
	mov.u32 	%r100, %tid.y;
	mov.u32 	%r99, %ctaid.y;
	mov.u32 	%r98, %ntid.y;
	mov.u32 	%r97, %ctaid.x;
	mov.u32 	%r96, %nctaid.x;
	mad.lo.s32 	%r95, %r98, %r99, %r100;
	mov.u32 	%r94, %tid.x;
	mov.u32 	%r93, %ntid.x;
	mad.lo.s32 	%r92, %r95, %r96, %r97;
	mad.lo.s32 	%r91, %r92, %r93, %r94;
	mul.wide.s32 	%rd65, %r91, 4;
	cvta.to.global.u64 	%rd55, %rd66;
	add.s64 	%rd57, %rd55, %rd65;
	ld.global.f32 	%f306, [%rd57];
	mul.f32 	%f307, %f5, %f306;
	mul.f32 	%f308, %f327, %f307;
	setp.gt.f32	%p34, %f308, %f1;
	selp.f32	%f309, %f308, %f1, %p34;
	setp.lt.f32	%p35, %f309, %f2;
	selp.f32	%f50, %f309, %f2, %p35;
	setp.lt.s32	%p36, %r2, 1;
	@%p36 bra 	BB115_41;

	add.s32 	%r116, %r3, -1;
	and.b32  	%r27, %r2, 3;
	setp.eq.s32	%p37, %r27, 0;
	mov.u32 	%r117, 0;
	@%p37 bra 	BB115_38;

	setp.eq.s32	%p38, %r27, 1;
	add.s32 	%r114, %r3, -1;
	mov.u32 	%r113, 0;
	@%p38 bra 	BB115_37;

	setp.eq.s32	%p39, %r27, 2;
	add.s32 	%r112, %r3, -1;
	mov.u32 	%r113, 1;
	@%p39 bra 	BB115_36;

	add.s32 	%r90, %r3, -1;
	mul.wide.s32 	%rd58, %r90, 4;
	add.s64 	%rd59, %rd2, %rd58;
	st.global.f32 	[%rd59], %f50;
	mov.u32 	%r113, 2;
	mov.u32 	%r112, %r3;

BB115_36:
	mul.wide.s32 	%rd60, %r112, 4;
	add.s64 	%rd61, %rd2, %rd60;
	st.global.f32 	[%rd61], %f50;
	add.s32 	%r114, %r112, 1;

BB115_37:
	mul.wide.s32 	%rd62, %r114, 4;
	add.s64 	%rd63, %rd2, %rd62;
	st.global.f32 	[%rd63], %f50;
	add.s32 	%r116, %r114, 1;
	add.s32 	%r117, %r113, 1;

BB115_38:
	setp.lt.u32	%p40, %r2, 4;
	@%p40 bra 	BB115_41;

	mul.wide.s32 	%rd64, %r116, 4;
	add.s64 	%rd67, %rd2, %rd64;

BB115_40:
	st.global.f32 	[%rd67], %f50;
	st.global.f32 	[%rd67+4], %f50;
	st.global.f32 	[%rd67+8], %f50;
	st.global.f32 	[%rd67+12], %f50;
	add.s64 	%rd67, %rd67, 16;
	add.s32 	%r117, %r117, 4;
	setp.lt.s32	%p41, %r117, %r2;
	@%p41 bra 	BB115_40;

BB115_41:
	ret;
}

	// .globl	gpu_turbulence_elder
.visible .entry gpu_turbulence_elder(
	.param .u64 gpu_turbulence_elder_param_0,
	.param .u64 gpu_turbulence_elder_param_1,
	.param .u64 gpu_turbulence_elder_param_2,
	.param .u64 gpu_turbulence_elder_param_3,
	.param .u64 gpu_turbulence_elder_param_4,
	.param .u64 gpu_turbulence_elder_param_5,
	.param .u64 gpu_turbulence_elder_param_6,
	.param .u64 gpu_turbulence_elder_param_7,
	.param .u64 gpu_turbulence_elder_param_8,
	.param .u32 gpu_turbulence_elder_param_9,
	.param .u32 gpu_turbulence_elder_param_10
)
{
	.reg .pred 	%p<45>;
	.reg .f32 	%f<348>;
	.reg .b32 	%r<124>;
	.reg .f64 	%fd<17>;
	.reg .b64 	%rd<64>;


	ld.param.u64 	%rd13, [gpu_turbulence_elder_param_0];
	ld.param.u64 	%rd14, [gpu_turbulence_elder_param_1];
	ld.param.u64 	%rd15, [gpu_turbulence_elder_param_2];
	ld.param.u64 	%rd16, [gpu_turbulence_elder_param_3];
	ld.param.u64 	%rd8, [gpu_turbulence_elder_param_4];
	ld.param.u64 	%rd11, [gpu_turbulence_elder_param_7];
	ld.param.u64 	%rd12, [gpu_turbulence_elder_param_8];
	ld.param.u32 	%r45, [gpu_turbulence_elder_param_9];
	ld.param.u32 	%r46, [gpu_turbulence_elder_param_10];
	cvta.to.global.u64 	%rd1, %rd16;
	cvta.to.global.u64 	%rd2, %rd13;
	cvta.to.global.u64 	%rd3, %rd15;
	cvta.to.global.u64 	%rd4, %rd14;
	mov.u32 	%r47, %ntid.y;
	mov.u32 	%r48, %ctaid.y;
	mov.u32 	%r49, %tid.y;
	mad.lo.s32 	%r50, %r47, %r48, %r49;
	mov.u32 	%r51, %nctaid.x;
	mov.u32 	%r52, %ctaid.x;
	mad.lo.s32 	%r53, %r50, %r51, %r52;
	mov.u32 	%r54, %ntid.x;
	mov.u32 	%r55, %tid.x;
	mad.lo.s32 	%r1, %r53, %r54, %r55;
	setp.ge.s32	%p2, %r1, %r46;
	@%p2 bra 	BB116_41;

	cvta.to.global.u64 	%rd17, %rd12;
	cvta.to.global.u64 	%rd18, %rd11;
	mul.wide.s32 	%rd19, %r1, 4;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.u32 	%r2, [%rd20];
	add.s64 	%rd21, %rd17, %rd19;
	ld.global.u32 	%r3, [%rd21];
	add.s32 	%r56, %r3, -1;
	mul.lo.s32 	%r57, %r56, %r45;
	mul.wide.s32 	%rd22, %r57, 4;
	add.s64 	%rd5, %rd4, %rd22;
	add.s64 	%rd6, %rd3, %rd22;
	ld.global.f32 	%f1, [%rd6];
	ld.global.f32 	%f2, [%rd5];
	add.f32 	%f53, %f2, %f1;
	mul.f32 	%f3, %f53, 0f3F000000;
	ld.const.f32 	%f54, [dc_hWet];
	setp.gt.f32	%p3, %f2, %f54;
	setp.gt.f32	%p4, %f1, %f54;
	and.pred  	%p5, %p3, %p4;
	mov.f32 	%f347, 0f00000000;
	mov.f32 	%f341, %f347;
	mov.f32 	%f342, %f347;
	@!%p5 bra 	BB116_14;
	bra.uni 	BB116_2;

BB116_2:
	mov.f64 	%fd15, 0d0000000000000000;
	setp.lt.s32	%p6, %r2, 1;
	mov.f64 	%fd16, %fd15;
	@%p6 bra 	BB116_13;

	and.b32  	%r4, %r2, 3;
	setp.eq.s32	%p7, %r4, 0;
	mov.u32 	%r111, 0;
	add.s32 	%r112, %r3, -1;
	mov.f32 	%f339, 0f00000000;
	mov.f32 	%f340, %f339;
	@%p7 bra 	BB116_9;

	setp.eq.s32	%p8, %r4, 1;
	add.s32 	%r110, %r3, -1;
	mov.f32 	%f333, 0f00000000;
	mov.u32 	%r109, 0;
	mov.f32 	%f334, %f333;
	@%p8 bra 	BB116_8;

	setp.eq.s32	%p9, %r4, 2;
	add.s32 	%r108, %r3, -1;
	mov.f32 	%f331, 0f00000000;
	mov.u32 	%r109, 1;
	mov.f32 	%f332, %f331;
	@%p9 bra 	BB116_7;

	add.s32 	%r62, %r3, -1;
	shl.b32 	%r63, %r62, 1;
	mul.wide.s32 	%rd23, %r63, 4;
	add.s64 	%rd24, %rd1, %rd23;
	ld.global.f32 	%f61, [%rd5+4];
	ld.global.f32 	%f62, [%rd24];
	mul.f32 	%f63, %f62, %f61;
	div.rn.f32 	%f64, %f63, %f2;
	ld.global.f32 	%f65, [%rd6+4];
	ld.global.f32 	%f66, [%rd24+4];
	mul.f32 	%f67, %f66, %f65;
	div.rn.f32 	%f68, %f67, %f1;
	add.f32 	%f69, %f64, %f68;
	add.f32 	%f332, %f69, 0f00000000;
	ld.global.f32 	%f70, [%rd5+8];
	mul.f32 	%f71, %f62, %f70;
	div.rn.f32 	%f72, %f71, %f2;
	ld.global.f32 	%f73, [%rd6+8];
	mul.f32 	%f74, %f66, %f73;
	div.rn.f32 	%f75, %f74, %f1;
	add.f32 	%f76, %f72, %f75;
	add.f32 	%f331, %f76, 0f00000000;
	mov.u32 	%r109, 2;
	mov.u32 	%r108, %r3;

BB116_7:
	shl.b32 	%r64, %r108, 1;
	mul.wide.s32 	%rd25, %r64, 4;
	add.s64 	%rd26, %rd1, %rd25;
	mad.lo.s32 	%r65, %r108, %r45, 1;
	mul.wide.s32 	%rd27, %r65, 4;
	add.s64 	%rd28, %rd4, %rd27;
	ld.global.f32 	%f77, [%rd28];
	ld.global.f32 	%f78, [%rd26];
	mul.f32 	%f79, %f78, %f77;
	div.rn.f32 	%f80, %f79, %f2;
	add.s64 	%rd29, %rd3, %rd27;
	ld.global.f32 	%f81, [%rd29];
	ld.global.f32 	%f82, [%rd26+4];
	mul.f32 	%f83, %f82, %f81;
	div.rn.f32 	%f84, %f83, %f1;
	add.f32 	%f85, %f80, %f84;
	add.f32 	%f334, %f332, %f85;
	ld.global.f32 	%f86, [%rd28+4];
	mul.f32 	%f87, %f78, %f86;
	div.rn.f32 	%f88, %f87, %f2;
	ld.global.f32 	%f89, [%rd29+4];
	mul.f32 	%f90, %f82, %f89;
	div.rn.f32 	%f91, %f90, %f1;
	add.f32 	%f92, %f88, %f91;
	add.f32 	%f333, %f331, %f92;
	add.s32 	%r110, %r108, 1;

BB116_8:
	shl.b32 	%r66, %r110, 1;
	mul.wide.s32 	%rd30, %r66, 4;
	add.s64 	%rd31, %rd1, %rd30;
	mad.lo.s32 	%r67, %r110, %r45, 1;
	mul.wide.s32 	%rd32, %r67, 4;
	add.s64 	%rd33, %rd4, %rd32;
	ld.global.f32 	%f93, [%rd33];
	ld.global.f32 	%f94, [%rd31];
	mul.f32 	%f95, %f94, %f93;
	div.rn.f32 	%f96, %f95, %f2;
	add.s64 	%rd34, %rd3, %rd32;
	ld.global.f32 	%f97, [%rd34];
	ld.global.f32 	%f98, [%rd31+4];
	mul.f32 	%f99, %f98, %f97;
	div.rn.f32 	%f100, %f99, %f1;
	add.f32 	%f101, %f96, %f100;
	add.f32 	%f340, %f334, %f101;
	ld.global.f32 	%f102, [%rd33+4];
	mul.f32 	%f103, %f94, %f102;
	div.rn.f32 	%f104, %f103, %f2;
	ld.global.f32 	%f105, [%rd34+4];
	mul.f32 	%f106, %f98, %f105;
	div.rn.f32 	%f107, %f106, %f1;
	add.f32 	%f108, %f104, %f107;
	add.f32 	%f339, %f333, %f108;
	add.s32 	%r112, %r110, 1;
	add.s32 	%r111, %r109, 1;

BB116_9:
	setp.lt.u32	%p10, %r2, 4;
	@%p10 bra 	BB116_12;

	shl.b32 	%r17, %r45, 2;
	shl.b32 	%r114, %r112, 1;
	mul.lo.s32 	%r113, %r112, %r45;

BB116_11:
	mul.wide.s32 	%rd35, %r114, 4;
	add.s64 	%rd36, %rd1, %rd35;
	add.s32 	%r68, %r113, 1;
	mul.wide.s32 	%rd37, %r68, 4;
	add.s64 	%rd38, %rd4, %rd37;
	ld.global.f32 	%f109, [%rd38];
	ld.global.f32 	%f110, [%rd36];
	mul.f32 	%f111, %f110, %f109;
	div.rn.f32 	%f112, %f111, %f2;
	add.s64 	%rd39, %rd3, %rd37;
	ld.global.f32 	%f113, [%rd39];
	ld.global.f32 	%f114, [%rd36+4];
	mul.f32 	%f115, %f114, %f113;
	div.rn.f32 	%f116, %f115, %f1;
	add.f32 	%f117, %f112, %f116;
	add.f32 	%f118, %f340, %f117;
	ld.global.f32 	%f119, [%rd38+4];
	mul.f32 	%f120, %f110, %f119;
	div.rn.f32 	%f121, %f120, %f2;
	ld.global.f32 	%f122, [%rd39+4];
	mul.f32 	%f123, %f114, %f122;
	div.rn.f32 	%f124, %f123, %f1;
	add.f32 	%f125, %f121, %f124;
	add.f32 	%f126, %f339, %f125;
	cvt.s64.s32	%rd40, %r17;
	add.s64 	%rd41, %rd38, %rd40;
	ld.global.f32 	%f127, [%rd41];
	ld.global.f32 	%f128, [%rd36+8];
	mul.f32 	%f129, %f128, %f127;
	div.rn.f32 	%f130, %f129, %f2;
	add.s64 	%rd42, %rd39, %rd40;
	ld.global.f32 	%f131, [%rd42];
	ld.global.f32 	%f132, [%rd36+12];
	mul.f32 	%f133, %f132, %f131;
	div.rn.f32 	%f134, %f133, %f1;
	add.f32 	%f135, %f130, %f134;
	add.f32 	%f136, %f118, %f135;
	ld.global.f32 	%f137, [%rd41+4];
	mul.f32 	%f138, %f128, %f137;
	div.rn.f32 	%f139, %f138, %f2;
	ld.global.f32 	%f140, [%rd42+4];
	mul.f32 	%f141, %f132, %f140;
	div.rn.f32 	%f142, %f141, %f1;
	add.f32 	%f143, %f139, %f142;
	add.f32 	%f144, %f126, %f143;
	add.s64 	%rd43, %rd41, %rd40;
	ld.global.f32 	%f145, [%rd43];
	ld.global.f32 	%f146, [%rd36+16];
	mul.f32 	%f147, %f146, %f145;
	div.rn.f32 	%f148, %f147, %f2;
	add.s64 	%rd44, %rd42, %rd40;
	ld.global.f32 	%f149, [%rd44];
	ld.global.f32 	%f150, [%rd36+20];
	mul.f32 	%f151, %f150, %f149;
	div.rn.f32 	%f152, %f151, %f1;
	add.f32 	%f153, %f148, %f152;
	add.f32 	%f154, %f136, %f153;
	ld.global.f32 	%f155, [%rd43+4];
	mul.f32 	%f156, %f146, %f155;
	div.rn.f32 	%f157, %f156, %f2;
	ld.global.f32 	%f158, [%rd44+4];
	mul.f32 	%f159, %f150, %f158;
	div.rn.f32 	%f160, %f159, %f1;
	add.f32 	%f161, %f157, %f160;
	add.f32 	%f162, %f144, %f161;
	add.s64 	%rd45, %rd43, %rd40;
	ld.global.f32 	%f163, [%rd45];
	ld.global.f32 	%f164, [%rd36+24];
	mul.f32 	%f165, %f164, %f163;
	div.rn.f32 	%f166, %f165, %f2;
	add.s64 	%rd46, %rd44, %rd40;
	ld.global.f32 	%f167, [%rd46];
	ld.global.f32 	%f168, [%rd36+28];
	mul.f32 	%f169, %f168, %f167;
	div.rn.f32 	%f170, %f169, %f1;
	add.f32 	%f171, %f166, %f170;
	add.f32 	%f340, %f154, %f171;
	ld.global.f32 	%f172, [%rd45+4];
	mul.f32 	%f173, %f164, %f172;
	div.rn.f32 	%f174, %f173, %f2;
	ld.global.f32 	%f175, [%rd46+4];
	mul.f32 	%f176, %f168, %f175;
	div.rn.f32 	%f177, %f176, %f1;
	add.f32 	%f178, %f174, %f177;
	add.f32 	%f339, %f162, %f178;
	add.s32 	%r114, %r114, 8;
	add.s32 	%r113, %r113, %r17;
	add.s32 	%r111, %r111, 4;
	setp.lt.s32	%p11, %r111, %r2;
	@%p11 bra 	BB116_11;

BB116_12:
	cvt.f64.f32	%fd16, %f340;
	cvt.f64.f32	%fd15, %f339;

BB116_13:
	cvt.f64.f32	%fd7, %f3;
	add.f64 	%fd8, %fd7, %fd7;
	div.rn.f64 	%fd9, %fd16, %fd8;
	cvt.rn.f32.f64	%f341, %fd9;
	div.rn.f64 	%fd10, %fd15, %fd8;
	cvt.rn.f32.f64	%f342, %fd10;

BB116_14:
	cvta.to.global.u64 	%rd47, %rd8;
	mul.f32 	%f180, %f342, %f342;
	fma.rn.f32 	%f181, %f341, %f341, %f180;
	sqrt.rn.f32 	%f182, %f181;
	add.f32 	%f26, %f182, 0f34000000;
	ld.const.u32 	%r69, [dc_bot_drag_model];
	add.s64 	%rd7, %rd47, %rd19;
	setp.eq.s32	%p12, %r69, 1;
	@%p12 bra 	BB116_19;
	bra.uni 	BB116_15;

BB116_19:
	ld.global.f32 	%f32, [%rd7];
	mov.f32 	%f220, 0f3ED55555;
	cvt.rzi.f32.f32	%f221, %f220;
	fma.rn.f32 	%f222, %f221, 0fC0000000, 0f3F555555;
	abs.f32 	%f33, %f222;
	abs.f32 	%f34, %f3;
	setp.lt.f32	%p18, %f34, 0f00800000;
	mul.f32 	%f223, %f34, 0f4B800000;
	selp.f32	%f224, 0fC3170000, 0fC2FE0000, %p18;
	selp.f32	%f225, %f223, %f34, %p18;
	mov.b32 	 %r74, %f225;
	and.b32  	%r75, %r74, 8388607;
	or.b32  	%r76, %r75, 1065353216;
	mov.b32 	 %f226, %r76;
	shr.u32 	%r77, %r74, 23;
	cvt.rn.f32.u32	%f227, %r77;
	add.f32 	%f228, %f224, %f227;
	setp.gt.f32	%p19, %f226, 0f3FB504F3;
	mul.f32 	%f229, %f226, 0f3F000000;
	add.f32 	%f230, %f228, 0f3F800000;
	selp.f32	%f231, %f229, %f226, %p19;
	selp.f32	%f232, %f230, %f228, %p19;
	add.f32 	%f233, %f231, 0fBF800000;
	add.f32 	%f219, %f231, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f218,%f219;
	// inline asm
	add.f32 	%f234, %f233, %f233;
	mul.f32 	%f235, %f218, %f234;
	mul.f32 	%f236, %f235, %f235;
	mov.f32 	%f237, 0f3C4CAF63;
	mov.f32 	%f238, 0f3B18F0FE;
	fma.rn.f32 	%f239, %f238, %f236, %f237;
	mov.f32 	%f240, 0f3DAAAABD;
	fma.rn.f32 	%f241, %f239, %f236, %f240;
	mul.rn.f32 	%f242, %f241, %f236;
	mul.rn.f32 	%f243, %f242, %f235;
	sub.f32 	%f244, %f233, %f235;
	neg.f32 	%f245, %f235;
	add.f32 	%f246, %f244, %f244;
	fma.rn.f32 	%f247, %f245, %f233, %f246;
	mul.rn.f32 	%f248, %f218, %f247;
	add.f32 	%f249, %f243, %f235;
	sub.f32 	%f250, %f235, %f249;
	add.f32 	%f251, %f243, %f250;
	add.f32 	%f252, %f248, %f251;
	add.f32 	%f253, %f249, %f252;
	sub.f32 	%f254, %f249, %f253;
	add.f32 	%f255, %f252, %f254;
	mov.f32 	%f256, 0f3F317200;
	mul.rn.f32 	%f257, %f232, %f256;
	mov.f32 	%f258, 0f35BFBE8E;
	mul.rn.f32 	%f259, %f232, %f258;
	add.f32 	%f260, %f257, %f253;
	sub.f32 	%f261, %f257, %f260;
	add.f32 	%f262, %f253, %f261;
	add.f32 	%f263, %f255, %f262;
	add.f32 	%f264, %f259, %f263;
	add.f32 	%f265, %f260, %f264;
	sub.f32 	%f266, %f260, %f265;
	add.f32 	%f267, %f264, %f266;
	mov.f32 	%f268, 0f3F555555;
	mul.rn.f32 	%f269, %f268, %f265;
	neg.f32 	%f270, %f269;
	fma.rn.f32 	%f271, %f268, %f265, %f270;
	fma.rn.f32 	%f272, %f268, %f267, %f271;
	mov.f32 	%f273, 0f00000000;
	fma.rn.f32 	%f274, %f273, %f265, %f272;
	add.rn.f32 	%f275, %f269, %f274;
	neg.f32 	%f276, %f275;
	add.rn.f32 	%f277, %f269, %f276;
	add.rn.f32 	%f278, %f277, %f274;
	mov.b32 	 %r78, %f275;
	setp.eq.s32	%p20, %r78, 1118925336;
	add.s32 	%r79, %r78, -1;
	mov.b32 	 %f279, %r79;
	add.f32 	%f280, %f278, 0f37000000;
	selp.f32	%f281, %f279, %f275, %p20;
	selp.f32	%f35, %f280, %f278, %p20;
	mov.f32 	%f282, 0f3FB8AA3B;
	mul.rn.f32 	%f283, %f281, %f282;
	cvt.rzi.f32.f32	%f284, %f283;
	abs.f32 	%f285, %f284;
	setp.gt.f32	%p21, %f285, 0f42FC0000;
	mov.b32 	 %r80, %f284;
	and.b32  	%r81, %r80, -2147483648;
	or.b32  	%r82, %r81, 1123811328;
	mov.b32 	 %f286, %r82;
	selp.f32	%f287, %f286, %f284, %p21;
	mov.f32 	%f288, 0fBF317218;
	fma.rn.f32 	%f289, %f287, %f288, %f281;
	mov.f32 	%f290, 0f3102E308;
	fma.rn.f32 	%f291, %f287, %f290, %f289;
	mul.f32 	%f292, %f291, 0f3FB8AA3B;
	add.f32 	%f293, %f287, 0f4B40007F;
	mov.b32 	 %r83, %f293;
	shl.b32 	%r84, %r83, 23;
	mov.b32 	 %f294, %r84;
	ex2.approx.ftz.f32 	%f295, %f292;
	mul.f32 	%f344, %f295, %f294;
	setp.eq.f32	%p22, %f344, 0f7F800000;
	@%p22 bra 	BB116_21;

	fma.rn.f32 	%f344, %f344, %f35, %f344;

BB116_21:
	setp.lt.f32	%p23, %f3, 0f00000000;
	setp.eq.f32	%p24, %f33, 0f3F800000;
	and.pred  	%p1, %p23, %p24;
	mov.b32 	 %r85, %f344;
	xor.b32  	%r86, %r85, -2147483648;
	mov.b32 	 %f296, %r86;
	selp.f32	%f346, %f296, %f344, %p1;
	setp.eq.f32	%p25, %f3, 0f00000000;
	@%p25 bra 	BB116_24;
	bra.uni 	BB116_22;

BB116_24:
	add.f32 	%f299, %f3, %f3;
	selp.f32	%f346, %f299, 0f00000000, %p24;
	bra.uni 	BB116_25;

BB116_15:
	setp.ne.s32	%p13, %r69, 2;
	@%p13 bra 	BB116_31;

	cvt.f64.f32	%fd11, %f3;
	mul.f64 	%fd12, %fd11, 0d4026000000000000;
	ld.global.f32 	%f183, [%rd7];
	cvt.f64.f32	%fd13, %f183;
	div.rn.f64 	%fd14, %fd12, %fd13;
	cvt.rn.f32.f64	%f184, %fd14;
	setp.lt.f32	%p14, %f184, 0f00800000;
	mul.f32 	%f185, %f184, 0f4B000000;
	selp.f32	%f27, %f185, %f184, %p14;
	selp.f32	%f186, 0fC1B80000, 0f00000000, %p14;
	mov.b32 	 %r70, %f27;
	add.s32 	%r71, %r70, -1059760811;
	and.b32  	%r72, %r71, -8388608;
	sub.s32 	%r73, %r70, %r72;
	mov.b32 	 %f187, %r73;
	cvt.rn.f32.s32	%f188, %r72;
	mov.f32 	%f189, 0f34000000;
	fma.rn.f32 	%f190, %f188, %f189, %f186;
	add.f32 	%f191, %f187, 0fBF800000;
	mov.f32 	%f192, 0f3E1039F6;
	mov.f32 	%f193, 0fBE055027;
	fma.rn.f32 	%f194, %f193, %f191, %f192;
	mov.f32 	%f195, 0fBDF8CDCC;
	fma.rn.f32 	%f196, %f194, %f191, %f195;
	mov.f32 	%f197, 0f3E0F2955;
	fma.rn.f32 	%f198, %f196, %f191, %f197;
	mov.f32 	%f199, 0fBE2AD8B9;
	fma.rn.f32 	%f200, %f198, %f191, %f199;
	mov.f32 	%f201, 0f3E4CED0B;
	fma.rn.f32 	%f202, %f200, %f191, %f201;
	mov.f32 	%f203, 0fBE7FFF22;
	fma.rn.f32 	%f204, %f202, %f191, %f203;
	mov.f32 	%f205, 0f3EAAAA78;
	fma.rn.f32 	%f206, %f204, %f191, %f205;
	mov.f32 	%f207, 0fBF000000;
	fma.rn.f32 	%f208, %f206, %f191, %f207;
	mul.f32 	%f209, %f191, %f208;
	fma.rn.f32 	%f210, %f209, %f191, %f191;
	mov.f32 	%f211, 0f3F317218;
	fma.rn.f32 	%f343, %f190, %f211, %f210;
	setp.lt.u32	%p15, %r70, 2139095040;
	@%p15 bra 	BB116_18;

	mov.f32 	%f212, 0f7F800000;
	fma.rn.f32 	%f343, %f27, %f212, %f212;

BB116_18:
	setp.eq.f32	%p16, %f27, 0f00000000;
	selp.f32	%f213, 0fFF800000, %f343, %p16;
	mul.f32 	%f214, %f26, %f213;
	setp.gt.f32	%p17, %f214, 0f34000000;
	selp.f32	%f215, %f214, 0f34000000, %p17;
	ld.const.f32 	%f216, [dc_kappa];
	mul.f32 	%f217, %f3, %f216;
	div.rn.f32 	%f347, %f217, %f215;
	bra.uni 	BB116_31;

BB116_22:
	setp.geu.f32	%p26, %f3, 0f00000000;
	@%p26 bra 	BB116_25;

	mov.f32 	%f330, 0f3F555555;
	cvt.rzi.f32.f32	%f298, %f330;
	setp.neu.f32	%p27, %f298, 0f3F555555;
	selp.f32	%f346, 0f7FFFFFFF, %f346, %p27;

BB116_25:
	add.f32 	%f300, %f34, 0f3F555555;
	mov.b32 	 %r87, %f300;
	setp.lt.s32	%p29, %r87, 2139095040;
	@%p29 bra 	BB116_30;

	setp.gtu.f32	%p30, %f34, 0f7F800000;
	@%p30 bra 	BB116_29;
	bra.uni 	BB116_27;

BB116_29:
	add.f32 	%f346, %f3, 0f3F555555;
	bra.uni 	BB116_30;

BB116_27:
	setp.neu.f32	%p31, %f34, 0f7F800000;
	@%p31 bra 	BB116_30;

	selp.f32	%f346, 0fFF800000, 0f7F800000, %p1;

BB116_30:
	setp.eq.f32	%p32, %f3, 0f3F800000;
	selp.f32	%f301, 0f3F800000, %f346, %p32;
	mul.f32 	%f302, %f32, %f301;
	ld.const.f32 	%f303, [dc_sqrtg];
	mul.f32 	%f304, %f303, %f302;
	div.rn.f32 	%f347, %f304, %f26;

BB116_31:
	mov.u32 	%r106, %tid.y;
	mov.u32 	%r105, %ctaid.y;
	mov.u32 	%r104, %ntid.y;
	mov.u32 	%r103, %ctaid.x;
	mov.u32 	%r102, %nctaid.x;
	mad.lo.s32 	%r101, %r104, %r105, %r106;
	mov.u32 	%r100, %tid.x;
	mov.u32 	%r99, %ntid.x;
	mad.lo.s32 	%r98, %r101, %r102, %r103;
	mad.lo.s32 	%r97, %r98, %r99, %r100;
	ld.param.u64 	%rd63, [gpu_turbulence_elder_param_6];
	ld.param.u64 	%rd62, [gpu_turbulence_elder_param_5];
	cvta.to.global.u64 	%rd49, %rd62;
	cvta.to.global.u64 	%rd50, %rd63;
	setp.gt.f32	%p33, %f347, 0f00000000;
	selp.f32	%f305, %f347, 0f00000000, %p33;
	mul.f32 	%f306, %f26, %f26;
	mul.f32 	%f307, %f306, %f305;
	setp.gt.f32	%p34, %f307, 0f34000000;
	selp.f32	%f308, %f307, 0f34000000, %p34;
	shl.b32 	%r88, %r97, 1;
	mul.wide.s32 	%rd51, %r88, 4;
	add.s64 	%rd52, %rd50, %rd51;
	ld.global.f32 	%f309, [%rd52];
	div.rn.f32 	%f310, %f309, %f308;
	ld.global.f32 	%f311, [%rd52+4];
	div.rn.f32 	%f312, %f311, %f308;
	add.s64 	%rd53, %rd49, %rd51;
	ld.global.f32 	%f313, [%rd53];
	setp.gt.f32	%p35, %f313, %f310;
	selp.f32	%f314, %f313, %f310, %p35;
	setp.lt.f32	%p36, %f314, %f312;
	selp.f32	%f315, %f314, %f312, %p36;
	ld.global.f32 	%f316, [%rd53+4];
	setp.gt.f32	%p37, %f316, %f310;
	selp.f32	%f317, %f316, %f310, %p37;
	setp.lt.f32	%p38, %f317, %f312;
	selp.f32	%f318, %f317, %f312, %p38;
	mul.f32 	%f319, %f341, %f315;
	mul.f32 	%f320, %f342, %f318;
	mul.f32 	%f321, %f342, %f320;
	fma.rn.f32 	%f322, %f341, %f319, %f321;
	mul.f32 	%f48, %f305, %f322;
	sub.f32 	%f323, %f315, %f318;
	mul.f32 	%f324, %f305, %f323;
	mul.f32 	%f325, %f341, %f324;
	mul.f32 	%f49, %f342, %f325;
	mul.f32 	%f326, %f341, %f318;
	mul.f32 	%f327, %f341, %f326;
	mul.f32 	%f328, %f342, %f315;
	fma.rn.f32 	%f329, %f342, %f328, %f327;
	mul.f32 	%f50, %f305, %f329;
	setp.lt.s32	%p39, %r2, 1;
	@%p39 bra 	BB116_41;

	add.s32 	%r121, %r3, -1;
	and.b32  	%r27, %r2, 3;
	setp.eq.s32	%p40, %r27, 0;
	mov.u32 	%r123, 0;
	@%p40 bra 	BB116_38;

	setp.eq.s32	%p41, %r27, 1;
	add.s32 	%r119, %r3, -1;
	mov.u32 	%r118, 0;
	@%p41 bra 	BB116_37;

	setp.eq.s32	%p42, %r27, 2;
	add.s32 	%r117, %r3, -1;
	mov.u32 	%r118, 1;
	@%p42 bra 	BB116_36;

	mad.lo.s32 	%r93, %r3, 3, -3;
	mul.wide.s32 	%rd54, %r93, 4;
	add.s64 	%rd55, %rd2, %rd54;
	st.global.f32 	[%rd55], %f48;
	st.global.f32 	[%rd55+4], %f49;
	st.global.f32 	[%rd55+8], %f50;
	mov.u32 	%r118, 2;
	mov.u32 	%r117, %r3;

BB116_36:
	mul.lo.s32 	%r94, %r117, 3;
	mul.wide.s32 	%rd56, %r94, 4;
	add.s64 	%rd57, %rd2, %rd56;
	st.global.f32 	[%rd57], %f48;
	st.global.f32 	[%rd57+4], %f49;
	st.global.f32 	[%rd57+8], %f50;
	add.s32 	%r119, %r117, 1;

BB116_37:
	mul.lo.s32 	%r95, %r119, 3;
	mul.wide.s32 	%rd58, %r95, 4;
	add.s64 	%rd59, %rd2, %rd58;
	st.global.f32 	[%rd59], %f48;
	st.global.f32 	[%rd59+4], %f49;
	st.global.f32 	[%rd59+8], %f50;
	add.s32 	%r121, %r119, 1;
	add.s32 	%r123, %r118, 1;

BB116_38:
	setp.lt.u32	%p43, %r2, 4;
	@%p43 bra 	BB116_41;

	mul.lo.s32 	%r122, %r121, 3;

BB116_40:
	mul.wide.s32 	%rd60, %r122, 4;
	add.s64 	%rd61, %rd2, %rd60;
	st.global.f32 	[%rd61], %f48;
	st.global.f32 	[%rd61+4], %f49;
	st.global.f32 	[%rd61+8], %f50;
	st.global.f32 	[%rd61+12], %f48;
	st.global.f32 	[%rd61+16], %f49;
	st.global.f32 	[%rd61+20], %f50;
	st.global.f32 	[%rd61+24], %f48;
	st.global.f32 	[%rd61+28], %f49;
	st.global.f32 	[%rd61+32], %f50;
	st.global.f32 	[%rd61+36], %f48;
	st.global.f32 	[%rd61+40], %f49;
	st.global.f32 	[%rd61+44], %f50;
	add.s32 	%r122, %r122, 12;
	add.s32 	%r123, %r123, 4;
	setp.lt.s32	%p44, %r123, %r2;
	@%p44 bra 	BB116_40;

BB116_41:
	ret;
}

	// .globl	gpu_turbulence_warmup
.visible .entry gpu_turbulence_warmup(
	.param .u64 gpu_turbulence_warmup_param_0,
	.param .u64 gpu_turbulence_warmup_param_1,
	.param .u32 gpu_turbulence_warmup_param_2,
	.param .f32 gpu_turbulence_warmup_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [gpu_turbulence_warmup_param_0];
	ld.param.u64 	%rd2, [gpu_turbulence_warmup_param_1];
	ld.param.u32 	%r2, [gpu_turbulence_warmup_param_2];
	ld.param.f32 	%f1, [gpu_turbulence_warmup_param_3];
	mov.u32 	%r3, %ntid.y;
	mov.u32 	%r4, %ctaid.y;
	mov.u32 	%r5, %tid.y;
	mad.lo.s32 	%r6, %r3, %r4, %r5;
	mov.u32 	%r7, %nctaid.x;
	mov.u32 	%r8, %ctaid.x;
	mad.lo.s32 	%r9, %r6, %r7, %r8;
	mov.u32 	%r10, %ntid.x;
	mov.u32 	%r11, %tid.x;
	mad.lo.s32 	%r1, %r9, %r10, %r11;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB117_2;

	cvta.to.global.u64 	%rd3, %rd1;
	cvta.to.global.u64 	%rd4, %rd2;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.f32 	%f2, [%rd6];
	mul.f32 	%f3, %f2, %f1;
	mul.f32 	%f4, %f2, %f3;
	mul.lo.s32 	%r12, %r1, 3;
	mul.wide.s32 	%rd7, %r12, 4;
	add.s64 	%rd8, %rd3, %rd7;
	st.global.f32 	[%rd8], %f4;
	mov.u32 	%r13, 0;
	st.global.u32 	[%rd8+4], %r13;
	st.global.f32 	[%rd8+8], %f4;

BB117_2:
	ret;
}

	// .globl	gpu_turbulence_vert_mix_parametric
.visible .entry gpu_turbulence_vert_mix_parametric(
	.param .u64 gpu_turbulence_vert_mix_parametric_param_0,
	.param .u64 gpu_turbulence_vert_mix_parametric_param_1,
	.param .u64 gpu_turbulence_vert_mix_parametric_param_2,
	.param .u64 gpu_turbulence_vert_mix_parametric_param_3,
	.param .u64 gpu_turbulence_vert_mix_parametric_param_4,
	.param .u64 gpu_turbulence_vert_mix_parametric_param_5,
	.param .u64 gpu_turbulence_vert_mix_parametric_param_6,
	.param .u64 gpu_turbulence_vert_mix_parametric_param_7,
	.param .u64 gpu_turbulence_vert_mix_parametric_param_8,
	.param .u32 gpu_turbulence_vert_mix_parametric_param_9,
	.param .u32 gpu_turbulence_vert_mix_parametric_param_10,
	.param .u32 gpu_turbulence_vert_mix_parametric_param_11,
	.param .u32 gpu_turbulence_vert_mix_parametric_param_12
)
{
	.reg .pred 	%p<34>;
	.reg .f32 	%f<141>;
	.reg .b32 	%r<105>;
	.reg .f64 	%fd<18>;
	.reg .b64 	%rd<56>;


	ld.param.u64 	%rd21, [gpu_turbulence_vert_mix_parametric_param_0];
	ld.param.u64 	%rd13, [gpu_turbulence_vert_mix_parametric_param_1];
	ld.param.u64 	%rd14, [gpu_turbulence_vert_mix_parametric_param_2];
	ld.param.u64 	%rd15, [gpu_turbulence_vert_mix_parametric_param_3];
	ld.param.u64 	%rd16, [gpu_turbulence_vert_mix_parametric_param_4];
	ld.param.u64 	%rd17, [gpu_turbulence_vert_mix_parametric_param_5];
	ld.param.u64 	%rd18, [gpu_turbulence_vert_mix_parametric_param_6];
	ld.param.u64 	%rd19, [gpu_turbulence_vert_mix_parametric_param_7];
	ld.param.u64 	%rd20, [gpu_turbulence_vert_mix_parametric_param_8];
	ld.param.u32 	%r40, [gpu_turbulence_vert_mix_parametric_param_9];
	ld.param.u32 	%r43, [gpu_turbulence_vert_mix_parametric_param_10];
	ld.param.u32 	%r41, [gpu_turbulence_vert_mix_parametric_param_11];
	ld.param.u32 	%r42, [gpu_turbulence_vert_mix_parametric_param_12];
	cvta.to.global.u64 	%rd1, %rd21;
	mov.u32 	%r1, %ntid.y;
	mov.u32 	%r2, %ctaid.y;
	mov.u32 	%r3, %tid.y;
	mad.lo.s32 	%r44, %r1, %r2, %r3;
	mov.u32 	%r4, %nctaid.x;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r45, %r44, %r4, %r5;
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %tid.x;
	mad.lo.s32 	%r8, %r45, %r6, %r7;
	mul.lo.s32 	%r46, %r43, %r40;
	setp.ge.s32	%p3, %r8, %r46;
	@%p3 bra 	BB118_33;

	cvta.to.global.u64 	%rd22, %rd13;
	div.s32 	%r9, %r8, %r40;
	mul.lo.s32 	%r47, %r9, %r40;
	sub.s32 	%r10, %r8, %r47;
	cvt.s64.s32	%rd2, %r9;
	mul.wide.s32 	%rd23, %r9, 4;
	add.s64 	%rd24, %rd22, %rd23;
	cvta.to.global.u64 	%rd25, %rd14;
	add.s64 	%rd26, %rd25, %rd23;
	ld.global.u32 	%r11, [%rd26];
	add.s32 	%r48, %r11, -1;
	add.s32 	%r12, %r11, %r9;
	mul.lo.s32 	%r49, %r48, %r40;
	cvta.to.global.u64 	%rd27, %rd15;
	mul.wide.s32 	%rd28, %r49, 4;
	add.s64 	%rd29, %rd27, %rd28;
	ld.const.f32 	%f29, [dc_hWet];
	ld.global.f32 	%f1, [%rd29];
	setp.gt.f32	%p4, %f1, %f29;
	ld.global.u32 	%r50, [%rd24];
	add.s32 	%r13, %r50, -1;
	@%p4 bra 	BB118_13;
	bra.uni 	BB118_2;

BB118_13:
	cvta.to.global.u64 	%rd42, %rd20;
	cvta.to.global.u64 	%rd43, %rd19;
	add.s64 	%rd45, %rd42, %rd23;
	ld.global.f32 	%f30, [%rd45];
	add.s64 	%rd46, %rd43, %rd23;
	ld.global.f32 	%f31, [%rd46];
	setp.gt.f32	%p11, %f31, %f30;
	selp.f32	%f2, %f31, %f30, %p11;
	setp.lt.s32	%p12, %r13, 1;
	@%p12 bra 	BB118_33;

	cvta.to.global.u64 	%rd47, %rd17;
	cvta.to.global.u64 	%rd48, %rd18;
	cvta.to.global.u64 	%rd49, %rd16;
	add.s32 	%r71, %r41, -1;
	setp.eq.s32	%p13, %r10, %r71;
	add.s32 	%r72, %r42, -1;
	setp.eq.s32	%p14, %r10, %r72;
	or.pred  	%p1, %p13, %p14;
	cvt.f64.f32	%fd2, %f2;
	mul.f64 	%fd3, %fd2, 0d3FE0000000000000;
	cvt.f64.f32	%fd4, %f1;
	mul.f64 	%fd5, %fd4, %fd3;
	ld.const.f32 	%f3, [dc_vert_mix_par_c1];
	cvt.f64.f32	%fd6, %f3;
	ld.const.f32 	%f4, [dc_vert_mix_par_c2];
	cvt.f64.f32	%fd7, %f4;
	mul.f64 	%fd8, %fd7, 0d3FE0000000000000;
	sub.f64 	%fd9, %fd6, %fd8;
	ld.const.f32 	%f5, [dc_nuw];
	cvt.f64.f32	%fd10, %f5;
	fma.rn.f64 	%fd11, %fd5, %fd9, %fd10;
	cvt.rn.f32.f64	%f6, %fd11;
	ld.const.f32 	%f32, [dc_prandtl_0];
	rcp.rn.f32 	%f7, %f32;
	add.s32 	%r73, %r11, %r9;
	mul.wide.s32 	%rd50, %r73, 4;
	add.s64 	%rd55, %rd47, %rd50;
	add.s64 	%rd54, %rd48, %rd50;
	mad.lo.s32 	%r75, %r4, %r44, %r5;
	mad.lo.s32 	%r76, %r6, %r75, %r7;
	add.s32 	%r34, %r40, -1;
	mad.lo.s32 	%r77, %r73, %r34, %r76;
	add.s32 	%r78, %r77, -1;
	sub.s32 	%r103, %r78, %r47;
	mul.wide.s32 	%rd51, %r48, 4;
	add.s64 	%rd53, %rd49, %rd51;
	mov.u32 	%r104, 0;
	mov.f32 	%f135, %f1;

BB118_15:
	ld.global.f32 	%f34, [%rd53];
	sub.f32 	%f135, %f135, %f34;
	ld.global.f32 	%f35, [%rd54];
	cvt.f64.f32	%fd12, %f35;
	ld.global.f32 	%f36, [%rd55];
	cvt.f64.f32	%fd13, %f36;
	add.f64 	%fd14, %fd13, 0d3E45798EE2308C3A;
	div.rn.f64 	%fd15, %fd12, %fd14;
	cvt.rn.f32.f64	%f37, %fd15;
	cvt.f64.f32	%fd1, %f37;
	mov.f32 	%f139, 0f3F800000;
	setp.leu.f64	%p15, %fd1, 0d3DDB7CDFD9D7BDBB;
	mov.f32 	%f140, %f7;
	@%p15 bra 	BB118_28;

	fma.rn.f64 	%fd16, %fd1, 0d4024000000000000, 0d3FF0000000000000;
	cvt.rn.f32.f64	%f40, %fd16;
	sqrt.rn.f32 	%f139, %f40;
	fma.rn.f64 	%fd17, %fd1, 0d400AA3D70A3D70A4, 0d3FF0000000000000;
	cvt.rn.f32.f64	%f11, %fd17;
	abs.f32 	%f13, %f11;
	setp.lt.f32	%p16, %f13, 0f00800000;
	mul.f32 	%f44, %f13, 0f4B800000;
	selp.f32	%f45, 0fC3170000, 0fC2FE0000, %p16;
	selp.f32	%f46, %f44, %f13, %p16;
	mov.b32 	 %r81, %f46;
	and.b32  	%r82, %r81, 8388607;
	or.b32  	%r83, %r82, 1065353216;
	mov.b32 	 %f47, %r83;
	shr.u32 	%r84, %r81, 23;
	cvt.rn.f32.u32	%f48, %r84;
	add.f32 	%f49, %f45, %f48;
	setp.gt.f32	%p17, %f47, 0f3FB504F3;
	mul.f32 	%f50, %f47, 0f3F000000;
	add.f32 	%f51, %f49, 0f3F800000;
	selp.f32	%f52, %f50, %f47, %p17;
	selp.f32	%f53, %f51, %f49, %p17;
	add.f32 	%f54, %f52, 0fBF800000;
	add.f32 	%f39, %f52, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f38,%f39;
	// inline asm
	add.f32 	%f55, %f54, %f54;
	mul.f32 	%f56, %f38, %f55;
	mul.f32 	%f57, %f56, %f56;
	mov.f32 	%f58, 0f3C4CAF63;
	mov.f32 	%f59, 0f3B18F0FE;
	fma.rn.f32 	%f60, %f59, %f57, %f58;
	mov.f32 	%f61, 0f3DAAAABD;
	fma.rn.f32 	%f62, %f60, %f57, %f61;
	mul.rn.f32 	%f63, %f62, %f57;
	mul.rn.f32 	%f64, %f63, %f56;
	sub.f32 	%f65, %f54, %f56;
	neg.f32 	%f66, %f56;
	add.f32 	%f67, %f65, %f65;
	fma.rn.f32 	%f68, %f66, %f54, %f67;
	mul.rn.f32 	%f69, %f38, %f68;
	add.f32 	%f70, %f64, %f56;
	sub.f32 	%f71, %f56, %f70;
	add.f32 	%f72, %f64, %f71;
	add.f32 	%f73, %f69, %f72;
	add.f32 	%f74, %f70, %f73;
	sub.f32 	%f75, %f70, %f74;
	add.f32 	%f76, %f73, %f75;
	mov.f32 	%f77, 0f3F317200;
	mul.rn.f32 	%f78, %f53, %f77;
	mov.f32 	%f79, 0f35BFBE8E;
	mul.rn.f32 	%f80, %f53, %f79;
	add.f32 	%f81, %f78, %f74;
	sub.f32 	%f82, %f78, %f81;
	add.f32 	%f83, %f74, %f82;
	add.f32 	%f84, %f76, %f83;
	add.f32 	%f85, %f80, %f84;
	add.f32 	%f86, %f81, %f85;
	sub.f32 	%f87, %f81, %f86;
	add.f32 	%f88, %f85, %f87;
	mov.f32 	%f89, 0f3FC00000;
	mul.rn.f32 	%f90, %f89, %f86;
	neg.f32 	%f91, %f90;
	fma.rn.f32 	%f92, %f89, %f86, %f91;
	fma.rn.f32 	%f93, %f89, %f88, %f92;
	mov.f32 	%f94, 0f00000000;
	fma.rn.f32 	%f95, %f94, %f86, %f93;
	add.rn.f32 	%f96, %f90, %f95;
	neg.f32 	%f97, %f96;
	add.rn.f32 	%f98, %f90, %f97;
	add.rn.f32 	%f99, %f98, %f95;
	mov.b32 	 %r85, %f96;
	setp.eq.s32	%p18, %r85, 1118925336;
	add.s32 	%r86, %r85, -1;
	mov.b32 	 %f100, %r86;
	add.f32 	%f101, %f99, 0f37000000;
	selp.f32	%f102, %f100, %f96, %p18;
	selp.f32	%f14, %f101, %f99, %p18;
	mov.f32 	%f103, 0f3FB8AA3B;
	mul.rn.f32 	%f104, %f102, %f103;
	cvt.rzi.f32.f32	%f105, %f104;
	abs.f32 	%f106, %f105;
	setp.gt.f32	%p19, %f106, 0f42FC0000;
	mov.b32 	 %r87, %f105;
	and.b32  	%r88, %r87, -2147483648;
	or.b32  	%r89, %r88, 1123811328;
	mov.b32 	 %f107, %r89;
	selp.f32	%f108, %f107, %f105, %p19;
	mov.f32 	%f109, 0fBF317218;
	fma.rn.f32 	%f110, %f108, %f109, %f102;
	mov.f32 	%f111, 0f3102E308;
	fma.rn.f32 	%f112, %f108, %f111, %f110;
	mul.f32 	%f113, %f112, 0f3FB8AA3B;
	add.f32 	%f114, %f108, 0f4B40007F;
	mov.b32 	 %r90, %f114;
	shl.b32 	%r91, %r90, 23;
	mov.b32 	 %f115, %r91;
	ex2.approx.ftz.f32 	%f116, %f113;
	mul.f32 	%f136, %f116, %f115;
	setp.eq.f32	%p20, %f136, 0f7F800000;
	@%p20 bra 	BB118_18;

	fma.rn.f32 	%f136, %f136, %f14, %f136;

BB118_18:
	mov.f32 	%f133, 0f3F400000;
	cvt.rzi.f32.f32	%f132, %f133;
	fma.rn.f32 	%f131, %f132, 0fC0000000, 0f3FC00000;
	abs.f32 	%f130, %f131;
	setp.lt.f32	%p21, %f11, 0f00000000;
	setp.eq.f32	%p22, %f130, 0f3F800000;
	and.pred  	%p2, %p21, %p22;
	mov.b32 	 %r92, %f136;
	xor.b32  	%r93, %r92, -2147483648;
	mov.b32 	 %f117, %r93;
	selp.f32	%f138, %f117, %f136, %p2;
	setp.eq.f32	%p23, %f11, 0f00000000;
	@%p23 bra 	BB118_21;
	bra.uni 	BB118_19;

BB118_21:
	add.f32 	%f120, %f11, %f11;
	selp.f32	%f138, %f120, 0f00000000, %p22;
	bra.uni 	BB118_22;

BB118_19:
	setp.geu.f32	%p24, %f11, 0f00000000;
	@%p24 bra 	BB118_22;

	mov.f32 	%f134, 0f3FC00000;
	cvt.rzi.f32.f32	%f119, %f134;
	setp.neu.f32	%p25, %f119, 0f3FC00000;
	selp.f32	%f138, 0f7FFFFFFF, %f138, %p25;

BB118_22:
	add.f32 	%f121, %f13, 0f3FC00000;
	mov.b32 	 %r94, %f121;
	setp.lt.s32	%p27, %r94, 2139095040;
	@%p27 bra 	BB118_27;

	setp.gtu.f32	%p28, %f13, 0f7F800000;
	@%p28 bra 	BB118_26;
	bra.uni 	BB118_24;

BB118_26:
	add.f32 	%f138, %f11, 0f3FC00000;
	bra.uni 	BB118_27;

BB118_24:
	setp.neu.f32	%p29, %f13, 0f7F800000;
	@%p29 bra 	BB118_27;

	selp.f32	%f138, 0fFF800000, 0f7F800000, %p2;

BB118_27:
	setp.eq.f32	%p30, %f11, 0f3F800000;
	selp.f32	%f122, 0f3F800000, %f138, %p30;
	div.rn.f32 	%f140, %f139, %f122;

BB118_28:
	div.rn.f32 	%f123, %f135, %f1;
	mul.f32 	%f124, %f123, %f4;
	sub.f32 	%f125, %f3, %f124;
	mul.f32 	%f126, %f2, %f135;
	fma.rn.f32 	%f127, %f126, %f125, %f5;
	setp.lt.f32	%p31, %f123, 0f3F000000;
	selp.f32	%f28, %f127, %f6, %p31;
	setp.lt.s32	%p32, %r10, 1;
	@%p32 bra 	BB118_32;

	mul.wide.s32 	%rd52, %r103, 4;
	add.s64 	%rd9, %rd1, %rd52;
	@%p1 bra 	BB118_31;
	bra.uni 	BB118_30;

BB118_31:
	mul.f32 	%f129, %f140, %f28;
	st.global.f32 	[%rd9], %f129;
	bra.uni 	BB118_32;

BB118_30:
	mul.f32 	%f128, %f139, %f28;
	st.global.f32 	[%rd9], %f128;

BB118_32:
	add.s32 	%r104, %r104, 1;
	add.s64 	%rd55, %rd55, 4;
	add.s64 	%rd54, %rd54, 4;
	add.s32 	%r103, %r103, %r34;
	add.s64 	%rd53, %rd53, 4;
	setp.lt.s32	%p33, %r104, %r13;
	@%p33 bra 	BB118_15;
	bra.uni 	BB118_33;

BB118_2:
	setp.lt.s32	%p5, %r13, 1;
	@%p5 bra 	BB118_33;

	add.s32 	%r14, %r40, -1;
	add.s32 	%r15, %r10, -1;
	and.b32  	%r16, %r13, 3;
	setp.eq.s32	%p6, %r16, 0;
	mov.u32 	%r102, 0;
	@%p6 bra 	BB118_10;

	setp.eq.s32	%p7, %r16, 1;
	mov.u32 	%r52, 0;
	@%p7 bra 	BB118_5;
	bra.uni 	BB118_6;

BB118_5:
	mov.u32 	%r97, %r52;
	bra.uni 	BB118_9;

BB118_6:
	setp.eq.s32	%p8, %r16, 2;
	mov.u32 	%r97, 1;
	@%p8 bra 	BB118_8;

	mad.lo.s32 	%r55, %r12, %r14, %r15;
	mul.wide.s32 	%rd30, %r55, 4;
	add.s64 	%rd31, %rd1, %rd30;
	mov.u32 	%r56, 0;
	st.global.u32 	[%rd31], %r56;
	add.s32 	%r12, %r12, 1;
	mov.u32 	%r97, 2;

BB118_8:
	mad.lo.s32 	%r57, %r12, %r14, %r15;
	mul.wide.s32 	%rd32, %r57, 4;
	add.s64 	%rd33, %rd1, %rd32;
	mov.u32 	%r58, 0;
	st.global.u32 	[%rd33], %r58;
	add.s32 	%r12, %r12, 1;

BB118_9:
	mad.lo.s32 	%r59, %r12, %r14, %r15;
	mul.wide.s32 	%rd34, %r59, 4;
	add.s64 	%rd35, %rd1, %rd34;
	st.global.u32 	[%rd35], %r52;
	add.s32 	%r12, %r12, 1;
	add.s32 	%r102, %r97, 1;

BB118_10:
	setp.lt.u32	%p9, %r13, 4;
	@%p9 bra 	BB118_33;

	cvt.u32.u64	%r61, %rd2;
	mad.lo.s32 	%r63, %r4, %r44, %r5;
	mul.lo.s32 	%r64, %r61, %r40;
	mad.lo.s32 	%r27, %r40, 4, -4;
	mad.lo.s32 	%r65, %r6, %r63, %r7;
	mad.lo.s32 	%r67, %r12, %r14, %r65;
	add.s32 	%r68, %r67, -1;
	sub.s32 	%r101, %r68, %r64;
	shl.b32 	%r29, %r14, 2;

BB118_12:
	mul.wide.s32 	%rd36, %r101, 4;
	add.s64 	%rd37, %rd1, %rd36;
	mov.u32 	%r69, 0;
	st.global.u32 	[%rd37], %r69;
	cvt.s64.s32	%rd38, %r29;
	add.s64 	%rd39, %rd37, %rd38;
	st.global.u32 	[%rd39], %r69;
	add.s64 	%rd40, %rd39, %rd38;
	st.global.u32 	[%rd40], %r69;
	add.s64 	%rd41, %rd40, %rd38;
	st.global.u32 	[%rd41], %r69;
	add.s32 	%r101, %r101, %r27;
	add.s32 	%r102, %r102, 4;
	setp.lt.s32	%p10, %r102, %r13;
	@%p10 bra 	BB118_12;

BB118_33:
	ret;
}

	// .globl	gpu_turbulence_shear
.visible .entry gpu_turbulence_shear(
	.param .u64 gpu_turbulence_shear_param_0,
	.param .u64 gpu_turbulence_shear_param_1,
	.param .u64 gpu_turbulence_shear_param_2,
	.param .u64 gpu_turbulence_shear_param_3,
	.param .u64 gpu_turbulence_shear_param_4,
	.param .u64 gpu_turbulence_shear_param_5,
	.param .u32 gpu_turbulence_shear_param_6,
	.param .u32 gpu_turbulence_shear_param_7
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<17>;
	.reg .b32 	%r<25>;
	.reg .b64 	%rd<27>;


	ld.param.u64 	%rd2, [gpu_turbulence_shear_param_0];
	ld.param.u64 	%rd3, [gpu_turbulence_shear_param_1];
	ld.param.u64 	%rd4, [gpu_turbulence_shear_param_2];
	ld.param.u64 	%rd5, [gpu_turbulence_shear_param_3];
	ld.param.u64 	%rd6, [gpu_turbulence_shear_param_4];
	ld.param.u64 	%rd7, [gpu_turbulence_shear_param_5];
	ld.param.u32 	%r7, [gpu_turbulence_shear_param_6];
	ld.param.u32 	%r8, [gpu_turbulence_shear_param_7];
	mov.u32 	%r9, %ntid.y;
	mov.u32 	%r10, %ctaid.y;
	mov.u32 	%r11, %tid.y;
	mad.lo.s32 	%r12, %r9, %r10, %r11;
	mov.u32 	%r13, %nctaid.x;
	mov.u32 	%r14, %ctaid.x;
	mad.lo.s32 	%r15, %r12, %r13, %r14;
	mov.u32 	%r16, %ntid.x;
	mov.u32 	%r17, %tid.x;
	mad.lo.s32 	%r1, %r15, %r16, %r17;
	setp.ge.s32	%p1, %r1, %r8;
	@%p1 bra 	BB119_7;

	cvta.to.global.u64 	%rd8, %rd6;
	mul.wide.s32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.u32 	%r2, [%rd10];
	add.s32 	%r3, %r2, -1;
	cvta.to.global.u64 	%rd11, %rd5;
	mul.wide.s32 	%rd12, %r3, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.u32 	%r4, [%rd13];
	setp.lt.s32	%p2, %r4, 2;
	@%p2 bra 	BB119_7;

	cvta.to.global.u64 	%rd14, %rd7;
	add.s64 	%rd16, %rd14, %rd12;
	ld.global.u32 	%r18, [%rd16];
	add.s32 	%r5, %r18, -1;
	sub.s32 	%r6, %r1, %r5;
	add.s32 	%r19, %r4, -1;
	setp.ge.s32	%p3, %r6, %r19;
	@%p3 bra 	BB119_7;

	cvta.to.global.u64 	%rd17, %rd2;
	cvta.to.global.u64 	%rd18, %rd4;
	add.s32 	%r20, %r2, %r1;
	add.s64 	%rd20, %rd18, %rd9;
	ld.global.f32 	%f2, [%rd20+4];
	ld.global.f32 	%f3, [%rd20];
	add.f32 	%f4, %f3, %f2;
	mul.f32 	%f5, %f4, 0f3F000000;
	ld.const.f32 	%f6, [dc_dZmin];
	setp.gt.f32	%p4, %f5, %f6;
	selp.f32	%f7, %f5, %f6, %p4;
	mul.lo.s32 	%r21, %r1, %r7;
	cvta.to.global.u64 	%rd21, %rd3;
	mul.wide.s32 	%rd22, %r21, 4;
	add.s64 	%rd23, %rd21, %rd22;
	add.s32 	%r22, %r1, 1;
	mul.lo.s32 	%r23, %r22, %r7;
	mul.wide.s32 	%rd24, %r23, 4;
	add.s64 	%rd25, %rd21, %rd24;
	ld.global.f32 	%f8, [%rd25+4];
	ld.global.f32 	%f9, [%rd23+4];
	sub.f32 	%f10, %f9, %f8;
	div.rn.f32 	%f11, %f10, %f7;
	ld.global.f32 	%f12, [%rd25+8];
	ld.global.f32 	%f13, [%rd23+8];
	sub.f32 	%f14, %f13, %f12;
	div.rn.f32 	%f15, %f14, %f7;
	mul.f32 	%f16, %f15, %f15;
	fma.rn.f32 	%f1, %f11, %f11, %f16;
	mul.wide.s32 	%rd26, %r20, 4;
	add.s64 	%rd1, %rd17, %rd26;
	st.global.f32 	[%rd1], %f1;
	setp.ne.s32	%p5, %r1, %r5;
	@%p5 bra 	BB119_5;

	st.global.f32 	[%rd1+-4], %f1;

BB119_5:
	add.s32 	%r24, %r4, -2;
	setp.ne.s32	%p6, %r6, %r24;
	@%p6 bra 	BB119_7;

	st.global.f32 	[%rd1+4], %f1;

BB119_7:
	ret;
}

	// .globl	gpu_turbulence_stratification
.visible .entry gpu_turbulence_stratification(
	.param .u64 gpu_turbulence_stratification_param_0,
	.param .u64 gpu_turbulence_stratification_param_1,
	.param .u64 gpu_turbulence_stratification_param_2,
	.param .u64 gpu_turbulence_stratification_param_3,
	.param .u64 gpu_turbulence_stratification_param_4,
	.param .u64 gpu_turbulence_stratification_param_5,
	.param .u32 gpu_turbulence_stratification_param_6
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<21>;
	.reg .b64 	%rd<24>;


	ld.param.u64 	%rd2, [gpu_turbulence_stratification_param_0];
	ld.param.u64 	%rd3, [gpu_turbulence_stratification_param_1];
	ld.param.u64 	%rd4, [gpu_turbulence_stratification_param_2];
	ld.param.u64 	%rd5, [gpu_turbulence_stratification_param_3];
	ld.param.u64 	%rd6, [gpu_turbulence_stratification_param_4];
	ld.param.u64 	%rd7, [gpu_turbulence_stratification_param_5];
	ld.param.u32 	%r7, [gpu_turbulence_stratification_param_6];
	mov.u32 	%r8, %ntid.y;
	mov.u32 	%r9, %ctaid.y;
	mov.u32 	%r10, %tid.y;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %nctaid.x;
	mov.u32 	%r13, %ctaid.x;
	mad.lo.s32 	%r14, %r11, %r12, %r13;
	mov.u32 	%r15, %ntid.x;
	mov.u32 	%r16, %tid.x;
	mad.lo.s32 	%r1, %r14, %r15, %r16;
	setp.ge.s32	%p1, %r1, %r7;
	@%p1 bra 	BB120_7;

	cvta.to.global.u64 	%rd8, %rd6;
	mul.wide.s32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.u32 	%r2, [%rd10];
	add.s32 	%r3, %r2, -1;
	cvta.to.global.u64 	%rd11, %rd5;
	mul.wide.s32 	%rd12, %r3, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.u32 	%r4, [%rd13];
	setp.lt.s32	%p2, %r4, 2;
	@%p2 bra 	BB120_7;

	cvta.to.global.u64 	%rd14, %rd7;
	add.s64 	%rd16, %rd14, %rd12;
	ld.global.u32 	%r17, [%rd16];
	add.s32 	%r5, %r17, -1;
	sub.s32 	%r6, %r1, %r5;
	add.s32 	%r18, %r4, -1;
	setp.ge.s32	%p3, %r6, %r18;
	@%p3 bra 	BB120_7;

	cvta.to.global.u64 	%rd17, %rd2;
	cvta.to.global.u64 	%rd18, %rd3;
	cvta.to.global.u64 	%rd19, %rd4;
	add.s32 	%r19, %r2, %r1;
	add.s64 	%rd21, %rd19, %rd9;
	ld.global.f32 	%f2, [%rd21+4];
	ld.global.f32 	%f3, [%rd21];
	add.f32 	%f4, %f3, %f2;
	mul.f32 	%f5, %f4, 0f3F000000;
	ld.const.f32 	%f6, [dc_dZmin];
	setp.gt.f32	%p4, %f5, %f6;
	selp.f32	%f7, %f5, %f6, %p4;
	add.s64 	%rd22, %rd18, %rd9;
	ld.global.f32 	%f8, [%rd22];
	ld.global.f32 	%f9, [%rd22+4];
	sub.f32 	%f10, %f9, %f8;
	ld.const.f32 	%f11, [dc_g];
	mul.f32 	%f12, %f11, %f10;
	div.rn.f32 	%f1, %f12, %f7;
	mul.wide.s32 	%rd23, %r19, 4;
	add.s64 	%rd1, %rd17, %rd23;
	st.global.f32 	[%rd1], %f1;
	setp.ne.s32	%p5, %r1, %r5;
	@%p5 bra 	BB120_5;

	st.global.f32 	[%rd1+-4], %f1;

BB120_5:
	add.s32 	%r20, %r4, -2;
	setp.ne.s32	%p6, %r6, %r20;
	@%p6 bra 	BB120_7;

	st.global.f32 	[%rd1+4], %f1;

BB120_7:
	ret;
}

	// .globl	gpu_water_1
.visible .entry gpu_water_1(
	.param .u64 gpu_water_1_param_0,
	.param .u64 gpu_water_1_param_1,
	.param .u32 gpu_water_1_param_2,
	.param .u32 gpu_water_1_param_3,
	.param .u32 gpu_water_1_param_4
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd1, [gpu_water_1_param_0];
	ld.param.u64 	%rd2, [gpu_water_1_param_1];
	ld.param.u32 	%r2, [gpu_water_1_param_2];
	ld.param.u32 	%r4, [gpu_water_1_param_3];
	ld.param.u32 	%r3, [gpu_water_1_param_4];
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ctaid.y;
	mov.u32 	%r7, %tid.y;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	mov.u32 	%r9, %nctaid.x;
	mov.u32 	%r10, %ctaid.x;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	mad.lo.s32 	%r1, %r11, %r12, %r13;
	setp.ge.s32	%p1, %r1, %r4;
	@%p1 bra 	BB121_2;

	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mul.lo.s32 	%r14, %r1, %r2;
	mul.wide.s32 	%rd5, %r14, 4;
	add.s64 	%rd6, %rd3, %rd5;
	add.s32 	%r15, %r3, %r14;
	add.s32 	%r16, %r15, -1;
	mul.wide.s32 	%rd7, %r16, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.f32 	%f1, [%rd6];
	setp.gt.f32	%p2, %f1, 0f34000000;
	selp.f32	%f2, %f1, 0f34000000, %p2;
	ld.global.f32 	%f3, [%rd8];
	div.rn.f32 	%f4, %f3, %f2;
	mul.wide.s32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd4, %rd9;
	st.global.f32 	[%rd10], %f4;

BB121_2:
	ret;
}

	// .globl	gpu_water_2345
.visible .entry gpu_water_2345(
	.param .u64 gpu_water_2345_param_0,
	.param .u64 gpu_water_2345_param_1,
	.param .u32 gpu_water_2345_param_2,
	.param .u32 gpu_water_2345_param_3,
	.param .u32 gpu_water_2345_param_4,
	.param .u32 gpu_water_2345_param_5
)
{
	.reg .pred 	%p<10>;
	.reg .f32 	%f<33>;
	.reg .b32 	%r<51>;
	.reg .f64 	%fd<23>;
	.reg .b64 	%rd<18>;


	ld.param.u64 	%rd2, [gpu_water_2345_param_0];
	ld.param.u64 	%rd3, [gpu_water_2345_param_1];
	ld.param.u32 	%r2, [gpu_water_2345_param_2];
	ld.param.u32 	%r5, [gpu_water_2345_param_3];
	ld.param.u32 	%r3, [gpu_water_2345_param_4];
	ld.param.u32 	%r4, [gpu_water_2345_param_5];
	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %ntid.y;
	mov.u32 	%r8, %ctaid.y;
	mov.u32 	%r9, %tid.y;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %nctaid.x;
	mad.lo.s32 	%r12, %r10, %r11, %r6;
	mov.u32 	%r13, %ntid.x;
	mov.u32 	%r14, %tid.x;
	mad.lo.s32 	%r1, %r12, %r13, %r14;
	setp.ge.s32	%p1, %r1, %r5;
	@%p1 bra 	BB122_10;

	mul.lo.s32 	%r15, %r1, %r2;
	cvta.to.global.u64 	%rd4, %rd3;
	mul.wide.s32 	%rd5, %r15, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.const.f32 	%f8, [dc_hWet];
	ld.global.f32 	%f1, [%rd6];
	setp.gt.f32	%p2, %f1, %f8;
	cvta.to.global.u64 	%rd7, %rd2;
	mul.wide.s32 	%rd8, %r1, 4;
	add.s64 	%rd1, %rd7, %rd8;
	@%p2 bra 	BB122_3;
	bra.uni 	BB122_2;

BB122_3:
	setp.gt.s32	%p3, %r3, 0;
	@%p3 bra 	BB122_5;
	bra.uni 	BB122_4;

BB122_5:
	mad.lo.s32 	%r27, %r1, %r2, %r3;
	add.s32 	%r28, %r27, -1;
	mul.wide.s32 	%rd10, %r28, 4;
	add.s64 	%rd11, %rd4, %rd10;
	ld.global.f32 	%f9, [%rd11];
	div.rn.f32 	%f31, %f9, %f1;
	bra.uni 	BB122_6;

BB122_2:
	mov.u32 	%r16, 0;
	st.global.u32 	[%rd1], %r16;
	bra.uni 	BB122_10;

BB122_4:
	ld.const.f32 	%f31, [dc_sal0];

BB122_6:
	setp.gt.s32	%p4, %r4, 0;
	@%p4 bra 	BB122_8;
	bra.uni 	BB122_7;

BB122_8:
	mad.lo.s32 	%r39, %r1, %r2, %r4;
	add.s32 	%r40, %r39, -1;
	mul.wide.s32 	%rd13, %r40, 4;
	add.s64 	%rd14, %rd4, %rd13;
	ld.global.f32 	%f10, [%rd14];
	div.rn.f32 	%f32, %f10, %f1;
	bra.uni 	BB122_9;

BB122_7:
	ld.const.f32 	%f32, [dc_temp0];

BB122_9:
	ld.const.f32 	%f11, [dc_salmin];
	setp.gt.f32	%p5, %f31, %f11;
	selp.f32	%f12, %f31, %f11, %p5;
	ld.const.f32 	%f13, [dc_salmax];
	setp.lt.f32	%p6, %f12, %f13;
	selp.f32	%f14, %f12, %f13, %p6;
	ld.const.f32 	%f15, [dc_tempmin];
	setp.gt.f32	%p7, %f32, %f15;
	selp.f32	%f16, %f32, %f15, %p7;
	ld.const.f32 	%f17, [dc_tempmax];
	setp.lt.f32	%p8, %f16, %f17;
	selp.f32	%f18, %f16, %f17, %p8;
	mul.f32 	%f19, %f18, %f18;
	mul.f32 	%f20, %f18, %f19;
	mul.f32 	%f21, %f19, %f19;
	mul.f32 	%f22, %f18, %f21;
	setp.gt.f32	%p9, %f14, 0f00000000;
	selp.f32	%f23, %f14, 0f00000000, %p9;
	sqrt.rn.f32 	%f24, %f23;
	mul.f32 	%f25, %f14, %f24;
	mul.f32 	%f26, %f14, %f14;
	cvt.f64.f32	%fd1, %f18;
	fma.rn.f64 	%fd2, %fd1, 0d3FB1647C00818526, 0d408F3EBDA1EC4E72;
	cvt.f64.f32	%fd3, %f19;
	fma.rn.f64 	%fd4, %fd3, 0dBF82A08D28C7F54D, %fd2;
	cvt.f64.f32	%fd5, %f20;
	fma.rn.f64 	%fd6, %fd5, 0d3F1A4231B9F290BD, %fd4;
	cvt.f64.f32	%fd7, %f21;
	fma.rn.f64 	%fd8, %fd7, 0dBEB2CAB84856C8D1, %fd6;
	cvt.f64.f32	%fd9, %f22;
	fma.rn.f64 	%fd10, %fd9, 0d3E3C12C5E5C0CC50, %fd8;
	cvt.f64.f32	%fd11, %f14;
	fma.rn.f64 	%fd12, %fd1, 0dBF70C0922BE70E97, 0d3FEA623F24D8FD5D;
	fma.rn.f64 	%fd13, %fd3, 0d3F1409AAD7373C8B, %fd12;
	fma.rn.f64 	%fd14, %fd5, 0dBEABABDC8216841D, %fd13;
	fma.rn.f64 	%fd15, %fd7, 0d3E37239E6FE11C37, %fd14;
	fma.rn.f64 	%fd16, %fd11, %fd15, %fd10;
	cvt.f64.f32	%fd17, %f25;
	fma.rn.f64 	%fd18, %fd1, 0d3F1ACF3938B0CB8F, 0dBF7772BDB7B106C9;
	fma.rn.f64 	%fd19, %fd3, 0dBEBBC273F07727D3, %fd18;
	fma.rn.f64 	%fd20, %fd17, %fd19, %fd16;
	cvt.f64.f32	%fd21, %f26;
	fma.rn.f64 	%fd22, %fd21, 0d3F3FA9BE7FD7FC81, %fd20;
	cvt.rn.f32.f64	%f27, %fd22;
	ld.const.f32 	%f28, [dc_rho0];
	sub.f32 	%f29, %f27, %f28;
	div.rn.f32 	%f30, %f29, %f28;
	st.global.f32 	[%rd1], %f30;

BB122_10:
	ret;
}

	// .globl	gpu_water_6789
.visible .entry gpu_water_6789(
	.param .u64 gpu_water_6789_param_0,
	.param .u64 gpu_water_6789_param_1,
	.param .u64 gpu_water_6789_param_2,
	.param .u64 gpu_water_6789_param_3,
	.param .u64 gpu_water_6789_param_4,
	.param .u32 gpu_water_6789_param_5,
	.param .u32 gpu_water_6789_param_6,
	.param .u32 gpu_water_6789_param_7,
	.param .u32 gpu_water_6789_param_8
)
{
	.reg .pred 	%p<27>;
	.reg .f32 	%f<82>;
	.reg .b32 	%r<71>;
	.reg .f64 	%fd<128>;
	.reg .b64 	%rd<52>;


	ld.param.u64 	%rd21, [gpu_water_6789_param_0];
	ld.param.u64 	%rd19, [gpu_water_6789_param_1];
	ld.param.u64 	%rd20, [gpu_water_6789_param_2];
	ld.param.u64 	%rd22, [gpu_water_6789_param_3];
	ld.param.u64 	%rd23, [gpu_water_6789_param_4];
	ld.param.u32 	%r30, [gpu_water_6789_param_5];
	ld.param.u32 	%r33, [gpu_water_6789_param_6];
	ld.param.u32 	%r31, [gpu_water_6789_param_7];
	ld.param.u32 	%r32, [gpu_water_6789_param_8];
	cvta.to.global.u64 	%rd1, %rd23;
	cvta.to.global.u64 	%rd2, %rd21;
	cvta.to.global.u64 	%rd3, %rd22;
	mov.u32 	%r34, %ntid.y;
	mov.u32 	%r35, %ctaid.y;
	mov.u32 	%r36, %tid.y;
	mad.lo.s32 	%r37, %r34, %r35, %r36;
	mov.u32 	%r38, %nctaid.x;
	mov.u32 	%r39, %ctaid.x;
	mad.lo.s32 	%r40, %r37, %r38, %r39;
	mov.u32 	%r41, %ntid.x;
	mov.u32 	%r42, %tid.x;
	mad.lo.s32 	%r1, %r40, %r41, %r42;
	setp.ge.s32	%p1, %r1, %r33;
	@%p1 bra 	BB123_28;

	cvta.to.global.u64 	%rd24, %rd19;
	mul.wide.s32 	%rd25, %r1, 4;
	add.s64 	%rd26, %rd24, %rd25;
	ld.global.u32 	%r2, [%rd26];
	cvta.to.global.u64 	%rd27, %rd20;
	add.s64 	%rd28, %rd27, %rd25;
	ld.global.u32 	%r3, [%rd28];
	add.s32 	%r4, %r3, -1;
	mul.lo.s32 	%r43, %r4, %r30;
	mul.wide.s32 	%rd29, %r43, 4;
	add.s64 	%rd30, %rd3, %rd29;
	ld.const.f32 	%f29, [dc_hWet];
	ld.global.f32 	%f1, [%rd30];
	setp.gt.f32	%p2, %f1, %f29;
	@%p2 bra 	BB123_14;
	bra.uni 	BB123_2;

BB123_14:
	setp.lt.s32	%p9, %r2, 1;
	@%p9 bra 	BB123_28;

	setp.gt.s32	%p10, %r31, 0;
	ld.const.f32 	%f2, [dc_salmin];
	ld.const.f32 	%f3, [dc_salmax];
	ld.const.f32 	%f4, [dc_tempmin];
	ld.const.f32 	%f5, [dc_tempmax];
	ld.const.f32 	%f6, [dc_rho0];
	ld.const.f32 	%f7, [dc_temp0];
	@%p10 bra 	BB123_22;
	bra.uni 	BB123_16;

BB123_22:
	add.s32 	%r55, %r3, -1;
	mul.lo.s32 	%r56, %r30, %r55;
	add.s32 	%r57, %r32, %r56;
	add.s32 	%r69, %r57, -1;
	add.s32 	%r58, %r31, %r56;
	add.s32 	%r68, %r58, -1;
	mul.wide.s32 	%rd42, %r55, 4;
	add.s64 	%rd51, %rd2, %rd42;
	add.s64 	%rd50, %rd1, %rd42;
	mov.f32 	%f79, 0f00000000;
	mov.u32 	%r70, 0;

BB123_23:
	ld.global.f32 	%f54, [%rd50];
	cvt.f64.f32	%fd72, %f54;
	cvt.f64.f32	%fd73, %f79;
	fma.rn.f64 	%fd74, %fd72, 0d3FE0000000000000, %fd73;
	cvt.rn.f32.f64	%f55, %fd74;
	cvt.f64.f32	%fd75, %f55;
	mul.f64 	%fd76, %fd75, 0d3FB999999999999A;
	cvt.rn.f32.f64	%f19, %fd76;
	fma.rn.f64 	%fd9, %fd72, 0d3FE0000000000000, %fd75;
	mul.wide.s32 	%rd43, %r68, 4;
	add.s64 	%rd44, %rd3, %rd43;
	ld.global.f32 	%f20, [%rd44];
	setp.lt.s32	%p19, %r32, 1;
	mov.f32 	%f80, %f7;
	@%p19 bra 	BB123_25;

	mul.wide.s32 	%rd45, %r69, 4;
	add.s64 	%rd46, %rd3, %rd45;
	ld.global.f32 	%f56, [%rd46];
	div.rn.f32 	%f80, %f56, %f1;

BB123_25:
	div.rn.f32 	%f57, %f20, %f1;
	setp.lt.f32	%p20, %f2, %f57;
	selp.f32	%f58, %f57, %f2, %p20;
	setp.lt.f32	%p21, %f58, %f3;
	selp.f32	%f23, %f58, %f3, %p21;
	setp.lt.f32	%p22, %f4, %f80;
	selp.f32	%f59, %f80, %f4, %p22;
	setp.lt.f32	%p23, %f59, %f5;
	selp.f32	%f60, %f59, %f5, %p23;
	mul.f32 	%f61, %f60, %f60;
	mul.f32 	%f62, %f60, %f61;
	mul.f32 	%f63, %f61, %f61;
	mul.f32 	%f64, %f60, %f63;
	setp.gt.f32	%p24, %f23, 0f00000000;
	selp.f32	%f65, %f23, 0f00000000, %p24;
	sqrt.rn.f32 	%f66, %f65;
	mul.f32 	%f24, %f23, %f66;
	mul.f32 	%f67, %f23, %f23;
	cvt.f64.f32	%fd10, %f60;
	fma.rn.f64 	%fd77, %fd10, 0d3FB1647C00818526, 0d408F3EBDA1EC4E72;
	cvt.f64.f32	%fd11, %f61;
	fma.rn.f64 	%fd78, %fd11, 0dBF82A08D28C7F54D, %fd77;
	cvt.f64.f32	%fd12, %f62;
	fma.rn.f64 	%fd79, %fd12, 0d3F1A4231B9F290BD, %fd78;
	cvt.f64.f32	%fd13, %f63;
	fma.rn.f64 	%fd80, %fd13, 0dBEB2CAB84856C8D1, %fd79;
	cvt.f64.f32	%fd81, %f64;
	fma.rn.f64 	%fd82, %fd81, 0d3E3C12C5E5C0CC50, %fd80;
	cvt.f64.f32	%fd14, %f23;
	fma.rn.f64 	%fd83, %fd10, 0dBF70C0922BE70E97, 0d3FEA623F24D8FD5D;
	fma.rn.f64 	%fd84, %fd11, 0d3F1409AAD7373C8B, %fd83;
	fma.rn.f64 	%fd85, %fd12, 0dBEABABDC8216841D, %fd84;
	fma.rn.f64 	%fd86, %fd13, 0d3E37239E6FE11C37, %fd85;
	fma.rn.f64 	%fd87, %fd14, %fd86, %fd82;
	cvt.f64.f32	%fd15, %f24;
	fma.rn.f64 	%fd88, %fd10, 0d3F1ACF3938B0CB8F, 0dBF7772BDB7B106C9;
	fma.rn.f64 	%fd89, %fd11, 0dBEBBC273F07727D3, %fd88;
	fma.rn.f64 	%fd90, %fd15, %fd89, %fd87;
	cvt.f64.f32	%fd91, %f67;
	fma.rn.f64 	%fd92, %fd91, 0d3F3FA9BE7FD7FC81, %fd90;
	cvt.rn.f32.f64	%f81, %fd92;
	setp.leu.f32	%p25, %f19, 0f00000000;
	@%p25 bra 	BB123_27;

	mul.f32 	%f68, %f19, %f19;
	fma.rn.f64 	%fd93, %fd10, 0d40628D758E219653, 0d40D3310D70A3D70A;
	fma.rn.f64 	%fd94, %fd11, 0dC0029DE939EADD59, %fd93;
	fma.rn.f64 	%fd95, %fd12, 0d3F8BDCD151C1BEA7, %fd94;
	fma.rn.f64 	%fd96, %fd13, 0dBF0B074F780AF01D, %fd95;
	fma.rn.f64 	%fd97, %fd10, 0d3F578BC296680BD8, 0d4009EB54E2B063E0;
	fma.rn.f64 	%fd98, %fd11, 0d3F1E6ECD5F912C85, %fd97;
	fma.rn.f64 	%fd99, %fd12, 0dBEA3642A88D4FA3D, %fd98;
	cvt.f64.f32	%fd100, %f19;
	fma.rn.f64 	%fd101, %fd100, %fd99, %fd96;
	cvt.f64.f32	%fd102, %f68;
	fma.rn.f64 	%fd103, %fd10, 0dBED9AE722EC9A99B, 0d3F164E8732CAE9AF;
	fma.rn.f64 	%fd104, %fd11, 0d3E6C56FD730F5CFF, %fd103;
	fma.rn.f64 	%fd105, %fd102, %fd104, %fd101;
	fma.rn.f64 	%fd106, %fd10, 0dBFE34F893FAF4278, 0d404B56594AF4F0D8;
	fma.rn.f64 	%fd107, %fd11, 0d3F86867C86635BF0, %fd106;
	fma.rn.f64 	%fd108, %fd12, 0dBF102A9A8856FC10, %fd107;
	fma.rn.f64 	%fd109, %fd14, %fd108, %fd105;
	fma.rn.f64 	%fd110, %fd10, 0d3F90E0EB67C286F9, 0d3FB4562E09FE8683;
	fma.rn.f64 	%fd111, %fd11, 0dBF415EB79B62469C, %fd110;
	fma.rn.f64 	%fd112, %fd15, %fd111, %fd109;
	mul.f32 	%f69, %f19, %f23;
	cvt.f64.f32	%fd113, %f69;
	fma.rn.f64 	%fd114, %fd10, 0dBEE7076125E84F93, 0d3F62B579C9F0797A;
	fma.rn.f64 	%fd115, %fd11, 0dBEBAF972CB8E2E38, %fd114;
	fma.rn.f64 	%fd116, %fd113, %fd115, %fd112;
	mul.f32 	%f70, %f19, %f24;
	cvt.f64.f32	%fd117, %f70;
	fma.rn.f64 	%fd118, %fd117, 0d3F290B69C08DFA29, %fd116;
	mul.f32 	%f71, %f68, %f23;
	cvt.f64.f32	%fd119, %f71;
	fma.rn.f64 	%fd120, %fd10, 0d3E5659DBC75F95A2, 0dBEB0AAF6CFDCCCF7;
	fma.rn.f64 	%fd121, %fd11, 0d3E0F81C0E00A27D4, %fd120;
	fma.rn.f64 	%fd122, %fd119, %fd121, %fd118;
	cvt.rn.f32.f64	%f72, %fd122;
	div.rn.f32 	%f73, %f19, %f72;
	cvt.f64.f32	%fd123, %f73;
	mov.f64 	%fd124, 0d3FF0000000000000;
	sub.f64 	%fd125, %fd124, %fd123;
	cvt.f64.f32	%fd126, %f81;
	div.rn.f64 	%fd127, %fd126, %fd125;
	cvt.rn.f32.f64	%f81, %fd127;

BB123_27:
	sub.f32 	%f74, %f81, %f6;
	div.rn.f32 	%f75, %f74, %f6;
	st.global.f32 	[%rd51], %f75;
	add.s32 	%r69, %r69, %r30;
	add.s32 	%r68, %r68, %r30;
	add.s64 	%rd51, %rd51, 4;
	add.s64 	%rd50, %rd50, 4;
	add.s32 	%r70, %r70, 1;
	setp.lt.s32	%p26, %r70, %r2;
	cvt.rn.f32.f64	%f79, %fd9;
	@%p26 bra 	BB123_23;
	bra.uni 	BB123_28;

BB123_2:
	setp.lt.s32	%p3, %r2, 1;
	@%p3 bra 	BB123_28;

	and.b32  	%r5, %r2, 3;
	setp.eq.s32	%p4, %r5, 0;
	mov.u32 	%r65, 0;
	@%p4 bra 	BB123_11;

	setp.eq.s32	%p5, %r5, 1;
	mov.u32 	%r45, 0;
	@%p5 bra 	BB123_5;
	bra.uni 	BB123_6;

BB123_5:
	mov.u32 	%r61, %r45;
	bra.uni 	BB123_10;

BB123_16:
	ld.const.f32 	%f31, [dc_sal0];
	setp.lt.f32	%p11, %f2, %f31;
	selp.f32	%f32, %f31, %f2, %p11;
	setp.lt.f32	%p12, %f32, %f3;
	selp.f32	%f8, %f32, %f3, %p12;
	setp.gt.f32	%p13, %f8, 0f00000000;
	selp.f32	%f33, %f8, 0f00000000, %p13;
	sqrt.rn.f32 	%f34, %f33;
	mul.f32 	%f9, %f8, %f34;
	mul.f32 	%f35, %f8, %f8;
	cvt.f64.f32	%fd1, %f8;
	cvt.f64.f32	%fd2, %f9;
	cvt.f64.f32	%fd16, %f35;
	mul.f64 	%fd3, %fd16, 0d3F3FA9BE7FD7FC81;
	add.s32 	%r52, %r3, -1;
	mul.wide.s32 	%rd39, %r52, 4;
	add.s64 	%rd49, %rd2, %rd39;
	add.s64 	%rd48, %rd1, %rd39;
	mad.lo.s32 	%r53, %r30, %r52, %r32;
	add.s32 	%r66, %r53, -1;
	mov.f32 	%f76, 0f00000000;
	mov.u32 	%r67, 0;

BB123_17:
	ld.global.f32 	%f36, [%rd48];
	cvt.f64.f32	%fd17, %f36;
	cvt.f64.f32	%fd18, %f76;
	fma.rn.f64 	%fd19, %fd17, 0d3FE0000000000000, %fd18;
	cvt.rn.f32.f64	%f37, %fd19;
	cvt.f64.f32	%fd20, %f37;
	mul.f64 	%fd21, %fd20, 0d3FB999999999999A;
	cvt.rn.f32.f64	%f11, %fd21;
	fma.rn.f64 	%fd4, %fd17, 0d3FE0000000000000, %fd20;
	setp.lt.s32	%p14, %r32, 1;
	mov.f32 	%f77, %f7;
	@%p14 bra 	BB123_19;

	mul.wide.s32 	%rd40, %r66, 4;
	add.s64 	%rd41, %rd3, %rd40;
	ld.global.f32 	%f38, [%rd41];
	div.rn.f32 	%f77, %f38, %f1;

BB123_19:
	setp.lt.f32	%p15, %f4, %f77;
	selp.f32	%f39, %f77, %f4, %p15;
	setp.lt.f32	%p16, %f39, %f5;
	selp.f32	%f40, %f39, %f5, %p16;
	mul.f32 	%f41, %f40, %f40;
	mul.f32 	%f42, %f40, %f41;
	mul.f32 	%f43, %f41, %f41;
	mul.f32 	%f44, %f40, %f43;
	cvt.f64.f32	%fd5, %f40;
	fma.rn.f64 	%fd22, %fd5, 0d3FB1647C00818526, 0d408F3EBDA1EC4E72;
	cvt.f64.f32	%fd6, %f41;
	fma.rn.f64 	%fd23, %fd6, 0dBF82A08D28C7F54D, %fd22;
	cvt.f64.f32	%fd7, %f42;
	fma.rn.f64 	%fd24, %fd7, 0d3F1A4231B9F290BD, %fd23;
	cvt.f64.f32	%fd8, %f43;
	fma.rn.f64 	%fd25, %fd8, 0dBEB2CAB84856C8D1, %fd24;
	cvt.f64.f32	%fd26, %f44;
	fma.rn.f64 	%fd27, %fd26, 0d3E3C12C5E5C0CC50, %fd25;
	fma.rn.f64 	%fd28, %fd5, 0dBF70C0922BE70E97, 0d3FEA623F24D8FD5D;
	fma.rn.f64 	%fd29, %fd6, 0d3F1409AAD7373C8B, %fd28;
	fma.rn.f64 	%fd30, %fd7, 0dBEABABDC8216841D, %fd29;
	fma.rn.f64 	%fd31, %fd8, 0d3E37239E6FE11C37, %fd30;
	fma.rn.f64 	%fd32, %fd1, %fd31, %fd27;
	fma.rn.f64 	%fd33, %fd5, 0d3F1ACF3938B0CB8F, 0dBF7772BDB7B106C9;
	fma.rn.f64 	%fd34, %fd6, 0dBEBBC273F07727D3, %fd33;
	fma.rn.f64 	%fd35, %fd2, %fd34, %fd32;
	add.f64 	%fd36, %fd3, %fd35;
	cvt.rn.f32.f64	%f78, %fd36;
	setp.leu.f32	%p17, %f11, 0f00000000;
	@%p17 bra 	BB123_21;

	mul.f32 	%f45, %f11, %f11;
	fma.rn.f64 	%fd37, %fd5, 0d40628D758E219653, 0d40D3310D70A3D70A;
	fma.rn.f64 	%fd38, %fd6, 0dC0029DE939EADD59, %fd37;
	fma.rn.f64 	%fd39, %fd7, 0d3F8BDCD151C1BEA7, %fd38;
	fma.rn.f64 	%fd40, %fd8, 0dBF0B074F780AF01D, %fd39;
	fma.rn.f64 	%fd41, %fd5, 0d3F578BC296680BD8, 0d4009EB54E2B063E0;
	fma.rn.f64 	%fd42, %fd6, 0d3F1E6ECD5F912C85, %fd41;
	fma.rn.f64 	%fd43, %fd7, 0dBEA3642A88D4FA3D, %fd42;
	cvt.f64.f32	%fd44, %f11;
	fma.rn.f64 	%fd45, %fd44, %fd43, %fd40;
	cvt.f64.f32	%fd46, %f45;
	fma.rn.f64 	%fd47, %fd5, 0dBED9AE722EC9A99B, 0d3F164E8732CAE9AF;
	fma.rn.f64 	%fd48, %fd6, 0d3E6C56FD730F5CFF, %fd47;
	fma.rn.f64 	%fd49, %fd46, %fd48, %fd45;
	fma.rn.f64 	%fd50, %fd5, 0dBFE34F893FAF4278, 0d404B56594AF4F0D8;
	fma.rn.f64 	%fd51, %fd6, 0d3F86867C86635BF0, %fd50;
	fma.rn.f64 	%fd52, %fd7, 0dBF102A9A8856FC10, %fd51;
	fma.rn.f64 	%fd53, %fd1, %fd52, %fd49;
	fma.rn.f64 	%fd54, %fd5, 0d3F90E0EB67C286F9, 0d3FB4562E09FE8683;
	fma.rn.f64 	%fd55, %fd6, 0dBF415EB79B62469C, %fd54;
	fma.rn.f64 	%fd56, %fd2, %fd55, %fd53;
	mul.f32 	%f46, %f11, %f8;
	cvt.f64.f32	%fd57, %f46;
	fma.rn.f64 	%fd58, %fd5, 0dBEE7076125E84F93, 0d3F62B579C9F0797A;
	fma.rn.f64 	%fd59, %fd6, 0dBEBAF972CB8E2E38, %fd58;
	fma.rn.f64 	%fd60, %fd57, %fd59, %fd56;
	mul.f32 	%f47, %f11, %f9;
	cvt.f64.f32	%fd61, %f47;
	fma.rn.f64 	%fd62, %fd61, 0d3F290B69C08DFA29, %fd60;
	mul.f32 	%f48, %f45, %f8;
	cvt.f64.f32	%fd63, %f48;
	fma.rn.f64 	%fd64, %fd5, 0d3E5659DBC75F95A2, 0dBEB0AAF6CFDCCCF7;
	fma.rn.f64 	%fd65, %fd6, 0d3E0F81C0E00A27D4, %fd64;
	fma.rn.f64 	%fd66, %fd63, %fd65, %fd62;
	cvt.rn.f32.f64	%f49, %fd66;
	div.rn.f32 	%f50, %f11, %f49;
	cvt.f64.f32	%fd67, %f50;
	mov.f64 	%fd68, 0d3FF0000000000000;
	sub.f64 	%fd69, %fd68, %fd67;
	cvt.f64.f32	%fd70, %f78;
	div.rn.f64 	%fd71, %fd70, %fd69;
	cvt.rn.f32.f64	%f78, %fd71;

BB123_21:
	sub.f32 	%f51, %f78, %f6;
	div.rn.f32 	%f52, %f51, %f6;
	st.global.f32 	[%rd49], %f52;
	add.s64 	%rd49, %rd49, 4;
	add.s64 	%rd48, %rd48, 4;
	add.s32 	%r66, %r66, %r30;
	add.s32 	%r67, %r67, 1;
	setp.lt.s32	%p18, %r67, %r2;
	cvt.rn.f32.f64	%f76, %fd4;
	@%p18 bra 	BB123_17;
	bra.uni 	BB123_28;

BB123_6:
	setp.eq.s32	%p6, %r5, 2;
	mov.u32 	%r61, 1;
	@%p6 bra 	BB123_7;
	bra.uni 	BB123_8;

BB123_7:
	mov.u32 	%r3, %r4;
	bra.uni 	BB123_9;

BB123_8:
	mul.wide.s32 	%rd31, %r4, 4;
	add.s64 	%rd32, %rd2, %rd31;
	mov.u32 	%r48, 0;
	st.global.u32 	[%rd32], %r48;
	mov.u32 	%r61, 2;

BB123_9:
	mul.wide.s32 	%rd33, %r3, 4;
	add.s64 	%rd34, %rd2, %rd33;
	mov.u32 	%r49, 0;
	st.global.u32 	[%rd34], %r49;
	add.s32 	%r4, %r3, 1;

BB123_10:
	mul.wide.s32 	%rd35, %r4, 4;
	add.s64 	%rd36, %rd2, %rd35;
	st.global.u32 	[%rd36], %r45;
	add.s32 	%r4, %r4, 1;
	add.s32 	%r65, %r61, 1;

BB123_11:
	setp.lt.u32	%p7, %r2, 4;
	@%p7 bra 	BB123_28;

	mul.wide.s32 	%rd37, %r4, 4;
	add.s64 	%rd47, %rd2, %rd37;

BB123_13:
	mov.u64 	%rd38, 0;
	st.global.u32 	[%rd47+4], %rd38;
	st.global.u32 	[%rd47], %rd38;
	st.global.u32 	[%rd47+12], %rd38;
	st.global.u32 	[%rd47+8], %rd38;
	add.s64 	%rd47, %rd47, 16;
	add.s32 	%r65, %r65, 4;
	setp.lt.s32	%p8, %r65, %r2;
	@%p8 bra 	BB123_13;

BB123_28:
	ret;
}

	// .globl	gpu_water_sed
.visible .entry gpu_water_sed(
	.param .u64 gpu_water_sed_param_0,
	.param .u64 gpu_water_sed_param_1,
	.param .u64 gpu_water_sed_param_2,
	.param .u32 gpu_water_sed_param_3,
	.param .u32 gpu_water_sed_param_4
)
{
	.reg .pred 	%p<23>;
	.reg .f32 	%f<87>;
	.reg .b32 	%r<45>;
	.reg .f64 	%fd<21>;
	.reg .b64 	%rd<31>;


	ld.param.u64 	%rd10, [gpu_water_sed_param_0];
	ld.param.u64 	%rd11, [gpu_water_sed_param_1];
	ld.param.u64 	%rd12, [gpu_water_sed_param_2];
	ld.param.u32 	%r21, [gpu_water_sed_param_3];
	ld.param.u32 	%r22, [gpu_water_sed_param_4];
	cvta.to.global.u64 	%rd1, %rd12;
	cvta.to.global.u64 	%rd2, %rd11;
	mov.u32 	%r1, %ntid.y;
	mov.u32 	%r2, %ctaid.y;
	mov.u32 	%r3, %tid.y;
	mad.lo.s32 	%r23, %r1, %r2, %r3;
	mov.u32 	%r4, %nctaid.x;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r24, %r23, %r4, %r5;
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %tid.x;
	mad.lo.s32 	%r8, %r24, %r6, %r7;
	setp.ge.s32	%p1, %r8, %r22;
	@%p1 bra 	BB124_13;

	mul.lo.s32 	%r9, %r8, %r21;
	mul.wide.s32 	%rd13, %r9, 4;
	add.s64 	%rd14, %rd2, %rd13;
	ld.const.f32 	%f16, [dc_hWet];
	ld.global.f32 	%f1, [%rd14];
	setp.leu.f32	%p2, %f1, %f16;
	@%p2 bra 	BB124_13;

	cvta.to.global.u64 	%rd15, %rd10;
	mul.wide.s32 	%rd16, %r8, 4;
	add.s64 	%rd3, %rd15, %rd16;
	ld.global.f32 	%f2, [%rd3];
	cvt.f64.f32	%fd2, %f2;
	add.f64 	%fd3, %fd2, 0d3FF0000000000000;
	ld.const.f32 	%f3, [dc_rho0];
	cvt.f64.f32	%fd4, %f3;
	mul.f64 	%fd5, %fd3, %fd4;
	cvt.rn.f32.f64	%f4, %fd5;
	ld.const.u32 	%r10, [dc_nSed];
	mov.f32 	%f86, 0f00000000;
	setp.lt.s32	%p3, %r10, 1;
	@%p3 bra 	BB124_12;

	ld.const.u32 	%r11, [dc_jSed1];
	add.s32 	%r12, %r9, -1;
	cvt.f64.f32	%fd6, %f1;
	mul.f64 	%fd1, %fd6, 0d408F400000000000;
	ld.const.f32 	%f5, [dc_sedMin];
	ld.const.f32 	%f6, [dc_sedMax];
	mov.u32 	%r29, 1;
	max.s32 	%r13, %r10, %r29;
	and.b32  	%r28, %r13, 3;
	mov.f32 	%f86, 0f00000000;
	mov.u32 	%r43, 0;
	setp.eq.s32	%p4, %r28, 0;
	@%p4 bra 	BB124_9;

	setp.eq.s32	%p5, %r28, 1;
	@%p5 bra 	BB124_8;

	setp.eq.s32	%p6, %r28, 2;
	@%p6 bra 	BB124_7;

	ld.global.f32 	%f21, [%rd1];
	add.s32 	%r31, %r12, %r11;
	mul.wide.s32 	%rd17, %r31, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.f32 	%f22, [%rd18];
	cvt.f64.f32	%fd7, %f22;
	div.rn.f64 	%fd8, %fd7, %fd1;
	cvt.rn.f32.f64	%f23, %fd8;
	setp.gt.f32	%p7, %f23, %f5;
	selp.f32	%f24, %f23, %f5, %p7;
	setp.lt.f32	%p8, %f24, %f6;
	selp.f32	%f25, %f24, %f6, %p8;
	sub.f32 	%f26, %f21, %f4;
	mul.f32 	%f27, %f26, %f25;
	div.rn.f32 	%f28, %f27, %f21;
	add.f32 	%f86, %f28, 0f00000000;
	mov.u32 	%r43, %r29;

BB124_7:
	mul.wide.u32 	%rd19, %r43, 4;
	add.s64 	%rd20, %rd1, %rd19;
	add.s32 	%r32, %r12, %r43;
	add.s32 	%r33, %r32, %r11;
	mul.wide.s32 	%rd21, %r33, 4;
	add.s64 	%rd22, %rd2, %rd21;
	ld.global.f32 	%f29, [%rd22];
	cvt.f64.f32	%fd9, %f29;
	div.rn.f64 	%fd10, %fd9, %fd1;
	cvt.rn.f32.f64	%f30, %fd10;
	setp.gt.f32	%p9, %f30, %f5;
	selp.f32	%f31, %f30, %f5, %p9;
	setp.lt.f32	%p10, %f31, %f6;
	selp.f32	%f32, %f31, %f6, %p10;
	ld.global.f32 	%f33, [%rd20];
	sub.f32 	%f34, %f33, %f4;
	mul.f32 	%f35, %f34, %f32;
	div.rn.f32 	%f36, %f35, %f33;
	add.f32 	%f86, %f86, %f36;
	add.s32 	%r43, %r43, 1;

BB124_8:
	mul.wide.s32 	%rd23, %r43, 4;
	add.s64 	%rd24, %rd1, %rd23;
	add.s32 	%r34, %r12, %r43;
	add.s32 	%r35, %r34, %r11;
	mul.wide.s32 	%rd25, %r35, 4;
	add.s64 	%rd26, %rd2, %rd25;
	ld.global.f32 	%f37, [%rd26];
	cvt.f64.f32	%fd11, %f37;
	div.rn.f64 	%fd12, %fd11, %fd1;
	cvt.rn.f32.f64	%f38, %fd12;
	setp.gt.f32	%p11, %f38, %f5;
	selp.f32	%f39, %f38, %f5, %p11;
	setp.lt.f32	%p12, %f39, %f6;
	selp.f32	%f40, %f39, %f6, %p12;
	ld.global.f32 	%f41, [%rd24];
	sub.f32 	%f42, %f41, %f4;
	mul.f32 	%f43, %f42, %f40;
	div.rn.f32 	%f44, %f43, %f41;
	add.f32 	%f86, %f86, %f44;
	add.s32 	%r43, %r43, 1;

BB124_9:
	setp.lt.u32	%p13, %r13, 4;
	@%p13 bra 	BB124_12;

	add.s32 	%r36, %r43, %r11;
	mad.lo.s32 	%r38, %r4, %r23, %r5;
	mad.lo.s32 	%r39, %r6, %r38, %r7;
	mad.lo.s32 	%r40, %r21, %r39, %r36;
	mul.wide.s32 	%rd27, %r40, 4;
	add.s64 	%rd30, %rd2, %rd27;
	mul.wide.s32 	%rd28, %r43, 4;
	add.s64 	%rd29, %rd1, %rd28;

BB124_11:
	ld.global.f32 	%f45, [%rd30+-4];
	cvt.f64.f32	%fd13, %f45;
	div.rn.f64 	%fd14, %fd13, %fd1;
	cvt.rn.f32.f64	%f46, %fd14;
	setp.gt.f32	%p14, %f46, %f5;
	selp.f32	%f47, %f46, %f5, %p14;
	setp.lt.f32	%p15, %f47, %f6;
	selp.f32	%f48, %f47, %f6, %p15;
	ld.global.f32 	%f49, [%rd29];
	sub.f32 	%f50, %f49, %f4;
	mul.f32 	%f51, %f50, %f48;
	div.rn.f32 	%f52, %f51, %f49;
	add.f32 	%f53, %f86, %f52;
	ld.global.f32 	%f54, [%rd30];
	cvt.f64.f32	%fd15, %f54;
	div.rn.f64 	%fd16, %fd15, %fd1;
	cvt.rn.f32.f64	%f55, %fd16;
	setp.gt.f32	%p16, %f55, %f5;
	selp.f32	%f56, %f55, %f5, %p16;
	setp.lt.f32	%p17, %f56, %f6;
	selp.f32	%f57, %f56, %f6, %p17;
	ld.global.f32 	%f58, [%rd29+4];
	sub.f32 	%f59, %f58, %f4;
	mul.f32 	%f60, %f59, %f57;
	div.rn.f32 	%f61, %f60, %f58;
	add.f32 	%f62, %f53, %f61;
	ld.global.f32 	%f63, [%rd30+4];
	cvt.f64.f32	%fd17, %f63;
	div.rn.f64 	%fd18, %fd17, %fd1;
	cvt.rn.f32.f64	%f64, %fd18;
	setp.gt.f32	%p18, %f64, %f5;
	selp.f32	%f65, %f64, %f5, %p18;
	setp.lt.f32	%p19, %f65, %f6;
	selp.f32	%f66, %f65, %f6, %p19;
	ld.global.f32 	%f67, [%rd29+8];
	sub.f32 	%f68, %f67, %f4;
	mul.f32 	%f69, %f68, %f66;
	div.rn.f32 	%f70, %f69, %f67;
	add.f32 	%f71, %f62, %f70;
	ld.global.f32 	%f72, [%rd30+8];
	cvt.f64.f32	%fd19, %f72;
	div.rn.f64 	%fd20, %fd19, %fd1;
	cvt.rn.f32.f64	%f73, %fd20;
	setp.gt.f32	%p20, %f73, %f5;
	selp.f32	%f74, %f73, %f5, %p20;
	setp.lt.f32	%p21, %f74, %f6;
	selp.f32	%f75, %f74, %f6, %p21;
	ld.global.f32 	%f76, [%rd29+12];
	sub.f32 	%f77, %f76, %f4;
	mul.f32 	%f78, %f77, %f75;
	div.rn.f32 	%f79, %f78, %f76;
	add.f32 	%f86, %f71, %f79;
	add.s64 	%rd30, %rd30, 16;
	add.s64 	%rd29, %rd29, 16;
	add.s32 	%r43, %r43, 4;
	setp.lt.s32	%p22, %r43, %r10;
	@%p22 bra 	BB124_11;

BB124_12:
	div.rn.f32 	%f80, %f86, %f3;
	add.f32 	%f81, %f2, %f80;
	st.global.f32 	[%rd3], %f81;

BB124_13:
	ret;
}


