
####################################################################################
# Generated by Vivado 2022.2 built on 'Fri Oct 14 04:59:54 MDT 2022' by 'xbuild'
# Command Used: write_xdc /work/zain/trials/write_constraints
####################################################################################


####################################################################################
# Constraints from file : 'ip_pcie4_uscale_plus_x0y1.xdc'
####################################################################################

##-----------------------------------------------------------------------------
##
## (c) Copyright 2012-2012 Xilinx, Inc. All rights reserved.
##
## This file contains confidential and proprietary information
## of Xilinx, Inc. and is protected under U.S. and
## international copyright and other intellectual property
## laws.
##
## DISCLAIMER
## This disclaimer is not a license and does not grant any
## rights to the materials distributed herewith. Except as
## otherwise provided in a valid license issued to you by
## Xilinx, and to the maximum extent permitted by applicable
## law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
## WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
## AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
## BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
## INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
## (2) Xilinx shall not be liable (whether in contract or tort,
## including negligence, or under any other theory of
## liability) for any loss or damage of any kind or nature
## related to, arising under or in connection with these
## materials, including for any direct, or any indirect,
## special, incidental, or consequential loss or damage
## (including loss of data, profits, goodwill, or any type of
## loss or damage suffered as a result of any action brought
## by a third party) even if such damage or loss was
## reasonably foreseeable or Xilinx had been advised of the
## possibility of the same.
##
## CRITICAL APPLICATIONS
## Xilinx products are not designed or intended to be fail-
## safe, or for use in any application requiring fail-safe
## performance, such as life-support or safety devices or
## systems, Class III medical devices, nuclear facilities,
## applications related to the deployment of airbags, or any
## other applications that could lead to death, personal
## injury, or severe property or environmental damage
## (individually and collectively, "Critical
## Applications"). Customer assumes the sole risk and
## liability of any use of Xilinx products in Critical
## Applications, subject only to applicable laws and
## regulations governing limitations on product liability.
##
## THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
## PART OF THIS FILE AT ALL TIMES.
##
##-----------------------------------------------------------------------------
##
## Project    : UltraScale+ FPGA PCI Express v4.0 Integrated Block
## File       : ip_pcie4_uscale_plus_x0y1.xdc
## Version    : 1.3
##-----------------------------------------------------------------------------
#
###############################################################################
# Vivado - PCIe GUI / User Configuration
###############################################################################
#
# Family              # virtexuplus
# Part                # xcu250
# Package             # figd2104
# Speed grade         # -2L
# PCIe Block          # X0Y1
# Xilinx BNo          # 16
#
# Link Speed          # Gen3 - 8.0 Gb/s
# Link Width          # X16
# AXIST Width         # 512-bit
# AXIST Frequ         # 250 MHz = User Clock
# Core Clock          # 500 MHz
# Pipe Clock          # 125 MHz (Gen1) : 250 MHz (Gen2/Gen3/Gen4)
# PLL TYPE            # QPLL1
# MSI-X TYPE          # HARD
#
# master_gt_quad_inx  # 3
# master_gt_container # 31
# gt_type             # gtye4
# SILICON : # Beta
# SILICON : # PRODUCTION
#
# Xilinx Reference Board is AU250
#

###############################################################################
# User Time Names / User Time Groups / Time Specs
###############################################################################

###############################################################################
# Pinout and Related I/O Constraints
###############################################################################
#
# Transceiver instance placement.  This constraint selects the
# transceivers to be used, which also dictates the pinout for the
# transmit and receive differential pairs.  Please refer to the
# Virtex-7 GT Transceiver User Guide (UG) for more information.
#
###############################################################################

###############################################################################
# Physical Constraints
###############################################################################
###############################################################################
#
# PCI Express Block placement. This constraint selects the PCI Express
# Block to be used.
#
###############################################################################

###############################################################################
# Buffer (BRAM) Placement Constraints
###############################################################################

#Request Buffer RAMB Placement

# Completion Buffer RAMB Placement

# Replay Buffer RAMB Placement

###############################################################################
# Timing Constraints
###############################################################################
# Add PCIe LOC Constraints Here
#
current_instance design_cmac_i/xdma_0/inst/pcie4_ip_i/inst
set_property LOC PCIE40E4_X0Y1 [get_cells design_cmac_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst]
#
# This is a slow running clock 1MHz drives small logic before perst only for delaying reference clock probation.
create_clock -period 1000.000 [get_pins design_cmac_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O]
#
#
#
# TXOUTCLKSEL switches during reset. Set the tool to analyze timing with TXOUTCLKSEL set to 'b101.
set_case_analysis 1 [get_pins -filter {REF_PIN_NAME=~TXOUTCLKSEL[2]} -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.GT.* }]]
set_case_analysis 0 [get_pins -filter {REF_PIN_NAME=~TXOUTCLKSEL[1]} -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.GT.* }]]
set_case_analysis 1 [get_pins -filter {REF_PIN_NAME=~TXOUTCLKSEL[0]} -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.GT.* }]]
#
# These pins are dynamic and added case analysis constrains. so that tool do not complain any warnings.
set_case_analysis 0 [get_pins -filter {REF_PIN_NAME=~TXRATE[0]} -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.GT.* }]]
set_case_analysis 0 [get_pins -filter {REF_PIN_NAME=~RXRATE[0]} -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.GT.* }]]
set_case_analysis 1 [get_pins -filter {REF_PIN_NAME=~TXRATE[1]} -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.GT.* }]]
set_case_analysis 1 [get_pins -filter {REF_PIN_NAME=~RXRATE[1]} -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.GT.* }]]
set_case_analysis 0 [get_pins -filter {REF_PIN_NAME=~TXRATE[2]} -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.GT.* }]]
set_case_analysis 0 [get_pins -filter {REF_PIN_NAME=~RXRATE[2]} -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.GT.* }]]
#
set_false_path -from [get_pins -filter REF_PIN_NAME=~TXUSRCLK2 -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.GT.* }]] -to [get_pins {design_cmac_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txresetdone/sync_vec[*].sync_cell_i/sync_reg[0]/D}]
set_false_path -from [get_pins -filter REF_PIN_NAME=~RXUSRCLK2 -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.GT.* }]] -to [get_pins {design_cmac_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_phystatus/sync_vec[*].sync_cell_i/sync_reg[0]/D}]
set_false_path -from [get_pins -filter REF_PIN_NAME=~RXUSRCLK2 -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.GT.* }]] -to [get_pins {design_cmac_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_rxresetdone/sync_vec[*].sync_cell_i/sync_reg[0]/D}]
#
#
# Make sure that tool gets the correct DIV value for pipe_clock during synthesis as these DIV pins are dynamic.
set_case_analysis 1 [get_pins {design_cmac_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/DIV[0]}]
set_case_analysis 0 [get_pins {design_cmac_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/DIV[1]}]
set_case_analysis 0 [get_pins {design_cmac_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/DIV[2]}]
set_case_analysis 0 [get_pins {design_cmac_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/DIV[0]}]
set_case_analysis 0 [get_pins {design_cmac_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/DIV[1]}]
set_case_analysis 0 [get_pins {design_cmac_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/DIV[2]}]
set_case_analysis 1 [get_pins {design_cmac_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/DIV[0]}]
set_case_analysis 0 [get_pins {design_cmac_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/DIV[1]}]
set_case_analysis 0 [get_pins {design_cmac_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/DIV[2]}]
set_case_analysis 1 [get_pins {design_cmac_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk/DIV[0]}]
set_case_analysis 1 [get_pins {design_cmac_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk/DIV[1]}]
set_case_analysis 0 [get_pins {design_cmac_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk/DIV[2]}]
###############################################################################
# TIMING Exceptions - False Paths
###############################################################################
set_false_path -to [get_pins -hier {*sync_reg[0]/D}]
set_false_path -to [get_pins {design_cmac_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_reg[*]/CLR}]
#set_false_path -to [get_pins design_cmac_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/CLR]
set_false_path -to [get_pins {design_cmac_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_reg[*]/CLR}]
#set_false_path -to [get_pins design_cmac_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg/CLR]
#
# The below PINs are asynchronous inputs to the GT block.
set_false_path -through [get_pins -filter REF_PIN_NAME=~RXELECIDLE -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.GT.* }]]
set_false_path -through [get_pins -filter REF_PIN_NAME=~PCIERATEGEN3 -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.GT.* }]]
set_false_path -through [get_pins -filter REF_PIN_NAME=~RXPRGDIVRESETDONE -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.GT.* }]]
set_false_path -through [get_pins -filter REF_PIN_NAME=~TXPRGDIVRESETDONE -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.GT.* }]]
set_false_path -through [get_pins -filter REF_PIN_NAME=~PCIESYNCTXSYNCDONE -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.GT.* }]]
set_false_path -through [get_pins -filter REF_PIN_NAME=~GTPOWERGOOD -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.GT.* }]]
set_false_path -through [get_pins -filter REF_PIN_NAME=~CPLLLOCK -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.GT.* }]]

#
# The below PINs are asynchronous inputs to the PCIe block.
set_false_path -through [get_pins -filter REF_PIN_NAME=~PIPETXMARGIN* -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.PCIE.* }]]
set_false_path -through [get_pins -filter REF_PIN_NAME=~PIPETXSWING -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.PCIE.* }]]
set_false_path -through [get_pins -filter REF_PIN_NAME=~PCIEPERST0B -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.PCIE.* }]]
# Async reset registers
set_false_path -to [get_pins user_lnk_up_reg/CLR]
set_false_path -to [get_pins user_reset_reg/PRE]
#
#
###############################################################################
# CLOCK_ROOT LOCKing to Reduce CLOCK SKEW
# Add/Edit  Clock Routing Option to improve clock path skew
###############################################################################
#set_property USER_CLOCK_ROOT [get_clock_regions -of_objects [get_sites PCIE40E4_X0Y1]] [get_nets -of_objects [get_pins bufg_gt_sysclk/O]]
#set_property USER_CLOCK_ROOT [get_clock_regions -of_objects [get_sites PCIE40E4_X0Y1]] [get_nets -of_objects [get_pins -hierarchical -filter NAME=~*/phy_clk_i/bufg_gt_intclk/O]]
#set_property USER_CLOCK_ROOT [get_clock_regions -of_objects [get_sites PCIE40E4_X0Y1]] [get_nets -of_objects [get_pins -hierarchical -filter NAME=~*/phy_clk_i/bufg_gt_coreclk/O]]
#set_property USER_CLOCK_ROOT [get_clock_regions -of_objects [get_sites PCIE40E4_X0Y1]] [get_nets -of_objects [get_pins -hierarchical -filter NAME=~*/phy_clk_i/bufg_gt_userclk/O]]
#set_property USER_CLOCK_ROOT [get_clock_regions -of_objects [get_sites PCIE40E4_X0Y1]] [get_nets -of_objects [get_pins -hierarchical -filter NAME=~*/phy_clk_i/bufg_gt_pclk/O]]
#set_property USER_CLOCK_ROOT [get_clock_regions -of_objects [get_sites PCIE40E4_X0Y1]] [get_nets -of_objects [get_pins -hierarchical -filter NAME=~*/phy_clk_i/bufg_gt_mcapclk/O]]
#
#set_property CLOCK_DELAY_GROUP design_cmac_xdma_0_0_pcie4_ip_group_i0 [get_nets {design_cmac_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/*TXOUTCLK*}]
#set_property CLOCK_DELAY_GROUP design_cmac_xdma_0_0_pcie4_ip_group_i0 [get_nets {design_cmac_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/*USERCLK*}]
#set_property CLOCK_DELAY_GROUP design_cmac_xdma_0_0_pcie4_ip_group_i0 [get_nets {design_cmac_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/*CORECLK*}]
#
set_property CLOCK_DELAY_GROUP design_cmac_xdma_0_0_pcie4_ip_group_i0 [get_nets -of [get_pins design_cmac_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O]]
set_property CLOCK_DELAY_GROUP design_cmac_xdma_0_0_pcie4_ip_group_i0 [get_nets -of [get_pins design_cmac_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O]]
#set_property CLOCK_DELAY_GROUP design_cmac_xdma_0_0_pcie4_ip_group_i0 [get_nets design_cmac_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/txoutclk*]
#set_property CLOCK_DELAY_GROUP design_cmac_xdma_0_0_pcie4_ip_group_i0 [get_nets -of_objects [get_pins -hierarchical -filter {NAME =~ *design_cmac_xdma_0_0_pcie4_ip_gt_top_i/*gen_channel_container[31].*gen_gtye4_channel_inst[3].GT*E4_CHANNEL_PRIM_INST/TXOUTCLK}]]
#
#
#
#
#
###############################################################################
#
###############################################################################
#
#
#

#create_waiver -type METHODOLOGY -id {LUTAR-1} -user "pcie4_uscaleplus" -desc "The rst_in is synchronized before used in logic so it is safe to ignore" -internal -scoped -tags 1024539  -objects [get_cells -hierarchical -filter { NAME =~ *rst_in_meta_i_1* }] -objects [get_pins -filter {REF_PIN_NAME=~ PRE } -of_objects [get_cells -hierarchical  {*rst_in_* }]]

#create_waiver -type METHODOLOGY -id {LUTAR-1} -user "pcie4_uscaleplus" -desc "The PS reset is synchronized before used to it is safe to ignore" -internal -scoped -tags 1024539  -objects [get_cells -hierarchical -filter { NAME =~ *FSM_sequential_pwr_on_fsm_i_2* }] -objects [get_pins -filter {REF_PIN_NAME=~ CLR } -of_objects [get_cells -hierarchical  {*rst_psrst_n_r_reg* }]]

#create_waiver -type METHODOLOGY -id {LUTAR-1} -user "pcie4_uscaleplus" -desc "The user clk is used after user link up so it is safe to ignore" -internal -scoped -tags 1024539   -objects [get_cells -hierarchical -filter { NAME =~ *bufg_gt_userclk_i_2* }] -objects [get_pins -filter {REF_PIN_NAME=~ CLR } -of_objects [get_cells -hierarchical  {*BUFG_GT_SYNC* }]]

#create_waiver -type METHODOLOGY -id {LUTAR-1} -user "pcie4_uscaleplus" -desc "The one hot encoding is used in FSM so it is safe to ignore" -internal -scoped -tags 1024539   -objects [get_cells -hierarchical -filter { NAME =~ *FSM_onehot_fsm[0]_i_1* }] -objects [get_pins -filter {REF_PIN_NAME=~ CLR } -of_objects [get_cells -hierarchical  {*prst_n_r_reg* }]]

#create_waiver -type METHODOLOGY -id {LUTAR-1} -user "pcie4_uscaleplus" -desc "test" -internal -scoped -tags 1024539   -objects [get_cells -hierarchical -filter { NAME =~ *as_mac_in_detect_user_i_2* }] -objects [get_pins -filter {REF_PIN_NAME=~ PRE } -of_objects [get_cells -hierarchical  {*as_mac_in_detect* }]]

#create_waiver -type METHODOLOGY -id {LUTAR-1} -user "pcie4_uscaleplus" -desc "The user link up is synchrozed before used as reset to user clk so it is safe to ignore" -internal -scoped -tags 1024539  -objects [get_cells -hierarchical -filter { NAME =~ *user_lnk_up_i_1* }] -objects [get_pins -filter {REF_PIN_NAME=~ CLR } -of_objects [get_cells -hierarchical  {*user_lnk_up_reg* }]]

#create_waiver -type METHODOLOGY -id {LUTAR-1} -user "pcie4_uscaleplus" -desc "The user reset is generated from user link up and synchrozed so it is safe to ignore" -internal -scoped -tags 1024539   -objects [get_cells -hierarchical -filter { NAME =~ *user_reset_i_1* }] -objects [get_pins -filter {REF_PIN_NAME=~ PRE } -of_objects [get_cells -hierarchical  {*user_reset_reg* }]] -objects  [get_pins -filter {REF_PIN_NAME=~ PRE } -of_objects [get_cells -hierarchical  {*arststages_ff_reg* }]]

#create_waiver -type METHODOLOGY -id {TIMING-9} -internal -scoped -tags 1024539   -user "pcie4_uscaleplus" -desc "The CDC logic is used for clock domain crossing so it can be ignored"

#create_waiver -type CDC -id {CDC-11} -tags "1019576" -desc "properly_synced" -from [get_pins {pcie4_uscale_plus_0_i/inst/design_cmac_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/C}] -to [get_pins {pcie4_uscale_plus_0_i/inst/design_cmac_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/PRE}]
# Power Analysis # Power 33-332
set_switching_activity -toggle_rate 1.000 -static_probability 0.010 [get_nets user_reset]
set_switching_activity -toggle_rate 1.000 -static_probability 0.010 [get_nets sync_sc_clr]
set_switching_activity -toggle_rate 1.000 -static_probability 0.010 [get_nets design_cmac_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/src_arst*]


####################################################################################
# Constraints from file : 'design_cmac_rst_ddr4_0_300M_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'design_cmac_rst_ddr4_0_300M_0.xdc'
####################################################################################


# file: design_cmac_rst_ddr4_0_300M_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance design_cmac_i/rst_ddr4_0_300M/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'design_cmac_axi_quad_spi_0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'design_cmac_axi_quad_spi_0_0.xdc'
####################################################################################

# file: design_cmac_axi_quad_spi_0_0.xdc
# (c) Copyright 2009 - 2012 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.
#set_false_path -to [get_pins -hier *cdc_to*/D]
current_instance -quiet
current_instance design_cmac_i/axi_quad_spi_0/U0
set_false_path -to [get_pins -of [get_cells -hier -filter {NAME =~*cdc_to*}] -filter {REF_PIN_NAME =~D}]
#set_false_path -to [get_pins -hierarchical -filter {NAME =~*RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/D}]
set_false_path -to [get_pins -of [get_cells -hier -filter {NAME =~*RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1}] -filter {REF_PIN_NAME =~D}]
#set_false_path -to [get_pins -hierarchical -filter {NAME =~*QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISEL_PULSE_S2AX_1_CDC/D}]
set_false_path -to [get_pins -of [get_cells -hier -filter {NAME =~*QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISEL_PULSE_S2AX_1_CDC}] -filter {REF_PIN_NAME ==D}]
#set_false_path -to [get_pins -of [get_cells -hier -filter {NAME =~*QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.*SPISEL_PULSE_S2AX_1_CDC}] -filter {REF_PIN_NAME ==D}]
#set_false_path -to [get_pins -of [get_cells -hier -filter {NAME =~*QSPI_CORE_INTERFACE_I/RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg*}] -filter {REF_PIN_NAME ==D}]

## IOB constraints ######
set_property IOB TRUE [get_cells -hierarchical -filter {NAME =~*IO*_I_REG}]

#####################################################################################################
# The following section list the board specific constraints (with/without STARTUPE2/E3 primitive)   #
# as per guidance given in product guide.                                                           #
# User should uncomment, update constraints based on board delays and use                           #
#####################################################################################################

#####################################################################################################
# STARTUPE3 primitive is not used inside the IP                                                     #
#####################################################################################################
#### All the delay numbers have to be provided by the user

#### CCLK max delay is 6.7 ns ; refer Data sheet
#### We need to consider the max delay for worst case analysis
##set cclk_delay 6.7

#### Following are the SPI device parameters
#### Max Tco
##set tco_max 7
#### Min Tco
##set tco_min 1
#### Setup time requirement
##set tsu 2
#### Hold time requirement
##set th 3

#### Following are the board/trace delay numbers
#### Assumption is that all Data lines are matched
##set tdata_trace_delay_max 0.25
##set tdata_trace_delay_min 0.25
##set tclk_trace_delay_max 0.2
##set tclk_trace_delay_min 0.2

##### End of user provided delay numbers
####create_generated_clock -name clk_sck -source [get_pins -hierarchical *axi_quad_spi_1/ext_spi_clk] [get_ports <SCK_IO>] -edges {3 5 7}
##create_generated_clock -name clk_sck -source [get_pins -filter {REF_PIN_NAME==ext_spi_clk} -of [get_cells -hier -filter {REF_NAME=~axi_quad_spi_0}]] [get_ports SCK_IO] -edges {3 5 7}

#### Data is captured into FPGA on the second rising edge of ext_spi_clk after the SCK falling edge
#### Data is driven by the FPGA on every alternate rising_edge of ext_spi_clk
##set_input_delay -clock clk_sck -max [expr $tco_max + $tdata_trace_delay_max + $tclk_trace_delay_max] [get_ports IO*_IO] -clock_fall;
##set_input_delay -clock clk_sck -min [expr $tco_min + $tdata_trace_delay_min + $tclk_trace_delay_min] [get_ports IO*_IO] -clock_fall;
##set_multicycle_path 2 -setup -from clk_sck -to [get_clocks -of_objects [get_pins -hierarchical */ext_spi_clk]]
##set_multicycle_path 1 -hold -end -from clk_sck -to [get_clocks -of_objects [get_pins -hierarchical */ext_spi_clk]]

#### Data is captured into SPI on the following rising edge of SCK
#### Data is driven by the IP on alternate rising_edge of the ext_spi_clk
##set_output_delay -clock clk_sck -max [expr $tsu + $tdata_trace_delay_max - $tclk_trace_delay_min] [get_ports IO*_IO];
##set_output_delay -clock clk_sck -min [expr $tdata_trace_delay_min - $th - $tclk_trace_delay_max] [get_ports IO*_IO];
##set_multicycle_path 2 -setup -start -from [get_clocks -of_objects [get_pins -hierarchical */ext_spi_clk]] -to clk_sck
##set_multicycle_path 1 -hold -from [get_clocks -of_objects [get_pins -hierarchical */ext_spi_clk]] -to clk_sck


####################################################################################
# Constraints from file : 'design_cmac_axi_uartlite_0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------

current_instance -quiet
set_property BOARD_PART_PIN USB_UART_TX [get_ports rs232_uart_txd]
set_property IOSTANDARD LVCMOS12 [get_ports rs232_uart_txd]
set_property PACKAGE_PIN BB20 [get_ports rs232_uart_txd]
set_property BOARD_PART_PIN USB_UART_RX [get_ports rs232_uart_rxd]
set_property IOSTANDARD LVCMOS12 [get_ports rs232_uart_rxd]
set_property PACKAGE_PIN BF18 [get_ports rs232_uart_rxd]


####################################################################################
# Constraints from file : 'design_cmac_axi_uartlite_0_0.xdc'
####################################################################################


# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.


current_instance design_cmac_i/axi_uartlite_0/U0
set_false_path -to [get_pins -hier *cdc_to*/D]



####################################################################################
# Constraints from file : 'design_cmac_axi_timer_0_0.xdc'
####################################################################################


# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.


current_instance -quiet
current_instance design_cmac_i/axi_timer_0/U0
set_false_path -to [get_pins -hier *cdc_to*/D]



####################################################################################
# Constraints from file : 'design_cmac_xdma_0_0_pcie4_ip_gt.xdc'
####################################################################################

#------------------------------------------------------------------------------
#  (c) Copyright 2013-2018 Xilinx, Inc. All rights reserved.
#
#  This file contains confidential and proprietary information
#  of Xilinx, Inc. and is protected under U.S. and
#  international copyright and other intellectual property
#  laws.
#
#  DISCLAIMER
#  This disclaimer is not a license and does not grant any
#  rights to the materials distributed herewith. Except as
#  otherwise provided in a valid license issued to you by
#  Xilinx, and to the maximum extent permitted by applicable
#  law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
#  WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
#  AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
#  BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
#  INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
#  (2) Xilinx shall not be liable (whether in contract or tort,
#  including negligence, or under any other theory of
#  liability) for any loss or damage of any kind or nature
#  related to, arising under or in connection with these
#  materials, including for any direct, or any indirect,
#  special, incidental, or consequential loss or damage
#  (including loss of data, profits, goodwill, or any type of
#  loss or damage suffered as a result of any action brought
#  by a third party) even if such damage or loss was
#  reasonably foreseeable or Xilinx had been advised of the
#  possibility of the same.
#
#  CRITICAL APPLICATIONS
#  Xilinx products are not designed or intended to be fail-
#  safe, or for use in any application requiring fail-safe
#  performance, such as life-support or safety devices or
#  systems, Class III medical devices, nuclear facilities,
#  applications related to the deployment of airbags, or any
#  other applications that could lead to death, personal
#  injury, or severe property or environmental damage
#  (individually and collectively, "Critical
#  Applications"). Customer assumes the sole risk and
#  liability of any use of Xilinx products in Critical
#  Applications, subject only to applicable laws and
#  regulations governing limitations on product liability.
#
#  THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
#  PART OF THIS FILE AT ALL TIMES.
#------------------------------------------------------------------------------


# UltraScale FPGAs Transceivers Wizard IP core-level XDC file
# ----------------------------------------------------------------------------------------------------------------------

# Commands for enabled transceiver GTYE4_CHANNEL_X1Y16
# ----------------------------------------------------------------------------------------------------------------------

# Channel primitive location constraint
current_instance -quiet
current_instance design_cmac_i/xdma_0/inst/pcie4_ip_i/inst/design_cmac_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_cmac_xdma_0_0_pcie4_ip_gt_i/inst
set_property LOC GTYE4_CHANNEL_X1Y16 [get_cells -hierarchical -filter {NAME =~ *gen_channel_container[28].*gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST}]

# Channel primitive serial data pin location constraints
# (Provided as comments for your reference. The channel primitive location constraint is sufficient.)
#set_property package_pin BC1 [get_ports gtyrxn_in[0]]
#set_property package_pin BC2 [get_ports gtyrxp_in[0]]
#set_property package_pin BF4 [get_ports gtytxn_out[0]]
#set_property package_pin BF5 [get_ports gtytxp_out[0]]
# CPLL calibration block constraints
create_clock -period 8.000 [get_pins -filter REF_PIN_NAME=~*O -of_objects [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[0].*bufg_gt_txoutclkmon_inst}]]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[0].*U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[0].*U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg*}] -quiet
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[0].*U_TXOUTCLK_FREQ_COUNTER/state_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[0].*U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg*}] -quiet
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[0].*U_TXOUTCLK_FREQ_COUNTER/state_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[0].*U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg*}] -quiet



# Commands for enabled transceiver GTYE4_CHANNEL_X1Y17
# ----------------------------------------------------------------------------------------------------------------------

# Channel primitive location constraint
set_property LOC GTYE4_CHANNEL_X1Y17 [get_cells -hierarchical -filter {NAME =~ *gen_channel_container[28].*gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST}]

# Channel primitive serial data pin location constraints
# (Provided as comments for your reference. The channel primitive location constraint is sufficient.)
#set_property package_pin BA1 [get_ports gtyrxn_in[1]]
#set_property package_pin BA2 [get_ports gtyrxp_in[1]]
#set_property package_pin BD4 [get_ports gtytxn_out[1]]
#set_property package_pin BD5 [get_ports gtytxp_out[1]]
# CPLL calibration block constraints
create_clock -period 8.000 [get_pins -filter REF_PIN_NAME=~*O -of_objects [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[1].*bufg_gt_txoutclkmon_inst}]]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[1].*U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[1].*U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg*}] -quiet
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[1].*U_TXOUTCLK_FREQ_COUNTER/state_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[1].*U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg*}] -quiet
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[1].*U_TXOUTCLK_FREQ_COUNTER/state_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[1].*U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg*}] -quiet



# Commands for enabled transceiver GTYE4_CHANNEL_X1Y18
# ----------------------------------------------------------------------------------------------------------------------

# Channel primitive location constraint
set_property LOC GTYE4_CHANNEL_X1Y18 [get_cells -hierarchical -filter {NAME =~ *gen_channel_container[28].*gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST}]

# Channel primitive serial data pin location constraints
# (Provided as comments for your reference. The channel primitive location constraint is sufficient.)
#set_property package_pin AW3 [get_ports gtyrxn_in[2]]
#set_property package_pin AW4 [get_ports gtyrxp_in[2]]
#set_property package_pin BB4 [get_ports gtytxn_out[2]]
#set_property package_pin BB5 [get_ports gtytxp_out[2]]
# CPLL calibration block constraints
create_clock -period 8.000 [get_pins -filter REF_PIN_NAME=~*O -of_objects [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[2].*bufg_gt_txoutclkmon_inst}]]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[2].*U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[2].*U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg*}] -quiet
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[2].*U_TXOUTCLK_FREQ_COUNTER/state_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[2].*U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg*}] -quiet
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[2].*U_TXOUTCLK_FREQ_COUNTER/state_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[2].*U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg*}] -quiet



# Commands for enabled transceiver GTYE4_CHANNEL_X1Y19
# ----------------------------------------------------------------------------------------------------------------------

# Channel primitive location constraint
set_property LOC GTYE4_CHANNEL_X1Y19 [get_cells -hierarchical -filter {NAME =~ *gen_channel_container[28].*gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST}]

# Channel primitive serial data pin location constraints
# (Provided as comments for your reference. The channel primitive location constraint is sufficient.)
#set_property package_pin AV1 [get_ports gtyrxn_in[3]]
#set_property package_pin AV2 [get_ports gtyrxp_in[3]]
#set_property package_pin AV6 [get_ports gtytxn_out[3]]
#set_property package_pin AV7 [get_ports gtytxp_out[3]]
# CPLL calibration block constraints
create_clock -period 8.000 [get_pins -filter REF_PIN_NAME=~*O -of_objects [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[3].*bufg_gt_txoutclkmon_inst}]]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[3].*U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[3].*U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg*}] -quiet
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[3].*U_TXOUTCLK_FREQ_COUNTER/state_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[3].*U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg*}] -quiet
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[3].*U_TXOUTCLK_FREQ_COUNTER/state_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[3].*U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg*}] -quiet



# Commands for enabled transceiver GTYE4_CHANNEL_X1Y20
# ----------------------------------------------------------------------------------------------------------------------

# Channel primitive location constraint
set_property LOC GTYE4_CHANNEL_X1Y20 [get_cells -hierarchical -filter {NAME =~ *gen_channel_container[29].*gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST}]

# Channel primitive serial data pin location constraints
# (Provided as comments for your reference. The channel primitive location constraint is sufficient.)
#set_property package_pin AU3 [get_ports gtyrxn_in[4]]
#set_property package_pin AU4 [get_ports gtyrxp_in[4]]
#set_property package_pin AU8 [get_ports gtytxn_out[4]]
#set_property package_pin AU9 [get_ports gtytxp_out[4]]
# CPLL calibration block constraints
create_clock -period 8.000 [get_pins -filter REF_PIN_NAME=~*O -of_objects [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[4].*bufg_gt_txoutclkmon_inst}]]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[4].*U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[4].*U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg*}] -quiet
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[4].*U_TXOUTCLK_FREQ_COUNTER/state_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[4].*U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg*}] -quiet
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[4].*U_TXOUTCLK_FREQ_COUNTER/state_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[4].*U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg*}] -quiet



# Commands for enabled transceiver GTYE4_CHANNEL_X1Y21
# ----------------------------------------------------------------------------------------------------------------------

# Channel primitive location constraint
set_property LOC GTYE4_CHANNEL_X1Y21 [get_cells -hierarchical -filter {NAME =~ *gen_channel_container[29].*gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST}]

# Channel primitive serial data pin location constraints
# (Provided as comments for your reference. The channel primitive location constraint is sufficient.)
#set_property package_pin AT1 [get_ports gtyrxn_in[5]]
#set_property package_pin AT2 [get_ports gtyrxp_in[5]]
#set_property package_pin AT6 [get_ports gtytxn_out[5]]
#set_property package_pin AT7 [get_ports gtytxp_out[5]]
# CPLL calibration block constraints
create_clock -period 8.000 [get_pins -filter REF_PIN_NAME=~*O -of_objects [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[5].*bufg_gt_txoutclkmon_inst}]]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[5].*U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[5].*U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg*}] -quiet
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[5].*U_TXOUTCLK_FREQ_COUNTER/state_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[5].*U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg*}] -quiet
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[5].*U_TXOUTCLK_FREQ_COUNTER/state_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[5].*U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg*}] -quiet



# Commands for enabled transceiver GTYE4_CHANNEL_X1Y22
# ----------------------------------------------------------------------------------------------------------------------

# Channel primitive location constraint
set_property LOC GTYE4_CHANNEL_X1Y22 [get_cells -hierarchical -filter {NAME =~ *gen_channel_container[29].*gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST}]

# Channel primitive serial data pin location constraints
# (Provided as comments for your reference. The channel primitive location constraint is sufficient.)
#set_property package_pin AR3 [get_ports gtyrxn_in[6]]
#set_property package_pin AR4 [get_ports gtyrxp_in[6]]
#set_property package_pin AR8 [get_ports gtytxn_out[6]]
#set_property package_pin AR9 [get_ports gtytxp_out[6]]
# CPLL calibration block constraints
create_clock -period 8.000 [get_pins -filter REF_PIN_NAME=~*O -of_objects [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[6].*bufg_gt_txoutclkmon_inst}]]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[6].*U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[6].*U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg*}] -quiet
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[6].*U_TXOUTCLK_FREQ_COUNTER/state_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[6].*U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg*}] -quiet
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[6].*U_TXOUTCLK_FREQ_COUNTER/state_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[6].*U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg*}] -quiet



# Commands for enabled transceiver GTYE4_CHANNEL_X1Y23
# ----------------------------------------------------------------------------------------------------------------------

# Channel primitive location constraint
set_property LOC GTYE4_CHANNEL_X1Y23 [get_cells -hierarchical -filter {NAME =~ *gen_channel_container[29].*gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST}]

# Channel primitive serial data pin location constraints
# (Provided as comments for your reference. The channel primitive location constraint is sufficient.)
#set_property package_pin AP1 [get_ports gtyrxn_in[7]]
#set_property package_pin AP2 [get_ports gtyrxp_in[7]]
#set_property package_pin AP6 [get_ports gtytxn_out[7]]
#set_property package_pin AP7 [get_ports gtytxp_out[7]]
# CPLL calibration block constraints
create_clock -period 8.000 [get_pins -filter REF_PIN_NAME=~*O -of_objects [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[7].*bufg_gt_txoutclkmon_inst}]]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[7].*U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[7].*U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg*}] -quiet
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[7].*U_TXOUTCLK_FREQ_COUNTER/state_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[7].*U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg*}] -quiet
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[7].*U_TXOUTCLK_FREQ_COUNTER/state_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[7].*U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg*}] -quiet



# Commands for enabled transceiver GTYE4_CHANNEL_X1Y24
# ----------------------------------------------------------------------------------------------------------------------

# Channel primitive location constraint
set_property LOC GTYE4_CHANNEL_X1Y24 [get_cells -hierarchical -filter {NAME =~ *gen_channel_container[30].*gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST}]

# Channel primitive serial data pin location constraints
# (Provided as comments for your reference. The channel primitive location constraint is sufficient.)
#set_property package_pin AN3 [get_ports gtyrxn_in[8]]
#set_property package_pin AN4 [get_ports gtyrxp_in[8]]
#set_property package_pin AN8 [get_ports gtytxn_out[8]]
#set_property package_pin AN9 [get_ports gtytxp_out[8]]
# CPLL calibration block constraints
create_clock -period 8.000 [get_pins -filter REF_PIN_NAME=~*O -of_objects [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[8].*bufg_gt_txoutclkmon_inst}]]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[8].*U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[8].*U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg*}] -quiet
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[8].*U_TXOUTCLK_FREQ_COUNTER/state_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[8].*U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg*}] -quiet
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[8].*U_TXOUTCLK_FREQ_COUNTER/state_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[8].*U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg*}] -quiet



# Commands for enabled transceiver GTYE4_CHANNEL_X1Y25
# ----------------------------------------------------------------------------------------------------------------------

# Channel primitive location constraint
set_property LOC GTYE4_CHANNEL_X1Y25 [get_cells -hierarchical -filter {NAME =~ *gen_channel_container[30].*gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST}]

# Channel primitive serial data pin location constraints
# (Provided as comments for your reference. The channel primitive location constraint is sufficient.)
#set_property package_pin AM1 [get_ports gtyrxn_in[9]]
#set_property package_pin AM2 [get_ports gtyrxp_in[9]]
#set_property package_pin AM6 [get_ports gtytxn_out[9]]
#set_property package_pin AM7 [get_ports gtytxp_out[9]]
# CPLL calibration block constraints
create_clock -period 8.000 [get_pins -filter REF_PIN_NAME=~*O -of_objects [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[9].*bufg_gt_txoutclkmon_inst}]]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[9].*U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[9].*U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg*}] -quiet
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[9].*U_TXOUTCLK_FREQ_COUNTER/state_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[9].*U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg*}] -quiet
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[9].*U_TXOUTCLK_FREQ_COUNTER/state_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[9].*U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg*}] -quiet



# Commands for enabled transceiver GTYE4_CHANNEL_X1Y26
# ----------------------------------------------------------------------------------------------------------------------

# Channel primitive location constraint
set_property LOC GTYE4_CHANNEL_X1Y26 [get_cells -hierarchical -filter {NAME =~ *gen_channel_container[30].*gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST}]

# Channel primitive serial data pin location constraints
# (Provided as comments for your reference. The channel primitive location constraint is sufficient.)
#set_property package_pin AL3 [get_ports gtyrxn_in[10]]
#set_property package_pin AL4 [get_ports gtyrxp_in[10]]
#set_property package_pin AL8 [get_ports gtytxn_out[10]]
#set_property package_pin AL9 [get_ports gtytxp_out[10]]
# CPLL calibration block constraints
create_clock -period 8.000 [get_pins -filter REF_PIN_NAME=~*O -of_objects [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[10].*bufg_gt_txoutclkmon_inst}]]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[10].*U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[10].*U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg*}] -quiet
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[10].*U_TXOUTCLK_FREQ_COUNTER/state_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[10].*U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg*}] -quiet
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[10].*U_TXOUTCLK_FREQ_COUNTER/state_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[10].*U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg*}] -quiet



# Commands for enabled transceiver GTYE4_CHANNEL_X1Y27
# ----------------------------------------------------------------------------------------------------------------------

# Channel primitive location constraint
set_property LOC GTYE4_CHANNEL_X1Y27 [get_cells -hierarchical -filter {NAME =~ *gen_channel_container[30].*gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST}]

# Channel primitive serial data pin location constraints
# (Provided as comments for your reference. The channel primitive location constraint is sufficient.)
#set_property package_pin AK1 [get_ports gtyrxn_in[11]]
#set_property package_pin AK2 [get_ports gtyrxp_in[11]]
#set_property package_pin AK6 [get_ports gtytxn_out[11]]
#set_property package_pin AK7 [get_ports gtytxp_out[11]]
# CPLL calibration block constraints
create_clock -period 8.000 [get_pins -filter REF_PIN_NAME=~*O -of_objects [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[11].*bufg_gt_txoutclkmon_inst}]]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[11].*U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[11].*U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg*}] -quiet
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[11].*U_TXOUTCLK_FREQ_COUNTER/state_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[11].*U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg*}] -quiet
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[11].*U_TXOUTCLK_FREQ_COUNTER/state_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[11].*U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg*}] -quiet



# Commands for enabled transceiver GTYE4_CHANNEL_X1Y28
# ----------------------------------------------------------------------------------------------------------------------

# Channel primitive location constraint
set_property LOC GTYE4_CHANNEL_X1Y28 [get_cells -hierarchical -filter {NAME =~ *gen_channel_container[31].*gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST}]

# Channel primitive serial data pin location constraints
# (Provided as comments for your reference. The channel primitive location constraint is sufficient.)
#set_property package_pin AJ3 [get_ports gtyrxn_in[12]]
#set_property package_pin AJ4 [get_ports gtyrxp_in[12]]
#set_property package_pin AJ8 [get_ports gtytxn_out[12]]
#set_property package_pin AJ9 [get_ports gtytxp_out[12]]
# CPLL calibration block constraints
create_clock -period 8.000 [get_pins -filter REF_PIN_NAME=~*O -of_objects [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[12].*bufg_gt_txoutclkmon_inst}]]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[12].*U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[12].*U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg*}] -quiet
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[12].*U_TXOUTCLK_FREQ_COUNTER/state_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[12].*U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg*}] -quiet
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[12].*U_TXOUTCLK_FREQ_COUNTER/state_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[12].*U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg*}] -quiet



# Commands for enabled transceiver GTYE4_CHANNEL_X1Y29
# ----------------------------------------------------------------------------------------------------------------------

# Channel primitive location constraint
set_property LOC GTYE4_CHANNEL_X1Y29 [get_cells -hierarchical -filter {NAME =~ *gen_channel_container[31].*gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST}]

# Channel primitive serial data pin location constraints
# (Provided as comments for your reference. The channel primitive location constraint is sufficient.)
#set_property package_pin AH1 [get_ports gtyrxn_in[13]]
#set_property package_pin AH2 [get_ports gtyrxp_in[13]]
#set_property package_pin AH6 [get_ports gtytxn_out[13]]
#set_property package_pin AH7 [get_ports gtytxp_out[13]]
# CPLL calibration block constraints
create_clock -period 8.000 [get_pins -filter REF_PIN_NAME=~*O -of_objects [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[13].*bufg_gt_txoutclkmon_inst}]]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[13].*U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[13].*U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg*}] -quiet
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[13].*U_TXOUTCLK_FREQ_COUNTER/state_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[13].*U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg*}] -quiet
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[13].*U_TXOUTCLK_FREQ_COUNTER/state_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[13].*U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg*}] -quiet



# Commands for enabled transceiver GTYE4_CHANNEL_X1Y30
# ----------------------------------------------------------------------------------------------------------------------

# Channel primitive location constraint
set_property LOC GTYE4_CHANNEL_X1Y30 [get_cells -hierarchical -filter {NAME =~ *gen_channel_container[31].*gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST}]

# Channel primitive serial data pin location constraints
# (Provided as comments for your reference. The channel primitive location constraint is sufficient.)
#set_property package_pin AG3 [get_ports gtyrxn_in[14]]
#set_property package_pin AG4 [get_ports gtyrxp_in[14]]
#set_property package_pin AG8 [get_ports gtytxn_out[14]]
#set_property package_pin AG9 [get_ports gtytxp_out[14]]
# CPLL calibration block constraints
create_clock -period 8.000 [get_pins -filter REF_PIN_NAME=~*O -of_objects [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[14].*bufg_gt_txoutclkmon_inst}]]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[14].*U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[14].*U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg*}] -quiet
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[14].*U_TXOUTCLK_FREQ_COUNTER/state_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[14].*U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg*}] -quiet
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[14].*U_TXOUTCLK_FREQ_COUNTER/state_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[14].*U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg*}] -quiet



# Commands for enabled transceiver GTYE4_CHANNEL_X1Y31
# ----------------------------------------------------------------------------------------------------------------------

# Channel primitive location constraint
set_property LOC GTYE4_CHANNEL_X1Y31 [get_cells -hierarchical -filter {NAME =~ *gen_channel_container[31].*gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST}]

# Channel primitive serial data pin location constraints
# (Provided as comments for your reference. The channel primitive location constraint is sufficient.)
#set_property package_pin AF1 [get_ports gtyrxn_in[15]]
#set_property package_pin AF2 [get_ports gtyrxp_in[15]]
#set_property package_pin AF6 [get_ports gtytxn_out[15]]
#set_property package_pin AF7 [get_ports gtytxp_out[15]]
# CPLL calibration block constraints
create_clock -period 8.000 [get_pins -filter REF_PIN_NAME=~*O -of_objects [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[15].*bufg_gt_txoutclkmon_inst}]]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[15].*U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[15].*U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg*}] -quiet
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[15].*U_TXOUTCLK_FREQ_COUNTER/state_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[15].*U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg*}] -quiet
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[15].*U_TXOUTCLK_FREQ_COUNTER/state_reg*}] -to [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[15].*U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg*}] -quiet



create_waiver -type METHODOLOGY -id {TIMING-3} -user "gtwizard_ultrascale" -desc "added waiver for CPLL CAL local BUFG_GT usecase" -tags "1025417" -scope -internal -objects [get_pins -filter REF_PIN_NAME=~*O -of_objects [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[*].*bufg_gt_*xoutclkmon_inst}]] -timestamp "Fri Jun 14 14:18:06 GMT 2024"
create_waiver -type CDC -id {CDC-11} -user "gtwizard_ultrascale" -desc "CDC-11 waiver for CPLL Calibration logic" -tags "1074717" -scope -internal -from [get_pins -quiet -filter REF_PIN_NAME=~*C -of_objects [get_cells -hierarchical -filter {NAME =~*OUTCLK_FREQ_COUNTER/state_reg[0]}]] -to [get_pins -quiet -filter REF_PIN_NAME=~*PRE -of_objects [get_cells -hierarchical -filter {NAME =~*OUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg*}]] -timestamp "Fri Jun 14 14:18:07 GMT 2024"
create_waiver -type CDC -id {CDC-11} -user "gtwizard_ultrascale" -desc "CDC-11 waiver for CPLL Calibration logic" -tags "1074717" -scope -internal -from [get_pins -quiet -filter REF_PIN_NAME=~*C -of_objects [get_cells -hierarchical -filter {NAME =~*OUTCLK_FREQ_COUNTER/state_reg[0]}]] -to [get_pins -quiet -filter REF_PIN_NAME=~*D -of_objects [get_cells -hierarchical -filter {NAME =~*OUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg*}]] -timestamp "Fri Jun 14 14:18:07 GMT 2024"

# False path constraints
# ----------------------------------------------------------------------------------------------------------------------

set_false_path -to [get_cells -hierarchical -filter {NAME =~ *bit_synchronizer*inst/i_in_meta_reg}] -quiet

##set_false_path -to [get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_*_reg}] -quiet
set_false_path -to [get_pins -filter REF_PIN_NAME=~*D -of_objects [get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_meta*}]] -quiet
set_false_path -to [get_pins -filter REF_PIN_NAME=~*PRE -of_objects [get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_meta*}]] -quiet
set_false_path -to [get_pins -filter REF_PIN_NAME=~*PRE -of_objects [get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_sync1*}]] -quiet
set_false_path -to [get_pins -filter REF_PIN_NAME=~*PRE -of_objects [get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_sync2*}]] -quiet
set_false_path -to [get_pins -filter REF_PIN_NAME=~*PRE -of_objects [get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_sync3*}]] -quiet
set_false_path -to [get_pins -filter REF_PIN_NAME=~*PRE -of_objects [get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_out*}]] -quiet



####################################################################################
# Constraints from file : 'ip_pcie4_uscale_plus_impl_x0y1.xdc'
####################################################################################

##-----------------------------------------------------------------------------
##
## (c) Copyright 2012-2012 Xilinx, Inc. All rights reserved.
##
## This file contains confidential and proprietary information
## of Xilinx, Inc. and is protected under U.S. and
## international copyright and other intellectual property
## laws.
##
## DISCLAIMER
## This disclaimer is not a license and does not grant any
## rights to the materials distributed herewith. Except as
## otherwise provided in a valid license issued to you by
## Xilinx, and to the maximum extent permitted by applicable
## law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
## WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
## AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
## BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
## INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
## (2) Xilinx shall not be liable (whether in contract or tort,
## including negligence, or under any other theory of
## liability) for any loss or damage of any kind or nature
## related to, arising under or in connection with these
## materials, including for any direct, or any indirect,
## special, incidental, or consequential loss or damage
## (including loss of data, profits, goodwill, or any type of
## loss or damage suffered as a result of any action brought
## by a third party) even if such damage or loss was
## reasonably foreseeable or Xilinx had been advised of the
## possibility of the same.
##
## CRITICAL APPLICATIONS
## Xilinx products are not designed or intended to be fail-
## safe, or for use in any application requiring fail-safe
## performance, such as life-support or safety devices or
## systems, Class III medical devices, nuclear facilities,
## applications related to the deployment of airbags, or any
## other applications that could lead to death, personal
## injury, or severe property or environmental damage
## (individually and collectively, "Critical
## Applications"). Customer assumes the sole risk and
## liability of any use of Xilinx products in Critical
## Applications, subject only to applicable laws and
## regulations governing limitations on product liability.
##
## THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
## PART OF THIS FILE AT ALL TIMES.
##
##-----------------------------------------------------------------------------
##
## Project    : UltraScale+ FPGA PCI Express v4.0 Integrated Block
## File       : ip_pcie4_uscale_plus_impl_x0y1.xdc
## Version    : 1.3
##-----------------------------------------------------------------------------
#
#
###############################################################################
# TIMING Exceptions - MCP
###############################################################################
#
#
# Multi Cycle Paths
#
current_instance -quiet
current_instance design_cmac_i/xdma_0/inst/pcie4_ip_i/inst
set _xlnx_shared_i0 [get_pins [get_pins {design_cmac_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFG* design_cmac_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CONF* design_cmac_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PCIECQNPREQ* design_cmac_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PCIERQTAG* design_cmac_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PCIETFC* design_cmac_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/USERSPARE*}] -filter DIRECTION==IN]
set_multicycle_path -setup -end -through $_xlnx_shared_i0 2
set_multicycle_path -hold -end -through $_xlnx_shared_i0 1
#
set _xlnx_shared_i1 [get_pins [get_pins {design_cmac_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFG* design_cmac_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CONF* design_cmac_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PCIECQNPREQ* design_cmac_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PCIERQTAG* design_cmac_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PCIETFC* design_cmac_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/USERSPARE*}] -filter DIRECTION==OUT]
set_multicycle_path -setup -start -through $_xlnx_shared_i1 2
set_multicycle_path -hold -start -through $_xlnx_shared_i1 1
#
set_multicycle_path -setup -start -through [get_pins [get_pins design_cmac_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGPHYLINKDOWN] -filter DIRECTION==OUT] 4
set_multicycle_path -hold -start -through [get_pins [get_pins design_cmac_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGPHYLINKDOWN] -filter DIRECTION==OUT] 3
#
# Multi Cycle Paths
#
#
set_multicycle_path -setup -start -through [get_pins [get_pins design_cmac_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PCIERQSEQ*] -filter DIRECTION==OUT] 2
set_multicycle_path -hold -start -through [get_pins [get_pins design_cmac_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PCIERQSEQ*] -filter DIRECTION==OUT] 1


####################################################################################
# Constraints from file : 'bd_565b_psr_aclk2_0.xdc'
####################################################################################


# file: bd_565b_psr_aclk2_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/clk_map/psr_aclk2/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'design_cmac_xdma_0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------

current_instance -quiet
set_property BOARD_PART_PIN pcie_perstn_rst [get_ports pcie_perstn]
set_property IOSTANDARD LVCMOS12 [get_ports pcie_perstn]
set_property PACKAGE_PIN BD21 [get_ports pcie_perstn]


####################################################################################
# Constraints from file : 'design_cmac_xdma_0_0_pcie4_uscaleplus_ip.xdc'
####################################################################################

##-----------------------------------------------------------------------------
##
## (c) Copyright 2012-2012 Xilinx, Inc. All rights reserved.
##
## This file contains confidential and proprietary information
## of Xilinx, Inc. and is protected under U.S. and
## international copyright and other intellectual property
## laws.
##
## DISCLAIMER
## This disclaimer is not a license and does not grant any
## rights to the materials distributed herewith. Except as
## otherwise provided in a valid license issued to you by
## Xilinx, and to the maximum extent permitted by applicable
## law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
## WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
## AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
## BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
## INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
## (2) Xilinx shall not be liable (whether in contract or tort,
## including negligence, or under any other theory of
## liability) for any loss or damage of any kind or nature
## related to, arising under or in connection with these
## materials, including for any direct, or any indirect,
## special, incidental, or consequential loss or damage
## (including loss of data, profits, goodwill, or any type of
## loss or damage suffered as a result of any action brought
## by a third party) even if such damage or loss was
## reasonably foreseeable or Xilinx had been advised of the
## possibility of the same.
##
## CRITICAL APPLICATIONS
## Xilinx products are not designed or intended to be fail-
## safe, or for use in any application requiring fail-safe
## performance, such as life-support or safety devices or
## systems, Class III medical devices, nuclear facilities,
## applications related to the deployment of airbags, or any
## other applications that could lead to death, personal
## injury, or severe property or environmental damage
## (individually and collectively, "Critical
## Applications"). Customer assumes the sole risk and
## liability of any use of Xilinx products in Critical
## Applications, subject only to applicable laws and
## regulations governing limitations on product liability.
##
## THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
## PART OF THIS FILE AT ALL TIMES.
##
##-----------------------------------------------------------------------------
##
## Project    : The Xilinx PCI Express DMA
## File       : design_cmac_xdma_0_0_pcie4_uscaleplus_ip.xdc
## Version    : 4.1
##-----------------------------------------------------------------------------
#
# S80
# false
# true
###############################################################################
# User Time Names / User Time Groups / Time Specs
###############################################################################

###############################################################################
# User Physical Constraints
###############################################################################


###############################################################################
# Pinout and Related I/O Constraints
###############################################################################
#
# Transceiver instance placement.  This constraint selects the
# transceivers to be used, which also dictates the pinout for the
# transmit and receive differential pairs.  Please refer to the
# Virtex-7 GT Transceiver User Guide (UG) for more information.
#
###############################################################################

###############################################################################
#
# PCI Express Block placement. This constraint selects the PCI Express
# Block to be used.
#
###############################################################################

###############################################################################
#
# Buffer (BRAM) Placement Constraints
#
###############################################################################

###############################################################################
# Timing Constraints
###############################################################################
#
#
###############################################################################
# Physical Constraints
###############################################################################
#
#create_clock -period 10 [get_ports sys_clk]
#create_clock -period 10 [get_ports sys_clk_gt]
#

###############################################################################
# End
##############################################################################
#create_waiver -internal -scope -id "TIMING-1" -user "xdma" -tag "1019576" -desc " TIMING-1 wavied"
#create_waiver -internal -scope -id "TIMING-3" -user "xdma" -tag "1019576" -desc " TIMING-3 wavied"
#create_waiver -internal -scope -id "TIMING-6" -user "xdma" -tag "1019576" -desc " TIMING-6 wavied"
#create_waiver -internal -scope -id "TIMING-7" -user "xdma" -tag "1019576" -desc " TIMING-7 wavied"
#create_waiver -internal -scope -id "TIMING-18" -user "xdma" -tag "1019576" -desc " TIMING-18 wavied"
#create_waiver -internal -scope -id "LUTAR-1" -user "xdma" -tag "1019576" -desc " LUTAR-1 wavied"





####################################################################################
# Constraints from file : 'design_cmac_util_ds_buf_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------

set_property BOARD_PART_PIN pcie_mgt_clkn [get_ports pcie_refclk_clk_n]
set_property BOARD_PART_PIN pcie_mgt_clkp [get_ports pcie_refclk_clk_p]
set_property PACKAGE_PIN AM10 [get_ports pcie_refclk_clk_n]
set_property PACKAGE_PIN AM11 [get_ports pcie_refclk_clk_p]


####################################################################################
# Constraints from file : 'design_cmac_util_ds_buf_0.xdc'
####################################################################################

################################################################################
############################# Clock Specifications #############################
################################################################################
create_clock -period 10.000 [get_ports pcie_refclk_clk_p]
################################################################################


####################################################################################
# Constraints from file : 'design_cmac_cmac_usplus_0_0_gt.xdc'
####################################################################################

#------------------------------------------------------------------------------
#  (c) Copyright 2013-2018 Xilinx, Inc. All rights reserved.
#
#  This file contains confidential and proprietary information
#  of Xilinx, Inc. and is protected under U.S. and
#  international copyright and other intellectual property
#  laws.
#
#  DISCLAIMER
#  This disclaimer is not a license and does not grant any
#  rights to the materials distributed herewith. Except as
#  otherwise provided in a valid license issued to you by
#  Xilinx, and to the maximum extent permitted by applicable
#  law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
#  WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
#  AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
#  BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
#  INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
#  (2) Xilinx shall not be liable (whether in contract or tort,
#  including negligence, or under any other theory of
#  liability) for any loss or damage of any kind or nature
#  related to, arising under or in connection with these
#  materials, including for any direct, or any indirect,
#  special, incidental, or consequential loss or damage
#  (including loss of data, profits, goodwill, or any type of
#  loss or damage suffered as a result of any action brought
#  by a third party) even if such damage or loss was
#  reasonably foreseeable or Xilinx had been advised of the
#  possibility of the same.
#
#  CRITICAL APPLICATIONS
#  Xilinx products are not designed or intended to be fail-
#  safe, or for use in any application requiring fail-safe
#  performance, such as life-support or safety devices or
#  systems, Class III medical devices, nuclear facilities,
#  applications related to the deployment of airbags, or any
#  other applications that could lead to death, personal
#  injury, or severe property or environmental damage
#  (individually and collectively, "Critical
#  Applications"). Customer assumes the sole risk and
#  liability of any use of Xilinx products in Critical
#  Applications, subject only to applicable laws and
#  regulations governing limitations on product liability.
#
#  THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
#  PART OF THIS FILE AT ALL TIMES.
#------------------------------------------------------------------------------


# UltraScale FPGAs Transceivers Wizard IP core-level XDC file
# ----------------------------------------------------------------------------------------------------------------------

# Commands for enabled transceiver GTYE4_CHANNEL_X1Y44
# ----------------------------------------------------------------------------------------------------------------------

# Channel primitive location constraint
current_instance design_cmac_i/cmac_usplus_0/inst/design_cmac_cmac_usplus_0_0_gt_i/inst
set_property LOC GTYE4_CHANNEL_X1Y44 [get_cells -hierarchical -filter {NAME =~ *gen_channel_container[35].*gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST}]

# Channel primitive serial data pin location constraints
# (Provided as comments for your reference. The channel primitive location constraint is sufficient.)
#set_property package_pin N3 [get_ports gtyrxn_in[0]]
#set_property package_pin N4 [get_ports gtyrxp_in[0]]
#set_property package_pin N8 [get_ports gtytxn_out[0]]
#set_property package_pin N9 [get_ports gtytxp_out[0]]
##set_false_path -through [get_pins -filter {REF_PIN_NAME=~*Q} -of_objects [get_cells -hierarchical -filter {NAME =~ *gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm*}]] -quiet
set_case_analysis 1 [get_pins -filter REF_PIN_NAME=~*Q -of_objects [get_cells -hierarchical -filter {NAME =~ *gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm*}]] -quiet

# Commands for enabled transceiver GTYE4_CHANNEL_X1Y45
# ----------------------------------------------------------------------------------------------------------------------

# Channel primitive location constraint
set_property LOC GTYE4_CHANNEL_X1Y45 [get_cells -hierarchical -filter {NAME =~ *gen_channel_container[35].*gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST}]

# Channel primitive serial data pin location constraints
# (Provided as comments for your reference. The channel primitive location constraint is sufficient.)
#set_property package_pin M1 [get_ports gtyrxn_in[1]]
#set_property package_pin M2 [get_ports gtyrxp_in[1]]
#set_property package_pin M6 [get_ports gtytxn_out[1]]
#set_property package_pin M7 [get_ports gtytxp_out[1]]
##set_false_path -through [get_pins -filter {REF_PIN_NAME=~*Q} -of_objects [get_cells -hierarchical -filter {NAME =~ *gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm*}]] -quiet
set_case_analysis 1 [get_pins -filter REF_PIN_NAME=~*Q -of_objects [get_cells -hierarchical -filter {NAME =~ *gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm*}]] -quiet

# Commands for enabled transceiver GTYE4_CHANNEL_X1Y46
# ----------------------------------------------------------------------------------------------------------------------

# Channel primitive location constraint
set_property LOC GTYE4_CHANNEL_X1Y46 [get_cells -hierarchical -filter {NAME =~ *gen_channel_container[35].*gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST}]

# Channel primitive serial data pin location constraints
# (Provided as comments for your reference. The channel primitive location constraint is sufficient.)
#set_property package_pin L3 [get_ports gtyrxn_in[2]]
#set_property package_pin L4 [get_ports gtyrxp_in[2]]
#set_property package_pin L8 [get_ports gtytxn_out[2]]
#set_property package_pin L9 [get_ports gtytxp_out[2]]
##set_false_path -through [get_pins -filter {REF_PIN_NAME=~*Q} -of_objects [get_cells -hierarchical -filter {NAME =~ *gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm*}]] -quiet
set_case_analysis 1 [get_pins -filter REF_PIN_NAME=~*Q -of_objects [get_cells -hierarchical -filter {NAME =~ *gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm*}]] -quiet

# Commands for enabled transceiver GTYE4_CHANNEL_X1Y47
# ----------------------------------------------------------------------------------------------------------------------

# Channel primitive location constraint
set_property LOC GTYE4_CHANNEL_X1Y47 [get_cells -hierarchical -filter {NAME =~ *gen_channel_container[35].*gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST}]

# Channel primitive serial data pin location constraints
# (Provided as comments for your reference. The channel primitive location constraint is sufficient.)
#set_property package_pin K1 [get_ports gtyrxn_in[3]]
#set_property package_pin K2 [get_ports gtyrxp_in[3]]
#set_property package_pin K6 [get_ports gtytxn_out[3]]
#set_property package_pin K7 [get_ports gtytxp_out[3]]
##set_false_path -through [get_pins -filter {REF_PIN_NAME=~*Q} -of_objects [get_cells -hierarchical -filter {NAME =~ *gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm*}]] -quiet
set_case_analysis 1 [get_pins -filter REF_PIN_NAME=~*Q -of_objects [get_cells -hierarchical -filter {NAME =~ *gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm*}]] -quiet


# False path constraints
# ----------------------------------------------------------------------------------------------------------------------

set_false_path -to [get_cells -hierarchical -filter {NAME =~ *bit_synchronizer*inst/i_in_meta_reg}] -quiet

##set_false_path -to [get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_*_reg}] -quiet
set_false_path -to [get_pins -filter REF_PIN_NAME=~*D -of_objects [get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_meta*}]] -quiet
set_false_path -to [get_pins -filter REF_PIN_NAME=~*PRE -of_objects [get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_meta*}]] -quiet
set_false_path -to [get_pins -filter REF_PIN_NAME=~*PRE -of_objects [get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_sync1*}]] -quiet
set_false_path -to [get_pins -filter REF_PIN_NAME=~*PRE -of_objects [get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_sync2*}]] -quiet
set_false_path -to [get_pins -filter REF_PIN_NAME=~*PRE -of_objects [get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_sync3*}]] -quiet
set_false_path -to [get_pins -filter REF_PIN_NAME=~*PRE -of_objects [get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_out*}]] -quiet
set_false_path -to [get_pins -filter REF_PIN_NAME=~*CLR -of_objects [get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_meta*}]] -quiet
set_false_path -to [get_pins -filter REF_PIN_NAME=~*CLR -of_objects [get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_sync1*}]] -quiet
set_false_path -to [get_pins -filter REF_PIN_NAME=~*CLR -of_objects [get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_sync2*}]] -quiet
set_false_path -to [get_pins -filter REF_PIN_NAME=~*CLR -of_objects [get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_sync3*}]] -quiet
set_false_path -to [get_pins -filter REF_PIN_NAME=~*CLR -of_objects [get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_out*}]] -quiet



####################################################################################
# Constraints from file : 'design_cmac_cmac_usplus_0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------

current_instance -quiet
set_property BOARD_PART_PIN qsfp0_161mhz_p [get_ports qsfp0_161mhz_clk_p]
set_property BOARD_PART_PIN qsfp0_161mhz_n [get_ports qsfp0_161mhz_clk_n]
set_property PACKAGE_PIN K10 [get_ports qsfp0_161mhz_clk_n]
set_property PACKAGE_PIN K11 [get_ports qsfp0_161mhz_clk_p]


####################################################################################
# Constraints from file : 'design_cmac_cmac_usplus_0_0.xdc'
####################################################################################

#------------------------------------------------------------------------------
#  (c) Copyright 2013 Xilinx, Inc. All rights reserved.
#
#  This file contains confidential and proprietary information
#  of Xilinx, Inc. and is protected under U.S. and
#  international copyright and other intellectual property
#  laws.
#
#  DISCLAIMER
#  This disclaimer is not a license and does not grant any
#  rights to the materials distributed herewith. Except as
#  otherwise provided in a valid license issued to you by
#  Xilinx, and to the maximum extent permitted by applicable
#  law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
#  WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
#  AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
#  BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
#  INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
#  (2) Xilinx shall not be liable (whether in contract or tort,
#  including negligence, or under any other theory of
#  liability) for any loss or damage of any kind or nature
#  related to, arising under or in connection with these
#  materials, including for any direct, or any indirect,
#  special, incidental, or consequential loss or damage
#  (including loss of data, profits, goodwill, or any type of
#  loss or damage suffered as a result of any action brought
#  by a third party) even if such damage or loss was
#  reasonably foreseeable or Xilinx had been advised of the
#  possibility of the same.
#
#  CRITICAL APPLICATIONS
#  Xilinx products are not designed or intended to be fail-
#  safe, or for use in any application requiring fail-safe
#  performance, such as life-support or safety devices or
#  systems, Class III medical devices, nuclear facilities,
#  applications related to the deployment of airbags, or any
#  other applications that could lead to death, personal
#  injury, or severe property or environmental damage
#  (individually and collectively, "Critical
#  Applications"). Customer assumes the sole risk and
#  liability of any use of Xilinx products in Critical
#  Applications, subject only to applicable laws and
#  regulations governing limitations on product liability.
#
#  THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
#  PART OF THIS FILE AT ALL TIMES.
#------------------------------------------------------------------------------

# -----------------------------------------------------------------------------
# CMAC core-level XDC file
# -----------------------------------------------------------------------------

# Constraints to fix the CMAC core
current_instance design_cmac_i/cmac_usplus_0/inst
set_property LOC CMACE4_X0Y8 [get_cells -hierarchical -filter {NAME =~ *inst/i_design_cmac_cmac_usplus_0_0_top/* && REF_NAME==CMACE4}]

current_instance -quiet
create_clock -period 6.206 [get_ports qsfp0_161mhz_clk_p]

current_instance design_cmac_i/cmac_usplus_0/inst
set_false_path -to [get_pins -leaf -of_objects [get_cells -hier *cdc_to* -filter is_sequential] -filter NAME=~*cmac_cdc*/*/D]

current_instance -quiet
set_false_path -to [get_pins 4byBfdesign_cmac_i~fcmac_usplus_0~finst~fi_design_cmac_cmac_usplus_0_0_top~tobsibdaaf4ker2wujpra0sjb~fRX_RESET~]
set_false_path -to [get_pins a8Wbfdesign_cmac_i~fcmac_usplus_0~finst~fi_design_cmac_cmac_usplus_0_0_top~tobsibdaaf4ker2wujpra0sjb~fTX_RESET~]
set_false_path -to [get_pins [list {RJ8efdesign_cmac_i~fcmac_usplus_0~finst~fi_design_cmac_cmac_usplus_0_0_top~tobsibdaaf4ker2wujpra0sjb~fRX_SERDES_RESET[9]~} {c/Xcfdesign_cmac_i~fcmac_usplus_0~finst~fi_design_cmac_cmac_usplus_0_0_top~tobsibdaaf4ker2wujpra0sjb~fRX_SERDES_RESET[8]~} {TrKAfdesign_cmac_i~fcmac_usplus_0~finst~fi_design_cmac_cmac_usplus_0_0_top~tobsibdaaf4ker2wujpra0sjb~fRX_SERDES_RESET[7]~} {edhCfdesign_cmac_i~fcmac_usplus_0~finst~fi_design_cmac_cmac_usplus_0_0_top~tobsibdaaf4ker2wujpra0sjb~fRX_SERDES_RESET[6]~} {IGYEfdesign_cmac_i~fcmac_usplus_0~finst~fi_design_cmac_cmac_usplus_0_0_top~tobsibdaaf4ker2wujpra0sjb~fRX_SERDES_RESET[5]~} {FwzGfdesign_cmac_i~fcmac_usplus_0~finst~fi_design_cmac_cmac_usplus_0_0_top~tobsibdaaf4ker2wujpra0sjb~fRX_SERDES_RESET[4]~} {khqJfdesign_cmac_i~fcmac_usplus_0~finst~fi_design_cmac_cmac_usplus_0_0_top~tobsibdaaf4ker2wujpra0sjb~fRX_SERDES_RESET[3]~} {pXBLfdesign_cmac_i~fcmac_usplus_0~finst~fi_design_cmac_cmac_usplus_0_0_top~tobsibdaaf4ker2wujpra0sjb~fRX_SERDES_RESET[2]~} {/M4Nfdesign_cmac_i~fcmac_usplus_0~finst~fi_design_cmac_cmac_usplus_0_0_top~tobsibdaaf4ker2wujpra0sjb~fRX_SERDES_RESET[1]~} {y6TPfdesign_cmac_i~fcmac_usplus_0~finst~fi_design_cmac_cmac_usplus_0_0_top~tobsibdaaf4ker2wujpra0sjb~fRX_SERDES_RESET[0]~}]]
set_false_path -to [get_pins lLq0fdesign_cmac_i~fcmac_usplus_0~finst~fi_design_cmac_cmac_usplus_0_0_top~tobsibdaaf4ker2wujpra0sjb~fCTL_RX_ENABLE_PPP~]
set_false_path -to [get_pins cm02fdesign_cmac_i~fcmac_usplus_0~finst~fi_design_cmac_cmac_usplus_0_0_top~tobsibdaaf4ker2wujpra0sjb~fCTL_RX_CHECK_SA_PPP~]
set_false_path -to [get_pins 5MgUfdesign_cmac_i~fcmac_usplus_0~finst~fi_design_cmac_cmac_usplus_0_0_top~tobsibdaaf4ker2wujpra0sjb~fCTL_RX_CHECK_OPCODE_PPP~]
set_false_path -to [get_pins 9RnHfdesign_cmac_i~fcmac_usplus_0~finst~fi_design_cmac_cmac_usplus_0_0_top~tobsibdaaf4ker2wujpra0sjb~fCTL_RX_FORCE_RESYNC~]
current_instance design_cmac_i/cmac_usplus_0/inst
set_false_path -to [get_cells -hierarchical -filter {NAME =~ */i_design_cmac_cmac_usplus_0_0_axi4_lite_reg_map/*_syncer/*meta_reg*}]
set_false_path -to [get_cells -hierarchical -filter {NAME =~ */*_sync*/*d2_cdc_to*}]


set_property DONT_TOUCH true [get_cells -hierarchical -filter {NAME =~ */*axi4_*_wrapper/*/*axi_araddr_reg*}]
set_property DONT_TOUCH true [get_cells -hierarchical -filter {NAME =~ */*axi4_*_wrapper/*/*axi_rdata_reg*}]




create_waiver -type CDC -id {CDC-10} -user "cmac_usplus" -desc "The CDC-10 warning is waived as this is on the reset path and safe to ignore" -tags "10930" -scope -internal -from [get_pins -of [get_cells -hier -filter {name =~ */inst/*/*out_d*}] -filter {name =~ *C}] -to [get_pins -of [get_cells -hier -filter {name =~ */inst/*cdc_sync_*x_reset_done_init_clk/*cdc_to*}] -filter {name =~ *D}] -timestamp "Fri Jun 14 14:18:11 GMT 2024"


create_waiver -type CDC -id {CDC-11} -user "cmac_usplus" -desc "The CDC-11 warning is waived as fan-out is expected for this path" -tags "10930" -scope -internal -from [get_pins -of [get_cells -hier -filter {name =~ */inst/*axi4_lite_if_wrapper/*axi4_lite_reg_map/*reg*}] -filter {name =~ *C}] -to [get_pins -of [get_cells -hier -filter {name =~ */inst/*axi4_lite_if_wrapper/*axi4_lite_reg_map/*/*_cdc_to*}] -filter {name =~ *D}] -timestamp "Fri Jun 14 14:18:11 GMT 2024"

create_waiver -type CDC -id {CDC-11} -user "cmac_usplus" -desc "The CDC-11 warning is waived as fan-out is expected for this reset path" -tags "10930" -scope -internal -from [get_pins -of [get_cells -hier -filter {name =~ */inst/*axi4_lite_if_wrapper/*axi4_lite_reg_map/*reg*}] -filter {name =~ *C}] -to [get_pins -of [get_cells -hier -filter {name =~ */inst/*cdc_sync_axi_usr_*reset*/*cdc_to*}] -filter {name =~ *D}] -timestamp "Fri Jun 14 14:18:11 GMT 2024"

create_waiver -type CDC -id {CDC-6} -user "cmac_usplus" -desc "The CDC-6 warning is waived; In RTL, ASYNC_REG primitive declared, it is falsely reported by the tool" -tags "10930" -scope -internal -to [get_pins -of [get_cells -hier -filter {name =~ */inst/*axi4_lite_if_wrapper/*axi4_lite_reg_map/*syncer/*cdc_to*}] -filter {name =~ *D}] -timestamp "Fri Jun 14 14:18:12 GMT 2024"


create_waiver -type CDC -id {CDC-11} -user "cmac" -desc "The CDC-11 warning is waived as fan-out is expected for this stat signal" -tags "10930" -scope -internal -from [get_pins -of [get_cells -hier -filter {name =~ */inst/*_top/*}] -filter {name =~ *RX_CLK}] -to [get_pins -of [get_cells -hier -filter {name =~ */*stat_rx_aligned/*cdc_to*}] -filter {name =~ *D}] -timestamp "Fri Jun 14 14:18:12 GMT 2024"

create_waiver -type CDC -id {CDC-13} -user "cmac" -desc "The CDC-13 warning is waived, the signal is synchronized with the required clk but the path is falsely reported by the tool" -tags "10930" -scope -internal -to [get_pins -hier -filter {name =~ */*top/*/CTL_RX_FORCE_RESYNC}] -timestamp "Fri Jun 14 14:18:12 GMT 2024"

create_waiver -type CDC -id {CDC-13} -user "cmac_usplus" -desc "The CDC-13 warning is waived, this is on the reset path and safe to ignore" -tags "10930" -scope -internal -to [get_pins -hier -filter {name =~ */*top*/*/*SERDES_RESET*}] -timestamp "Fri Jun 14 14:18:12 GMT 2024"


create_waiver -type CDC -id {CDC-13} -user "cmac_usplus" -desc "The CDC-13 warning is waived; Syncer is available in this path but it is falsely reported by the tool" -tags "10930" -scope -internal -from [get_pins -of [get_cells -hier -filter {name =~ */inst/*cmac_cdc_sync*/s_out_d*}] -filter {name =~ *C}] -timestamp "Fri Jun 14 14:18:12 GMT 2024"




####################################################################################
# Constraints from file : 'design_cmac_cmac_usplus_0_init_clkwiz_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'design_cmac_cmac_usplus_0_init_clkwiz_0.xdc'
####################################################################################


# file: design_cmac_cmac_usplus_0_init_clkwiz_0.xdc
#
# (c) Copyright 2008 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.
#

# Input clock periods. These duplicate the values entered for the
# input clocks. You can use these to time your system. If required
# commented constraints can be used in the top level xdc
#----------------------------------------------------------------
# Connect to input port when clock capable pin is selected for input
current_instance -quiet
current_instance design_cmac_i/cmac_usplus_0_init_clkwiz/inst
create_clock -period 3.333 [get_ports -scoped_to_current_instance clk_in1]
set_input_jitter [get_clocks -of_objects [get_ports -scoped_to_current_instance clk_in1]] 0.033


set_property PHASESHIFT_MODE LATENCY [get_cells -hierarchical *adv*]


####################################################################################
# Constraints from file : 'design_cmac_rst_ddr4_0_100M_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_e011_rst_0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_e011_rst_0_0.xdc'
####################################################################################


# file: bd_e011_rst_0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance design_cmac_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_e011_ilmb_0.xdc'
####################################################################################

current_instance -quiet
current_instance design_cmac_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0
set_false_path -through [get_ports -scoped_to_current_instance SYS_Rst]


####################################################################################
# Constraints from file : 'bd_e011_dlmb_0.xdc'
####################################################################################

current_instance -quiet
current_instance design_cmac_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0
set_false_path -through [get_ports -scoped_to_current_instance SYS_Rst]


####################################################################################
# Constraints from file : 'bd_e011_iomodule_0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'design_cmac_ddr4_0_0_microblaze_mcs_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'design_cmac_ddr4_0_0.xdc'
####################################################################################

## please copy over all contents of the XDC when it is merged with othe XDC files ##

## Clock constraint for input system clock which drives MMCM for the design

## The frequency of the input clock is as per GUI selected input clock period

current_instance -quiet
create_clock -period 3.332 [get_ports default_300mhz_clk0_clk_p]


## Below pin LOC constraints are for system clock and system reset and

## memory related pins

set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dqs_t[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dqs_c[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[34]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[35]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dqs_t[8]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dqs_c[8]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dqs_t[16]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[36]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[37]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[68]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dqs_c[16]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[66]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[67]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dqs_t[9]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dqs_c[9]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[69]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[70]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[71]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[64]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dqs_t[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[38]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[39]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dqs_t[17]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[65]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dqs_c[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[32]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dqs_c[17]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[58]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[33]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dqs_t[14]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dqs_c[14]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[59]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports ddr4_sdram_c0_par]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[24]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[25]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dqs_t[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[26]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[62]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[63]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[56]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_ba[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_bg[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports ddr4_sdram_c0_odt]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[30]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dqs_c[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[27]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[60]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[61]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[57]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports ddr4_sdram_c0_cs_n]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports ddr4_sdram_c0_cke]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports ddr4_sdram_c0_act_n]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[31]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[18]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[19]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[50]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[51]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dqs_t[15]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dqs_c[15]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_adr[12]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_adr[16]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dqs_t[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dqs_c[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[28]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[29]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[48]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[49]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dqs_t[12]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dqs_c[12]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_adr[10]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_adr[14]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_adr[13]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_ba[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[16]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[17]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[20]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dqs_t[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dqs_c[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[52]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[53]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_adr[11]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_adr[15]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_bg[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dqs_t[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[22]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[23]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[21]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dqs_t[13]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dqs_c[13]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[54]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[55]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_adr[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports ddr4_sdram_c0_ck_t]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports ddr4_sdram_c0_ck_c]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_adr[8]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dqs_c[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[8]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[10]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[11]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[42]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[43]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_adr[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_adr[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_adr[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_adr[9]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dqs_t[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dqs_c[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[9]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dqs_t[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dqs_c[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[44]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dqs_t[10]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[46]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_adr[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_adr[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_adr[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_adr[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[14]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[15]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[12]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[13]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[45]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dqs_c[10]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dqs_t[11]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dqs_c[11]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[47]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[40]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_c0_dq[41]}]




set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_c0_dqs_t[0]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_c0_dqs_c[0]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[34]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[2]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[4]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[35]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_c0_dqs_t[8]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_c0_dqs_c[8]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_c0_dqs_t[16]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[3]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[5]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[36]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[37]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[68]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_c0_dqs_c[16]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[66]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[67]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[0]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[1]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_c0_dqs_t[9]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_c0_dqs_c[9]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[69]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[70]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[71]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[64]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[6]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[7]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_c0_dqs_t[1]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[38]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[39]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_c0_dqs_t[17]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[65]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_c0_dqs_c[1]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[32]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_c0_dqs_c[17]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[58]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[33]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_c0_dqs_t[14]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_c0_dqs_c[14]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[59]}]

set_property IOSTANDARD SSTL12_DCI [get_ports ddr4_sdram_c0_par]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[24]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[25]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_c0_dqs_t[6]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[26]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[62]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[63]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[56]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_c0_ba[1]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_c0_bg[0]}]
set_property IOSTANDARD SSTL12_DCI [get_ports ddr4_sdram_c0_odt]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[30]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_c0_dqs_c[6]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[27]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[60]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[61]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[57]}]
set_property IOSTANDARD SSTL12_DCI [get_ports ddr4_sdram_c0_cs_n]
set_property IOSTANDARD SSTL12_DCI [get_ports ddr4_sdram_c0_cke]
set_property IOSTANDARD SSTL12_DCI [get_ports ddr4_sdram_c0_act_n]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[31]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[18]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[19]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[50]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[51]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_c0_dqs_t[15]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_c0_dqs_c[15]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_c0_adr[12]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_c0_adr[16]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_c0_dqs_t[7]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_c0_dqs_c[7]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[28]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[29]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[48]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[49]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_c0_dqs_t[12]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_c0_dqs_c[12]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_c0_adr[10]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_c0_adr[14]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_c0_adr[13]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_c0_ba[0]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[16]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[17]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[20]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_c0_dqs_t[4]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_c0_dqs_c[4]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[52]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[53]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_c0_adr[11]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_c0_adr[15]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_c0_bg[1]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_c0_dqs_t[5]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[22]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[23]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[21]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_c0_dqs_t[13]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_c0_dqs_c[13]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[54]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[55]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_c0_adr[0]}]
set_property IOSTANDARD DIFF_SSTL12_DCI [get_ports ddr4_sdram_c0_ck_t]
set_property IOSTANDARD DIFF_SSTL12_DCI [get_ports ddr4_sdram_c0_ck_c]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_c0_adr[8]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_c0_dqs_c[5]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[8]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[10]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[11]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[42]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[43]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_c0_adr[1]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_c0_adr[4]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_c0_adr[6]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_c0_adr[9]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_c0_dqs_t[3]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_c0_dqs_c[3]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[9]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_c0_dqs_t[2]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_c0_dqs_c[2]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[44]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_c0_dqs_t[10]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[46]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_c0_adr[5]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_c0_adr[7]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_c0_adr[2]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_c0_adr[3]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[14]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[15]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[12]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[13]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[45]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_c0_dqs_c[10]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_c0_dqs_t[11]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_c0_dqs_c[11]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[47]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[40]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_c0_dq[41]}]


## These signals once asserted, stays asserted for multiple clock cycles.

## False path constraint is added to improve the HOLD timing.

current_instance design_cmac_i/ddr4_0/inst
set_false_path -hold -to [get_pins */*/*/*/*/*.u_xiphy_control/xiphy_control/RIU_ADDR*]
set_false_path -hold -to [get_pins */*/*/*/*/*.u_xiphy_control/xiphy_control/RIU_WR_DATA*]


current_instance -quiet
set_property SLEW FAST [get_ports [list ddr4_sdram_c0_act_n ddr4_sdram_c0_ck_c ddr4_sdram_c0_ck_t ddr4_sdram_c0_cke ddr4_sdram_c0_odt {ddr4_sdram_c0_adr[0]} {ddr4_sdram_c0_adr[10]} {ddr4_sdram_c0_adr[11]} {ddr4_sdram_c0_adr[12]} {ddr4_sdram_c0_adr[13]} {ddr4_sdram_c0_adr[14]} {ddr4_sdram_c0_adr[15]} {ddr4_sdram_c0_adr[16]} {ddr4_sdram_c0_adr[1]} {ddr4_sdram_c0_adr[2]} {ddr4_sdram_c0_adr[3]} {ddr4_sdram_c0_adr[4]} {ddr4_sdram_c0_adr[5]} {ddr4_sdram_c0_adr[6]} {ddr4_sdram_c0_adr[7]} {ddr4_sdram_c0_adr[8]} {ddr4_sdram_c0_adr[9]} {ddr4_sdram_c0_ba[0]} {ddr4_sdram_c0_ba[1]} {ddr4_sdram_c0_bg[0]} {ddr4_sdram_c0_bg[1]} {ddr4_sdram_c0_dq[0]} {ddr4_sdram_c0_dq[10]} {ddr4_sdram_c0_dq[11]} {ddr4_sdram_c0_dq[12]} {ddr4_sdram_c0_dq[13]} {ddr4_sdram_c0_dq[14]} {ddr4_sdram_c0_dq[15]} {ddr4_sdram_c0_dq[16]} {ddr4_sdram_c0_dq[17]} {ddr4_sdram_c0_dq[18]} {ddr4_sdram_c0_dq[19]} {ddr4_sdram_c0_dq[1]} {ddr4_sdram_c0_dq[20]} {ddr4_sdram_c0_dq[21]} {ddr4_sdram_c0_dq[22]} {ddr4_sdram_c0_dq[23]} {ddr4_sdram_c0_dq[24]} {ddr4_sdram_c0_dq[25]} {ddr4_sdram_c0_dq[26]} {ddr4_sdram_c0_dq[27]} {ddr4_sdram_c0_dq[28]} {ddr4_sdram_c0_dq[29]} {ddr4_sdram_c0_dq[2]} {ddr4_sdram_c0_dq[30]} {ddr4_sdram_c0_dq[31]} {ddr4_sdram_c0_dq[32]} {ddr4_sdram_c0_dq[33]} {ddr4_sdram_c0_dq[34]} {ddr4_sdram_c0_dq[35]} {ddr4_sdram_c0_dq[36]} {ddr4_sdram_c0_dq[37]} {ddr4_sdram_c0_dq[38]} {ddr4_sdram_c0_dq[39]} {ddr4_sdram_c0_dq[3]} {ddr4_sdram_c0_dq[40]} {ddr4_sdram_c0_dq[41]} {ddr4_sdram_c0_dq[42]} {ddr4_sdram_c0_dq[43]} {ddr4_sdram_c0_dq[44]} {ddr4_sdram_c0_dq[45]} {ddr4_sdram_c0_dq[46]} {ddr4_sdram_c0_dq[47]} {ddr4_sdram_c0_dq[48]} {ddr4_sdram_c0_dq[49]} {ddr4_sdram_c0_dq[4]} {ddr4_sdram_c0_dq[50]} {ddr4_sdram_c0_dq[51]} {ddr4_sdram_c0_dq[52]} {ddr4_sdram_c0_dq[53]} {ddr4_sdram_c0_dq[54]} {ddr4_sdram_c0_dq[55]} {ddr4_sdram_c0_dq[56]} {ddr4_sdram_c0_dq[57]} {ddr4_sdram_c0_dq[58]} {ddr4_sdram_c0_dq[59]} {ddr4_sdram_c0_dq[5]} {ddr4_sdram_c0_dq[60]} {ddr4_sdram_c0_dq[61]} {ddr4_sdram_c0_dq[62]} {ddr4_sdram_c0_dq[63]} {ddr4_sdram_c0_dq[64]} {ddr4_sdram_c0_dq[65]} {ddr4_sdram_c0_dq[66]} {ddr4_sdram_c0_dq[67]} {ddr4_sdram_c0_dq[68]} {ddr4_sdram_c0_dq[69]} {ddr4_sdram_c0_dq[6]} {ddr4_sdram_c0_dq[70]} {ddr4_sdram_c0_dq[71]} {ddr4_sdram_c0_dq[7]} {ddr4_sdram_c0_dq[8]} {ddr4_sdram_c0_dq[9]} {ddr4_sdram_c0_dqs_c[0]} {ddr4_sdram_c0_dqs_c[10]} {ddr4_sdram_c0_dqs_c[11]} {ddr4_sdram_c0_dqs_c[12]} {ddr4_sdram_c0_dqs_c[13]} {ddr4_sdram_c0_dqs_c[14]} {ddr4_sdram_c0_dqs_c[15]} {ddr4_sdram_c0_dqs_c[16]} {ddr4_sdram_c0_dqs_c[17]} {ddr4_sdram_c0_dqs_c[1]} {ddr4_sdram_c0_dqs_c[2]} {ddr4_sdram_c0_dqs_c[3]} {ddr4_sdram_c0_dqs_c[4]} {ddr4_sdram_c0_dqs_c[5]} {ddr4_sdram_c0_dqs_c[6]} {ddr4_sdram_c0_dqs_c[7]} {ddr4_sdram_c0_dqs_c[8]} {ddr4_sdram_c0_dqs_c[9]} {ddr4_sdram_c0_dqs_t[0]} {ddr4_sdram_c0_dqs_t[10]} {ddr4_sdram_c0_dqs_t[11]} {ddr4_sdram_c0_dqs_t[12]} {ddr4_sdram_c0_dqs_t[13]} {ddr4_sdram_c0_dqs_t[14]} {ddr4_sdram_c0_dqs_t[15]} {ddr4_sdram_c0_dqs_t[16]} {ddr4_sdram_c0_dqs_t[17]} {ddr4_sdram_c0_dqs_t[1]} {ddr4_sdram_c0_dqs_t[2]} {ddr4_sdram_c0_dqs_t[3]} {ddr4_sdram_c0_dqs_t[4]} {ddr4_sdram_c0_dqs_t[5]} {ddr4_sdram_c0_dqs_t[6]} {ddr4_sdram_c0_dqs_t[7]} {ddr4_sdram_c0_dqs_t[8]} {ddr4_sdram_c0_dqs_t[9]}]]
set_property IBUF_LOW_PWR false [get_ports [list {ddr4_sdram_c0_dq[0]} {ddr4_sdram_c0_dq[10]} {ddr4_sdram_c0_dq[11]} {ddr4_sdram_c0_dq[12]} {ddr4_sdram_c0_dq[13]} {ddr4_sdram_c0_dq[14]} {ddr4_sdram_c0_dq[15]} {ddr4_sdram_c0_dq[16]} {ddr4_sdram_c0_dq[17]} {ddr4_sdram_c0_dq[18]} {ddr4_sdram_c0_dq[19]} {ddr4_sdram_c0_dq[1]} {ddr4_sdram_c0_dq[20]} {ddr4_sdram_c0_dq[21]} {ddr4_sdram_c0_dq[22]} {ddr4_sdram_c0_dq[23]} {ddr4_sdram_c0_dq[24]} {ddr4_sdram_c0_dq[25]} {ddr4_sdram_c0_dq[26]} {ddr4_sdram_c0_dq[27]} {ddr4_sdram_c0_dq[28]} {ddr4_sdram_c0_dq[29]} {ddr4_sdram_c0_dq[2]} {ddr4_sdram_c0_dq[30]} {ddr4_sdram_c0_dq[31]} {ddr4_sdram_c0_dq[32]} {ddr4_sdram_c0_dq[33]} {ddr4_sdram_c0_dq[34]} {ddr4_sdram_c0_dq[35]} {ddr4_sdram_c0_dq[36]} {ddr4_sdram_c0_dq[37]} {ddr4_sdram_c0_dq[38]} {ddr4_sdram_c0_dq[39]} {ddr4_sdram_c0_dq[3]} {ddr4_sdram_c0_dq[40]} {ddr4_sdram_c0_dq[41]} {ddr4_sdram_c0_dq[42]} {ddr4_sdram_c0_dq[43]} {ddr4_sdram_c0_dq[44]} {ddr4_sdram_c0_dq[45]} {ddr4_sdram_c0_dq[46]} {ddr4_sdram_c0_dq[47]} {ddr4_sdram_c0_dq[48]} {ddr4_sdram_c0_dq[49]} {ddr4_sdram_c0_dq[4]} {ddr4_sdram_c0_dq[50]} {ddr4_sdram_c0_dq[51]} {ddr4_sdram_c0_dq[52]} {ddr4_sdram_c0_dq[53]} {ddr4_sdram_c0_dq[54]} {ddr4_sdram_c0_dq[55]} {ddr4_sdram_c0_dq[56]} {ddr4_sdram_c0_dq[57]} {ddr4_sdram_c0_dq[58]} {ddr4_sdram_c0_dq[59]} {ddr4_sdram_c0_dq[5]} {ddr4_sdram_c0_dq[60]} {ddr4_sdram_c0_dq[61]} {ddr4_sdram_c0_dq[62]} {ddr4_sdram_c0_dq[63]} {ddr4_sdram_c0_dq[64]} {ddr4_sdram_c0_dq[65]} {ddr4_sdram_c0_dq[66]} {ddr4_sdram_c0_dq[67]} {ddr4_sdram_c0_dq[68]} {ddr4_sdram_c0_dq[69]} {ddr4_sdram_c0_dq[6]} {ddr4_sdram_c0_dq[70]} {ddr4_sdram_c0_dq[71]} {ddr4_sdram_c0_dq[7]} {ddr4_sdram_c0_dq[8]} {ddr4_sdram_c0_dq[9]} {ddr4_sdram_c0_dqs_c[0]} {ddr4_sdram_c0_dqs_c[10]} {ddr4_sdram_c0_dqs_c[11]} {ddr4_sdram_c0_dqs_c[12]} {ddr4_sdram_c0_dqs_c[13]} {ddr4_sdram_c0_dqs_c[14]} {ddr4_sdram_c0_dqs_c[15]} {ddr4_sdram_c0_dqs_c[16]} {ddr4_sdram_c0_dqs_c[17]} {ddr4_sdram_c0_dqs_c[1]} {ddr4_sdram_c0_dqs_c[2]} {ddr4_sdram_c0_dqs_c[3]} {ddr4_sdram_c0_dqs_c[4]} {ddr4_sdram_c0_dqs_c[5]} {ddr4_sdram_c0_dqs_c[6]} {ddr4_sdram_c0_dqs_c[7]} {ddr4_sdram_c0_dqs_c[8]} {ddr4_sdram_c0_dqs_c[9]} {ddr4_sdram_c0_dqs_t[0]} {ddr4_sdram_c0_dqs_t[10]} {ddr4_sdram_c0_dqs_t[11]} {ddr4_sdram_c0_dqs_t[12]} {ddr4_sdram_c0_dqs_t[13]} {ddr4_sdram_c0_dqs_t[14]} {ddr4_sdram_c0_dqs_t[15]} {ddr4_sdram_c0_dqs_t[16]} {ddr4_sdram_c0_dqs_t[17]} {ddr4_sdram_c0_dqs_t[1]} {ddr4_sdram_c0_dqs_t[2]} {ddr4_sdram_c0_dqs_t[3]} {ddr4_sdram_c0_dqs_t[4]} {ddr4_sdram_c0_dqs_t[5]} {ddr4_sdram_c0_dqs_t[6]} {ddr4_sdram_c0_dqs_t[7]} {ddr4_sdram_c0_dqs_t[8]} {ddr4_sdram_c0_dqs_t[9]}]]
set_property ODT RTT_60 [get_ports [list {ddr4_sdram_c0_dq[0]} {ddr4_sdram_c0_dq[10]} {ddr4_sdram_c0_dq[11]} {ddr4_sdram_c0_dq[12]} {ddr4_sdram_c0_dq[13]} {ddr4_sdram_c0_dq[14]} {ddr4_sdram_c0_dq[15]} {ddr4_sdram_c0_dq[16]} {ddr4_sdram_c0_dq[17]} {ddr4_sdram_c0_dq[18]} {ddr4_sdram_c0_dq[19]} {ddr4_sdram_c0_dq[1]} {ddr4_sdram_c0_dq[20]} {ddr4_sdram_c0_dq[21]} {ddr4_sdram_c0_dq[22]} {ddr4_sdram_c0_dq[23]} {ddr4_sdram_c0_dq[24]} {ddr4_sdram_c0_dq[25]} {ddr4_sdram_c0_dq[26]} {ddr4_sdram_c0_dq[27]} {ddr4_sdram_c0_dq[28]} {ddr4_sdram_c0_dq[29]} {ddr4_sdram_c0_dq[2]} {ddr4_sdram_c0_dq[30]} {ddr4_sdram_c0_dq[31]} {ddr4_sdram_c0_dq[32]} {ddr4_sdram_c0_dq[33]} {ddr4_sdram_c0_dq[34]} {ddr4_sdram_c0_dq[35]} {ddr4_sdram_c0_dq[36]} {ddr4_sdram_c0_dq[37]} {ddr4_sdram_c0_dq[38]} {ddr4_sdram_c0_dq[39]} {ddr4_sdram_c0_dq[3]} {ddr4_sdram_c0_dq[40]} {ddr4_sdram_c0_dq[41]} {ddr4_sdram_c0_dq[42]} {ddr4_sdram_c0_dq[43]} {ddr4_sdram_c0_dq[44]} {ddr4_sdram_c0_dq[45]} {ddr4_sdram_c0_dq[46]} {ddr4_sdram_c0_dq[47]} {ddr4_sdram_c0_dq[48]} {ddr4_sdram_c0_dq[49]} {ddr4_sdram_c0_dq[4]} {ddr4_sdram_c0_dq[50]} {ddr4_sdram_c0_dq[51]} {ddr4_sdram_c0_dq[52]} {ddr4_sdram_c0_dq[53]} {ddr4_sdram_c0_dq[54]} {ddr4_sdram_c0_dq[55]} {ddr4_sdram_c0_dq[56]} {ddr4_sdram_c0_dq[57]} {ddr4_sdram_c0_dq[58]} {ddr4_sdram_c0_dq[59]} {ddr4_sdram_c0_dq[5]} {ddr4_sdram_c0_dq[60]} {ddr4_sdram_c0_dq[61]} {ddr4_sdram_c0_dq[62]} {ddr4_sdram_c0_dq[63]} {ddr4_sdram_c0_dq[64]} {ddr4_sdram_c0_dq[65]} {ddr4_sdram_c0_dq[66]} {ddr4_sdram_c0_dq[67]} {ddr4_sdram_c0_dq[68]} {ddr4_sdram_c0_dq[69]} {ddr4_sdram_c0_dq[6]} {ddr4_sdram_c0_dq[70]} {ddr4_sdram_c0_dq[71]} {ddr4_sdram_c0_dq[7]} {ddr4_sdram_c0_dq[8]} {ddr4_sdram_c0_dq[9]} {ddr4_sdram_c0_dqs_c[0]} {ddr4_sdram_c0_dqs_c[10]} {ddr4_sdram_c0_dqs_c[11]} {ddr4_sdram_c0_dqs_c[12]} {ddr4_sdram_c0_dqs_c[13]} {ddr4_sdram_c0_dqs_c[14]} {ddr4_sdram_c0_dqs_c[15]} {ddr4_sdram_c0_dqs_c[16]} {ddr4_sdram_c0_dqs_c[17]} {ddr4_sdram_c0_dqs_c[1]} {ddr4_sdram_c0_dqs_c[2]} {ddr4_sdram_c0_dqs_c[3]} {ddr4_sdram_c0_dqs_c[4]} {ddr4_sdram_c0_dqs_c[5]} {ddr4_sdram_c0_dqs_c[6]} {ddr4_sdram_c0_dqs_c[7]} {ddr4_sdram_c0_dqs_c[8]} {ddr4_sdram_c0_dqs_c[9]} {ddr4_sdram_c0_dqs_t[0]} {ddr4_sdram_c0_dqs_t[10]} {ddr4_sdram_c0_dqs_t[11]} {ddr4_sdram_c0_dqs_t[12]} {ddr4_sdram_c0_dqs_t[13]} {ddr4_sdram_c0_dqs_t[14]} {ddr4_sdram_c0_dqs_t[15]} {ddr4_sdram_c0_dqs_t[16]} {ddr4_sdram_c0_dqs_t[17]} {ddr4_sdram_c0_dqs_t[1]} {ddr4_sdram_c0_dqs_t[2]} {ddr4_sdram_c0_dqs_t[3]} {ddr4_sdram_c0_dqs_t[4]} {ddr4_sdram_c0_dqs_t[5]} {ddr4_sdram_c0_dqs_t[6]} {ddr4_sdram_c0_dqs_t[7]} {ddr4_sdram_c0_dqs_t[8]} {ddr4_sdram_c0_dqs_t[9]}]]
set_property EQUALIZATION EQ_LEVEL3 [get_ports [list {ddr4_sdram_c0_dq[0]} {ddr4_sdram_c0_dq[10]} {ddr4_sdram_c0_dq[11]} {ddr4_sdram_c0_dq[12]} {ddr4_sdram_c0_dq[13]} {ddr4_sdram_c0_dq[14]} {ddr4_sdram_c0_dq[15]} {ddr4_sdram_c0_dq[16]} {ddr4_sdram_c0_dq[17]} {ddr4_sdram_c0_dq[18]} {ddr4_sdram_c0_dq[19]} {ddr4_sdram_c0_dq[1]} {ddr4_sdram_c0_dq[20]} {ddr4_sdram_c0_dq[21]} {ddr4_sdram_c0_dq[22]} {ddr4_sdram_c0_dq[23]} {ddr4_sdram_c0_dq[24]} {ddr4_sdram_c0_dq[25]} {ddr4_sdram_c0_dq[26]} {ddr4_sdram_c0_dq[27]} {ddr4_sdram_c0_dq[28]} {ddr4_sdram_c0_dq[29]} {ddr4_sdram_c0_dq[2]} {ddr4_sdram_c0_dq[30]} {ddr4_sdram_c0_dq[31]} {ddr4_sdram_c0_dq[32]} {ddr4_sdram_c0_dq[33]} {ddr4_sdram_c0_dq[34]} {ddr4_sdram_c0_dq[35]} {ddr4_sdram_c0_dq[36]} {ddr4_sdram_c0_dq[37]} {ddr4_sdram_c0_dq[38]} {ddr4_sdram_c0_dq[39]} {ddr4_sdram_c0_dq[3]} {ddr4_sdram_c0_dq[40]} {ddr4_sdram_c0_dq[41]} {ddr4_sdram_c0_dq[42]} {ddr4_sdram_c0_dq[43]} {ddr4_sdram_c0_dq[44]} {ddr4_sdram_c0_dq[45]} {ddr4_sdram_c0_dq[46]} {ddr4_sdram_c0_dq[47]} {ddr4_sdram_c0_dq[48]} {ddr4_sdram_c0_dq[49]} {ddr4_sdram_c0_dq[4]} {ddr4_sdram_c0_dq[50]} {ddr4_sdram_c0_dq[51]} {ddr4_sdram_c0_dq[52]} {ddr4_sdram_c0_dq[53]} {ddr4_sdram_c0_dq[54]} {ddr4_sdram_c0_dq[55]} {ddr4_sdram_c0_dq[56]} {ddr4_sdram_c0_dq[57]} {ddr4_sdram_c0_dq[58]} {ddr4_sdram_c0_dq[59]} {ddr4_sdram_c0_dq[5]} {ddr4_sdram_c0_dq[60]} {ddr4_sdram_c0_dq[61]} {ddr4_sdram_c0_dq[62]} {ddr4_sdram_c0_dq[63]} {ddr4_sdram_c0_dq[64]} {ddr4_sdram_c0_dq[65]} {ddr4_sdram_c0_dq[66]} {ddr4_sdram_c0_dq[67]} {ddr4_sdram_c0_dq[68]} {ddr4_sdram_c0_dq[69]} {ddr4_sdram_c0_dq[6]} {ddr4_sdram_c0_dq[70]} {ddr4_sdram_c0_dq[71]} {ddr4_sdram_c0_dq[7]} {ddr4_sdram_c0_dq[8]} {ddr4_sdram_c0_dq[9]} {ddr4_sdram_c0_dqs_c[0]} {ddr4_sdram_c0_dqs_c[10]} {ddr4_sdram_c0_dqs_c[11]} {ddr4_sdram_c0_dqs_c[12]} {ddr4_sdram_c0_dqs_c[13]} {ddr4_sdram_c0_dqs_c[14]} {ddr4_sdram_c0_dqs_c[15]} {ddr4_sdram_c0_dqs_c[16]} {ddr4_sdram_c0_dqs_c[17]} {ddr4_sdram_c0_dqs_c[1]} {ddr4_sdram_c0_dqs_c[2]} {ddr4_sdram_c0_dqs_c[3]} {ddr4_sdram_c0_dqs_c[4]} {ddr4_sdram_c0_dqs_c[5]} {ddr4_sdram_c0_dqs_c[6]} {ddr4_sdram_c0_dqs_c[7]} {ddr4_sdram_c0_dqs_c[8]} {ddr4_sdram_c0_dqs_c[9]} {ddr4_sdram_c0_dqs_t[0]} {ddr4_sdram_c0_dqs_t[10]} {ddr4_sdram_c0_dqs_t[11]} {ddr4_sdram_c0_dqs_t[12]} {ddr4_sdram_c0_dqs_t[13]} {ddr4_sdram_c0_dqs_t[14]} {ddr4_sdram_c0_dqs_t[15]} {ddr4_sdram_c0_dqs_t[16]} {ddr4_sdram_c0_dqs_t[17]} {ddr4_sdram_c0_dqs_t[1]} {ddr4_sdram_c0_dqs_t[2]} {ddr4_sdram_c0_dqs_t[3]} {ddr4_sdram_c0_dqs_t[4]} {ddr4_sdram_c0_dqs_t[5]} {ddr4_sdram_c0_dqs_t[6]} {ddr4_sdram_c0_dqs_t[7]} {ddr4_sdram_c0_dqs_t[8]} {ddr4_sdram_c0_dqs_t[9]}]]
set_property PRE_EMPHASIS RDRV_240 [get_ports [list {ddr4_sdram_c0_dq[0]} {ddr4_sdram_c0_dq[10]} {ddr4_sdram_c0_dq[11]} {ddr4_sdram_c0_dq[12]} {ddr4_sdram_c0_dq[13]} {ddr4_sdram_c0_dq[14]} {ddr4_sdram_c0_dq[15]} {ddr4_sdram_c0_dq[16]} {ddr4_sdram_c0_dq[17]} {ddr4_sdram_c0_dq[18]} {ddr4_sdram_c0_dq[19]} {ddr4_sdram_c0_dq[1]} {ddr4_sdram_c0_dq[20]} {ddr4_sdram_c0_dq[21]} {ddr4_sdram_c0_dq[22]} {ddr4_sdram_c0_dq[23]} {ddr4_sdram_c0_dq[24]} {ddr4_sdram_c0_dq[25]} {ddr4_sdram_c0_dq[26]} {ddr4_sdram_c0_dq[27]} {ddr4_sdram_c0_dq[28]} {ddr4_sdram_c0_dq[29]} {ddr4_sdram_c0_dq[2]} {ddr4_sdram_c0_dq[30]} {ddr4_sdram_c0_dq[31]} {ddr4_sdram_c0_dq[32]} {ddr4_sdram_c0_dq[33]} {ddr4_sdram_c0_dq[34]} {ddr4_sdram_c0_dq[35]} {ddr4_sdram_c0_dq[36]} {ddr4_sdram_c0_dq[37]} {ddr4_sdram_c0_dq[38]} {ddr4_sdram_c0_dq[39]} {ddr4_sdram_c0_dq[3]} {ddr4_sdram_c0_dq[40]} {ddr4_sdram_c0_dq[41]} {ddr4_sdram_c0_dq[42]} {ddr4_sdram_c0_dq[43]} {ddr4_sdram_c0_dq[44]} {ddr4_sdram_c0_dq[45]} {ddr4_sdram_c0_dq[46]} {ddr4_sdram_c0_dq[47]} {ddr4_sdram_c0_dq[48]} {ddr4_sdram_c0_dq[49]} {ddr4_sdram_c0_dq[4]} {ddr4_sdram_c0_dq[50]} {ddr4_sdram_c0_dq[51]} {ddr4_sdram_c0_dq[52]} {ddr4_sdram_c0_dq[53]} {ddr4_sdram_c0_dq[54]} {ddr4_sdram_c0_dq[55]} {ddr4_sdram_c0_dq[56]} {ddr4_sdram_c0_dq[57]} {ddr4_sdram_c0_dq[58]} {ddr4_sdram_c0_dq[59]} {ddr4_sdram_c0_dq[5]} {ddr4_sdram_c0_dq[60]} {ddr4_sdram_c0_dq[61]} {ddr4_sdram_c0_dq[62]} {ddr4_sdram_c0_dq[63]} {ddr4_sdram_c0_dq[64]} {ddr4_sdram_c0_dq[65]} {ddr4_sdram_c0_dq[66]} {ddr4_sdram_c0_dq[67]} {ddr4_sdram_c0_dq[68]} {ddr4_sdram_c0_dq[69]} {ddr4_sdram_c0_dq[6]} {ddr4_sdram_c0_dq[70]} {ddr4_sdram_c0_dq[71]} {ddr4_sdram_c0_dq[7]} {ddr4_sdram_c0_dq[8]} {ddr4_sdram_c0_dq[9]} {ddr4_sdram_c0_dqs_c[0]} {ddr4_sdram_c0_dqs_c[10]} {ddr4_sdram_c0_dqs_c[11]} {ddr4_sdram_c0_dqs_c[12]} {ddr4_sdram_c0_dqs_c[13]} {ddr4_sdram_c0_dqs_c[14]} {ddr4_sdram_c0_dqs_c[15]} {ddr4_sdram_c0_dqs_c[16]} {ddr4_sdram_c0_dqs_c[17]} {ddr4_sdram_c0_dqs_c[1]} {ddr4_sdram_c0_dqs_c[2]} {ddr4_sdram_c0_dqs_c[3]} {ddr4_sdram_c0_dqs_c[4]} {ddr4_sdram_c0_dqs_c[5]} {ddr4_sdram_c0_dqs_c[6]} {ddr4_sdram_c0_dqs_c[7]} {ddr4_sdram_c0_dqs_c[8]} {ddr4_sdram_c0_dqs_c[9]} {ddr4_sdram_c0_dqs_t[0]} {ddr4_sdram_c0_dqs_t[10]} {ddr4_sdram_c0_dqs_t[11]} {ddr4_sdram_c0_dqs_t[12]} {ddr4_sdram_c0_dqs_t[13]} {ddr4_sdram_c0_dqs_t[14]} {ddr4_sdram_c0_dqs_t[15]} {ddr4_sdram_c0_dqs_t[16]} {ddr4_sdram_c0_dqs_t[17]} {ddr4_sdram_c0_dqs_t[1]} {ddr4_sdram_c0_dqs_t[2]} {ddr4_sdram_c0_dqs_t[3]} {ddr4_sdram_c0_dqs_t[4]} {ddr4_sdram_c0_dqs_t[5]} {ddr4_sdram_c0_dqs_t[6]} {ddr4_sdram_c0_dqs_t[7]} {ddr4_sdram_c0_dqs_t[8]} {ddr4_sdram_c0_dqs_t[9]}]]
set_property SLEW FAST [get_ports ddr4_sdram_c0_par]
set_property DATA_RATE SDR [get_ports ddr4_sdram_c0_par]
set_property SLEW FAST [get_ports ddr4_sdram_c0_cs_n]
set_property DATA_RATE SDR [get_ports ddr4_sdram_c0_cs_n]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_c0_adr[16]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_c0_adr[15]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_c0_adr[14]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_c0_adr[13]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_c0_adr[12]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_c0_adr[11]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_c0_adr[10]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_c0_adr[9]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_c0_adr[8]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_c0_adr[7]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_c0_adr[6]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_c0_adr[5]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_c0_adr[4]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_c0_adr[3]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_c0_adr[2]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_c0_adr[1]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_c0_adr[0]}]
set_property DATA_RATE SDR [get_ports ddr4_sdram_c0_act_n]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_c0_ba[1]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_c0_ba[0]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_c0_bg[1]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_c0_bg[0]}]
set_property DATA_RATE SDR [get_ports ddr4_sdram_c0_cke]
set_property DATA_RATE SDR [get_ports ddr4_sdram_c0_odt]
set_property DATA_RATE DDR [get_ports [list ddr4_sdram_c0_ck_c ddr4_sdram_c0_ck_t {ddr4_sdram_c0_dq[0]} {ddr4_sdram_c0_dq[10]} {ddr4_sdram_c0_dq[11]} {ddr4_sdram_c0_dq[12]} {ddr4_sdram_c0_dq[13]} {ddr4_sdram_c0_dq[14]} {ddr4_sdram_c0_dq[15]} {ddr4_sdram_c0_dq[16]} {ddr4_sdram_c0_dq[17]} {ddr4_sdram_c0_dq[18]} {ddr4_sdram_c0_dq[19]} {ddr4_sdram_c0_dq[1]} {ddr4_sdram_c0_dq[20]} {ddr4_sdram_c0_dq[21]} {ddr4_sdram_c0_dq[22]} {ddr4_sdram_c0_dq[23]} {ddr4_sdram_c0_dq[24]} {ddr4_sdram_c0_dq[25]} {ddr4_sdram_c0_dq[26]} {ddr4_sdram_c0_dq[27]} {ddr4_sdram_c0_dq[28]} {ddr4_sdram_c0_dq[29]} {ddr4_sdram_c0_dq[2]} {ddr4_sdram_c0_dq[30]} {ddr4_sdram_c0_dq[31]} {ddr4_sdram_c0_dq[32]} {ddr4_sdram_c0_dq[33]} {ddr4_sdram_c0_dq[34]} {ddr4_sdram_c0_dq[35]} {ddr4_sdram_c0_dq[36]} {ddr4_sdram_c0_dq[37]} {ddr4_sdram_c0_dq[38]} {ddr4_sdram_c0_dq[39]} {ddr4_sdram_c0_dq[3]} {ddr4_sdram_c0_dq[40]} {ddr4_sdram_c0_dq[41]} {ddr4_sdram_c0_dq[42]} {ddr4_sdram_c0_dq[43]} {ddr4_sdram_c0_dq[44]} {ddr4_sdram_c0_dq[45]} {ddr4_sdram_c0_dq[46]} {ddr4_sdram_c0_dq[47]} {ddr4_sdram_c0_dq[48]} {ddr4_sdram_c0_dq[49]} {ddr4_sdram_c0_dq[4]} {ddr4_sdram_c0_dq[50]} {ddr4_sdram_c0_dq[51]} {ddr4_sdram_c0_dq[52]} {ddr4_sdram_c0_dq[53]} {ddr4_sdram_c0_dq[54]} {ddr4_sdram_c0_dq[55]} {ddr4_sdram_c0_dq[56]} {ddr4_sdram_c0_dq[57]} {ddr4_sdram_c0_dq[58]} {ddr4_sdram_c0_dq[59]} {ddr4_sdram_c0_dq[5]} {ddr4_sdram_c0_dq[60]} {ddr4_sdram_c0_dq[61]} {ddr4_sdram_c0_dq[62]} {ddr4_sdram_c0_dq[63]} {ddr4_sdram_c0_dq[64]} {ddr4_sdram_c0_dq[65]} {ddr4_sdram_c0_dq[66]} {ddr4_sdram_c0_dq[67]} {ddr4_sdram_c0_dq[68]} {ddr4_sdram_c0_dq[69]} {ddr4_sdram_c0_dq[6]} {ddr4_sdram_c0_dq[70]} {ddr4_sdram_c0_dq[71]} {ddr4_sdram_c0_dq[7]} {ddr4_sdram_c0_dq[8]} {ddr4_sdram_c0_dq[9]} {ddr4_sdram_c0_dqs_c[0]} {ddr4_sdram_c0_dqs_c[10]} {ddr4_sdram_c0_dqs_c[11]} {ddr4_sdram_c0_dqs_c[12]} {ddr4_sdram_c0_dqs_c[13]} {ddr4_sdram_c0_dqs_c[14]} {ddr4_sdram_c0_dqs_c[15]} {ddr4_sdram_c0_dqs_c[16]} {ddr4_sdram_c0_dqs_c[17]} {ddr4_sdram_c0_dqs_c[1]} {ddr4_sdram_c0_dqs_c[2]} {ddr4_sdram_c0_dqs_c[3]} {ddr4_sdram_c0_dqs_c[4]} {ddr4_sdram_c0_dqs_c[5]} {ddr4_sdram_c0_dqs_c[6]} {ddr4_sdram_c0_dqs_c[7]} {ddr4_sdram_c0_dqs_c[8]} {ddr4_sdram_c0_dqs_c[9]} {ddr4_sdram_c0_dqs_t[0]} {ddr4_sdram_c0_dqs_t[10]} {ddr4_sdram_c0_dqs_t[11]} {ddr4_sdram_c0_dqs_t[12]} {ddr4_sdram_c0_dqs_t[13]} {ddr4_sdram_c0_dqs_t[14]} {ddr4_sdram_c0_dqs_t[15]} {ddr4_sdram_c0_dqs_t[16]} {ddr4_sdram_c0_dqs_t[17]} {ddr4_sdram_c0_dqs_t[1]} {ddr4_sdram_c0_dqs_t[2]} {ddr4_sdram_c0_dqs_t[3]} {ddr4_sdram_c0_dqs_t[4]} {ddr4_sdram_c0_dqs_t[5]} {ddr4_sdram_c0_dqs_t[6]} {ddr4_sdram_c0_dqs_t[7]} {ddr4_sdram_c0_dqs_t[8]} {ddr4_sdram_c0_dqs_t[9]}]]
## Multi-cycle path constraints for Fabric - RIU clock domain crossing signals
current_instance design_cmac_i/ddr4_0/inst
set_max_delay -datapath_only -from [get_pins */*/*/u_ddr_cal_addr_decode/io_ready_lvl_reg/C] -to [get_pins {*/u_io_ready_lvl_sync/SYNC[*].sync_reg_reg[0]/D}] 5.000
set_max_delay -datapath_only -from [get_pins {*/*/*/u_ddr_cal_addr_decode/io_read_data_reg[*]/C}] -to [get_pins {*/u_io_read_data_sync/SYNC[*].sync_reg_reg[0]/D}] 5.000
set_max_delay -datapath_only -from [get_pins */*/*/phy_ready_riuclk_reg/C] -to [get_pins {*/u_phy2clb_phy_ready_sync/SYNC[*].sync_reg_reg[0]/D}] 3.000
set_max_delay -datapath_only -from [get_pins */*/*/bisc_complete_riuclk_reg/C] -to [get_pins {*/u_phy2clb_bisc_complete_sync/SYNC[*].sync_reg_reg[0]/D}] 3.000
set_max_delay -datapath_only -from [get_pins */*/io_addr_strobe_lvl_riuclk_reg/C] -to [get_pins {*/u_io_addr_strobe_lvl_sync/SYNC[*].sync_reg_reg[0]/D}] 3.000
set_max_delay -datapath_only -from [get_pins */*/io_write_strobe_riuclk_reg/C] -to [get_pins {*/u_io_write_strobe_sync/SYNC[*].sync_reg_reg[0]/D}] 3.000
set_max_delay -datapath_only -from [get_pins {*/*/io_address_riuclk_reg[*]/C}] -to [get_pins {*/u_io_addr_sync/SYNC[*].sync_reg_reg[0]/D}] 3.000
set_max_delay -datapath_only -from [get_pins {*/*/io_write_data_riuclk_reg[*]/C}] -to [get_pins {*/u_io_write_data_sync/SYNC[*].sync_reg_reg[0]/D}] 3.000
set_max_delay -datapath_only -from [get_pins */en_vtc_in_reg/C] -to [get_pins {*/u_en_vtc_sync/SYNC[*].sync_reg_reg[0]/D}] 10.000
set_max_delay -datapath_only -from [get_pins {*/*/riu2clb_valid_r1_riuclk_reg[*]/C}] -to [get_pins {*/u_riu2clb_valid_sync/SYNC[*].sync_reg_reg[0]/D}] 10.000
set_max_delay -datapath_only -from [get_pins {*/*/*/phy2clb_fixdly_rdy_low_riuclk_int_reg[*]/C}] -to [get_pins {*/u_phy2clb_fixdly_rdy_low/SYNC[*].sync_reg_reg[0]/D}] 10.000
set_max_delay -datapath_only -from [get_pins {*/*/*/phy2clb_fixdly_rdy_upp_riuclk_int_reg[*]/C}] -to [get_pins {*/u_phy2clb_fixdly_rdy_upp/SYNC[*].sync_reg_reg[0]/D}] 10.000
set_max_delay -datapath_only -from [get_pins {*/*/*/phy2clb_phy_rdy_low_riuclk_int_reg[*]/C}] -to [get_pins {*/u_phy2clb_phy_rdy_low/SYNC[*].sync_reg_reg[0]/D}] 10.000
set_max_delay -datapath_only -from [get_pins {*/*/*/phy2clb_phy_rdy_upp_riuclk_int_reg[*]/C}] -to [get_pins {*/u_phy2clb_phy_rdy_upp/SYNC[*].sync_reg_reg[0]/D}] 10.000
set_max_delay -datapath_only -from [get_pins */rst_r1_reg/C] -to [get_pins {*/u_fab_rst_sync/SYNC[*].sync_reg_reg[0]/D}] 10.000
set_max_delay -datapath_only -from [get_pins */*/*/clb2phy_t_b_addr_riuclk_reg/C] -to [get_pins {*/*/*/clb2phy_t_b_addr_i_reg[0]/D}] 3.000
set_max_delay -datapath_only -from [get_pins */*/*/*/slave_en_lvl_reg/C] -to [get_pins {*/*/*/*/u_slave_en_sync/SYNC[*].sync_reg_reg[0]/D}] 3.000
set_max_delay -datapath_only -from [get_pins */*/*/*/slave_we_r_reg/C] -to [get_pins {*/*/*/*/u_slave_we_sync/SYNC[*].sync_reg_reg[0]/D}] 3.000
set_max_delay -datapath_only -from [get_pins {*/*/*/*/slave_addr_r_reg[*]/C}] -to [get_pins {*/*/*/*/u_slave_addr_sync/SYNC[*].sync_reg_reg[0]/D}] 3.000
set_max_delay -datapath_only -from [get_pins {*/*/*/*/slave_di_r_reg[*]/C}] -to [get_pins {*/*/*/*/u_slave_di_sync/SYNC[*].sync_reg_reg[0]/D}] 3.000
set_max_delay -datapath_only -from [get_pins */*/*/*/slave_rdy_cptd_sclk_reg/C] -to [get_pins {*/*/*/*/u_slave_rdy_cptd_sync/SYNC[*].sync_reg_reg[0]/D}] 3.000
set_max_delay -datapath_only -from [get_pins */*/*/*/slave_rdy_lvl_fclk_reg/C] -to [get_pins {*/*/*/*/u_slave_rdy_sync/SYNC[*].sync_reg_reg[0]/D}] 12.000
set_max_delay -datapath_only -from [get_pins {*/*/*/*/slave_do_fclk_reg[*]/C}] -to [get_pins {*/*/*/*/u_slave_do_sync/SYNC[*].sync_reg_reg[0]/D}] 12.000
set_false_path -through [get_pins u_ddr4_infrastructure/sys_rst]
set_false_path -from [get_pins */input_rst_design_reg/C] -to [get_pins {*/rst_div_sync_r_reg[0]/D}]
set_false_path -from [get_pins */input_rst_design_reg/C] -to [get_pins {*/rst_riu_sync_r_reg[0]/D}]
set_false_path -from [get_pins */input_rst_design_reg/C] -to [get_pins {*/rst_mb_sync_r_reg[0]/D}]
set_false_path -from [get_pins */rst_async_riu_div_reg/C] -to [get_pins {*/rst_div_sync_r_reg[0]/D}]
set_false_path -from [get_pins */rst_async_mb_reg/C] -to [get_pins {*/rst_mb_sync_r_reg[0]/D}]
set_false_path -from [get_pins */rst_async_riu_div_reg/C] -to [get_pins {*/rst_riu_sync_r_reg[0]/D}]
create_waiver -type METHODOLOGY -id {CLKC-55} -user "DDR4" -desc "Clocking Primitives will be Auto-Placed" -tags "1010162" -scope -internal -objects [get_cells -hierarchical *gen_mmcme*.u_mmcme_adv_inst* -filter {NAME =~ *inst/u_ddr4_infrastructure*}] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type METHODOLOGY -id {CLKC-56} -user "DDR4" -desc "Clocking Primitives will be Auto-Placed" -tags "1010162" -scope -internal -objects [get_cells -hierarchical *gen_mmcme*.u_mmcme_adv_inst* -filter {NAME =~ *inst/u_ddr4_infrastructure*}] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type METHODOLOGY -id {CLKC-57} -user "DDR4" -desc "Clocking Primitives will be Auto-Placed" -tags "1010162" -scope -internal -objects [get_cells -hierarchical {*plle_loop[*].gen_plle*.PLLE*_BASE_INST_OTHER*} -filter {NAME =~ *inst/u_ddr4_phy_pll*}] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type METHODOLOGY -id {CLKC-58} -user "DDR4" -desc "Clocking Primitives will be Auto-Placed" -tags "1010162" -scope -internal -objects [get_cells -hierarchical {*plle_loop[*].gen_plle*.PLLE*_BASE_INST_OTHER*} -filter {NAME =~ *inst/u_ddr4_phy_pll*}] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type METHODOLOGY -id {CLKC-40} -user "DDR4" -desc "MMCM is driven through a BUFGCE" -tags "1010162" -scope -internal -objects [get_cells -hierarchical *gen_mmcme*.u_mmcme_adv_inst* -filter {NAME =~ *inst/u_ddr4_infrastructure*}] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
## These below commands are used to create Interface ports for controller.

current_instance -quiet
create_interface interface_design_cmac_ddr4_0_0
set_property INTERFACE interface_design_cmac_ddr4_0_0 [get_ports { ddr4_sdram_c0_dqs_t[17] ddr4_sdram_c0_dqs_t[16] ddr4_sdram_c0_dqs_t[15] ddr4_sdram_c0_dqs_t[14] ddr4_sdram_c0_dqs_t[13] ddr4_sdram_c0_dqs_t[12] ddr4_sdram_c0_dqs_t[11] ddr4_sdram_c0_dqs_t[10] ddr4_sdram_c0_dqs_t[9] ddr4_sdram_c0_dqs_t[8] ddr4_sdram_c0_dqs_t[7] ddr4_sdram_c0_dqs_t[6] ddr4_sdram_c0_dqs_t[5] ddr4_sdram_c0_dqs_t[4] ddr4_sdram_c0_dqs_t[3] ddr4_sdram_c0_dqs_t[2] ddr4_sdram_c0_dqs_t[1] ddr4_sdram_c0_dqs_t[0] ddr4_sdram_c0_dqs_c[17] ddr4_sdram_c0_dqs_c[16] ddr4_sdram_c0_dqs_c[15] ddr4_sdram_c0_dqs_c[14] ddr4_sdram_c0_dqs_c[13] ddr4_sdram_c0_dqs_c[12] ddr4_sdram_c0_dqs_c[11] ddr4_sdram_c0_dqs_c[10] ddr4_sdram_c0_dqs_c[9] ddr4_sdram_c0_dqs_c[8] ddr4_sdram_c0_dqs_c[7] ddr4_sdram_c0_dqs_c[6] ddr4_sdram_c0_dqs_c[5] ddr4_sdram_c0_dqs_c[4] ddr4_sdram_c0_dqs_c[3] ddr4_sdram_c0_dqs_c[2] ddr4_sdram_c0_dqs_c[1] ddr4_sdram_c0_dqs_c[0] ddr4_sdram_c0_dq[71] ddr4_sdram_c0_dq[70] ddr4_sdram_c0_dq[69] ddr4_sdram_c0_dq[68] ddr4_sdram_c0_dq[67] ddr4_sdram_c0_dq[66] ddr4_sdram_c0_dq[65] ddr4_sdram_c0_dq[64] ddr4_sdram_c0_dq[63] ddr4_sdram_c0_dq[62] ddr4_sdram_c0_dq[61] ddr4_sdram_c0_dq[60] ddr4_sdram_c0_dq[59] ddr4_sdram_c0_dq[58] ddr4_sdram_c0_dq[57] ddr4_sdram_c0_dq[56] ddr4_sdram_c0_dq[55] ddr4_sdram_c0_dq[54] ddr4_sdram_c0_dq[53] ddr4_sdram_c0_dq[52] ddr4_sdram_c0_dq[51] ddr4_sdram_c0_dq[50] ddr4_sdram_c0_dq[49] ddr4_sdram_c0_dq[48] ddr4_sdram_c0_dq[47] ddr4_sdram_c0_dq[46] ddr4_sdram_c0_dq[45] ddr4_sdram_c0_dq[44] ddr4_sdram_c0_dq[43] ddr4_sdram_c0_dq[42] ddr4_sdram_c0_dq[41] ddr4_sdram_c0_dq[40] ddr4_sdram_c0_dq[39] ddr4_sdram_c0_dq[38] ddr4_sdram_c0_dq[37] ddr4_sdram_c0_dq[36] ddr4_sdram_c0_dq[35] ddr4_sdram_c0_dq[34] ddr4_sdram_c0_dq[33] ddr4_sdram_c0_dq[32] ddr4_sdram_c0_dq[31] ddr4_sdram_c0_dq[30] ddr4_sdram_c0_dq[29] ddr4_sdram_c0_dq[28] ddr4_sdram_c0_dq[27] ddr4_sdram_c0_dq[26] ddr4_sdram_c0_dq[25] ddr4_sdram_c0_dq[24] ddr4_sdram_c0_dq[23] ddr4_sdram_c0_dq[22] ddr4_sdram_c0_dq[21] ddr4_sdram_c0_dq[20] ddr4_sdram_c0_dq[19] ddr4_sdram_c0_dq[18] ddr4_sdram_c0_dq[17] ddr4_sdram_c0_dq[16] ddr4_sdram_c0_dq[15] ddr4_sdram_c0_dq[14] ddr4_sdram_c0_dq[13] ddr4_sdram_c0_dq[12] ddr4_sdram_c0_dq[11] ddr4_sdram_c0_dq[10] ddr4_sdram_c0_dq[9] ddr4_sdram_c0_dq[8] ddr4_sdram_c0_dq[7] ddr4_sdram_c0_dq[6] ddr4_sdram_c0_dq[5] ddr4_sdram_c0_dq[4] ddr4_sdram_c0_dq[3] ddr4_sdram_c0_dq[2] ddr4_sdram_c0_dq[1] ddr4_sdram_c0_dq[0] ddr4_sdram_c0_ba[1] ddr4_sdram_c0_ba[0] ddr4_sdram_c0_bg[1] ddr4_sdram_c0_bg[0] ddr4_sdram_c0_adr[16] ddr4_sdram_c0_adr[15] ddr4_sdram_c0_adr[14] ddr4_sdram_c0_adr[13] ddr4_sdram_c0_adr[12] ddr4_sdram_c0_adr[11] ddr4_sdram_c0_adr[10] ddr4_sdram_c0_adr[9] ddr4_sdram_c0_adr[8] ddr4_sdram_c0_adr[7] ddr4_sdram_c0_adr[6] ddr4_sdram_c0_adr[5] ddr4_sdram_c0_adr[4] ddr4_sdram_c0_adr[3] ddr4_sdram_c0_adr[2] ddr4_sdram_c0_adr[1] ddr4_sdram_c0_adr[0] ddr4_sdram_c0_reset_n ddr4_sdram_c0_par ddr4_sdram_c0_odt ddr4_sdram_c0_cs_n ddr4_sdram_c0_cke ddr4_sdram_c0_act_n default_300mhz_clk0_clk_p default_300mhz_clk0_clk_n ddr4_sdram_c0_ck_t ddr4_sdram_c0_ck_c }]


####################################################################################
# Constraints from file : 'design_cmac_microblaze_0_0.xdc'
####################################################################################

current_instance design_cmac_i/microblaze_0/U0
set_false_path -through [get_ports -scoped_to_current_instance Reset]

# Waivers for FPU and hardware multiplier
create_waiver -type DRC -id {DPIP-1} -user "microblaze" -desc "Non-pipelined by design" -tags "12436" -scope -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter {REF_PIN_NAME=~A[*]} -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type DRC -id {DPIP-1} -user "microblaze" -desc "Non-pipelined by design" -tags "12436" -scope -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter {REF_PIN_NAME=~B[*]} -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type DRC -id {DPIP-2} -user "microblaze" -desc "Non-pipelined by design" -tags "12436" -scope -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter {REF_PIN_NAME=~A[*]} -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type DRC -id {DPIP-2} -user "microblaze" -desc "Non-pipelined by design" -tags "12436" -scope -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter {REF_PIN_NAME=~B[*]} -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type DRC -id {DPOP-1} -user "microblaze" -desc "Non-pipelined by design" -tags "12436" -scope -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter REF_PIN_NAME=~P* -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type DRC -id {DPOP-2} -user "microblaze" -desc "Non-pipelined by design" -tags "12436" -scope -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter REF_PIN_NAME=~P* -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type DRC -id {DPOP-3} -user "microblaze" -desc "Non-pipelined by design" -tags "12436" -scope -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter REF_PIN_NAME=~P* -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type DRC -id {DPOP-3} -user "microblaze" -desc "Non-pipelined by design" -tags "12436" -scope -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter REF_PIN_NAME=~*OUT* -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type DRC -id {DPOP-4} -user "microblaze" -desc "Non-pipelined by design" -tags "12436" -scope -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter {REF_PIN_NAME=~P[*]} -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type DRC -id {DPOP-4} -user "microblaze" -desc "Non-pipelined by design" -tags "12436" -scope -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter REF_PIN_NAME=~PATTERN* -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type DRC -id {DPOP-4} -user "microblaze" -desc "Non-pipelined by design" -tags "12436" -scope -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter REF_PIN_NAME=~*OUT* -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Fri Jun 14 14:18:22 GMT 2024"

# Waiver for asynchronous reset
create_waiver -type CDC -id {CDC-10} -user "microblaze" -desc "Asynchronous reset" -tags "12436" -scope -internal -to [get_pins -quiet {MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D}] -timestamp "Fri Jun 14 14:18:22 GMT 2024"

# Waivers for debug interface
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.capture_1_reg/D] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.data_read_reg_reg[*]/CE}] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.instr_read_reg_reg[*]/CE}] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.shift_count_reg[*]/D}] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.status_reg_reg[*]/CE}] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/D] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.New_Dbg_Instr*_TCK_reg/D] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.unchanged_reg/D] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.command_reg_reg[*]/CE}] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.control_reg_reg[*]/CE}] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.force_stop_TClk_reg/CE] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.normal_stop_TClk_reg/CE] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.single_Step_TClk_reg/CE] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[*]/C}] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[*]/CE}] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.control_reg_reg[*]/C}] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.instr_read_reg_reg[*]/D}] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.status_reg_reg[*]/D}] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/running_clock_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/D] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/*Debug_Control.dbg_brki_hit_reg*/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/D] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/*Debug_Control.dbg_hit_reg[*]/C}] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.sync_dbg_hit/sync_bits*.sync_bit/Single_Synchronize.use_async_reset.sync_reg*/D] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.shift_datain_reg[*]/D}] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-4} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/data_rd_reg_reg[*]/C}] -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.data_read_reg_reg[*]/D}] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-7} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.capture_1_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/running_clock_reg/CLR] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-7} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/command_reg_clear_reg/C] -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.command_reg_reg[*]/CLR}] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-7} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.continue_from_brk_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-7} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/start_single_step_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.single_Step_TClk_reg/CLR] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-7} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.force_stop_cmd_i_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.force_stop_TClk_reg/CLR] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-7} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-13} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[*]/C}] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.command_reg_reg[*]/D}] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.continue_from_brk_TClk_reg/D] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.control_reg_reg[*]/D}] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.force_stop_TClk_reg/D] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.normal_stop_TClk_reg/D] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.single_Step_TClk_reg/D] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.control_reg_reg[*]/C}] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/command_reg_clear_reg/C] -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.command_reg_reg[*]/CLR}] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.continue_from_brk_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.force_stop_cmd_i_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.force_stop_TClk_reg/CLR] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/start_single_step_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.single_Step_TClk_reg/CLR] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[*]/D}] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[*]/C}] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Using_*_Breakpoints.All_*[*].*/*Compare[*].*/*/CLK}] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-10} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Using_*_Breakpoints.All_*[*].*/*Compare[*].*/*/CLK}] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-13} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Using_*_Breakpoints.All_*[*].*/*Compare[*].*/*/CLK}] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-13} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Using_*_Breakpoints.All_*[*].*/*Compare[*].*/*/D}] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Using_*_Breakpoints.All_*[*].*/*Compare[*].*/*/CLK}] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/*Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D] -timestamp "Fri Jun 14 14:18:22 GMT 2024"


####################################################################################
# Constraints from file : 'design_cmac_microblaze_0_axi_intc_0.xdc'
####################################################################################

# file: design_cmac_microblaze_0_axi_intc_0.xdc
# (c) Copyright 1984 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.
current_instance -quiet
current_instance design_cmac_i/microblaze_0_axi_intc/U0
set_false_path -to [get_cells -filter IS_SEQUENTIAL {INTC_CORE_I/*ASYNC_GEN.intr_ff*[0]}]


####################################################################################
# Constraints from file : 'bd_e011_microblaze_I_0.xdc'
####################################################################################

current_instance -quiet
current_instance design_cmac_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0
set_false_path -through [get_ports -scoped_to_current_instance Reset]

# Waivers for FPU and hardware multiplier
create_waiver -type DRC -id {DPIP-1} -user "microblaze" -desc "Non-pipelined by design" -tags "12436" -scope -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter {REF_PIN_NAME=~A[*]} -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type DRC -id {DPIP-1} -user "microblaze" -desc "Non-pipelined by design" -tags "12436" -scope -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter {REF_PIN_NAME=~B[*]} -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type DRC -id {DPIP-2} -user "microblaze" -desc "Non-pipelined by design" -tags "12436" -scope -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter {REF_PIN_NAME=~A[*]} -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type DRC -id {DPIP-2} -user "microblaze" -desc "Non-pipelined by design" -tags "12436" -scope -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter {REF_PIN_NAME=~B[*]} -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type DRC -id {DPOP-1} -user "microblaze" -desc "Non-pipelined by design" -tags "12436" -scope -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter REF_PIN_NAME=~P* -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type DRC -id {DPOP-2} -user "microblaze" -desc "Non-pipelined by design" -tags "12436" -scope -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter REF_PIN_NAME=~P* -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type DRC -id {DPOP-3} -user "microblaze" -desc "Non-pipelined by design" -tags "12436" -scope -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter REF_PIN_NAME=~P* -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type DRC -id {DPOP-3} -user "microblaze" -desc "Non-pipelined by design" -tags "12436" -scope -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter REF_PIN_NAME=~*OUT* -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type DRC -id {DPOP-4} -user "microblaze" -desc "Non-pipelined by design" -tags "12436" -scope -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter {REF_PIN_NAME=~P[*]} -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type DRC -id {DPOP-4} -user "microblaze" -desc "Non-pipelined by design" -tags "12436" -scope -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter REF_PIN_NAME=~PATTERN* -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Fri Jun 14 14:18:22 GMT 2024"
create_waiver -type DRC -id {DPOP-4} -user "microblaze" -desc "Non-pipelined by design" -tags "12436" -scope -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter REF_PIN_NAME=~*OUT* -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Fri Jun 14 14:18:22 GMT 2024"


####################################################################################
# Constraints from file : 'design_cmac_rst_ddr4_0_100M_0.xdc'
####################################################################################


# file: design_cmac_rst_ddr4_0_100M_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance design_cmac_i/rst_ddr4_0_100M/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_565b_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_565b_psr0_0.xdc'
####################################################################################


# file: bd_565b_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/clk_map/psr0/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_565b_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_565b_psr_aclk_0.xdc'
####################################################################################


# file: bd_565b_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/clk_map/psr_aclk/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_565b_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_565b_psr_aclk1_0.xdc'
####################################################################################


# file: bd_565b_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/clk_map/psr_aclk1/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_565b_psr_aclk2_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'design_cmac_ddr4_0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------

current_instance -quiet
set_property BOARD_PART_PIN c0_ddr4_act_n [get_ports ddr4_sdram_c0_act_n]
set_property PACKAGE_PIN BB39 [get_ports ddr4_sdram_c0_act_n]
set_property BOARD_PART_PIN c0_ddr4_adr0 [get_ports {ddr4_sdram_c0_adr[0]}]
set_property PACKAGE_PIN AT36 [get_ports {ddr4_sdram_c0_adr[0]}]

set_property BOARD_PART_PIN c0_ddr4_adr1 [get_ports {ddr4_sdram_c0_adr[1]}]
set_property PACKAGE_PIN AV36 [get_ports {ddr4_sdram_c0_adr[1]}]

set_property BOARD_PART_PIN c0_ddr4_adr2 [get_ports {ddr4_sdram_c0_adr[2]}]
set_property PACKAGE_PIN AV37 [get_ports {ddr4_sdram_c0_adr[2]}]

set_property BOARD_PART_PIN c0_ddr4_adr3 [get_ports {ddr4_sdram_c0_adr[3]}]
set_property PACKAGE_PIN AW35 [get_ports {ddr4_sdram_c0_adr[3]}]

set_property BOARD_PART_PIN c0_ddr4_adr4 [get_ports {ddr4_sdram_c0_adr[4]}]
set_property PACKAGE_PIN AW36 [get_ports {ddr4_sdram_c0_adr[4]}]

set_property BOARD_PART_PIN c0_ddr4_adr5 [get_ports {ddr4_sdram_c0_adr[5]}]
set_property PACKAGE_PIN AY36 [get_ports {ddr4_sdram_c0_adr[5]}]

set_property BOARD_PART_PIN c0_ddr4_adr6 [get_ports {ddr4_sdram_c0_adr[6]}]
set_property PACKAGE_PIN AY35 [get_ports {ddr4_sdram_c0_adr[6]}]

set_property BOARD_PART_PIN c0_ddr4_adr7 [get_ports {ddr4_sdram_c0_adr[7]}]
set_property PACKAGE_PIN BA40 [get_ports {ddr4_sdram_c0_adr[7]}]

set_property BOARD_PART_PIN c0_ddr4_adr8 [get_ports {ddr4_sdram_c0_adr[8]}]
set_property PACKAGE_PIN BA37 [get_ports {ddr4_sdram_c0_adr[8]}]

set_property BOARD_PART_PIN c0_ddr4_adr9 [get_ports {ddr4_sdram_c0_adr[9]}]
set_property PACKAGE_PIN BB37 [get_ports {ddr4_sdram_c0_adr[9]}]

set_property BOARD_PART_PIN c0_ddr4_adr10 [get_ports {ddr4_sdram_c0_adr[10]}]
set_property PACKAGE_PIN AR35 [get_ports {ddr4_sdram_c0_adr[10]}]

set_property BOARD_PART_PIN c0_ddr4_adr11 [get_ports {ddr4_sdram_c0_adr[11]}]
set_property PACKAGE_PIN BA39 [get_ports {ddr4_sdram_c0_adr[11]}]

set_property BOARD_PART_PIN c0_ddr4_adr12 [get_ports {ddr4_sdram_c0_adr[12]}]
set_property PACKAGE_PIN BB40 [get_ports {ddr4_sdram_c0_adr[12]}]

set_property BOARD_PART_PIN c0_ddr4_adr13 [get_ports {ddr4_sdram_c0_adr[13]}]
set_property PACKAGE_PIN AN36 [get_ports {ddr4_sdram_c0_adr[13]}]

set_property BOARD_PART_PIN c0_ddr4_adr14 [get_ports {ddr4_sdram_c0_adr[14]}]
set_property PACKAGE_PIN AP35 [get_ports {ddr4_sdram_c0_adr[14]}]

set_property BOARD_PART_PIN c0_ddr4_adr15 [get_ports {ddr4_sdram_c0_adr[15]}]
set_property PACKAGE_PIN AP36 [get_ports {ddr4_sdram_c0_adr[15]}]

set_property BOARD_PART_PIN c0_ddr4_adr16 [get_ports {ddr4_sdram_c0_adr[16]}]
set_property PACKAGE_PIN AR36 [get_ports {ddr4_sdram_c0_adr[16]}]

set_property BOARD_PART_PIN c0_ddr4_ba0 [get_ports {ddr4_sdram_c0_ba[0]}]
set_property PACKAGE_PIN AT35 [get_ports {ddr4_sdram_c0_ba[0]}]

set_property BOARD_PART_PIN c0_ddr4_ba1 [get_ports {ddr4_sdram_c0_ba[1]}]
set_property PACKAGE_PIN AT34 [get_ports {ddr4_sdram_c0_ba[1]}]

set_property BOARD_PART_PIN c0_ddr4_bg0 [get_ports {ddr4_sdram_c0_bg[0]}]
set_property PACKAGE_PIN BC37 [get_ports {ddr4_sdram_c0_bg[0]}]

set_property BOARD_PART_PIN c0_ddr4_bg1 [get_ports {ddr4_sdram_c0_bg[1]}]
set_property PACKAGE_PIN BC39 [get_ports {ddr4_sdram_c0_bg[1]}]

set_property BOARD_PART_PIN c0_ddr4_ck_c0 [get_ports ddr4_sdram_c0_ck_c]
set_property BOARD_PART_PIN c0_ddr4_ck_t0 [get_ports ddr4_sdram_c0_ck_t]
set_property PACKAGE_PIN AV38 [get_ports ddr4_sdram_c0_ck_t]
set_property PACKAGE_PIN AW38 [get_ports ddr4_sdram_c0_ck_c]
set_property BOARD_PART_PIN c0_ddr4_cke0 [get_ports ddr4_sdram_c0_cke]
set_property PACKAGE_PIN BC38 [get_ports ddr4_sdram_c0_cke]
set_property BOARD_PART_PIN c0_ddr4_cs0_n [get_ports ddr4_sdram_c0_cs_n]
set_property PACKAGE_PIN AR33 [get_ports ddr4_sdram_c0_cs_n]
set_property BOARD_PART_PIN c0_ddr4_dq0 [get_ports {ddr4_sdram_c0_dq[0]}]
set_property PACKAGE_PIN AW28 [get_ports {ddr4_sdram_c0_dq[0]}]

set_property BOARD_PART_PIN c0_ddr4_dq1 [get_ports {ddr4_sdram_c0_dq[1]}]
set_property PACKAGE_PIN AW29 [get_ports {ddr4_sdram_c0_dq[1]}]

set_property BOARD_PART_PIN c0_ddr4_dq2 [get_ports {ddr4_sdram_c0_dq[2]}]
set_property PACKAGE_PIN BA28 [get_ports {ddr4_sdram_c0_dq[2]}]

set_property BOARD_PART_PIN c0_ddr4_dq3 [get_ports {ddr4_sdram_c0_dq[3]}]
set_property PACKAGE_PIN BA27 [get_ports {ddr4_sdram_c0_dq[3]}]

set_property BOARD_PART_PIN c0_ddr4_dq4 [get_ports {ddr4_sdram_c0_dq[4]}]
set_property PACKAGE_PIN BB29 [get_ports {ddr4_sdram_c0_dq[4]}]

set_property BOARD_PART_PIN c0_ddr4_dq5 [get_ports {ddr4_sdram_c0_dq[5]}]
set_property PACKAGE_PIN BA29 [get_ports {ddr4_sdram_c0_dq[5]}]

set_property BOARD_PART_PIN c0_ddr4_dq6 [get_ports {ddr4_sdram_c0_dq[6]}]
set_property PACKAGE_PIN BC27 [get_ports {ddr4_sdram_c0_dq[6]}]

set_property BOARD_PART_PIN c0_ddr4_dq7 [get_ports {ddr4_sdram_c0_dq[7]}]
set_property PACKAGE_PIN BB27 [get_ports {ddr4_sdram_c0_dq[7]}]

set_property BOARD_PART_PIN c0_ddr4_dq8 [get_ports {ddr4_sdram_c0_dq[8]}]
set_property PACKAGE_PIN BE28 [get_ports {ddr4_sdram_c0_dq[8]}]

set_property BOARD_PART_PIN c0_ddr4_dq9 [get_ports {ddr4_sdram_c0_dq[9]}]
set_property PACKAGE_PIN BF28 [get_ports {ddr4_sdram_c0_dq[9]}]

set_property BOARD_PART_PIN c0_ddr4_dq10 [get_ports {ddr4_sdram_c0_dq[10]}]
set_property PACKAGE_PIN BE30 [get_ports {ddr4_sdram_c0_dq[10]}]

set_property BOARD_PART_PIN c0_ddr4_dq11 [get_ports {ddr4_sdram_c0_dq[11]}]
set_property PACKAGE_PIN BD30 [get_ports {ddr4_sdram_c0_dq[11]}]

set_property BOARD_PART_PIN c0_ddr4_dq12 [get_ports {ddr4_sdram_c0_dq[12]}]
set_property PACKAGE_PIN BF27 [get_ports {ddr4_sdram_c0_dq[12]}]

set_property BOARD_PART_PIN c0_ddr4_dq13 [get_ports {ddr4_sdram_c0_dq[13]}]
set_property PACKAGE_PIN BE27 [get_ports {ddr4_sdram_c0_dq[13]}]

set_property BOARD_PART_PIN c0_ddr4_dq14 [get_ports {ddr4_sdram_c0_dq[14]}]
set_property PACKAGE_PIN BF30 [get_ports {ddr4_sdram_c0_dq[14]}]

set_property BOARD_PART_PIN c0_ddr4_dq15 [get_ports {ddr4_sdram_c0_dq[15]}]
set_property PACKAGE_PIN BF29 [get_ports {ddr4_sdram_c0_dq[15]}]

set_property BOARD_PART_PIN c0_ddr4_dq16 [get_ports {ddr4_sdram_c0_dq[16]}]
set_property PACKAGE_PIN BB31 [get_ports {ddr4_sdram_c0_dq[16]}]

set_property BOARD_PART_PIN c0_ddr4_dq17 [get_ports {ddr4_sdram_c0_dq[17]}]
set_property PACKAGE_PIN BB32 [get_ports {ddr4_sdram_c0_dq[17]}]

set_property BOARD_PART_PIN c0_ddr4_dq18 [get_ports {ddr4_sdram_c0_dq[18]}]
set_property PACKAGE_PIN AY32 [get_ports {ddr4_sdram_c0_dq[18]}]

set_property BOARD_PART_PIN c0_ddr4_dq19 [get_ports {ddr4_sdram_c0_dq[19]}]
set_property PACKAGE_PIN AY33 [get_ports {ddr4_sdram_c0_dq[19]}]

set_property BOARD_PART_PIN c0_ddr4_dq20 [get_ports {ddr4_sdram_c0_dq[20]}]
set_property PACKAGE_PIN BC32 [get_ports {ddr4_sdram_c0_dq[20]}]

set_property BOARD_PART_PIN c0_ddr4_dq21 [get_ports {ddr4_sdram_c0_dq[21]}]
set_property PACKAGE_PIN BC33 [get_ports {ddr4_sdram_c0_dq[21]}]

set_property BOARD_PART_PIN c0_ddr4_dq22 [get_ports {ddr4_sdram_c0_dq[22]}]
set_property PACKAGE_PIN BB34 [get_ports {ddr4_sdram_c0_dq[22]}]

set_property BOARD_PART_PIN c0_ddr4_dq23 [get_ports {ddr4_sdram_c0_dq[23]}]
set_property PACKAGE_PIN BC34 [get_ports {ddr4_sdram_c0_dq[23]}]

set_property BOARD_PART_PIN c0_ddr4_dq24 [get_ports {ddr4_sdram_c0_dq[24]}]
set_property PACKAGE_PIN AV31 [get_ports {ddr4_sdram_c0_dq[24]}]

set_property BOARD_PART_PIN c0_ddr4_dq25 [get_ports {ddr4_sdram_c0_dq[25]}]
set_property PACKAGE_PIN AV32 [get_ports {ddr4_sdram_c0_dq[25]}]

set_property BOARD_PART_PIN c0_ddr4_dq26 [get_ports {ddr4_sdram_c0_dq[26]}]
set_property PACKAGE_PIN AV34 [get_ports {ddr4_sdram_c0_dq[26]}]

set_property BOARD_PART_PIN c0_ddr4_dq27 [get_ports {ddr4_sdram_c0_dq[27]}]
set_property PACKAGE_PIN AW34 [get_ports {ddr4_sdram_c0_dq[27]}]

set_property BOARD_PART_PIN c0_ddr4_dq28 [get_ports {ddr4_sdram_c0_dq[28]}]
set_property PACKAGE_PIN AW31 [get_ports {ddr4_sdram_c0_dq[28]}]

set_property BOARD_PART_PIN c0_ddr4_dq29 [get_ports {ddr4_sdram_c0_dq[29]}]
set_property PACKAGE_PIN AY31 [get_ports {ddr4_sdram_c0_dq[29]}]

set_property BOARD_PART_PIN c0_ddr4_dq30 [get_ports {ddr4_sdram_c0_dq[30]}]
set_property PACKAGE_PIN BA35 [get_ports {ddr4_sdram_c0_dq[30]}]

set_property BOARD_PART_PIN c0_ddr4_dq31 [get_ports {ddr4_sdram_c0_dq[31]}]
set_property PACKAGE_PIN BA34 [get_ports {ddr4_sdram_c0_dq[31]}]

set_property BOARD_PART_PIN c0_ddr4_dq32 [get_ports {ddr4_sdram_c0_dq[32]}]
set_property PACKAGE_PIN AL30 [get_ports {ddr4_sdram_c0_dq[32]}]

set_property BOARD_PART_PIN c0_ddr4_dq33 [get_ports {ddr4_sdram_c0_dq[33]}]
set_property PACKAGE_PIN AM30 [get_ports {ddr4_sdram_c0_dq[33]}]

set_property BOARD_PART_PIN c0_ddr4_dq34 [get_ports {ddr4_sdram_c0_dq[34]}]
set_property PACKAGE_PIN AU32 [get_ports {ddr4_sdram_c0_dq[34]}]

set_property BOARD_PART_PIN c0_ddr4_dq35 [get_ports {ddr4_sdram_c0_dq[35]}]
set_property PACKAGE_PIN AT32 [get_ports {ddr4_sdram_c0_dq[35]}]

set_property BOARD_PART_PIN c0_ddr4_dq36 [get_ports {ddr4_sdram_c0_dq[36]}]
set_property PACKAGE_PIN AN31 [get_ports {ddr4_sdram_c0_dq[36]}]

set_property BOARD_PART_PIN c0_ddr4_dq37 [get_ports {ddr4_sdram_c0_dq[37]}]
set_property PACKAGE_PIN AN32 [get_ports {ddr4_sdram_c0_dq[37]}]

set_property BOARD_PART_PIN c0_ddr4_dq38 [get_ports {ddr4_sdram_c0_dq[38]}]
set_property PACKAGE_PIN AR32 [get_ports {ddr4_sdram_c0_dq[38]}]

set_property BOARD_PART_PIN c0_ddr4_dq39 [get_ports {ddr4_sdram_c0_dq[39]}]
set_property PACKAGE_PIN AR31 [get_ports {ddr4_sdram_c0_dq[39]}]

set_property BOARD_PART_PIN c0_ddr4_dq40 [get_ports {ddr4_sdram_c0_dq[40]}]
set_property PACKAGE_PIN AP29 [get_ports {ddr4_sdram_c0_dq[40]}]

set_property BOARD_PART_PIN c0_ddr4_dq41 [get_ports {ddr4_sdram_c0_dq[41]}]
set_property PACKAGE_PIN AP28 [get_ports {ddr4_sdram_c0_dq[41]}]

set_property BOARD_PART_PIN c0_ddr4_dq42 [get_ports {ddr4_sdram_c0_dq[42]}]
set_property PACKAGE_PIN AN27 [get_ports {ddr4_sdram_c0_dq[42]}]

set_property BOARD_PART_PIN c0_ddr4_dq43 [get_ports {ddr4_sdram_c0_dq[43]}]
set_property PACKAGE_PIN AM27 [get_ports {ddr4_sdram_c0_dq[43]}]

set_property BOARD_PART_PIN c0_ddr4_dq44 [get_ports {ddr4_sdram_c0_dq[44]}]
set_property PACKAGE_PIN AN29 [get_ports {ddr4_sdram_c0_dq[44]}]

set_property BOARD_PART_PIN c0_ddr4_dq45 [get_ports {ddr4_sdram_c0_dq[45]}]
set_property PACKAGE_PIN AM29 [get_ports {ddr4_sdram_c0_dq[45]}]

set_property BOARD_PART_PIN c0_ddr4_dq46 [get_ports {ddr4_sdram_c0_dq[46]}]
set_property PACKAGE_PIN AR27 [get_ports {ddr4_sdram_c0_dq[46]}]

set_property BOARD_PART_PIN c0_ddr4_dq47 [get_ports {ddr4_sdram_c0_dq[47]}]
set_property PACKAGE_PIN AR28 [get_ports {ddr4_sdram_c0_dq[47]}]

set_property BOARD_PART_PIN c0_ddr4_dq48 [get_ports {ddr4_sdram_c0_dq[48]}]
set_property PACKAGE_PIN AT28 [get_ports {ddr4_sdram_c0_dq[48]}]

set_property BOARD_PART_PIN c0_ddr4_dq49 [get_ports {ddr4_sdram_c0_dq[49]}]
set_property PACKAGE_PIN AV27 [get_ports {ddr4_sdram_c0_dq[49]}]

set_property BOARD_PART_PIN c0_ddr4_dq50 [get_ports {ddr4_sdram_c0_dq[50]}]
set_property PACKAGE_PIN AU27 [get_ports {ddr4_sdram_c0_dq[50]}]

set_property BOARD_PART_PIN c0_ddr4_dq51 [get_ports {ddr4_sdram_c0_dq[51]}]
set_property PACKAGE_PIN AT27 [get_ports {ddr4_sdram_c0_dq[51]}]

set_property BOARD_PART_PIN c0_ddr4_dq52 [get_ports {ddr4_sdram_c0_dq[52]}]
set_property PACKAGE_PIN AV29 [get_ports {ddr4_sdram_c0_dq[52]}]

set_property BOARD_PART_PIN c0_ddr4_dq53 [get_ports {ddr4_sdram_c0_dq[53]}]
set_property PACKAGE_PIN AY30 [get_ports {ddr4_sdram_c0_dq[53]}]

set_property BOARD_PART_PIN c0_ddr4_dq54 [get_ports {ddr4_sdram_c0_dq[54]}]
set_property PACKAGE_PIN AW30 [get_ports {ddr4_sdram_c0_dq[54]}]

set_property BOARD_PART_PIN c0_ddr4_dq55 [get_ports {ddr4_sdram_c0_dq[55]}]
set_property PACKAGE_PIN AV28 [get_ports {ddr4_sdram_c0_dq[55]}]

set_property BOARD_PART_PIN c0_ddr4_dq56 [get_ports {ddr4_sdram_c0_dq[56]}]
set_property PACKAGE_PIN BD34 [get_ports {ddr4_sdram_c0_dq[56]}]

set_property BOARD_PART_PIN c0_ddr4_dq57 [get_ports {ddr4_sdram_c0_dq[57]}]
set_property PACKAGE_PIN BD33 [get_ports {ddr4_sdram_c0_dq[57]}]

set_property BOARD_PART_PIN c0_ddr4_dq58 [get_ports {ddr4_sdram_c0_dq[58]}]
set_property PACKAGE_PIN BE33 [get_ports {ddr4_sdram_c0_dq[58]}]

set_property BOARD_PART_PIN c0_ddr4_dq59 [get_ports {ddr4_sdram_c0_dq[59]}]
set_property PACKAGE_PIN BD35 [get_ports {ddr4_sdram_c0_dq[59]}]

set_property BOARD_PART_PIN c0_ddr4_dq60 [get_ports {ddr4_sdram_c0_dq[60]}]
set_property PACKAGE_PIN BF32 [get_ports {ddr4_sdram_c0_dq[60]}]

set_property BOARD_PART_PIN c0_ddr4_dq61 [get_ports {ddr4_sdram_c0_dq[61]}]
set_property PACKAGE_PIN BF33 [get_ports {ddr4_sdram_c0_dq[61]}]

set_property BOARD_PART_PIN c0_ddr4_dq62 [get_ports {ddr4_sdram_c0_dq[62]}]
set_property PACKAGE_PIN BF34 [get_ports {ddr4_sdram_c0_dq[62]}]

set_property BOARD_PART_PIN c0_ddr4_dq63 [get_ports {ddr4_sdram_c0_dq[63]}]
set_property PACKAGE_PIN BF35 [get_ports {ddr4_sdram_c0_dq[63]}]

set_property BOARD_PART_PIN c0_ddr4_dq64 [get_ports {ddr4_sdram_c0_dq[64]}]
set_property PACKAGE_PIN BD40 [get_ports {ddr4_sdram_c0_dq[64]}]

set_property BOARD_PART_PIN c0_ddr4_dq65 [get_ports {ddr4_sdram_c0_dq[65]}]
set_property PACKAGE_PIN BD39 [get_ports {ddr4_sdram_c0_dq[65]}]

set_property BOARD_PART_PIN c0_ddr4_dq66 [get_ports {ddr4_sdram_c0_dq[66]}]
set_property PACKAGE_PIN BF43 [get_ports {ddr4_sdram_c0_dq[66]}]

set_property BOARD_PART_PIN c0_ddr4_dq67 [get_ports {ddr4_sdram_c0_dq[67]}]
set_property PACKAGE_PIN BF42 [get_ports {ddr4_sdram_c0_dq[67]}]

set_property BOARD_PART_PIN c0_ddr4_dq68 [get_ports {ddr4_sdram_c0_dq[68]}]
set_property PACKAGE_PIN BF37 [get_ports {ddr4_sdram_c0_dq[68]}]

set_property BOARD_PART_PIN c0_ddr4_dq69 [get_ports {ddr4_sdram_c0_dq[69]}]
set_property PACKAGE_PIN BE37 [get_ports {ddr4_sdram_c0_dq[69]}]

set_property BOARD_PART_PIN c0_ddr4_dq70 [get_ports {ddr4_sdram_c0_dq[70]}]
set_property PACKAGE_PIN BE40 [get_ports {ddr4_sdram_c0_dq[70]}]

set_property BOARD_PART_PIN c0_ddr4_dq71 [get_ports {ddr4_sdram_c0_dq[71]}]
set_property PACKAGE_PIN BF41 [get_ports {ddr4_sdram_c0_dq[71]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_c0 [get_ports {ddr4_sdram_c0_dqs_c[0]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_c1 [get_ports {ddr4_sdram_c0_dqs_c[1]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_c2 [get_ports {ddr4_sdram_c0_dqs_c[2]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_c3 [get_ports {ddr4_sdram_c0_dqs_c[3]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_c4 [get_ports {ddr4_sdram_c0_dqs_c[4]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_c5 [get_ports {ddr4_sdram_c0_dqs_c[5]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_c6 [get_ports {ddr4_sdram_c0_dqs_c[6]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_c7 [get_ports {ddr4_sdram_c0_dqs_c[7]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_c8 [get_ports {ddr4_sdram_c0_dqs_c[8]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_c9 [get_ports {ddr4_sdram_c0_dqs_c[9]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_c10 [get_ports {ddr4_sdram_c0_dqs_c[10]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_c11 [get_ports {ddr4_sdram_c0_dqs_c[11]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_c12 [get_ports {ddr4_sdram_c0_dqs_c[12]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_c13 [get_ports {ddr4_sdram_c0_dqs_c[13]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_c14 [get_ports {ddr4_sdram_c0_dqs_c[14]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_c15 [get_ports {ddr4_sdram_c0_dqs_c[15]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_c16 [get_ports {ddr4_sdram_c0_dqs_c[16]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_c17 [get_ports {ddr4_sdram_c0_dqs_c[17]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_t0 [get_ports {ddr4_sdram_c0_dqs_t[0]}]
set_property PACKAGE_PIN BA30 [get_ports {ddr4_sdram_c0_dqs_t[0]}]
set_property PACKAGE_PIN BB30 [get_ports {ddr4_sdram_c0_dqs_c[0]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_t1 [get_ports {ddr4_sdram_c0_dqs_t[1]}]
set_property PACKAGE_PIN BB26 [get_ports {ddr4_sdram_c0_dqs_t[1]}]
set_property PACKAGE_PIN BC26 [get_ports {ddr4_sdram_c0_dqs_c[1]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_t2 [get_ports {ddr4_sdram_c0_dqs_t[2]}]
set_property PACKAGE_PIN BD28 [get_ports {ddr4_sdram_c0_dqs_t[2]}]
set_property PACKAGE_PIN BD29 [get_ports {ddr4_sdram_c0_dqs_c[2]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_t3 [get_ports {ddr4_sdram_c0_dqs_t[3]}]
set_property PACKAGE_PIN BD26 [get_ports {ddr4_sdram_c0_dqs_t[3]}]
set_property PACKAGE_PIN BE26 [get_ports {ddr4_sdram_c0_dqs_c[3]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_t4 [get_ports {ddr4_sdram_c0_dqs_t[4]}]
set_property PACKAGE_PIN BB35 [get_ports {ddr4_sdram_c0_dqs_t[4]}]
set_property PACKAGE_PIN BB36 [get_ports {ddr4_sdram_c0_dqs_c[4]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_t5 [get_ports {ddr4_sdram_c0_dqs_t[5]}]
set_property PACKAGE_PIN BC31 [get_ports {ddr4_sdram_c0_dqs_t[5]}]
set_property PACKAGE_PIN BD31 [get_ports {ddr4_sdram_c0_dqs_c[5]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_t6 [get_ports {ddr4_sdram_c0_dqs_t[6]}]
set_property PACKAGE_PIN AV33 [get_ports {ddr4_sdram_c0_dqs_t[6]}]
set_property PACKAGE_PIN AW33 [get_ports {ddr4_sdram_c0_dqs_c[6]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_t7 [get_ports {ddr4_sdram_c0_dqs_t[7]}]
set_property PACKAGE_PIN BA32 [get_ports {ddr4_sdram_c0_dqs_t[7]}]
set_property PACKAGE_PIN BA33 [get_ports {ddr4_sdram_c0_dqs_c[7]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_t8 [get_ports {ddr4_sdram_c0_dqs_t[8]}]
set_property PACKAGE_PIN AM31 [get_ports {ddr4_sdram_c0_dqs_t[8]}]
set_property PACKAGE_PIN AM32 [get_ports {ddr4_sdram_c0_dqs_c[8]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_t9 [get_ports {ddr4_sdram_c0_dqs_t[9]}]
set_property PACKAGE_PIN AP30 [get_ports {ddr4_sdram_c0_dqs_t[9]}]
set_property PACKAGE_PIN AP31 [get_ports {ddr4_sdram_c0_dqs_c[9]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_t10 [get_ports {ddr4_sdram_c0_dqs_t[10]}]
set_property PACKAGE_PIN AL28 [get_ports {ddr4_sdram_c0_dqs_t[10]}]
set_property PACKAGE_PIN AL29 [get_ports {ddr4_sdram_c0_dqs_c[10]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_t11 [get_ports {ddr4_sdram_c0_dqs_t[11]}]
set_property PACKAGE_PIN AR30 [get_ports {ddr4_sdram_c0_dqs_t[11]}]
set_property PACKAGE_PIN AT30 [get_ports {ddr4_sdram_c0_dqs_c[11]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_t12 [get_ports {ddr4_sdram_c0_dqs_t[12]}]
set_property PACKAGE_PIN AU29 [get_ports {ddr4_sdram_c0_dqs_t[12]}]
set_property PACKAGE_PIN AU30 [get_ports {ddr4_sdram_c0_dqs_c[12]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_t13 [get_ports {ddr4_sdram_c0_dqs_t[13]}]
set_property PACKAGE_PIN AY27 [get_ports {ddr4_sdram_c0_dqs_t[13]}]
set_property PACKAGE_PIN AY28 [get_ports {ddr4_sdram_c0_dqs_c[13]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_t14 [get_ports {ddr4_sdram_c0_dqs_t[14]}]
set_property PACKAGE_PIN BE35 [get_ports {ddr4_sdram_c0_dqs_t[14]}]
set_property PACKAGE_PIN BE36 [get_ports {ddr4_sdram_c0_dqs_c[14]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_t15 [get_ports {ddr4_sdram_c0_dqs_t[15]}]
set_property PACKAGE_PIN BE31 [get_ports {ddr4_sdram_c0_dqs_t[15]}]
set_property PACKAGE_PIN BE32 [get_ports {ddr4_sdram_c0_dqs_c[15]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_t16 [get_ports {ddr4_sdram_c0_dqs_t[16]}]
set_property PACKAGE_PIN BE38 [get_ports {ddr4_sdram_c0_dqs_t[16]}]
set_property PACKAGE_PIN BF38 [get_ports {ddr4_sdram_c0_dqs_c[16]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_t17 [get_ports {ddr4_sdram_c0_dqs_t[17]}]
set_property PACKAGE_PIN BF39 [get_ports {ddr4_sdram_c0_dqs_t[17]}]
set_property PACKAGE_PIN BF40 [get_ports {ddr4_sdram_c0_dqs_c[17]}]

set_property BOARD_PART_PIN c0_ddr4_odt0 [get_ports ddr4_sdram_c0_odt]
set_property PACKAGE_PIN AP34 [get_ports ddr4_sdram_c0_odt]
set_property BOARD_PART_PIN c0_ddr4_reset_n [get_ports ddr4_sdram_c0_reset_n]
set_property DRIVE 8 [get_ports ddr4_sdram_c0_reset_n]
set_property IOSTANDARD LVCMOS12 [get_ports ddr4_sdram_c0_reset_n]
set_property PACKAGE_PIN AU31 [get_ports ddr4_sdram_c0_reset_n]
set_property BOARD_PART_PIN c0_ddr4_parity [get_ports ddr4_sdram_c0_par]
set_property PACKAGE_PIN AU36 [get_ports ddr4_sdram_c0_par]
set_property BOARD_PART_PIN default_300mhz_clk0_n [get_ports default_300mhz_clk0_clk_n]
set_property DQS_BIAS TRUE [get_ports default_300mhz_clk0_clk_n]
set_property IOSTANDARD LVDS [get_ports default_300mhz_clk0_clk_n]
set_property BOARD_PART_PIN default_300mhz_clk0_p [get_ports default_300mhz_clk0_clk_p]
set_property DQS_BIAS TRUE [get_ports default_300mhz_clk0_clk_p]
set_property IOSTANDARD LVDS [get_ports default_300mhz_clk0_clk_p]
set_property PACKAGE_PIN AY37 [get_ports default_300mhz_clk0_clk_p]
set_property PACKAGE_PIN AY38 [get_ports default_300mhz_clk0_clk_n]
set_property BOARD_PART_PIN CPU_RESET [get_ports resetn]
set_property IOSTANDARD LVCMOS12 [get_ports resetn]
set_property PACKAGE_PIN AL20 [get_ports resetn]


####################################################################################
# Constraints from file : 'design_cmac_auto_cc_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "design_cmac_auto_cc_0"
###############################################################################################################
#
# This component is not configured to perform asynchronous clock-domain-crossing.
# No timing core-level constraints are needed.
# (Synchronous clock-domain-crossings, if any, remain covered by your system-level PERIOD constraints.)





####################################################################################
# Constraints from file : 'design_cmac_microblaze_0_axi_intc_0_clocks.xdc'
####################################################################################

# file: design_cmac_microblaze_0_axi_intc_0_clocks.xdc
# (c) Copyright 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.


####################################################################################
# Constraints from file : 'design_cmac_mdm_1_0.xdc'
####################################################################################

# file: design_cmac_mdm_1_0.xdc
# (c) Copyright 2013-2022 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance design_cmac_i/mdm_1/U0
create_clock -period 33.333 [get_pins Use*.BSCAN*/*/INTERNAL_TCK]
create_generated_clock -source [get_pins Use*.BSCAN*/*/INTERNAL_TCK] -divide_by 2 [get_pins Use*.BSCAN*/*/UPDATE]
create_generated_clock -source [get_pins Use*.BSCAN*/*/INTERNAL_TCK] -divide_by 1 [get_pins Use*.BSCAN*/*/DRCK]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins Use*.BSCAN*/*/INTERNAL_TCK]]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins Use*.BSCAN*/*/UPDATE]]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins Use*.BSCAN*/*/DRCK]]
set_input_delay -clock [get_clocks -of_objects [get_pins Use*.BSCAN*/*/DRCK]] 1.000 [get_pins Use*.BSCAN*/*/INTERNAL_TDI]

set_property USER_SLR_ASSIGNMENT SLR1 [get_cells -filter IS_PRIMITIVE==0 -hierarchical *]

create_waiver -type CDC -id {CDC-10} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C] -timestamp "Fri Jun 14 14:18:33 GMT 2024"

# Methodology waivers for internal BSCAN clock constraints
create_waiver -type METHODOLOGY -id {TIMING-54} -user "mdm" -desc "Avoid warning for valid DRCK clock constraint" -tags "12436" -scope -internal -objects [get_clocks -quiet -of_objects [get_pins Use*.BSCAN*/*/DRCK]] -timestamp "Fri Jun 14 14:18:33 GMT 2024"
create_waiver -type METHODOLOGY -id {TIMING-54} -user "mdm" -desc "Avoid warning for valid UPDATE clock constraint" -tags "12436" -scope -internal -objects [get_clocks -quiet -of_objects [get_pins Use*.BSCAN*/*/UPDATE]] -timestamp "Fri Jun 14 14:18:33 GMT 2024"

# Waivers for serial debug interface
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion*reg*/*] -timestamp "Fri Jun 14 14:18:33 GMT 2024"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D] -timestamp "Fri Jun 14 14:18:33 GMT 2024"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D] -timestamp "Fri Jun 14 14:18:33 GMT 2024"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D] -timestamp "Fri Jun 14 14:18:33 GMT 2024"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.*sample*_reg*/*] -timestamp "Fri Jun 14 14:18:33 GMT 2024"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.*count_reg*/*] -timestamp "Fri Jun 14 14:18:33 GMT 2024"
create_waiver -type CDC -id {CDC-13} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C] -timestamp "Fri Jun 14 14:18:33 GMT 2024"
create_waiver -type CDC -id {CDC-15} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion*reg*/*] -timestamp "Fri Jun 14 14:18:33 GMT 2024"
create_waiver -type CDC -id {CDC-15} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.*count_reg*/*] -timestamp "Fri Jun 14 14:18:33 GMT 2024"

# Waivers for BSCAN
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[*]/CE}] -timestamp "Fri Jun 14 14:18:33 GMT 2024"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/*] -timestamp "Fri Jun 14 14:18:33 GMT 2024"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[*]/D}] -timestamp "Fri Jun 14 14:18:33 GMT 2024"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[*]/*}] -timestamp "Fri Jun 14 14:18:33 GMT 2024"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[*]/CE}] -timestamp "Fri Jun 14 14:18:33 GMT 2024"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/CE] -timestamp "Fri Jun 14 14:18:33 GMT 2024"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/CE] -timestamp "Fri Jun 14 14:18:33 GMT 2024"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[*]/CE}] -timestamp "Fri Jun 14 14:18:33 GMT 2024"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[*]/C}] -timestamp "Fri Jun 14 14:18:33 GMT 2024"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D}] -timestamp "Fri Jun 14 14:18:33 GMT 2024"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C] -timestamp "Fri Jun 14 14:18:33 GMT 2024"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[*]/C}] -timestamp "Fri Jun 14 14:18:33 GMT 2024"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MDM_Core_I1/Use_BSCAN.Config_Reg_reg*/D] -timestamp "Fri Jun 14 14:18:33 GMT 2024"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[*]/D}] -timestamp "Fri Jun 14 14:18:33 GMT 2024"
create_waiver -type CDC -id {CDC-2} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MDM_Core_I1/Use_BSCAN.PORT_Selector*_reg[*]/CE}] -timestamp "Fri Jun 14 14:18:33 GMT 2024"
create_waiver -type CDC -id {CDC-2} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MDM_Core_I1/Use_BSCAN.Config_Reg_reg[*]/D}] -timestamp "Fri Jun 14 14:18:33 GMT 2024"
create_waiver -type CDC -id {CDC-2} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MDM_Core_I1/Use_BSCAN.Config_Reg_reg*/D] -timestamp "Fri Jun 14 14:18:33 GMT 2024"
create_waiver -type CDC -id {CDC-4} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[*]/D}] -timestamp "Fri Jun 14 14:18:33 GMT 2024"
create_waiver -type CDC -id {CDC-7} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE] -timestamp "Fri Jun 14 14:18:33 GMT 2024"
create_waiver -type CDC -id {CDC-7} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MDM_Core_I1/Use_BSCAN.Config_Reg_reg[*]/*}] -timestamp "Fri Jun 14 14:18:33 GMT 2024"
create_waiver -type CDC -id {CDC-7} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[*]/*}] -timestamp "Fri Jun 14 14:18:33 GMT 2024"
create_waiver -type CDC -id {CDC-7} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C] -timestamp "Fri Jun 14 14:18:33 GMT 2024"
create_waiver -type CDC -id {CDC-8} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MDM_Core_I1/Use_BSCAN.Config_Reg_reg*/CLR] -timestamp "Fri Jun 14 14:18:33 GMT 2024"
create_waiver -type CDC -id {CDC-10} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MDM_Core_I1/Use_BSCAN.PORT_Selector*_reg[*]/*}] -timestamp "Fri Jun 14 14:18:33 GMT 2024"
create_waiver -type CDC -id {CDC-10} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MDM_Core_I1/Use_BSCAN.Config_Reg_reg*/D] -timestamp "Fri Jun 14 14:18:33 GMT 2024"
create_waiver -type CDC -id {CDC-10} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MDM_Core_I1/Use_BSCAN.Config_Reg_reg*/CLR] -timestamp "Fri Jun 14 14:18:33 GMT 2024"
create_waiver -type CDC -id {CDC-11} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MDM_Core_I1/Use_BSCAN.Config_Reg_reg*/*] -timestamp "Fri Jun 14 14:18:33 GMT 2024"
create_waiver -type CDC -id {CDC-11} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MDM_Core_I1/Use_BSCAN.PORT_Selector*_reg[*]/*}] -timestamp "Fri Jun 14 14:18:33 GMT 2024"
create_waiver -type CDC -id {CDC-13} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDO] -timestamp "Fri Jun 14 14:18:33 GMT 2024"
create_waiver -type CDC -id {CDC-13} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TDI] -timestamp "Fri Jun 14 14:18:33 GMT 2024"
create_waiver -type CDC -id {CDC-13} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MDM_Core_I1/Use_BSCAN.Config_Reg_reg*/D] -timestamp "Fri Jun 14 14:18:33 GMT 2024"
create_waiver -type CDC -id {CDC-13} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C] -timestamp "Fri Jun 14 14:18:33 GMT 2024"
create_waiver -type CDC -id {CDC-13} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[*]/C}] -timestamp "Fri Jun 14 14:18:33 GMT 2024"
create_waiver -type CDC -id {CDC-15} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[*]/D}] -timestamp "Fri Jun 14 14:18:33 GMT 2024"
create_waiver -type CDC -id {CDC-15} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D] -timestamp "Fri Jun 14 14:18:33 GMT 2024"
create_waiver -type CDC -id {CDC-15} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D] -timestamp "Fri Jun 14 14:18:33 GMT 2024"
create_waiver -type CDC -id {CDC-15} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C] -timestamp "Fri Jun 14 14:18:33 GMT 2024"
create_waiver -type CDC -id {CDC-15} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MDM_Core_I1/Use_BSCAN.PORT_Selector*_reg[*]/*}] -timestamp "Fri Jun 14 14:18:33 GMT 2024"
create_waiver -type CDC -id {CDC-15} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[*]/D}] -timestamp "Fri Jun 14 14:18:33 GMT 2024"


####################################################################################
# Constraints from file : 'design_cmac_axi_quad_spi_0_0_clocks.xdc'
####################################################################################

# file: design_cmac_axi_quad_spi_0_0.xdc
# (c) Copyright 2009 - 2012 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.




# Set max delay on cross clock domain path for Block/Distributed RAM based FIFO









####################################################################################
# Constraints from file : 'design_cmac_xdma_0_0_pcie4_ip_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'design_cmac_xdma_0_0_pcie4_ip_late.xdc'
####################################################################################

##-----------------------------------------------------------------------------
##
## (c) Copyright 2012-2012 Xilinx, Inc. All rights reserved.
##
## This file contains confidential and proprietary information
## of Xilinx, Inc. and is protected under U.S. and
## international copyright and other intellectual property
## laws.
##
## DISCLAIMER
## This disclaimer is not a license and does not grant any
## rights to the materials distributed herewith. Except as
## otherwise provided in a valid license issued to you by
## Xilinx, and to the maximum extent permitted by applicable
## law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
## WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
## AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
## BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
## INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
## (2) Xilinx shall not be liable (whether in contract or tort,
## including negligence, or under any other theory of
## liability) for any loss or damage of any kind or nature
## related to, arising under or in connection with these
## materials, including for any direct, or any indirect,
## special, incidental, or consequential loss or damage
## (including loss of data, profits, goodwill, or any type of
## loss or damage suffered as a result of any action brought
## by a third party) even if such damage or loss was
## reasonably foreseeable or Xilinx had been advised of the
## possibility of the same.
##
## CRITICAL APPLICATIONS
## Xilinx products are not designed or intended to be fail-
## safe, or for use in any application requiring fail-safe
## performance, such as life-support or safety devices or
## systems, Class III medical devices, nuclear facilities,
## applications related to the deployment of airbags, or any
## other applications that could lead to death, personal
## injury, or severe property or environmental damage
## (individually and collectively, "Critical
## Applications"). Customer assumes the sole risk and
## liability of any use of Xilinx products in Critical
## Applications, subject only to applicable laws and
## regulations governing limitations on product liability.
##
## THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
## PART OF THIS FILE AT ALL TIMES.
##
##-----------------------------------------------------------------------------
##
## Project    : UltraScale+ FPGA PCI Express v4.0 Integrated Block
## File       : design_cmac_xdma_0_0_pcie4_ip_late.xdc
## Version    : 1.3
##-----------------------------------------------------------------------------
#
# This constraints file contains ASYNC clock grouping and processed late after OOC and IP Level XDC files.
#
#
###############################################################################
# ASYNC CLOCK GROUPINGS
###############################################################################
current_instance -quiet
current_instance design_cmac_i/xdma_0/inst/pcie4_ip_i/inst
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]] -group [get_clocks -of_objects [get_pins design_cmac_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O]]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins design_cmac_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O]] -group [get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]]
#
#create_waiver -type METHODOLOGY -id {TIMING-1} -desc "SAFELYcanIGNORE"
#create_waiver -type METHODOLOGY -id {TIMING-3} -desc "SAFELYcanIGNORE"
#create_waiver -type METHODOLOGY -id {TIMING-9} -desc "SAFELYcanIGNORE"
#
create_waiver -type METHODOLOGY -id {TIMING-3} -user "pcie4_uscale_plus" -desc "added waiver as TXOUTCLK period is intentionally overriding as DRP ports used to change the configuration/speed dynamically in runtime" -tags "1015842" -scope -internal -objects [get_pins -hierarchical -filter {NAME =~ *gen_channel_container[31].*gen_gtye4_channel_inst[3].GT*E4_CHANNEL_PRIM_INST/TXOUTCLK}] -timestamp "Fri Jun 14 14:18:36 GMT 2024"
#
create_waiver -type METHODOLOGY -id {TIMING-1} -user "pcie4_uscale_plus" -desc "added waiver as TXOUTCLK period is intentionally overriding as DRP ports used to change the configuration/speed dynamically in runtime" -tags "1015842" -scope -internal -objects [get_pins -hierarchical -filter {NAME =~ *gen_channel_container[31].*gen_gtye4_channel_inst[3].GT*E4_CHANNEL_PRIM_INST/TXOUTCLK}] -timestamp "Fri Jun 14 14:18:36 GMT 2024"
#
create_waiver -type METHODOLOGY -id {TIMING-3} -user "pcie4_uscale_plus" -desc "added waiver for int clock BUFG_GT usecase and this clock will be used for small portion of the logic before perst is deasserted/removed" -tags "1015842" -scope -internal -objects [get_pins -filter REF_PIN_NAME=~*O -of_objects [get_cells -hierarchical -filter {NAME =~ *phy_clk_i/bufg_gt_intclk}]] -timestamp "Fri Jun 14 14:18:36 GMT 2024"


####################################################################################
# Constraints from file : 'xpm_cdc_async_rst.tcl'
####################################################################################

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/m01_nodes/m01_r_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/m00_nodes/m00_w_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/m00_nodes/m00_r_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s02_nodes/s02_w_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s02_nodes/s02_w_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s02_nodes/s02_r_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s02_nodes/s02_r_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s02_nodes/s02_b_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s01_nodes/s01_r_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_cmac_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]


####################################################################################
# Constraints from file : 'xpm_cdc_gray.tcl'
####################################################################################

# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance design_cmac_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.332
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.332

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Jun 14 14:18:36 GMT 2024"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance design_cmac_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.332
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.332

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Jun 14 14:18:36 GMT 2024"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance design_cmac_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 9.996
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.332

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Jun 14 14:18:36 GMT 2024"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance design_cmac_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 9.996
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.332

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Jun 14 14:18:36 GMT 2024"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance design_cmac_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 9.996
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.332

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Jun 14 14:18:36 GMT 2024"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance design_cmac_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.332
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.332

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Jun 14 14:18:36 GMT 2024"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance design_cmac_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.332
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.332

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Jun 14 14:18:36 GMT 2024"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance design_cmac_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 9.996
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.332

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Jun 14 14:18:37 GMT 2024"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.332
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.332

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Jun 14 14:18:37 GMT 2024"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.332

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Jun 14 14:18:37 GMT 2024"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.332
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.332

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Jun 14 14:18:37 GMT 2024"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.332

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Jun 14 14:18:37 GMT 2024"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.332
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.332

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Jun 14 14:18:37 GMT 2024"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.332
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.332

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Jun 14 14:18:37 GMT 2024"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.332

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Jun 14 14:18:37 GMT 2024"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.332
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.332

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Jun 14 14:18:37 GMT 2024"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.332

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Jun 14 14:18:37 GMT 2024"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.332

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Jun 14 14:18:37 GMT 2024"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.332
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.332

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Jun 14 14:18:37 GMT 2024"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.332

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Jun 14 14:18:37 GMT 2024"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.332
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.332

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Jun 14 14:18:37 GMT 2024"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.332

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Jun 14 14:18:37 GMT 2024"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.332
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.332

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Jun 14 14:18:37 GMT 2024"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance design_cmac_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.332

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Fri Jun 14 14:18:37 GMT 2024"



####################################################################################
# Constraints from file : 'xpm_cdc_single.tcl'
####################################################################################

# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance design_cmac_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc
set_false_path -to [get_cells {syncstages_ff_reg[0]}]



####################################################################################
# Constraints from file : 'xpm_cdc_sync_rst.tcl'
####################################################################################

# Scoped constraints for xpm_cdc_srst
current_instance -quiet
current_instance design_cmac_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_srst
current_instance -quiet
current_instance design_cmac_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_srst
current_instance -quiet
current_instance design_cmac_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_srst
current_instance -quiet
current_instance design_cmac_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]



####################################################################################
# Constraints from file : 'xpm_fifo_rst.tcl'
####################################################################################


current_instance -quiet
current_instance design_cmac_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_obj [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]



current_instance -quiet
current_instance design_cmac_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_obj [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]



####################################################################################
# Constraints from file : 'xpm_memory_xdc.tcl'
####################################################################################

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {design_cmac_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {design_cmac_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {design_cmac_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {design_cmac_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i2 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i2 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i2 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {design_cmac_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i3 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i3 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i3 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {design_cmac_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {design_cmac_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory}
set _xlnx_shared_i4 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i4 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i4 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {design_cmac_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i5 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i5 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i5 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {design_cmac_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory}
set _xlnx_shared_i6 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i6 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i6 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {design_cmac_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory}
set _xlnx_shared_i7 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i7 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i7 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {design_cmac_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i8 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i8 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i8 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {design_cmac_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory}
set _xlnx_shared_i9 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i9 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i9 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory


# Vivado Generated miscellaneous constraints 

#revert back to original instance
current_instance -quiet
