*---------------------------------------------------------------------*
*               Copyright(c) Synopsys, Inc.                           *
*     All Rights reserved - Unpublished -rights reserved under        *
*     the Copyright laws of the United States of America.             *
*                                                                     *
*  U.S. Patents: 7,093,156 B1 and 7,406,620 B2 (and more pending).    *
*                                                                     *
*  This file includes the Confidential information of Synopsys, Inc.  *
*  and GLOBALFOUNDRIES.                                               *
*  The receiver of this Confidential Information shall not disclose   *
*  it to any third party and shall protect its confidentiality by     *
*  using the same degree of care, but not less than a reasonable      *
*  degree of care, as the receiver uses to protect receiver's own     *
*  Confidential Information.                                          *
*  Licensee acknowledges and agrees that all output generated for     *
*  Licensee by Synopsys, Inc. as described in the pertinent Program   *
*  Schedule(s), or generated by Licensee through use of any Compiler  *
*  licensed hereunder contains information that complies with the     *
*  Virtual Component Identification Physical Tagging Standard (VCID)  *
*  as maintained by the Virtual Socket Interface Alliance (VSIA).     *
*  Such information may be expressed in GDSII Layer 63 or other such  *
*  layer designated by the VSIA, hardware definition languages, or    *
*  other formats.  Licensee is not authorized to alter or change any  *
*  such information.                                                  *
*---------------------------------------------------------------------*
*                                                                     *
*  Built for linux64 and running on linux64.                          *
*                                                                     *
*  Software           : Rev: S-2021.09-SP1                            *
*  Library Format     : Rev: 1.05.00                                  *
*  Compiler Name      : gf22nsd41p11s1dcl02msa04p1                    *
*  Platform           : Linux3.10.0-957.5.1.el7.x86_64                *
*                     : #1 SMP Wed Dec 19 10:46:58 EST 2018x86_64     *
*  Date of Generation : Mon May 23 14:02:19 CEST 2022                 *
*                                                                     *
*---------------------------------------------------------------------*
*    --------------------------------------------------------------    *
*                        Template Revision : 6.2.5                     *
*    --------------------------------------------------------------    *
*                 Combined Datasheet for all PVT corners             *
***********************************************************************
*         SiWare Automotive Grade 1 Single Port High Density and Performance Leakage Control SRAM 2M Sync (Rev A04P1)     *
*         Technology: GLOBALFOUNDRIES 22nm FD SOI P-Optional Vt/Cell Std Vt  CMOS Process       *
***********************************************************************
* WARNING: Cycle time (Tcc*), CLK to Output Q delay (Tcq*) and Address Setup time (Tac) *
* values in this datasheet, have been modified as per the user specified slew/load index *
* ds_index_clock_slew = 1, ds_index_signal_slew = 1, ds_index_output_load = 1 *
***********************************************************************

 
Memory Name                        : SNPS_SP_HD_8Kx128
Memory Size                        : 8192 words x 128 bits
Column Mux Option                  : 8
Number Of Banks                    : 4
Operating Frequency range          : 740-1212 Mhz
Memory Area                        : 273.1200 x 613.7110 = 167616.7483 square microns
Routing Blockage Area              : 273.4000 x 613.9910 = 167865.1394 square microns
Memory Transistor Count            : 6610080.0
BIST Muxes & Comparator            : No
Scan Chains, SWT & Pipeline        : No
Process Compensation               : No
Redundancy                         : No
Low leakage                        : Yes
Bit-write                          : No
Timing Mode                        : RM3
Self time bypass mode              : Yes
center_decode                      : True
Periphery_Vt                       : ULTRALOW
Bitcell Area                       : 0.1232 square microns
Dual Rail                          : No
Power Gating                       : No
ME Gating                          : No
Bias Control                       : Yes
Periphery Off Mode                 : No
Half word enable Mode              : No





 Symbol

                              _____________________________
                             |                             |
                         ----|ADRi                         |
                         ----|Di                           |
                         ----|WE                           |
                         ----|ME                           |
                         ----|CLK                          |
                         ----|TEST1                        |
                         ----|TEST_RNM                     |
                         ----|RME                          |
                             |                           Qi|---
                         ----|RMi                          |
                         ----|WAi                          |
                         ----|WPULSEi                      |
                         ----|LS                           |
                         ----|BC0                          |
                         ----|BC1                          |
                         ----|BC2                          |
                             |_____________________________|





Memory Compiler Features:
=========================
     1) Periphery Vt option:
           Compiler has periphery_Vt options to select different Vt devices for periphery. 
           These choices allow the user to tradeoff between performance and leakage. 
           
     2) Dynamic Voltage and Frequency Scaling support:
           Foundry specified VDDMIN supported (0.59V), (license needed).
           
     3) Process sigma Based Characterization:
           Performance settings based on process sigma variation & number
           of on-chip memory instances.
           
     4) Compiler Modes:
           Compile time option to select between different Compiler modes given below.
           LT       : ASAP (bare bone memory)
           LR       : LT + Redundancy
           IT-Lite  : LT + Scan chains + SWT + Pipeline
           ST-Lite  : LR + Scan chains + SWT + Pipeline
           IT       : IT-Lite + BIST Muxes + Comparator
           ST       : ST-Lite + BIST Muxes + Comparator
     5) BIST interface:
           Integrated test logic to facilitate at-speed memory BIST & high-speed
           scan testing.
           
     6) Bit-write feature:
           User can selectively write to individual bits during a memory write
           cycle.
           


Port Name     Pin Capacitance   Description 
---------     ---------------   -----------

Output Ports:

Q  [127:0]       0.003 pf      Data Output bus. It outputs the contents of
                               the memory location addressed by the Address
                               Input signals.





Input Ports:

ADR  [12:0]      0.002 pf      Address Input. This Address input port is
                               used to address the location to be written
                               during the write cycle and read during 
                               the read cycle

D  [127:0]       0.001 pf      Data Input. The data input bus used to write
                               the data into the memory location specified
                               by address input port during the write cycle.

WE               0.002 pf      Write Enable Input. When the Write Enable
                               input is Logic High, the memory is in
                               the write cycle.When the Write enable is
                               Logic Low , the memory is in the Read Cycle.

ME               0.002 pf      Memory enable input. When the memory enable
                               input is Logic High,the memory is enabled
                               and read/write operations can be performed.
                               When memory Enable input is logic Low ,
                               the memory is deactivated.

CLK              0.002 pf      Clock Input. This is the external clock for
                               the memory.

TEST1            0.003 pf      IT IS STRONGLY RECOMMENDED TO HAVE THESE PINS 
                               CONTROLLABLE IN SILICON BY SOFTWARE/FIRMWARE!
                               IT CAN BE VERY BENEFICIAL FOR OVERALL PRODUCTION OR TEST.
                              
                               Test pin to bypass self-timed circuit.The
                               external clock controls the read and write
                               control signals.

TEST_RNM         0.003 pf      IT IS STRONGLY RECOMMENDED TO HAVE THESE PINS 
                               CONTROLLABLE IN SILICON BY SOFTWARE/FIRMWARE!
                               IT CAN BE VERY BENEFICIAL FOR OVERALL PRODUCTION OR TEST.
                              
                               When this pin is high Memory will go in idle state
                               and bit-lines are pre-charged high. 
                               Atpg mode should be turned off in this mode. 

RME              0.003 pf      IT IS STRONGLY RECOMMENDED TO HAVE THESE PINS 
                               CONTROLLABLE IN SILICON BY SOFTWARE/FIRMWARE!
                               IT CAN BE VERY BENEFICIAL FOR OVERALL PRODUCTION OR TEST.
                              
                               Read-Write margin Enable Input.This selects 
                               between the default Read-Write margin setting, and the 
                               external pin Read-Write margin setting.

RM  [3:0]        0.002 pf      IT IS STRONGLY RECOMMENDED TO HAVE THESE PINS 
                               CONTROLLABLE IN SILICON BY SOFTWARE/FIRMWARE!
                               IT CAN BE VERY BENEFICIAL FOR OVERALL PRODUCTION OR TEST.
                              
                               Read-Write margin Input. This input is used for
                               setting the Read-Write margin. It programs the
                               sense amp differential setting and allows
                               the trade off between speed and robustness.
     
                               RM[3:0] = 4'b0000 is the slowest possible mode of
                               operation for the memory. This setting is required
                               for RM0 operation.
     
                               RM[3:0] values control access time & cycle time of
                               the memory. Refer to the timing table for more
                               details.
     

WA  [1:0]        0.005 pf      IT IS STRONGLY RECOMMENDED TO HAVE THESE PINS 
                               CONTROLLABLE IN SILICON BY SOFTWARE/FIRMWARE!
                               IT CAN BE VERY BENEFICIAL FOR OVERALL PRODUCTION OR TEST.
                              
                               WA[1] Write assist enable pin (Active High). 
     
                               WA[0:0] Write Assist pin to control negative voltage 
                               on SRAM bitline. 

WPULSE  [2:0]    0.002 pf      IT IS STRONGLY RECOMMENDED TO HAVE THESE PINS 
                               CONTROLLABLE IN SILICON BY SOFTWARE/FIRMWARE!
                               IT CAN BE VERY BENEFICIAL FOR OVERALL PRODUCTION OR TEST.
                              
                               Write Assist Pulse to control pulse width of negative voltage 
                               on SRAM bitline. 

LS               0.005 pf      Light Sleep Input. When this pin is active
                               then memory goes into low leakage mode,
                               there is no change in the output state.

BC0              0.002 pf      Biasing bypass input pin, setting BC0 to a
                               'logic 1' bypasses the array bias in Light sleep mode.

BC1              0.001 pf      Biasing Level Adjust Input. Its setting gives a
                               smaller value of rise on vss-core voltage to give
                               enough head room for retention. This setting is
                               recommended for Vnom -10% to Vmax.

BC2              0.001 pf      Biasing Level Adjust Input. Its setting gives a
                               higher value of rise on vss-core voltage to give
                               enough head room for retention. This setting is 
                               recommended for Vnom to Vmax.





PIN CAPACITANCE
===============

#=================+====================+==============================+==============================#
#Pin Name         |tt0p8v25c_0p8v_0v_0v|ssg_fcmax0p72v125c_0p72v_0v_0v|ssg_fcmax0p72vn40c_0p72v_0v_0v#
#=================+====================+==============================+==============================#
#ADR  [12:0]      |0.001552            |0.001700                      |0.001718                      #
#-----------------+--------------------+------------------------------+------------------------------#
#D  [127:0]       |0.001035            |0.001047                      |0.001036                      #
#-----------------+--------------------+------------------------------+------------------------------#
#WE               |0.001588            |0.001737                      |0.001752                      #
#-----------------+--------------------+------------------------------+------------------------------#
#ME               |0.001559            |0.001652                      |0.001666                      #
#-----------------+--------------------+------------------------------+------------------------------#
#CLK              |0.002459            |0.002434                      |0.002506                      #
#-----------------+--------------------+------------------------------+------------------------------#
#TEST1            |0.002936            |0.003177                      |0.003192                      #
#-----------------+--------------------+------------------------------+------------------------------#
#TEST_RNM         |0.003453            |0.003619                      |0.003666                      #
#-----------------+--------------------+------------------------------+------------------------------#
#RME              |0.003044            |0.003168                      |0.003196                      #
#-----------------+--------------------+------------------------------+------------------------------#
#RM  [3:0]        |0.001808            |0.001942                      |0.001952                      #
#-----------------+--------------------+------------------------------+------------------------------#
#WA  [1:0]        |0.004976            |0.005098                      |0.005305                      #
#-----------------+--------------------+------------------------------+------------------------------#
#WPULSE  [2:0]    |0.001564            |0.001764                      |0.001778                      #
#-----------------+--------------------+------------------------------+------------------------------#
#LS               |0.004958            |0.005290                      |0.005335                      #
#-----------------+--------------------+------------------------------+------------------------------#
#BC0              |0.001808            |0.001942                      |0.001952                      #
#-----------------+--------------------+------------------------------+------------------------------#
#BC1              |0.000890            |0.000923                      |0.000944                      #
#-----------------+--------------------+------------------------------+------------------------------#
#BC2              |0.000890            |0.000923                      |0.000944                      #
#=================+====================+==============================+==============================#

Note: The above capacitance values are in "pf"



Logic Truth Table (Memory Function Truth Table)
===============================================

#============+===+==+==+========+==========#
# Function   |CLK|ME|WE|D       |Q         #
#============+===+==+==+========+==========#
# Idle       |L  |X |X |X       |Q-1       #
#------------+---+--+--+--------+----------#
# Disabled   |H  |L |X |X       |Q-1       #
#------------+---+--+--+--------+----------#
# Read       |H  |H |L |X       |Q         #
#------------+---+--+--+--------+----------#
# Write      |H  |H |H |Data-in |Q-1       #
#============+===+==+==+========+==========#


Q-1 :  Remain the same state from previous cycle
Q   :  Output with no clk latency

*   The status of test signals for the above truth table is
*   TEST1=L

Logic Truth Table(Power Mode)
=============================

#===============+======+=====+=====+====+==================================#
# Mode          |ME    |LS   |BC0  |Q   |Comments                          #
#===============+======+=====+=====+====+==================================#
# Normal        |0/1   |0    |0    |Q-1 |Normal mode                       #
#---------------+------+-----+-----+----+----------------------------------#
# Light Sleep   |0/1   |1    |0/1  |Q-1 |Xdec power gate,source bias       #
#===============+======+=====+=====+====+==================================#

Note : 
Q-1 = Memory output remains the same state from previous cycle. 



BC0/1/2 Truth Table
===================

#=====================================================+=======+=======+=======+=====#
# Mode                                                |BC0    |BC1    |BC2    |LS   #
#=====================================================+=======+=======+=======+=====#
# Normal Mode                                         |0/1    |0/1    |0/1    |0    #
#-----------------------------------------------------+-------+-------+-------+-----#
# Non recommended, Debug mode                         |0      |0      |0      |1    #
#-----------------------------------------------------+-------+-------+-------+-----#
# LS with Array Bias(recommended for Vnom-10% to Vmax)|0      |1      |0      |1    #
#-----------------------------------------------------+-------+-------+-------+-----#
# LS with Array Bias(recommended for Vnom to Vmax)    |0      |0      |1      |1    #
#-----------------------------------------------------+-------+-------+-------+-----#
# Non recommended, Debug mode                         |0      |1      |1      |1    #
#-----------------------------------------------------+-------+-------+-------+-----#
# LS without Array Bias                               |1      |0/1    |0/1    |1    #
#=====================================================+=======+=======+=======+=====#


Minimum Voltage allowed for different RM modes
==============================================

#=========+================+===========#
# Mode    | RM[3:0]        | VMIN (V)  #
#=========+================+===========#
# RM5     | 0111/0110/0101 | 0.81      #
#---------+----------------+-----------#
# RM4     | 0100           | 0.81      #
#---------+----------------+-----------#
# RM3     | 0011           | 0.72      #
#---------+----------------+-----------#
# RM2     | 0010           | 0.675     #
#---------+----------------+-----------#
# RM1     | 0001           | 0.63      #
#---------+----------------+-----------#
# RM0     | 0000           | 0.59      #
#=========+================+===========#

* In the above table RME = 1 for all RM modes.

Hazard Information :

Read/Write:

Mode            ME              WE              ADR             DI              Memory  Q
read            High            -               -               -               NC      Valid
write           High            -               -               -               Data-In Valid
read            High            -               -               Violation       NC      Valid
write           High            -               -               Violation       CCL     Valid
read            High            -               Violation       -               CEM     X
write           High            -               Violation       -               CEM     Valid
read            High            -               Violation       Violation       CEM     X
write           High            -               Violation       Violation       CEM     Valid
read/write      High            Violation       -               -               CCL     X
read/write      High            Violation       -               Violation       CCL     X
read/write      High            Violation       Violation       -               CEM     X
read/write      High            Violation       Violation       Violation       CEM     X
read            Violation       -               -               -               CEM     X
write           Violation       -               -               -               CEM     Valid
read/write      Low              -               -               -               NC      Valid

Clock violations:


Mode            Violation              ME          Memory  Q
read/write      Clock Cycle Width      Low/High    CEM     X
read/write      Clock High Pulse Width Low/High    CEM     X
read/write      Clock Low Pulse Width  Low/High    CEM     X


Note:
     ME   - Pin ME
     WE   - Pin WE
     DI   - Pin D
     ADR  - Pin ADR
     Q    - Pin Q
     NC   - No Change
     CCL  - Corrupt Current Location
     CEM  - Corrupt Entire Memory
     WE is High during Write Mode.
     WE is Low  during Read Mode.




 
Operating Conditions
====================

#================================+===============+=========+=========+=========+================#
# PVT corner                     |Process        |VDD      |VNW_N    |VPW_P    | Temperature(C) #
#================================+===============+=========+=========+=========+================#
# tt0p8v25c_0p8v_0v_0v           |TT             |0.8      |0        |0        |25              #
#--------------------------------+---------------+---------+---------+---------+----------------#
# ssg_fcmax0p72v125c_0p72v_0v_0v |SSG_FCMAX      |0.72     |0        |0        |125             #
#--------------------------------+---------------+---------+---------+---------+----------------#
# ssg_fcmax0p72vn40c_0p72v_0v_0v |SSG_FCMAX      |0.72     |0        |0        |-40             #
#================================+===============+=========+=========+=========+================#

 
Timing Characterization
===================

Timing tables are based on 7 input slew rates and 7 output
loads. Path delays are modeled with 7x7 tables, based upon
7 output  loads and 7 input slew rates . Setup and Hold
timing is modeled with 7x7 tables, based upon 7 clock slew
rates and 7 signal slew rates.Slew rates are measured from
30.0% to 70.0%, extrapolated to 10% to 90% of the power supply.
All timing is measured from a logic  threshold  at 50% of the
power supply.  Timing is evaluated at three timing conditions
to produce three timing libraries with worst, typical and best
case timing.

Look Up Table (7x7)
===================



PVT Corners(Vdd>=0.7V) : tt0p8v25c_0p8v_0v_0v, ssg_fcmax0p72v125c_0p72v_0v_0v, ssg_fcmax0p72vn40c_0p72v_0v_0v
#==========================+======+======+======+======+======+======+======#
#       Index              |   1  |   2  |   3  |   4  |   5  |   6  |   7  #
#==========================+======+======+======+======+======+======+======#
# Input Slope (ns)         | 0.004| 0.014| 0.028| 0.060| 0.124| 0.260| 0.540#
#--------------------------+------+------+------+------+------+------+------#
#   Output Load(pF)        | 0.001| 0.010| 0.025| 0.050| 0.075| 0.100| 0.150#
#==========================+======+======+======+======+======+======+======#


 
Read and Write Cycle Timings
============================

#==============================+==========+=========+=====================+===============================+===============================#
# Description                  |Symbol    |Condition| tt0p8v25c_0p8v_0v_0v| ssg_fcmax0p72v125c_0p72v_0v_0v| ssg_fcmax0p72vn40c_0p72v_0v_0v#
#==============================+==========+=========+=====================+===============================+===============================#
# CLK Low Cycle Width(TEST1=0) |Tcl       |   Min.  |0.081                |0.130                          |0.122                          # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# CLK Low Cycle Width(TEST1=1) |Tcltest1  |   Min.  |0.321                |0.488                          |0.456                          # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# CLK High Cycle Width(TEST1=0)|Tch       |   Min.  |0.099                |0.157                          |0.138                          # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# CLK High Cycle Width(TEST1=1)|Tchtest1  |   Min.  |1.368                |2.129                          |2.069                          # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# CLK Cycle Time(RME=0)        |Tcc       |   Min.  |0.825                |1.351                          |1.316                          # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# CLK to Q Delay(RME=0;TEST1=0)|Tcq       |   Max.  |0.742                |1.115                          |1.042                          # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# Q hold time after            |Tcqtest1x |   Min.  |0.254                |0.384                          |0.359                          #
# CLK rises (TEST1=1)          |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# Q hold time after            |Tcqx      |   Min.  |0.479                |0.736                          |0.710                          #
# CLK rises (RME=0;TEST1=0)    |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# CLK to Q Delay(TEST1=1)      |Tcqtest1  |   Max.  |0.321                |0.488                          |0.456                          # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# LS active to memory          |Tlsi      |   Max.  |0.704                |1.130                          |1.140                          #
# low-leakage state            |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# ADR  setup time              |Tac       |   Min.  |0.142                |0.200                          |0.177                          #
# before CLK rises             |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# ADR hold time                |Tcax      |   Min.  |0.080                |0.128                          |0.117                          #
# after CLK rises              |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# D[7:0]  setup time           |Td8c_l    |   Min.  |-0.072               |-0.087                         |-0.070                         #
# before CLK rises             |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# D[15:8]  setup time          |Td7c_l    |   Min.  |-0.066               |-0.081                         |-0.066                         #
# before CLK rises             |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# D[23:16]  setup time         |Td6c_l    |   Min.  |-0.052               |-0.066                         |-0.055                         #
# before CLK rises             |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# D[31:24]  setup time         |Td5c_l    |   Min.  |-0.039               |-0.049                         |-0.042                         #
# before CLK rises             |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# D[39:32]  setup time         |Td4c_l    |   Min.  |0.015                |0.025                          |0.022                          #
# before CLK rises             |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# D[47:40]  setup time         |Td3c_l    |   Min.  |0.020                |0.031                          |0.026                          #
# before CLK rises             |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# D[55:48]  setup time         |Td2c_l    |   Min.  |0.035                |0.048                          |0.037                          #
# before CLK rises             |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# D[63:56]  setup time         |Td1c_l    |   Min.  |0.047                |0.063                          |0.052                          #
# before CLK rises             |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# D[71:64]  setup time         |Td1c_h    |   Min.  |0.047                |0.063                          |0.052                          #
# before CLK rises             |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# D[79:72]  setup time         |Td2c_h    |   Min.  |0.035                |0.048                          |0.037                          #
# before CLK rises             |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# D[87:80]  setup time         |Td3c_h    |   Min.  |0.020                |0.031                          |0.026                          #
# before CLK rises             |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# D[95:88]  setup time         |Td4c_h    |   Min.  |0.015                |0.025                          |0.022                          #
# before CLK rises             |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# D[103:96]  setup time        |Td5c_h    |   Min.  |-0.039               |-0.049                         |-0.042                         #
# before CLK rises             |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# D[111:104]  setup time       |Td6c_h    |   Min.  |-0.052               |-0.066                         |-0.055                         #
# before CLK rises             |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# D[119:112]  setup time       |Td7c_h    |   Min.  |-0.066               |-0.081                         |-0.066                         #
# before CLK rises             |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# D[127:120]  setup time       |Td8c_h    |   Min.  |-0.072               |-0.087                         |-0.070                         #
# before CLK rises             |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# D[7:0] hold time             |Tcd8x_l   |   Min.  |0.174                |0.261                          |0.231                          #
# after CLK rises              |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# D[15:8] hold time            |Tcd7x_l   |   Min.  |0.172                |0.259                          |0.231                          #
# after CLK rises              |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# D[23:16] hold time           |Tcd6x_l   |   Min.  |0.166                |0.253                          |0.227                          #
# after CLK rises              |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# D[31:24] hold time           |Tcd5x_l   |   Min.  |0.157                |0.242                          |0.219                          #
# after CLK rises              |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# D[39:32] hold time           |Tcd4x_l   |   Min.  |0.110                |0.171                          |0.152                          #
# after CLK rises              |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# D[47:40] hold time           |Tcd3x_l   |   Min.  |0.108                |0.168                          |0.151                          #
# after CLK rises              |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# D[55:48] hold time           |Tcd2x_l   |   Min.  |0.102                |0.160                          |0.145                          #
# after CLK rises              |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# D[63:56] hold time           |Tcd1x_l   |   Min.  |0.092                |0.149                          |0.137                          #
# after CLK rises              |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# D[71:64] hold time           |Tcd1x_h   |   Min.  |0.092                |0.149                          |0.137                          #
# after CLK rises              |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# D[79:72] hold time           |Tcd2x_h   |   Min.  |0.102                |0.160                          |0.145                          #
# after CLK rises              |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# D[87:80] hold time           |Tcd3x_h   |   Min.  |0.108                |0.168                          |0.151                          #
# after CLK rises              |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# D[95:88] hold time           |Tcd4x_h   |   Min.  |0.110                |0.171                          |0.152                          #
# after CLK rises              |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# D[103:96] hold time          |Tcd5x_h   |   Min.  |0.157                |0.242                          |0.219                          #
# after CLK rises              |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# D[111:104] hold time         |Tcd6x_h   |   Min.  |0.166                |0.253                          |0.227                          #
# after CLK rises              |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# D[119:112] hold time         |Tcd7x_h   |   Min.  |0.172                |0.259                          |0.231                          #
# after CLK rises              |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# D[127:120] hold time         |Tcd8x_h   |   Min.  |0.174                |0.261                          |0.231                          #
# after CLK rises              |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# WE  setup time               |Twc       |   Min.  |0.095                |0.135                          |0.115                          #
# before CLK rises             |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# WE hold time                 |Tcwx      |   Min.  |0.080                |0.127                          |0.115                          #
# after CLK rises              |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# ME  setup time               |Tmc       |   Min.  |0.044                |0.070                          |0.071                          #
# before CLK rises             |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# ME hold time                 |Tcmx      |   Min.  |0.018                |0.026                          |0.024                          #
# after CLK rises              |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# TEST1  setup time            |TT1C      |   Min.  |0.153                |0.264                          |0.245                          #
# before CLK rises             |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# TEST1 hold time              |TCT1X     |   Min.  |1.438                |2.298                          |2.263                          #
# after CLK falls              |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# TEST_RNM  setup time         |Ttrnmc    |   Min.  |0.153                |0.264                          |0.245                          #
# before CLK rises             |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# TEST_RNM hold time           |Tctrnmx   |   Min.  |1.438                |2.298                          |2.263                          #
# after CLK rises              |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# RME  setup time              |Trmec     |   Min.  |0.321                |0.497                          |0.488                          #
# before CLK rises             |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# RME hold time                |Tcrmex    |   Min.  |0.002                |-0.002                         |-0.001                         #
# after CLK rises              |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# RM[2:0]  setup time          |Trmc      |   Min.  |0.321                |0.497                          |0.488                          #
# before CLK rises             |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# RM[3]  setup time            |Trm3c     |   Min.  |1.774                |2.882                          |2.398                          #
# before CLK rises             |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# RM[2:0] hold time            |Tcrmx     |   Min.  |0.002                |-0.002                         |-0.001                         #
# after CLK rises              |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# RM[3] hold time              |Tcrm3x    |   Min.  |1.438                |2.298                          |2.263                          #
# after CLK rises              |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# WA  setup time               |Twac      |   Min.  |0.008                |-0.140                         |-0.229                         #
# before CLK rises             |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# WA hold time                 |Tcwax     |   Min.  |1.438                |2.298                          |2.263                          #
# after CLK rises              |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# WPULSE  setup time           |Twpc      |   Min.  |-0.344               |-0.599                         |-0.618                         #
# before CLK rises             |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# WPULSE hold time             |Tcwpx     |   Min.  |1.438                |2.298                          |2.263                          #
# after CLK rises              |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# LS rise setup time           |Trlsc     |   Min.  |0.098                |0.148                          |0.130                          #
# before CLK rises             |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# LS fall setup time           |Tfls0c    |   Min.  |1.774                |2.882                          |2.398                          #
# before CLK rises (BC0 = 0)   |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# LS fall setup time           |Tfls1c    |   Min.  |0.242                |0.387                          |0.323                          #
# before CLK rises (BC0 = 1)   |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# LS hold time                 |Tlsx      |   Min.  |0.099                |0.157                          |0.138                          #
# after CLK rises              |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# BC0  setup time              |Tbc0c     |   Min.  |1.774                |2.882                          |2.398                          #
# before CLK rises             |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# BC1  setup time              |Tbc1c     |   Min.  |0.380                |0.643                          |0.743                          #
# before CLK rises             |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# BC2  setup time              |Tbc2c     |   Min.  |0.380                |0.643                          |0.743                          #
# before CLK rises             |          |         |                     |                               |                               # 
#------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#



Read and Write Cycle Timing based on RME & RM pins
===================================================

#===================================+====================+==================+==============+=========+=====================+===============================+===============================#
# Condition                         |Assist Pins setting |Description       |Symbol        |Condition| tt0p8v25c_0p8v_0v_0v| ssg_fcmax0p72v125c_0p72v_0v_0v| ssg_fcmax0p72vn40c_0p72v_0v_0v#
#===================================+====================+==================+==============+=========+=====================+===============================+===============================#
# RME = 1, RM[3:0] = 0111/0110/0101 |WPULSE[2:0] = 000   |CLK Cycle Time    |Tccrm5        |Min.     |0.787                |1.291                          |1.259                          #
#                                   |WA[1:0] = 01        |                  |              |         |                     |                               |                               #
#                                   |--------------------+------------------+--------------+---------+---------------------+-------------------------------+-------------------------------#
#                                   |     NA             |CLK to Q Delay    |Tcqrm5        |Max.     |0.704                |1.055                          |0.985                          #
#                                   |                    |------------------+--------------+---------+---------------------+-------------------------------+-------------------------------#
#                                   |                    |Q hold time after |Tcqrm5x       |Min.     |0.449                |0.688                          |0.664                          #
#                                   |                    |CLK rises         |              |         |                     |                               |                               #
#===================================+====================+==================+==============+=========+=====================+===============================+===============================#
# RME = 1, RM[3:0] = 0100           |WPULSE[2:0] = 000   |CLK Cycle Time    |Tccrm4        |Min.     |0.810                |1.327                          |1.292                          #
#                                   |WA[1:0] = 01        |                  |              |         |                     |                               |                               #
#                                   |--------------------+------------------+--------------+---------+---------------------+-------------------------------+-------------------------------#
#                                   |     NA             |CLK to Q Delay    |Tcqrm4        |Max.     |0.727                |1.091                          |1.017                          #
#                                   |                    |------------------+--------------+---------+---------------------+-------------------------------+-------------------------------#
#                                   |                    |Q hold time after |Tcqrm4x       |Min.     |0.467                |0.717                          |0.690                          #
#                                   |                    |CLK rises         |              |         |                     |                               |                               #
#===================================+====================+==================+==============+=========+=====================+===============================+===============================#
# RME = 1, RM[3:0] = 0011           |WPULSE[2:0] = 000   |CLK Cycle Time    |Tccrm3        |Min.     |0.825                |1.351                          |1.316                          #
#                                   |WA[1:0] = 10        |                  |              |         |                     |                               |                               #
#                                   |--------------------+------------------+--------------+---------+---------------------+-------------------------------+-------------------------------#
#                                   |     NA             |CLK to Q Delay    |Tcqrm3        |Max.     |0.742                |1.115                          |1.042                          #
#                                   |                    |------------------+--------------+---------+---------------------+-------------------------------+-------------------------------#
#                                   |                    |Q hold time after |Tcqrm3x       |Min.     |0.479                |0.736                          |0.710                          #
#                                   |                    |CLK rises         |              |         |                     |                               |                               #
#===================================+====================+==================+==============+=========+=====================+===============================+===============================#
# RME = 1, RM[3:0] = 0010           |WPULSE[2:0] = 000   |CLK Cycle Time    |Tccrm2        |Min.     |1.033                |1.651                          |1.611                          #
#                                   |WA[1:0] = 10        |                  |              |         |                     |                               |                               #
#                                   |--------------------+------------------+--------------+---------+---------------------+-------------------------------+-------------------------------#
#                                   |     NA             |CLK to Q Delay    |Tcqrm2        |Max.     |0.976                |1.500                          |1.426                          #
#                                   |                    |------------------+--------------+---------+---------------------+-------------------------------+-------------------------------#
#                                   |                    |Q hold time after |Tcqrm2x       |Min.     |0.666                |1.044                          |1.017                          #
#                                   |                    |CLK rises         |              |         |                     |                               |                               #
#===================================+====================+==================+==============+=========+=====================+===============================+===============================#
# RME = 1, RM[3:0] = 0001           |WPULSE[2:0] = 000   |CLK Cycle Time    |Tccrm1        |Min.     |1.424                |2.275                          |2.240                          #
#                                   |WA[1:0] = 11        |                  |              |         |                     |                               |                               #
#                                   |--------------------+------------------+--------------+---------+---------------------+-------------------------------+-------------------------------#
#                                   |     NA             |CLK to Q Delay    |Tcqrm1        |Max.     |1.355                |2.107                          |2.049                          #
#                                   |                    |------------------+--------------+---------+---------------------+-------------------------------+-------------------------------#
#                                   |                    |Q hold time after |Tcqrm1x       |Min.     |1.031                |1.626                          |1.613                          #
#                                   |                    |CLK rises         |              |         |                     |                               |                               #
#===================================+====================+==================+==============+=========+=====================+===============================+===============================#
# RME = 1, RM[3:0] = 0000           |WPULSE[2:0] = 000   |CLK Cycle Time    |Tccrm0        |Min.     |1.438                |2.298                          |2.263                          #
#                                   |WA[1:0] = 11        |                  |              |         |                     |                               |                               #
#                                   |--------------------+------------------+--------------+---------+---------------------+-------------------------------+-------------------------------#
#                                   |     NA             |CLK to Q Delay    |Tcqrm0        |Max.     |1.368                |2.129                          |2.069                          #
#                                   |                    |------------------+--------------+---------+---------------------+-------------------------------+-------------------------------#
#                                   |                    |Q hold time after |Tcqrm0x       |Min.     |1.054                |1.676                          |1.654                          #
#                                   |                    |CLK rises         |              |         |                     |                               |                               #
#===================================+====================+==================+==============+=========+=====================+===============================+===============================#





Note:

1.   The data in the above table are specified with no additional load
     on the output pin. To obtain Tcq timing under a specified load (CL)
     use the following equation:

     Tcq with load = Tcq + (Ktd * CL)


 Here, value of Ktd is as per the table below.

#=========================+======+=====================+===============================+===============================#
# Description             |Symbol| tt0p8v25c_0p8v_0v_0v| ssg_fcmax0p72v125c_0p72v_0v_0v| ssg_fcmax0p72vn40c_0p72v_0v_0v#
#=========================+======+=====================+===============================+===============================#
# Slope ns/pf in the      | Ktd  |0.756                |1.073                          |1.040                          #
# extrinsic delay         |      |                     |                               |                               #
#=========================+======+=====================+===============================+===============================#



2.  Memory Enable setup time and Address setup time in the above
    table have a minimum value regardless of PVT condition.

3.   Tcq in the above table is CLK to Q Delay in Functional
    mode.

4.  The timing in the above table are with TEST1=L.

5.  The timing numbers in above table are in nanoseconds


Read Cycle Timing Waveform
========================

                 |<------------- Tcc  ------------->|
                 |                                  |
    ____________ |<---- Tcl  -->  | _______________ |
 CLK            \|                |/               \|
                 \_______________/|<--- Tch  ------>|\_____________
                      |           |                 | 
                      |<- Tac   ->|                 |
     ________________ | __________|_________   _____________________ 
 ADR                 \|/          |         \|/
     ________________/|\__________|_________/|\_____________________ 
                                  |          | 
                                  |<- Tcax ->|
        |              |          |               | 
     ___|_____________ |<- Twc  ->|<- Tcwx ->| ___|_______________
 WE     |             \|          |          |/   |
        |              |\_________|_________/|    | 
        | 
        | 
        |<-------- Tmc ---------->|
        | ________________________|______________ |                    
 ME     |/                        |              \|                   
     __/|                         |<---- Tcmx --->|\__________________
                                  |<-- Tcq -->|   |                    
                |                 |<->|       |   |                    
                |                Tcqx |       |   |                    
           _____|_____________________|_______|_______________________ 
          / / / /                     |\ / \ \|/                      
 Q   ----x-x-x-x DATA VALID Q(i-1)      x-x-x-x DATA VALID Qi   
          \_\_\_\______________________/_\_/_/|\______________________ 
                | 
 

================================================================


Write Cycle Timing Waveform
==========================

                 |<------------ Tcc  -------------->|
                 |                                  | 
    ____________ |<---- Tcl  ---->| _______________ |
 CLK            \|                |/               \|
                 \_______________/|                 |\_____________ 
                      |           |                 | 
                      |<- Tac   ->|<----- Tch  ---->|
    _________________ | __________|_________   _____________________ 
 ADR                 \|/          |         \|/
    _________________/|\__________|_________/|\_____________________ 
                                  |          | 
                                  |<- Tcax ->|
                                  | 
                         _________|_________ 
 WE                    |/         |         \|
    __________________/|<- Twc  ->|<- Tcwx ->|\____________________
                                  | 
                        |<-Tdc* ->|<---->|Tcdx*
    ____________|_______|_________|______|___________________________ 
                |\ / \ \|/        |      \ \ \ \ 
 D   -------------x-x-x-x DATA VALID      x-x-x-x---------
    _____________/_\_/_/|\________|______/_/_/_/_____________________ 
           _______________________|__________________________________ 
          / / / /                                                      
 Q   ----------- DATA VALID Q(i-1)      
          \_\_\_\_________________|__________________________________  
                                  |                          
                                  | 
                |<---- Tmc  ----->|
                | ________________|______________ |            |     | 
 ME             |/                |              \|            |     |
    ____________/                 |<----Tcmx ---->|\_________________|
 
 
Note: In the above waveform
       Tdc*  = Td1c_l/Td2c_l/Td3c_l/Td4c_l/Td5c_l/Td6c_l/Td7c_l/Td8c_l/Td1c_h/Td2c_h/Td3c_h/Td4c_h/Td5c_h/Td6c_h/Td7c_h/Td8c_h
       Tcdx* = Tcd1x_l/Tcd2x_l/Tcd3x_l/Tcd4x_l/Tcd5x_l/Tcd6x_l/Tcd7x_l/Tcd8x_l/Tcd1x_h/Tcd2x_h/Tcd3x_h/Tcd4x_h/Tcd5x_h/Tcd6x_h/Tcd7x_h/Tcd8x_h


Light Sleep Mode Timing Waveform
================================
 CLK                
          |
          | ______        | ______        | ______     
          |/      \       |/      \       |/      \ 
     ____/|        \__***_/        \_____/|        \
          |               |               |            
 LS                 
      | __|__________ |   |               |             
      |/  |          \|   |               |            
   __/|   |           |\__|___|___________|_________
      |<->|           |<->|<->|           |             
      Trlsc    |      Tflsc* Tlsx         |             
      |        |                          |             
      |<-Tlsi->|                          |             
 Q                  
   ________________________________________________
  / / / /                    \ /\ / 	     \ \ \ \
 --x-x-x-x  No Change         x-x-x DATA VALID            
  \_\_\_\____________________/_\/_\__________/_/_/_/

Note:
  1. An alternate solution to avoid memory access during wake-up is to set the ME pin to 
     inactive state for at least "Tflsc*" time interval after the "LS" falling edge.
  2. Tflsc* = Tfls0c (When BC0 = 0) / Tfls1c (When BC0 = 1)
 




=====================================================================


============================================


Intrinsic Capacitance Information
==================================
#==============+==============================#
# Power Pin    |   Intrinsic Capacitance(pf)  #
#==============+==============================#
# VDD          |   167.813514                 #
#--------------+------------------------------#
# VNW_N        |   12.037378                  #
#--------------+------------------------------#
# VPW_P        |   11.680533                  #
#==============+==============================#

Note : Intrinsic Capacitance in above table is the sum of nwell capacitance and non-switching capacitance.


Power Dissipation
===================

#=====================+===========================+=====================================+=====================================#
#  PVT corner         |    tt0p8v25c_0p8v_0v_0v   |    ssg_fcmax0p72v125c_0p72v_0v_0v   |    ssg_fcmax0p72vn40c_0p72v_0v_0v   #
#=====================+===========================+=====================================+=====================================#
#  Static Pwr (uW)    |2.018e+02                  |1.815e+03                            |2.470e+00                            #
#---------------------+---------------------------+-------------------------------------+-------------------------------------#
#  Static Idd (uA)    |2.522e+02                  |2.521e+03                            |3.431e+00                            #
#=====================+===========================+=====================================+=====================================#
  
   Following equation is used to derive the Static Power.
   Static Power = (static power(normal mode) * amf) + (static power(light sleep mode) * (1-amf))
   where amf = Activity Mode Factor (percentage of memory in a non-sleep state) 
   = 20%  (for power sensitive applications) 
   Please use activity mode factor relevant to your application to calculate static power. 
   Refer to Appendix A at the end of the datasheet for Static Power information in different modes.

Static Power For Back Bias Pins
==================================

#=====================+===========================+=====================================+=====================================#
#  PVT corner         |    tt0p8v25c_0p8v_0v_0v   |    ssg_fcmax0p72v125c_0p72v_0v_0v   |    ssg_fcmax0p72vn40c_0p72v_0v_0v   #
#=====================+===========================+=====================================+=====================================#
#  Static Pwr (uW)    |0.000e+00                  |0.000e+00                            |0.000e+00                            #
# (VNW_N)             |                           |                                     |                                     #
#---------------------+---------------------------+-------------------------------------+-------------------------------------#
#  Static Idd (uA)    |0.000e+00                  |0.000e+00                            |0.000e+00                            #
# (VNW_N)             |                           |                                     |                                     #
#---------------------+---------------------------+-------------------------------------+-------------------------------------#
#  Static Pwr (uW)    |0.000e+00                  |0.000e+00                            |0.000e+00                            #
# (VPW_P)             |                           |                                     |                                     #
#---------------------+---------------------------+-------------------------------------+-------------------------------------#
#  Static Idd (uA)    |0.000e+00                  |0.000e+00                            |0.000e+00                            #
# (VPW_P)             |                           |                                     |                                     #
#=====================+===========================+=====================================+=====================================#



Typical Power cycle
===================
Typical Power & Current numbers for different timing modes 


#=======================+===========================+=====================================+=====================================#
# PVT corner            |    tt0p8v25c_0p8v_0v_0v   |    ssg_fcmax0p72v125c_0p72v_0v_0v   |    ssg_fcmax0p72vn40c_0p72v_0v_0v   #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Description           |  RD         |  WR         |  RD              |  WR              |  RD              |  WR              #
#=======================+===========================+=====================================+=====================================#
# Power per frequency   |1.235e+01    |1.343e+01    |9.470e+00         |1.030e+01         |9.470e+00         |1.030e+01         #
# (uW/MHz)              |             |             |                  |                  |                  |                  #
#   RME=0               |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Current per frequency |1.544e+01    |1.679e+01    |1.315e+01         |1.430e+01         |1.315e+01         |1.430e+01         #
# (uA/MHz)              |             |             |                  |                  |                  |                  #
#   RME=0               |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Power per frequency   |1.261e+01    |1.370e+01    |9.663e+00         |1.056e+01         |9.663e+00         |1.056e+01         #
# (uW/MHz)              |             |             |                  |                  |                  |                  #
#   RM0 mode            |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Current per frequency |1.576e+01    |1.712e+01    |1.342e+01         |1.467e+01         |1.342e+01         |1.467e+01         #
# (uA/MHz)              |             |             |                  |                  |                  |                  #
#   RM0 mode            |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Power per frequency   |1.252e+01    |1.361e+01    |9.598e+00         |1.050e+01         |9.598e+00         |1.050e+01         #
# (uW/MHz)              |             |             |                  |                  |                  |                  #
#   RM1 mode            |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Current per frequency |1.565e+01    |1.701e+01    |1.333e+01         |1.458e+01         |1.333e+01         |1.458e+01         #
# (uA/MHz)              |             |             |                  |                  |                  |                  #
#   RM1 mode            |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Power per frequency   |1.243e+01    |1.352e+01    |9.534e+00         |1.043e+01         |9.534e+00         |1.043e+01         #
# (uW/MHz)              |             |             |                  |                  |                  |                  #
#   RM2 mode            |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Current per frequency |1.554e+01    |1.690e+01    |1.324e+01         |1.449e+01         |1.324e+01         |1.449e+01         #
# (uA/MHz)              |             |             |                  |                  |                  |                  #
#   RM2 mode            |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Power per frequency   |1.235e+01    |1.343e+01    |9.470e+00         |1.030e+01         |9.470e+00         |1.030e+01         #
# (uW/MHz)              |             |             |                  |                  |                  |                  #
#   RM3 mode            |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Current per frequency |1.544e+01    |1.679e+01    |1.315e+01         |1.430e+01         |1.315e+01         |1.430e+01         #
# (uA/MHz)              |             |             |                  |                  |                  |                  #
#   RM3 mode            |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Power per frequency   |1.227e+01    |1.330e+01    |9.407e+00         |1.024e+01         |9.407e+00         |1.024e+01         #
# (uW/MHz)              |             |             |                  |                  |                  |                  #
#   RM4 mode            |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Current per frequency |1.533e+01    |1.662e+01    |1.307e+01         |1.422e+01         |1.307e+01         |1.422e+01         #
# (uA/MHz)              |             |             |                  |                  |                  |                  #
#   RM4 mode            |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Power per frequency   |1.218e+01    |1.316e+01    |9.345e+00         |1.018e+01         |9.345e+00         |1.018e+01         #
# (uW/MHz)              |             |             |                  |                  |                  |                  #
#   RM5 mode            |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Current per frequency |1.523e+01    |1.645e+01    |1.298e+01         |1.414e+01         |1.298e+01         |1.414e+01         #
# (uA/MHz)              |             |             |                  |                  |                  |                  #
#   RM5 mode            |             |             |                  |                  |                  |                  #
#=======================+===========================+=====================================+=====================================#






Worst Power cycle
=====================
Worst Power & Current numbers for different timing modes 


#=======================+===========================+=====================================+=====================================#
# PVT corner            |    tt0p8v25c_0p8v_0v_0v   |    ssg_fcmax0p72v125c_0p72v_0v_0v   |    ssg_fcmax0p72vn40c_0p72v_0v_0v   #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Description           |  RD         |  WR         |  RD              |  WR              |  RD              |  WR              #
#=======================+===========================+=====================================+=====================================#
# Power per frequency   |3.242e+01    |3.784e+01    |2.517e+01         |2.947e+01         |2.517e+01         |2.947e+01         #
# (uW/MHz)              |             |             |                  |                  |                  |                  #
#   RME=0               |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Current per frequency |4.053e+01    |4.730e+01    |3.496e+01         |4.093e+01         |3.496e+01         |4.093e+01         #
# (uA/MHz)              |             |             |                  |                  |                  |                  #
#   RME=0               |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Power per frequency   |3.294e+01    |3.837e+01    |2.556e+01         |3.000e+01         |2.556e+01         |3.000e+01         #
# (uW/MHz)              |             |             |                  |                  |                  |                  #
#   RM0 mode            |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Current per frequency |4.117e+01    |4.796e+01    |3.550e+01         |4.166e+01         |3.550e+01         |4.166e+01         #
# (uA/MHz)              |             |             |                  |                  |                  |                  #
#   RM0 mode            |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Power per frequency   |3.276e+01    |3.819e+01    |2.543e+01         |2.986e+01         |2.543e+01         |2.986e+01         #
# (uW/MHz)              |             |             |                  |                  |                  |                  #
#   RM1 mode            |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Current per frequency |4.096e+01    |4.774e+01    |3.532e+01         |4.148e+01         |3.532e+01         |4.148e+01         #
# (uA/MHz)              |             |             |                  |                  |                  |                  #
#   RM1 mode            |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Power per frequency   |3.259e+01    |3.802e+01    |2.530e+01         |2.973e+01         |2.530e+01         |2.973e+01         #
# (uW/MHz)              |             |             |                  |                  |                  |                  #
#   RM2 mode            |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Current per frequency |4.074e+01    |4.752e+01    |3.514e+01         |4.130e+01         |3.514e+01         |4.130e+01         #
# (uA/MHz)              |             |             |                  |                  |                  |                  #
#   RM2 mode            |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Power per frequency   |3.242e+01    |3.784e+01    |2.517e+01         |2.947e+01         |2.517e+01         |2.947e+01         #
# (uW/MHz)              |             |             |                  |                  |                  |                  #
#   RM3 mode            |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Current per frequency |4.053e+01    |4.730e+01    |3.496e+01         |4.093e+01         |3.496e+01         |4.093e+01         #
# (uA/MHz)              |             |             |                  |                  |                  |                  #
#   RM3 mode            |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Power per frequency   |3.226e+01    |3.757e+01    |2.505e+01         |2.935e+01         |2.505e+01         |2.935e+01         #
# (uW/MHz)              |             |             |                  |                  |                  |                  #
#   RM4 mode            |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Current per frequency |4.032e+01    |4.697e+01    |3.479e+01         |4.077e+01         |3.479e+01         |4.077e+01         #
# (uA/MHz)              |             |             |                  |                  |                  |                  #
#   RM4 mode            |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Power per frequency   |3.209e+01    |3.730e+01    |2.492e+01         |2.924e+01         |2.492e+01         |2.924e+01         #
# (uW/MHz)              |             |             |                  |                  |                  |                  #
#   RM5 mode            |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Current per frequency |4.011e+01    |4.662e+01    |3.462e+01         |4.061e+01         |3.462e+01         |4.061e+01         #
# (uA/MHz)              |             |             |                  |                  |                  |                  #
#   RM5 mode            |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Peak Current          |2.193e+05    |2.193e+05    |1.805e+05         |1.682e+05         |1.581e+05         |1.556e+05         #
# (uA)                  |             |             |                  |                  |                  |                  #
#=======================+===========================+=====================================+=====================================#


Power Control Pins Current 
==========================

#============================+===========================+=====================================+=====================================#
# PVT corner                 |    tt0p8v25c_0p8v_0v_0v   |    ssg_fcmax0p72v125c_0p72v_0v_0v   |    ssg_fcmax0p72vn40c_0p72v_0v_0v   #
#============================+===========================+=====================================+=====================================#
# Rise Power per frequency   |3.767e+00                  |2.803e+00                            |2.803e+00                            #
# (uW/MHz) LS                |                           |                                     |                                     #
#----------------------------+---------------------------+-------------------------------------+-------------------------------------#
# Rise Current per frequency |4.708e+00                  |3.893e+00                            |3.893e+00                            #
# (uA/MHz) LS                |                           |                                     |                                     #
#----------------------------+---------------------------+-------------------------------------+-------------------------------------#
# Fall Power per frequency   |1.717e+01                  |1.430e+01                            |1.430e+01                            #
# (uW/MHz) LS                |                           |                                     |                                     #
#----------------------------+---------------------------+-------------------------------------+-------------------------------------#
# Fall Current per frequency |2.146e+01                  |1.987e+01                            |1.987e+01                            #
# (uA/MHz) LS                |                           |                                     |                                     #
#----------------------------+---------------------------+-------------------------------------+-------------------------------------#
# Peak Current               |1.626e+05                  |1.542e+05                            |3.868e+04                            #
# (uA) LS                    |                           |                                     |                                     #
#============================+===========================+=====================================+=====================================#



Data [127 : 0] Power
=====================
Power consumed due to the toggle of all bits of data bus. 

#=======================+=======================+=================================+=================================#
# PVT corner            | tt0p8v25c_0p8v_0v_0v  | ssg_fcmax0p72v125c_0p72v_0v_0v  | ssg_fcmax0p72vn40c_0p72v_0v_0v  #
#=======================+=======================+=================================+=================================#
# Power per frequency   |7.597e+00              |6.157e+00                        |6.157e+00                        #
# (uW/MHz)              |                       |                                 |                                 #
#-----------------------+-----------------------+---------------------------------+---------------------------------#
# Current per frequency |9.496e+00              |8.551e+00                        |8.551e+00                        #
# (uA/MHz)              |                       |                                 |                                 #
#-----------------------+-----------------------+---------------------------------+---------------------------------#
# Peak  Current         |2.242e+05              |1.374e+05                        |1.546e+05                        #
# (uA)                  |                       |                                 |                                 #
#=======================+=======================+=================================+=================================#


WRITE_ENABLE Power
===================
Power consumed due to the toggle of WE pin. 

#=======================+=======================+=================================+=================================#
# PVT corner            | tt0p8v25c_0p8v_0v_0v  | ssg_fcmax0p72v125c_0p72v_0v_0v  | ssg_fcmax0p72vn40c_0p72v_0v_0v  #
#=======================+=======================+=================================+=================================#
# Power per frequency   |8.205e-02              |7.173e-02                        |7.173e-02                        #
# (uW/MHz)              |                       |                                 |                                 #
#-----------------------+-----------------------+---------------------------------+---------------------------------#
# Current per frequency |1.026e-01              |9.963e-02                        |9.963e-02                        #
# (uA/MHz)              |                       |                                 |                                 #
#-----------------------+-----------------------+---------------------------------+---------------------------------#
# Peak  Current         |1.665e+03              |6.128e+03                        |1.550e+03                        #
# (uA)                  |                       |                                 |                                 #
#=======================+=======================+=================================+=================================#


MEMORY_ENABLE Power
====================
Power consumed due to the toggle of ME pin. 

#=======================+=======================+=================================+=================================#
# PVT corner            | tt0p8v25c_0p8v_0v_0v  | ssg_fcmax0p72v125c_0p72v_0v_0v  | ssg_fcmax0p72vn40c_0p72v_0v_0v  #
#=======================+=======================+=================================+=================================#
# Power per frequency   |6.282e-02              |1.902e-02                        |1.902e-02                        #
# (uW/MHz)              |                       |                                 |                                 #
#-----------------------+-----------------------+---------------------------------+---------------------------------#
# Current per frequency |7.853e-02              |2.642e-02                        |2.642e-02                        #
# (uA/MHz)              |                       |                                 |                                 #
#-----------------------+-----------------------+---------------------------------+---------------------------------#
# Peak  Current         |2.877e+02              |1.143e+03                        |9.868e+01                        #
# (uA)                  |                       |                                 |                                 #
#=======================+=======================+=================================+=================================#


Address Read [12 : 0] Power
============================
Power consumed due to the toggle of all bits of address bus. 

#=======================+=======================+=================================+=================================#
# PVT corner            | tt0p8v25c_0p8v_0v_0v  | ssg_fcmax0p72v125c_0p72v_0v_0v  | ssg_fcmax0p72vn40c_0p72v_0v_0v  #
#=======================+=======================+=================================+=================================#
# Power per frequency   |1.465e+01              |1.186e+01                        |1.186e+01                        #
# (uW/MHz)              |                       |                                 |                                 #
#-----------------------+-----------------------+---------------------------------+---------------------------------#
# Current per frequency |1.832e+01              |1.648e+01                        |1.648e+01                        #
# (uA/MHz)              |                       |                                 |                                 #
#-----------------------+-----------------------+---------------------------------+---------------------------------#
# Peak  Current         |1.581e+05              |1.844e+05                        |1.967e+05                        #
# (uA)                  |                       |                                 |                                 #
#=======================+=======================+=================================+=================================#


Address Write [12 : 0] Power
=============================
Power consumed due to the toggle of all bits of address bus. 

#=======================+=======================+=================================+=================================#
# PVT corner            | tt0p8v25c_0p8v_0v_0v  | ssg_fcmax0p72v125c_0p72v_0v_0v  | ssg_fcmax0p72vn40c_0p72v_0v_0v  #
#=======================+=======================+=================================+=================================#
# Power per frequency   |1.436e+01              |1.159e+01                        |1.159e+01                        #
# (uW/MHz)              |                       |                                 |                                 #
#-----------------------+-----------------------+---------------------------------+---------------------------------#
# Current per frequency |1.795e+01              |1.609e+01                        |1.609e+01                        #
# (uA/MHz)              |                       |                                 |                                 #
#-----------------------+-----------------------+---------------------------------+---------------------------------#
# Peak  Current         |1.628e+05              |1.760e+05                        |2.295e+05                        #
# (uA)                  |                       |                                 |                                 #
#=======================+=======================+=================================+=================================#


Dataout [127 : 0] Power
========================
Power consumed due to the toggle of all bits of output bus. 

#=======================+=======================+=================================+=================================#
# PVT corner            | tt0p8v25c_0p8v_0v_0v  | ssg_fcmax0p72v125c_0p72v_0v_0v  | ssg_fcmax0p72vn40c_0p72v_0v_0v  #
#=======================+=======================+=================================+=================================#
# Power per frequency   |7.960e-01              |6.028e-01                        |6.028e-01                        #
# (uW/MHz)              |                       |                                 |                                 #
#-----------------------+-----------------------+---------------------------------+---------------------------------#
# Current per frequency |9.950e-01              |8.372e-01                        |8.372e-01                        #
# (uA/MHz)              |                       |                                 |                                 #
#=======================+=======================+=================================+=================================#




Clock Read,Write and Disable Power
===================================

#=======================+=======================+=================================+=================================#
# PVT corner            | tt0p8v25c_0p8v_0v_0v  | ssg_fcmax0p72v125c_0p72v_0v_0v  | ssg_fcmax0p72vn40c_0p72v_0v_0v  #
#=======================+=======================+=================================+=================================#
# Description           | READ                                                                                      #
#=======================+=======================+=================================+=================================#
# Power per frequency   |1.697e+01              |1.271e+01                        |1.271e+01                        #
# (uW/MHz)              |                       |                                 |                                 #
#-----------------------+-----------------------+---------------------------------+---------------------------------#
# Current per frequency |2.122e+01              |1.765e+01                        |1.765e+01                        #
# (uA/MHz)              |                       |                                 |                                 #
#=======================+=======================+=================================+=================================#
# Description           | WRITE                                                                                     #
#=======================+=======================+=================================+=================================#
# Power per frequency   |1.588e+01              |1.173e+01                        |1.173e+01                        #
# (uW/MHz)              |                       |                                 |                                 #
#-----------------------+-----------------------+---------------------------------+---------------------------------#
# Current per frequency |1.985e+01              |1.629e+01                        |1.629e+01                        #
# (uA/MHz)              |                       |                                 |                                 #
#=======================+=======================+=================================+=================================#
# Description           | DISABLED_NORMAL                                                                           #
#=======================+=======================+=================================+=================================#
# Power per frequency   |1.563e-01              |1.102e-02                        |1.102e-02                        #
# (uW/MHz)              |                       |                                 |                                 #
#-----------------------+-----------------------+---------------------------------+---------------------------------#
# Current per frequency |1.954e-01              |1.531e-02                        |1.531e-02                        #
# (uA/MHz)              |                       |                                 |                                 #
#=======================+=======================+=================================+=================================#
# Description           | DISABLED_LIGHT_SLEEP                                                                      #
#=======================+=======================+=================================+=================================#
# Power per frequency   |1.563e-01              |1.102e-02                        |1.102e-02                        #
# (uW/MHz)              |                       |                                 |                                 #
#-----------------------+-----------------------+---------------------------------+---------------------------------#
# Current per frequency |1.954e-01              |1.531e-02                        |1.531e-02                        #
# (uA/MHz)              |                       |                                 |                                 #
#=======================+=======================+=================================+=================================#


 Notes: 
 
 1.  Dynamic power does not include Sub-threshold and 
     junction leakage.

 2.  Static current includes Sub-threshold and 
     junction leakage.

 3.  Typical Power Cycle (READ) 
  
      - Alternate cycles are active - 1 cycle of read but no activity in the following cycle
      - 1/2 Address bits switching 
      - 1/2 Dataout bits switching 
      - 1fF load connected to Dataout. It is the first Output Load value in the Lookup Table in the datasheet.
      - No activity to other input and output pins
      - Leakage excluded
   
 4.  Typical Power Cycle (WRITE) 
  
      - Alternate cycles are active - 1 cycle of write but no activity in the following cycle
      - 1/2 Address bits switching 
      - 1/2 Datain bits switching 
      - No activity to other input and output pins, including Dataout
      - Leakage excluded
   
 5.  Worst Power Cycle (READ)
  
     - Back to back cycles
     - All address bits switching
     - All dataout bits switching
     - 1fF additional load connected to Dataout.
     - No activity to other input and output pins
     - Leakage excluded
  
 6.  Worst Power Cycle (WRITE)
  
     - Back to back cycles
     - All address bits switching
     - All datain bits switching
     - No activity to other input and output pins, including Dataout
     - Leakage excluded
  
 

======================================================================
 


Waveform Convention

     Waveform                  INPUTS             OUTPUTS 

 _______________________     Must be Steady     Will be Steady

 _______________________ 

 _________________ 
     \   \  \  \  \          May change from    Will be changing from
      \___\__\__\__\____     H to L             H to L

       _________________ 
      /   /  /  /  /         May change from    Will be changing from
 ____/___/__/__/__/          L to H             L to H

 __  _  _  _  _  _  _  __
   \/ \/ \/ \/ \/ \/ \/      Don't Care            Changing
 __/\_/\_/\_/\_/\_/\_/\__    Any change permitted  State Unknown


___  __  _     _  _  ___
   \/  \/ \___/ \/ \/       Does Not Apply       Center Line is High
___/\__/\_/   \_/\_/\___                        Impedance "Off" State




Timing Name Convention
=====================


ADR    : Address input               
D      : Data input                  
ME     : Memory Enable pin           
CLK    : Clock input pin             
Q      : Output                      
 

H: Logic High
L: Logic Low
X: No longer a valid logic level


Appendix A
===========
Power Dissipation
===================

BC1 = 1 , BC2 = 0 
===================
#=======================+===========================+=====================================+=====================================#
#  PVT corner           |    tt0p8v25c_0p8v_0v_0v   |    ssg_fcmax0p72v125c_0p72v_0v_0v   |    ssg_fcmax0p72vn40c_0p72v_0v_0v   #
#=======================+===========================+=====================================+=====================================#
#  Static Pwr (uW)      |2.394e+02                  |2.158e+03                            |3.154e+00                            #
# (Normal Mode)         |                           |                                     |                                     #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
#  Static Idd (uA)      |2.993e+02                  |2.997e+03                            |4.380e+00                            #
# (Normal Mode)         |                           |                                     |                                     #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
#  Static Pwr (uW)      |1.923e+02                  |1.729e+03                            |2.300e+00                            #
# (Light Sleep Mode)    |                           |                                     |                                     #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
#  Static Idd (uA)      |2.404e+02                  |2.402e+03                            |3.194e+00                            #
# (Light Sleep Mode)    |                           |                                     |                                     #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
#  Static Pwr (uW)      |1.966e+02                  |1.738e+03                            |2.790e+00                            #
# (BC0 Light Sleep Mode)|                           |                                     |                                     #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
#  Static Idd (uA)      |2.457e+02                  |2.414e+03                            |3.875e+00                            #
# (BC0 Light Sleep Mode)|                           |                                     |                                     #
#=======================+===========================+=====================================+=====================================#

BC1 = 0 , BC2 = 1 
===================
#=======================+===========================+=====================================+=====================================#
#  PVT corner           |    tt0p8v25c_0p8v_0v_0v   |    ssg_fcmax0p72v125c_0p72v_0v_0v   |    ssg_fcmax0p72vn40c_0p72v_0v_0v   #
#=======================+===========================+=====================================+=====================================#
#  Static Pwr (uW)      |2.394e+02                  |2.158e+03                            |3.154e+00                            #
# (Normal Mode)         |                           |                                     |                                     #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
#  Static Idd (uA)      |2.993e+02                  |2.997e+03                            |4.380e+00                            #
# (Normal Mode)         |                           |                                     |                                     #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
#  Static Pwr (uW)      |1.882e+02                  |1.678e+03                            |2.251e+00                            #
# (Light Sleep Mode)    |                           |                                     |                                     #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
#  Static Idd (uA)      |2.352e+02                  |2.331e+03                            |3.126e+00                            #
# (Light Sleep Mode)    |                           |                                     |                                     #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
#  Static Pwr (uW)      |1.932e+02                  |1.710e+03                            |2.751e+00                            #
# (BC0 Light Sleep Mode)|                           |                                     |                                     #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
#  Static Idd (uA)      |2.415e+02                  |2.375e+03                            |3.821e+00                            #
# (BC0 Light Sleep Mode)|                           |                                     |                                     #
#=======================+===========================+=====================================+=====================================#

BC1 = 0 , BC2 = 0 
===================
#=======================+===========================+=====================================+=====================================#
#  PVT corner           |    tt0p8v25c_0p8v_0v_0v   |    ssg_fcmax0p72v125c_0p72v_0v_0v   |    ssg_fcmax0p72vn40c_0p72v_0v_0v   #
#=======================+===========================+=====================================+=====================================#
#  Static Pwr (uW)      |2.394e+02                  |2.158e+03                            |3.154e+00                            #
# (Normal Mode)         |                           |                                     |                                     #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
#  Static Idd (uA)      |2.993e+02                  |2.997e+03                            |4.380e+00                            #
# (Normal Mode)         |                           |                                     |                                     #
#=======================+===========================+=====================================+=====================================#

BC1 = 1 , BC2 = 1 
===================
#=======================+===========================+=====================================+=====================================#
#  PVT corner           |    tt0p8v25c_0p8v_0v_0v   |    ssg_fcmax0p72v125c_0p72v_0v_0v   |    ssg_fcmax0p72vn40c_0p72v_0v_0v   #
#=======================+===========================+=====================================+=====================================#
#  Static Pwr (uW)      |2.394e+02                  |2.158e+03                            |3.154e+00                            #
# (Normal Mode)         |                           |                                     |                                     #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
#  Static Idd (uA)      |2.993e+02                  |2.997e+03                            |4.380e+00                            #
# (Normal Mode)         |                           |                                     |                                     #
#=======================+===========================+=====================================+=====================================#


Note: BC1=0, BC2= 0 and BC1=1, BC2=1 not recommended for LS mode & Leakage Data is not provided.

Copyright Notice and Proprietary Information

Copyright  2011 Synopsys, Inc. All rights reserved. This software and 
documentation contain confidential and proprietary information that is the 
property of Synopsys, Inc. The software and documentation are furnished under a 
license agreement and may be used or copied only in accordance with the terms of
the license agreement. No part of the software and documentation may be
reproduced, transmitted, or translated, in any form or by any means,electronic,
mechanical, manual, optical, or otherwise, without prior written permission of 
Synopsys, Inc., or as expressly provided by the license agreement.

Destination Control Statement

All technical data contained in this publication is subject to the export control 
laws of the United States of America. Disclosure to nationals of other countries 
contrary to United States law is prohibited. It is the reader's responsibility to 
determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO,THE IMPLIED 
WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Registered Trademarks (R)

Synopsys, AEON, AMPS, Astro, Behavior Extracting Synthesis Technology,Cadabra, 
CATS, Certify, CHIPit, CoMET, Confirma, CODE V, Design Compiler,DesignWare, 
EMBED-IT!, Formality, Galaxy Custom Designer, Global Synthesis,HAPS, HapsTrak, 
HDL Analyst, HSIM, HSPICE, Identify, Leda,  LightTools,MAST, METeor, ModelTools, 
NanoSim, NOVeA, OpenVera, ORA, PathMill, Physical Compiler, PrimeTime, SCOPE, 
Simply Better Results,  SiVL, SNUG, SolvNet, Sonic Focus, STAR Memory System, 
Syndicated, Synplicity, the Synplicity logo, Synplify,Synplify Pro, Synthesis 
Constraints Optimization Environment,  TetraMAX, UMRBus,VCS, Vera, and 
YIELDirector are registered trademarks of Synopsys, Inc.

Trademarks (TM)

AFGen, Apollo, ARC, ASAP, Astro-Rail, Astro-Xtalk, Aurora, AvanWaves,BEST, 
Columbia, Columbia-CE, Cosmos, CosmosLE, CosmosScope,  CRITIC, CustomExplorer, 
CustomSim, DC Expert, DC Professional, DC Ultra, Design Analyzer, Design Vision, 
DesignerHDL, DesignPower, DFTMAX, Direct Silicon Access, Discovery, Eclypse, 
Encore,  EPIC, Galaxy, HANEX, HDL Compiler,Hercules, Hierarchical Optimization 
Technology, High-performance ASIC Prototyping System, HSIMplus, i-Virtual 
Stepper, IICE, in-Sync, iN-Tandem,Intelli, Jupiter, Jupiter-DP, JupiterXT, 
JupiterXT-ASIC, Liberty, Libra-Passport,Library Compiler,  Macro-PLUS, Magellan, 
Mars, Mars-Rail, Mars-Xtalk,Milkyway, ModelSource, Module Compiler, MultiPoint, 
ORAengineering, Physical Analyst, Planet, Planet-PL, Polaris, Power Compiler, 
Raphael, RippledMixer,Saturn, Scirocco, Scirocco-i, SiWare, Star-RCXT, Star-
SimXT, StarRC,System Compiler, System Designer, Taurus, TotalRecall, TSUPREM-4, 
VCSi, VHDL Compiler, VMC, and Worksheet Buffer are trademarks of Synopsys, Inc.

Service Marks (SM)

MAP in, SVP Caf, and TAP in are service marks of Synopsys, Inc.


SystemC is a trademark of the Open SystemC Initiative and is used under license.
ARM and AMBA are registered trademarks of ARM Limited.
Saber is a registered trademark of SabreMark Limited Partnership and is used under license.
PCI Express is a trademark of PCI-SIG.
All other product or company names may be trademarks of their respective owners.


Synopsys, Inc.
700 E. Middlefield Road
Mountain View, CA 94043

http://www.synopsys.com




