vhdl xil_defaultlib  \
"../../../bd/hdmi_out/ip/hdmi_out_axi_vdma_0_0/sim/hdmi_out_axi_vdma_0_0.vhd" \
"../../../bd/hdmi_out/ip/hdmi_out_axi_smc_0/bd_0/ip/ip_1/sim/bd_173e_psr_aclk_0.vhd" \
"../../../bd/hdmi_out/ip/hdmi_out_rst_ps7_0_140M_0/sim/hdmi_out_rst_ps7_0_140M_0.vhd" \
"../../../bd/hdmi_out/ip/hdmi_out_rst_ps7_0_100M_0/sim/hdmi_out_rst_ps7_0_100M_0.vhd" \
"../../../bd/hdmi_out/ip/hdmi_out_v_tc_0_0/sim/hdmi_out_v_tc_0_0.vhd" \
"../../../../petalinux_hdmi.srcs/sources_1/bd/hdmi_out/ipshared/ca91/src/ClockGen.vhd" \
"../../../../petalinux_hdmi.srcs/sources_1/bd/hdmi_out/ipshared/ca91/src/SyncAsync.vhd" \
"../../../../petalinux_hdmi.srcs/sources_1/bd/hdmi_out/ipshared/ca91/src/SyncAsyncReset.vhd" \
"../../../../petalinux_hdmi.srcs/sources_1/bd/hdmi_out/ipshared/ca91/src/DVI_Constants.vhd" \
"../../../../petalinux_hdmi.srcs/sources_1/bd/hdmi_out/ipshared/ca91/src/OutputSERDES.vhd" \
"../../../../petalinux_hdmi.srcs/sources_1/bd/hdmi_out/ipshared/ca91/src/TMDS_Encoder.vhd" \
"../../../../petalinux_hdmi.srcs/sources_1/bd/hdmi_out/ipshared/ca91/src/rgb2dvi.vhd" \
"../../../bd/hdmi_out/ip/hdmi_out_rgb2dvi_0_1/sim/hdmi_out_rgb2dvi_0_1.vhd" \
"../../../../petalinux_hdmi.srcs/sources_1/bd/hdmi_out/ipshared/9097/src/axi_dynclk_S00_AXI.vhd" \
"../../../../petalinux_hdmi.srcs/sources_1/bd/hdmi_out/ipshared/9097/src/axi_dynclk.vhd" \
"../../../bd/hdmi_out/ip/hdmi_out_axi_dynclk_0_0/sim/hdmi_out_axi_dynclk_0_0.vhd" \

nosort
