   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"xmc4_scu.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.XMC_SCU_lDelay,"ax",%progbits
  17              		.align	1
  18              		.arch armv7e-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv4-sp-d16
  24              	XMC_SCU_lDelay:
  25              	.LVL0:
  26              	.LFB162:
  27              		.file 1 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c"
   1:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /**
   2:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * @file xmc4_scu.c
   3:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * @date 2016-06-15
   4:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
   5:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * @cond
   6:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
   7:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * XMClib v2.1.16 - XMC Peripheral Driver Library 
   8:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
   9:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * Copyright (c) 2015-2017, Infineon Technologies AG
  10:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * All rights reserved.                        
  11:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *                                             
  12:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * following conditions are met:   
  14:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *                                                                              
  15:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * disclaimer.                        
  17:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 
  18:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 
  21:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * products derived from this software without specific prior written permission.                  
  23:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *                                                                              
  24:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *                                                                              
  32:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
  35:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  36:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * Change History
  37:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * --------------
  38:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  39:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 2015-02-20:
  40:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Initial <br>
  41:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *      
  42:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 2015-05-20:
  43:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - XMC_ASSERT() hanging issues have fixed.  <br>
  44:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Line indentation aligned with 120 characters. <br>
  45:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     
  46:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 2015-06-20:
  47:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - XMC_SCU_INTERRUPT_EnableEvent,XMC_SCU_INTERRUPT_DisableEvent,
  48:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - XMC_SCU_INTERRUPT_TriggerEvent,XMC_SCU_INTERUPT_GetEventStatus,
  49:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - XMC_SCU_INTERRUPT_ClearEventStatus are added
  50:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Added Weak implementation for OSCHP_GetFrequency()
  51:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  52:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 2015-11-30:
  53:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Documentation improved <br>
  54:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Following API functionalities are improved
  55:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *       XMC_SCU_CLOCK_GatePeripheralClock, XMC_SCU_CLOCK_UngatePeripheralClock, XMC_SCU_CLOCK_IsPe
  56:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *       XMC_SCU_RESET_AssertPeripheralReset, XMC_SCU_RESET_DeassertPeripheralReset, XMC_SCU_RESET_
  57:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  58:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 2015-12-08:
  59:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - XMC_SCU_GetTemperature renamed to XMC_SCU_GetTemperatureMeasurement
  60:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  61:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 2016-03-09:
  62:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Optimize write only registers
  63:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_HIB_SetPinMode
  64:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_HIB_GetHibernateControlStatus,
  65:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_HIB_GetEventStatus, XMC_SCU_HIB_ClearEventStatus, XMC_SCU_HIB_TriggerEvent, 
  66:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_HIB_EnableEvent, XMC_SCU_HIB_DisableEvent
  67:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_HIB_SetWakeupTriggerInput, XMC_SCU_HIB_SetPinMode, XMC_SCU_HIB_SetOutputPinL
  68:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_HIB_SetInput0, XMC_SCU_HIB_EnterHibernateState
  69:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  70:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 2016-04-06:
  71:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Fixed XMC_SCU_ReadFromRetentionMemory functionality
  72:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  73:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 2016-05-19:
  74:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Changed XMC_SCU_CLOCK_StartSystemPll to avoid using floating point calculation which might
  75:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_CLOCK_IsLowPowerOscillatorStable() and XMC_SCU_CLOCK_IsHighPerformanceOscill
  76:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput(), 
  77:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput(),
  78:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus()
  79:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput(), 
  80:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput(),
  81:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus()
  82:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  83:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 2016-06-15:
  84:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_HIB_EnterHibernateStateEx() which allows to select between external or inter
  85:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Extended wakeup hibernate events using LPAC wakeup on events. Only available in XMC44, XMC
  86:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Added LPAC APIs. Only available in XMC44, XMC42 and XMC41 series.
  87:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  88:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * @endcond 
  89:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  90:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
  91:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
  92:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /**
  93:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  94:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * @brief SCU low level driver API prototype definition for XMC4 family of microcontrollers. 
  95:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  96:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * <b>Detailed description of file:</b> <br>
  97:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * APIs provided in this file cover the following functional blocks of SCU: <br>
  98:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * -- GCU (APIs prefixed with XMC_SCU_GEN_) <br>
  99:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * ------ Temperature Monitoring, Bootmode selection, CCU Start, Comparator configuration etc  <br>
 100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * -- CCU (APIs prefixed with XMC_SCU_CLOCK_) <br>
 101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * ------ Clock sources init, Clock tree init, Clock gating, Sleep Management etc <br>
 102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * -- RCU (APIs prefixed with XMC_SCU_RESET_) <br>
 103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * ------ Reset Init, Cause, Manual Reset Assert/Deassert <br>
 104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * -- INTERRUPT (APIs prefixed with XMC_SCU_INTERRUPT_) <br>
 105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * ------ Init, Manual Assert/Deassert, Acknowledge etc <br>
 106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * -- PARITY (APIs prefixed with XMC_SCU_PARITY_) <br>
 107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * ------ Init, Acknowledge etc <br>
 108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * -- HIBERNATION (APIs prefixed with XMC_SCU_HIB_) <br>
 109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * ------ Hibernation entry/exit config, entry/wakeup sequences, LPAC configuration etc <br>
 110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * -- TRAP (APIs prefixed with XMC_SCU_TRAP_) <br>
 111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * ------ Init, Enable/Disable, Acknowledge etc <br>
 112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
 113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /**************************************************************************************************
 116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * HEADER FILES
 117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
 118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #include <xmc_scu.h>
 119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if UC_FAMILY == XMC4
 121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /**************************************************************************************************
 123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * MACROS
 124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
 125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define FOSCREF   (2500000UL)    /**< Oscillator reference frequency (fOSCREF) monitored by Oscilla
 126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define FREQ_1MHZ (1000000UL)    /**< Used during calculation. */
 127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #ifndef OFI_FREQUENCY
 129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define OFI_FREQUENCY (24000000UL)    /**< Fast internal backup clock source. */
 130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
 131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #ifndef OSI_FREQUENCY
 133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define OSI_FREQUENCY (32768UL)    /**< Internal slow clock source. */
 134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
 135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #ifndef OSCHP_FREQUENCY
 137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define OSCHP_FREQUENCY (12000000U)    /**< External crystal High Precision Oscillator. */
 138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
 139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_PLL_PLLSTAT_OSC_USABLE  (SCU_PLL_PLLSTAT_PLLHV_Msk | \
 141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                          SCU_PLL_PLLSTAT_PLLLV_Msk | \
 142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                          SCU_PLL_PLLSTAT_PLLSP_Msk)  /**< Used to verify the OSC fr
 143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                           usable or not.*/
 144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_ORC_ADC_START_GROUP    (0UL)    /**< The ADC group whose channel input is compared 
 146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      Comparator (ORC) to serves the purpose of over
 147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      for analog input pins of the chip and ORC star
 148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      this group number. */
 149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_ORC_ADC_END_GROUP      (1UL)    /**< The ADC group whose channel input is compared 
 150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      Comparator (ORC) to serves the purpose of over
 151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      for analog input pins of the chip and ORC end 
 152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      this group number. */
 153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_ORC_START_ADC_CHANNEL  (6UL)    /**< The ADC channel whose channel input is compare
 154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      Comparator (ORC) to serves the purpose of over
 155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      for analog input pins of the chip and ORC star
 156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      this channel number. */
 157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_ORC_END_ADC_CHANNEL    (7UL)    /**< The ADC channel whose channel input is compare
 158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      Comparator (ORC) to serves the purpose of over
 159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      for analog input pins of the chip and ORC ends
 160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      this channel number. */
 161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_CHECK_GRPNUM(GROUP_NUM)   (((GROUP_NUM) == XMC_SCU_ORC_ADC_START_GROUP) || \
 163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                         ((GROUP_NUM) == XMC_SCU_ORC_ADC_END_GROUP) ) /**< Used to v
 164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                                       provided ADC 
 165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                                       within specif
 166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                                       end group num
 167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                         
 168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_CHECK_CHNUM(CH_NUM)       (((CH_NUM) == XMC_SCU_ORC_START_ADC_CHANNEL) || \
 169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                         ((CH_NUM) == XMC_SCU_ORC_END_ADC_CHANNEL) )  /**< Used to v
 170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                                       provided ADC 
 171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                                       within specif
 172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                                       end channel n
 173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_INTERRUPT_EVENT_MAX            (32U)      /**< Maximum supported SCU events. */
 175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define SCU_HIBERNATE_HDCR_HIBIOSEL_Size (4U)
 177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define SCU_HIBERNATE_OSCULCTRL_MODE_OSC_POWER_DOWN (0x2U)
 179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_POWER_LSB13V (0.0058F)
 181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_POWER_LSB33V (0.0225F)
 182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /**************************************************************************************************
 184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * LOCAL DATA
 185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
 186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** XMC_SCU_INTERRUPT_EVENT_HANDLER_t event_handler_list[XMC_SCU_INTERRUPT_EVENT_MAX]; /**< For registe
 187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                                         functions o
 188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                                         occurrence.
 189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /**************************************************************************************************
 191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * LOCAL ROUTINES
 192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
 193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  #if defined(UC_ID)
 194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* This is a non-weak function, which retrieves high precision external oscillator frequency. */
 195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** __WEAK uint32_t OSCHP_GetFrequency(void)
 196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (OSCHP_FREQUENCY);
 198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
 200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* This is a local function used to generate the delay until register get updated with new configur
 202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** static void XMC_SCU_lDelay(uint32_t cycles);
 203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /**************************************************************************************************
 205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API IMPLEMENTATION
 206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
 207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* This is a local function used to generate the delay until register get updated with new configur
 208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_lDelay(uint32_t delay)
 209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
  28              		.loc 1 209 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		.loc 1 209 1 is_stmt 0 view .LVU1
  33 0000 10B5     		push	{r4, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 4, -8
  37              		.cfi_offset 14, -4
  38 0002 0446     		mov	r4, r0
 210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t i;
  39              		.loc 1 210 3 is_stmt 1 view .LVU2
 211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SystemCoreClockUpdate();
  40              		.loc 1 212 3 view .LVU3
  41 0004 FFF7FEFF 		bl	SystemCoreClockUpdate
  42              	.LVL1:
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);
  43              		.loc 1 213 3 view .LVU4
  44              		.loc 1 213 20 is_stmt 0 view .LVU5
  45 0008 074B     		ldr	r3, .L6
  46 000a 1868     		ldr	r0, [r3]
  47 000c 074B     		ldr	r3, .L6+4
  48 000e A3FB0030 		umull	r3, r0, r3, r0
  49 0012 800C     		lsrs	r0, r0, #18
  50              		.loc 1 213 9 view .LVU6
  51 0014 04FB00F0 		mul	r0, r4, r0
  52              	.LVL2:
 214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   for (i = 0U; i < delay; ++i)
  53              		.loc 1 215 3 is_stmt 1 view .LVU7
  54              		.loc 1 215 16 view .LVU8
  55              		.loc 1 215 3 is_stmt 0 view .LVU9
  56 0018 20B1     		cbz	r0, .L1
  57              		.loc 1 215 10 view .LVU10
  58 001a 0023     		movs	r3, #0
  59              	.LVL3:
  60              	.L3:
 216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     __NOP();
  61              		.loc 1 217 5 is_stmt 1 discriminator 3 view .LVU11
  62              		.syntax unified
  63              	@ 217 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c" 1
  64 001c 00BF     		nop
  65              	@ 0 "" 2
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
  66              		.loc 1 215 27 discriminator 3 view .LVU12
  67              		.thumb
  68              		.syntax unified
  69 001e 0133     		adds	r3, r3, #1
  70              	.LVL4:
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
  71              		.loc 1 215 16 discriminator 3 view .LVU13
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
  72              		.loc 1 215 3 is_stmt 0 discriminator 3 view .LVU14
  73 0020 9842     		cmp	r0, r3
  74 0022 FBD1     		bne	.L3
  75              	.LVL5:
  76              	.L1:
 218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
  77              		.loc 1 219 1 view .LVU15
  78 0024 10BD     		pop	{r4, pc}
  79              	.L7:
  80 0026 00BF     		.align	2
  81              	.L6:
  82 0028 00000000 		.word	SystemCoreClock
  83 002c 83DE1B43 		.word	1125899907
  84              		.cfi_endproc
  85              	.LFE162:
  87              		.section	.text.XMC_SCU_INTERRUPT_EnableEvent,"ax",%progbits
  88              		.align	1
  89              		.global	XMC_SCU_INTERRUPT_EnableEvent
  90              		.syntax unified
  91              		.thumb
  92              		.thumb_func
  93              		.fpu fpv4-sp-d16
  95              	XMC_SCU_INTERRUPT_EnableEvent:
  96              	.LVL6:
  97              	.LFB163:
 220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable the SCU event */
 222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_EnableEvent(const XMC_SCU_INTERRUPT_EVENT_t event)
 223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
  98              		.loc 1 223 1 is_stmt 1 view -0
  99              		.cfi_startproc
 100              		@ args = 0, pretend = 0, frame = 0
 101              		@ frame_needed = 0, uses_anonymous_args = 0
 102              		@ link register save eliminated.
 224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->SRMSK |= (uint32_t)event;
 103              		.loc 1 224 3 view .LVU17
 104              		.loc 1 224 24 is_stmt 0 view .LVU18
 105 0000 024A     		ldr	r2, .L9
 106 0002 9368     		ldr	r3, [r2, #8]
 107 0004 0343     		orrs	r3, r3, r0
 108 0006 9360     		str	r3, [r2, #8]
 225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 109              		.loc 1 225 1 view .LVU19
 110 0008 7047     		bx	lr
 111              	.L10:
 112 000a 00BF     		.align	2
 113              	.L9:
 114 000c 74400050 		.word	1342193780
 115              		.cfi_endproc
 116              	.LFE163:
 118              		.section	.text.XMC_SCU_INTERRUPT_DisableEvent,"ax",%progbits
 119              		.align	1
 120              		.global	XMC_SCU_INTERRUPT_DisableEvent
 121              		.syntax unified
 122              		.thumb
 123              		.thumb_func
 124              		.fpu fpv4-sp-d16
 126              	XMC_SCU_INTERRUPT_DisableEvent:
 127              	.LVL7:
 128              	.LFB164:
 226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable the SCU event */
 228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_DisableEvent(const XMC_SCU_INTERRUPT_EVENT_t event)
 229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 129              		.loc 1 229 1 is_stmt 1 view -0
 130              		.cfi_startproc
 131              		@ args = 0, pretend = 0, frame = 0
 132              		@ frame_needed = 0, uses_anonymous_args = 0
 133              		@ link register save eliminated.
 230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->SRMSK &= (uint32_t)~event;
 134              		.loc 1 230 3 view .LVU21
 135              		.loc 1 230 24 is_stmt 0 view .LVU22
 136 0000 024A     		ldr	r2, .L12
 137 0002 9368     		ldr	r3, [r2, #8]
 138 0004 23EA0003 		bic	r3, r3, r0
 139 0008 9360     		str	r3, [r2, #8]
 231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 140              		.loc 1 231 1 view .LVU23
 141 000a 7047     		bx	lr
 142              	.L13:
 143              		.align	2
 144              	.L12:
 145 000c 74400050 		.word	1342193780
 146              		.cfi_endproc
 147              	.LFE164:
 149              		.section	.text.XMC_SCU_INTERRUPT_TriggerEvent,"ax",%progbits
 150              		.align	1
 151              		.global	XMC_SCU_INTERRUPT_TriggerEvent
 152              		.syntax unified
 153              		.thumb
 154              		.thumb_func
 155              		.fpu fpv4-sp-d16
 157              	XMC_SCU_INTERRUPT_TriggerEvent:
 158              	.LVL8:
 159              	.LFB165:
 232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to trigger the SCU event */
 234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_TriggerEvent(const XMC_SCU_INTERRUPT_EVENT_t event)
 235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 160              		.loc 1 235 1 is_stmt 1 view -0
 161              		.cfi_startproc
 162              		@ args = 0, pretend = 0, frame = 0
 163              		@ frame_needed = 0, uses_anonymous_args = 0
 164              		@ link register save eliminated.
 236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->SRSET |= (uint32_t)event;
 165              		.loc 1 236 3 view .LVU25
 166              		.loc 1 236 24 is_stmt 0 view .LVU26
 167 0000 024A     		ldr	r2, .L15
 168 0002 1369     		ldr	r3, [r2, #16]
 169 0004 0343     		orrs	r3, r3, r0
 170 0006 1361     		str	r3, [r2, #16]
 237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 171              		.loc 1 237 1 view .LVU27
 172 0008 7047     		bx	lr
 173              	.L16:
 174 000a 00BF     		.align	2
 175              	.L15:
 176 000c 74400050 		.word	1342193780
 177              		.cfi_endproc
 178              	.LFE165:
 180              		.section	.text.XMC_SCU_INTERUPT_GetEventStatus,"ax",%progbits
 181              		.align	1
 182              		.global	XMC_SCU_INTERUPT_GetEventStatus
 183              		.syntax unified
 184              		.thumb
 185              		.thumb_func
 186              		.fpu fpv4-sp-d16
 188              	XMC_SCU_INTERUPT_GetEventStatus:
 189              	.LFB166:
 238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to retrieve the SCU event status */
 240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** XMC_SCU_INTERRUPT_EVENT_t XMC_SCU_INTERUPT_GetEventStatus(void)
 241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 190              		.loc 1 241 1 is_stmt 1 view -0
 191              		.cfi_startproc
 192              		@ args = 0, pretend = 0, frame = 0
 193              		@ frame_needed = 0, uses_anonymous_args = 0
 194              		@ link register save eliminated.
 242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (SCU_INTERRUPT->SRRAW);
 195              		.loc 1 242 3 view .LVU29
 196              		.loc 1 242 24 is_stmt 0 view .LVU30
 197 0000 014B     		ldr	r3, .L18
 198 0002 5868     		ldr	r0, [r3, #4]
 243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 199              		.loc 1 243 1 view .LVU31
 200 0004 7047     		bx	lr
 201              	.L19:
 202 0006 00BF     		.align	2
 203              	.L18:
 204 0008 74400050 		.word	1342193780
 205              		.cfi_endproc
 206              	.LFE166:
 208              		.section	.text.XMC_SCU_INTERRUPT_ClearEventStatus,"ax",%progbits
 209              		.align	1
 210              		.global	XMC_SCU_INTERRUPT_ClearEventStatus
 211              		.syntax unified
 212              		.thumb
 213              		.thumb_func
 214              		.fpu fpv4-sp-d16
 216              	XMC_SCU_INTERRUPT_ClearEventStatus:
 217              	.LVL9:
 218              	.LFB167:
 244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to clear the SCU event status */
 246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_ClearEventStatus(const XMC_SCU_INTERRUPT_EVENT_t event)
 247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 219              		.loc 1 247 1 is_stmt 1 view -0
 220              		.cfi_startproc
 221              		@ args = 0, pretend = 0, frame = 0
 222              		@ frame_needed = 0, uses_anonymous_args = 0
 223              		@ link register save eliminated.
 248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->SRCLR = (uint32_t)event;
 224              		.loc 1 248 3 view .LVU33
 225              		.loc 1 248 24 is_stmt 0 view .LVU34
 226 0000 014B     		ldr	r3, .L21
 227 0002 D860     		str	r0, [r3, #12]
 249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 228              		.loc 1 249 1 view .LVU35
 229 0004 7047     		bx	lr
 230              	.L22:
 231 0006 00BF     		.align	2
 232              	.L21:
 233 0008 74400050 		.word	1342193780
 234              		.cfi_endproc
 235              	.LFE167:
 237              		.section	.text.XMC_SCU_GetBootMode,"ax",%progbits
 238              		.align	1
 239              		.global	XMC_SCU_GetBootMode
 240              		.syntax unified
 241              		.thumb
 242              		.thumb_func
 243              		.fpu fpv4-sp-d16
 245              	XMC_SCU_GetBootMode:
 246              	.LFB168:
 250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to retrieve the currently deployed device bootmode */
 253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_GetBootMode(void)
 254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 247              		.loc 1 254 1 is_stmt 1 view -0
 248              		.cfi_startproc
 249              		@ args = 0, pretend = 0, frame = 0
 250              		@ frame_needed = 0, uses_anonymous_args = 0
 251              		@ link register save eliminated.
 255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (uint32_t)(SCU_GENERAL->STCON & SCU_GENERAL_STCON_SWCON_Msk);
 252              		.loc 1 255 3 view .LVU37
 253              		.loc 1 255 32 is_stmt 0 view .LVU38
 254 0000 024B     		ldr	r3, .L24
 255 0002 1869     		ldr	r0, [r3, #16]
 256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 256              		.loc 1 256 1 view .LVU39
 257 0004 00F47060 		and	r0, r0, #3840
 258 0008 7047     		bx	lr
 259              	.L25:
 260 000a 00BF     		.align	2
 261              	.L24:
 262 000c 00400050 		.word	1342193664
 263              		.cfi_endproc
 264              	.LFE168:
 266              		.section	.text.XMC_SCU_SetBootMode,"ax",%progbits
 267              		.align	1
 268              		.global	XMC_SCU_SetBootMode
 269              		.syntax unified
 270              		.thumb
 271              		.thumb_func
 272              		.fpu fpv4-sp-d16
 274              	XMC_SCU_SetBootMode:
 275              	.LVL10:
 276              	.LFB169:
 257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program a new device bootmode */
 259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_SetBootMode(const XMC_SCU_BOOTMODE_t bootmode)
 260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 277              		.loc 1 260 1 is_stmt 1 view -0
 278              		.cfi_startproc
 279              		@ args = 0, pretend = 0, frame = 0
 280              		@ frame_needed = 0, uses_anonymous_args = 0
 281              		@ link register save eliminated.
 261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->STCON = (uint32_t)bootmode;
 282              		.loc 1 261 3 view .LVU41
 283              		.loc 1 261 22 is_stmt 0 view .LVU42
 284 0000 014B     		ldr	r3, .L27
 285 0002 1861     		str	r0, [r3, #16]
 262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 286              		.loc 1 262 1 view .LVU43
 287 0004 7047     		bx	lr
 288              	.L28:
 289 0006 00BF     		.align	2
 290              	.L27:
 291 0008 00400050 		.word	1342193664
 292              		.cfi_endproc
 293              	.LFE169:
 295              		.section	.text.XMC_SCU_ReadGPR,"ax",%progbits
 296              		.align	1
 297              		.global	XMC_SCU_ReadGPR
 298              		.syntax unified
 299              		.thumb
 300              		.thumb_func
 301              		.fpu fpv4-sp-d16
 303              	XMC_SCU_ReadGPR:
 304              	.LVL11:
 305              	.LFB170:
 263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to read from General purpose register */
 265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_ReadGPR(const uint32_t index)
 266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 306              		.loc 1 266 1 is_stmt 1 view -0
 307              		.cfi_startproc
 308              		@ args = 0, pretend = 0, frame = 0
 309              		@ frame_needed = 0, uses_anonymous_args = 0
 310              		@ link register save eliminated.
 267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (SCU_GENERAL->GPR[index]);
 311              		.loc 1 267 3 view .LVU45
 312              		.loc 1 267 27 is_stmt 0 view .LVU46
 313 0000 8000     		lsls	r0, r0, #2
 314              	.LVL12:
 315              		.loc 1 267 27 view .LVU47
 316 0002 014B     		ldr	r3, .L30
 317 0004 1858     		ldr	r0, [r3, r0]
 268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 318              		.loc 1 268 1 view .LVU48
 319 0006 7047     		bx	lr
 320              	.L31:
 321              		.align	2
 322              	.L30:
 323 0008 2C400050 		.word	1342193708
 324              		.cfi_endproc
 325              	.LFE170:
 327              		.section	.text.XMC_SCU_WriteGPR,"ax",%progbits
 328              		.align	1
 329              		.global	XMC_SCU_WriteGPR
 330              		.syntax unified
 331              		.thumb
 332              		.thumb_func
 333              		.fpu fpv4-sp-d16
 335              	XMC_SCU_WriteGPR:
 336              	.LVL13:
 337              	.LFB171:
 269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to write to GPR */
 271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_WriteGPR(const uint32_t index, const uint32_t data)
 272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 338              		.loc 1 272 1 is_stmt 1 view -0
 339              		.cfi_startproc
 340              		@ args = 0, pretend = 0, frame = 0
 341              		@ frame_needed = 0, uses_anonymous_args = 0
 342              		@ link register save eliminated.
 273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->GPR[index] = data;
 343              		.loc 1 273 3 view .LVU50
 344              		.loc 1 273 27 is_stmt 0 view .LVU51
 345 0000 8000     		lsls	r0, r0, #2
 346              	.LVL14:
 347              		.loc 1 273 27 view .LVU52
 348 0002 014B     		ldr	r3, .L33
 349 0004 1950     		str	r1, [r3, r0]
 274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 350              		.loc 1 274 1 view .LVU53
 351 0006 7047     		bx	lr
 352              	.L34:
 353              		.align	2
 354              	.L33:
 355 0008 2C400050 		.word	1342193708
 356              		.cfi_endproc
 357              	.LFE171:
 359              		.section	.text.XMC_SCU_EnableOutOfRangeComparator,"ax",%progbits
 360              		.align	1
 361              		.global	XMC_SCU_EnableOutOfRangeComparator
 362              		.syntax unified
 363              		.thumb
 364              		.thumb_func
 365              		.fpu fpv4-sp-d16
 367              	XMC_SCU_EnableOutOfRangeComparator:
 368              	.LVL15:
 369              	.LFB172:
 275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable Out of Range Comparator(ORC) for a desired group and a desired channel input */
 277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_EnableOutOfRangeComparator(const uint32_t group, const uint32_t channel)
 278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 370              		.loc 1 278 1 is_stmt 1 view -0
 371              		.cfi_startproc
 372              		@ args = 0, pretend = 0, frame = 0
 373              		@ frame_needed = 0, uses_anonymous_args = 0
 374              		@ link register save eliminated.
 279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_EnableOutOfangeComparator:Wrong Group Number",XMC_SCU_CHECK_GRPNUM(group));
 375              		.loc 1 279 3 view .LVU55
 376              		.loc 1 279 97 view .LVU56
 280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_EnableOutOfangeComparator:Wrong Channel Number",XMC_SCU_CHECK_CHNUM(channel))
 377              		.loc 1 280 3 view .LVU57
 378              		.loc 1 280 100 view .LVU58
 281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****    
 282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->GORCEN[group] |= (uint32_t)(1UL << channel);
 379              		.loc 1 282 3 view .LVU59
 380 0000 8000     		lsls	r0, r0, #2
 381              	.LVL16:
 382              		.loc 1 282 3 is_stmt 0 view .LVU60
 383 0002 00F1A040 		add	r0, r0, #1342177280
 384 0006 00F58040 		add	r0, r0, #16384
 385              		.loc 1 282 30 view .LVU61
 386 000a D0F8A020 		ldr	r2, [r0, #160]
 387              		.loc 1 282 33 view .LVU62
 388 000e 0123     		movs	r3, #1
 389 0010 8B40     		lsls	r3, r3, r1
 390              		.loc 1 282 30 view .LVU63
 391 0012 1343     		orrs	r3, r3, r2
 392 0014 C0F8A030 		str	r3, [r0, #160]
 283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 393              		.loc 1 283 1 view .LVU64
 394 0018 7047     		bx	lr
 395              		.cfi_endproc
 396              	.LFE172:
 398              		.section	.text.XMC_SCU_DisableOutOfRangeComparator,"ax",%progbits
 399              		.align	1
 400              		.global	XMC_SCU_DisableOutOfRangeComparator
 401              		.syntax unified
 402              		.thumb
 403              		.thumb_func
 404              		.fpu fpv4-sp-d16
 406              	XMC_SCU_DisableOutOfRangeComparator:
 407              	.LVL17:
 408              	.LFB173:
 284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable Out of Range Comparator(ORC) for a desired group and a desired channel input */
 286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_DisableOutOfRangeComparator(const uint32_t group, const uint32_t channel)
 287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 409              		.loc 1 287 1 is_stmt 1 view -0
 410              		.cfi_startproc
 411              		@ args = 0, pretend = 0, frame = 0
 412              		@ frame_needed = 0, uses_anonymous_args = 0
 413              		@ link register save eliminated.
 288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_DisableOutOfRangeComparator:Wrong Group Number",XMC_SCU_CHECK_GRPNUM(group));
 414              		.loc 1 288 3 view .LVU66
 415              		.loc 1 288 99 view .LVU67
 289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_DisableOutOfRangeComparator:Wrong Channel Number",XMC_SCU_CHECK_CHNUM(channel
 416              		.loc 1 289 3 view .LVU68
 417              		.loc 1 289 102 view .LVU69
 290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****    
 291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->GORCEN[group] &= (uint32_t)~(1UL << channel);
 418              		.loc 1 291 3 view .LVU70
 419 0000 8000     		lsls	r0, r0, #2
 420              	.LVL18:
 421              		.loc 1 291 3 is_stmt 0 view .LVU71
 422 0002 00F1A040 		add	r0, r0, #1342177280
 423 0006 00F58040 		add	r0, r0, #16384
 424              		.loc 1 291 30 view .LVU72
 425 000a D0F8A030 		ldr	r3, [r0, #160]
 426              		.loc 1 291 49 view .LVU73
 427 000e 0122     		movs	r2, #1
 428 0010 8A40     		lsls	r2, r2, r1
 429              		.loc 1 291 30 view .LVU74
 430 0012 23EA0203 		bic	r3, r3, r2
 431 0016 C0F8A030 		str	r3, [r0, #160]
 292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 432              		.loc 1 292 1 view .LVU75
 433 001a 7047     		bx	lr
 434              		.cfi_endproc
 435              	.LFE173:
 437              		.section	.text.XMC_SCU_CalibrateTemperatureSensor,"ax",%progbits
 438              		.align	1
 439              		.global	XMC_SCU_CalibrateTemperatureSensor
 440              		.syntax unified
 441              		.thumb
 442              		.thumb_func
 443              		.fpu fpv4-sp-d16
 445              	XMC_SCU_CalibrateTemperatureSensor:
 446              	.LVL19:
 447              	.LFB174:
 293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to calibrate temperature sensor */
 295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CalibrateTemperatureSensor(uint32_t offset, uint32_t gain)
 296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 448              		.loc 1 296 1 is_stmt 1 view -0
 449              		.cfi_startproc
 450              		@ args = 0, pretend = 0, frame = 0
 451              		@ frame_needed = 0, uses_anonymous_args = 0
 452              		@ link register save eliminated.
 297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON = ((uint32_t)(offset << SCU_GENERAL_DTSCON_OFFSET_Pos) |
 453              		.loc 1 297 3 view .LVU77
 298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         (uint32_t)(gain << SCU_GENERAL_DTSCON_GAIN_Pos) |
 454              		.loc 1 298 41 is_stmt 0 view .LVU78
 455 0000 C902     		lsls	r1, r1, #11
 456              	.LVL20:
 297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON = ((uint32_t)(offset << SCU_GENERAL_DTSCON_OFFSET_Pos) |
 457              		.loc 1 297 78 view .LVU79
 458 0002 41EA0011 		orr	r1, r1, r0, lsl #4
 299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         (uint32_t)(0x4UL << SCU_GENERAL_DTSCON_REFTRIM_Pos) |
 459              		.loc 1 299 77 view .LVU80
 460 0006 41F40801 		orr	r1, r1, #8912896
 297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON = ((uint32_t)(offset << SCU_GENERAL_DTSCON_OFFSET_Pos) |
 461              		.loc 1 297 23 view .LVU81
 462 000a 024B     		ldr	r3, .L38
 463 000c C3F88C10 		str	r1, [r3, #140]
 300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         (uint32_t)(0x8UL << SCU_GENERAL_DTSCON_BGTRIM_Pos));
 301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 464              		.loc 1 301 1 view .LVU82
 465 0010 7047     		bx	lr
 466              	.L39:
 467 0012 00BF     		.align	2
 468              	.L38:
 469 0014 00400050 		.word	1342193664
 470              		.cfi_endproc
 471              	.LFE174:
 473              		.section	.text.XMC_SCU_EnableTemperatureSensor,"ax",%progbits
 474              		.align	1
 475              		.global	XMC_SCU_EnableTemperatureSensor
 476              		.syntax unified
 477              		.thumb
 478              		.thumb_func
 479              		.fpu fpv4-sp-d16
 481              	XMC_SCU_EnableTemperatureSensor:
 482              	.LFB175:
 302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable die temperature measurement by powering the DTS module. */
 303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_EnableTemperatureSensor(void)
 304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 483              		.loc 1 304 1 is_stmt 1 view -0
 484              		.cfi_startproc
 485              		@ args = 0, pretend = 0, frame = 0
 486              		@ frame_needed = 0, uses_anonymous_args = 0
 487              		@ link register save eliminated.
 305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON &= (uint32_t)~(SCU_GENERAL_DTSCON_PWD_Msk);
 488              		.loc 1 305 3 view .LVU84
 489              		.loc 1 305 23 is_stmt 0 view .LVU85
 490 0000 034A     		ldr	r2, .L41
 491 0002 D2F88C30 		ldr	r3, [r2, #140]
 492 0006 23F00103 		bic	r3, r3, #1
 493 000a C2F88C30 		str	r3, [r2, #140]
 306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 494              		.loc 1 306 1 view .LVU86
 495 000e 7047     		bx	lr
 496              	.L42:
 497              		.align	2
 498              	.L41:
 499 0010 00400050 		.word	1342193664
 500              		.cfi_endproc
 501              	.LFE175:
 503              		.section	.text.XMC_SCU_DisableTemperatureSensor,"ax",%progbits
 504              		.align	1
 505              		.global	XMC_SCU_DisableTemperatureSensor
 506              		.syntax unified
 507              		.thumb
 508              		.thumb_func
 509              		.fpu fpv4-sp-d16
 511              	XMC_SCU_DisableTemperatureSensor:
 512              	.LFB176:
 307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable die temperature measurement by powering the DTS module off. */
 309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_DisableTemperatureSensor(void)
 310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 513              		.loc 1 310 1 is_stmt 1 view -0
 514              		.cfi_startproc
 515              		@ args = 0, pretend = 0, frame = 0
 516              		@ frame_needed = 0, uses_anonymous_args = 0
 517              		@ link register save eliminated.
 311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON |= (uint32_t)SCU_GENERAL_DTSCON_PWD_Msk;
 518              		.loc 1 311 3 view .LVU88
 519              		.loc 1 311 23 is_stmt 0 view .LVU89
 520 0000 034A     		ldr	r2, .L44
 521 0002 D2F88C30 		ldr	r3, [r2, #140]
 522 0006 43F00103 		orr	r3, r3, #1
 523 000a C2F88C30 		str	r3, [r2, #140]
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 524              		.loc 1 312 1 view .LVU90
 525 000e 7047     		bx	lr
 526              	.L45:
 527              		.align	2
 528              	.L44:
 529 0010 00400050 		.word	1342193664
 530              		.cfi_endproc
 531              	.LFE176:
 533              		.section	.text.XMC_SCU_IsTemperatureSensorEnabled,"ax",%progbits
 534              		.align	1
 535              		.global	XMC_SCU_IsTemperatureSensorEnabled
 536              		.syntax unified
 537              		.thumb
 538              		.thumb_func
 539              		.fpu fpv4-sp-d16
 541              	XMC_SCU_IsTemperatureSensorEnabled:
 542              	.LFB177:
 313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to provide the die temperature sensor power status. */
 315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_IsTemperatureSensorEnabled(void)
 316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 543              		.loc 1 316 1 is_stmt 1 view -0
 544              		.cfi_startproc
 545              		@ args = 0, pretend = 0, frame = 0
 546              		@ frame_needed = 0, uses_anonymous_args = 0
 547              		@ link register save eliminated.
 317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((SCU_GENERAL->DTSCON & SCU_GENERAL_DTSCON_PWD_Msk) == 0U);
 548              		.loc 1 317 3 view .LVU92
 549              		.loc 1 317 23 is_stmt 0 view .LVU93
 550 0000 034B     		ldr	r3, .L47
 551 0002 D3F88C00 		ldr	r0, [r3, #140]
 552              		.loc 1 317 62 view .LVU94
 553 0006 80F00100 		eor	r0, r0, #1
 318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 554              		.loc 1 318 1 view .LVU95
 555 000a 00F00100 		and	r0, r0, #1
 556 000e 7047     		bx	lr
 557              	.L48:
 558              		.align	2
 559              	.L47:
 560 0010 00400050 		.word	1342193664
 561              		.cfi_endproc
 562              	.LFE177:
 564              		.section	.text.XMC_SCU_IsTemperatureSensorReady,"ax",%progbits
 565              		.align	1
 566              		.global	XMC_SCU_IsTemperatureSensorReady
 567              		.syntax unified
 568              		.thumb
 569              		.thumb_func
 570              		.fpu fpv4-sp-d16
 572              	XMC_SCU_IsTemperatureSensorReady:
 573              	.LFB178:
 319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to check if the die temperature sensor is ready to start a measurement. */
 321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_IsTemperatureSensorReady(void)
 322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 574              		.loc 1 322 1 is_stmt 1 view -0
 575              		.cfi_startproc
 576              		@ args = 0, pretend = 0, frame = 0
 577              		@ frame_needed = 0, uses_anonymous_args = 0
 578              		@ link register save eliminated.
 323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((SCU_GENERAL->DTSSTAT & SCU_GENERAL_DTSSTAT_RDY_Msk) != 0U);
 579              		.loc 1 323 3 view .LVU97
 580              		.loc 1 323 23 is_stmt 0 view .LVU98
 581 0000 024B     		ldr	r3, .L50
 582 0002 D3F89000 		ldr	r0, [r3, #144]
 324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 583              		.loc 1 324 1 view .LVU99
 584 0006 C0F38030 		ubfx	r0, r0, #14, #1
 585 000a 7047     		bx	lr
 586              	.L51:
 587              		.align	2
 588              	.L50:
 589 000c 00400050 		.word	1342193664
 590              		.cfi_endproc
 591              	.LFE178:
 593              		.section	.text.XMC_SCU_GetTemperatureMeasurement,"ax",%progbits
 594              		.align	1
 595              		.global	XMC_SCU_GetTemperatureMeasurement
 596              		.syntax unified
 597              		.thumb
 598              		.thumb_func
 599              		.fpu fpv4-sp-d16
 601              	XMC_SCU_GetTemperatureMeasurement:
 602              	.LFB180:
 325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to start device temperature measurements */
 326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** XMC_SCU_STATUS_t XMC_SCU_StartTemperatureMeasurement(void)
 327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_STATUS_t status = XMC_SCU_STATUS_OK;
 329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (XMC_SCU_IsTemperatureSensorEnabled() == false)
 331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     status = XMC_SCU_STATUS_ERROR;
 333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****    
 335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (XMC_SCU_IsTemperatureSensorBusy() == true)
 336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     status = XMC_SCU_STATUS_BUSY;
 338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 339:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 340:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* And start the measurement */
 341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON |= (uint32_t)SCU_GENERAL_DTSCON_START_Msk;
 342:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (status);
 344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 345:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to retrieve the temperature measured */
 347:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_GetTemperatureMeasurement(void)
 348:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 603              		.loc 1 348 1 is_stmt 1 view -0
 604              		.cfi_startproc
 605              		@ args = 0, pretend = 0, frame = 0
 606              		@ frame_needed = 0, uses_anonymous_args = 0
 607 0000 08B5     		push	{r3, lr}
 608              	.LCFI1:
 609              		.cfi_def_cfa_offset 8
 610              		.cfi_offset 3, -8
 611              		.cfi_offset 14, -4
 349:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t temperature;
 612              		.loc 1 349 3 view .LVU101
 350:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (XMC_SCU_IsTemperatureSensorEnabled() == false)
 613              		.loc 1 351 3 view .LVU102
 614              		.loc 1 351 7 is_stmt 0 view .LVU103
 615 0002 FFF7FEFF 		bl	XMC_SCU_IsTemperatureSensorEnabled
 616              	.LVL21:
 617              		.loc 1 351 6 view .LVU104
 618 0006 28B1     		cbz	r0, .L54
 352:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     temperature = 0x7FFFFFFFUL;
 354:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 356:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     temperature = (uint32_t)((SCU_GENERAL->DTSSTAT & SCU_GENERAL_DTSSTAT_RESULT_Msk) >> SCU_GENERAL
 619              		.loc 1 357 5 is_stmt 1 view .LVU105
 620              		.loc 1 357 42 is_stmt 0 view .LVU106
 621 0008 044B     		ldr	r3, .L56
 622 000a D3F89000 		ldr	r0, [r3, #144]
 623              		.loc 1 357 17 view .LVU107
 624 000e C0F30900 		ubfx	r0, r0, #0, #10
 625              	.LVL22:
 626              	.L52:
 358:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 359:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((uint32_t)temperature);
 361:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 627              		.loc 1 361 1 view .LVU108
 628 0012 08BD     		pop	{r3, pc}
 629              	.L54:
 353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 630              		.loc 1 353 17 view .LVU109
 631 0014 6FF00040 		mvn	r0, #-2147483648
 632              	.LVL23:
 360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 633              		.loc 1 360 3 is_stmt 1 view .LVU110
 360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 634              		.loc 1 360 11 is_stmt 0 view .LVU111
 635 0018 FBE7     		b	.L52
 636              	.L57:
 637 001a 00BF     		.align	2
 638              	.L56:
 639 001c 00400050 		.word	1342193664
 640              		.cfi_endproc
 641              	.LFE180:
 643              		.section	.text.XMC_SCU_IsTemperatureSensorBusy,"ax",%progbits
 644              		.align	1
 645              		.global	XMC_SCU_IsTemperatureSensorBusy
 646              		.syntax unified
 647              		.thumb
 648              		.thumb_func
 649              		.fpu fpv4-sp-d16
 651              	XMC_SCU_IsTemperatureSensorBusy:
 652              	.LFB181:
 362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 363:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to know whether Die temperature sensor is busy */
 364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_IsTemperatureSensorBusy(void)
 365:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 653              		.loc 1 365 1 is_stmt 1 view -0
 654              		.cfi_startproc
 655              		@ args = 0, pretend = 0, frame = 0
 656              		@ frame_needed = 0, uses_anonymous_args = 0
 657              		@ link register save eliminated.
 366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((SCU_GENERAL->DTSSTAT & SCU_GENERAL_DTSSTAT_BUSY_Msk) != 0U);
 658              		.loc 1 366 3 view .LVU113
 659              		.loc 1 366 23 is_stmt 0 view .LVU114
 660 0000 024B     		ldr	r3, .L59
 661 0002 D3F89000 		ldr	r0, [r3, #144]
 367:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 662              		.loc 1 367 1 view .LVU115
 663 0006 C0F3C030 		ubfx	r0, r0, #15, #1
 664 000a 7047     		bx	lr
 665              	.L60:
 666              		.align	2
 667              	.L59:
 668 000c 00400050 		.word	1342193664
 669              		.cfi_endproc
 670              	.LFE181:
 672              		.section	.text.XMC_SCU_StartTemperatureMeasurement,"ax",%progbits
 673              		.align	1
 674              		.global	XMC_SCU_StartTemperatureMeasurement
 675              		.syntax unified
 676              		.thumb
 677              		.thumb_func
 678              		.fpu fpv4-sp-d16
 680              	XMC_SCU_StartTemperatureMeasurement:
 681              	.LFB179:
 327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_STATUS_t status = XMC_SCU_STATUS_OK;
 682              		.loc 1 327 1 is_stmt 1 view -0
 683              		.cfi_startproc
 684              		@ args = 0, pretend = 0, frame = 0
 685              		@ frame_needed = 0, uses_anonymous_args = 0
 686 0000 10B5     		push	{r4, lr}
 687              	.LCFI2:
 688              		.cfi_def_cfa_offset 8
 689              		.cfi_offset 4, -8
 690              		.cfi_offset 14, -4
 328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 691              		.loc 1 328 3 view .LVU117
 692              	.LVL24:
 330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 693              		.loc 1 330 3 view .LVU118
 330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 694              		.loc 1 330 7 is_stmt 0 view .LVU119
 695 0002 FFF7FEFF 		bl	XMC_SCU_IsTemperatureSensorEnabled
 696              	.LVL25:
 697 0006 0446     		mov	r4, r0
 698              	.LVL26:
 335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 699              		.loc 1 335 3 is_stmt 1 view .LVU120
 335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 700              		.loc 1 335 7 is_stmt 0 view .LVU121
 701 0008 FFF7FEFF 		bl	XMC_SCU_IsTemperatureSensorBusy
 702              	.LVL27:
 335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 703              		.loc 1 335 6 view .LVU122
 704 000c 50B9     		cbnz	r0, .L63
 330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 705              		.loc 1 330 6 view .LVU123
 706 000e 84F00100 		eor	r0, r4, #1
 328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 707              		.loc 1 328 20 view .LVU124
 708 0012 C0B2     		uxtb	r0, r0
 709              	.L62:
 710              	.LVL28:
 341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 711              		.loc 1 341 3 is_stmt 1 view .LVU125
 341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 712              		.loc 1 341 23 is_stmt 0 view .LVU126
 713 0014 044A     		ldr	r2, .L65
 714 0016 D2F88C30 		ldr	r3, [r2, #140]
 715 001a 43F00203 		orr	r3, r3, #2
 716 001e C2F88C30 		str	r3, [r2, #140]
 343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 717              		.loc 1 343 3 is_stmt 1 view .LVU127
 344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 718              		.loc 1 344 1 is_stmt 0 view .LVU128
 719 0022 10BD     		pop	{r4, pc}
 720              	.LVL29:
 721              	.L63:
 337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 722              		.loc 1 337 12 view .LVU129
 723 0024 0220     		movs	r0, #2
 724 0026 F5E7     		b	.L62
 725              	.L66:
 726              		.align	2
 727              	.L65:
 728 0028 00400050 		.word	1342193664
 729              		.cfi_endproc
 730              	.LFE179:
 732              		.section	.text.XMC_SCU_WriteToRetentionMemory,"ax",%progbits
 733              		.align	1
 734              		.global	XMC_SCU_WriteToRetentionMemory
 735              		.syntax unified
 736              		.thumb
 737              		.thumb_func
 738              		.fpu fpv4-sp-d16
 740              	XMC_SCU_WriteToRetentionMemory:
 741              	.LVL30:
 742              	.LFB182:
 368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 369:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 370:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if defined(SCU_GENERAL_DTEMPLIM_LOWER_Msk) && defined(SCU_GENERAL_DTEMPLIM_UPPER_Msk)
 371:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to determine if device temperature has gone past the ceiling */
 372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_HighTemperature(void)
 373:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 374:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   bool ret_val;
 375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t   dtscon;
 376:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t   dtempalarm;
 377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   dtscon = SCU_GENERAL->DTSCON;
 378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   dtscon = dtscon & SCU_GENERAL_DTSCON_PWD_Msk;
 379:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 380:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   ret_val = false;
 381:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Any audit makes sense only if the DTS were powered up */  
 383:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if(dtscon)
 384:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 385:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Powered down - return false */
 386:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     ret_val = false;
 387:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 389:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 390:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Powered up - Read the overflow bit and decide accordingly*/
 391:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     dtempalarm = SCU_GENERAL->DTEMPALARM;
 392:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     dtempalarm = dtempalarm & SCU_GENERAL_DTEMPALARM_OVERFL_Msk;
 393:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     
 394:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     if(dtempalarm)
 395:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 396:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       ret_val = true;
 397:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
 398:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     else
 399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 400:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       ret_val = false;
 401:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
 402:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 403:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (ret_val);
 404:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 406:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program raw values of temperature limits into the DTS */
 407:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_SetRawTempLimits(const uint32_t lower_temp, const uint32_t upper_temp)
 408:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 409:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Power up the DTS module */
 410:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON &= (uint32_t)~SCU_GENERAL_DTSCON_PWD_Msk;
 411:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTEMPLIM = 0;
 412:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTEMPLIM = (lower_temp & SCU_GENERAL_DTEMPLIM_LOWER_Msk);
 413:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTEMPLIM |= (uint32_t)((upper_temp & SCU_GENERAL_DTEMPLIM_LOWER_Msk) << SCU_GENERAL_
 414:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 415:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 416:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to determine if device temperature has gone below the stipulated limit */
 417:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_LowTemperature(void)
 418:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 419:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   bool ret_val;
 420:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t   dtscon;
 421:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t   dtempalarm;
 422:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   dtscon = SCU_GENERAL->DTSCON;
 423:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   dtscon = dtscon & SCU_GENERAL_DTSCON_PWD_Msk;
 424:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   ret_val = false;
 426:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 427:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Any audit makes sense only if the DTS were powered up */  
 428:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if(dtscon)
 429:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 430:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Powered down - return false */
 431:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     ret_val = false;
 432:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 434:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 435:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Powered up - Read the overflow bit and decide accordingly*/
 436:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     dtempalarm = SCU_GENERAL->DTEMPALARM;
 437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     dtempalarm = dtempalarm & SCU_GENERAL_DTEMPALARM_UNDERFL_Msk;
 438:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     
 439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     if(dtempalarm)
 440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 441:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       ret_val = true;
 442:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
 443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     else
 444:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 445:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       ret_val = false;
 446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
 447:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 449:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (ret_val);
 450:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 451:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif  
 452:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 453:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to write into Retention memory in hibernate domain */
 454:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_WriteToRetentionMemory(uint32_t address, uint32_t data)
 455:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 743              		.loc 1 455 1 is_stmt 1 view -0
 744              		.cfi_startproc
 745              		@ args = 0, pretend = 0, frame = 0
 746              		@ frame_needed = 0, uses_anonymous_args = 0
 747              		@ link register save eliminated.
 456:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t rmacr;
 748              		.loc 1 456 3 view .LVU131
 457:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 458:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Get the address right */  
 459:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   rmacr = (uint32_t)((address << SCU_GENERAL_RMACR_ADDR_Pos) & (uint32_t)SCU_GENERAL_RMACR_ADDR_Msk
 749              		.loc 1 459 3 view .LVU132
 750              		.loc 1 459 31 is_stmt 0 view .LVU133
 751 0000 0004     		lsls	r0, r0, #16
 752              	.LVL31:
 753              		.loc 1 459 9 view .LVU134
 754 0002 00F47020 		and	r0, r0, #983040
 755              	.LVL32:
 460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 461:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Transfer from RMDATA to Retention memory */
 462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   rmacr |= (uint32_t)(SCU_GENERAL_RMACR_RDWR_Msk);
 756              		.loc 1 462 3 is_stmt 1 view .LVU135
 757              		.loc 1 462 9 is_stmt 0 view .LVU136
 758 0006 40F00100 		orr	r0, r0, #1
 759              	.LVL33:
 463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 464:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Write desired data into RMDATA register */  
 465:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->RMDATA = data;
 760              		.loc 1 465 3 is_stmt 1 view .LVU137
 761              		.loc 1 465 23 is_stmt 0 view .LVU138
 762 000a 064B     		ldr	r3, .L70
 763 000c C3F8CC10 		str	r1, [r3, #204]
 466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 467:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Write address & direction of transfer into RMACR register */  
 468:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->RMACR = rmacr;
 764              		.loc 1 468 3 is_stmt 1 view .LVU139
 765              		.loc 1 468 22 is_stmt 0 view .LVU140
 766 0010 C3F8C800 		str	r0, [r3, #200]
 469:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 470:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Wait until the update of RMX register in hibernate domain is completed */
 471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_RMX_Msk)
 767              		.loc 1 471 3 is_stmt 1 view .LVU141
 768              		.loc 1 471 21 is_stmt 0 view .LVU142
 769 0014 1A46     		mov	r2, r3
 770              	.L68:
 472:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 473:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 771              		.loc 1 473 3 is_stmt 1 discriminator 1 view .LVU143
 471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 772              		.loc 1 471 8 discriminator 1 view .LVU144
 471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 773              		.loc 1 471 21 is_stmt 0 discriminator 1 view .LVU145
 774 0016 D2F8C430 		ldr	r3, [r2, #196]
 471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 775              		.loc 1 471 8 discriminator 1 view .LVU146
 776 001a 13F4005F 		tst	r3, #8192
 777 001e FAD1     		bne	.L68
 474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 778              		.loc 1 474 1 view .LVU147
 779 0020 7047     		bx	lr
 780              	.L71:
 781 0022 00BF     		.align	2
 782              	.L70:
 783 0024 00400050 		.word	1342193664
 784              		.cfi_endproc
 785              	.LFE182:
 787              		.section	.text.XMC_SCU_ReadFromRetentionMemory,"ax",%progbits
 788              		.align	1
 789              		.global	XMC_SCU_ReadFromRetentionMemory
 790              		.syntax unified
 791              		.thumb
 792              		.thumb_func
 793              		.fpu fpv4-sp-d16
 795              	XMC_SCU_ReadFromRetentionMemory:
 796              	.LVL34:
 797              	.LFB183:
 475:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 476:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to read from Retention memory in hibernate domain */
 477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_ReadFromRetentionMemory(uint32_t address)
 478:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 798              		.loc 1 478 1 is_stmt 1 view -0
 799              		.cfi_startproc
 800              		@ args = 0, pretend = 0, frame = 0
 801              		@ frame_needed = 0, uses_anonymous_args = 0
 802              		@ link register save eliminated.
 479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t rmacr;
 803              		.loc 1 479 3 view .LVU149
 480:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 481:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Get the address right */  
 482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   rmacr = ((uint32_t)(address << SCU_GENERAL_RMACR_ADDR_Pos) & (uint32_t)SCU_GENERAL_RMACR_ADDR_Msk
 804              		.loc 1 482 3 view .LVU150
 805              		.loc 1 482 31 is_stmt 0 view .LVU151
 806 0000 0004     		lsls	r0, r0, #16
 807              	.LVL35:
 808              		.loc 1 482 9 view .LVU152
 809 0002 00F47020 		and	r0, r0, #983040
 810              	.LVL36:
 483:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 484:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Transfer from RMDATA to Retention memory */
 485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   rmacr &= ~((uint32_t)(SCU_GENERAL_RMACR_RDWR_Msk));
 811              		.loc 1 485 3 is_stmt 1 view .LVU153
 486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 487:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Writing an adress & direction of transfer into RMACR register */  
 488:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->RMACR = rmacr;
 812              		.loc 1 488 3 view .LVU154
 813              		.loc 1 488 22 is_stmt 0 view .LVU155
 814 0006 064B     		ldr	r3, .L75
 815 0008 C3F8C800 		str	r0, [r3, #200]
 489:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 490:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Wait until the update of RMX register in hibernate domain is completed */
 491:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_RMX_Msk)
 816              		.loc 1 491 3 is_stmt 1 view .LVU156
 817              		.loc 1 491 21 is_stmt 0 view .LVU157
 818 000c 1A46     		mov	r2, r3
 819              	.L73:
 492:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 493:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 820              		.loc 1 493 3 is_stmt 1 discriminator 1 view .LVU158
 491:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 821              		.loc 1 491 8 discriminator 1 view .LVU159
 491:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 822              		.loc 1 491 21 is_stmt 0 discriminator 1 view .LVU160
 823 000e D2F8C430 		ldr	r3, [r2, #196]
 491:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 824              		.loc 1 491 8 discriminator 1 view .LVU161
 825 0012 13F4005F 		tst	r3, #8192
 826 0016 FAD1     		bne	.L73
 494:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 495:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (SCU_GENERAL->RMDATA);
 827              		.loc 1 495 3 is_stmt 1 view .LVU162
 828              		.loc 1 495 22 is_stmt 0 view .LVU163
 829 0018 014B     		ldr	r3, .L75
 830 001a D3F8CC00 		ldr	r0, [r3, #204]
 831              	.LVL37:
 496:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 832              		.loc 1 496 1 view .LVU164
 833 001e 7047     		bx	lr
 834              	.L76:
 835              		.align	2
 836              	.L75:
 837 0020 00400050 		.word	1342193664
 838              		.cfi_endproc
 839              	.LFE183:
 841              		.section	.text.XMC_SCU_TRAP_Enable,"ax",%progbits
 842              		.align	1
 843              		.global	XMC_SCU_TRAP_Enable
 844              		.syntax unified
 845              		.thumb
 846              		.thumb_func
 847              		.fpu fpv4-sp-d16
 849              	XMC_SCU_TRAP_Enable:
 850              	.LVL38:
 851              	.LFB185:
 497:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 498:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to initialize the clock tree */
 499:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_Init(const XMC_SCU_CLOCK_CONFIG_t *const config)
 500:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 501:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fsys_clkdiv != 0);
 502:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fcpu_clkdiv != 0);
 503:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fccu_clkdiv != 0);
 504:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fperipheral_clkdiv != 0);
 505:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->syspll_config.p_div != 0) &&
 506:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)) ||
 507:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_PRESCALAR));
 508:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->syspll_config.n_div != 0) &&
 509:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)) ||
 510:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_PRESCALAR));
 511:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", (config->syspll_config.k_div != 0) &&
 512:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  ((config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL) ||
 513:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_PRESCALAR)));
 514:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_PLL) ||
 515:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  (config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_OFI)) &&
 516:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  ((config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL) ||
 517:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_PRESCALAR)));
 518:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->fstdby_clksrc == XMC_SCU_HIB_STDBYCLKSRC_OSCULP) && (config->enable_oscu
 519:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  (config->fstdby_clksrc != XMC_SCU_HIB_STDBYCLKSRC_OSCULP));
 520:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->syspll_config.clksrc == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) &&
 521:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  (config->enable_oschp == true)) || (config->syspll_config.clksrc != XMC_SCU_CLOCK_
 522:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 523:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_OFI);
 524:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 525:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_HIB_EnableHibernateDomain();
 526:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 527:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (config->enable_osculp == true)
 528:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 529:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_EnableLowPowerOscillator();
 530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while (XMC_SCU_CLOCK_IsLowPowerOscillatorStable() == false);
 531:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 532:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 533:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_HIB_SetStandbyClockSource(config->fstdby_clksrc);  
 534:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (XMC_SCU_GetMirrorStatus() != 0)
 535:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 536:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until update of the stanby clock source is done in the HIB domain */    
 537:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 538:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 539:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetBackupClockCalibrationMode(config->calibration_mode);
 540:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetSystemClockDivider((uint32_t)config->fsys_clkdiv);
 542:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetCpuClockDivider((uint32_t)config->fcpu_clkdiv);
 543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetCcuClockDivider((uint32_t)config->fccu_clkdiv);
 544:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetPeripheralClockDivider((uint32_t)config->fperipheral_clkdiv);
 545:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (config->enable_oschp == true)
 547:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 548:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_EnableHighPerformanceOscillator();
 549:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while(XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable() == false);
 550:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 551:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 552:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_DISABLED)
 553:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 554:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_DisableSystemPll();
 555:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 556:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 557:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 558:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 559:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_EnableSystemPll();
 560:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 561:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                  config->syspll_config.mode,
 562:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                  (uint32_t)config->syspll_config.p_div,
 563:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                  (uint32_t)config->syspll_config.n_div,
 564:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                  (uint32_t)config->syspll_config.k_div);
 565:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 566:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 567:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* use SYSPLL? */
 568:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_PLL)
 569:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 570:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_PLL);    
 571:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 572:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SystemCoreClockUpdate();
 573:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 574:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 575:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable a trap source */
 576:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_TRAP_Enable(const uint32_t trap)
 577:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 852              		.loc 1 577 1 is_stmt 1 view -0
 853              		.cfi_startproc
 854              		@ args = 0, pretend = 0, frame = 0
 855              		@ frame_needed = 0, uses_anonymous_args = 0
 856              		@ link register save eliminated.
 578:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_TRAP->TRAPDIS &= (uint32_t)~trap;
 857              		.loc 1 578 3 view .LVU166
 858              		.loc 1 578 21 is_stmt 0 view .LVU167
 859 0000 024A     		ldr	r2, .L78
 860 0002 9368     		ldr	r3, [r2, #8]
 861 0004 23EA0003 		bic	r3, r3, r0
 862 0008 9360     		str	r3, [r2, #8]
 579:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 863              		.loc 1 579 1 view .LVU168
 864 000a 7047     		bx	lr
 865              	.L79:
 866              		.align	2
 867              	.L78:
 868 000c 60410050 		.word	1342194016
 869              		.cfi_endproc
 870              	.LFE185:
 872              		.section	.text.XMC_SCU_TRAP_Disable,"ax",%progbits
 873              		.align	1
 874              		.global	XMC_SCU_TRAP_Disable
 875              		.syntax unified
 876              		.thumb
 877              		.thumb_func
 878              		.fpu fpv4-sp-d16
 880              	XMC_SCU_TRAP_Disable:
 881              	.LVL39:
 882              	.LFB186:
 580:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 581:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable a trap source */
 582:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_TRAP_Disable(const uint32_t trap)
 583:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 883              		.loc 1 583 1 is_stmt 1 view -0
 884              		.cfi_startproc
 885              		@ args = 0, pretend = 0, frame = 0
 886              		@ frame_needed = 0, uses_anonymous_args = 0
 887              		@ link register save eliminated.
 584:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_TRAP->TRAPDIS |= (uint32_t)trap;
 888              		.loc 1 584 3 view .LVU170
 889              		.loc 1 584 21 is_stmt 0 view .LVU171
 890 0000 024A     		ldr	r2, .L81
 891 0002 9368     		ldr	r3, [r2, #8]
 892 0004 0343     		orrs	r3, r3, r0
 893 0006 9360     		str	r3, [r2, #8]
 585:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 894              		.loc 1 585 1 view .LVU172
 895 0008 7047     		bx	lr
 896              	.L82:
 897 000a 00BF     		.align	2
 898              	.L81:
 899 000c 60410050 		.word	1342194016
 900              		.cfi_endproc
 901              	.LFE186:
 903              		.section	.text.XMC_SCU_TRAP_GetStatus,"ax",%progbits
 904              		.align	1
 905              		.global	XMC_SCU_TRAP_GetStatus
 906              		.syntax unified
 907              		.thumb
 908              		.thumb_func
 909              		.fpu fpv4-sp-d16
 911              	XMC_SCU_TRAP_GetStatus:
 912              	.LFB187:
 586:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 587:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to determine if a trap source has generated event */
 588:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_TRAP_GetStatus(void)
 589:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 913              		.loc 1 589 1 is_stmt 1 view -0
 914              		.cfi_startproc
 915              		@ args = 0, pretend = 0, frame = 0
 916              		@ frame_needed = 0, uses_anonymous_args = 0
 917              		@ link register save eliminated.
 590:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (SCU_TRAP->TRAPRAW);
 918              		.loc 1 590 3 view .LVU174
 919              		.loc 1 590 19 is_stmt 0 view .LVU175
 920 0000 014B     		ldr	r3, .L84
 921 0002 5868     		ldr	r0, [r3, #4]
 591:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 922              		.loc 1 591 1 view .LVU176
 923 0004 7047     		bx	lr
 924              	.L85:
 925 0006 00BF     		.align	2
 926              	.L84:
 927 0008 60410050 		.word	1342194016
 928              		.cfi_endproc
 929              	.LFE187:
 931              		.section	.text.XMC_SCU_TRAP_Trigger,"ax",%progbits
 932              		.align	1
 933              		.global	XMC_SCU_TRAP_Trigger
 934              		.syntax unified
 935              		.thumb
 936              		.thumb_func
 937              		.fpu fpv4-sp-d16
 939              	XMC_SCU_TRAP_Trigger:
 940              	.LVL40:
 941              	.LFB188:
 592:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 593:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to manually trigger a trap event */
 594:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_TRAP_Trigger(const uint32_t trap)
 595:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 942              		.loc 1 595 1 is_stmt 1 view -0
 943              		.cfi_startproc
 944              		@ args = 0, pretend = 0, frame = 0
 945              		@ frame_needed = 0, uses_anonymous_args = 0
 946              		@ link register save eliminated.
 596:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_TRAP->TRAPSET = (uint32_t)trap;
 947              		.loc 1 596 3 view .LVU178
 948              		.loc 1 596 21 is_stmt 0 view .LVU179
 949 0000 014B     		ldr	r3, .L87
 950 0002 1861     		str	r0, [r3, #16]
 597:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 951              		.loc 1 597 1 view .LVU180
 952 0004 7047     		bx	lr
 953              	.L88:
 954 0006 00BF     		.align	2
 955              	.L87:
 956 0008 60410050 		.word	1342194016
 957              		.cfi_endproc
 958              	.LFE188:
 960              		.section	.text.XMC_SCU_TRAP_ClearStatus,"ax",%progbits
 961              		.align	1
 962              		.global	XMC_SCU_TRAP_ClearStatus
 963              		.syntax unified
 964              		.thumb
 965              		.thumb_func
 966              		.fpu fpv4-sp-d16
 968              	XMC_SCU_TRAP_ClearStatus:
 969              	.LVL41:
 970              	.LFB189:
 598:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 599:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to clear a trap event */
 600:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_TRAP_ClearStatus(const uint32_t trap)
 601:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 971              		.loc 1 601 1 is_stmt 1 view -0
 972              		.cfi_startproc
 973              		@ args = 0, pretend = 0, frame = 0
 974              		@ frame_needed = 0, uses_anonymous_args = 0
 975              		@ link register save eliminated.
 602:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_TRAP->TRAPCLR = (uint32_t)trap;
 976              		.loc 1 602 3 view .LVU182
 977              		.loc 1 602 21 is_stmt 0 view .LVU183
 978 0000 014B     		ldr	r3, .L90
 979 0002 D860     		str	r0, [r3, #12]
 603:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 980              		.loc 1 603 1 view .LVU184
 981 0004 7047     		bx	lr
 982              	.L91:
 983 0006 00BF     		.align	2
 984              	.L90:
 985 0008 60410050 		.word	1342194016
 986              		.cfi_endproc
 987              	.LFE189:
 989              		.section	.text.XMC_SCU_PARITY_ClearStatus,"ax",%progbits
 990              		.align	1
 991              		.global	XMC_SCU_PARITY_ClearStatus
 992              		.syntax unified
 993              		.thumb
 994              		.thumb_func
 995              		.fpu fpv4-sp-d16
 997              	XMC_SCU_PARITY_ClearStatus:
 998              	.LVL42:
 999              	.LFB190:
 604:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 605:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to clear parity error event */
 606:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_PARITY_ClearStatus(const uint32_t memory)
 607:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1000              		.loc 1 607 1 is_stmt 1 view -0
 1001              		.cfi_startproc
 1002              		@ args = 0, pretend = 0, frame = 0
 1003              		@ frame_needed = 0, uses_anonymous_args = 0
 1004              		@ link register save eliminated.
 608:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PARITY->PEFLAG |= (uint32_t)memory; 
 1005              		.loc 1 608 3 view .LVU186
 1006              		.loc 1 608 22 is_stmt 0 view .LVU187
 1007 0000 024A     		ldr	r2, .L93
 1008 0002 5369     		ldr	r3, [r2, #20]
 1009 0004 0343     		orrs	r3, r3, r0
 1010 0006 5361     		str	r3, [r2, #20]
 609:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1011              		.loc 1 609 1 view .LVU188
 1012 0008 7047     		bx	lr
 1013              	.L94:
 1014 000a 00BF     		.align	2
 1015              	.L93:
 1016 000c 3C410050 		.word	1342193980
 1017              		.cfi_endproc
 1018              	.LFE190:
 1020              		.section	.text.XMC_SCU_PARITY_GetStatus,"ax",%progbits
 1021              		.align	1
 1022              		.global	XMC_SCU_PARITY_GetStatus
 1023              		.syntax unified
 1024              		.thumb
 1025              		.thumb_func
 1026              		.fpu fpv4-sp-d16
 1028              	XMC_SCU_PARITY_GetStatus:
 1029              	.LFB191:
 610:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 611:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to determine if the specified parity error has occured or not */
 612:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_PARITY_GetStatus(void)
 613:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1030              		.loc 1 613 1 is_stmt 1 view -0
 1031              		.cfi_startproc
 1032              		@ args = 0, pretend = 0, frame = 0
 1033              		@ frame_needed = 0, uses_anonymous_args = 0
 1034              		@ link register save eliminated.
 614:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (SCU_PARITY->PEFLAG);
 1035              		.loc 1 614 3 view .LVU190
 1036              		.loc 1 614 21 is_stmt 0 view .LVU191
 1037 0000 014B     		ldr	r3, .L96
 1038 0002 5869     		ldr	r0, [r3, #20]
 615:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** } 
 1039              		.loc 1 615 1 view .LVU192
 1040 0004 7047     		bx	lr
 1041              	.L97:
 1042 0006 00BF     		.align	2
 1043              	.L96:
 1044 0008 3C410050 		.word	1342193980
 1045              		.cfi_endproc
 1046              	.LFE191:
 1048              		.section	.text.XMC_SCU_PARITY_Enable,"ax",%progbits
 1049              		.align	1
 1050              		.global	XMC_SCU_PARITY_Enable
 1051              		.syntax unified
 1052              		.thumb
 1053              		.thumb_func
 1054              		.fpu fpv4-sp-d16
 1056              	XMC_SCU_PARITY_Enable:
 1057              	.LVL43:
 1058              	.LFB192:
 616:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable parity error checking for the selected on-chip RAM type */
 618:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_PARITY_Enable(const uint32_t memory)
 619:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1059              		.loc 1 619 1 is_stmt 1 view -0
 1060              		.cfi_startproc
 1061              		@ args = 0, pretend = 0, frame = 0
 1062              		@ frame_needed = 0, uses_anonymous_args = 0
 1063              		@ link register save eliminated.
 620:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PARITY->PEEN |= (uint32_t)memory; 
 1064              		.loc 1 620 3 view .LVU194
 1065              		.loc 1 620 20 is_stmt 0 view .LVU195
 1066 0000 024A     		ldr	r2, .L99
 1067 0002 1368     		ldr	r3, [r2]
 1068 0004 0343     		orrs	r3, r3, r0
 1069 0006 1360     		str	r3, [r2]
 621:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1070              		.loc 1 621 1 view .LVU196
 1071 0008 7047     		bx	lr
 1072              	.L100:
 1073 000a 00BF     		.align	2
 1074              	.L99:
 1075 000c 3C410050 		.word	1342193980
 1076              		.cfi_endproc
 1077              	.LFE192:
 1079              		.section	.text.XMC_SCU_PARITY_Disable,"ax",%progbits
 1080              		.align	1
 1081              		.global	XMC_SCU_PARITY_Disable
 1082              		.syntax unified
 1083              		.thumb
 1084              		.thumb_func
 1085              		.fpu fpv4-sp-d16
 1087              	XMC_SCU_PARITY_Disable:
 1088              	.LVL44:
 1089              	.LFB193:
 622:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 623:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable parity error checking for the selected on-chip RAM type */
 624:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_PARITY_Disable(const uint32_t memory)
 625:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1090              		.loc 1 625 1 is_stmt 1 view -0
 1091              		.cfi_startproc
 1092              		@ args = 0, pretend = 0, frame = 0
 1093              		@ frame_needed = 0, uses_anonymous_args = 0
 1094              		@ link register save eliminated.
 626:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PARITY->PEEN &= (uint32_t)~memory; 
 1095              		.loc 1 626 3 view .LVU198
 1096              		.loc 1 626 20 is_stmt 0 view .LVU199
 1097 0000 024A     		ldr	r2, .L102
 1098 0002 1368     		ldr	r3, [r2]
 1099 0004 23EA0003 		bic	r3, r3, r0
 1100 0008 1360     		str	r3, [r2]
 627:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1101              		.loc 1 627 1 view .LVU200
 1102 000a 7047     		bx	lr
 1103              	.L103:
 1104              		.align	2
 1105              	.L102:
 1106 000c 3C410050 		.word	1342193980
 1107              		.cfi_endproc
 1108              	.LFE193:
 1110              		.section	.text.XMC_SCU_PARITY_EnableTrapGeneration,"ax",%progbits
 1111              		.align	1
 1112              		.global	XMC_SCU_PARITY_EnableTrapGeneration
 1113              		.syntax unified
 1114              		.thumb
 1115              		.thumb_func
 1116              		.fpu fpv4-sp-d16
 1118              	XMC_SCU_PARITY_EnableTrapGeneration:
 1119              	.LVL45:
 1120              	.LFB194:
 628:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 629:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable trap assertion for the parity error source */
 630:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_PARITY_EnableTrapGeneration(const uint32_t memory)
 631:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1121              		.loc 1 631 1 is_stmt 1 view -0
 1122              		.cfi_startproc
 1123              		@ args = 0, pretend = 0, frame = 0
 1124              		@ frame_needed = 0, uses_anonymous_args = 0
 1125              		@ link register save eliminated.
 632:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PARITY->PETE |= (uint32_t)memory; 
 1126              		.loc 1 632 3 view .LVU202
 1127              		.loc 1 632 20 is_stmt 0 view .LVU203
 1128 0000 024A     		ldr	r2, .L105
 1129 0002 9368     		ldr	r3, [r2, #8]
 1130 0004 0343     		orrs	r3, r3, r0
 1131 0006 9360     		str	r3, [r2, #8]
 633:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1132              		.loc 1 633 1 view .LVU204
 1133 0008 7047     		bx	lr
 1134              	.L106:
 1135 000a 00BF     		.align	2
 1136              	.L105:
 1137 000c 3C410050 		.word	1342193980
 1138              		.cfi_endproc
 1139              	.LFE194:
 1141              		.section	.text.XMC_SCU_PARITY_DisableTrapGeneration,"ax",%progbits
 1142              		.align	1
 1143              		.global	XMC_SCU_PARITY_DisableTrapGeneration
 1144              		.syntax unified
 1145              		.thumb
 1146              		.thumb_func
 1147              		.fpu fpv4-sp-d16
 1149              	XMC_SCU_PARITY_DisableTrapGeneration:
 1150              	.LVL46:
 1151              	.LFB195:
 634:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 635:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable the assertion of trap for the parity error source */
 636:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_PARITY_DisableTrapGeneration(const uint32_t memory)
 637:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1152              		.loc 1 637 1 is_stmt 1 view -0
 1153              		.cfi_startproc
 1154              		@ args = 0, pretend = 0, frame = 0
 1155              		@ frame_needed = 0, uses_anonymous_args = 0
 1156              		@ link register save eliminated.
 638:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PARITY->PETE &= (uint32_t)~memory; 
 1157              		.loc 1 638 3 view .LVU206
 1158              		.loc 1 638 20 is_stmt 0 view .LVU207
 1159 0000 024A     		ldr	r2, .L108
 1160 0002 9368     		ldr	r3, [r2, #8]
 1161 0004 23EA0003 		bic	r3, r3, r0
 1162 0008 9360     		str	r3, [r2, #8]
 639:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1163              		.loc 1 639 1 view .LVU208
 1164 000a 7047     		bx	lr
 1165              	.L109:
 1166              		.align	2
 1167              	.L108:
 1168 000c 3C410050 		.word	1342193980
 1169              		.cfi_endproc
 1170              	.LFE195:
 1172              		.section	.text.XMC_SCU_INTERRUPT_EnableNmiRequest,"ax",%progbits
 1173              		.align	1
 1174              		.global	XMC_SCU_INTERRUPT_EnableNmiRequest
 1175              		.syntax unified
 1176              		.thumb
 1177              		.thumb_func
 1178              		.fpu fpv4-sp-d16
 1180              	XMC_SCU_INTERRUPT_EnableNmiRequest:
 1181              	.LVL47:
 1182              	.LFB196:
 640:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 641:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* Enables a NMI source */
 642:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_EnableNmiRequest(const uint32_t request)
 643:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1183              		.loc 1 643 1 is_stmt 1 view -0
 1184              		.cfi_startproc
 1185              		@ args = 0, pretend = 0, frame = 0
 1186              		@ frame_needed = 0, uses_anonymous_args = 0
 1187              		@ link register save eliminated.
 644:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->NMIREQEN |= (uint32_t)request;
 1188              		.loc 1 644 3 view .LVU210
 1189              		.loc 1 644 27 is_stmt 0 view .LVU211
 1190 0000 024A     		ldr	r2, .L111
 1191 0002 5369     		ldr	r3, [r2, #20]
 1192 0004 0343     		orrs	r3, r3, r0
 1193 0006 5361     		str	r3, [r2, #20]
 645:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1194              		.loc 1 645 1 view .LVU212
 1195 0008 7047     		bx	lr
 1196              	.L112:
 1197 000a 00BF     		.align	2
 1198              	.L111:
 1199 000c 74400050 		.word	1342193780
 1200              		.cfi_endproc
 1201              	.LFE196:
 1203              		.section	.text.XMC_SCU_INTERRUPT_DisableNmiRequest,"ax",%progbits
 1204              		.align	1
 1205              		.global	XMC_SCU_INTERRUPT_DisableNmiRequest
 1206              		.syntax unified
 1207              		.thumb
 1208              		.thumb_func
 1209              		.fpu fpv4-sp-d16
 1211              	XMC_SCU_INTERRUPT_DisableNmiRequest:
 1212              	.LVL48:
 1213              	.LFB197:
 646:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 647:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* Disables a NMI source */
 648:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_DisableNmiRequest(const uint32_t request)
 649:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1214              		.loc 1 649 1 is_stmt 1 view -0
 1215              		.cfi_startproc
 1216              		@ args = 0, pretend = 0, frame = 0
 1217              		@ frame_needed = 0, uses_anonymous_args = 0
 1218              		@ link register save eliminated.
 650:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->NMIREQEN &= (uint32_t)~request;
 1219              		.loc 1 650 3 view .LVU214
 1220              		.loc 1 650 27 is_stmt 0 view .LVU215
 1221 0000 024A     		ldr	r2, .L114
 1222 0002 5369     		ldr	r3, [r2, #20]
 1223 0004 23EA0003 		bic	r3, r3, r0
 1224 0008 5361     		str	r3, [r2, #20]
 651:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1225              		.loc 1 651 1 view .LVU216
 1226 000a 7047     		bx	lr
 1227              	.L115:
 1228              		.align	2
 1229              	.L114:
 1230 000c 74400050 		.word	1342193780
 1231              		.cfi_endproc
 1232              	.LFE197:
 1234              		.section	.text.XMC_SCU_RESET_AssertPeripheralReset,"ax",%progbits
 1235              		.align	1
 1236              		.global	XMC_SCU_RESET_AssertPeripheralReset
 1237              		.syntax unified
 1238              		.thumb
 1239              		.thumb_func
 1240              		.fpu fpv4-sp-d16
 1242              	XMC_SCU_RESET_AssertPeripheralReset:
 1243              	.LVL49:
 1244              	.LFB198:
 652:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 653:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to manually assert a reset request */
 654:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_RESET_AssertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
 655:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1245              		.loc 1 655 1 is_stmt 1 view -0
 1246              		.cfi_startproc
 1247              		@ args = 0, pretend = 0, frame = 0
 1248              		@ frame_needed = 0, uses_anonymous_args = 0
 1249              		@ link register save eliminated.
 656:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 1250              		.loc 1 656 3 view .LVU218
 657:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 1251              		.loc 1 657 3 view .LVU219
 658:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 659:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   *(uint32_t *)(&(SCU_RESET->PRSET0) + (index * 3U)) = (uint32_t)mask;
 1252              		.loc 1 659 3 view .LVU220
 656:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 1253              		.loc 1 656 12 is_stmt 0 view .LVU221
 1254 0000 030F     		lsrs	r3, r0, #28
 1255              	.LVL50:
 1256              		.loc 1 659 54 view .LVU222
 1257 0002 03EB4303 		add	r3, r3, r3, lsl #1
 1258              	.LVL51:
 657:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 1259              		.loc 1 657 12 view .LVU223
 1260 0006 20F07040 		bic	r0, r0, #-268435456
 1261              	.LVL52:
 1262              		.loc 1 659 54 view .LVU224
 1263 000a 024A     		ldr	r2, .L117
 1264 000c 42F82300 		str	r0, [r2, r3, lsl #2]
 660:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1265              		.loc 1 660 1 view .LVU225
 1266 0010 7047     		bx	lr
 1267              	.L118:
 1268 0012 00BF     		.align	2
 1269              	.L117:
 1270 0014 10440050 		.word	1342194704
 1271              		.cfi_endproc
 1272              	.LFE198:
 1274              		.section	.text.XMC_SCU_RESET_DeassertPeripheralReset,"ax",%progbits
 1275              		.align	1
 1276              		.global	XMC_SCU_RESET_DeassertPeripheralReset
 1277              		.syntax unified
 1278              		.thumb
 1279              		.thumb_func
 1280              		.fpu fpv4-sp-d16
 1282              	XMC_SCU_RESET_DeassertPeripheralReset:
 1283              	.LVL53:
 1284              	.LFB199:
 661:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 662:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to manually de-assert a reset request */
 663:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_RESET_DeassertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
 664:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1285              		.loc 1 664 1 is_stmt 1 view -0
 1286              		.cfi_startproc
 1287              		@ args = 0, pretend = 0, frame = 0
 1288              		@ frame_needed = 0, uses_anonymous_args = 0
 1289              		@ link register save eliminated.
 665:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 1290              		.loc 1 665 3 view .LVU227
 666:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 1291              		.loc 1 666 3 view .LVU228
 667:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 668:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   *(uint32_t *)(&(SCU_RESET->PRCLR0) + (index * 3U)) = (uint32_t)mask;
 1292              		.loc 1 668 3 view .LVU229
 665:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 1293              		.loc 1 665 12 is_stmt 0 view .LVU230
 1294 0000 030F     		lsrs	r3, r0, #28
 1295              	.LVL54:
 1296              		.loc 1 668 54 view .LVU231
 1297 0002 03EB4303 		add	r3, r3, r3, lsl #1
 1298              	.LVL55:
 666:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 1299              		.loc 1 666 12 view .LVU232
 1300 0006 20F07040 		bic	r0, r0, #-268435456
 1301              	.LVL56:
 1302              		.loc 1 668 54 view .LVU233
 1303 000a 024A     		ldr	r2, .L120
 1304 000c 42F82300 		str	r0, [r2, r3, lsl #2]
 669:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1305              		.loc 1 669 1 view .LVU234
 1306 0010 7047     		bx	lr
 1307              	.L121:
 1308 0012 00BF     		.align	2
 1309              	.L120:
 1310 0014 14440050 		.word	1342194708
 1311              		.cfi_endproc
 1312              	.LFE199:
 1314              		.section	.text.XMC_SCU_RESET_IsPeripheralResetAsserted,"ax",%progbits
 1315              		.align	1
 1316              		.global	XMC_SCU_RESET_IsPeripheralResetAsserted
 1317              		.syntax unified
 1318              		.thumb
 1319              		.thumb_func
 1320              		.fpu fpv4-sp-d16
 1322              	XMC_SCU_RESET_IsPeripheralResetAsserted:
 1323              	.LVL57:
 1324              	.LFB200:
 670:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 671:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* Find out if the peripheral reset is asserted */
 672:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_RESET_IsPeripheralResetAsserted(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
 673:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1325              		.loc 1 673 1 is_stmt 1 view -0
 1326              		.cfi_startproc
 1327              		@ args = 0, pretend = 0, frame = 0
 1328              		@ frame_needed = 0, uses_anonymous_args = 0
 1329              		@ link register save eliminated.
 674:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 1330              		.loc 1 674 3 view .LVU236
 675:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 1331              		.loc 1 675 3 view .LVU237
 676:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 677:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((*(uint32_t *)(&(SCU_RESET->PRSTAT0) + (index * 3U)) & mask) != 0U);
 1332              		.loc 1 677 3 view .LVU238
 674:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 1333              		.loc 1 674 12 is_stmt 0 view .LVU239
 1334 0000 030F     		lsrs	r3, r0, #28
 1335              	.LVL58:
 1336              		.loc 1 677 12 view .LVU240
 1337 0002 03EB4303 		add	r3, r3, r3, lsl #1
 1338              	.LVL59:
 1339              		.loc 1 677 12 view .LVU241
 1340 0006 054A     		ldr	r2, .L123
 1341              		.loc 1 677 64 view .LVU242
 1342 0008 52F82330 		ldr	r3, [r2, r3, lsl #2]
 1343 000c 1840     		ands	r0, r0, r3
 1344              	.LVL60:
 1345              		.loc 1 677 72 view .LVU243
 1346 000e 30F07043 		bics	r3, r0, #-268435456
 678:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1347              		.loc 1 678 1 view .LVU244
 1348 0012 14BF     		ite	ne
 1349 0014 0120     		movne	r0, #1
 1350 0016 0020     		moveq	r0, #0
 1351 0018 7047     		bx	lr
 1352              	.L124:
 1353 001a 00BF     		.align	2
 1354              	.L123:
 1355 001c 0C440050 		.word	1342194700
 1356              		.cfi_endproc
 1357              	.LFE200:
 1359              		.section	.text.XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency,"ax",%progbits
 1360              		.align	1
 1361              		.global	XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency
 1362              		.syntax unified
 1363              		.thumb
 1364              		.thumb_func
 1365              		.fpu fpv4-sp-d16
 1367              	XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency:
 1368              	.LFB202:
 679:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 680:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
 681:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to retrieve frequency of System PLL output clock
 682:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 683:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetSystemPllClockFrequency(void)
 684:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 685:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t clock_frequency;
 686:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t p_div;
 687:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t n_div;
 688:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t k2_div;
 689:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 690:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   clock_frequency = XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency();
 691:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk)
 692:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 693:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Prescalar mode - fOSC is the parent*/
 694:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     clock_frequency = (uint32_t)(clock_frequency / 
 695:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_P
 696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 697:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 698:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 699:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     p_div  = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Po
 700:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     n_div  = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Po
 701:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     k2_div = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_
 702:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****        
 703:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     clock_frequency = (clock_frequency * n_div) / (p_div * k2_div);
 704:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 705:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 706:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (clock_frequency);
 707:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 708:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /**
 710:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to retrieve frequency of System PLL VCO input clock
 711:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 712:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency(void)
 713:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1369              		.loc 1 713 1 is_stmt 1 view -0
 1370              		.cfi_startproc
 1371              		@ args = 0, pretend = 0, frame = 0
 1372              		@ frame_needed = 0, uses_anonymous_args = 0
 1373 0000 08B5     		push	{r3, lr}
 1374              	.LCFI3:
 1375              		.cfi_def_cfa_offset 8
 1376              		.cfi_offset 3, -8
 1377              		.cfi_offset 14, -4
 714:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t clock_frequency;
 1378              		.loc 1 714 3 view .LVU246
 715:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 716:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Prescalar mode - fOSC is the parent*/
 717:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if((SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk) == (uint32_t)XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP)
 1379              		.loc 1 717 3 view .LVU247
 1380              		.loc 1 717 14 is_stmt 0 view .LVU248
 1381 0002 054B     		ldr	r3, .L130
 1382 0004 DB68     		ldr	r3, [r3, #12]
 1383              		.loc 1 717 5 view .LVU249
 1384 0006 13F0010F 		tst	r3, #1
 1385 000a 01D0     		beq	.L129
 718:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 719:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     clock_frequency = OSCHP_GetFrequency();
 720:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 721:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 722:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 723:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     clock_frequency = OFI_FREQUENCY;
 1386              		.loc 1 723 21 view .LVU250
 1387 000c 0348     		ldr	r0, .L130+4
 1388              	.LVL61:
 724:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 725:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 726:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (clock_frequency);
 1389              		.loc 1 726 3 is_stmt 1 view .LVU251
 1390              	.L125:
 727:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1391              		.loc 1 727 1 is_stmt 0 view .LVU252
 1392 000e 08BD     		pop	{r3, pc}
 1393              	.L129:
 719:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 1394              		.loc 1 719 5 is_stmt 1 view .LVU253
 719:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 1395              		.loc 1 719 23 is_stmt 0 view .LVU254
 1396 0010 FFF7FEFF 		bl	OSCHP_GetFrequency
 1397              	.LVL62:
 719:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 1398              		.loc 1 719 23 view .LVU255
 1399 0014 FBE7     		b	.L125
 1400              	.L131:
 1401 0016 00BF     		.align	2
 1402              	.L130:
 1403 0018 10470050 		.word	1342195472
 1404 001c 00366E01 		.word	24000000
 1405              		.cfi_endproc
 1406              	.LFE202:
 1408              		.section	.text.XMC_SCU_CLOCK_GetSystemPllClockFrequency,"ax",%progbits
 1409              		.align	1
 1410              		.global	XMC_SCU_CLOCK_GetSystemPllClockFrequency
 1411              		.syntax unified
 1412              		.thumb
 1413              		.thumb_func
 1414              		.fpu fpv4-sp-d16
 1416              	XMC_SCU_CLOCK_GetSystemPllClockFrequency:
 1417              	.LFB201:
 684:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t clock_frequency;
 1418              		.loc 1 684 1 is_stmt 1 view -0
 1419              		.cfi_startproc
 1420              		@ args = 0, pretend = 0, frame = 0
 1421              		@ frame_needed = 0, uses_anonymous_args = 0
 1422 0000 08B5     		push	{r3, lr}
 1423              	.LCFI4:
 1424              		.cfi_def_cfa_offset 8
 1425              		.cfi_offset 3, -8
 1426              		.cfi_offset 14, -4
 685:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t p_div;
 1427              		.loc 1 685 3 view .LVU257
 686:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t n_div;
 1428              		.loc 1 686 3 view .LVU258
 687:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t k2_div;
 1429              		.loc 1 687 3 view .LVU259
 688:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 1430              		.loc 1 688 3 view .LVU260
 690:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk)
 1431              		.loc 1 690 3 view .LVU261
 690:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk)
 1432              		.loc 1 690 21 is_stmt 0 view .LVU262
 1433 0002 FFF7FEFF 		bl	XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency
 1434              	.LVL63:
 691:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 1435              		.loc 1 691 3 is_stmt 1 view .LVU263
 691:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 1436              		.loc 1 691 13 is_stmt 0 view .LVU264
 1437 0006 0F4B     		ldr	r3, .L136
 1438 0008 1B68     		ldr	r3, [r3]
 691:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 1439              		.loc 1 691 5 view .LVU265
 1440 000a 13F0010F 		tst	r3, #1
 1441 000e 07D0     		beq	.L133
 694:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_P
 1442              		.loc 1 694 5 is_stmt 1 view .LVU266
 695:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 1443              		.loc 1 695 34 is_stmt 0 view .LVU267
 1444 0010 0C4B     		ldr	r3, .L136
 1445 0012 9B68     		ldr	r3, [r3, #8]
 695:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 1446              		.loc 1 695 74 view .LVU268
 1447 0014 03F07F03 		and	r3, r3, #127
 695:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 1448              		.loc 1 695 104 view .LVU269
 1449 0018 0133     		adds	r3, r3, #1
 694:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_P
 1450              		.loc 1 694 21 view .LVU270
 1451 001a B0FBF3F0 		udiv	r0, r0, r3
 1452              	.LVL64:
 1453              	.L132:
 707:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 1454              		.loc 1 707 1 view .LVU271
 1455 001e 08BD     		pop	{r3, pc}
 1456              	.L133:
 699:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     n_div  = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Po
 1457              		.loc 1 699 5 is_stmt 1 view .LVU272
 699:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     n_div  = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Po
 1458              		.loc 1 699 35 is_stmt 0 view .LVU273
 1459 0020 084B     		ldr	r3, .L136
 1460 0022 9A68     		ldr	r2, [r3, #8]
 1461              	.LVL65:
 700:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     k2_div = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_
 1462              		.loc 1 700 5 is_stmt 1 view .LVU274
 700:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     k2_div = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_
 1463              		.loc 1 700 35 is_stmt 0 view .LVU275
 1464 0024 9968     		ldr	r1, [r3, #8]
 1465              	.LVL66:
 701:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****        
 1466              		.loc 1 701 5 is_stmt 1 view .LVU276
 701:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****        
 1467              		.loc 1 701 35 is_stmt 0 view .LVU277
 1468 0026 9B68     		ldr	r3, [r3, #8]
 1469              	.LVL67:
 703:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 1470              		.loc 1 703 5 is_stmt 1 view .LVU278
 700:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     k2_div = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_
 1471              		.loc 1 700 74 is_stmt 0 view .LVU279
 1472 0028 C1F30621 		ubfx	r1, r1, #8, #7
 1473              	.LVL68:
 703:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 1474              		.loc 1 703 40 view .LVU280
 1475 002c 01FB0000 		mla	r0, r1, r0, r0
 1476              	.LVL69:
 699:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     n_div  = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Po
 1477              		.loc 1 699 74 view .LVU281
 1478 0030 C2F30362 		ubfx	r2, r2, #24, #4
 1479              	.LVL70:
 701:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****        
 1480              		.loc 1 701 75 view .LVU282
 1481 0034 C3F30643 		ubfx	r3, r3, #16, #7
 1482              	.LVL71:
 701:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****        
 1483              		.loc 1 701 12 view .LVU283
 1484 0038 0133     		adds	r3, r3, #1
 703:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 1485              		.loc 1 703 58 view .LVU284
 1486 003a 02FB0333 		mla	r3, r2, r3, r3
 703:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 1487              		.loc 1 703 21 view .LVU285
 1488 003e B0FBF3F0 		udiv	r0, r0, r3
 1489              	.LVL72:
 706:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1490              		.loc 1 706 3 is_stmt 1 view .LVU286
 706:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1491              		.loc 1 706 10 is_stmt 0 view .LVU287
 1492 0042 ECE7     		b	.L132
 1493              	.L137:
 1494              		.align	2
 1495              	.L136:
 1496 0044 10470050 		.word	1342195472
 1497              		.cfi_endproc
 1498              	.LFE201:
 1500              		.section	.text.XMC_SCU_CLOCK_GetUsbPllClockFrequency,"ax",%progbits
 1501              		.align	1
 1502              		.global	XMC_SCU_CLOCK_GetUsbPllClockFrequency
 1503              		.syntax unified
 1504              		.thumb
 1505              		.thumb_func
 1506              		.fpu fpv4-sp-d16
 1508              	XMC_SCU_CLOCK_GetUsbPllClockFrequency:
 1509              	.LFB203:
 728:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 729:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
 730:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to retrieve frequency of USB PLL output clock
 731:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 732:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetUsbPllClockFrequency(void)
 733:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1510              		.loc 1 733 1 is_stmt 1 view -0
 1511              		.cfi_startproc
 1512              		@ args = 0, pretend = 0, frame = 0
 1513              		@ frame_needed = 0, uses_anonymous_args = 0
 1514 0000 08B5     		push	{r3, lr}
 1515              	.LCFI5:
 1516              		.cfi_def_cfa_offset 8
 1517              		.cfi_offset 3, -8
 1518              		.cfi_offset 14, -4
 734:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t clock_frequency;
 1519              		.loc 1 734 3 view .LVU289
 735:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t n_div;
 1520              		.loc 1 735 3 view .LVU290
 736:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t p_div;
 1521              		.loc 1 736 3 view .LVU291
 737:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   clock_frequency = OSCHP_GetFrequency();
 1522              		.loc 1 738 3 view .LVU292
 1523              		.loc 1 738 21 is_stmt 0 view .LVU293
 1524 0002 FFF7FEFF 		bl	OSCHP_GetFrequency
 1525              	.LVL73:
 739:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOBYST_Msk) == 0U)
 1526              		.loc 1 739 3 is_stmt 1 view .LVU294
 1527              		.loc 1 739 14 is_stmt 0 view .LVU295
 1528 0006 094B     		ldr	r3, .L141
 1529 0008 1B69     		ldr	r3, [r3, #16]
 1530              		.loc 1 739 5 view .LVU296
 1531 000a 13F0010F 		tst	r3, #1
 1532 000e 0CD1     		bne	.L138
 740:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 741:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Normal mode - fVCO is the parent*/
 742:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     n_div = (uint32_t)((((SCU_PLL->USBPLLCON) & SCU_PLL_USBPLLCON_NDIV_Msk) >> SCU_PLL_USBPLLCON_ND
 1533              		.loc 1 742 5 is_stmt 1 view .LVU297
 1534              		.loc 1 742 34 is_stmt 0 view .LVU298
 1535 0010 064B     		ldr	r3, .L141
 1536 0012 5A69     		ldr	r2, [r3, #20]
 1537              	.LVL74:
 743:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     p_div = (uint32_t)((((SCU_PLL->USBPLLCON) & SCU_PLL_USBPLLCON_PDIV_Msk) >> SCU_PLL_USBPLLCON_PD
 1538              		.loc 1 743 5 is_stmt 1 view .LVU299
 1539              		.loc 1 743 34 is_stmt 0 view .LVU300
 1540 0014 5B69     		ldr	r3, [r3, #20]
 1541              	.LVL75:
 744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     clock_frequency = (uint32_t)((clock_frequency * n_div)/ (uint32_t)(p_div * 2UL));
 1542              		.loc 1 744 5 is_stmt 1 view .LVU301
 742:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     p_div = (uint32_t)((((SCU_PLL->USBPLLCON) & SCU_PLL_USBPLLCON_PDIV_Msk) >> SCU_PLL_USBPLLCON_PD
 1543              		.loc 1 742 77 is_stmt 0 view .LVU302
 1544 0016 C2F30622 		ubfx	r2, r2, #8, #7
 1545              	.LVL76:
 1546              		.loc 1 744 51 view .LVU303
 1547 001a 02FB0000 		mla	r0, r2, r0, r0
 1548              	.LVL77:
 743:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     p_div = (uint32_t)((((SCU_PLL->USBPLLCON) & SCU_PLL_USBPLLCON_PDIV_Msk) >> SCU_PLL_USBPLLCON_PD
 1549              		.loc 1 743 77 view .LVU304
 1550 001e C3F30363 		ubfx	r3, r3, #24, #4
 1551              	.LVL78:
 743:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     p_div = (uint32_t)((((SCU_PLL->USBPLLCON) & SCU_PLL_USBPLLCON_PDIV_Msk) >> SCU_PLL_USBPLLCON_PD
 1552              		.loc 1 743 11 view .LVU305
 1553 0022 0133     		adds	r3, r3, #1
 1554              		.loc 1 744 61 view .LVU306
 1555 0024 5B00     		lsls	r3, r3, #1
 1556              		.loc 1 744 21 view .LVU307
 1557 0026 B0FBF3F0 		udiv	r0, r0, r3
 1558              	.LVL79:
 745:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 746:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (clock_frequency);
 1559              		.loc 1 746 3 is_stmt 1 view .LVU308
 1560              	.L138:
 747:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1561              		.loc 1 747 1 is_stmt 0 view .LVU309
 1562 002a 08BD     		pop	{r3, pc}
 1563              	.L142:
 1564              		.align	2
 1565              	.L141:
 1566 002c 10470050 		.word	1342195472
 1567              		.cfi_endproc
 1568              	.LFE203:
 1570              		.section	.text.XMC_SCU_CLOCK_GetCcuClockFrequency,"ax",%progbits
 1571              		.align	1
 1572              		.global	XMC_SCU_CLOCK_GetCcuClockFrequency
 1573              		.syntax unified
 1574              		.thumb
 1575              		.thumb_func
 1576              		.fpu fpv4-sp-d16
 1578              	XMC_SCU_CLOCK_GetCcuClockFrequency:
 1579              	.LFB204:
 748:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 749:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
 750:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to retrieve frequency of CCU clock frequency
 751:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 752:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetCcuClockFrequency(void)
 753:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1580              		.loc 1 753 1 is_stmt 1 view -0
 1581              		.cfi_startproc
 1582              		@ args = 0, pretend = 0, frame = 0
 1583              		@ frame_needed = 0, uses_anonymous_args = 0
 1584              		@ link register save eliminated.
 754:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t frequency = 0UL;
 1585              		.loc 1 754 3 view .LVU311
 1586              	.LVL80:
 755:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   frequency = XMC_SCU_CLOCK_GetSystemClockFrequency();
 1587              		.loc 1 755 3 view .LVU312
 1588              	.LBB18:
 1589              	.LBI18:
 1590              		.file 2 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h"
   1:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
   2:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @file xmc4_scu.h
   3:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @date 2016-06-15
   4:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
   5:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @cond
   6:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  **************************************************************************************************
   7:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMClib v2.1.16 - XMC Peripheral Driver Library 
   8:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
   9:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Copyright (c) 2015-2017, Infineon Technologies AG
  10:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * All rights reserved.                        
  11:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                                             
  12:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * following conditions are met:   
  14:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                                                                              
  15:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * disclaimer.                        
  17:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 
  18:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 
  21:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * products derived from this software without specific prior written permission.                  
  23:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                                                                              
  24:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                                                                              
  32:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  **************************************************************************************************
  35:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
  36:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Change History
  37:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * --------------
  38:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
  39:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 2015-06-20:
  40:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Initial version
  41:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Documentation improved
  42:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
  43:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 2015-11-30:
  44:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Documentation improved
  45:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *      
  46:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 2016-03-09:
  47:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added XMC_SCU_POWER_EnableMonitor/XMC_SCU_POWER_DisableMonitor
  48:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *             XMC_SCU_POWER_GetEVRStatus, XMC_SCU_POWER_GetEVR13Voltage, XMC_SCU_POWER_GetEVR33Vol
  49:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added XMC_SCU_HIB_GetHibernateControlStatus,
  50:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *             XMC_SCU_HIB_GetEventStatus, XMC_SCU_HIB_ClearEventStatus, XMC_SCU_HIB_TriggerEvent, 
  51:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *             XMC_SCU_HIB_EnableEvent, XMC_SCU_HIB_DisableEvent
  52:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added XMC_SCU_HIB_SetWakeupTriggerInput, XMC_SCU_HIB_SetPinMode, XMC_SCU_HIB_SetOutputPinL
  53:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *             XMC_SCU_HIB_SetInput0, XMC_SCU_HIB_EnterHibernateState
  54:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
  55:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 2016-04-15:
  56:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Fixed naming of XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG peripheral clock.
  57:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *       Added enable and disable for peripheral clocks       
  58:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 
  59:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 2016-05-19:
  60:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added XMC_SCU_CLOCK_IsLowPowerOscillatorStable() and XMC_SCU_CLOCK_IsHighPerformanceOscill
  61:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added XMC_SCU_POWER_WaitForInterrupt() and XMC_SCU_POWER_WaitForEvent()
  62:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput(), 
  63:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *             XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput(),
  64:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *             XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus()
  65:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput(), 
  66:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *             XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput(),
  67:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *             XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus()
  68:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Removed XMC_SCU_INTERRUPT_EVENT_OSCULSTAT_UPDATED, XMC_SCU_INTERRUPT_EVENT_HDSTAT_UPDATED
  69:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
  70:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 2016-06-14:
  71:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added XMC_SCU_HIB_IsWakeupEventDetected() and XMC_SCU_HIB_ClearWakeupEventDetectionStatus(
  72:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
  73:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 2016-06-15:
  74:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added XMC_SCU_HIB_EnterHibernateStateEx() which allows to select between external or inter
  75:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Extended wakeup hibernate events using LPAC wakeup on events. Only available in XMC44, XMC
  76:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added LPAC APIs. Only available in XMC44, XMC42 and XMC41 series.
  77:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
  78:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @endcond 
  79:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
  80:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
  81:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
  82:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #ifndef XMC4_SCU_H
  83:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC4_SCU_H
  84:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
  85:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**************************************************************************************************
  86:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * HEADER FILES
  87:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  **************************************************************************************************
  88:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
  89:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #include "xmc_common.h"
  90:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
  91:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if UC_FAMILY == XMC4
  92:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
  93:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
  94:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @addtogroup XMClib XMC Peripheral Library
  95:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @{
  96:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
  97:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  
  98:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
  99:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @addtogroup SCU
 100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @{
 101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**************************************************************************************************
 104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * MACROS
 105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  **************************************************************************************************
 106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define PLL_PDIV_XTAL_8MHZ (1U)  /* PDIV value for main PLL settings, fPLL = 120MHz with fOSC = 8MH
 107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define PLL_NDIV_XTAL_8MHZ (89U)  /* NDIV value for main PLL settings, fPLL = 120MHz with fOSC = 8M
 108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define PLL_K2DIV_XTAL_8MHZ (2U)  /* K2DIV value for main PLL settings, fPLL = 120MHz with fOSC = 8
 109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define PLL_PDIV_XTAL_12MHZ (1U)  /* PDIV value for main PLL settings, fPLL = 120MHz with fOSC = 12
 111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define PLL_NDIV_XTAL_12MHZ (79U)  /* NDIV value for main PLL settings, fPLL = 120MHz with fOSC = 1
 112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define PLL_K2DIV_XTAL_12MHZ (3U)  /* K2DIV value for main PLL settings, fPLL = 120MHz with fOSC = 
 113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define PLL_PDIV_XTAL_16MHZ (1U)  /* PDIV value for main PLL settings, fPLL = 120MHz with fOSC = 16
 115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define PLL_NDIV_XTAL_16MHZ (59U)  /* NDIV value for main PLL settings, fPLL = 120MHz with fOSC = 1
 116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define PLL_K2DIV_XTAL_16MHZ (3U)  /* K2DIV value for main PLL settings, fPLL = 120MHz with fOSC = 
 117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_WDT_WARN           SCU_INTERRUPT_SRSTAT_PRWARN_Msk /**< Watchdog pr
 119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTC_PERIODIC       SCU_INTERRUPT_SRSTAT_PI_Msk     /**< RTC periodi
 120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTC_ALARM          SCU_INTERRUPT_SRSTAT_AI_Msk     /**< RTC alarm e
 121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_DLR_OVERRUN        SCU_INTERRUPT_SRSTAT_DLROVR_Msk /**< DLR overrun
 122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACCR_Msk)
 123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACCR_UPDATED     SCU_INTERRUPT_SRSTAT_LPACCR_Msk /**< LPAC Contro
 124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACTH0_Msk)
 126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACTH0_UPDATED    SCU_INTERRUPT_SRSTAT_LPACTH0_Msk /**< LPAC Thres
 127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACTH1_Msk)
 129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACTH1_UPDATED    SCU_INTERRUPT_SRSTAT_LPACTH1_Msk  /**< LPAC Thre
 130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACST_Msk)
 132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACST_UPDATED     SCU_INTERRUPT_SRSTAT_LPACST_Msk  /**< LPAC Statu
 133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACCLR_Msk)
 135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACCLR_UPDATED    SCU_INTERRUPT_SRSTAT_LPACCLR_Msk /**< LPAC event
 136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACSET_Msk)
 138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACSET_UPDATED    SCU_INTERRUPT_SRSTAT_LPACSET_Msk /**< LPAC event
 139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_HINTST_Msk)
 141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HINTST_UPDATED     SCU_INTERRUPT_SRSTAT_HINTST_Msk /**< HIB HINTST 
 142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_HINTCLR_Msk)
 144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HINTCLR_UPDATED    SCU_INTERRUPT_SRSTAT_HINTCLR_Msk /**< HIB HINTCL
 145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_HINTSET_Msk)
 147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HINTSET_UPDATED    SCU_INTERRUPT_SRSTAT_HINTSET_Msk /**< HIB HINTSE
 148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HDCLR_UPDATED      SCU_INTERRUPT_SRSTAT_HDCLR_Msk /**< HIB HDCLR re
 150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HDSET_UPDATED      SCU_INTERRUPT_SRSTAT_HDSET_Msk /**< HIB HDSET re
 151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HDCR_UPDATED       SCU_INTERRUPT_SRSTAT_HDCR_Msk /**< HIB HDCR regi
 152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_OSCSICTRL_UPDATED  SCU_INTERRUPT_SRSTAT_OSCSICTRL_Msk /**< HIB OSCS
 153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_OSCULCTRL_UPDATED  SCU_INTERRUPT_SRSTAT_OSCULCTRL_Msk /**< HIB OSCU
 154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTCCTR_UPDATED     SCU_INTERRUPT_SRSTAT_RTC_CTR_Msk /**< HIB RTCCTR
 155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTCATIM0_UPDATED   SCU_INTERRUPT_SRSTAT_RTC_ATIM0_Msk /**< HIB RTCA
 156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTCATIM1_UPDATED   SCU_INTERRUPT_SRSTAT_RTC_ATIM1_Msk /**< HIB RTCA
 157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTCTIM0_UPDATED    SCU_INTERRUPT_SRSTAT_RTC_TIM0_Msk /**< HIB TIM0 
 158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTCTIM1_UPDATED    SCU_INTERRUPT_SRSTAT_RTC_TIM1_Msk /**< HIB TIM1 
 159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RMX_UPDATED        SCU_INTERRUPT_SRSTAT_RMX_Msk /**< HIB RMX regist
 160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**************************************************************************************************
 162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * ENUMS
 163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  **************************************************************************************************
 164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines Capture/Compare unit timer slice trigger, that enables synchronous start function avail
 166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  CCUCON register. Use type \a XMC_SCU_CCU_TRIGGER_t for accessing these enum parameters.
 167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CCU_TRIGGER
 169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU40)
 171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU40 = SCU_GENERAL_CCUCON_GSC40_Msk, /**< Trigger mask used for Global Start
 172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                  CCU40 peripheral. */
 173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU41)
 175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU41 = SCU_GENERAL_CCUCON_GSC41_Msk, /**< Trigger mask used for Global Start
 176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                  CCU41 peripheral. */
 177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU42)
 179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU42 = SCU_GENERAL_CCUCON_GSC42_Msk, /**< Trigger mask used for Global Start
 180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                  CCU42 peripheral. */
 181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU43)
 183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU43 = SCU_GENERAL_CCUCON_GSC43_Msk, /**< Trigger mask used for Global Start
 184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                  CCU43 peripheral. */
 185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU80)
 187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU80 = SCU_GENERAL_CCUCON_GSC80_Msk, /**< Trigger mask used for Global Start
 188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                  CCU80 peripheral. */
 189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU81)
 191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU81 = SCU_GENERAL_CCUCON_GSC81_Msk /**< Trigger mask used for Global Start 
 192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                  CCU81 peripheral. */
 193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CCU_TRIGGER_t;
 195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines enumerations representing the status of trap cause. The cause of the trap gets automati
 198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  the \a TRAPSTAT register and can be checked by user software to determine the state of the syst
 199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  purpose. 
 200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_TRAP_t for accessing these enum parameters.
 201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_TRAP 
 203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_OSC_WDG      = SCU_TRAP_TRAPSTAT_SOSCWDGT_Msk, /**< OSC_HP Oscillator Watchdog trap.
 205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_VCO_LOCK     = SCU_TRAP_TRAPSTAT_SVCOLCKT_Msk, /**< PLL loss of lock trap. */
 206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_USB_VCO_LOCK = SCU_TRAP_TRAPSTAT_UVCOLCKT_Msk, /**< USB PLL loss of lock trap. */ 
 207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_PARITY_ERROR = SCU_TRAP_TRAPSTAT_PET_Msk,      /**< Memory Parity error trap. */  
 208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_BROWNOUT     = SCU_TRAP_TRAPSTAT_BRWNT_Msk,    /**< Brownout trap. */ 
 209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_ULP_WDG      = SCU_TRAP_TRAPSTAT_ULPWDGT_Msk,  /**< Unstable 32KHz clock trap. */ 
 210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_PER_BRIDGE0  = SCU_TRAP_TRAPSTAT_BWERR0T_Msk,  /**< Bad memory access of peripherals
 211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_PER_BRIDGE1  = SCU_TRAP_TRAPSTAT_BWERR1T_Msk,  /**< Bad memory access of peripherals
 212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_TRAP_TRAPSTAT_TEMPHIT_Msk)
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_DIETEMP_HIGH = SCU_TRAP_TRAPSTAT_TEMPHIT_Msk,  /**< Die temperature higher than expe
 214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_TRAP_TRAPSTAT_TEMPLOT_Msk)
 216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_DIETEMP_LOW  = SCU_TRAP_TRAPSTAT_TEMPLOT_Msk,  /**< Die temperature lower than expec
 217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ECAT0)
 219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_ECAT_RESET = SCU_TRAP_TRAPSTAT_ECAT0RST_Msk, /**< EtherCat Reset */ 
 220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_TRAP_t;
 222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines enumerations for different parity event generating modules that in turn generate a trap
 225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Parity can be enabled with \a PETE register in order to get the trap flag reflected in \a TRAPR
 226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  configure parity error trap generation mechanism bits of \a PETE register.
 227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  All the enum items are tabulated as per bits present in \a PETE register.
 228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_PARITY_t for accessing these enum parameters.
 229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_PARITY
 231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_PSRAM_MEM  = SCU_PARITY_PEEN_PEENPS_Msk,   /**< Program SRAM parity error trap. */
 233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_DSRAM1_MEM = SCU_PARITY_PEEN_PEENDS1_Msk,  /**< Data SRAM-1 parity error trap. */ 
 234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(XMC_SCU_PARITY_DSRAM2_MEM)
 235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_DSRAM2_MEM = SCU_PARITY_PEEN_PEENDS2_Msk,  /**< Data SRAM-2 parity error trap. */ 
 236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_USIC0_MEM  = SCU_PARITY_PEEN_PEENU0_Msk,   /**< USIC0 memory parity error trap. */
 238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(XMC_SCU_PARITY_USIC1_MEM)
 239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_USIC1_MEM  = SCU_PARITY_PEEN_PEENU1_Msk,   /**< USIC1 memory parity error trap. */
 240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(XMC_SCU_PARITY_USIC2_MEM)
 242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_USIC2_MEM  = SCU_PARITY_PEEN_PEENU2_Msk,   /**< USIC2 memory parity error trap. */
 243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_MCAN_MEM   = SCU_PARITY_PEEN_PEENMC_Msk,   /**< CAN memory parity error trap. */
 245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_PMU_MEM    = SCU_PARITY_PEEN_PEENPPRF_Msk, /**< PMU Prefetch memory parity error t
 246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_USB_MEM    = SCU_PARITY_PEEN_PEENUSB_Msk,  /**< USB memory parity error trap. */ 
 247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_PARITY_PEEN_PEENETH0TX_Msk)
 248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_ETH_TXMEM  = SCU_PARITY_PEEN_PEENETH0TX_Msk, /**< Ethernet transmit memory parity 
 249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_PARITY_PEEN_PEENETH0RX_Msk)
 251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_ETH_RXMEM  = SCU_PARITY_PEEN_PEENETH0RX_Msk, /**< Ethernet receive memory parity e
 252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_PARITY_PEEN_PEENSD0_Msk)
 254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_SDMMC_MEM0 = SCU_PARITY_PEEN_PEENSD0_Msk, /**< SDMMC Memory-0 parity error trap. *
 255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_PARITY_PEEN_PEENSD1_Msk)
 257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_SDMMC_MEM1 = SCU_PARITY_PEEN_PEENSD1_Msk, /**< SDMMC Memory-1 parity error trap. *
 258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_PARITY_t;
 260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines the different causes for last reset. The cause of the last reset gets automatically sto
 263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  the \a SCU_RSTSTAT register and can be checked by user software to determine the state of the s
 264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  purpose. All the enum items are tabulated as per bits present in \a SCU_RSTSTAT register.
 265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_RESET_REASON_t for accessing these enum parameters.
 266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_RESET_REASON
 268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_RESET_REASON_PORST        = (1UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to Pow
 270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_RESET_REASON_SWD          = (2UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to Sup
 271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_RESET_REASON_PV           = (4UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to Pow
 272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_RESET_REASON_SW           = (8UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to Sof
 273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_RESET_REASON_LOCKUP       = (16UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to re
 274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_RESET_REASON_WATCHDOG     = (32UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to Wa
 275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_RESET_REASON_PARITY_ERROR = (128UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to r
 276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_RESET_REASON_t;
 277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines enumerations for events which can lead to interrupt. These enumeration values represent
 280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * status of one of the bits in \a SRSTAT register. 
 281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_INTERRUPT_EVENT_t for accessing these enum parameters.
 282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef uint32_t XMC_SCU_INTERRUPT_EVENT_t;
 284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  
 286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines enumeration for the events that can generate non maskable interrupt(NMI).
 288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  The NMI generation can be enabled with \a NMIREQEN register. The event will be reflected in \a 
 289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  mirrored in the TRAPSTAT register. These enums can be used to configure NMI request generation 
 290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  NMIREQEN register.  Once configured, these events can generate non maskable interrupt.
 291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  All the enum items are tabulated as per bits present in \a NMIREQEN register.
 292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_NMIREQ_t for accessing these enum parameters.
 293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_NMIREQ
 295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_NMIREQ_WDT_WARN = SCU_INTERRUPT_NMIREQEN_PRWARN_Msk, /**< Watchdog timer Pre-Warning even
 297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_NMIREQ_RTC_PI   = SCU_INTERRUPT_NMIREQEN_PI_Msk,     /**< RTC Periodic event */ 
 298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_NMIREQ_RTC_AI   = SCU_INTERRUPT_NMIREQEN_AI_Msk,     /**< RTC Alarm event */ 
 299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_NMIREQ_ERU0_0   = SCU_INTERRUPT_NMIREQEN_ERU00_Msk,  /**< Channel 0 event of ERU0 */  
 300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_NMIREQ_ERU0_1   = SCU_INTERRUPT_NMIREQEN_ERU01_Msk,  /**< Channel 1 event of ERU0 */ 
 301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_NMIREQ_ERU0_2   = SCU_INTERRUPT_NMIREQEN_ERU02_Msk,  /**< Channel 2 event of ERU0 */ 
 302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_NMIREQ_ERU0_3   = SCU_INTERRUPT_NMIREQEN_ERU03_Msk   /**< Channel 3 event of ERU0 */ 
 303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_NMIREQ_t;
 304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   
 305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines enumeration representing different peripheral reset bits in the \a PRSTAT registers.
 308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  All the enum items are tabulated as per bits present in \a PRSTAT0,  \a PRSTAT1,  \a PRSTAT2,
 309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  \a PRSTAT3 registers. Use type \a XMC_SCU_PERIPHERAL_RESET_t for accessing these enum parameter
 310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Note: Release of reset should be prevented when the peripheral clock is gated in cases where ke
 311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  clock and bus interface clocks are shared, in order to avoid system hang-up.
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_PERIPHERAL_RESET
 314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_VADC   = SCU_RESET_PRSTAT0_VADCRS_Msk,   /**< VADC reset. */ 
 316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(DSD)
 317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_DSD    = SCU_RESET_PRSTAT0_DSDRS_Msk,    /**< DSD reset. */
 318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU40  = SCU_RESET_PRSTAT0_CCU40RS_Msk,  /**< CCU40 reset. */
 320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU41)
 321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU41  = SCU_RESET_PRSTAT0_CCU41RS_Msk,  /**< CCU41 reset. */
 322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU42)
 324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU42  = SCU_RESET_PRSTAT0_CCU42RS_Msk,  /**< CCU42 reset. */
 325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU80)
 327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU80  = SCU_RESET_PRSTAT0_CCU80RS_Msk,  /**< CCU80 reset. */
 328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU81)
 330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU81  = SCU_RESET_PRSTAT0_CCU81RS_Msk,  /**< CCU81 reset. */
 331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(POSIF0)
 333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_POSIF0 = SCU_RESET_PRSTAT0_POSIF0RS_Msk, /**< POSIF0 reset. */
 334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(POSIF1)
 336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_POSIF1 = SCU_RESET_PRSTAT0_POSIF1RS_Msk, /**< POSIF1 reset.*/
 337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_USIC0  = SCU_RESET_PRSTAT0_USIC0RS_Msk,  /**< USIC0 reset. */
 339:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_ERU1   = SCU_RESET_PRSTAT0_ERU1RS_Msk,   /**< ERU1 reset. */
 340:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(HRPWM0)
 341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_HRPWM0 = SCU_RESET_PRSTAT0_HRPWM0RS_Msk,  /**< HRPWM0 reset. */
 342:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU43)
 344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU43  = (SCU_RESET_PRSTAT1_CCU43RS_Msk | 0x10000000UL),   /**< CCU43 re
 345:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(LEDTS0)
 347:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_LEDTS0 = (SCU_RESET_PRSTAT1_LEDTSCU0RS_Msk | 0x10000000UL), /**< LEDTS0 
 348:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 349:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CAN)
 350:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_MCAN   = (SCU_RESET_PRSTAT1_MCAN0RS_Msk | 0x10000000UL), /**< MCAN reset
 351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 352:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(DAC)  
 353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_DAC    = (SCU_RESET_PRSTAT1_DACRS_Msk | 0x10000000UL),    /**< DAC reset
 354:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SDMMC)
 356:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_SDMMC  = (SCU_RESET_PRSTAT1_MMCIRS_Msk | 0x10000000UL),     /**< SDMMC r
 357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 358:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(USIC1)
 359:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_USIC1  = (SCU_RESET_PRSTAT1_USIC1RS_Msk | 0x10000000UL),    /**< USIC1 r
 360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 361:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(USIC2)
 362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_USIC2  = (SCU_RESET_PRSTAT1_USIC2RS_Msk | 0x10000000UL),    /**< USIC2 r
 363:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_PORTS  = (SCU_RESET_PRSTAT1_PPORTSRS_Msk | 0x10000000UL),   /**< PORTS r
 365:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_WDT    = (SCU_RESET_PRSTAT2_WDTRS_Msk | 0x20000000UL),      /**< WDT res
 366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ETH0)
 367:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_ETH0   = (SCU_RESET_PRSTAT2_ETH0RS_Msk | 0x20000000UL),     /**< ETH0 re
 368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 369:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_GPDMA0 = (SCU_RESET_PRSTAT2_DMA0RS_Msk | 0x20000000UL),     /**< DMA0 re
 370:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(GPDMA1)
 371:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_GPDMA1 = (SCU_RESET_PRSTAT2_DMA1RS_Msk | 0x20000000UL),     /**< DMA1 re
 372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 373:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(FCE)
 374:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_FCE    = (SCU_RESET_PRSTAT2_FCERS_Msk | 0x20000000UL),      /**< FCE res
 375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 376:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(USB0)  
 377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_USB0   = (SCU_RESET_PRSTAT2_USBRS_Msk | 0x20000000UL),      /**< USB0 re
 378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 379:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ECAT0)  
 380:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_ECAT0  = (SCU_RESET_PRSTAT2_ECAT0RS_Msk | 0x20000000UL),      /**< ECAT0
 381:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(EBU)
 383:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_EBU    = (SCU_RESET_PRSTAT3_EBURS_Msk | 0x30000000UL)       /**< EBU res
 384:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 385:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_PERIPHERAL_RESET_t;
 386:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 387:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines enumerations for disabling the clocks sources of peripherals. Disabling of the peripher
 389:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  clock is configured via the \a CLKCLR registers.
 390:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_PERIPHERAL_CLOCK_t for accessing these enum parameters.
 391:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 392:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK
 393:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 394:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_USB = SCU_CLK_CLKCLR_USBCDI_Msk, /**< USB module clock. */
 395:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SDMMC)
 396:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_MMC = SCU_CLK_CLKCLR_MMCCDI_Msk, /**< MMC module clock. */
 397:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 398:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ETH0)
 399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_ETH = SCU_CLK_CLKCLR_ETH0CDI_Msk, /**< Ethernet module clock. */
 400:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 401:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(EBU)
 402:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_EBU = SCU_CLK_CLKCLR_EBUCDI_Msk, /**< EBU module clock. */
 403:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 404:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_CCU = SCU_CLK_CLKCLR_CCUCDI_Msk, /**< CCU module clock. */
 405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_WDT = SCU_CLK_CLKCLR_WDTCDI_Msk  /**< WDT module clock. */
 406:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_t;
 407:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 408:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if(UC_SERIES != XMC45)
 409:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 410:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Defines enumeration for peripherals that support clock gating. 
 411:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The enumerations can be used for gating or ungating the peripheral clocks.
 412:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * All the enum items are tabulated as per bits present in \a CGATSTAT0 register.
 413:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Use type \a XMC_SCU_PERIPHERAL_CLOCK_t for accessing these enum parameters.
 414:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 415:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_PERIPHERAL_CLOCK
 416:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 417:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_VADC   = SCU_CLK_CGATSTAT0_VADC_Msk,  /**< VADC peripheral gating. */
 418:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(DSD)
 419:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_DSD    = SCU_CLK_CGATSTAT0_DSD_Msk,   /**< DSD peripheral gating. */
 420:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 421:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU40  = SCU_CLK_CGATSTAT0_CCU40_Msk,  /**< CCU40 peripheral gating. */
 422:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU41)
 423:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU41  = SCU_CLK_CGATSTAT0_CCU41_Msk,  /**< CCU41 peripheral gating. */
 424:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU42)
 426:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU42  = SCU_CLK_CGATSTAT0_CCU42_Msk,  /**< CCU42 peripheral gating. */
 427:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 428:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU80)
 429:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU80  = SCU_CLK_CGATSTAT0_CCU80_Msk,  /**< CCU80 peripheral gating. */
 430:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 431:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU81)
 432:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU81  = SCU_CLK_CGATSTAT0_CCU81_Msk,  /**< CCU81 peripheral gating. */
 433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 434:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(POSIF0)
 435:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_POSIF0 = SCU_CLK_CGATSTAT0_POSIF0_Msk,  /**< POSIF0 peripheral gating. *
 436:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(POSIF1)
 438:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_POSIF1 = SCU_CLK_CGATSTAT0_POSIF1_Msk,   /**< POSIF1 peripheral gating. 
 439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_USIC0  = SCU_CLK_CGATSTAT0_USIC0_Msk,   /**< USIC0 peripheral gating. */
 441:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_ERU1   = SCU_CLK_CGATSTAT0_ERU1_Msk,    /**< ERU1 peripheral gating. */
 442:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(HRPWM0)
 443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_HRPWM0 = SCU_CLK_CGATSTAT0_HRPWM0_Msk,  /**< HRPWM0 peripheral gating. *
 444:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 445:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU43)
 446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU43  = (SCU_CLK_CGATSTAT1_CCU43_Msk | 0x10000000UL),   /**< CCU43 peri
 447:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(LEDTS0)
 449:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_LEDTS0 = (SCU_CLK_CGATSTAT1_LEDTSCU0_Msk | 0x10000000UL), /**< LEDTS0 pe
 450:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 451:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CAN)
 452:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_MCAN   = (SCU_CLK_CGATSTAT1_MCAN0_Msk | 0x10000000UL),   /**< MCAN perip
 453:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 454:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(DAC)  
 455:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_DAC    = (SCU_CLK_CGATSTAT1_DAC_Msk | 0x10000000UL),     /**< DAC periph
 456:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 457:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SDMMC)
 458:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_SDMMC  = (SCU_CLK_CGATSTAT1_MMCI_Msk | 0x10000000UL),    /**< SDMMC peri
 459:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(USIC1)
 461:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_USIC1  = (SCU_CLK_CGATSTAT1_USIC1_Msk | 0x10000000UL),   /**< USIC1 peri
 462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(USIC2)
 464:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_USIC2  = (SCU_CLK_CGATSTAT1_USIC2_Msk | 0x10000000UL),    /**< USIC2 per
 465:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_PORTS  = (SCU_CLK_CGATSTAT1_PPORTS_Msk | 0x10000000UL),   /**< PORTS per
 467:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_WDT    = (SCU_CLK_CGATSTAT2_WDT_Msk | 0x20000000UL),      /**< WDT perip
 468:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ETH0)
 469:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_ETH0   = (SCU_CLK_CGATSTAT2_ETH0_Msk | 0x20000000UL),     /**< ETH0 peri
 470:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_GPDMA0 = (SCU_CLK_CGATSTAT2_DMA0_Msk | 0x20000000UL),     /**< DMA0 peri
 472:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(GPDMA1)
 473:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_GPDMA1 = (SCU_CLK_CGATSTAT2_DMA1_Msk | 0x20000000UL),     /**< DMA1 peri
 474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 475:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(FCE)
 476:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_FCE    = (SCU_CLK_CGATSTAT2_FCE_Msk | 0x20000000UL),      /**< FCE perip
 477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 478:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(USB0)
 479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_USB0   = (SCU_CLK_CGATSTAT2_USB_Msk | 0x20000000UL),      /**< USB0 peri
 480:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 481:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ECAT0)
 482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_ECAT0   = (SCU_CLK_CGATSTAT2_ECAT0_Msk | 0x20000000UL),      /**< ECAT0 
 483:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 484:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(EBU)
 485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_EBU    = (SCU_CLK_CGATSTAT3_EBU_Msk | 0x30000000UL)       /**< EBU perip
 486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 487:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_PERIPHERAL_CLOCK_t;
 488:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 489:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 490:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 491:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines options for system clock (fSYS) source. These enums are used to configure \a SYSSEL bit
 492:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Clock Control Register. 
 493:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_SYSCLKSRC_t for accessing these enum parameters.
 494:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */ 
 495:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_SYSCLKSRC
 496:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 497:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSCLKSRC_OFI = (0UL << SCU_CLK_SYSCLKCR_SYSSEL_Pos), /**< Internal Fast Clock (fOF
 498:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            source for system clock 
 499:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSCLKSRC_PLL = (1UL << SCU_CLK_SYSCLKCR_SYSSEL_Pos)  /**< PLL output (fPLL) as a
 500:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            source for system clock 
 501:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_SYSCLKSRC_t;
 502:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 503:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 504:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines options for selecting the P-Divider input frequency. These enums are used to configure 
 505:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  register. 
 506:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_OSCCLKSRC_t for accessing these enum parameters.
 507:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */ 
 508:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_SYSPLLCLKSRC
 509:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 510:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP = 0UL,  /**< External crystal oscillator
 511:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                 (fOHP) as the source for P-Divider. */
 512:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLLCLKSRC_OFI = SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk /**< Ba
 513:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                              as the source for P-Di
 514:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_SYSPLLCLKSRC_t;
 515:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 516:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 517:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Defines options for selecting the USB clock source(fUSB/fSDMMC).
 518:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * These enums are used to configure \a USBSEL bits of \a USBCLKCR
 519:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * register. User can choose either fPLL or fUSBPLL clock as a source for USB clock. 
 520:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Use type \a XMC_SCU_CLOCK_USBCLKSRC_t for accessing these enum parameters.
 521:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */ 
 522:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_USBCLKSRC
 523:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 524:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_USBCLKSRC_USBPLL = (0UL << SCU_CLK_USBCLKCR_USBSEL_Pos), /**< USB PLL(fUSB PLL) as 
 525:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            source for USB clock (fU
 526:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_USBCLKSRC_SYSPLL = (1UL << SCU_CLK_USBCLKCR_USBSEL_Pos)  /**< Main PLL output (fPLL
 527:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            source for USB clock (fU
 528:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_USBCLKSRC_t;
 529:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ECAT0) 
 531:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 532:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Defines options for selecting the ECAT clock source.
 533:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */ 
 534:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_ECATCLKSRC
 535:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 536:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_ECATCLKSRC_USBPLL = (0UL << SCU_CLK_ECATCLKCR_ECATSEL_Pos), /**< USB PLL (fUSBPLL) 
 537:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_ECATCLKSRC_SYSPLL = (1UL << SCU_CLK_ECATCLKCR_ECATSEL_Pos)  /**< Main PLL output (f
 538:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_ECATCLKSRC_t;
 539:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 540:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 542:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines options for selecting the source of WDT clock(fWDT). These enums are used to configure 
 543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  register. User can choose either fOFI or fPLL or fSTDBY clock as a source for WDT clock. 
 544:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_USBCLKSRC_t for accessing these enum parameters.
 545:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */ 
 546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_WDTCLKSRC
 547:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 548:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_WDTCLKSRC_OFI = (0UL << SCU_CLK_WDTCLKCR_WDTSEL_Pos),  /**< Internal Fast Clock 
 549:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            (fOFI) as the source for
 550:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_WDTCLKSRC_STDBY = (1UL << SCU_CLK_WDTCLKCR_WDTSEL_Pos), /**< Standby clock 
 551:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            (fSTDBY) as the source f
 552:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_WDTCLKSRC_PLL = (2UL << SCU_CLK_WDTCLKCR_WDTSEL_Pos)   /**< PLL output (fPLL) as th
 553:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            source for WDT clock (fW
 554:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_WDTCLKSRC_t;
 555:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 556:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 557:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines options for selecting the source of external clock out (fEXT). These enums are used to 
 558:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  register. User can choose either fSYS or fPLL or fUSBPLL clock as a source for external clock o
 559:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_EXTOUTCLKSRC_t for accessing these enum parameters.
 560:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */ 
 561:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_EXTOUTCLKSRC
 562:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 563:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_EXTOUTCLKSRC_SYS = (0UL << SCU_CLK_EXTCLKCR_ECKSEL_Pos),  /**< System clock (fSYS) 
 564:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                             the source for external
 565:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_EXTOUTCLKSRC_USB = (2UL << SCU_CLK_EXTCLKCR_ECKSEL_Pos), /**< USB PLL output(fUSB P
 566:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            source for external cloc
 567:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_EXTOUTCLKSRC_PLL = (3UL << SCU_CLK_EXTCLKCR_ECKSEL_Pos), /**< Main PLL output(fPLL)
 568:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            source for external cloc
 569:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if ((UC_SERIES == XMC42) || (UC_SERIES == XMC41))
 570:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_EXTOUTCLKSRC_STDBY = (4UL << SCU_CLK_EXTCLKCR_ECKSEL_Pos), /**< Standby clock(fSTDB
 571:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            source for external cloc
 572:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 573:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_EXTOUTCLKSRC_t;
 574:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 575:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 576:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines options for selecting the source of RTC Clock (fRTC). These enums are used to configure
 577:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  User can choose either fOSI or fULP clock as a source for RTC Clock (fRTC).
 578:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_HIB_RTCCLKSRC_t for accessing these enum parameters.
 579:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 580:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_RTCCLKSRC
 581:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 582:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_RTCCLKSRC_OSI = (0UL << SCU_HIBERNATE_HDCR_RCS_Pos), /**< Internal Slow Clock
 583:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                          (fOSI) as the source for R
 584:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_RTCCLKSRC_ULP = (1UL << SCU_HIBERNATE_HDCR_RCS_Pos) /**< Ultra Low Power Clock (fULP)
 585:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                         as the source for RTC Clock
 586:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_RTCCLKSRC_t;
 587:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 588:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 589:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines options for selecting the source of Standby Clock (fSTDBY). These enums are used to con
 590:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  register. User can choose either fOSI or fULP clock as a source for Standby Clock (fSTDBY).
 591:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_HIB_STDBYCLKSRC_t for accessing these enum parameters.
 592:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 593:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_STDBYCLKSRC
 594:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 595:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_STDBYCLKSRC_OSI = (0UL << SCU_HIBERNATE_HDCR_STDBYSEL_Pos), /**< Internal Slow Clock 
 596:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                           (fOSI) as the source for 
 597:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                           (fSTDBY). */
 598:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_STDBYCLKSRC_OSCULP = (1UL << SCU_HIBERNATE_HDCR_STDBYSEL_Pos) /**< Ultra Low Power Cl
 599:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                           (fULP) as the source for 
 600:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                           (fSTDBY). */
 601:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_STDBYCLKSRC_t;
 602:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 603:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 604:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines options for backup clock trimming. These enums are used to configure \a AOTREN  \a FOTR
 605:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  PLLCON0 register. Use type \a XMC_SCU_CLOCK_BACKUP_TRIM_t for accessing these enum parameters.
 606:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 607:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE
 608:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 609:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_FACTORY   = 0UL,  /**< Factory Oscillator Calibration: 
 610:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                         Force adjustment of the internal oscillator
 611:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_AUTOMATIC = 1UL   /**<  Automatic Oscillator Calibration adju
 612:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t;
 613:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 614:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 615:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 616:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines options for selecting device boot mode. These enums are used to configure \a SWCON bits
 617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  User can choose among various boot modes by configuring SWCON bits.
 618:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_BOOTMODE_t for accessing these enum parameters.
 619:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 620:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_BOOTMODE 
 621:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 622:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_BOOTMODE_NORMAL     = (0UL << SCU_GENERAL_STCON_SWCON_Pos), /**< Boot from start of flash
 623:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_BOOTMODE_ASC_BSL    = (1UL << SCU_GENERAL_STCON_SWCON_Pos), /**< UART bootstrap. */
 624:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_BOOTMODE_BMI        = (2UL << SCU_GENERAL_STCON_SWCON_Pos), /**< Boot Mode Index - Custom
 625:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            sequence. */
 626:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_BOOTMODE_CAN_BSL    = (3UL << SCU_GENERAL_STCON_SWCON_Pos), /**< CAN bootstrap. */
 627:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_BOOTMODE_PSRAM_BOOT = (4UL << SCU_GENERAL_STCON_SWCON_Pos), /**< Boot from PSRAM. */
 628:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_BOOTMODE_ABM0       = (8UL << SCU_GENERAL_STCON_SWCON_Pos), /**< Boot from flash - fixed 
 629:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            address 0. */
 630:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_BOOTMODE_ABM1       = (12UL << SCU_GENERAL_STCON_SWCON_Pos), /**< Boot from flash - fixed
 631:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                             address 1. */
 632:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_BOOTMODE_FABM       = (14UL << SCU_GENERAL_STCON_SWCON_Pos), /**< fallback Alternate Boot
 633:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                             Try ABM-0 then try ABM-
 634:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_BOOTMODE_t;
 635:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 636:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 637:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 638:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines various PLL modes of operation. These enums are used to configure \a VCOBYP bit of \a P
 639:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  User can choose either normal or prescalar mode by configuring VCOBYP bit.
 640:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_PLL_MODE_t for accessing these enum parameters.
 641:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 642:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_SYSPLL_MODE
 643:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 644:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLL_MODE_DISABLED, /**< fPLL derived from fOSC and PLL operating in prescalar mo
 645:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL,  /**< fPLL derived from fVCO and PLL operating in normal mode. 
 646:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLL_MODE_PRESCALAR /**< fPLL derived from fOSC and PLL operating in prescalar mo
 647:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_SYSPLL_MODE_t;
 648:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 649:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /** 
 650:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines the source of the system clock and peripherals clock gating in SLEEP state.
 651:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use this enum as parameter of XMC_SCU_CLOCK_SetSleepConfig before going to SLEEP state.
 652:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
 653:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  The SLEEP state of the system corresponds to the SLEEP state of the CPU. The state is
 654:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  entered via WFI or WFE instruction of the CPU. In this state the clock to the CPU is
 655:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  stopped. Peripherals are only clocked when configured to stay enabled. 
 656:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
 657:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Peripherals can continue to operate unaffected and eventually generate an event to
 658:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  wake-up the CPU. Any interrupt to the NVIC will bring the CPU back to operation. The
 659:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  clock tree upon exit from SLEEP state is restored to what it was before entry into SLEEP
 660:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  state.
 661:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  
 662:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 663:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_SLEEP_MODE_CONFIG
 664:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 665:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_SYSCLK_FOFI = 0,  /**< fOFI used as system clock source in SLEEP 
 666:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_SYSCLK_FPLL = SCU_CLK_SLEEPCR_SYSSEL_Msk,  /**< fPLL used as syst
 667:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(USB0)
 668:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_USB = 0,  /**< USB clock disabled in SLEEP state */
 669:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_USB = SCU_CLK_SLEEPCR_USBCR_Msk,  /**< USB clock enabled i
 670:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 671:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SDMMC)
 672:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_SDMMC = 0,/**< SDMMC clock disabled in SLEEP state */
 673:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_SDMMC = SCU_CLK_SLEEPCR_MMCCR_Msk,/**< SDMMC clock enabled
 674:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 675:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ETH0)
 676:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_ETH = 0,  /**< ETH clock disabled in SLEEP state */
 677:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_ETH = SCU_CLK_SLEEPCR_ETH0CR_Msk,  /**< ETH clock enabled 
 678:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 679:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(EBU)
 680:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_EBU = 0,  /**< EBU clock disabled in SLEEP state */
 681:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_EBU = SCU_CLK_SLEEPCR_EBUCR_Msk,  /**< EBU clock enabled i
 682:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 683:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLED_CCU = 0,  /**< CCU clock disabled in SLEEP state */
 684:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_CCU = SCU_CLK_SLEEPCR_CCUCR_Msk,  /**< CCU clock enabled i
 685:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLED_WDT = 0,  /**< WDT clock disabled in SLEEP state */
 686:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_WDT = SCU_CLK_SLEEPCR_WDTCR_Msk,  /**< WDT clock enabled i
 687:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_t;
 688:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 689:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /** 
 690:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines the source of the system clock and peripherals clock gating in DEEPSLEEP state.
 691:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  In addition the state of FLASH, PLL and PLLVCO during DEEPSLEEP state.
 692:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use this enum as parameter of XMC_SCU_CLOCK_SetDeepSleepConfig before going to DEEPSLEEP state.
 693:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
 694:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  The DEEPSLEEP state of the system corresponds to the DEEPSLEEP state of the CPU. The state is
 695:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  entered via WFI or WFE instruction of the CPU. In this state the clock to the CPU is
 696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  stopped. 
 697:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
 698:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  In Deep Sleep state the OSC_HP and the PLL may be switched off. The wake-up logic in the NVIC i
 699:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  by a free-running clock. Peripherals are only clocked when configured to stay enabled. 
 700:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Configuration of peripherals and any SRAM content is preserved.
 701:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  The Flash module can be put into low-power mode to achieve a further power reduction.
 702:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  On wake-up Flash module will be restarted again before instructions or data access is possible.
 703:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Any interrupt will bring the system back to operation via the NVIC.The clock setup before
 704:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  entering Deep Sleep state is restored upon wake-up.
 705:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 706:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG
 707:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 708:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_SYSCLK_FOFI = 0,  /**< fOFI used as system clock source in DE
 709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_SYSCLK_FPLL = SCU_CLK_DSLEEPCR_SYSSEL_Msk,  /**< fPLL used as
 710:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_FLASH_POWERDOWN = SCU_CLK_DSLEEPCR_FPDN_Msk,/**< Flash power 
 711:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_PLL_POWERDOWN = SCU_CLK_DSLEEPCR_PLLPDN_Msk,  /**<  Switch of
 712:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_VCO_POWERDOWN = SCU_CLK_DSLEEPCR_VCOPDN_Msk,  /**<  Switch of
 713:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(USB0)
 714:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_USB = 0,  /**< USB clock disabled in DEEPSLEEP state 
 715:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_USB = SCU_CLK_DSLEEPCR_USBCR_Msk,  /**< USB clock enab
 716:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 717:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SDMMC)
 718:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_SDMMC = 0,/**< SDMMC clock disabled in DEEPSLEEP stat
 719:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_SDMMC = SCU_CLK_DSLEEPCR_MMCCR_Msk,/**< SDMMC clock en
 720:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 721:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ETH0)
 722:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_ETH = 0,  /**< ETH clock disabled in DEEPSLEEP state 
 723:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_ETH = SCU_CLK_DSLEEPCR_ETH0CR_Msk,  /**< ETH clock ena
 724:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 725:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(EBU)
 726:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_EBU = 0,  /**< EBU clock disabled in DEEPSLEEP state 
 727:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_EBU = SCU_CLK_DSLEEPCR_EBUCR_Msk,  /**< EBU clock enab
 728:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 729:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_CCU = 0,  /**< CCU clock disabled in DEEPSLEEP state 
 730:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_CCU = SCU_CLK_DSLEEPCR_CCUCR_Msk,  /**< CCU clock enab
 731:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_WDT = 0,  /**< WDT clock disabled in DEEPSLEEP state 
 732:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_WDT = SCU_CLK_DSLEEPCR_WDTCR_Msk,  /**< WDT clock enab
 733:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_t;
 734:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 735:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /** 
 736:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Defines status of EVR13 regulator
 737:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_POWER_EVR_STATUS
 739:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 740:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_POWER_EVR_STATUS_OK = 0, /**< EVR13 regulator No overvoltage condition */
 741:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_POWER_EVR_STATUS_EVR13_OVERVOLTAGE = SCU_POWER_EVRSTAT_OV13_Msk /**< EVR13 regulator is i
 742:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_POWER_EVR_STATUS_t;
 743:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 745:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Define status of external hibernate control  
 746:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 747:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_CTRL_STATUS
 748:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 749:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_CTRL_STATUS_NO_ACTIVE = 0, /**< Hibernate not driven active to pads */
 750:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_CTRL_STATUS_ACTIVE = SCU_HIBERNATE_HDSTAT_HIBNOUT_Msk, /**< Hibernate driven active t
 751:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_CTRL_STATUS_t;
 752:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 753:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /** 
 754:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Hibernate domain event status
 755:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 756:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_EVENT
 757:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 758:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_WAKEUP_ON_POS_EDGE = SCU_HIBERNATE_HDCR_WKPEP_Msk, /**< Wake-up on positive edg
 759:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_WAKEUP_ON_NEG_EDGE = SCU_HIBERNATE_HDCR_WKPEN_Msk, /**< Wake-up on negative edg
 760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_WAKEUP_ON_RTC = SCU_HIBERNATE_HDCR_RTCE_Msk, /**< Wake-up on RTC event */
 761:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_ULPWDG = SCU_HIBERNATE_HDCR_ULPWDGEN_Msk, /**< ULP watchdog alarm status */
 762:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
 763:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_LPAC_VBAT_POSEDGE = SCU_HIBERNATE_HDSTAT_VBATPEV_Msk, /**< Wake-up on LPAC posi
 764:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_LPAC_VBAT_NEGEDGE = SCU_HIBERNATE_HDSTAT_VBATNEV_Msk, /**< Wake-up on LPAC nega
 765:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_LPAC_HIB_IO_0_POSEDGE = SCU_HIBERNATE_HDSTAT_AHIBIO0PEV_Msk, /**< Wake-up on LP
 766:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_LPAC_HIB_IO_0_NEGEDGE = SCU_HIBERNATE_HDSTAT_AHIBIO0NEV_Msk, /**< Wake-up on LP
 767:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100)))
 768:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_POSEDGE = SCU_HIBERNATE_HDSTAT_AHIBIO1PEV_Msk, /**< Wake-up on LP
 769:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_NEGEDGE = SCU_HIBERNATE_HDSTAT_AHIBIO1NEV_Msk, /**< Wake-up on LP
 770:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 771:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 772:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_EVENT_t;
 773:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 774:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /** 
 775:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   * Hibernate domain dedicated pins
 776:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   */
 777:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_IO
 778:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 779:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_IO_0 = 0, /**< HIB_IO_0 pin. 
 780:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                              At the first power-up and with every reset of the hibernate domain thi
 781:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || (UC_PACKAGE == BGA196) || (UC_PACKAGE == BGA144) || (UC_PACKAGE == LQFP144
 782:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_IO_1 = 1 /**< HIB_IO_1 pin. 
 783:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                             At the first power-up and with every reset of the hibernate domain this
 784:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                             @note : Only available in certain packages*/
 785:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 786:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_IO_t;
 787:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 788:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 789:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * HIB_IOx pin I/O control
 790:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 791:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_PIN_MODE
 792:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 793:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_INPUT_PULL_NONE = 0 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Direct input, 
 794:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_INPUT_PULL_DOWN = 1 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Direct input, 
 795:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_INPUT_PULL_UP = 2 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Direct input, in
 796:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_OUTPUT_PUSH_PULL_HIBCTRL = 8 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Push-
 797:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_OUTPUT_PUSH_PULL_WDTSRV = 9 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Push-p
 798:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_OUTPUT_PUSH_PULL_GPIO = 10 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Push-pu
 799:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_OUTPUT_OPEN_DRAIN_HIBCTRL = 12 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Ope
 800:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_OUTPUT_OPEN_DRAIN_WDTSRV = 13 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Open
 801:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_OUTPUT_OPEN_DRAIN_GPIO = 14 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Open d
 802:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_PIN_MODE_t;
 803:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 804:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 805:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects the output polarity of the HIB_IOx
 806:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 807:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_IO_OUTPUT_LEVEL
 808:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 809:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_IO_OUTPUT_LEVEL_LOW = 0 << SCU_HIBERNATE_HDCR_HIBIO0POL_Pos, /**< Direct value */
 810:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_IO_OUTPUT_LEVEL_HIGH = 1 << SCU_HIBERNATE_HDCR_HIBIO0POL_Pos /**< Inverted value */
 811:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_IO_OUTPUT_LEVEL_t;
 812:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 813:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 814:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects hibernate mode
 815:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 816:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_HIBERNATE_MODE
 817:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 818:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_HIBERNATE_MODE_EXTERNAL = 0, /**< Request external hibernate mode */
 819:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
 820:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_HIBERNATE_MODE_INTERNAL = 1, /**< Request internal hibernate mode. @note Only availab
 821:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 822:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_HIBERNATE_MODE_t;
 823:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 824:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 825:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects input signal HIB_SR0 of ERU0
 826:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 827:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_SR0_INPUT
 828:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 829:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_SR0_INPUT_HIB_IO_0 = SCU_HIBERNATE_HDCR_GPI0SEL_Msk, /**< Set HIB_SR0 to HIB_IO_0 dig
 830:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || (UC_PACKAGE == BGA196) || (UC_PACKAGE == BGA144) || (UC_PACKAGE == LQFP144
 831:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_SR0_INPUT_HIB_IO_1 = 0, /**< Set HIB_SR0 to HIB_IO_1 digital input. @note Only availa
 832:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 833:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
 834:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_SR0_INPUT_ACMP0 = SCU_HIBERNATE_HDCR_ADIG0SEL_Msk,  /**< Set HIB_SR0 to LPAC CMP0. @n
 835:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 836:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_SR0_INPUT_t;
 837:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 838:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
 839:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 840:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100))
 841:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 842:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects input signal HIB_SR1 of ERU0. @note Only available in XMC44 in certain packages.
 843:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 844:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_SR1_INPUT
 845:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 846:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_SR1_INPUT_HIB_IO_0 = SCU_HIBERNATE_HDCR_GPI1SEL_Msk, /**< Set HIB_SR1 to HIB_IO_0 dig
 847:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_SR1_INPUT_HIB_IO_1 = 0, /**< Set HIB_SR1 to HIB_IO_1 digital input.  */
 848:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_SR1_INPUT_ACMP1 = SCU_HIBERNATE_HDCR_ADIG1SEL_Msk,  /**< Set HIB_SR0 to LPAC CMP1. */
 849:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_SR1_INPUT_XTAL_GPI = SCU_HIBERNATE_HDCR_XTALGPI1SEL_Msk,  /**< Set HIB_SR0 to RTC_XTA
 850:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_SR1_INPUT_t;
 851:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 852:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 853:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 854:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * HIB LPAC input selection
 855:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 856:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_LPAC_INPUT
 857:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 858:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_INPUT_DISABLED = 0 << SCU_HIBERNATE_LPACCONF_CMPEN_Pos, /**< Comparator permanen
 859:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_INPUT_VBAT = 0x1 << SCU_HIBERNATE_LPACCONF_CMPEN_Pos, /**< Comparator activated 
 860:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_INPUT_HIB_IO_0 = 0x2 << SCU_HIBERNATE_LPACCONF_CMPEN_Pos, /**< Comparator activa
 861:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100)))      
 862:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_INPUT_HIB_IO_1 = 0x4 << SCU_HIBERNATE_LPACCONF_CMPEN_Pos, /**< Comparator activa
 863:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 864:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_LPAC_INPUT_t;
 865:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 866:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 867:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * HIB LPAC start trigger selection for selected inputs
 868:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 869:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_LPAC_TRIGGER
 870:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 871:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_SUBSECOND_INTERVAL_COUNTER = 0 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Pos, /*
 872:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_RTC_ALARM_EVENT = 0x1 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Pos, /**< RTC al
 873:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_RTC_PERIODIC_EVENT = 0x2 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Pos, /**< RTC
 874:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_ON_WAKEUP_POSITIVE_EDGE_EVENT = 0x3 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Po
 875:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_ON_WAKEUP_NEGATIVE_EDGE_EVENT = 0x5 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Po
 876:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_CONTINOUS = 0x6 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Pos, /**< Continuous m
 877:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_SINGLE_SHOT = 0x7 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Pos, /**< Single sho
 878:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_LPAC_TRIGGER_t;
 879:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 880:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 881:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * HIB LPAC status
 882:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 883:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_LPAC_STATUS
 884:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 885:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_STATUS_VBAT_COMPARE_DONE = SCU_HIBERNATE_LPACST_VBATSCMP_Msk, /**< VBAT compare 
 886:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_STATUS_HIB_IO_0_COMPARE_DONE = SCU_HIBERNATE_LPACST_AHIBIO0SCMP_Msk, /**< HBI_IO
 887:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100)))        
 888:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_STATUS_HIB_IO_1_COMPARE_DONE = SCU_HIBERNATE_LPACST_AHIBIO1SCMP_Msk, /**< HBI_IO
 889:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 890:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_STATUS_VBAT_ABOVE_THRESHOLD = SCU_HIBERNATE_LPACST_VBATVAL_Msk, /**< VBAT compar
 891:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_STATUS_HIB_IO_0_ABOVE_THRESHOLD = SCU_HIBERNATE_LPACST_AHIBIO0VAL_Msk, /**< HBI_
 892:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100)))        
 893:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_STATUS_HIB_IO_1_ABOVE_THRESHOLD = SCU_HIBERNATE_LPACST_AHIBIO1VAL_Msk, /**< HBI_
 894:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 895:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_LPAC_STATUS_t;
 896:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 897:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif /* (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41)
 898:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 899:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**************************************************************************************************
 900:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * DATA STRUCTURES
 901:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  **************************************************************************************************
 902:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 903:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 904:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines a data structure for initializing the PLL functional block.
 905:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Structure holds divider values for N-DIV, P-DIV, K1-DIV, K2-DIV in order to generate desired 
 906:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  frequency using VCO. It holds the PLL mode of operation either normal or prescaler (VCO bypasse
 907:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_PLL_CONFIG_t for accessing these structure parameters.
 908:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 909:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef struct XMC_SCU_CLOCK_SYSPLL_CONFIG
 910:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 911:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   uint8_t n_div;                       /**<  PLL N-Divider value. */
 912:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   uint8_t p_div;                       /**<  PLL P-Divider value. */
 913:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   uint8_t k_div;                       /**<  K1-Divider(Prescalar mode) or K2-Divider (Normal mode)
 914:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLL_MODE_t mode;    /**<  PLL mode of operation. */
 915:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLLCLKSRC_t clksrc; /**<  PLL divider input frequency. */
 916:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_SYSPLL_CONFIG_t;
 917:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 918:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 919:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines a data structure used for initializing the clock functional block.
 920:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Clock functional block configures clock source needed for various peripheral and its divider va
 921:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_CONFIG_t for accessing these structure parameters.
 922:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 923:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef struct XMC_SCU_CLOCK_CONFIG
 924:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 925:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLL_CONFIG_t         syspll_config;      /**< PLL configuration */
 926:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   bool                                  enable_oschp;       /**< Enable external high precision osc
 927:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                  Should be enabled when fOHP has to
 928:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   bool                                  enable_osculp;      /**< Enable external ultra low power os
 929:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                  Should be enabled when fULP has to
 930:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t calibration_mode;   /**< Backup clock trimming mode. */
 931:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_STDBYCLKSRC_t             fstdby_clksrc;      /**< Standby clock source. */
 932:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSCLKSRC_t             fsys_clksrc;        /**< Choice of system clock. */
 933:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   uint8_t                               fsys_clkdiv;        /**< Ratio of fPLL to fSYS. */
 934:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   uint8_t                               fcpu_clkdiv;        /**< Ratio of fSys to fCPU. */
 935:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   uint8_t                               fccu_clkdiv;        /**< Ratio of fSys to fCCU. */
 936:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   uint8_t                               fperipheral_clkdiv; /**< Ratio of fSYS to fPERI. */
 937:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } const XMC_SCU_CLOCK_CONFIG_t;
 938:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 939:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 940:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Low power modes
 941:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 942:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_POWER_MODE_t
 943:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 944:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_POWER_MODE_SLEEP = 0, /**< sleep mode stops the processor clock */
 945:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_POWER_MODE_DEEPSLEEP = SCB_SCR_SLEEPDEEP_Msk /**< deep sleep mode stops the system clock 
 946:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_POWER_MODE_t;
 947:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 948:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**************************************************************************************************
 949:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * API PROTOTYPES
 950:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  **************************************************************************************************
 951:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 952:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #ifdef __cplusplus
 953:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** extern "C" {
 954:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 955:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 956:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 957:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 
 958:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param group   ADC Group to which the channel being monitored belongs to.\n
 959:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                 \b Range: 0 or 1.
 960:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param channel  The channel whose voltage range has to be monitored.\n
 961:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                 \b Range: 6 or 7. Value identifies the channel in the selected ADC group.
 962:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
 963:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
 964:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
 965:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
 966:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables out of range comparator for the selected ADC group and channel. \n\n
 967:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The ADC channel input is compared by Out of Range Comparator (ORC) for overvoltage monitoring
 968:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * or for detection of out of range analog inputs. ORC must be turned on explicitly
 969:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * to leverage the auditing feature. ORC is enabled by setting the enable bit in the GORCEN registe
 970:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 971:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_DisableOutOfRangeComparator()\n\n\n
 972:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 973:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_EnableOutOfRangeComparator(const uint32_t group, const uint32_t channel);
 974:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 975:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 976:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 
 977:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param group   ADC Group to which the channel being monitored belongs to.\n
 978:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                 \b Range: 0 or 1.
 979:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param channel  The channel whose voltage range has to be monitored.\n
 980:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                 \b Range: 6 or 7. Value identifies the channel in the selected ADC group.
 981:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
 982:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
 983:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
 984:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
 985:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables the out of range comparator for the selected ADC group and the channel. \n\n
 986:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Out of range comparator is disabled by clearing the enable bit in the GORCEN register.
 987:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 988:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_EnableOutOfRangeComparator()\n\n\n
 989:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 990:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_DisableOutOfRangeComparator(const uint32_t group, const uint32_t channel);
 991:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 992:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 993:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
 994:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
 995:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
 996:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables die temperature measurement by powering the DTS module.\n\n
 997:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Die temperature sensor is enabled by setting the PWD bit of DTSCON register.
 998:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 999:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_DisableTemperatureSensor(), XMC_SCU_IsTemperatureSensorEnabled(), XMC_SCU_CalibrateTempe
1000:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_StartTemperatureMeasurement(), XMC_SCU_GetTemperatureMeasurement() \n\n\n
1001:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1002:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_EnableTemperatureSensor(void);
1003:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1004:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1005:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1006:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1007:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1008:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables die temperature measurement by powering the DTS module off.\n\n
1009:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Die temperature sensor is disabled by clearing the PWD bit of DTSCON register.
1010:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1011:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_EnableTemperatureSensor(), XMC_SCU_IsTemperatureSensorEnabled(), XMC_SCU_CalibrateTemper
1012:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_StartTemperatureMeasurement(), XMC_SCU_GetTemperatureMeasurement() \n\n\n
1013:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1014:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_DisableTemperatureSensor(void);
1015:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1016:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1017:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return Status of die temperature sensor. \n
1018:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: true - if temperature sensor is enabled.\n
1019:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    false - if temperature sensor is disabled.
1020:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1021:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1022:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the die temperature sensor power status.\n\n
1023:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The status is obtained by reading the PWD bit of DTSCON register.
1024:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1025:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_EnableTemperatureSensor(), XMC_SCU_CalibrateTemperatureSensor(),
1026:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_StartTemperatureMeasurement(), XMC_SCU_GetTemperatureMeasurement() \n\n\n
1027:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1028:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** bool XMC_SCU_IsTemperatureSensorEnabled(void);
1029:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1030:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1031:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1032:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param offset  Offset value for calibrating the DTS result.\n
1033:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                \b Range: 0 to 127.
1034:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param gain    Gain value for calibrating the DTS conversion result.\n
1035:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                \b Range: 0 to 63.
1036:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1037:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1038:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1039:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1040:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Calibrates the measurement of temperature by configuring the values of offset and gain of \a DTS
1041:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Allows to improve the accuracy of the temperature measurement with the adjustment of \a OFFSET a
1042:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * in the \a DTSCON register.
1043:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Offset adjustment is defined as a shift of the conversion result. The range of the offset adjust
1044:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * resolution that corresponds to +/- 12.5C. The offset value gets added to the measure result. 
1045:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Offset is considered as a signed value.
1046:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Gain adjustment helps in minimizing gain error. When the \a gain value is 0, result is generated
1047:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * When the \a gain value is 63, result is generated with least gain, i.e, \a RESULT - 63 at the hi
1048:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is recommended to use following steps:\n
1049:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_StopTempMeasurement to stop temperature measurement if it was started previous
1050:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_CalibrateTempMonitor with desired offset and gain calibration values to the DT
1051:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_SetRawTempLimits with desired lower and upper temperature threshold limit valu
1052:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_StartTempMeasurement to start temperature measurement.\n
1053:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Check whether Die Temperature Sensor (DTS) is busy in conversion by calling \a XMC_SCU_IsTempe
1054:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * conversion complete.\n
1055:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Read the die temperature value using \a XMC_SCU_GetTemperatureMeasurement API.
1056:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1057:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_EnableTemperatureSensor(),
1058:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_StartTemperatureMeasurement(), XMC_SCU_GetTemperatureMeasurement() \n\n\n
1059:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1060:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CalibrateTemperatureSensor(uint32_t offset, uint32_t gain);
1061:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1062:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1063:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return XMC_SCU_STATUS_t  Result of starting the temperature measurement.\n
1064:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                           \b Range: \n 
1065:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                              XMC_SCU_STATUS_OK if the measurement is started successfully.\n
1066:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                              XMC_SCU_STATUS_ERROR if temperature sensor is not enabled.\n
1067:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                              XMC_SCU_STATUS_BUSY if temperature sensor is busy measuring the tem
1068:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1069:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1070:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1071:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Starts die temperature measurement using internal temperature sensor.\n\n
1072:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API checks if the temperature sensor is enabled and is not busy in measurement.\n
1073:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is recommended to use following steps:\n
1074:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_StopTempMeasurement to stop temperature measurement if it was started previous
1075:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_SetRawTempLimits with desired lower and upper temperature threshold limit valu
1076:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_StartTempMeasurement to start temperature measurement.\n
1077:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Check whether Die Temperature Sensor (DTS) is busy in conversion by calling \a XMC_SCU_IsTempe
1078:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * conversion complete.\n
1079:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Read the die temperature value using \a XMC_SCU_GetTemperatureMeasurement API.
1080:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1081:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_EnableTemperatureSensor(), XMC_SCU_CalibrateTemperatureSensor(),
1082:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_GetTemperatureMeasurement() \n\n\n
1083:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1084:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** XMC_SCU_STATUS_t XMC_SCU_StartTemperatureMeasurement(void);
1085:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1086:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1087:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1088:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1089:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Measured temperature value.\n
1090:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              \b Range: Valid temperature range is 0 to 1023. \n
1091:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              If sensor is not enabled, 0x7FFFFFFFH is returned.
1092:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1093:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1094:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Reads the measured value of die temperature.\n\n
1095:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Temperature measurement result is read from \a RESULT bit field of \a DTSSTAT register.
1096:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The temperature measured in C is given by (RESULT - 605) / 2.05 [C]
1097:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1098:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_IsTemperatureSensorBusy() \n\n\n
1099:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_GetTemperatureMeasurement(void);
1101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return bool  Indicates if the die temperature sensor is busy.\n
1104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    \b Range: \a true if sensor is busy in temperature measurement.
1105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    \a false if sensor is free and can accept a new request for measurement.
1106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Checks whether Die Temperature Sensor (DTS) is busy in temperature measurement.\n\n
1109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The status is read from the \a BUSY bit field of the \a DTSSTAT register.
1110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_GetTemperatureMeasurement() \n\n\n
1112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** bool XMC_SCU_IsTemperatureSensorBusy(void);
1114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return bool Status of die temperature sensor whether it is ready to start measurement. \n
1117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: \n \a true if temperature sensor is ready to start measurement. \n
1118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \a false if temperature sensor is not ready to start measurement.
1119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Checks if the die temperature sensor is ready to start a measurement\n\n
1122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The status is obtained by reading \a RDY bit of \a DTSSTAT register. It is recommended
1123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * to check the ready status of die temperature sensor before starting it.
1124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_StartTemperatureMeasurement(), XMC_SCU_IsTemperatureSensorBusy() \n\n\n
1126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** bool XMC_SCU_IsTemperatureSensorReady(void);
1128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (UC_SERIES != XMC45)
1130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return bool  Indicates if the measured die temperature value has exceeded the configured upper 
1132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              \b Range: \a true if the temperature value has exceeded the configured upper limit.
1133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              if the temperature value is less than the configured upper limit.
1134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Checks if the measured temperature has exceeded the configured upper limit of temperature.\n\n
1137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API checks \a OVERFL bit (Upper Limit Overflow Status bit) of \a DTEMPALARM register.
1138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The \a OVERFL bit will be set if the measured temperature has exceeded the limit configured in 
1139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * the bitfield \a UPPER in the \a DTEMPLIM register.
1140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_SetRawTempLimits(),XMC_SCU_LowTemperature() \n\n\n
1142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** bool XMC_SCU_HighTemperature(void);
1144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param lower_temp  Lower threshold of die temperature. If measured temperature falls below this 
1148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    alarm bit will be set in \a UNDERFL bit field of \a DTEMPALARM register.
1149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param upper_temp  Upper threshold of die temperature. If measured temperature exceeds this valu
1150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    alarm bit will be set in \a OVERFL bit field of \a DTEMPALARM register.
1151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the lower and upper threshold of die temperature.\n\n
1156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * API configures \a DTEMPLIM register for upper and lower die temperature threshold limits.
1157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * When the measured temperature is outside the range defined by the limits, alarm bits \a UNDERFL 
1158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * will be set in the register \a DTEMPALARM.\n
1159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is recommended to use following steps:\n
1160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_StopTempMeasurement to stop temperature measurement if it was started previous
1161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_SetRawTempLimits with desired lower and upper temperature threshold limit valu
1162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_StartTempMeasurement to start temperature measurement.\n
1163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Use \a XMC_SCU_HighTemperature() and XMC_SCU_LowTemperature() to monitor the temperature.\n
1164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_HighTemperature(), XMC_SCU_LowTemperature() \n\n\n
1166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_SetRawTempLimits(const uint32_t lower_temp, const uint32_t upper_temp);
1168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return bool  Indicates if the measured die temperature value has dropped below the configured l
1171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              \b Range: \a true if the temperature value has dropped below the configured lower l
1172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              if the temperature value is higher than the configured lower limit.
1173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Checks if the measured temperature has dropped below the configured lower limit of temperature.\
1176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API checks \a UNDERFL bit (Lower LimitUnderflow Status bit) of \a DTEMPALARM register.
1177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The \a UNDERFL bit will be set if the measured temperature has dropped below the limit configure
1178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * the bitfield \a LOWER in the \a DTEMPLIM register.
1179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_SetRawTempLimits(),XMC_SCU_HighTemperature() \n\n\n
1181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** bool XMC_SCU_LowTemperature(void);
1183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
1184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t Configured boot mode for the device.\n
1187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_BOOTMODE_t for enumeration of different boot modes.
1188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the boot mode configured for the device.\n\n
1191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The boot mode is read from the \a STCON register bit field \a SWCON.
1192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_SetBootMode() \n\n\n
1195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_GetBootMode(void);
1197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param mode Boot mode to be configured for the device.\n
1201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_BOOTMODE_t for selecting the boot mode.
1202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the desired boot mode for the device.\n\n
1207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The XMC4 series devices support multiple boot modes. A running application can set a desired boo
1208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * launch it by means of software reset. Switching of boot modes should be handled carefully. User 
1209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * the initial boot sequence is executed. A stable execution environment should be maintained when 
1210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * eventually handed over to the application program.\n
1211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is recommended to use following steps to launch requested bootmode:\n
1212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_SetBootMode() with desired boot mode value.\n
1213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Trigger a software reset using system reset request by enabling a bit \a SYSRESETREQ of AIRCR 
1214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *   (PPB->AIRCR |= PPB_AIRCR_SYSRESETREQ_Msk).\n
1215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_GetBootMode() \n\n\n
1217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_SetBootMode(const XMC_SCU_BOOTMODE_t mode);
1219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param index  The SCU general purpose register to be read.\n
1223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: 0 and 1 corresponding to GPR0 and GPR1.
1224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Data read from the selected general purpose register.
1226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides stored data from general purpose SCU register.\n\n
1229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * SCU consists of 2 general purpose registers. These registers can be used for storing
1230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * data. The API reads from either GPR0 or GPR1 based on the \a index value.
1231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_WriteGPR()\n\n\n
1233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_ReadGPR(const uint32_t index);
1235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  
1236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param index  The SCU general purpose register to be written.\n
1239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: 0 and 1 corresponding to GPR0 and GPR1.
1240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param data  Data to be written to the selected general purpose register.
1241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Stores data in the selected general purpose SCU register.\n\n
1246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * SCU consists of 2 general purpose registers. These registers can be used for storing
1247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * data. The API writes data to either GPR0 or GPR1 based on the \a index value.
1248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_ReadGPR()\n\n\n
1250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_WriteGPR(const uint32_t index, const uint32_t data);
1252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param address  Location in the retention memory to be written.\n
1256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: 4 bit address space is provided for selecting 16 words of 32 bits.
1257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  equivalent to 64 bytes of data. \a address value should be from
1258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  0 to 15.
1259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param data    32 bit data to be written into retention memory. The API writes
1260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                one word(4 bytes) of data to the address specified.\n
1261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                \b Range: 32 bit data.
1262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Writes input data to the selected address of Retention memory in hibernate domain.\n\n
1267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The retention memory is located in hibernate domain. 
1268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is used for the purpose of store/restore of context information.
1269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Access to the retention memory space is served over shared serial interface. 
1270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Retention memory content is retained even in hibernate mode.
1271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_ReadFromRetentionMemory() \n\n\n
1273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_WriteToRetentionMemory(uint32_t address, uint32_t data);
1275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param address  Location in the retention memory to be read.\n
1279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: 4 bit address space is provided for selecting 16 words of 32 bits.
1280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  equivalent to 64 bytes of data. \a address value should be from
1281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  0 to 15.
1282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  32 bit data read from retention memory. The API reads
1284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                one word(4 bytes) of data from the address specified.\n
1285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                \b Range: 32 bit data.
1286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Reads data from selected address of retention memory in hibernate domain.\n\n
1289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The retention memory is located in hibernate domain. 
1290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is used for the purpose of store/restore of context information.
1291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Access to the retention memory space is served over shared serial interface. 
1292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Retention memory content is retained even in hibernate mode.
1293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_WriteToRetentionMemory() \n\n\n
1295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_ReadFromRetentionMemory(uint32_t address);
1297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param request  Non-maskable interrupt (NMI) request source to be enabled.\n
1301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              \b Range: Use type @ref XMC_SCU_NMIREQ_t for selecting the source of NMI. Multiple 
1302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              sources can be combined using \a OR operation.
1303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None  
1305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selectively enables interrupt sources to generate non maskable interrupt(NMI).\n\n
1308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * NMI assertion can be individually enabled by setting corresponding bit of an interrupt in the 
1309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \a NMIREQEN register.
1310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_INTERRUPT_DisableNmiRequest() \n\n\n
1312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_INTERRUPT_EnableNmiRequest(const uint32_t request);
1314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param request  Non-maskable interrupt (NMI) request source to be disabled.\n
1318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              \b Range: Use type @ref XMC_SCU_NMIREQ_t for selecting the source of NMI. Multiple 
1319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              sources can be combined using \a OR operation.
1320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None  
1322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selectively disables interrupt sources from generating non maskable interrupt(NMI).\n\n
1325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * NMI assertion can be individually disabled by clearing corresponding bits in the \a NMIREQEN reg
1326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_INTERRUPT_EnableNmiRequest() \n\n\n
1328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_INTERRUPT_DisableNmiRequest(const uint32_t request);
1330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param trap  The event for which, trap generation has to be enabled.\n
1334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_TRAP_t to identify the event.
1335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None  
1337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1339:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables assertion of trap for the selected trap event.\n\n
1340:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Trap assertion can be individually enabled by clearing respective bit of the 
1341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * event in \a TRAPDIS register in order to get an exception.
1342:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_TRAP_Disable(), XMC_SCU_TRAP_ClearStatus(), XMC_SCU_TRAP_GetStatus() \n\n\n
1344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1345:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_TRAP_Enable(const uint32_t trap);
1346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1347:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1348:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1349:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param trap  The event for which, trap generation has to be disabled.\n
1350:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_TRAP_t to identify the event.
1351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1352:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None  
1353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1354:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables assertion of trap for the selected trap event.\n\n
1356:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Trap assertion can be individually disabled by setting the respective event bit 
1357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * in the \a TRAPDIS register in order to suppress trap generation.
1358:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1359:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_TRAP_Enable(), XMC_SCU_TRAP_ClearStatus(), XMC_SCU_TRAP_GetStatus() \n\n\n
1360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1361:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_TRAP_Disable(const uint32_t trap);
1362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1363:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1365:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param trap  The event for which, trap status bit has to be cleared.\n
1366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_TRAP_t to identify the event.
1367:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None  
1369:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1370:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1371:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Clears the trap status of input event.\n\n
1372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Once a trap event is detected, it will have to be acknowledged and later serviced. 
1373:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The trap status bit should be cleared to detect the occurence of trap next time. 
1374:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * This is useful while polling for TRAPSTAT without enabling the NMI for trap.
1375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Trap status can be cleared by setting the event bit in the \a TRAPCLR register.
1376:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_INTERRUPT_EnableNmiRequest(), XMC_SCU_TRAP_GetStatus() \n\n\n
1378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1379:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_TRAP_ClearStatus(const uint32_t trap);
1380:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1381:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Status of trap generating events.\n
1383:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_TRAP_t to identify the event. The returned
1384:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * value indicates the status of multiple events at their respective bit positions.
1385:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * User should mask the bits of the events of interest using the type specified.
1386:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1387:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the status of trap generating events. \n\n
1389:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The status is read from \a TRAPRAW register. Status of the specific events can be checked
1390:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * using their respective bits in the \a TRAPRAW register. The bit masks can be obtained from
1391:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * the enumeration type @ref XMC_SCU_TRAP_t. Multiple events can be combined using \a OR operation.
1392:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * A trap event is considered to be asserted if the respective bit of the event is set to 1.
1393:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1394:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_INTERRUPT_EnableNmiRequest(), XMC_SCU_TRAP_ClearStatus() \n\n\n
1395:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1396:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_TRAP_GetStatus(void);  
1397:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1398:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1400:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param trap  The event for which, trap has to be triggered.\n
1401:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_TRAP_t to identify the event.
1402:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1403:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1404:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1406:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Triggers trap generation for the event specified. \n\n
1407:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The trap source has to be enabled before invocation of this API. 
1408:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Trap event can be triggered by setting its respective bit in the \a TRAPSET register.
1409:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Trap event can be configured to generate a non maskable interrupt by using the API XMC_SCU_INTER
1410:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is recommended to use following steps to manually assert a trap event:\n
1411:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_TRAP_EnableEvent with desired trap request source ID.\n
1412:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_TRAP_SetEvent with same trap request source ID to manually assert a trap event
1413:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1414:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_INTERRUPT_EnableNmiRequest(), XMC_SCU_TRAP_GetStatus() \n\n\n
1415:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1416:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_TRAP_Trigger(const uint32_t trap);
1417:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1418:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1419:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1420:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param peripheral  The peripheral to be reset.\n
1421:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Type @ref XMC_SCU_PERIPHERAL_RESET_t enumerates all the peripherals that can be
1422:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1423:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1424:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1426:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Puts the specified peripheral in to reset state. \n\n
1427:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API achieves reset of peripherals by setting the respective bit in the \a PRSET0,  \a PRSET1
1428:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * register. Status of reset assertion automatically stored in the \a PRSTATn register and can be c
1429:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * user software to determine the state of the system and for debug purpose.\n
1430:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is recommended to use following steps to assert a peripheral reset:\n
1431:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_RESET_AssertPeripheralReset() with desired peripheral identifier.\n
1432:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_RESET_IsPeripheralResetAsserted with same peripheral identifier to verify whet
1433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * is in reset state.\n
1434:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1435:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_RESET_IsPeripheralResetAsserted() \n\n\n
1436:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_RESET_AssertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral);
1438:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1441:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param peripheral  The peripheral to be moved out of reset state.\n
1442:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Type @ref XMC_SCU_PERIPHERAL_RESET_t enumerates all the peripherals that can be
1443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1444:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1445:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1447:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables the specified peripheral by moving it out of reset state.  \n\n
1448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Any peripheral should be moved out of reset state for executing its functionality.
1449:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API enables the peripheral by setting its respective bit in the \a PRCLR0,  \a PRCLR1 or  \a
1450:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * register. Status of reset deassertion is automatically stored in the \a PRSTATn register and can
1451:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * the user software to determine the state of the system and for debug purpose.\n
1452:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is recommended to use following steps to deassert a peripheral reset:\n
1453:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_RESET_DeassertPeripheralReset() with desired peripheral identifier.\n
1454:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_RESET_IsPeripheralResetAsserted() with desired peripheral identifier to verify
1455:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * has been enabled.\n
1456:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1457:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_RESET_AssertPeripheralReset() \n\n\n
1458:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1459:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_RESET_DeassertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral);
1460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1461:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param peripheral  The peripheral, whose reset status has to be checked.\n
1464:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Type @ref XMC_SCU_PERIPHERAL_RESET_t enumerates all the peripherals.
1465:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return bool  Status of peripheral reset. \n
1467:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *               \b Range: \a true if peripheral is in reset state. \a false if peripheral is enabl
1468:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1469:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1470:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Checks the reset status of the selected peripheral.\n\n
1471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API reads the reset status from \a PRSTATn register. Returns true if the peripheral is in
1472:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * reset state. On power up of the device, all the peripherals will be in reset state. 
1473:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * If the peripheral is enabled, \a false will be returned as the status.
1474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1475:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_RESET_AssertPeripheralReset(), XMC_SCU_RESET_DeassertPeripheralReset() \n\n\n 
1476:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** bool XMC_SCU_RESET_IsPeripheralResetAsserted(const XMC_SCU_PERIPHERAL_RESET_t peripheral);
1478:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  
1479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1480:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1481:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param memory  The on-chip RAM type, for which the parity error status has to be cleared.\n
1482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to identify the on-chip RAM type. Multiple 
1483:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          memory status bits can be cleared by using the \a OR operation.
1484:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1487:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1488:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Clears the parity error status bit. \n\n
1489:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * When a memory parity error is detected using the status bits in \a PEFLAG register. It has to 
1490:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * be cleared by software to detect the parity error from the same memory next time.
1491:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API clears the parity error status bit of the selected peripheral by setting the 
1492:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * respective bit in the \a PEFLAG register. Status of multiple memory parity errors 
1493:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * can be cleared by combining the enum values using \a OR operation.
1494:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1495:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_PARITY_GetStatus(), XMC_SCU_PARITY_Enable(), XMC_SCU_PARITY_EnableTrapGeneration() \n\n\
1496:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1497:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_PARITY_ClearStatus(const uint32_t memory);
1498:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1499:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1500:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1501:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param memory  The on-chip RAM type, for which the parity error checking has to be enabled.\n
1502:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to identify the on-chip RAM type. Multiple 
1503:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          memory types can be combined using the \a OR operation.
1504:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1505:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None  
1506:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1507:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1508:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables parity error checking for the selected on-chip RAM type.\n\n
1509:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Parity error checking can be enabled by setting respective bits in the \a PEEN register.
1510:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Additionally parity error can be configured to generate trap when the error is detected,
1511:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * using the API XMC_SCU_PARITY_EnableTrapGeneration(). Such a trap can be further configured
1512:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * to generate non maskable interrupt(NMI) using the API XMC_SCU_INTERRUPT_EnableNmiRequest().
1513:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1514:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_PARITY_EnableTrapGeneration(), XMC_SCU_INTERRUPT_EnableNmiRequest() \n\n\n
1515:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1516:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_PARITY_Enable(const uint32_t memory);
1517:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1518:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1519:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1520:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param memory   The on-chip RAM type, for which the parity error checking has to be disabled.\n
1521:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to identify the on-chip RAM type. Multiple 
1522:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          memory types can be combined using the \a OR operation.
1523:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1524:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None  
1525:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1526:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1527:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables parity error checking for the selected on-chip RAM type.\n\n
1528:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Parity error detection can be disabled by clearing the respective bit in the \a PEEN register.
1529:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_PARITY_Enable(), XMC_SCU_PARITY_DisableTrapGeneration() \n\n\n
1531:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1532:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_PARITY_Disable(const uint32_t memory);
1533:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1534:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1535:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1536:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param memory  The on-chip RAM type, for which the parity error trap generation has to be enable
1537:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to identify the on-chip RAM type. Multiple 
1538:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          memory types can be combined using the \a OR operation.
1539:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1540:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None  
1541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1542:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables trap assertion for the parity error source.\n\n
1544:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Parity error detection for different types of on-chip RAM can generate trap.
1545:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Trap assertion for parity error can be individually enabled by setting the respective bits
1546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * in the \a PETE register. The generated trap can be additionally configured to generate
1547:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * non maskable interrupt(NMI) using the API XMC_SCU_INTERRUPT_EnableNmiRequest().
1548:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1549:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_INTERRUPT_EnableNmiRequest(), XMC_SCU_PARITY_DisableTrapGeneration() \n\n\n
1550:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1551:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_PARITY_EnableTrapGeneration(const uint32_t memory);
1552:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1553:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1554:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1555:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param memory  The on-chip RAM type, for which the parity error trap generation has to be disabl
1556:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to identify the on-chip RAM type. Multiple 
1557:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          memory types can be combined using the \a OR operation.
1558:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1559:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None  
1560:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1561:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1562:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables the assertion of trap for the parity error source.\n\n
1563:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Trap assertion can be disabled by clearing the respective bit of the RAM type in the \a PETE reg
1564:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1565:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1566:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_PARITY_EnableTrapGeneration() \n\n\n
1567:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1568:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_PARITY_DisableTrapGeneration(const uint32_t memory);
1569:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1570:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1571:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1572:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Status of parity error detection for the on-chip RAM modules.\n
1573:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to get the bit mask of each RAM module type.
1574:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1575:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1576:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the status of parity error detection for the on-chip RAM modules.\n\n
1577:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Parity error status information is obtained from the \a PEFLAG register.
1578:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * If a particular RAM module has parity error, its respective bit field will be set to 1 in the 
1579:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * returned value. A check for the status of a particular RAM module can be done by
1580:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * masking the returned value with the RAM module identifier from the type @ref XMC_SCU_PARITY_t.
1581:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1582:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_PARITY_ClearStatus() \n\n\n
1583:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1584:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_PARITY_GetStatus(void);  
1585:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1586:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1587:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1588:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param clock  Peripheral for which the clock has to be enabled. \n
1589:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_t to select the peripheral.
1590:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1591:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1592:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1593:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1594:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables the source clock for selected peripheral.\n\n
1595:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The various outputs of Clock Generation Unit (CGU) can be individually enabled by setting the pe
1596:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * specific bit in the \a CLKSET register.\n
1597:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is recommended to use following steps to verify whether a source clock of peripheral is enabl
1598:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_CLOCK_EnableClock() with desired peripheral identifier.\n
1599:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_CLOCK_IsClockEnabled() with same peripheral identifier to verify whether the c
1600:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1601:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_DisableClock(), XMC_SCU_RESET_DeassertPeripheralReset() \n\n\n
1602:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1603:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_EnableClock(const XMC_SCU_CLOCK_t clock);
1604:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1605:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1606:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1607:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param clock  Peripheral for which the clock has to be disabled. \n
1608:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_t to select the peripheral.
1609:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1610:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1611:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1612:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1613:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables source clock for the peripheral selected.\n\n
1614:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The various outputs of Clock Generation Unit (CGU) can be individually disabled  by setting the 
1615:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * specific bits in the \a CLKCLR register.\n
1616:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is recommended to use following steps to verify whether clock source of the peripheral is ena
1617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_CLOCK_DisableClock with desired peripheral identifier.\n
1618:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_CLOCK_IsClockEnabled with same peripheral identifier to verify whether periphe
1619:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1620:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableClock(), XMC_SCU_RESET_AssertPeripheralReset() \n\n\n
1621:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1622:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_DisableClock(const XMC_SCU_CLOCK_t clock);
1623:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1624:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1625:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1626:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param clock   Peripheral for which the clock status has to be checked. \n
1627:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_t to select the peripheral.
1628:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1629:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return bool  Status of peripheral clock.\n
1630:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: \a true if peripheral clock is enabled. \a false if peripheral clock is disable
1631:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1632:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1633:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Checks the status of peripheral source clock.\n\n
1634:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The status of peripheral source clock is read from the \a CLKSTATn register. 
1635:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Returns \a true if clock is enabled and returns \a false otherwise.
1636:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1637:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableClock(), XMC_SCU_CLOCK_DisableClock() \n\n\n
1638:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1639:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** bool XMC_SCU_CLOCK_IsClockEnabled(const XMC_SCU_CLOCK_t clock);
1640:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1641:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1642:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1643:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param source  Source of clock for fSYS.\n
1644:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_SYSCLKSRC_t to select the source of clock.\n
1645:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_SYSCLKSRC_OFI for selecting internal fast clock as fSYS.\n
1646:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_SYSCLKSRC_PLL for selecting the output of PLL fPLL as fSYS.
1647:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1648:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1649:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1650:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1651:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects the source for system clock (fSYS).\n\n
1652:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * System clock is selected by setting \a SYSSEL bits in the \a SYSCLKCR register.
1653:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * If \a XMC_SCU_CLOCK_SYSCLKSRC_PLL is selected, then the dividers of the PLL have to be
1654:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * additionally configured to achieve the required system clock frequency. 
1655:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   * \par<b>Related APIs:</b><BR>
1656:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_StartSystemPll(), XMC_SCU_CLOCK_EnableHighPerformanceOscillator() \n\n\n
1657:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1658:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetSystemClockSource(const XMC_SCU_CLOCK_SYSCLKSRC_t source);
1659:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1660:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1661:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return XMC_SCU_CLOCK_SYSCLKSRC_t   Source of clock for fSYS.\n
1662:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_SYSCLKSRC_t to select the source of clock.\n
1663:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_SYSCLKSRC_OFI - internal fast clock selected as fSYS.\n
1664:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_SYSCLKSRC_PLL - output of PLL fPLL selected as fSYS.
1665:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1666:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1667:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the selected source of system clock (fSYS). \n\n
1668:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selected source of fSYS is obtained by reading \a SYSSEL bits of \a SYSCLKCR register.
1669:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1670:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetSystemClockSource(), XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency() \n\n\n
1671:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1672:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_SYSCLKSRC_t XMC_SCU_CLOCK_GetSystemClockSource(void)
1673:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
1674:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (XMC_SCU_CLOCK_SYSCLKSRC_t)(SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk);
1675:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
1676:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1677:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1678:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1679:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param source   Source of clock for USB and SDMMC(fUSB/SDMMC).\n
1680:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_USBCLKSRC_t to select the source of clock.\n
1681:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_USBCLKSRC_USBPLL - output of USB PLL as source of USB clock(fUSB/
1682:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_USBCLKSRC_SYSPLL - output of PLL fPLL as source of USB clock(fUSB
1683:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1684:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1685:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1686:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1687:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects the source of USB/SDMMC clock (fUSB/SDMMC).\n\n
1688:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * USB and SDMMC use a common clock source. They can either use fUSB PLL or fPLL as the source of c
1689:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The selection is done by configuring the \a USBSEL bits of \a USBCLKCR register.
1690:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1691:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetUsbClockDivider(), XMC_SCU_CLOCK_GetUsbPllClockFrequency() \n\n\n
1692:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1693:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetUsbClockSource(const XMC_SCU_CLOCK_USBCLKSRC_t source);
1694:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1695:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return XMC_SCU_CLOCK_USBCLKSRC_t   Source of clock for USB and SDMMC(fUSB/SDMMC).\n
1697:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_USBCLKSRC_t to identify the source of clock.\n
1698:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_USBCLKSRC_USBPLL - output of USB PLL is selected as source of USB
1699:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_USBCLKSRC_SYSPLL - output of PLL fPLL is selected as source of US
1700:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1701:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1702:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the selected source of USB and SDMMC clock frequency.\n\n
1703:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The clock source is read from from the \a USBSEL bits of \a USBCLKCR register.
1704:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1705:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetUsbClockDivider(), XMC_SCU_CLOCK_GetUsbPllClockFrequency() \n\n\n
1706:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1707:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_USBCLKSRC_t XMC_SCU_CLOCK_GetUsbClockSource(void)
1708:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
1709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (XMC_SCU_CLOCK_USBCLKSRC_t)(SCU_CLK->USBCLKCR & SCU_CLK_USBCLKCR_USBSEL_Msk);
1710:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
1711:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1712:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1713:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1714:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param source  Clock source for watchdog timer.\n
1715:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type XMC_SCU_CLOCK_WDTCLKSRC_t to identify the clock source.\n
1716:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_OFI - internal fast oscillator (fOFI)\n
1717:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_STDBY - backup standby clock (fSTDBY)\n
1718:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_PLL - PLL output clock (fPLL)
1719:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1720:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1721:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1722:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1723:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects the source of WDT clock (fWDT).\n\n
1724:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The selected value is configured to the \a WDTSEL bits of \a WDTCLKCR register.
1725:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The watchdog timer counts at the frequency selected using this API. So the time for
1726:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * timeout or pre-warning of watchdog has to be calculated based on this selection.
1727:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1728:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1729:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetWdtClockDivider(), XMC_SCU_CLOCK_GetWdtClockFrequency() \n\n\n
1730:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1731:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetWdtClockSource(const XMC_SCU_CLOCK_WDTCLKSRC_t source);
1732:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1733:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1734:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return XMC_SCU_CLOCK_WDTCLKSRC_t   Clock source configured for watchdog timer.\n
1735:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type XMC_SCU_CLOCK_WDTCLKSRC_t to identify the clock source.\n
1736:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_OFI - internal fast oscillator (fOFI)\n
1737:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_STDBY - backup standby clock (fSTDBY)\n
1738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_PLL - PLL output clock (fPLL)
1739:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1740:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1741:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the source of clock used for watchdog timer.\n\n
1742:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a WDTSEL bits of \a WDTCLKCR register.
1743:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The time for timeout or pre-warning of watchdog has to be calculated based on 
1744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * the clock source selected.
1745:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1746:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetWdtClockDivider(), XMC_SCU_CLOCK_SetWdtClockSource() \n\n\n
1747:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1748:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_WDTCLKSRC_t XMC_SCU_CLOCK_GetWdtClockSource(void)
1749:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
1750:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (XMC_SCU_CLOCK_WDTCLKSRC_t)(SCU_CLK->WDTCLKCR & SCU_CLK_WDTCLKCR_WDTSEL_Msk);
1751:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
1752:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1753:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1754:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1755:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param source   Source for standby clock.\n
1756:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_HIB_STDBYCLKSRC_t to identify the clock source.\n
1757:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    XMC_SCU_HIB_STDBYCLKSRC_OSI - internal slow oscillator (fOSI) \n
1758:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    XMC_SCU_HIB_STDBYCLKSRC_OSCULP - ultra low power osciallator (fULP) \n
1759:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1761:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1762:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1763:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects the source of Standby clock (fSTDBY).\n\n
1764:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Clock source is configured by setting the \a STDBYSEL bits of \a HDCR register.
1765:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Hibernate domain should be enabled explicitly before using the API.
1766:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1767:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \note
1768:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The register update in HIB domain is indicated by the MIRRST register which can be polled using 
1769:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1770:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1771:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_HIB_GetStdbyClockSource(), XMC_SCU_HIB_EnableHibernateDomain() \n\n\n
1772:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1773:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_HIB_SetStandbyClockSource(const XMC_SCU_HIB_STDBYCLKSRC_t source);
1774:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1775:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1776:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return XMC_SCU_HIB_RTCCLKSRC_t   Source clock of standby clock(fSTDBY).\n
1777:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_HIB_STDBYCLKSRC_t to identify the clock source.\n
1778:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    XMC_SCU_HIB_STDBYCLKSRC_OSI - internal slow oscillator (fOSI) \n
1779:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    XMC_SCU_HIB_STDBYCLKSRC_OSCULP - ultra low power osciallator (fULP) \n
1780:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1781:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1782:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the source of standby clock (fSTDBY).\n\n
1783:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a STDBYSEL bits of \a HDCR register.\n
1784:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1785:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_HIB_SetStandbyClockSource(), XMC_SCU_HIB_EnableHibernateDomain() \n\n\n
1786:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1787:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE XMC_SCU_HIB_RTCCLKSRC_t XMC_SCU_HIB_GetStdbyClockSource(void)
1788:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
1789:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (XMC_SCU_HIB_RTCCLKSRC_t)(SCU_HIBERNATE->HDCR & SCU_HIBERNATE_HDCR_STDBYSEL_Msk);
1790:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
1791:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1792:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1793:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1794:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param source  Source of RTC clock.\n
1795:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            \b Range: Use type @ref XMC_SCU_HIB_RTCCLKSRC_t to identify the clock source.\n
1796:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                       XMC_SCU_HIB_RTCCLKSRC_OSI - internal slow oscillator(fOSI). \n
1797:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                       XMC_SCU_HIB_RTCCLKSRC_ULP - ultra low power oscillator(fULP). \n
1798:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1799:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1800:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1801:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1802:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects the source of RTC clock (fRTC).\n\n
1803:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is configured to \a RCS bit of \a HDCR register.
1804:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * fULP needs external input powered by VBAT or VDDP. fOSI is internal clock.
1805:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The frequency of the clock will be 32.768 kHz.
1806:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1807:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \note
1808:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The register update in HIB domain is indicated by the MIRRST register which can be polled using 
1809:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1810:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1811:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_HIB_GetRtcClockSource() \n\n\n
1812:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1813:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_HIB_SetRtcClockSource(const XMC_SCU_HIB_RTCCLKSRC_t source);
1814:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1815:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1816:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return XMC_SCU_HIB_RTCCLKSRC_t   Source of RTC clock.\n
1817:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            \b Range: Use type @ref XMC_SCU_HIB_RTCCLKSRC_t to identify the clock source.\n
1818:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                       XMC_SCU_HIB_RTCCLKSRC_OSI - internal slow oscillator(fOSI). \n
1819:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                       XMC_SCU_HIB_RTCCLKSRC_ULP - ultra low power oscillator(fULP). \n
1820:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1821:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1822:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the source of RTC clock (fRTC).
1823:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a RCS bit of \a HDCR register.
1824:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The frequency of the clock will be 32.768 kHz.
1825:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1826:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_HIB_SetRtcClockSource() \n\n\n
1827:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1828:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE XMC_SCU_HIB_RTCCLKSRC_t XMC_SCU_HIB_GetRtcClockSource(void)
1829:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
1830:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (XMC_SCU_HIB_RTCCLKSRC_t)(SCU_HIBERNATE->HDCR & SCU_HIBERNATE_HDCR_RCS_Msk);
1831:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
1832:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1833:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1834:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1835:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param clock  Source of external clock output(fEXT).\n
1836:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *           \b Range: Use type @ref XMC_SCU_CLOCK_EXTOUTCLKSRC_t to identify the clock.\n
1837:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_SYS - system clock fSYS. \n
1838:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_USB - USB clock fUSB. \n
1839:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_PLL - PLL output fPLL. \n
1840:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \if XMC42
1841:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_STDBY - Standby clock fSTDBY. \n
1842:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1843:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \endif
1844:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \if XMC41
1845:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_STDBY - Standby clock fSTDBY. \n
1846:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \endif
1847:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1848:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1849:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1850:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1851:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects the source of external clock out (fEXT).\n\n
1852:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value will be configured to \a ECKSEL bits of \a EXTCLKCR register.
1853:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1854:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetExternalOutputClockSource(), XMC_SCU_CLOCK_SetExternalOutputClockDivider() \n\n
1855:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1856:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetExternalOutputClockSource(const XMC_SCU_CLOCK_EXTOUTCLKSRC_t clock);
1857:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1858:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1859:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return XMC_SCU_CLOCK_EXTOUTCLKSRC_t   Source of external clock output(fEXT).\n
1860:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *           \b Range: Use type @ref XMC_SCU_CLOCK_EXTOUTCLKSRC_t to identify the clock.\n
1861:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_SYS - system clock fSYS. \n
1862:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_USB - USB clock fUSB. \n
1863:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_PLL - PLL output fPLL. \n
1864:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \if XMC42
1865:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_STDBY - Standby clock fSTDBY. \n
1866:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \endif
1867:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \if XMC41
1868:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_STDBY - Standby clock fSTDBY. \n
1869:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \endif
1870:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1871:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1872:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the source of external clock output(fEXT).\n\n
1873:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a ECKSEL bits of \a EXTCLKCR register.
1874:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1875:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetExternalOutputClockSource(), XMC_SCU_CLOCK_SetExternalOutputClockDivider() \n\n
1876:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1877:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_EXTOUTCLKSRC_t XMC_SCU_CLOCK_GetExternalOutputClockSource(void)
1878:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
1879:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (XMC_SCU_CLOCK_EXTOUTCLKSRC_t)(SCU_CLK->EXTCLKCR & SCU_CLK_EXTCLKCR_ECKSEL_Msk);
1880:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
1881:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1882:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1883:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1884:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param source  Source of clock for system PLL.\n
1885:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_SYSPLLCLKSRC_t for identifying the clock source.\n
1886:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                            XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP - External High performance oscillat
1887:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                            XMC_SCU_CLOCK_SYSPLLCLKSRC_OFI - Internal fast clock (fOFI).
1888:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1889:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1890:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1891:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1892:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects the source of system PLL.\n\n
1893:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is configured to \a VCOBYP bit of \a PLLCON0 register.
1894:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * If \a XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP is selected, ensure that the high performance oscillator 
1895:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * enabled by using the API XMC_SCU_CLOCK_EnableHighPerformanceOscillator().
1896:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1897:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillator()\n\n\n
1898:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1899:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetSystemPllClockSource(const XMC_SCU_CLOCK_SYSPLLCLKSRC_t source);
1900:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1901:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1902:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return XMC_SCU_CLOCK_OSCCLKSRC_t   Source of clock for system PLL.\n
1903:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_SYSPLLCLKSRC_t for identifying the clock source.\n
1904:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                            XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP - External High performance oscillat
1905:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                            XMC_SCU_CLOCK_SYSPLLCLKSRC_OFI - Internal fast clock (fOFI).
1906:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1907:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1908:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the source of system PLL clock (fPLL). \n\n
1909:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a VCOBYP bit of \a PLLCON0 register.
1910:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1911:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillator(), XMC_SCU_CLOCK_SetSystemPllClockSource()\n\n\n
1912:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1913:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_SYSPLLCLKSRC_t XMC_SCU_CLOCK_GetSystemPllClockSource(void)
1914:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
1915:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (XMC_SCU_CLOCK_SYSPLLCLKSRC_t)(SCU_PLL->PLLCON0 & SCU_PLL_PLLCON0_VCOBYP_Msk);
1916:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
1917:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1918:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ECAT0) 
1919:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1920:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1921:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param source  Source of ECAT clock.\n
1922:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            \b Range: Use type @ref XMC_SCU_CLOCK_ECATCLKSRC_t to identify the clock source.\n
1923:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                       XMC_SCU_CLOCK_ECATCLKSRC_USBPLL - USB PLL (fUSBPLL) as a source for ECAT c
1924:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                       XMC_SCU_CLOCK_ECATCLKSRC_SYSPLL - Main PLL output (fPLL) as a source for E
1925:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1926:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1927:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1928:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1929:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects the source of ECAT clock (fECAT).\n\n
1930:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is configured to \a ECATSEL bit of \a ECATCLKCR register.
1931:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1932:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetECATClockSource() \n\n\n
1933:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1934:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE void XMC_SCU_CLOCK_SetECATClockSource(const XMC_SCU_CLOCK_ECATCLKSRC_t source)
1935:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
1936:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   SCU_CLK->ECATCLKCR = (SCU_CLK->ECATCLKCR & ((uint32_t)~SCU_CLK_ECATCLKCR_ECATSEL_Msk)) |
1937:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                       ((uint32_t)source);
1938:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
1939:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1940:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1941:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return XMC_SCU_CLOCK_ECATCLKSRC_t   Source of ECAT clock.\n
1942:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            \b Range: Use type @ref XMC_SCU_CLOCK_ECATCLKSRC_t to identify the clock source.\n
1943:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                       XMC_SCU_CLOCK_ECATCLKSRC_USBPLL - USB PLL (fUSBPLL) as a source for ECAT c
1944:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                       XMC_SCU_CLOCK_ECATCLKSRC_SYSPLL - Main PLL output (fPLL) as a source for E
1945:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1946:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1947:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the source of ECAT clock (fECAT).
1948:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a ECATSEL bit of \a ECATCLKCR register.
1949:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1950:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_HIB_SetRtcClockSource() \n\n\n
1951:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1952:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_ECATCLKSRC_t XMC_SCU_CLOCK_GetECATClockSource(void)
1953:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
1954:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (XMC_SCU_CLOCK_ECATCLKSRC_t)((SCU_CLK->ECATCLKCR & SCU_CLK_ECATCLKCR_ECATSEL_Msk) >> SCU_C
1955:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
1956:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
1957:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1958:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1959:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1960:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param divider   Ratio of fSYS clock source to the value of fSYS.
1961:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              \b Range: 1 to 256.
1962:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1963:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1964:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1965:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1966:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the ratio of system clock source to the value of system clock frequency.\n\n
1967:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is configured as \a SYSDIV bits of \a SYSCLKCR register. The divider value is 
1968:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * decremented by 1 before configuring.
1969:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1970:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetSystemClockDivider(),  XMC_SCU_CLOCK_SetSystemClockSource() \n\n\n
1971:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1972:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider);
1973:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1974:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1975:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t   Ratio of fSYS clock source to the value of fSYS.
1976:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              \b Range: 0 to 255.
1977:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1978:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1979:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the value of ratio between the source of system clock to the the value of system clock 
1980:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a SYSDIV bits of \a SYSCLKCR register.
1981:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1982:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetSystemClockDivider(),  XMC_SCU_CLOCK_SetSystemClockSource() \n\n\n
1983:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1984:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetSystemClockDivider(void)
1985:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
1986:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (uint32_t)((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) >> SCU_CLK_SYSCLKCR_SYSDIV_Po
1987:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
1988:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1989:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1990:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1991:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param ratio  Ratio of fCCU clock source to the value of fCCU.
1992:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              \b Range: 1 or 2.\n
1993:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  1-> fCCU= fSYS \n
1994:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  2-> fCCU= fSYS/2.
1995:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1996:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1997:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1998:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1999:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the divider for CCU clock source. \n\n
2000:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Capture compare unit(CCU) can take either fSYS or fSYS/2 as the source of clock.
2001:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The configuration is set to \a CCUDIV bit of \a CCUCLKCR register. The CCUDIV bit is 1 bit wide.
2002:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2003:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2004:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetCcuClockDivider() \n\n\n
2005:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2006:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t ratio);
2007:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2008:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2009:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Ratio of fCCU clock source to the value of fCCU.
2010:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              \b Range: 0 or 1.\n
2011:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  0-> fCCU= fSYS \n
2012:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  1-> fCCU= fSYS/2.
2013:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2014:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2015:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the ratio of CCU clock(fCCU) to system clock(fSYS).\n\n
2016:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a CCUDIV bit of \a CCUCLKCR register.
2017:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2018:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2019:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetCcuClockDivider() \n\n\n
2020:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2021:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetCcuClockDivider(void)
2022:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
2023:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (uint32_t)((SCU_CLK->CCUCLKCR & SCU_CLK_CCUCLKCR_CCUDIV_Msk) >> SCU_CLK_CCUCLKCR_CCUDIV_Po
2024:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
2025:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2026:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2027:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2028:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param ratio  Ratio between system clock(fSYS) and CPU clock(fCPU).
2029:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 1 or 2.\n
2030:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            1-> fCPU= fSYS. \n
2031:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            2-> fCPU= fSYS/2.
2032:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2033:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2034:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2035:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2036:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the CPU clock by setting the divider value for the system clock. \n\n
2037:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is set to the \a CPUDIV bit of \a CPUCLKCR register.
2038:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2039:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetCpuClockDivider() \n\n\n
2040:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2041:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t ratio);
2042:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2043:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2044:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t   Ratio between system clock(fSYS) and CPU clock(fCPU).
2045:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 0 or 1.\n
2046:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            0-> fCPU= fSYS. \n
2047:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            1-> fCPU= fSYS/2.
2048:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2049:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2050:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the ratio between system clock(fSYS) and CPU clock(fCPU). \n\n
2051:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a CPUDIV bit of \a CPUCLKCR register.
2052:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2053:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetCpuClockDivider() \n\n\n
2054:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2055:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetCpuClockDivider(void)
2056:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
2057:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (uint32_t)((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) >> SCU_CLK_CPUCLKCR_CPUDIV_Po
2058:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
2059:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2060:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2061:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2062:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param ratio  Ratio of peripheral clock source to the value of peripheral clock.\n
2063:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 1 or 2.\n
2064:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                1-> fPERIPH= fCPU.\n
2065:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                2-> fPERIPH= fCPU/2.
2066:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2067:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2068:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2069:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2070:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the peripheral clock by setting the divider for CPU clock(fCPU).\n\n
2071:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The peripheral clock can be equal to either fCPU or fCPU/2. The value is configured to \a PBDIV 
2072:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2073:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2074:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetPeripheralClockDivider() \n\n\n
2075:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2076:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t ratio);
2077:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2078:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2079:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Ratio of peripheral clock source to the value of peripheral clock.\n
2080:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 0 or 1.\n
2081:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                0-> fPERIPH= fCPU.\n
2082:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                1-> fPERIPH= fCPU/2.
2083:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2084:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2085:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the ratio of CPU clock(fCPU) to peripheral clock(fPERIPH).\n\n
2086:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a PBDIV bit of \a PBCLKCR register.
2087:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2088:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetPeripheralClockDivider() \n\n\n
2089:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2090:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetPeripheralClockDivider(void)
2091:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
2092:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (uint32_t)((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos);
2093:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
2094:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2095:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2096:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2097:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param ratio   Ratio of PLL output clock(fPLL) to USB clock(fUSB).
2098:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 1 to 8.
2099:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the USB clock(fUSB) by setting the USB clock divider. \n\n
2104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is decremented by 1 before setting it to \a USBDIV bits of \a USBCLKCR register.
2105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetUsbClockDivider(), XMC_SCU_CLOCK_SetUsbClockSource() \n\n\n
2108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t ratio);
2110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Ratio of PLL output clock(fPLL) to USB clock(fUSB).
2114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 0 to 7.
2115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the ratio between PLL output frequency(fPLL) and USB clock(fUSB).\n\n
2118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a USBDIV bit of \a USBCLKCR register.
2119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetUsbClockDivider(), XMC_SCU_CLOCK_GetUsbClockSource() \n\n\n
2121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetUsbClockDivider(void)
2123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
2124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (uint32_t)((SCU_CLK->USBCLKCR & SCU_CLK_USBCLKCR_USBDIV_Msk) >> SCU_CLK_USBCLKCR_USBDIV_Po
2125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
2126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(EBU)
2130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param ratio Ratio of PLL clock(fPLL) to EBU clock(fEBU).\n
2133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 1 to 64.
2134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the EBU clock(fEBU) by setting the divider value.\n\n
2139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The clock divider is configured to the \a EBUDIV bits of \a EBUCLKCR register.
2140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetEbuClockDivider() \n\n\n
2142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetEbuClockDivider(const uint32_t ratio);
2144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Ratio of PLL clock(fPLL) to EBU clock(fEBU).\n
2148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 0 to 63.
2149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the ratio between PLL clock(fPLL) and EBU clock(fEBU).\n\n
2152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a EBUDIV bits of \a EBUCLKCR register.
2153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetEbuClockDivider() \n\n\n
2155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetEbuClockDivider(void)
2157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
2158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (uint32_t)((SCU_CLK->EBUCLKCR & SCU_CLK_EBUCLKCR_EBUDIV_Msk) >> SCU_CLK_EBUCLKCR_EBUDIV_Po
2159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
2160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
2161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param ratio  Ratio between the source of WDT clock and the WDT clock.\n
2165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 1 to 256.
2166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the WDT clock by setting the clock divider for the WDT clock source.\n\n
2171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is configured to \a WDTDIV bits of \a WDTCLKCR register. The value of divider
2172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * is decremented by 1 before configuring. Check the selected clock source for the WDT clock
2173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * before configuring the divider using the API XMC_SCU_CLOCK_SetWdtClockSource().
2174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetWdtClockSource(), XMC_SCU_CLOCK_GetWdtClockDivider() \n\n\n
2176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t ratio);
2178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Ratio between the source of WDT clock and the WDT clock.\n
2182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 0 to 255.
2183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the ratio between the WDT parent clock and the WDT clock. \n\n
2186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a WDTDIV bits of \a WDTCLKCR register.
2187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Ensure that the WDT parent clock is considered before using the value of
2188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * the divider value.
2189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetWdtClockSource(), XMC_SCU_CLOCK_SetWdtClockDivider() \n\n\n
2191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetWdtClockDivider(void)
2193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
2194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (uint32_t)((SCU_CLK->WDTCLKCR & SCU_CLK_WDTCLKCR_WDTDIV_Msk) >> SCU_CLK_WDTCLKCR_WDTDIV_Po
2195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
2196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param ratio   Ratio between the external output parent clock selected and the output clock.\n
2200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 1 to 512.
2201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the external output clock by setting the divider value for the parent clock. \n\n
2206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value will be configured to \a ECKDIV bits of \a EXTCLKCR register.
2207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The divider value is decremented by 1 before storing it to the bit fields.
2208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Ensure that the source of external output clock is configured appropriately using the API
2209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetExternalOutputClockSource().
2210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetExternalOutputClockSource(), XMC_SCU_CLOCK_GetExternalOutputClockDivider() \n\n
2212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetExternalOutputClockDivider(const uint32_t ratio);
2214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Ratio between the external output parent clock selected and the output clock.\
2218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 0 to 511.
2219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the divider value applied on parent clock before the generation of external output cloc
2222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a EXTDIV bit of \a EXTCLKCR register.
2223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetExternalOutputClockSource(), XMC_SCU_CLOCK_SetExternalOutputClockDivider() \n\n
2225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetExternalOutputClockDivider(void)
2227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
2228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (uint32_t)((SCU_CLK->EXTCLKCR & SCU_CLK_EXTCLKCR_ECKDIV_Msk) >> SCU_CLK_EXTCLKCR_ECKDIV_Po
2229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
2230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ECAT0)
2232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param ratio   Ratio between the source of ECAT clock and the ECAT clock.\n
2235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 1 to 4.
2236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the ECAT clock by setting the clock divider for the ECAT clock source.\n\n
2241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is configured to \a ECADIV bits of \a ECATCLKCR register. The value of divider
2242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * is decremented by 1 before configuring.
2243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetECATClockSource(), XMC_SCU_CLOCK_GetECATClockDivider() \n\n\n
2245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetECATClockDivider(const uint32_t divider);
2247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Ratio between the source of ECAT clock and the ECAT clock.\n
2251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 0 to 3.
2252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the ratio between the ECAT parent clock and the ECAT clock. \n\n
2255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a ECADIV bits of \a ECATCLKCR register.
2256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetECATClockSource(), XMC_SCU_CLOCK_SetECATClockDivider() \n\n\n
2258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetECATClockDivider(void)
2260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
2261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (uint32_t)((SCU_CLK->ECATCLKCR & SCU_CLK_ECATCLKCR_ECADIV_Msk) >> SCU_CLK_ECATCLKCR_ECADIV
2262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
2263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
2264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables the high precision oscillator by configuring external crystal mode.\n\n
2271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API configures \a MODE bits of \a OSCHPCTRL register to 0, there by configuring the 
2272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * external clock input.
2273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The System Oscillator Watchdog is enabled. The user should check the status 
2274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * of the oscillator using XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable()
2275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_DisableHighPerformanceOscillator() \n\n\n
2277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void);
2279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables the high precision oscillator by disabling the external oscillator.\n\n
2285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API configures \a MODE bits of \a OSCHPCTRL register to 1, there by disabling the 
2286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * external oscillator. 
2287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillator() \n\n\n
2289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_DisableHighPerformanceOscillator(void);
2291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return Status of high performance oscillator
2295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Checks if the OSC_HP oscillator is stable and usable
2298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillator() \n\n\n
2300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** bool XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable(void);
2302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables XTAL1 input of OSC_ULP as general purpose input.
2309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Use XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus to monitor the status of
2310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @Note OSC_ULP should be disabled previously using XMC_SCU_CLOCK_DisableHighPerformanceOscillator
2311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_DisableHighPerformanceOscillator() \n\n\n
2313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput(void);
2315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables XTAL1 input of OSC_ULP as general purpose input.
2322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput() \n\n\n
2324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput(void);
2326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return Status OSC_HP XTAL1 pin
2330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Monitor the status of OSC_HP XTAL1 pin.
2333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput() \n\n\n
2335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus(void);
2337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2339:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2340:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2342:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables ultra low power oscillator(ULP). \n\n
2344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It enables the hibernate domain, configures the ultra low power oscillator
2345:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * uisng the \a MODE bits of the \a OSCULCTRL register. The \a Mode bits will be
2346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * reset to 0 to enable the low power oscillator. Mirror register update delays 
2347:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * are handled internally.
2348:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The OSC_ULP Oscillator Watchdog is enabled. The user should check the status 
2349:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * of the oscillator using XMC_SCU_CLOCK_IsLowPowerOscillatorStable()
2350:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_DisableLowPowerOscillator() 
2352:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_IsLowPowerOscillatorStable() \n\n\n
2353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2354:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_EnableLowPowerOscillator(void);
2355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2356:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2358:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2359:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2361:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables ultra low power oscillator.\n\n
2362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is disabled by setting the \a MODE bits of \a OSCULCTRL register to value 2.
2363:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * By default on power up, the ultra low power osciallator is disabled.
2364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2365:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableLowPowerOscillator() \n\n\n
2366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2367:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_DisableLowPowerOscillator(void);
2368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2369:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2370:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2371:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return Status of low power oscillator
2372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2373:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2374:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Checks if the OSC_ULP oscillator is stable and usable
2375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2376:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableLowPowerOscillator() \n\n\n
2377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** bool XMC_SCU_CLOCK_IsLowPowerOscillatorStable(void);
2379:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2380:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2381:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2383:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2384:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2385:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables XTAL1 input of OSC_ULP as general purpose input.
2386:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Use XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus to monitor the status of OSC_UL
2387:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @Note OSC_ULP should be disabled previously using XMC_SCU_CLOCK_DisableLowPowerOscillator().
2388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2389:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \note
2390:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The register update in HIB domain is indicated by the MIRRST register which can be polled using 
2391:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2392:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2393:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_DisableLowPowerOscillator() \n\n\n
2394:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2395:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput(void);
2396:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2397:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2398:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2400:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2401:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2402:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables XTAL1 input of OSC_ULP as general purpose input.
2403:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2404:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \note
2406:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The register update in HIB domain is indicated by the MIRRST register which can be polled using 
2407:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2408:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput() \n\n\n
2409:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2410:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput(void);
2411:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2412:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2413:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2414:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return Status OSC_ULP XTAL1 pin 
2415:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2416:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2417:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Monitor the status of OSC_ULP XTAL1 pin.
2418:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2419:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput() \n\n\n
2420:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2421:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus(void);
2422:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2423:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2424:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t   System frequency in Hertz.\n
2426:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            \b Range: clock frequency in Hertz. Range of the value depends on the source clock fr
2427:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            and the configured values of dividers.
2428:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2429:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2430:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the value of system PLL output clock frequency(fPLL).\n\n
2431:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API uses \a N-DIV,  \a P-DIV,  \a K1-DIV,  \a K2-DIV bits information from \a PLLCON1 regist
2432:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * VCOBYP bit information from \a PLLCON0 register. It calculates frequency of system pll clock usi
2433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * If normal Mode : fPLL = (fOSC * N)/(P * K2).
2434:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * If prescaler mode: fPLL = fOSC/ K1.
2435:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2436:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetSystemClockSource() \n\n\n
2437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2438:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_CLOCK_GetSystemPllClockFrequency(void);
2439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2441:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2442:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Source clock used for deriving system clock.\n
2443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: fOHP frequency if external high precision frequency is used. \n
2444:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    fOFI fast internal clock frequency.
2445:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2447:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the value of the input clock frequency for deriving the system clock.
2448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API retrieves frequency of system PLL input clock (fPLLin).
2449:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Based on \a PINSEL bits information from \a PLLCON2 register, the parent clock source is obtaine
2450:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * This bit field specifies if fOHP or fOFI is used for deriving system clock.
2451:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * System clock frequency is obtained by dividing the source clock frequency with different divider
2452:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2453:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetSystemPllClockFrequency() \n\n\n
2454:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2455:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency(void);
2456:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2457:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2458:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2459:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t   USB PLL output clock frequency.
2460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2461:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the frequency of USB PLL output clock (fUSBPLL).\n\n
2463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It obtains the \a VCOBYP bits information from \a USBPLLCON register and decides if USB PLL mode
2464:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * If USB PLL mode is used, the USB clock frequency is obtained by dividing the source clock by USB
2465:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The frequency is obtained using following formula:\n
2466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * If Normal Mode : fUSBPLL = (fOSC * N)/(P * 2).\n
2467:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * If Prescaler mode: fPLL = fOSC.
2468:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2469:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency() \n\n\n
2470:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_CLOCK_GetUsbPllClockFrequency(void);
2472:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2473:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2475:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t   System clock frequency in Hertz.
2476:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2478:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the frequency of system clock (fSYS).\n\n
2479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value obtained by dividing \a CPUDIV bits information of \a CPUCLKCR register with SystemCor
2480:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Based on these values, fSYS clock frequency is derived using the following formula:\n
2481:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * fSYS = fCPU << CPUDIV.
2482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2483:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetUsbPllClockFrequency() \n\n\n
2484:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetSystemClockFrequency(void)
 1591              		.loc 2 2485 26 view .LVU313
 1592              	.LBB19:
2486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
2487:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return SystemCoreClock << ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) >> SCU_CLK_CPUCLKCR_
 1593              		.loc 2 2487 3 view .LVU314
 1594              		.loc 2 2487 38 is_stmt 0 view .LVU315
 1595 0000 054B     		ldr	r3, .L144
 1596 0002 1A69     		ldr	r2, [r3, #16]
 1597              	.LVL81:
 1598              		.loc 2 2487 38 view .LVU316
 1599              	.LBE19:
 1600              	.LBE18:
 756:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 757:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (uint32_t)(frequency >> ((uint32_t)((SCU_CLK->CCUCLKCR & SCU_CLK_CCUCLKCR_CCUDIV_Msk) >>
 1601              		.loc 1 757 3 is_stmt 1 view .LVU317
 1602              		.loc 1 757 54 is_stmt 0 view .LVU318
 1603 0004 1B6A     		ldr	r3, [r3, #32]
 1604              	.LBB21:
 1605              	.LBB20:
 1606              		.loc 2 2487 80 view .LVU319
 1607 0006 02F00102 		and	r2, r2, #1
 1608              	.LVL82:
 1609              		.loc 2 2487 26 view .LVU320
 1610 000a 0449     		ldr	r1, .L144+4
 1611              		.loc 2 2487 26 view .LVU321
 1612 000c 0868     		ldr	r0, [r1]
 1613 000e 9040     		lsls	r0, r0, r2
 1614              	.LVL83:
 1615              		.loc 2 2487 26 view .LVU322
 1616              	.LBE20:
 1617              	.LBE21:
 1618              		.loc 1 757 35 view .LVU323
 1619 0010 03F00103 		and	r3, r3, #1
 758:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                               SCU_CLK_CCUCLKCR_CCUDIV_Pos)));
 759:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1620              		.loc 1 759 1 view .LVU324
 1621 0014 D840     		lsrs	r0, r0, r3
 1622              	.LVL84:
 1623              		.loc 1 759 1 view .LVU325
 1624 0016 7047     		bx	lr
 1625              	.L145:
 1626              		.align	2
 1627              	.L144:
 1628 0018 00460050 		.word	1342195200
 1629 001c 00000000 		.word	SystemCoreClock
 1630              		.cfi_endproc
 1631              	.LFE204:
 1633              		.section	.text.XMC_SCU_CLOCK_GetUsbClockFrequency,"ax",%progbits
 1634              		.align	1
 1635              		.global	XMC_SCU_CLOCK_GetUsbClockFrequency
 1636              		.syntax unified
 1637              		.thumb
 1638              		.thumb_func
 1639              		.fpu fpv4-sp-d16
 1641              	XMC_SCU_CLOCK_GetUsbClockFrequency:
 1642              	.LFB205:
 760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 761:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
 762:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to retrieve USB and SDMMC clock frequency
 763:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 764:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetUsbClockFrequency(void)
 765:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1643              		.loc 1 765 1 is_stmt 1 view -0
 1644              		.cfi_startproc
 1645              		@ args = 0, pretend = 0, frame = 0
 1646              		@ frame_needed = 0, uses_anonymous_args = 0
 1647 0000 08B5     		push	{r3, lr}
 1648              	.LCFI6:
 1649              		.cfi_def_cfa_offset 8
 1650              		.cfi_offset 3, -8
 1651              		.cfi_offset 14, -4
 766:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t frequency = 0UL;
 1652              		.loc 1 766 3 view .LVU327
 1653              	.LVL85:
 767:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_USBCLKSRC_t clksrc;
 1654              		.loc 1 767 3 view .LVU328
 768:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 769:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   clksrc = XMC_SCU_CLOCK_GetUsbClockSource();
 1655              		.loc 1 769 3 view .LVU329
 1656              	.LBB22:
 1657              	.LBI22:
1707:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 1658              		.loc 2 1707 43 view .LVU330
 1659              	.LBB23:
1709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
 1660              		.loc 2 1709 3 view .LVU331
1709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
 1661              		.loc 2 1709 45 is_stmt 0 view .LVU332
 1662 0002 094B     		ldr	r3, .L150
 1663 0004 9B69     		ldr	r3, [r3, #24]
 1664              	.LVL86:
1709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
 1665              		.loc 2 1709 45 view .LVU333
 1666              	.LBE23:
 1667              	.LBE22:
 770:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 771:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (clksrc == XMC_SCU_CLOCK_USBCLKSRC_SYSPLL)
 1668              		.loc 1 771 3 is_stmt 1 view .LVU334
 1669              		.loc 1 771 6 is_stmt 0 view .LVU335
 1670 0006 13F4803F 		tst	r3, #65536
 1671 000a 09D0     		beq	.L147
 772:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 773:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 1672              		.loc 1 773 5 is_stmt 1 view .LVU336
 1673              		.loc 1 773 17 is_stmt 0 view .LVU337
 1674 000c FFF7FEFF 		bl	XMC_SCU_CLOCK_GetSystemPllClockFrequency
 1675              	.LVL87:
 1676              	.L148:
 774:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 775:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else if (clksrc == XMC_SCU_CLOCK_USBCLKSRC_USBPLL)
 776:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 777:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetUsbPllClockFrequency();
 778:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 779:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 780:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 781:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 1677              		.loc 1 781 3 is_stmt 1 view .LVU338
 782:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 783:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (uint32_t)(frequency / (((SCU_CLK->USBCLKCR & SCU_CLK_USBCLKCR_USBDIV_Msk) >>
 1678              		.loc 1 783 3 view .LVU339
 1679              		.loc 1 783 43 is_stmt 0 view .LVU340
 1680 0010 054B     		ldr	r3, .L150
 1681 0012 9B69     		ldr	r3, [r3, #24]
 1682              		.loc 1 783 85 view .LVU341
 1683 0014 03F00703 		and	r3, r3, #7
 784:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    SCU_CLK_USBCLKCR_USBDIV_Pos) + 1UL));
 1684              		.loc 1 784 65 view .LVU342
 1685 0018 0133     		adds	r3, r3, #1
 785:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1686              		.loc 1 785 1 view .LVU343
 1687 001a B0FBF3F0 		udiv	r0, r0, r3
 1688              	.LVL88:
 1689              		.loc 1 785 1 view .LVU344
 1690 001e 08BD     		pop	{r3, pc}
 1691              	.LVL89:
 1692              	.L147:
 775:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 1693              		.loc 1 775 8 is_stmt 1 view .LVU345
 777:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 1694              		.loc 1 777 5 view .LVU346
 777:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 1695              		.loc 1 777 17 is_stmt 0 view .LVU347
 1696 0020 FFF7FEFF 		bl	XMC_SCU_CLOCK_GetUsbPllClockFrequency
 1697              	.LVL90:
 777:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 1698              		.loc 1 777 17 view .LVU348
 1699 0024 F4E7     		b	.L148
 1700              	.L151:
 1701 0026 00BF     		.align	2
 1702              	.L150:
 1703 0028 00460050 		.word	1342195200
 1704              		.cfi_endproc
 1705              	.LFE205:
 1707              		.section	.text.XMC_SCU_CLOCK_GetEbuClockFrequency,"ax",%progbits
 1708              		.align	1
 1709              		.global	XMC_SCU_CLOCK_GetEbuClockFrequency
 1710              		.syntax unified
 1711              		.thumb
 1712              		.thumb_func
 1713              		.fpu fpv4-sp-d16
 1715              	XMC_SCU_CLOCK_GetEbuClockFrequency:
 1716              	.LFB206:
 786:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 787:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if defined(EBU)
 788:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
 789:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to retrieve EBU clock frequency
 790:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 791:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetEbuClockFrequency(void)
 792:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1717              		.loc 1 792 1 is_stmt 1 view -0
 1718              		.cfi_startproc
 1719              		@ args = 0, pretend = 0, frame = 0
 1720              		@ frame_needed = 0, uses_anonymous_args = 0
 1721 0000 08B5     		push	{r3, lr}
 1722              	.LCFI7:
 1723              		.cfi_def_cfa_offset 8
 1724              		.cfi_offset 3, -8
 1725              		.cfi_offset 14, -4
 793:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 1726              		.loc 1 793 3 view .LVU350
 1727              		.loc 1 793 24 is_stmt 0 view .LVU351
 1728 0002 FFF7FEFF 		bl	XMC_SCU_CLOCK_GetSystemPllClockFrequency
 1729              	.LVL91:
 794:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 795:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (uint32_t)((frequency /(((SCU_CLK->EBUCLKCR & SCU_CLK_EBUCLKCR_EBUDIV_Msk) >>
 1730              		.loc 1 795 3 is_stmt 1 view .LVU352
 1731              		.loc 1 795 43 is_stmt 0 view .LVU353
 1732 0006 044B     		ldr	r3, .L154
 1733 0008 DB69     		ldr	r3, [r3, #28]
 1734              		.loc 1 795 85 view .LVU354
 1735 000a 03F03F03 		and	r3, r3, #63
 796:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    SCU_CLK_EBUCLKCR_EBUDIV_Pos) + 1UL)));
 1736              		.loc 1 796 65 view .LVU355
 1737 000e 0133     		adds	r3, r3, #1
 797:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1738              		.loc 1 797 1 view .LVU356
 1739 0010 B0FBF3F0 		udiv	r0, r0, r3
 1740              	.LVL92:
 1741              		.loc 1 797 1 view .LVU357
 1742 0014 08BD     		pop	{r3, pc}
 1743              	.L155:
 1744 0016 00BF     		.align	2
 1745              	.L154:
 1746 0018 00460050 		.word	1342195200
 1747              		.cfi_endproc
 1748              	.LFE206:
 1750              		.section	.text.XMC_SCU_CLOCK_GetWdtClockFrequency,"ax",%progbits
 1751              		.align	1
 1752              		.global	XMC_SCU_CLOCK_GetWdtClockFrequency
 1753              		.syntax unified
 1754              		.thumb
 1755              		.thumb_func
 1756              		.fpu fpv4-sp-d16
 1758              	XMC_SCU_CLOCK_GetWdtClockFrequency:
 1759              	.LFB207:
 798:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
 799:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 800:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if defined(ECAT0)
 801:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
 802:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to retrieve ECAT clock frequency
 803:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 804:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetECATClockFrequency(void)
 805:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 806:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t frequency;
 807:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 808:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if ((SCU_CLK->ECATCLKCR & SCU_CLK_ECATCLKCR_ECATSEL_Msk) != 0U)
 809:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 810:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency =  XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 811:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 812:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 813:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 814:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency =  XMC_SCU_CLOCK_GetUsbPllClockFrequency();
 815:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 816:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 817:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (uint32_t)((frequency / (XMC_SCU_CLOCK_GetECATClockDivider() + 1UL)));
 818:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 819:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
 820:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 821:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
 822:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to retrieve WDT clock frequency
 823:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 824:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetWdtClockFrequency(void)
 825:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1760              		.loc 1 825 1 is_stmt 1 view -0
 1761              		.cfi_startproc
 1762              		@ args = 0, pretend = 0, frame = 0
 1763              		@ frame_needed = 0, uses_anonymous_args = 0
 1764 0000 08B5     		push	{r3, lr}
 1765              	.LCFI8:
 1766              		.cfi_def_cfa_offset 8
 1767              		.cfi_offset 3, -8
 1768              		.cfi_offset 14, -4
 826:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t frequency = 0UL;
 1769              		.loc 1 826 3 view .LVU359
 1770              	.LVL93:
 827:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_WDTCLKSRC_t clksrc;
 1771              		.loc 1 827 3 view .LVU360
 828:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 829:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   clksrc = XMC_SCU_CLOCK_GetWdtClockSource();
 1772              		.loc 1 829 3 view .LVU361
 1773              	.LBB24:
 1774              	.LBI24:
1748:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 1775              		.loc 2 1748 43 view .LVU362
 1776              	.LBB25:
1750:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
 1777              		.loc 2 1750 3 view .LVU363
1750:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
 1778              		.loc 2 1750 45 is_stmt 0 view .LVU364
 1779 0002 0D4B     		ldr	r3, .L163
 1780 0004 5B6A     		ldr	r3, [r3, #36]
1750:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
 1781              		.loc 2 1750 10 view .LVU365
 1782 0006 03F44033 		and	r3, r3, #196608
 1783              	.LVL94:
1750:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
 1784              		.loc 2 1750 10 view .LVU366
 1785              	.LBE25:
 1786              	.LBE24:
 830:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 831:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (clksrc == XMC_SCU_CLOCK_WDTCLKSRC_PLL)
 1787              		.loc 1 831 3 is_stmt 1 view .LVU367
 1788              		.loc 1 831 6 is_stmt 0 view .LVU368
 1789 000a B3F5003F 		cmp	r3, #131072
 1790 000e 0DD0     		beq	.L162
 832:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 833:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 834:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 835:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else if (clksrc == XMC_SCU_CLOCK_WDTCLKSRC_OFI)
 1791              		.loc 1 835 8 is_stmt 1 view .LVU369
 1792              		.loc 1 835 11 is_stmt 0 view .LVU370
 1793 0010 7BB1     		cbz	r3, .L159
 836:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 837:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = OFI_FREQUENCY;
 838:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 839:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else if (clksrc == XMC_SCU_CLOCK_WDTCLKSRC_STDBY)
 1794              		.loc 1 839 8 is_stmt 1 view .LVU371
 840:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 841:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = OSI_FREQUENCY;
 1795              		.loc 1 841 15 is_stmt 0 view .LVU372
 1796 0012 B3F5803F 		cmp	r3, #65536
 1797 0016 14BF     		ite	ne
 1798 0018 0020     		movne	r0, #0
 1799 001a 4FF40040 		moveq	r0, #32768
 1800              	.LVL95:
 1801              	.L158:
 842:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 843:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 844:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 845:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 846:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 1802              		.loc 1 846 3 is_stmt 1 view .LVU373
 847:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 848:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (uint32_t)((frequency / (((SCU_CLK->WDTCLKCR & SCU_CLK_WDTCLKCR_WDTDIV_Msk) >>
 1803              		.loc 1 848 3 view .LVU374
 1804              		.loc 1 848 44 is_stmt 0 view .LVU375
 1805 001e 064B     		ldr	r3, .L163
 1806 0020 5B6A     		ldr	r3, [r3, #36]
 1807              		.loc 1 848 86 view .LVU376
 1808 0022 DBB2     		uxtb	r3, r3
 849:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                     SCU_CLK_WDTCLKCR_WDTDIV_Pos) + 1UL)));
 1809              		.loc 1 849 66 view .LVU377
 1810 0024 0133     		adds	r3, r3, #1
 850:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1811              		.loc 1 850 1 view .LVU378
 1812 0026 B0FBF3F0 		udiv	r0, r0, r3
 1813              	.LVL96:
 1814              		.loc 1 850 1 view .LVU379
 1815 002a 08BD     		pop	{r3, pc}
 1816              	.LVL97:
 1817              	.L162:
 833:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 1818              		.loc 1 833 5 is_stmt 1 view .LVU380
 833:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 1819              		.loc 1 833 17 is_stmt 0 view .LVU381
 1820 002c FFF7FEFF 		bl	XMC_SCU_CLOCK_GetSystemPllClockFrequency
 1821              	.LVL98:
 833:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 1822              		.loc 1 833 17 view .LVU382
 1823 0030 F5E7     		b	.L158
 1824              	.LVL99:
 1825              	.L159:
 837:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 1826              		.loc 1 837 15 view .LVU383
 1827 0032 0248     		ldr	r0, .L163+4
 1828 0034 F3E7     		b	.L158
 1829              	.L164:
 1830 0036 00BF     		.align	2
 1831              	.L163:
 1832 0038 00460050 		.word	1342195200
 1833 003c 00366E01 		.word	24000000
 1834              		.cfi_endproc
 1835              	.LFE207:
 1837              		.section	.text.XMC_SCU_CLOCK_GetExternalOutputClockFrequency,"ax",%progbits
 1838              		.align	1
 1839              		.global	XMC_SCU_CLOCK_GetExternalOutputClockFrequency
 1840              		.syntax unified
 1841              		.thumb
 1842              		.thumb_func
 1843              		.fpu fpv4-sp-d16
 1845              	XMC_SCU_CLOCK_GetExternalOutputClockFrequency:
 1846              	.LFB208:
 851:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 852:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /**
 853:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * @brief API to retrieve EXTERNAL-OUT clock frequency
 854:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * @retval Clock frequency
 855:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 856:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetExternalOutputClockFrequency(void)
 857:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1847              		.loc 1 857 1 is_stmt 1 view -0
 1848              		.cfi_startproc
 1849              		@ args = 0, pretend = 0, frame = 0
 1850              		@ frame_needed = 0, uses_anonymous_args = 0
 1851 0000 08B5     		push	{r3, lr}
 1852              	.LCFI9:
 1853              		.cfi_def_cfa_offset 8
 1854              		.cfi_offset 3, -8
 1855              		.cfi_offset 14, -4
 858:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t frequency = 0UL;
 1856              		.loc 1 858 3 view .LVU385
 1857              	.LVL100:
 859:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_EXTOUTCLKSRC_t clksrc;
 1858              		.loc 1 859 3 view .LVU386
 860:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 861:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   clksrc = XMC_SCU_CLOCK_GetExternalOutputClockSource();
 1859              		.loc 1 861 3 view .LVU387
 1860              	.LBB26:
 1861              	.LBI26:
1877:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 1862              		.loc 2 1877 46 view .LVU388
 1863              	.LBB27:
1879:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
 1864              		.loc 2 1879 3 view .LVU389
1879:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
 1865              		.loc 2 1879 48 is_stmt 0 view .LVU390
 1866 0002 134B     		ldr	r3, .L173
 1867 0004 9B6A     		ldr	r3, [r3, #40]
1879:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
 1868              		.loc 2 1879 10 view .LVU391
 1869 0006 03F00303 		and	r3, r3, #3
 1870              	.LVL101:
1879:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
 1871              		.loc 2 1879 10 view .LVU392
 1872              	.LBE27:
 1873              	.LBE26:
 862:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 863:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (clksrc == XMC_SCU_CLOCK_EXTOUTCLKSRC_PLL)
 1874              		.loc 1 863 3 is_stmt 1 view .LVU393
 1875              		.loc 1 863 6 is_stmt 0 view .LVU394
 1876 000a 032B     		cmp	r3, #3
 1877 000c 08D0     		beq	.L171
 864:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 865:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 866:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     
 867:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = (uint32_t)((frequency / ((((SCU_CLK->EXTCLKCR) & SCU_CLK_EXTCLKCR_ECKDIV_Msk) >>
 868:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 869:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 870:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else if (clksrc == XMC_SCU_CLOCK_EXTOUTCLKSRC_SYS)
 1878              		.loc 1 870 8 is_stmt 1 view .LVU395
 1879              		.loc 1 870 11 is_stmt 0 view .LVU396
 1880 000e 8BB9     		cbnz	r3, .L168
 871:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 872:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetSystemClockFrequency();
 1881              		.loc 1 872 5 is_stmt 1 view .LVU397
 1882              	.LBB28:
 1883              	.LBI28:
2485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 1884              		.loc 2 2485 26 view .LVU398
 1885              	.LBB29:
 1886              		.loc 2 2487 3 view .LVU399
 1887              		.loc 2 2487 38 is_stmt 0 view .LVU400
 1888 0010 0F4B     		ldr	r3, .L173
 1889              	.LVL102:
 1890              		.loc 2 2487 38 view .LVU401
 1891 0012 1B69     		ldr	r3, [r3, #16]
 1892              		.loc 2 2487 80 view .LVU402
 1893 0014 03F00103 		and	r3, r3, #1
 1894              		.loc 2 2487 26 view .LVU403
 1895 0018 0E4A     		ldr	r2, .L173+4
 1896 001a 1068     		ldr	r0, [r2]
 1897 001c 9840     		lsls	r0, r0, r3
 1898              	.LVL103:
 1899              	.L165:
 1900              		.loc 2 2487 26 view .LVU404
 1901              	.LBE29:
 1902              	.LBE28:
 873:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 874:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else if (clksrc == XMC_SCU_CLOCK_EXTOUTCLKSRC_USB)
 875:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 876:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetUsbPllClockFrequency();
 877:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     
 878:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = (uint32_t)((frequency / ((((SCU_CLK->EXTCLKCR) & SCU_CLK_EXTCLKCR_ECKDIV_Msk) >>
 879:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 880:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 881:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 882:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 883:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 884:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 885:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 886:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (frequency);
 887:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1903              		.loc 1 887 1 view .LVU405
 1904 001e 08BD     		pop	{r3, pc}
 1905              	.LVL104:
 1906              	.L171:
 865:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     
 1907              		.loc 1 865 5 is_stmt 1 view .LVU406
 865:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     
 1908              		.loc 1 865 17 is_stmt 0 view .LVU407
 1909 0020 FFF7FEFF 		bl	XMC_SCU_CLOCK_GetSystemPllClockFrequency
 1910              	.LVL105:
 867:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 1911              		.loc 1 867 5 is_stmt 1 view .LVU408
 867:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 1912              		.loc 1 867 52 is_stmt 0 view .LVU409
 1913 0024 0A4B     		ldr	r3, .L173
 1914 0026 9B6A     		ldr	r3, [r3, #40]
 867:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 1915              		.loc 1 867 95 view .LVU410
 1916 0028 C3F30843 		ubfx	r3, r3, #16, #9
 868:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 1917              		.loc 1 868 46 view .LVU411
 1918 002c 0133     		adds	r3, r3, #1
 867:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 1919              		.loc 1 867 15 view .LVU412
 1920 002e B0FBF3F0 		udiv	r0, r0, r3
 1921              	.LVL106:
 867:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 1922              		.loc 1 867 15 view .LVU413
 1923 0032 F4E7     		b	.L165
 1924              	.LVL107:
 1925              	.L168:
 874:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 1926              		.loc 1 874 8 is_stmt 1 view .LVU414
 874:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 1927              		.loc 1 874 11 is_stmt 0 view .LVU415
 1928 0034 022B     		cmp	r3, #2
 1929 0036 01D0     		beq	.L172
 858:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_EXTOUTCLKSRC_t clksrc;
 1930              		.loc 1 858 12 view .LVU416
 1931 0038 0020     		movs	r0, #0
 884:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 1932              		.loc 1 884 3 is_stmt 1 view .LVU417
 886:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1933              		.loc 1 886 3 view .LVU418
 886:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1934              		.loc 1 886 10 is_stmt 0 view .LVU419
 1935 003a F0E7     		b	.L165
 1936              	.L172:
 876:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     
 1937              		.loc 1 876 5 is_stmt 1 view .LVU420
 876:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     
 1938              		.loc 1 876 17 is_stmt 0 view .LVU421
 1939 003c FFF7FEFF 		bl	XMC_SCU_CLOCK_GetUsbPllClockFrequency
 1940              	.LVL108:
 878:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 1941              		.loc 1 878 5 is_stmt 1 view .LVU422
 878:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 1942              		.loc 1 878 52 is_stmt 0 view .LVU423
 1943 0040 034B     		ldr	r3, .L173
 1944 0042 9B6A     		ldr	r3, [r3, #40]
 878:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 1945              		.loc 1 878 95 view .LVU424
 1946 0044 C3F30843 		ubfx	r3, r3, #16, #9
 879:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 1947              		.loc 1 879 46 view .LVU425
 1948 0048 0133     		adds	r3, r3, #1
 878:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 1949              		.loc 1 878 15 view .LVU426
 1950 004a B0FBF3F0 		udiv	r0, r0, r3
 1951              	.LVL109:
 878:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 1952              		.loc 1 878 15 view .LVU427
 1953 004e E6E7     		b	.L165
 1954              	.L174:
 1955              		.align	2
 1956              	.L173:
 1957 0050 00460050 		.word	1342195200
 1958 0054 00000000 		.word	SystemCoreClock
 1959              		.cfi_endproc
 1960              	.LFE208:
 1962              		.section	.text.XMC_SCU_CLOCK_GetPeripheralClockFrequency,"ax",%progbits
 1963              		.align	1
 1964              		.global	XMC_SCU_CLOCK_GetPeripheralClockFrequency
 1965              		.syntax unified
 1966              		.thumb
 1967              		.thumb_func
 1968              		.fpu fpv4-sp-d16
 1970              	XMC_SCU_CLOCK_GetPeripheralClockFrequency:
 1971              	.LFB209:
 888:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 889:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
 890:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to retrieve clock frequency of peripherals on the peripheral bus using a shared functional c
 891:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 892:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void)
 893:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1972              		.loc 1 893 1 is_stmt 1 view -0
 1973              		.cfi_startproc
 1974              		@ args = 0, pretend = 0, frame = 0
 1975              		@ frame_needed = 0, uses_anonymous_args = 0
 1976              		@ link register save eliminated.
 894:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
 1977              		.loc 1 894 3 view .LVU429
 1978              	.LBB30:
 1979              	.LBI30:
 1980              		.file 3 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h"
   1:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
   2:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @file xmc_scu.h
   3:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @date 2016-03-09
   4:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
   5:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @cond
   6:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  **************************************************************************************************
   7:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMClib v2.1.16 - XMC Peripheral Driver Library 
   8:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
   9:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Copyright (c) 2015-2017, Infineon Technologies AG
  10:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * All rights reserved.                        
  11:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                                             
  12:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * following conditions are met:   
  14:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                                                                              
  15:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * disclaimer.                        
  17:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * 
  18:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * 
  21:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * products derived from this software without specific prior written permission.                  
  23:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                                                                              
  24:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                                                                              
  32:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  **************************************************************************************************
  35:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
  36:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Change History
  37:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * --------------
  38:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
  39:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * 2015-02-20:
  40:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *     - Initial <br>
  41:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
  42:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * 2015-05-20:
  43:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *     - Documentation improved <br>
  44:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *     - XMC_ASSERT() hanging issues have fixed for XMC4 devices. <br>
  45:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
  46:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * 2015-06-20:
  47:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *     - Removed version macros and declaration of GetDriverVersion API
  48:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *     - Removed STATIC_INLINE property for the below APIs and declared as void
  49:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *       XMC_SCU_INTERRUPT_EnableEvent, XMC_SCU_INTERRUPT_DisableEvent,
  50:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *       XMC_SCU_INTERRUPT_TriggerEvent, XMC_SCU_INTERUPT_GetEventStatus,
  51:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *       XMC_SCU_INTERUPT_ClearEventStatus
  52:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
  53:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * 2015-11-30:
  54:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *     - Documentation improved <br>
  55:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *      
  56:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * 2016-03-09:
  57:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *     - Optimization of write only registers
  58:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *      
  59:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @endcond 
  60:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
  61:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
  62:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #ifndef XMC_SCU_H
  63:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #define XMC_SCU_H
  64:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  
  65:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**************************************************************************************************
  66:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * HEADER FILES
  67:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  **************************************************************************************************
  68:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #include <xmc_common.h>
  69:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
  70:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
  71:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @addtogroup XMClib XMC Peripheral Library
  72:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @{
  73:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
  74:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  
  75:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
  76:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @addtogroup SCU
  77:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @brief System Control Unit(SCU) driver for XMC microcontroller family.
  78:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
  79:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * System control unit is the SoC power, reset and a clock manager with additional responsibility o
  80:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * providing system stability protection and other auxiliary functions.<br>
  81:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * SCU provides the following features,
  82:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Power control
  83:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \if XMC4 
  84:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Hibernate control 
  85:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \endif
  86:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Reset control
  87:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Clock control
  88:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Miscellaneous control(boot mode, system interrupts etc.)<br><br>
  89:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
  90:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The SCU driver is divided in to clock control logic, reset control logic, system interrupt contr
  91:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \if XMC4
  92:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * , hibernate control logic, trap control logic, parity control logic 
  93:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \endif
  94:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * and miscellaneous control logic.<br>
  95:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
  96:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Clock driver features:
  97:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows clock configuration using the structure XMC_SCU_CLOCK_CONFIG_t and API XMC_SCU_CLOCK_I
  98:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \if XMC4
  99:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Provides structure XMC_SCU_CLOCK_SYSPLL_CONFIG_t for configuring the system PLL
 100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows selection of clock source for system PLL, XMC_SCU_CLOCK_GetSystemPllClockSource()
 101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Provides APIs for configuring different module clock frequencies XMC_SCU_CLOCK_SetWdtClockDiv
 102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows selection of clock source for external output, XMC_SCU_CLOCK_SetExternalOutputClockSou
 103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Provides APIs for enabling external high power oscillator and ultra low power oscillator, XMC
 104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Provides APIs for getting various clock frequencies XMC_SCU_CLOCK_GetPeripheralClockFrequency
 105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  XMC_SCU_CLOCK_GetCpuClockFrequency(), XMC_SCU_CLOCK_GetSystemClockFrequency()<br>
 106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \endif
 107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \if XMC1
 108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows selection of peripheral clock frequency, XMC_SCU_CLOCK_SetFastPeripheralClockSource()
 109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Provides API to get the peripheral clock frequency, XMC_SCU_CLOCK_GetFastPeripheralClockFrequ
 110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \endif
 111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Reset driver features:
 113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \if XMC4
 114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows to handle peripheral reset XMC_SCU_RESET_AssertPeripheralReset(), XMC_SCU_RESET_Deasse
 115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows configuration of NMI generation for selected events, XMC_SCU_INTERRUPT_EnableNmiReques
 116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \endif
 117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \if XMC1
 118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows to trigger device reset XMC_SCU_RESET_AssertMasterReset()
 119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows to configure multiple sources for reset, XMC_SCU_RESET_EnableResetRequest()
 120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \endif <br>
 121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Interrupt driver features:
 123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Provides APIs for enabling/ disabling interrupt event generation XMC_SCU_INTERRUPT_EnableEven
 124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  XMC_SCU_INTERRUPT_DisableEvent()
 125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Provides API for registering callback function for events XMC_SCU_INTERRUPT_SetEventHandler()
 126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \if XMC4
 128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Hibernate driver features:
 129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows configuration of hibernate domain XMC_SCU_HIB_EnableHibernateDomain(), XMC_SCU_HIB_Dis
 130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows selection of standby clock source, XMC_SCU_HIB_SetStandbyClockSource()
 131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows selection of RTC clock source, XMC_SCU_HIB_SetRtcClockSource()
 132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Provides API for enabling slow internal clock used for backup clock, XMC_SCU_HIB_EnableIntern
 133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Trap driver features:
 135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows handling of trap XMC_SCU_TRAP_Enable(), XMC_SCU_TRAP_GetStatus(), XMC_SCU_TRAP_Trigger
 136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Parity driver features:
 138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Parity error generated by on-chip RAM can be monitored, XMC_SCU_PARITY_Enable(), XMC_SCU_PARI
 139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows configuration of trap generation on detection of parity error, XMC_SCU_PARITY_EnableTr
 140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Power driver features:
 142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows to power the USB module XMC_SCU_POWER_EnableUsb(), XMC_SCU_POWER_DisableUsb()
 143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \endif
 144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Miscellaneous features:
 146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows to trigger multiple capture compare unit(CCU) channels to be started together XMC_SCU_
 147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \if XMC4
 148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Enables configuration of out of range comparator (ORC) XMC_SCU_EnableOutOfRangeComparator()
 149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Enables configuration of die temperature sensor XMC_SCU_EnableTemperatureSensor(), XMC_SCU_Ca
 150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Enables configuration of device boot mode XMC_SCU_SetBootMode()<br>
 151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \endif
 152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \if XMC1
 153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Enables configuration of die temperature sensor XMC_SCU_StartTempMeasurement(), XMC_SCU_SetRa
 154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows configuring supply monitor unit using the structure XMC_SCU_SUPPLYMONITOR_t and API XM
 155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows handling of protected bits XMC_SCU_LockProtectedBits(), XMC_SCU_UnlockProtectedBits()<
 156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \endif
 157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @{
 158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  
 160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**************************************************************************************************
 161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * MACROS
 162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  **************************************************************************************************
 163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**************************************************************************************************
 165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * ENUMS
 166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  **************************************************************************************************
 167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *  Defines the status of SCU API execution, used to verify the SCU related API calls.
 169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** typedef enum XMC_SCU_STATUS 
 171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** {
 172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   XMC_SCU_STATUS_OK   = 0UL, /**< SCU related operation successfully completed.*/
 173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   XMC_SCU_STATUS_ERROR,      /**< SCU related operation failed. When API cannot fulfill request, th
 174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   XMC_SCU_STATUS_BUSY,       /**< Cannot execute the SCU related operation request because
 175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****                                   another operation is in progress. \a XMC_SCU_STATUS_BUSY is retur
 176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****                                   processing another request. */
 177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** } XMC_SCU_STATUS_t;
 178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**************************************************************************************************
 181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * DATA TYPES
 182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  **************************************************************************************************
 183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Function pointer type used for registering callback functions on SCU event occurrence.
 186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** typedef void (*XMC_SCU_INTERRUPT_EVENT_HANDLER_t)(void);
 188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**************************************************************************************************
 190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * DEVICE EXTENSIONS
 191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  **************************************************************************************************
 192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #if (UC_FAMILY == XMC1)
 194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #include <xmc1_scu.h>
 195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #elif (UC_FAMILY == XMC4)
 196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #include <xmc4_scu.h>
 197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #else
 198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #error "Unspecified chipset"
 199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #endif
 200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**************************************************************************************************
 202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * API Prototypes
 203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  **************************************************************************************************
 204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #ifdef __cplusplus
 206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** extern "C" {
 207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #endif
 208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param trigger    CCU slices to be triggered synchronously via software. The value is a bitmask 
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    in the register CCUCON. <br>
 214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    \b Range: Use type @ref XMC_SCU_CCU_TRIGGER_t for bitmask of individual CCU s
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    combined using \a OR operation.
 216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None
 218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Generates active edge(low to high) trigger for multiple CCU units at the same time.\n\n
 221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Before executing this API, all the required CCU timers should configure external start.
 222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The edge of the start signal should be selected as active edge.
 223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The input signal for the CCU slice should be selected as SCU input.
 224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The above mentioned configurations can be made using the CCU LLD API XMC_CCU4_SLICE_StartConfig(
 225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * CCU timer slice should be started using XMC_CCU4_SLICE_StartTimer() before triggering 
 226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * the timer using this API.<BR>
 227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_CCU4_SLICE_StartConfig(), XMC_CCU4_SLICE_SetInput(), XMC_SCU_SetCcuTriggerLow()\n\n\n
 229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** __STATIC_INLINE void XMC_SCU_SetCcuTriggerHigh(const uint32_t trigger)
 231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** {
 232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   SCU_GENERAL->CCUCON |= (uint32_t)trigger;
 233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** }
 234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param trigger  CCU slices to be triggered synchronously via software. The value is a bitmask of
 238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    in the register CCUCON. <br>
 239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    \b Range: Use type @ref XMC_SCU_CCU_TRIGGER_t for bitmask of individual CCU s
 240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    combined using \a OR operation.
 241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None
 243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Generates passive edge(high to low) trigger for multiple CCU units at the same time.\n\n
 246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Before executing this API, all the required CCU timers should configure external start.
 247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The edge of the start signal should be selected as passive edge.
 248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The input signal for the CCU slice should be selected as SCU input.
 249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The above mentioned configurations can be made using the CCU LLD API XMC_CCU4_SLICE_StartConfig(
 250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * CCU timer slice should be started using XMC_CCU4_SLICE_StartTimer() before triggering 
 251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * the timer using this API.<BR>
 252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_CCU4_SLICE_StartConfig(), XMC_CCU4_SLICE_SetInput(), XMC_SCU_SetCcuTriggerHigh()\n\n\n
 254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** __STATIC_INLINE void XMC_SCU_SetCcuTriggerLow(const uint32_t trigger)
 256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** {
 257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   SCU_GENERAL->CCUCON &= (uint32_t)~trigger;
 258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** }
 259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param config Pointer to structure holding the clock prescaler values and divider values for 
 263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                configuring clock generators and clock tree.\n
 264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                \b Range: Configure the members of structure @ref XMC_SCU_CLOCK_CONFIG_t for vari
 265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                parameters of clock setup.
 266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None
 268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Initializes clock generators and clock tree.\n\n
 271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \if XMC1
 272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Peripheral clock and system clock are configured based on the input configuration \a config.
 273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The system clock frequency is tuned by configuring the FDIV and IDIV values of CLKCR register.
 274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The values of FDIV and IDIV can be provided as part of input configuration.
 275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The PCLK divider determines the ratio of peripheral clock to the system clock. 
 276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The source of RTC clock is set based on the input configuration. 
 277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \a SystemCoreClock variable will be updated with the value of
 278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * system clock frequency. Access to protected bit fields are handled internally.
 279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \endif
 280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \if XMC4
 281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Enables the high precision oscillator(fOHP) input and configures the system and peripheral clock
 282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Based on the system clock source selected in \a config, either fPLL or fOFI will be chosen as sy
 283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Based on PLL mode(normal or prescaler mode) used, PLL ramps up in steps to achieve target freque
 284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The clock dividers for CPU, CCU and peripheral clocks will be set based on the input configurati
 285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The \a SystemCoreClock variable is set with the value of system clock frequency.
 286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \endif
 287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_CLOCK_GetPeripheralClockFrequency(), XMC_SCU_CLOCK_GetCpuClockFrequency() \n\n\n
 289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** void XMC_SCU_CLOCK_Init(const XMC_SCU_CLOCK_CONFIG_t *const config);
 291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param event  Bit mask of the event to enable. \b Range: Use type @ref XMC_SCU_INTERRUPT_EVENT_t
 295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                for providing the input value. Multiple events can be combined using the \a OR op
 296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None
 298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Enables the generation of interrupt for the input events.\n\n
 301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The events are enabled by setting the respective bit fields in the SRMSK register. \n
 302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Note: User should separately enable the NVIC node responsible for handling the SCU interrupt.
 303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The interrupt will be generated when the respective event occurs.
 304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * NVIC_EnableIRQ(), XMC_SCU_INTERRUPT_DisableEvent()\n\n\n
 306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** void XMC_SCU_INTERRUPT_EnableEvent(const XMC_SCU_INTERRUPT_EVENT_t event);
 308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param event  Bit mask of the event to disable. \b Range: Use type @ref XMC_SCU_INTERRUPT_EVENT_
 313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                for providing the input value. Multiple events can be combined using the \a OR op
 314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None
 316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Disables generation of interrupt on occurrence of the input event.\n\n
 319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The events are disabled by resetting the respective bit fields in the SRMSK register. \n
 320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * NVIC_DisableIRQ(), XMC_SCU_INTERRUPT_EnableEvent()\n\n\n
 322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** void XMC_SCU_INTERRUPT_DisableEvent(const XMC_SCU_INTERRUPT_EVENT_t event);
 324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param event Bit mask of the event to be triggered. \b Range: Use type @ref XMC_SCU_INTERRUPT_EV
 328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                for providing the input value. Multiple events can be combined using the \a OR op
 329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None
 331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Triggers the event as if the hardware raised it.\n\n
 334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Event will be triggered by setting the respective bitfield in the SRSET register.\n
 335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Note: User should enable the NVIC node that handles the respective event for interrupt generatio
 336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * NVIC_EnableIRQ(), XMC_SCU_INTERUPT_GetEventStatus(), XMC_SCU_INTERRUPT_ClearEventStatus() \n\n\n
 338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 339:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** void XMC_SCU_INTERRUPT_TriggerEvent(const XMC_SCU_INTERRUPT_EVENT_t  event);
 340:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 342:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return uint32_t  Status of the SCU events.
 343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 345:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Provides the status of all SCU events.\n\n
 346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The status is read from the SRRAW register. To check the status of a particular 
 347:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * event, the returned value should be masked with the bit mask of the event. The bitmask
 348:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * of events can be obtained using the type @ref XMC_SCU_INTERRUPT_EVENT_t. Multiple events'
 349:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * status can be checked by combining the bit masks using \a OR operation. 
 350:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * After detecting the event, the event status should be cleared using software to detect the event
 351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 352:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_INTERRUPT_ClearEventStatus(), XMC_SCU_INTERRUPT_TriggerEvent(), XMC_SCU_INTERRUPT_SetEve
 353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 354:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** XMC_SCU_INTERRUPT_EVENT_t XMC_SCU_INTERUPT_GetEventStatus(void);
 355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 356:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 358:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param event  Bit mask of the events to clear. \b Range: Use type @ref XMC_SCU_INTERRUPT_EVENT_t
 359:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                for providing the input value. Multiple events can be combined using the \a OR op
 360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 361:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None
 362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 363:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Clears the event status bit in SRRAW register.\n\n
 365:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The events are cleared by writing value 1 to their bit positions in the SRCLR register.
 366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The API can be used when polling method is used. After detecting the event, the event status
 367:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * should be cleared using software to detect the event again.
 368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 369:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 370:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_INTERUPT_GetEventStatus(), XMC_SCU_INTERRUPT_TriggerEvent() \n\n\n
 371:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** void XMC_SCU_INTERRUPT_ClearEventStatus(const XMC_SCU_INTERRUPT_EVENT_t event);
 373:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 374:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 376:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return uint32_t  Status representing the reason for device reset.
 377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 379:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Provides the value representing the reason for device reset.\n\n
 380:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The return value is an encoded word, which can indicate multiple reasons for the last reset. Eac
 381:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * returned word is representative of a last reset cause. The returned value should be appropriatel
 382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * the cause of reset. 
 383:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The cause of the last reset gets automatically stored in 
 384:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * the \a SCU_RSTSTAT register. The reset status shall be reset after each
 385:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * startup in order to ensure consistent source indication after the next reset.
 386:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \b Range: The type @ref XMC_SCU_RESET_REASON_t can be used to get the bit masks of the reset cau
 387:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 389:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_RESET_ClearDeviceResetReason() \n\n\n
 390:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 391:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_RESET_GetDeviceResetReason(void)
 392:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** {
 393:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   return ((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_RSTSTAT_Msk);
 394:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** }
 395:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 396:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None 
 397:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 398:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Clears the reset reason bits in the reset status register. \n\n
 400:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Clearing of the reset status information in the \a SCU_RSTSTAT register via register bit \a RSTC
 401:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * recommended to ensure a clear indication of the cause of next reset.
 402:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 403:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 404:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_RESET_GetDeviceResetReason() \n\n\n
 405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 406:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** __STATIC_INLINE void XMC_SCU_RESET_ClearDeviceResetReason(void)
 407:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** {
 408:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   /* Clear RSTSTAT.RSTSTAT bitfield */
 409:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   SCU_RESET->RSTCLR = (uint32_t)SCU_RESET_RSTCLR_RSCLR_Msk;
 410:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** }
 411:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  
 412:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 413:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return uint32_t  Value of CPU clock frequency.
 414:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 415:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 416:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Provides the vlaue of CPU clock frequency.\n\n
 417:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The value is stored in a global variable \a \b SystemCoreClock.
 418:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * It is updated when the clock configuration is done using the SCU LLD APIs.
 419:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The value represents the frequency of clock used for CPU operation.
 420:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \b Range: Value is of type uint32_t, and gives the value of frequency in Hertz.
 421:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 422:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 423:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_CLOCK_GetPeripheralClockFrequency(), XMC_SCU_CLOCK_GatePeripheralClock() \n\n\n
 424:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetCpuClockFrequency(void)
 1981              		.loc 3 425 26 view .LVU430
 1982              	.LBB31:
 426:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** {
 427:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   return SystemCoreClock;
 1983              		.loc 3 427 3 view .LVU431
 1984              	.LBE31:
 1985              	.LBE30:
 895:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****          ((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos));  
 1986              		.loc 1 895 19 is_stmt 0 view .LVU432
 1987 0000 034B     		ldr	r3, .L176
 1988 0002 5B69     		ldr	r3, [r3, #20]
 1989              		.loc 1 895 58 view .LVU433
 1990 0004 03F00103 		and	r3, r3, #1
 894:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****          ((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos));  
 1991              		.loc 1 894 10 view .LVU434
 1992 0008 024A     		ldr	r2, .L176+4
 1993 000a 1068     		ldr	r0, [r2]
 896:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1994              		.loc 1 896 1 view .LVU435
 1995 000c D840     		lsrs	r0, r0, r3
 1996 000e 7047     		bx	lr
 1997              	.L177:
 1998              		.align	2
 1999              	.L176:
 2000 0010 00460050 		.word	1342195200
 2001 0014 00000000 		.word	SystemCoreClock
 2002              		.cfi_endproc
 2003              	.LFE209:
 2005              		.section	.text.XMC_SCU_CLOCK_SetSystemClockSource,"ax",%progbits
 2006              		.align	1
 2007              		.global	XMC_SCU_CLOCK_SetSystemClockSource
 2008              		.syntax unified
 2009              		.thumb
 2010              		.thumb_func
 2011              		.fpu fpv4-sp-d16
 2013              	XMC_SCU_CLOCK_SetSystemClockSource:
 2014              	.LVL110:
 2015              	.LFB210:
 897:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 898:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to select fSYS */
 899:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetSystemClockSource(const XMC_SCU_CLOCK_SYSCLKSRC_t source)
 900:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2016              		.loc 1 900 1 is_stmt 1 view -0
 2017              		.cfi_startproc
 2018              		@ args = 0, pretend = 0, frame = 0
 2019              		@ frame_needed = 0, uses_anonymous_args = 0
 2020              		@ link register save eliminated.
 901:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSSEL_Msk)) |
 2021              		.loc 1 901 3 view .LVU437
 2022              		.loc 1 901 31 is_stmt 0 view .LVU438
 2023 0000 034A     		ldr	r2, .L179
 2024 0002 D368     		ldr	r3, [r2, #12]
 2025              		.loc 1 901 42 view .LVU439
 2026 0004 23F48033 		bic	r3, r3, #65536
 2027              		.loc 1 901 86 view .LVU440
 2028 0008 0343     		orrs	r3, r3, r0
 2029              		.loc 1 901 21 view .LVU441
 2030 000a D360     		str	r3, [r2, #12]
 902:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)source);
 903:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2031              		.loc 1 903 1 view .LVU442
 2032 000c 7047     		bx	lr
 2033              	.L180:
 2034 000e 00BF     		.align	2
 2035              	.L179:
 2036 0010 00460050 		.word	1342195200
 2037              		.cfi_endproc
 2038              	.LFE210:
 2040              		.section	.text.XMC_SCU_CLOCK_SetUsbClockSource,"ax",%progbits
 2041              		.align	1
 2042              		.global	XMC_SCU_CLOCK_SetUsbClockSource
 2043              		.syntax unified
 2044              		.thumb
 2045              		.thumb_func
 2046              		.fpu fpv4-sp-d16
 2048              	XMC_SCU_CLOCK_SetUsbClockSource:
 2049              	.LVL111:
 2050              	.LFB211:
 904:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 905:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to select fUSB */
 906:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetUsbClockSource(const XMC_SCU_CLOCK_USBCLKSRC_t source)
 907:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2051              		.loc 1 907 1 is_stmt 1 view -0
 2052              		.cfi_startproc
 2053              		@ args = 0, pretend = 0, frame = 0
 2054              		@ frame_needed = 0, uses_anonymous_args = 0
 2055              		@ link register save eliminated.
 908:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBSEL_Msk)) |
 2056              		.loc 1 908 3 view .LVU444
 2057              		.loc 1 908 31 is_stmt 0 view .LVU445
 2058 0000 034A     		ldr	r2, .L182
 2059 0002 9369     		ldr	r3, [r2, #24]
 2060              		.loc 1 908 42 view .LVU446
 2061 0004 23F48033 		bic	r3, r3, #65536
 2062              		.loc 1 908 86 view .LVU447
 2063 0008 0343     		orrs	r3, r3, r0
 2064              		.loc 1 908 21 view .LVU448
 2065 000a 9361     		str	r3, [r2, #24]
 909:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)source);
 910:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2066              		.loc 1 910 1 view .LVU449
 2067 000c 7047     		bx	lr
 2068              	.L183:
 2069 000e 00BF     		.align	2
 2070              	.L182:
 2071 0010 00460050 		.word	1342195200
 2072              		.cfi_endproc
 2073              	.LFE211:
 2075              		.section	.text.XMC_SCU_CLOCK_SetWdtClockSource,"ax",%progbits
 2076              		.align	1
 2077              		.global	XMC_SCU_CLOCK_SetWdtClockSource
 2078              		.syntax unified
 2079              		.thumb
 2080              		.thumb_func
 2081              		.fpu fpv4-sp-d16
 2083              	XMC_SCU_CLOCK_SetWdtClockSource:
 2084              	.LVL112:
 2085              	.LFB212:
 911:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 912:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to select fWDT */
 913:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetWdtClockSource(const XMC_SCU_CLOCK_WDTCLKSRC_t source)
 914:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2086              		.loc 1 914 1 is_stmt 1 view -0
 2087              		.cfi_startproc
 2088              		@ args = 0, pretend = 0, frame = 0
 2089              		@ frame_needed = 0, uses_anonymous_args = 0
 2090              		@ link register save eliminated.
 915:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTSEL_Msk)) |
 2091              		.loc 1 915 3 view .LVU451
 2092              		.loc 1 915 31 is_stmt 0 view .LVU452
 2093 0000 034A     		ldr	r2, .L185
 2094 0002 536A     		ldr	r3, [r2, #36]
 2095              		.loc 1 915 42 view .LVU453
 2096 0004 23F44033 		bic	r3, r3, #196608
 2097              		.loc 1 915 86 view .LVU454
 2098 0008 0343     		orrs	r3, r3, r0
 2099              		.loc 1 915 21 view .LVU455
 2100 000a 5362     		str	r3, [r2, #36]
 916:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)source);
 917:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2101              		.loc 1 917 1 view .LVU456
 2102 000c 7047     		bx	lr
 2103              	.L186:
 2104 000e 00BF     		.align	2
 2105              	.L185:
 2106 0010 00460050 		.word	1342195200
 2107              		.cfi_endproc
 2108              	.LFE212:
 2110              		.section	.text.XMC_SCU_CLOCK_SetExternalOutputClockSource,"ax",%progbits
 2111              		.align	1
 2112              		.global	XMC_SCU_CLOCK_SetExternalOutputClockSource
 2113              		.syntax unified
 2114              		.thumb
 2115              		.thumb_func
 2116              		.fpu fpv4-sp-d16
 2118              	XMC_SCU_CLOCK_SetExternalOutputClockSource:
 2119              	.LVL113:
 2120              	.LFB213:
 918:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 919:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to select fEXT */
 920:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetExternalOutputClockSource(const XMC_SCU_CLOCK_EXTOUTCLKSRC_t source)
 921:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2121              		.loc 1 921 1 is_stmt 1 view -0
 2122              		.cfi_startproc
 2123              		@ args = 0, pretend = 0, frame = 0
 2124              		@ frame_needed = 0, uses_anonymous_args = 0
 2125              		@ link register save eliminated.
 922:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->EXTCLKCR = (SCU_CLK->EXTCLKCR & ((uint32_t)~SCU_CLK_EXTCLKCR_ECKSEL_Msk)) |
 2126              		.loc 1 922 3 view .LVU458
 2127              		.loc 1 922 31 is_stmt 0 view .LVU459
 2128 0000 034A     		ldr	r2, .L188
 2129 0002 936A     		ldr	r3, [r2, #40]
 2130              		.loc 1 922 42 view .LVU460
 2131 0004 23F00303 		bic	r3, r3, #3
 2132              		.loc 1 922 86 view .LVU461
 2133 0008 0343     		orrs	r3, r3, r0
 2134              		.loc 1 922 21 view .LVU462
 2135 000a 9362     		str	r3, [r2, #40]
 923:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)source);
 924:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2136              		.loc 1 924 1 view .LVU463
 2137 000c 7047     		bx	lr
 2138              	.L189:
 2139 000e 00BF     		.align	2
 2140              	.L188:
 2141 0010 00460050 		.word	1342195200
 2142              		.cfi_endproc
 2143              	.LFE213:
 2145              		.section	.text.XMC_SCU_CLOCK_SetSystemPllClockSource,"ax",%progbits
 2146              		.align	1
 2147              		.global	XMC_SCU_CLOCK_SetSystemPllClockSource
 2148              		.syntax unified
 2149              		.thumb
 2150              		.thumb_func
 2151              		.fpu fpv4-sp-d16
 2153              	XMC_SCU_CLOCK_SetSystemPllClockSource:
 2154              	.LVL114:
 2155              	.LFB214:
 925:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 926:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to select fPLL */
 927:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetSystemPllClockSource(const XMC_SCU_CLOCK_SYSPLLCLKSRC_t source)
 928:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2156              		.loc 1 928 1 is_stmt 1 view -0
 2157              		.cfi_startproc
 2158              		@ args = 0, pretend = 0, frame = 0
 2159              		@ frame_needed = 0, uses_anonymous_args = 0
 2160              		@ link register save eliminated.
 929:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Check input clock */
 930:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) /* Select PLLClockSource */
 2161              		.loc 1 930 3 view .LVU465
 2162              		.loc 1 930 6 is_stmt 0 view .LVU466
 2163 0000 38B9     		cbnz	r0, .L191
 931:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 932:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON2 &= (uint32_t)~(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 2164              		.loc 1 932 5 is_stmt 1 view .LVU467
 2165              		.loc 1 932 22 is_stmt 0 view .LVU468
 2166 0002 084A     		ldr	r2, .L193
 2167 0004 D368     		ldr	r3, [r2, #12]
 2168 0006 23F48073 		bic	r3, r3, #256
 2169 000a 23F00103 		bic	r3, r3, #1
 2170 000e D360     		str	r3, [r2, #12]
 2171 0010 7047     		bx	lr
 2172              	.L191:
 933:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 934:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 935:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 936:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON2 |= (uint32_t)(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 2173              		.loc 1 936 5 is_stmt 1 view .LVU469
 2174              		.loc 1 936 22 is_stmt 0 view .LVU470
 2175 0012 044A     		ldr	r2, .L193
 2176 0014 D368     		ldr	r3, [r2, #12]
 2177 0016 43F48073 		orr	r3, r3, #256
 2178 001a 43F00103 		orr	r3, r3, #1
 2179 001e D360     		str	r3, [r2, #12]
 937:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 938:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2180              		.loc 1 938 1 view .LVU471
 2181 0020 7047     		bx	lr
 2182              	.L194:
 2183 0022 00BF     		.align	2
 2184              	.L193:
 2185 0024 10470050 		.word	1342195472
 2186              		.cfi_endproc
 2187              	.LFE214:
 2189              		.section	.text.XMC_SCU_HIB_SetRtcClockSource,"ax",%progbits
 2190              		.align	1
 2191              		.global	XMC_SCU_HIB_SetRtcClockSource
 2192              		.syntax unified
 2193              		.thumb
 2194              		.thumb_func
 2195              		.fpu fpv4-sp-d16
 2197              	XMC_SCU_HIB_SetRtcClockSource:
 2198              	.LVL115:
 2199              	.LFB215:
 939:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 940:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to select fRTC */
 941:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetRtcClockSource(const XMC_SCU_HIB_RTCCLKSRC_t source)
 942:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** { 
 2200              		.loc 1 942 1 is_stmt 1 view -0
 2201              		.cfi_startproc
 2202              		@ args = 0, pretend = 0, frame = 0
 2203              		@ frame_needed = 0, uses_anonymous_args = 0
 2204              		@ link register save eliminated.
 943:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Wait until the update of HDCR register in hibernate domain is completed */
 944:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 2205              		.loc 1 944 3 view .LVU473
 2206              		.loc 1 944 21 is_stmt 0 view .LVU474
 2207 0000 064A     		ldr	r2, .L198
 2208              	.L196:
 945:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 946:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 2209              		.loc 1 946 3 is_stmt 1 discriminator 1 view .LVU475
 944:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 2210              		.loc 1 944 8 discriminator 1 view .LVU476
 944:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 2211              		.loc 1 944 21 is_stmt 0 discriminator 1 view .LVU477
 2212 0002 D2F8C430 		ldr	r3, [r2, #196]
 944:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 2213              		.loc 1 944 8 discriminator 1 view .LVU478
 2214 0006 13F0080F 		tst	r3, #8
 2215 000a FAD1     		bne	.L196
 947:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 948:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_RCS_Msk)) |
 2216              		.loc 1 948 3 is_stmt 1 view .LVU479
 2217              		.loc 1 948 39 is_stmt 0 view .LVU480
 2218 000c 044A     		ldr	r2, .L198+4
 2219 000e D368     		ldr	r3, [r2, #12]
 2220              		.loc 1 948 46 view .LVU481
 2221 0010 23F04003 		bic	r3, r3, #64
 2222              		.loc 1 948 89 view .LVU482
 2223 0014 1843     		orrs	r0, r0, r3
 2224              	.LVL116:
 2225              		.loc 1 948 23 view .LVU483
 2226 0016 D060     		str	r0, [r2, #12]
 949:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         ((uint32_t)source);
 950:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2227              		.loc 1 950 1 view .LVU484
 2228 0018 7047     		bx	lr
 2229              	.L199:
 2230 001a 00BF     		.align	2
 2231              	.L198:
 2232 001c 00400050 		.word	1342193664
 2233 0020 00430050 		.word	1342194432
 2234              		.cfi_endproc
 2235              	.LFE215:
 2237              		.section	.text.XMC_SCU_HIB_SetStandbyClockSource,"ax",%progbits
 2238              		.align	1
 2239              		.global	XMC_SCU_HIB_SetStandbyClockSource
 2240              		.syntax unified
 2241              		.thumb
 2242              		.thumb_func
 2243              		.fpu fpv4-sp-d16
 2245              	XMC_SCU_HIB_SetStandbyClockSource:
 2246              	.LVL117:
 2247              	.LFB216:
 951:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 952:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to select fSTDBY */
 953:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetStandbyClockSource(const XMC_SCU_HIB_STDBYCLKSRC_t source)
 954:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2248              		.loc 1 954 1 is_stmt 1 view -0
 2249              		.cfi_startproc
 2250              		@ args = 0, pretend = 0, frame = 0
 2251              		@ frame_needed = 0, uses_anonymous_args = 0
 2252              		@ link register save eliminated.
 955:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 2253              		.loc 1 955 3 view .LVU486
 2254              		.loc 1 955 21 is_stmt 0 view .LVU487
 2255 0000 064A     		ldr	r2, .L203
 2256              	.L201:
 956:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 957:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
 958:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 2257              		.loc 1 958 3 is_stmt 1 discriminator 1 view .LVU488
 955:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 2258              		.loc 1 955 8 discriminator 1 view .LVU489
 955:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 2259              		.loc 1 955 21 is_stmt 0 discriminator 1 view .LVU490
 2260 0002 D2F8C430 		ldr	r3, [r2, #196]
 955:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 2261              		.loc 1 955 8 discriminator 1 view .LVU491
 2262 0006 13F0080F 		tst	r3, #8
 2263 000a FAD1     		bne	.L201
 959:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_STDBYSEL_Msk)) |
 2264              		.loc 1 959 3 is_stmt 1 view .LVU492
 2265              		.loc 1 959 39 is_stmt 0 view .LVU493
 2266 000c 044A     		ldr	r2, .L203+4
 2267 000e D368     		ldr	r3, [r2, #12]
 2268              		.loc 1 959 46 view .LVU494
 2269 0010 23F08003 		bic	r3, r3, #128
 2270              		.loc 1 959 94 view .LVU495
 2271 0014 1843     		orrs	r0, r0, r3
 2272              	.LVL118:
 2273              		.loc 1 959 23 view .LVU496
 2274 0016 D060     		str	r0, [r2, #12]
 960:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         ((uint32_t)source);
 961:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2275              		.loc 1 961 1 view .LVU497
 2276 0018 7047     		bx	lr
 2277              	.L204:
 2278 001a 00BF     		.align	2
 2279              	.L203:
 2280 001c 00400050 		.word	1342193664
 2281 0020 00430050 		.word	1342194432
 2282              		.cfi_endproc
 2283              	.LFE216:
 2285              		.section	.text.XMC_SCU_CLOCK_SetSystemClockDivider,"ax",%progbits
 2286              		.align	1
 2287              		.global	XMC_SCU_CLOCK_SetSystemClockDivider
 2288              		.syntax unified
 2289              		.thumb
 2290              		.thumb_func
 2291              		.fpu fpv4-sp-d16
 2293              	XMC_SCU_CLOCK_SetSystemClockDivider:
 2294              	.LVL119:
 2295              	.LFB217:
 962:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 963:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fsys and its parent */
 964:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider)
 965:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2296              		.loc 1 965 1 is_stmt 1 view -0
 2297              		.cfi_startproc
 2298              		@ args = 0, pretend = 0, frame = 0
 2299              		@ frame_needed = 0, uses_anonymous_args = 0
 2300              		@ link register save eliminated.
 966:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetSystemClockDivider:Wrong clock divider value",
 2301              		.loc 1 966 3 view .LVU499
 967:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****               (divider <= (SCU_CLK_SYSCLKCR_SYSDIV_Msk + 1UL)) );
 2302              		.loc 1 967 65 view .LVU500
 968:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 969:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 2303              		.loc 1 969 3 view .LVU501
 2304              		.loc 1 969 31 is_stmt 0 view .LVU502
 2305 0000 034A     		ldr	r2, .L206
 2306 0002 D368     		ldr	r3, [r2, #12]
 2307              		.loc 1 969 42 view .LVU503
 2308 0004 23F0FF03 		bic	r3, r3, #255
 970:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 2309              		.loc 1 970 24 view .LVU504
 2310 0008 0138     		subs	r0, r0, #1
 2311              	.LVL120:
 969:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 2312              		.loc 1 969 86 view .LVU505
 2313 000a 0343     		orrs	r3, r3, r0
 969:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 2314              		.loc 1 969 21 view .LVU506
 2315 000c D360     		str	r3, [r2, #12]
 971:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2316              		.loc 1 971 1 view .LVU507
 2317 000e 7047     		bx	lr
 2318              	.L207:
 2319              		.align	2
 2320              	.L206:
 2321 0010 00460050 		.word	1342195200
 2322              		.cfi_endproc
 2323              	.LFE217:
 2325              		.section	.text.XMC_SCU_CLOCK_SetCcuClockDivider,"ax",%progbits
 2326              		.align	1
 2327              		.global	XMC_SCU_CLOCK_SetCcuClockDivider
 2328              		.syntax unified
 2329              		.thumb
 2330              		.thumb_func
 2331              		.fpu fpv4-sp-d16
 2333              	XMC_SCU_CLOCK_SetCcuClockDivider:
 2334              	.LVL121:
 2335              	.LFB218:
 972:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 973:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fccu and its parent */
 974:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t divider)
 975:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2336              		.loc 1 975 1 is_stmt 1 view -0
 2337              		.cfi_startproc
 2338              		@ args = 0, pretend = 0, frame = 0
 2339              		@ frame_needed = 0, uses_anonymous_args = 0
 2340              		@ link register save eliminated.
 976:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetCapcomClockDivider:Wrong clock divider value", (divider <= 2UL) );
 2341              		.loc 1 976 3 view .LVU509
 2342              		.loc 1 976 97 view .LVU510
 977:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 978:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 2343              		.loc 1 978 3 view .LVU511
 2344              		.loc 1 978 31 is_stmt 0 view .LVU512
 2345 0000 034A     		ldr	r2, .L209
 2346 0002 136A     		ldr	r3, [r2, #32]
 2347              		.loc 1 978 42 view .LVU513
 2348 0004 23F00103 		bic	r3, r3, #1
 979:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 2349              		.loc 1 979 23 view .LVU514
 2350 0008 0138     		subs	r0, r0, #1
 2351              	.LVL122:
 978:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 2352              		.loc 1 978 86 view .LVU515
 2353 000a 0343     		orrs	r3, r3, r0
 978:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 2354              		.loc 1 978 21 view .LVU516
 2355 000c 1362     		str	r3, [r2, #32]
 980:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2356              		.loc 1 980 1 view .LVU517
 2357 000e 7047     		bx	lr
 2358              	.L210:
 2359              		.align	2
 2360              	.L209:
 2361 0010 00460050 		.word	1342195200
 2362              		.cfi_endproc
 2363              	.LFE218:
 2365              		.section	.text.XMC_SCU_CLOCK_SetCpuClockDivider,"ax",%progbits
 2366              		.align	1
 2367              		.global	XMC_SCU_CLOCK_SetCpuClockDivider
 2368              		.syntax unified
 2369              		.thumb
 2370              		.thumb_func
 2371              		.fpu fpv4-sp-d16
 2373              	XMC_SCU_CLOCK_SetCpuClockDivider:
 2374              	.LVL123:
 2375              	.LFB219:
 981:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 982:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fcpu and its parent */
 983:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t divider)
 984:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2376              		.loc 1 984 1 is_stmt 1 view -0
 2377              		.cfi_startproc
 2378              		@ args = 0, pretend = 0, frame = 0
 2379              		@ frame_needed = 0, uses_anonymous_args = 0
 2380              		@ link register save eliminated.
 985:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetCpuClockDivider:Wrong clock divider value", (divider <= 2UL) );
 2381              		.loc 1 985 3 view .LVU519
 2382              		.loc 1 985 94 view .LVU520
 986:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 987:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 2383              		.loc 1 987 3 view .LVU521
 2384              		.loc 1 987 31 is_stmt 0 view .LVU522
 2385 0000 034A     		ldr	r2, .L212
 2386 0002 1369     		ldr	r3, [r2, #16]
 2387              		.loc 1 987 42 view .LVU523
 2388 0004 23F00103 		bic	r3, r3, #1
 988:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 2389              		.loc 1 988 23 view .LVU524
 2390 0008 0138     		subs	r0, r0, #1
 2391              	.LVL124:
 987:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 2392              		.loc 1 987 86 view .LVU525
 2393 000a 0343     		orrs	r3, r3, r0
 987:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 2394              		.loc 1 987 21 view .LVU526
 2395 000c 1361     		str	r3, [r2, #16]
 989:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2396              		.loc 1 989 1 view .LVU527
 2397 000e 7047     		bx	lr
 2398              	.L213:
 2399              		.align	2
 2400              	.L212:
 2401 0010 00460050 		.word	1342195200
 2402              		.cfi_endproc
 2403              	.LFE219:
 2405              		.section	.text.XMC_SCU_CLOCK_SetPeripheralClockDivider,"ax",%progbits
 2406              		.align	1
 2407              		.global	XMC_SCU_CLOCK_SetPeripheralClockDivider
 2408              		.syntax unified
 2409              		.thumb
 2410              		.thumb_func
 2411              		.fpu fpv4-sp-d16
 2413              	XMC_SCU_CLOCK_SetPeripheralClockDivider:
 2414              	.LVL125:
 2415              	.LFB220:
 990:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 991:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fperiph and its parent */
 992:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t divider)
 993:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2416              		.loc 1 993 1 is_stmt 1 view -0
 2417              		.cfi_startproc
 2418              		@ args = 0, pretend = 0, frame = 0
 2419              		@ frame_needed = 0, uses_anonymous_args = 0
 2420              		@ link register save eliminated.
 994:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetPeripheralClockDivider:Wrong clock divider value", (divider <= 2UL) 
 2421              		.loc 1 994 3 view .LVU529
 2422              		.loc 1 994 101 view .LVU530
 995:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 996:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 2423              		.loc 1 996 3 view .LVU531
 2424              		.loc 1 996 30 is_stmt 0 view .LVU532
 2425 0000 034A     		ldr	r2, .L215
 2426 0002 5369     		ldr	r3, [r2, #20]
 2427              		.loc 1 996 40 view .LVU533
 2428 0004 23F00103 		bic	r3, r3, #1
 997:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                      ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 2429              		.loc 1 997 23 view .LVU534
 2430 0008 0138     		subs	r0, r0, #1
 2431              	.LVL126:
 996:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                      ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 2432              		.loc 1 996 82 view .LVU535
 2433 000a 0343     		orrs	r3, r3, r0
 996:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                      ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 2434              		.loc 1 996 20 view .LVU536
 2435 000c 5361     		str	r3, [r2, #20]
 998:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2436              		.loc 1 998 1 view .LVU537
 2437 000e 7047     		bx	lr
 2438              	.L216:
 2439              		.align	2
 2440              	.L215:
 2441 0010 00460050 		.word	1342195200
 2442              		.cfi_endproc
 2443              	.LFE220:
 2445              		.section	.text.XMC_SCU_CLOCK_SetUsbClockDivider,"ax",%progbits
 2446              		.align	1
 2447              		.global	XMC_SCU_CLOCK_SetUsbClockDivider
 2448              		.syntax unified
 2449              		.thumb
 2450              		.thumb_func
 2451              		.fpu fpv4-sp-d16
 2453              	XMC_SCU_CLOCK_SetUsbClockDivider:
 2454              	.LVL127:
 2455              	.LFB221:
 999:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1000:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fsdmmc and its parent */
1001:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t divider)
1002:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2456              		.loc 1 1002 1 is_stmt 1 view -0
 2457              		.cfi_startproc
 2458              		@ args = 0, pretend = 0, frame = 0
 2459              		@ frame_needed = 0, uses_anonymous_args = 0
 2460              		@ link register save eliminated.
1003:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetSdmmcClockDivider:Wrong clock divider value",
 2461              		.loc 1 1003 3 view .LVU539
1004:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****               (divider <= (SCU_CLK_USBCLKCR_USBDIV_Msk + 1UL)) );
 2462              		.loc 1 1004 65 view .LVU540
1005:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1006:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBDIV_Msk)) |
 2463              		.loc 1 1006 3 view .LVU541
 2464              		.loc 1 1006 31 is_stmt 0 view .LVU542
 2465 0000 034A     		ldr	r2, .L218
 2466 0002 9369     		ldr	r3, [r2, #24]
 2467              		.loc 1 1006 42 view .LVU543
 2468 0004 23F00703 		bic	r3, r3, #7
1007:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos); 
 2469              		.loc 1 1007 23 view .LVU544
 2470 0008 0138     		subs	r0, r0, #1
 2471              	.LVL128:
1006:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos); 
 2472              		.loc 1 1006 86 view .LVU545
 2473 000a 0343     		orrs	r3, r3, r0
1006:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos); 
 2474              		.loc 1 1006 21 view .LVU546
 2475 000c 9361     		str	r3, [r2, #24]
1008:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2476              		.loc 1 1008 1 view .LVU547
 2477 000e 7047     		bx	lr
 2478              	.L219:
 2479              		.align	2
 2480              	.L218:
 2481 0010 00460050 		.word	1342195200
 2482              		.cfi_endproc
 2483              	.LFE221:
 2485              		.section	.text.XMC_SCU_CLOCK_SetEbuClockDivider,"ax",%progbits
 2486              		.align	1
 2487              		.global	XMC_SCU_CLOCK_SetEbuClockDivider
 2488              		.syntax unified
 2489              		.thumb
 2490              		.thumb_func
 2491              		.fpu fpv4-sp-d16
 2493              	XMC_SCU_CLOCK_SetEbuClockDivider:
 2494              	.LVL129:
 2495              	.LFB222:
1009:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1010:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if defined(EBU)
1011:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between febu and its parent */
1012:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetEbuClockDivider(const uint32_t divider)
1013:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2496              		.loc 1 1013 1 is_stmt 1 view -0
 2497              		.cfi_startproc
 2498              		@ args = 0, pretend = 0, frame = 0
 2499              		@ frame_needed = 0, uses_anonymous_args = 0
 2500              		@ link register save eliminated.
1014:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetEbuClockDivider:Wrong clock divider value",
 2501              		.loc 1 1014 3 view .LVU549
1015:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****               (divider <= (SCU_CLK_EBUCLKCR_EBUDIV_Msk + 1UL) ) );
 2502              		.loc 1 1015 66 view .LVU550
1016:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1017:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->EBUCLKCR = (SCU_CLK->EBUCLKCR & ((uint32_t)~SCU_CLK_EBUCLKCR_EBUDIV_Msk)) |
 2503              		.loc 1 1017 3 view .LVU551
 2504              		.loc 1 1017 31 is_stmt 0 view .LVU552
 2505 0000 034A     		ldr	r2, .L221
 2506 0002 D369     		ldr	r3, [r2, #28]
 2507              		.loc 1 1017 42 view .LVU553
 2508 0004 23F03F03 		bic	r3, r3, #63
1018:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
 2509              		.loc 1 1018 23 view .LVU554
 2510 0008 0138     		subs	r0, r0, #1
 2511              	.LVL130:
1017:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
 2512              		.loc 1 1017 86 view .LVU555
 2513 000a 0343     		orrs	r3, r3, r0
1017:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
 2514              		.loc 1 1017 21 view .LVU556
 2515 000c D361     		str	r3, [r2, #28]
1019:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2516              		.loc 1 1019 1 view .LVU557
 2517 000e 7047     		bx	lr
 2518              	.L222:
 2519              		.align	2
 2520              	.L221:
 2521 0010 00460050 		.word	1342195200
 2522              		.cfi_endproc
 2523              	.LFE222:
 2525              		.section	.text.XMC_SCU_CLOCK_SetWdtClockDivider,"ax",%progbits
 2526              		.align	1
 2527              		.global	XMC_SCU_CLOCK_SetWdtClockDivider
 2528              		.syntax unified
 2529              		.thumb
 2530              		.thumb_func
 2531              		.fpu fpv4-sp-d16
 2533              	XMC_SCU_CLOCK_SetWdtClockDivider:
 2534              	.LVL131:
 2535              	.LFB223:
1020:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1021:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1022:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fwdt and its parent */
1023:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t divider)
1024:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2536              		.loc 1 1024 1 is_stmt 1 view -0
 2537              		.cfi_startproc
 2538              		@ args = 0, pretend = 0, frame = 0
 2539              		@ frame_needed = 0, uses_anonymous_args = 0
 2540              		@ link register save eliminated.
1025:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetWdtClockDivider:Wrong clock divider value",
 2541              		.loc 1 1025 3 view .LVU559
1026:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****               (divider <= (SCU_CLK_WDTCLKCR_WDTDIV_Msk + 1UL) ) );
 2542              		.loc 1 1026 66 view .LVU560
1027:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1028:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTDIV_Msk)) |
 2543              		.loc 1 1028 3 view .LVU561
 2544              		.loc 1 1028 31 is_stmt 0 view .LVU562
 2545 0000 034A     		ldr	r2, .L224
 2546 0002 536A     		ldr	r3, [r2, #36]
 2547              		.loc 1 1028 42 view .LVU563
 2548 0004 23F0FF03 		bic	r3, r3, #255
1029:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
 2549              		.loc 1 1029 23 view .LVU564
 2550 0008 0138     		subs	r0, r0, #1
 2551              	.LVL132:
1028:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
 2552              		.loc 1 1028 86 view .LVU565
 2553 000a 0343     		orrs	r3, r3, r0
1028:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
 2554              		.loc 1 1028 21 view .LVU566
 2555 000c 5362     		str	r3, [r2, #36]
1030:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2556              		.loc 1 1030 1 view .LVU567
 2557 000e 7047     		bx	lr
 2558              	.L225:
 2559              		.align	2
 2560              	.L224:
 2561 0010 00460050 		.word	1342195200
 2562              		.cfi_endproc
 2563              	.LFE223:
 2565              		.section	.text.XMC_SCU_CLOCK_SetExternalOutputClockDivider,"ax",%progbits
 2566              		.align	1
 2567              		.global	XMC_SCU_CLOCK_SetExternalOutputClockDivider
 2568              		.syntax unified
 2569              		.thumb
 2570              		.thumb_func
 2571              		.fpu fpv4-sp-d16
 2573              	XMC_SCU_CLOCK_SetExternalOutputClockDivider:
 2574              	.LVL133:
 2575              	.LFB224:
1031:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1032:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fext and its parent */
1033:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetExternalOutputClockDivider(const uint32_t divider)
1034:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2576              		.loc 1 1034 1 is_stmt 1 view -0
 2577              		.cfi_startproc
 2578              		@ args = 0, pretend = 0, frame = 0
 2579              		@ frame_needed = 0, uses_anonymous_args = 0
 2580              		@ link register save eliminated.
1035:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetExternalOutputClockDivider:Wrong clock divider value",
 2581              		.loc 1 1035 3 view .LVU569
1036:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****               (divider <= (SCU_CLK_EXTCLKCR_ECKDIV_Msk + 1UL) ) );
 2582              		.loc 1 1036 66 view .LVU570
1037:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1038:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->EXTCLKCR = (SCU_CLK->EXTCLKCR & ((uint32_t)~SCU_CLK_EXTCLKCR_ECKDIV_Msk)) |
 2583              		.loc 1 1038 3 view .LVU571
 2584              		.loc 1 1038 31 is_stmt 0 view .LVU572
 2585 0000 054A     		ldr	r2, .L227
 2586 0002 936A     		ldr	r3, [r2, #40]
1039:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EXTCLKCR_ECKDIV_Pos);
 2587              		.loc 1 1039 35 view .LVU573
 2588 0004 0138     		subs	r0, r0, #1
 2589              	.LVL134:
1038:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EXTCLKCR_ECKDIV_Pos);
 2590              		.loc 1 1038 42 view .LVU574
 2591 0006 23F0FF73 		bic	r3, r3, #33423360
 2592 000a 23F48033 		bic	r3, r3, #65536
1038:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EXTCLKCR_ECKDIV_Pos);
 2593              		.loc 1 1038 86 view .LVU575
 2594 000e 43EA0043 		orr	r3, r3, r0, lsl #16
1038:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EXTCLKCR_ECKDIV_Pos);
 2595              		.loc 1 1038 21 view .LVU576
 2596 0012 9362     		str	r3, [r2, #40]
1040:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2597              		.loc 1 1040 1 view .LVU577
 2598 0014 7047     		bx	lr
 2599              	.L228:
 2600 0016 00BF     		.align	2
 2601              	.L227:
 2602 0018 00460050 		.word	1342195200
 2603              		.cfi_endproc
 2604              	.LFE224:
 2606              		.section	.text.XMC_SCU_CLOCK_EnableClock,"ax",%progbits
 2607              		.align	1
 2608              		.global	XMC_SCU_CLOCK_EnableClock
 2609              		.syntax unified
 2610              		.thumb
 2611              		.thumb_func
 2612              		.fpu fpv4-sp-d16
 2614              	XMC_SCU_CLOCK_EnableClock:
 2615              	.LVL135:
 2616              	.LFB225:
1041:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1042:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if defined(ECAT0)
1043:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to configure the ECAT clock by setting the clock divider for the ECAT clock source */
1044:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetECATClockDivider(const uint32_t divider)
1045:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1046:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->ECATCLKCR = (SCU_CLK->ECATCLKCR & ~SCU_CLK_ECATCLKCR_ECADIV_Msk) |
1047:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_ECATCLKCR_ECADIV_Pos);
1048:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1049:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1050:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1051:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable a given module clock */
1052:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableClock(const XMC_SCU_CLOCK_t clock)
1053:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2617              		.loc 1 1053 1 is_stmt 1 view -0
 2618              		.cfi_startproc
 2619              		@ args = 0, pretend = 0, frame = 0
 2620              		@ frame_needed = 0, uses_anonymous_args = 0
 2621              		@ link register save eliminated.
1054:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->CLKSET = ((uint32_t)clock);
 2622              		.loc 1 1054 3 view .LVU579
 2623              		.loc 1 1054 19 is_stmt 0 view .LVU580
 2624 0000 014B     		ldr	r3, .L230
 2625 0002 5860     		str	r0, [r3, #4]
1055:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2626              		.loc 1 1055 1 view .LVU581
 2627 0004 7047     		bx	lr
 2628              	.L231:
 2629 0006 00BF     		.align	2
 2630              	.L230:
 2631 0008 00460050 		.word	1342195200
 2632              		.cfi_endproc
 2633              	.LFE225:
 2635              		.section	.text.XMC_SCU_CLOCK_DisableClock,"ax",%progbits
 2636              		.align	1
 2637              		.global	XMC_SCU_CLOCK_DisableClock
 2638              		.syntax unified
 2639              		.thumb
 2640              		.thumb_func
 2641              		.fpu fpv4-sp-d16
 2643              	XMC_SCU_CLOCK_DisableClock:
 2644              	.LVL136:
 2645              	.LFB226:
1056:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1057:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable a given module clock */
1058:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableClock(const XMC_SCU_CLOCK_t clock)
1059:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2646              		.loc 1 1059 1 is_stmt 1 view -0
 2647              		.cfi_startproc
 2648              		@ args = 0, pretend = 0, frame = 0
 2649              		@ frame_needed = 0, uses_anonymous_args = 0
 2650              		@ link register save eliminated.
1060:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->CLKCLR = ((uint32_t)clock);
 2651              		.loc 1 1060 3 view .LVU583
 2652              		.loc 1 1060 19 is_stmt 0 view .LVU584
 2653 0000 014B     		ldr	r3, .L233
 2654 0002 9860     		str	r0, [r3, #8]
1061:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2655              		.loc 1 1061 1 view .LVU585
 2656 0004 7047     		bx	lr
 2657              	.L234:
 2658 0006 00BF     		.align	2
 2659              	.L233:
 2660 0008 00460050 		.word	1342195200
 2661              		.cfi_endproc
 2662              	.LFE226:
 2664              		.section	.text.XMC_SCU_CLOCK_IsClockEnabled,"ax",%progbits
 2665              		.align	1
 2666              		.global	XMC_SCU_CLOCK_IsClockEnabled
 2667              		.syntax unified
 2668              		.thumb
 2669              		.thumb_func
 2670              		.fpu fpv4-sp-d16
 2672              	XMC_SCU_CLOCK_IsClockEnabled:
 2673              	.LVL137:
 2674              	.LFB227:
1062:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1063:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to determine if module clock of the given peripheral is enabled */
1064:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_CLOCK_IsClockEnabled(const XMC_SCU_CLOCK_t clock)
1065:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2675              		.loc 1 1065 1 is_stmt 1 view -0
 2676              		.cfi_startproc
 2677              		@ args = 0, pretend = 0, frame = 0
 2678              		@ frame_needed = 0, uses_anonymous_args = 0
 2679              		@ link register save eliminated.
1066:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (bool)(SCU_CLK->CLKSTAT & ((uint32_t)clock));
 2680              		.loc 1 1066 3 view .LVU587
 2681              		.loc 1 1066 24 is_stmt 0 view .LVU588
 2682 0000 034B     		ldr	r3, .L236
 2683 0002 1B68     		ldr	r3, [r3]
 2684              		.loc 1 1066 10 view .LVU589
 2685 0004 1842     		tst	r0, r3
1067:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2686              		.loc 1 1067 1 view .LVU590
 2687 0006 14BF     		ite	ne
 2688 0008 0120     		movne	r0, #1
 2689              	.LVL138:
 2690              		.loc 1 1067 1 view .LVU591
 2691 000a 0020     		moveq	r0, #0
 2692 000c 7047     		bx	lr
 2693              	.L237:
 2694 000e 00BF     		.align	2
 2695              	.L236:
 2696 0010 00460050 		.word	1342195200
 2697              		.cfi_endproc
 2698              	.LFE227:
 2700              		.section	.text.XMC_SCU_POWER_GetEVR13Voltage,"ax",%progbits
 2701              		.align	1
 2702              		.global	XMC_SCU_POWER_GetEVR13Voltage
 2703              		.syntax unified
 2704              		.thumb
 2705              		.thumb_func
 2706              		.fpu fpv4-sp-d16
 2708              	XMC_SCU_POWER_GetEVR13Voltage:
 2709              	.LFB228:
1068:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1069:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if defined(CLOCK_GATING_SUPPORTED)
1070:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to gate a given module clock */
1071:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_GatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
1072:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1073:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t index = (peripheral & 0xf0000000UL) >> 28UL;
1074:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (peripheral & (uint32_t)~0xf0000000UL);
1075:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1076:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   *(uint32_t *)((&(SCU_CLK->CGATSET0)) + (index * 3U)) = (uint32_t)mask;
1077:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1078:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1079:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to ungate a given module clock */
1080:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_UngatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
1081:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1082:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t index = (uint32_t)((peripheral & 0xf0000000UL) >> 28UL);
1083:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (peripheral & (uint32_t)~0xf0000000UL);
1084:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1085:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   *(uint32_t *)(&(SCU_CLK->CGATCLR0) + (index * 3U)) = (uint32_t)mask;
1086:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1087:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1088:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to ungate a given module clock */
1089:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_CLOCK_IsPeripheralClockGated(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
1090:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1091:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t index = ((peripheral & 0xf0000000UL) >> 28UL);
1092:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (peripheral & (uint32_t)~0xf0000000UL);
1093:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1094:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((*(uint32_t *)(&(SCU_CLK->CGATSTAT0) + (index * 3U)) & mask) != 0U);
1095:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1096:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1097:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1098:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** float XMC_SCU_POWER_GetEVR13Voltage(void)
1099:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2710              		.loc 1 1099 1 is_stmt 1 view -0
 2711              		.cfi_startproc
 2712              		@ args = 0, pretend = 0, frame = 0
 2713              		@ frame_needed = 0, uses_anonymous_args = 0
 2714              		@ link register save eliminated.
1100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (SCU_POWER->EVRVADCSTAT & SCU_POWER_EVRVADCSTAT_VADC13V_Msk) * XMC_SCU_POWER_LSB13V;
 2715              		.loc 1 1100 3 view .LVU593
 2716              		.loc 1 1100 20 is_stmt 0 view .LVU594
 2717 0000 064B     		ldr	r3, .L239
 2718 0002 5B69     		ldr	r3, [r3, #20]
 2719              		.loc 1 1100 34 view .LVU595
 2720 0004 DBB2     		uxtb	r3, r3
 2721              		.loc 1 1100 71 view .LVU596
 2722 0006 07EE903A 		vmov	s15, r3	@ int
 2723 000a F8EE677A 		vcvt.f32.u32	s15, s15
1101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2724              		.loc 1 1101 1 view .LVU597
 2725 000e 9FED047A 		vldr.32	s14, .L239+4
 2726 0012 67EE877A 		vmul.f32	s15, s15, s14
 2727 0016 17EE900A 		vmov	r0, s15
 2728 001a 7047     		bx	lr
 2729              	.L240:
 2730              		.align	2
 2731              	.L239:
 2732 001c 00420050 		.word	1342194176
 2733 0020 ED0DBE3B 		.word	1002311149
 2734              		.cfi_endproc
 2735              	.LFE228:
 2737              		.section	.text.XMC_SCU_POWER_GetEVR33Voltage,"ax",%progbits
 2738              		.align	1
 2739              		.global	XMC_SCU_POWER_GetEVR33Voltage
 2740              		.syntax unified
 2741              		.thumb
 2742              		.thumb_func
 2743              		.fpu fpv4-sp-d16
 2745              	XMC_SCU_POWER_GetEVR33Voltage:
 2746              	.LFB229:
1102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** float XMC_SCU_POWER_GetEVR33Voltage(void)
1104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2747              		.loc 1 1104 1 is_stmt 1 view -0
 2748              		.cfi_startproc
 2749              		@ args = 0, pretend = 0, frame = 0
 2750              		@ frame_needed = 0, uses_anonymous_args = 0
 2751              		@ link register save eliminated.
1105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((SCU_POWER->EVRVADCSTAT & SCU_POWER_EVRVADCSTAT_VADC33V_Msk) >> SCU_POWER_EVRVADCSTAT_VAD
 2752              		.loc 1 1105 3 view .LVU599
 2753              		.loc 1 1105 21 is_stmt 0 view .LVU600
 2754 0000 074B     		ldr	r3, .L242
 2755 0002 5B69     		ldr	r3, [r3, #20]
 2756              		.loc 1 1105 72 view .LVU601
 2757 0004 C3F30723 		ubfx	r3, r3, #8, #8
 2758              		.loc 1 1105 110 view .LVU602
 2759 0008 07EE903A 		vmov	s15, r3	@ int
 2760 000c F8EE677A 		vcvt.f32.u32	s15, s15
1106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2761              		.loc 1 1106 1 view .LVU603
 2762 0010 9FED047A 		vldr.32	s14, .L242+4
 2763 0014 67EE877A 		vmul.f32	s15, s15, s14
 2764 0018 17EE900A 		vmov	r0, s15
 2765 001c 7047     		bx	lr
 2766              	.L243:
 2767 001e 00BF     		.align	2
 2768              	.L242:
 2769 0020 00420050 		.word	1342194176
 2770 0024 EC51B83C 		.word	1018712556
 2771              		.cfi_endproc
 2772              	.LFE229:
 2774              		.section	.text.XMC_SCU_CLOCK_EnableUsbPll,"ax",%progbits
 2775              		.align	1
 2776              		.global	XMC_SCU_CLOCK_EnableUsbPll
 2777              		.syntax unified
 2778              		.thumb
 2779              		.thumb_func
 2780              		.fpu fpv4-sp-d16
 2782              	XMC_SCU_CLOCK_EnableUsbPll:
 2783              	.LFB230:
1107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable USB PLL for USB clock */
1109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableUsbPll(void)
1110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2784              		.loc 1 1110 1 is_stmt 1 view -0
 2785              		.cfi_startproc
 2786              		@ args = 0, pretend = 0, frame = 0
 2787              		@ frame_needed = 0, uses_anonymous_args = 0
 2788              		@ link register save eliminated.
1111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON &= (uint32_t)~(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
 2789              		.loc 1 1111 3 view .LVU605
 2790              		.loc 1 1111 22 is_stmt 0 view .LVU606
 2791 0000 034A     		ldr	r2, .L245
 2792 0002 5369     		ldr	r3, [r2, #20]
 2793 0004 23F48033 		bic	r3, r3, #65536
 2794 0008 23F00203 		bic	r3, r3, #2
 2795 000c 5361     		str	r3, [r2, #20]
1112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2796              		.loc 1 1112 1 view .LVU607
 2797 000e 7047     		bx	lr
 2798              	.L246:
 2799              		.align	2
 2800              	.L245:
 2801 0010 10470050 		.word	1342195472
 2802              		.cfi_endproc
 2803              	.LFE230:
 2805              		.section	.text.XMC_SCU_CLOCK_DisableUsbPll,"ax",%progbits
 2806              		.align	1
 2807              		.global	XMC_SCU_CLOCK_DisableUsbPll
 2808              		.syntax unified
 2809              		.thumb
 2810              		.thumb_func
 2811              		.fpu fpv4-sp-d16
 2813              	XMC_SCU_CLOCK_DisableUsbPll:
 2814              	.LFB231:
1113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable USB PLL for USB clock */
1115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableUsbPll(void)
1116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2815              		.loc 1 1116 1 is_stmt 1 view -0
 2816              		.cfi_startproc
 2817              		@ args = 0, pretend = 0, frame = 0
 2818              		@ frame_needed = 0, uses_anonymous_args = 0
 2819              		@ link register save eliminated.
1117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON |= (uint32_t)(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
 2820              		.loc 1 1117 3 view .LVU609
 2821              		.loc 1 1117 22 is_stmt 0 view .LVU610
 2822 0000 034A     		ldr	r2, .L248
 2823 0002 5369     		ldr	r3, [r2, #20]
 2824 0004 43F48033 		orr	r3, r3, #65536
 2825 0008 43F00203 		orr	r3, r3, #2
 2826 000c 5361     		str	r3, [r2, #20]
1118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2827              		.loc 1 1118 1 view .LVU611
 2828 000e 7047     		bx	lr
 2829              	.L249:
 2830              		.align	2
 2831              	.L248:
 2832 0010 10470050 		.word	1342195472
 2833              		.cfi_endproc
 2834              	.LFE231:
 2836              		.section	.text.XMC_SCU_CLOCK_StartUsbPll,"ax",%progbits
 2837              		.align	1
 2838              		.global	XMC_SCU_CLOCK_StartUsbPll
 2839              		.syntax unified
 2840              		.thumb
 2841              		.thumb_func
 2842              		.fpu fpv4-sp-d16
 2844              	XMC_SCU_CLOCK_StartUsbPll:
 2845              	.LVL139:
 2846              	.LFB232:
1119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to configure USB PLL */
1121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_StartUsbPll(uint32_t pdiv, uint32_t ndiv)
1122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2847              		.loc 1 1122 1 is_stmt 1 view -0
 2848              		.cfi_startproc
 2849              		@ args = 0, pretend = 0, frame = 0
 2850              		@ frame_needed = 0, uses_anonymous_args = 0
 2851              		@ link register save eliminated.
1123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Go to bypass the USB PLL */
1124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_VCOBYP_Msk;
 2852              		.loc 1 1124 3 view .LVU613
 2853              		.loc 1 1124 22 is_stmt 0 view .LVU614
 2854 0000 104B     		ldr	r3, .L253
 2855 0002 5A69     		ldr	r2, [r3, #20]
 2856 0004 42F00102 		orr	r2, r2, #1
 2857 0008 5A61     		str	r2, [r3, #20]
1125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* disconnect Oscillator from USB PLL */
1127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;
 2858              		.loc 1 1127 3 is_stmt 1 view .LVU615
 2859              		.loc 1 1127 22 is_stmt 0 view .LVU616
 2860 000a 5A69     		ldr	r2, [r3, #20]
 2861 000c 42F01002 		orr	r2, r2, #16
 2862 0010 5A61     		str	r2, [r3, #20]
1128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Setup Divider settings for USB PLL */
1130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv -1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
 2863              		.loc 1 1130 3 is_stmt 1 view .LVU617
 2864              		.loc 1 1130 52 is_stmt 0 view .LVU618
 2865 0012 4A1E     		subs	r2, r1, #1
1131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));
 2866              		.loc 1 1131 41 view .LVU619
 2867 0014 411E     		subs	r1, r0, #1
 2868              	.LVL140:
 2869              		.loc 1 1131 24 view .LVU620
 2870 0016 0906     		lsls	r1, r1, #24
1130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));
 2871              		.loc 1 1130 24 view .LVU621
 2872 0018 41EA0221 		orr	r1, r1, r2, lsl #8
1130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));
 2873              		.loc 1 1130 22 view .LVU622
 2874 001c 5961     		str	r1, [r3, #20]
1132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Set OSCDISCDIS */
1134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 2875              		.loc 1 1134 3 is_stmt 1 view .LVU623
 2876              		.loc 1 1134 22 is_stmt 0 view .LVU624
 2877 001e 5A69     		ldr	r2, [r3, #20]
 2878              	.LVL141:
 2879              		.loc 1 1134 22 view .LVU625
 2880 0020 42F04002 		orr	r2, r2, #64
 2881 0024 5A61     		str	r2, [r3, #20]
1135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* connect Oscillator to USB PLL */
1137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON &= (uint32_t)~SCU_PLL_USBPLLCON_FINDIS_Msk;
 2882              		.loc 1 1137 3 is_stmt 1 view .LVU626
 2883              		.loc 1 1137 22 is_stmt 0 view .LVU627
 2884 0026 5A69     		ldr	r2, [r3, #20]
 2885 0028 22F01002 		bic	r2, r2, #16
 2886 002c 5A61     		str	r2, [r3, #20]
1138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* restart PLL Lock detection */
1140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_RESLD_Msk;
 2887              		.loc 1 1140 3 is_stmt 1 view .LVU628
 2888              		.loc 1 1140 22 is_stmt 0 view .LVU629
 2889 002e 5A69     		ldr	r2, [r3, #20]
 2890 0030 42F48022 		orr	r2, r2, #262144
 2891 0034 5A61     		str	r2, [r3, #20]
1141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) == 0U)
 2892              		.loc 1 1142 3 is_stmt 1 view .LVU630
 2893              		.loc 1 1142 18 is_stmt 0 view .LVU631
 2894 0036 1A46     		mov	r2, r3
 2895              	.L251:
1143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* wait for PLL Lock */
1145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 2896              		.loc 1 1145 3 is_stmt 1 discriminator 1 view .LVU632
1142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 2897              		.loc 1 1142 9 discriminator 1 view .LVU633
1142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 2898              		.loc 1 1142 18 is_stmt 0 discriminator 1 view .LVU634
 2899 0038 1369     		ldr	r3, [r2, #16]
1142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 2900              		.loc 1 1142 9 discriminator 1 view .LVU635
 2901 003a 13F0040F 		tst	r3, #4
 2902 003e FBD0     		beq	.L251
1146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2903              		.loc 1 1147 1 view .LVU636
 2904 0040 7047     		bx	lr
 2905              	.L254:
 2906 0042 00BF     		.align	2
 2907              	.L253:
 2908 0044 10470050 		.word	1342195472
 2909              		.cfi_endproc
 2910              	.LFE232:
 2912              		.section	.text.XMC_SCU_CLOCK_StopUsbPll,"ax",%progbits
 2913              		.align	1
 2914              		.global	XMC_SCU_CLOCK_StopUsbPll
 2915              		.syntax unified
 2916              		.thumb
 2917              		.thumb_func
 2918              		.fpu fpv4-sp-d16
 2920              	XMC_SCU_CLOCK_StopUsbPll:
 2921              	.LFB233:
1148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable USB PLL operation */
1150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_StopUsbPll(void)
1151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2922              		.loc 1 1151 1 is_stmt 1 view -0
 2923              		.cfi_startproc
 2924              		@ args = 0, pretend = 0, frame = 0
 2925              		@ frame_needed = 0, uses_anonymous_args = 0
 2926              		@ link register save eliminated.
1152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON = (uint32_t)(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk |
 2927              		.loc 1 1152 3 view .LVU638
 2928              		.loc 1 1152 22 is_stmt 0 view .LVU639
 2929 0000 014B     		ldr	r3, .L256
 2930 0002 024A     		ldr	r2, .L256+4
 2931 0004 5A61     		str	r2, [r3, #20]
1153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   SCU_PLL_USBPLLCON_VCOBYP_Msk);
1154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2932              		.loc 1 1154 1 view .LVU640
 2933 0006 7047     		bx	lr
 2934              	.L257:
 2935              		.align	2
 2936              	.L256:
 2937 0008 10470050 		.word	1342195472
 2938 000c 03000100 		.word	65539
 2939              		.cfi_endproc
 2940              	.LFE233:
 2942              		.section	.text.XMC_SCU_CLOCK_SetBackupClockCalibrationMode,"ax",%progbits
 2943              		.align	1
 2944              		.global	XMC_SCU_CLOCK_SetBackupClockCalibrationMode
 2945              		.syntax unified
 2946              		.thumb
 2947              		.thumb_func
 2948              		.fpu fpv4-sp-d16
 2950              	XMC_SCU_CLOCK_SetBackupClockCalibrationMode:
 2951              	.LVL142:
 2952              	.LFB234:
1155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to onfigure the calibration mode for internal oscillator */
1157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetBackupClockCalibrationMode(XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t mode)
1158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2953              		.loc 1 1158 1 is_stmt 1 view -0
 2954              		.cfi_startproc
 2955              		@ args = 0, pretend = 0, frame = 0
 2956              		@ frame_needed = 0, uses_anonymous_args = 0
 2957              		.loc 1 1158 1 is_stmt 0 view .LVU642
 2958 0000 10B5     		push	{r4, lr}
 2959              	.LCFI10:
 2960              		.cfi_def_cfa_offset 8
 2961              		.cfi_offset 4, -8
 2962              		.cfi_offset 14, -4
1159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Enable factory calibration based trimming */
1160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
 2963              		.loc 1 1160 3 is_stmt 1 view .LVU643
 2964              		.loc 1 1160 20 is_stmt 0 view .LVU644
 2965 0002 0C4A     		ldr	r2, .L262
 2966 0004 5368     		ldr	r3, [r2, #4]
 2967 0006 43F48013 		orr	r3, r3, #1048576
 2968 000a 5360     		str	r3, [r2, #4]
1161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (mode == XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_AUTOMATIC)
 2969              		.loc 1 1162 3 is_stmt 1 view .LVU645
 2970              		.loc 1 1162 6 is_stmt 0 view .LVU646
 2971 000c 0128     		cmp	r0, #1
 2972 000e 03D0     		beq	.L261
 2973              	.LVL143:
 2974              	.L259:
1163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Disable factory calibration based trimming */
1165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
1166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_lDelay(100UL);
1167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Enable automatic calibration */
1169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
1170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_lDelay(100UL);
 2975              		.loc 1 1172 3 is_stmt 1 view .LVU647
 2976 0010 6420     		movs	r0, #100
 2977 0012 FFF7FEFF 		bl	XMC_SCU_lDelay
 2978              	.LVL144:
1173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2979              		.loc 1 1173 1 is_stmt 0 view .LVU648
 2980 0016 10BD     		pop	{r4, pc}
 2981              	.LVL145:
 2982              	.L261:
1165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_lDelay(100UL);
 2983              		.loc 1 1165 5 is_stmt 1 view .LVU649
1165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_lDelay(100UL);
 2984              		.loc 1 1165 22 is_stmt 0 view .LVU650
 2985 0018 1446     		mov	r4, r2
 2986 001a 5368     		ldr	r3, [r2, #4]
 2987 001c 23F48013 		bic	r3, r3, #1048576
 2988 0020 5360     		str	r3, [r2, #4]
1166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 2989              		.loc 1 1166 5 is_stmt 1 view .LVU651
 2990 0022 6420     		movs	r0, #100
 2991              	.LVL146:
1166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 2992              		.loc 1 1166 5 is_stmt 0 view .LVU652
 2993 0024 FFF7FEFF 		bl	XMC_SCU_lDelay
 2994              	.LVL147:
1169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 2995              		.loc 1 1169 5 is_stmt 1 view .LVU653
1169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 2996              		.loc 1 1169 22 is_stmt 0 view .LVU654
 2997 0028 6368     		ldr	r3, [r4, #4]
 2998 002a 43F40023 		orr	r3, r3, #524288
 2999 002e 6360     		str	r3, [r4, #4]
 3000 0030 EEE7     		b	.L259
 3001              	.L263:
 3002 0032 00BF     		.align	2
 3003              	.L262:
 3004 0034 10470050 		.word	1342195472
 3005              		.cfi_endproc
 3006              	.LFE234:
 3008              		.section	.text.XMC_SCU_POWER_EnableUsb,"ax",%progbits
 3009              		.align	1
 3010              		.global	XMC_SCU_POWER_EnableUsb
 3011              		.syntax unified
 3012              		.thumb
 3013              		.thumb_func
 3014              		.fpu fpv4-sp-d16
 3016              	XMC_SCU_POWER_EnableUsb:
 3017              	.LFB235:
1174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable USB Phy and comparator */
1178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_POWER_EnableUsb(void)
1179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3018              		.loc 1 1179 1 is_stmt 1 view -0
 3019              		.cfi_startproc
 3020              		@ args = 0, pretend = 0, frame = 0
 3021              		@ frame_needed = 0, uses_anonymous_args = 0
 3022              		@ link register save eliminated.
1180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if defined(USB_OTG_SUPPORTED)
1181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_POWER->PWRSET = (uint32_t)(SCU_POWER_PWRSET_USBOTGEN_Msk | SCU_POWER_PWRSET_USBPHYPDQ_Msk);
 3023              		.loc 1 1181 3 view .LVU656
 3024              		.loc 1 1181 21 is_stmt 0 view .LVU657
 3025 0000 024B     		ldr	r3, .L265
 3026 0002 4FF44032 		mov	r2, #196608
 3027 0006 5A60     		str	r2, [r3, #4]
1182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #else
1183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_POWER->PWRSET = (uint32_t)SCU_POWER_PWRSET_USBPHYPDQ_Msk;
1184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3028              		.loc 1 1185 1 view .LVU658
 3029 0008 7047     		bx	lr
 3030              	.L266:
 3031 000a 00BF     		.align	2
 3032              	.L265:
 3033 000c 00420050 		.word	1342194176
 3034              		.cfi_endproc
 3035              	.LFE235:
 3037              		.section	.text.XMC_SCU_POWER_DisableUsb,"ax",%progbits
 3038              		.align	1
 3039              		.global	XMC_SCU_POWER_DisableUsb
 3040              		.syntax unified
 3041              		.thumb
 3042              		.thumb_func
 3043              		.fpu fpv4-sp-d16
 3045              	XMC_SCU_POWER_DisableUsb:
 3046              	.LFB236:
1186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to power down USB Phy and comparator */
1188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_POWER_DisableUsb(void)
1189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3047              		.loc 1 1189 1 is_stmt 1 view -0
 3048              		.cfi_startproc
 3049              		@ args = 0, pretend = 0, frame = 0
 3050              		@ frame_needed = 0, uses_anonymous_args = 0
 3051              		@ link register save eliminated.
1190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if defined(USB_OTG_SUPPORTED)
1191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_POWER->PWRCLR = (uint32_t)(SCU_POWER_PWRCLR_USBOTGEN_Msk | SCU_POWER_PWRSET_USBPHYPDQ_Msk);
 3052              		.loc 1 1191 3 view .LVU660
 3053              		.loc 1 1191 21 is_stmt 0 view .LVU661
 3054 0000 024B     		ldr	r3, .L268
 3055 0002 4FF44032 		mov	r2, #196608
 3056 0006 9A60     		str	r2, [r3, #8]
1192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #else
1193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_POWER->PWRCLR = (uint32_t)SCU_POWER_PWRCLR_USBPHYPDQ_Msk;
1194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif    
1195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3057              		.loc 1 1195 1 view .LVU662
 3058 0008 7047     		bx	lr
 3059              	.L269:
 3060 000a 00BF     		.align	2
 3061              	.L268:
 3062 000c 00420050 		.word	1342194176
 3063              		.cfi_endproc
 3064              	.LFE236:
 3066              		.section	.text.XMC_SCU_CLOCK_IsUsbPllLocked,"ax",%progbits
 3067              		.align	1
 3068              		.global	XMC_SCU_CLOCK_IsUsbPllLocked
 3069              		.syntax unified
 3070              		.thumb
 3071              		.thumb_func
 3072              		.fpu fpv4-sp-d16
 3074              	XMC_SCU_CLOCK_IsUsbPllLocked:
 3075              	.LFB237:
1196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to check USB PLL is locked or not */
1198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_CLOCK_IsUsbPllLocked(void)
1199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3076              		.loc 1 1199 1 is_stmt 1 view -0
 3077              		.cfi_startproc
 3078              		@ args = 0, pretend = 0, frame = 0
 3079              		@ frame_needed = 0, uses_anonymous_args = 0
 3080              		@ link register save eliminated.
1200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (bool)((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) != 0UL);
 3081              		.loc 1 1200 3 view .LVU664
 3082              		.loc 1 1200 25 is_stmt 0 view .LVU665
 3083 0000 024B     		ldr	r3, .L271
 3084 0002 1869     		ldr	r0, [r3, #16]
1201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3085              		.loc 1 1201 1 view .LVU666
 3086 0004 C0F38000 		ubfx	r0, r0, #2, #1
 3087 0008 7047     		bx	lr
 3088              	.L272:
 3089 000a 00BF     		.align	2
 3090              	.L271:
 3091 000c 10470050 		.word	1342195472
 3092              		.cfi_endproc
 3093              	.LFE237:
 3095              		.section	.text.XMC_SCU_HIB_EnableHibernateDomain,"ax",%progbits
 3096              		.align	1
 3097              		.global	XMC_SCU_HIB_EnableHibernateDomain
 3098              		.syntax unified
 3099              		.thumb
 3100              		.thumb_func
 3101              		.fpu fpv4-sp-d16
 3103              	XMC_SCU_HIB_EnableHibernateDomain:
 3104              	.LFB238:
1202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to power up the hibernation domain */
1204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_EnableHibernateDomain(void)
1205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3105              		.loc 1 1205 1 is_stmt 1 view -0
 3106              		.cfi_startproc
 3107              		@ args = 0, pretend = 0, frame = 0
 3108              		@ frame_needed = 0, uses_anonymous_args = 0
 3109              		@ link register save eliminated.
1206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Power up HIB domain if and only if it is currently powered down */
1207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 3110              		.loc 1 1207 3 view .LVU668
 3111              		.loc 1 1207 16 is_stmt 0 view .LVU669
 3112 0000 0D4B     		ldr	r3, .L280
 3113 0002 1B68     		ldr	r3, [r3]
 3114              		.loc 1 1207 5 view .LVU670
 3115 0004 13F0010F 		tst	r3, #1
 3116 0008 07D1     		bne	.L274
1208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_POWER->PWRSET = (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 3117              		.loc 1 1209 5 is_stmt 1 view .LVU671
 3118              		.loc 1 1209 23 is_stmt 0 view .LVU672
 3119 000a 0B4B     		ldr	r3, .L280
 3120 000c 0122     		movs	r2, #1
 3121 000e 5A60     		str	r2, [r3, #4]
1210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     
1211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 3122              		.loc 1 1211 5 is_stmt 1 view .LVU673
 3123              		.loc 1 1211 21 is_stmt 0 view .LVU674
 3124 0010 1A46     		mov	r2, r3
 3125              	.L275:
1212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       /* wait until HIB domain is enabled */
1214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }    
 3126              		.loc 1 1214 5 is_stmt 1 discriminator 1 view .LVU675
1211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 3127              		.loc 1 1211 10 discriminator 1 view .LVU676
1211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 3128              		.loc 1 1211 21 is_stmt 0 discriminator 1 view .LVU677
 3129 0012 1368     		ldr	r3, [r2]
1211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 3130              		.loc 1 1211 10 discriminator 1 view .LVU678
 3131 0014 13F0010F 		tst	r3, #1
 3132 0018 FBD0     		beq	.L275
 3133              	.L274:
1215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
1217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Remove the reset only if HIB domain were in a state of reset */
1218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_HIBRS_Msk)
 3134              		.loc 1 1218 3 is_stmt 1 view .LVU679
 3135              		.loc 1 1218 16 is_stmt 0 view .LVU680
 3136 001a 084B     		ldr	r3, .L280+4
 3137 001c 1B68     		ldr	r3, [r3]
 3138              		.loc 1 1218 5 view .LVU681
 3139 001e 13F4007F 		tst	r3, #512
 3140 0022 08D0     		beq	.L273
1219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_RESET->RSTCLR = (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 3141              		.loc 1 1220 5 is_stmt 1 view .LVU682
 3142              		.loc 1 1220 23 is_stmt 0 view .LVU683
 3143 0024 054B     		ldr	r3, .L280+4
 3144 0026 4FF40072 		mov	r2, #512
 3145 002a 9A60     		str	r2, [r3, #8]
1221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 3146              		.loc 1 1221 5 is_stmt 1 view .LVU684
 3147              		.loc 1 1221 21 is_stmt 0 view .LVU685
 3148 002c 1A46     		mov	r2, r3
 3149              	.L277:
1222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       /* wait until HIB domain is enabled */
1224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
 3150              		.loc 1 1224 5 is_stmt 1 discriminator 1 view .LVU686
1221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 3151              		.loc 1 1221 10 discriminator 1 view .LVU687
1221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 3152              		.loc 1 1221 21 is_stmt 0 discriminator 1 view .LVU688
 3153 002e 1368     		ldr	r3, [r2]
1221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 3154              		.loc 1 1221 10 discriminator 1 view .LVU689
 3155 0030 13F4007F 		tst	r3, #512
 3156 0034 FBD1     		bne	.L277
 3157              	.L273:
1225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3158              		.loc 1 1226 1 view .LVU690
 3159 0036 7047     		bx	lr
 3160              	.L281:
 3161              		.align	2
 3162              	.L280:
 3163 0038 00420050 		.word	1342194176
 3164 003c 00440050 		.word	1342194688
 3165              		.cfi_endproc
 3166              	.LFE238:
 3168              		.section	.text.XMC_SCU_HIB_DisableHibernateDomain,"ax",%progbits
 3169              		.align	1
 3170              		.global	XMC_SCU_HIB_DisableHibernateDomain
 3171              		.syntax unified
 3172              		.thumb
 3173              		.thumb_func
 3174              		.fpu fpv4-sp-d16
 3176              	XMC_SCU_HIB_DisableHibernateDomain:
 3177              	.LFB239:
1227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to power down the hibernation domain */
1229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_DisableHibernateDomain(void)
1230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3178              		.loc 1 1230 1 is_stmt 1 view -0
 3179              		.cfi_startproc
 3180              		@ args = 0, pretend = 0, frame = 0
 3181              		@ frame_needed = 0, uses_anonymous_args = 0
 3182              		@ link register save eliminated.
1231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Disable hibernate domain */   
1232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_POWER->PWRCLR = (uint32_t)SCU_POWER_PWRCLR_HIB_Msk;
 3183              		.loc 1 1232 3 view .LVU692
 3184              		.loc 1 1232 21 is_stmt 0 view .LVU693
 3185 0000 044B     		ldr	r3, .L283
 3186 0002 0122     		movs	r2, #1
 3187 0004 9A60     		str	r2, [r3, #8]
1233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Reset of hibernate domain reset */  
1234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_RESET->RSTSET = (uint32_t)SCU_RESET_RSTSET_HIBRS_Msk;
 3188              		.loc 1 1234 3 is_stmt 1 view .LVU694
 3189              		.loc 1 1234 21 is_stmt 0 view .LVU695
 3190 0006 03F50073 		add	r3, r3, #512
 3191 000a 4FF40072 		mov	r2, #512
 3192 000e 5A60     		str	r2, [r3, #4]
1235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3193              		.loc 1 1235 1 view .LVU696
 3194 0010 7047     		bx	lr
 3195              	.L284:
 3196 0012 00BF     		.align	2
 3197              	.L283:
 3198 0014 00420050 		.word	1342194176
 3199              		.cfi_endproc
 3200              	.LFE239:
 3202              		.section	.text.XMC_SCU_HIB_IsHibernateDomainEnabled,"ax",%progbits
 3203              		.align	1
 3204              		.global	XMC_SCU_HIB_IsHibernateDomainEnabled
 3205              		.syntax unified
 3206              		.thumb
 3207              		.thumb_func
 3208              		.fpu fpv4-sp-d16
 3210              	XMC_SCU_HIB_IsHibernateDomainEnabled:
 3211              	.LFB240:
1236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to check the hibernation domain is enabled or not */
1238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_HIB_IsHibernateDomainEnabled(void)
1239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3212              		.loc 1 1239 1 is_stmt 1 view -0
 3213              		.cfi_startproc
 3214              		@ args = 0, pretend = 0, frame = 0
 3215              		@ frame_needed = 0, uses_anonymous_args = 0
 3216              		@ link register save eliminated.
1240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 3217              		.loc 1 1240 3 view .LVU698
 3218              		.loc 1 1240 27 is_stmt 0 view .LVU699
 3219 0000 064B     		ldr	r3, .L288
 3220 0002 1B68     		ldr	r3, [r3]
 3221              		.loc 1 1240 68 view .LVU700
 3222 0004 13F0010F 		tst	r3, #1
 3223 0008 06D0     		beq	.L287
1241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****           !(bool)(SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk));
 3224              		.loc 1 1241 28 discriminator 1 view .LVU701
 3225 000a 054B     		ldr	r3, .L288+4
 3226 000c 1868     		ldr	r0, [r3]
1240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 3227              		.loc 1 1240 68 discriminator 1 view .LVU702
 3228 000e 80F40070 		eor	r0, r0, #512
 3229 0012 C0F34020 		ubfx	r0, r0, #9, #1
 3230 0016 7047     		bx	lr
 3231              	.L287:
1240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 3232              		.loc 1 1240 68 view .LVU703
 3233 0018 0020     		movs	r0, #0
1242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3234              		.loc 1 1242 1 view .LVU704
 3235 001a 7047     		bx	lr
 3236              	.L289:
 3237              		.align	2
 3238              	.L288:
 3239 001c 00420050 		.word	1342194176
 3240 0020 00440050 		.word	1342194688
 3241              		.cfi_endproc
 3242              	.LFE240:
 3244              		.section	.text.XMC_SCU_HIB_EnableInternalSlowClock,"ax",%progbits
 3245              		.align	1
 3246              		.global	XMC_SCU_HIB_EnableInternalSlowClock
 3247              		.syntax unified
 3248              		.thumb
 3249              		.thumb_func
 3250              		.fpu fpv4-sp-d16
 3252              	XMC_SCU_HIB_EnableInternalSlowClock:
 3253              	.LFB241:
1243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable internal slow clock - fOSI (32.768kHz) in hibernate domain */
1245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_EnableInternalSlowClock(void)
1246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3254              		.loc 1 1246 1 is_stmt 1 view -0
 3255              		.cfi_startproc
 3256              		@ args = 0, pretend = 0, frame = 0
 3257              		@ frame_needed = 0, uses_anonymous_args = 0
 3258              		@ link register save eliminated.
1247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCSICTRL_Msk)
 3259              		.loc 1 1247 3 view .LVU706
 3260              		.loc 1 1247 21 is_stmt 0 view .LVU707
 3261 0000 054A     		ldr	r2, .L293
 3262              	.L291:
1248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until OSCSICTRL register in hibernate domain is ready to accept a write */  
1250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 3263              		.loc 1 1250 3 is_stmt 1 discriminator 1 view .LVU708
1247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCSICTRL_Msk)
 3264              		.loc 1 1247 8 discriminator 1 view .LVU709
1247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCSICTRL_Msk)
 3265              		.loc 1 1247 21 is_stmt 0 discriminator 1 view .LVU710
 3266 0002 D2F8C430 		ldr	r3, [r2, #196]
1247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCSICTRL_Msk)
 3267              		.loc 1 1247 8 discriminator 1 view .LVU711
 3268 0006 13F0200F 		tst	r3, #32
 3269 000a FAD1     		bne	.L291
1251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->OSCSICTRL &= (uint32_t)~(SCU_HIBERNATE_OSCSICTRL_PWD_Msk);
 3270              		.loc 1 1251 3 is_stmt 1 view .LVU712
 3271              		.loc 1 1251 28 is_stmt 0 view .LVU713
 3272 000c 034A     		ldr	r2, .L293+4
 3273 000e 5369     		ldr	r3, [r2, #20]
 3274 0010 23F00103 		bic	r3, r3, #1
 3275 0014 5361     		str	r3, [r2, #20]
1252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3276              		.loc 1 1252 1 view .LVU714
 3277 0016 7047     		bx	lr
 3278              	.L294:
 3279              		.align	2
 3280              	.L293:
 3281 0018 00400050 		.word	1342193664
 3282 001c 00430050 		.word	1342194432
 3283              		.cfi_endproc
 3284              	.LFE241:
 3286              		.section	.text.XMC_SCU_HIB_DisableInternalSlowClock,"ax",%progbits
 3287              		.align	1
 3288              		.global	XMC_SCU_HIB_DisableInternalSlowClock
 3289              		.syntax unified
 3290              		.thumb
 3291              		.thumb_func
 3292              		.fpu fpv4-sp-d16
 3294              	XMC_SCU_HIB_DisableInternalSlowClock:
 3295              	.LFB242:
1253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable internal slow clock - fOSI (32.768kHz) in hibernate domain */
1255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_DisableInternalSlowClock(void)
1256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3296              		.loc 1 1256 1 is_stmt 1 view -0
 3297              		.cfi_startproc
 3298              		@ args = 0, pretend = 0, frame = 0
 3299              		@ frame_needed = 0, uses_anonymous_args = 0
 3300              		@ link register save eliminated.
1257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCSICTRL_Msk)
 3301              		.loc 1 1257 3 view .LVU716
 3302              		.loc 1 1257 21 is_stmt 0 view .LVU717
 3303 0000 054A     		ldr	r2, .L298
 3304              	.L296:
1258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until OSCSICTRL register in hibernate domain is ready to accept a write */  
1260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 3305              		.loc 1 1260 3 is_stmt 1 discriminator 1 view .LVU718
1257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCSICTRL_Msk)
 3306              		.loc 1 1257 8 discriminator 1 view .LVU719
1257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCSICTRL_Msk)
 3307              		.loc 1 1257 21 is_stmt 0 discriminator 1 view .LVU720
 3308 0002 D2F8C430 		ldr	r3, [r2, #196]
1257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCSICTRL_Msk)
 3309              		.loc 1 1257 8 discriminator 1 view .LVU721
 3310 0006 13F0200F 		tst	r3, #32
 3311 000a FAD1     		bne	.L296
1261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->OSCSICTRL |= (uint32_t)SCU_HIBERNATE_OSCSICTRL_PWD_Msk;
 3312              		.loc 1 1261 3 is_stmt 1 view .LVU722
 3313              		.loc 1 1261 28 is_stmt 0 view .LVU723
 3314 000c 034A     		ldr	r2, .L298+4
 3315 000e 5369     		ldr	r3, [r2, #20]
 3316 0010 43F00103 		orr	r3, r3, #1
 3317 0014 5361     		str	r3, [r2, #20]
1262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3318              		.loc 1 1262 1 view .LVU724
 3319 0016 7047     		bx	lr
 3320              	.L299:
 3321              		.align	2
 3322              	.L298:
 3323 0018 00400050 		.word	1342193664
 3324 001c 00430050 		.word	1342194432
 3325              		.cfi_endproc
 3326              	.LFE242:
 3328              		.section	.text.XMC_SCU_HIB_ClearEventStatus,"ax",%progbits
 3329              		.align	1
 3330              		.global	XMC_SCU_HIB_ClearEventStatus
 3331              		.syntax unified
 3332              		.thumb
 3333              		.thumb_func
 3334              		.fpu fpv4-sp-d16
 3336              	XMC_SCU_HIB_ClearEventStatus:
 3337              	.LVL148:
 3338              	.LFB243:
1263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_ClearEventStatus(int32_t event)
1265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3339              		.loc 1 1265 1 is_stmt 1 view -0
 3340              		.cfi_startproc
 3341              		@ args = 0, pretend = 0, frame = 0
 3342              		@ frame_needed = 0, uses_anonymous_args = 0
 3343              		@ link register save eliminated.
1266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCLR_Msk)
 3344              		.loc 1 1266 3 view .LVU726
 3345              		.loc 1 1266 21 is_stmt 0 view .LVU727
 3346 0000 044A     		ldr	r2, .L303
 3347              	.L301:
1267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCLR register in hibernate domain is ready to accept a write */  
1269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 3348              		.loc 1 1269 3 is_stmt 1 discriminator 1 view .LVU728
1266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCLR_Msk)
 3349              		.loc 1 1266 8 discriminator 1 view .LVU729
1266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCLR_Msk)
 3350              		.loc 1 1266 21 is_stmt 0 discriminator 1 view .LVU730
 3351 0002 D2F8C430 		ldr	r3, [r2, #196]
1266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCLR_Msk)
 3352              		.loc 1 1266 8 discriminator 1 view .LVU731
 3353 0006 13F0020F 		tst	r3, #2
 3354 000a FAD1     		bne	.L301
1270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCLR = event;
 3355              		.loc 1 1270 3 is_stmt 1 view .LVU732
 3356              		.loc 1 1270 24 is_stmt 0 view .LVU733
 3357 000c 024B     		ldr	r3, .L303+4
 3358 000e 5860     		str	r0, [r3, #4]
1271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3359              		.loc 1 1271 1 view .LVU734
 3360 0010 7047     		bx	lr
 3361              	.L304:
 3362 0012 00BF     		.align	2
 3363              	.L303:
 3364 0014 00400050 		.word	1342193664
 3365 0018 00430050 		.word	1342194432
 3366              		.cfi_endproc
 3367              	.LFE243:
 3369              		.section	.text.XMC_SCU_HIB_TriggerEvent,"ax",%progbits
 3370              		.align	1
 3371              		.global	XMC_SCU_HIB_TriggerEvent
 3372              		.syntax unified
 3373              		.thumb
 3374              		.thumb_func
 3375              		.fpu fpv4-sp-d16
 3377              	XMC_SCU_HIB_TriggerEvent:
 3378              	.LVL149:
 3379              	.LFB244:
1272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_TriggerEvent(int32_t event)
1274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3380              		.loc 1 1274 1 is_stmt 1 view -0
 3381              		.cfi_startproc
 3382              		@ args = 0, pretend = 0, frame = 0
 3383              		@ frame_needed = 0, uses_anonymous_args = 0
 3384              		@ link register save eliminated.
1275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDSET_Msk)
 3385              		.loc 1 1275 3 view .LVU736
 3386              		.loc 1 1275 21 is_stmt 0 view .LVU737
 3387 0000 044A     		ldr	r2, .L308
 3388              	.L306:
1276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDSET register in hibernate domain is ready to accept a write */    
1278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 3389              		.loc 1 1278 3 is_stmt 1 discriminator 1 view .LVU738
1275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDSET_Msk)
 3390              		.loc 1 1275 8 discriminator 1 view .LVU739
1275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDSET_Msk)
 3391              		.loc 1 1275 21 is_stmt 0 discriminator 1 view .LVU740
 3392 0002 D2F8C430 		ldr	r3, [r2, #196]
1275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDSET_Msk)
 3393              		.loc 1 1275 8 discriminator 1 view .LVU741
 3394 0006 13F0040F 		tst	r3, #4
 3395 000a FAD1     		bne	.L306
1279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDSET = event;
 3396              		.loc 1 1279 3 is_stmt 1 view .LVU742
 3397              		.loc 1 1279 24 is_stmt 0 view .LVU743
 3398 000c 024B     		ldr	r3, .L308+4
 3399 000e 9860     		str	r0, [r3, #8]
1280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3400              		.loc 1 1280 1 view .LVU744
 3401 0010 7047     		bx	lr
 3402              	.L309:
 3403 0012 00BF     		.align	2
 3404              	.L308:
 3405 0014 00400050 		.word	1342193664
 3406 0018 00430050 		.word	1342194432
 3407              		.cfi_endproc
 3408              	.LFE244:
 3410              		.section	.text.XMC_SCU_HIB_EnableEvent,"ax",%progbits
 3411              		.align	1
 3412              		.global	XMC_SCU_HIB_EnableEvent
 3413              		.syntax unified
 3414              		.thumb
 3415              		.thumb_func
 3416              		.fpu fpv4-sp-d16
 3418              	XMC_SCU_HIB_EnableEvent:
 3419              	.LVL150:
 3420              	.LFB245:
1281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_EnableEvent(int32_t event)
1283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3421              		.loc 1 1283 1 is_stmt 1 view -0
 3422              		.cfi_startproc
 3423              		@ args = 0, pretend = 0, frame = 0
 3424              		@ frame_needed = 0, uses_anonymous_args = 0
 3425              		@ link register save eliminated.
1284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
1285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_VBAT_POSEDGE) << (SCU_HIBERNATE_HDCR_VBATHI_Pos - SCU_HI
1286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_VBAT_NEGEDGE) << (SCU_HIBERNATE_HDCR_VBATLO_Pos - SCU_HI
1287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_0_POSEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO0HI_Pos -
1288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_0_NEGEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO0LO_Pos -
1289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if (defined(DOXYGEN) || ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100)))
1290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_POSEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1HI_Pos -
1291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_NEGEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1LO_Pos -
1292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3426              		.loc 1 1295 3 view .LVU746
 3427              		.loc 1 1295 21 is_stmt 0 view .LVU747
 3428 0000 054A     		ldr	r2, .L313
 3429              	.L311:
1296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 3430              		.loc 1 1298 3 is_stmt 1 discriminator 1 view .LVU748
1295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3431              		.loc 1 1295 8 discriminator 1 view .LVU749
1295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3432              		.loc 1 1295 21 is_stmt 0 discriminator 1 view .LVU750
 3433 0002 D2F8C430 		ldr	r3, [r2, #196]
1295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3434              		.loc 1 1295 8 discriminator 1 view .LVU751
 3435 0006 13F0080F 		tst	r3, #8
 3436 000a FAD1     		bne	.L311
1299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR |= event;
 3437              		.loc 1 1299 3 is_stmt 1 view .LVU752
 3438              		.loc 1 1299 23 is_stmt 0 view .LVU753
 3439 000c 034B     		ldr	r3, .L313+4
 3440 000e DA68     		ldr	r2, [r3, #12]
 3441 0010 1043     		orrs	r0, r0, r2
 3442              	.LVL151:
 3443              		.loc 1 1299 23 view .LVU754
 3444 0012 D860     		str	r0, [r3, #12]
1300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3445              		.loc 1 1300 1 view .LVU755
 3446 0014 7047     		bx	lr
 3447              	.L314:
 3448 0016 00BF     		.align	2
 3449              	.L313:
 3450 0018 00400050 		.word	1342193664
 3451 001c 00430050 		.word	1342194432
 3452              		.cfi_endproc
 3453              	.LFE245:
 3455              		.section	.text.XMC_SCU_HIB_DisableEvent,"ax",%progbits
 3456              		.align	1
 3457              		.global	XMC_SCU_HIB_DisableEvent
 3458              		.syntax unified
 3459              		.thumb
 3460              		.thumb_func
 3461              		.fpu fpv4-sp-d16
 3463              	XMC_SCU_HIB_DisableEvent:
 3464              	.LVL152:
 3465              	.LFB246:
1301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_DisableEvent(int32_t event)
1303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3466              		.loc 1 1303 1 is_stmt 1 view -0
 3467              		.cfi_startproc
 3468              		@ args = 0, pretend = 0, frame = 0
 3469              		@ frame_needed = 0, uses_anonymous_args = 0
 3470              		@ link register save eliminated.
1304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
1305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_VBAT_POSEDGE) << (SCU_HIBERNATE_HDCR_VBATHI_Pos - SCU_HI
1306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_VBAT_NEGEDGE) << (SCU_HIBERNATE_HDCR_VBATLO_Pos - SCU_HI
1307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_0_POSEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO0HI_Pos -
1308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_0_NEGEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO0LO_Pos -
1309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if (defined(DOXYGEN) || ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100)))
1310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_POSEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1HI_Pos -
1311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_NEGEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1LO_Pos -
1312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3471              		.loc 1 1315 3 view .LVU757
 3472              		.loc 1 1315 21 is_stmt 0 view .LVU758
 3473 0000 054A     		ldr	r2, .L318
 3474              	.L316:
1316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 3475              		.loc 1 1318 3 is_stmt 1 discriminator 1 view .LVU759
1315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3476              		.loc 1 1315 8 discriminator 1 view .LVU760
1315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3477              		.loc 1 1315 21 is_stmt 0 discriminator 1 view .LVU761
 3478 0002 D2F8C430 		ldr	r3, [r2, #196]
1315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3479              		.loc 1 1315 8 discriminator 1 view .LVU762
 3480 0006 13F0080F 		tst	r3, #8
 3481 000a FAD1     		bne	.L316
1319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR &= ~event;
 3482              		.loc 1 1319 3 is_stmt 1 view .LVU763
 3483              		.loc 1 1319 23 is_stmt 0 view .LVU764
 3484 000c 034A     		ldr	r2, .L318+4
 3485 000e D368     		ldr	r3, [r2, #12]
 3486 0010 23EA0000 		bic	r0, r3, r0
 3487              	.LVL153:
 3488              		.loc 1 1319 23 view .LVU765
 3489 0014 D060     		str	r0, [r2, #12]
1320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3490              		.loc 1 1320 1 view .LVU766
 3491 0016 7047     		bx	lr
 3492              	.L319:
 3493              		.align	2
 3494              	.L318:
 3495 0018 00400050 		.word	1342193664
 3496 001c 00430050 		.word	1342194432
 3497              		.cfi_endproc
 3498              	.LFE246:
 3500              		.section	.text.XMC_SCU_HIB_EnterHibernateState,"ax",%progbits
 3501              		.align	1
 3502              		.global	XMC_SCU_HIB_EnterHibernateState
 3503              		.syntax unified
 3504              		.thumb
 3505              		.thumb_func
 3506              		.fpu fpv4-sp-d16
 3508              	XMC_SCU_HIB_EnterHibernateState:
 3509              	.LFB247:
1321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_EnterHibernateState(void) 
1323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3510              		.loc 1 1323 1 is_stmt 1 view -0
 3511              		.cfi_startproc
 3512              		@ args = 0, pretend = 0, frame = 0
 3513              		@ frame_needed = 0, uses_anonymous_args = 0
 3514              		@ link register save eliminated.
1324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3515              		.loc 1 1324 3 view .LVU768
 3516              		.loc 1 1324 21 is_stmt 0 view .LVU769
 3517 0000 054A     		ldr	r2, .L323
 3518              	.L321:
1325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 3519              		.loc 1 1327 3 is_stmt 1 discriminator 1 view .LVU770
1324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3520              		.loc 1 1324 8 discriminator 1 view .LVU771
1324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3521              		.loc 1 1324 21 is_stmt 0 discriminator 1 view .LVU772
 3522 0002 D2F8C430 		ldr	r3, [r2, #196]
1324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3523              		.loc 1 1324 8 discriminator 1 view .LVU773
 3524 0006 13F0080F 		tst	r3, #8
 3525 000a FAD1     		bne	.L321
1328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_HIB_Msk;
 3526              		.loc 1 1328 3 is_stmt 1 view .LVU774
 3527              		.loc 1 1328 23 is_stmt 0 view .LVU775
 3528 000c 034A     		ldr	r2, .L323+4
 3529 000e D368     		ldr	r3, [r2, #12]
 3530 0010 43F01003 		orr	r3, r3, #16
 3531 0014 D360     		str	r3, [r2, #12]
1329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3532              		.loc 1 1329 1 view .LVU776
 3533 0016 7047     		bx	lr
 3534              	.L324:
 3535              		.align	2
 3536              	.L323:
 3537 0018 00400050 		.word	1342193664
 3538 001c 00430050 		.word	1342194432
 3539              		.cfi_endproc
 3540              	.LFE247:
 3542              		.section	.text.XMC_SCU_HIB_EnterHibernateStateEx,"ax",%progbits
 3543              		.align	1
 3544              		.global	XMC_SCU_HIB_EnterHibernateStateEx
 3545              		.syntax unified
 3546              		.thumb
 3547              		.thumb_func
 3548              		.fpu fpv4-sp-d16
 3550              	XMC_SCU_HIB_EnterHibernateStateEx:
 3551              	.LVL154:
 3552              	.LFB248:
1330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_EnterHibernateStateEx(XMC_SCU_HIB_HIBERNATE_MODE_t mode)
1332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3553              		.loc 1 1332 1 is_stmt 1 view -0
 3554              		.cfi_startproc
 3555              		@ args = 0, pretend = 0, frame = 0
 3556              		@ frame_needed = 0, uses_anonymous_args = 0
1333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (mode == XMC_SCU_HIB_HIBERNATE_MODE_EXTERNAL)
 3557              		.loc 1 1333 3 view .LVU778
 3558              		.loc 1 1333 6 is_stmt 0 view .LVU779
 3559 0000 00B1     		cbz	r0, .L331
 3560 0002 7047     		bx	lr
 3561              	.L331:
1332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (mode == XMC_SCU_HIB_HIBERNATE_MODE_EXTERNAL)
 3562              		.loc 1 1332 1 view .LVU780
 3563 0004 08B5     		push	{r3, lr}
 3564              	.LCFI11:
 3565              		.cfi_def_cfa_offset 8
 3566              		.cfi_offset 3, -8
 3567              		.cfi_offset 14, -4
1334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_HIB_EnterHibernateState();
 3568              		.loc 1 1335 5 is_stmt 1 view .LVU781
 3569 0006 FFF7FEFF 		bl	XMC_SCU_HIB_EnterHibernateState
 3570              	.LVL155:
1336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if ((UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
1338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (mode == XMC_SCU_HIB_HIBERNATE_MODE_INTERNAL)
1339:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1340:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HINTSET_Msk)
1341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1342:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       /* Wait until HDCR register in hibernate domain is ready to accept a write */
1343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
1344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_HIBERNATE->HINTSET = SCU_HIBERNATE_HINTSET_HIBNINT_Msk;
1345:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1347:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3571              		.loc 1 1347 1 is_stmt 0 view .LVU782
 3572 000a 08BD     		pop	{r3, pc}
 3573              		.cfi_endproc
 3574              	.LFE248:
 3576              		.section	.text.XMC_SCU_HIB_SetWakeupTriggerInput,"ax",%progbits
 3577              		.align	1
 3578              		.global	XMC_SCU_HIB_SetWakeupTriggerInput
 3579              		.syntax unified
 3580              		.thumb
 3581              		.thumb_func
 3582              		.fpu fpv4-sp-d16
 3584              	XMC_SCU_HIB_SetWakeupTriggerInput:
 3585              	.LVL156:
 3586              	.LFB249:
1348:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1349:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetWakeupTriggerInput(XMC_SCU_HIB_IO_t pin)
1350:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3587              		.loc 1 1350 1 is_stmt 1 view -0
 3588              		.cfi_startproc
 3589              		@ args = 0, pretend = 0, frame = 0
 3590              		@ frame_needed = 0, uses_anonymous_args = 0
 3591              		@ link register save eliminated.
1351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3592              		.loc 1 1351 3 view .LVU784
 3593              		.loc 1 1351 21 is_stmt 0 view .LVU785
 3594 0000 094A     		ldr	r2, .L337
 3595              	.L333:
1352:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1354:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 3596              		.loc 1 1354 3 is_stmt 1 discriminator 1 view .LVU786
1351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3597              		.loc 1 1351 8 discriminator 1 view .LVU787
1351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3598              		.loc 1 1351 21 is_stmt 0 discriminator 1 view .LVU788
 3599 0002 D2F8C430 		ldr	r3, [r2, #196]
1351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3600              		.loc 1 1351 8 discriminator 1 view .LVU789
 3601 0006 13F0080F 		tst	r3, #8
 3602 000a FAD1     		bne	.L333
1355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1356:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (pin == XMC_SCU_HIB_IO_0)
 3603              		.loc 1 1356 3 is_stmt 1 view .LVU790
 3604              		.loc 1 1356 6 is_stmt 0 view .LVU791
 3605 000c 28B9     		cbnz	r0, .L334
1357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1358:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_WKUPSEL_Msk;
 3606              		.loc 1 1358 5 is_stmt 1 view .LVU792
 3607              		.loc 1 1358 25 is_stmt 0 view .LVU793
 3608 000e 074A     		ldr	r2, .L337+4
 3609 0010 D368     		ldr	r3, [r2, #12]
 3610 0012 43F48073 		orr	r3, r3, #256
 3611 0016 D360     		str	r3, [r2, #12]
 3612 0018 7047     		bx	lr
 3613              	.L334:
1359:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
1361:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_HIBERNATE->HDCR &= ~SCU_HIBERNATE_HDCR_WKUPSEL_Msk; 
 3614              		.loc 1 1362 5 is_stmt 1 view .LVU794
 3615              		.loc 1 1362 25 is_stmt 0 view .LVU795
 3616 001a 044A     		ldr	r2, .L337+4
 3617 001c D368     		ldr	r3, [r2, #12]
 3618 001e 23F48073 		bic	r3, r3, #256
 3619 0022 D360     		str	r3, [r2, #12]
1363:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3620              		.loc 1 1364 1 view .LVU796
 3621 0024 7047     		bx	lr
 3622              	.L338:
 3623 0026 00BF     		.align	2
 3624              	.L337:
 3625 0028 00400050 		.word	1342193664
 3626 002c 00430050 		.word	1342194432
 3627              		.cfi_endproc
 3628              	.LFE249:
 3630              		.section	.text.XMC_SCU_HIB_SetPinMode,"ax",%progbits
 3631              		.align	1
 3632              		.global	XMC_SCU_HIB_SetPinMode
 3633              		.syntax unified
 3634              		.thumb
 3635              		.thumb_func
 3636              		.fpu fpv4-sp-d16
 3638              	XMC_SCU_HIB_SetPinMode:
 3639              	.LVL157:
 3640              	.LFB250:
1365:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetPinMode(XMC_SCU_HIB_IO_t pin, XMC_SCU_HIB_PIN_MODE_t mode)
1367:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3641              		.loc 1 1367 1 is_stmt 1 view -0
 3642              		.cfi_startproc
 3643              		@ args = 0, pretend = 0, frame = 0
 3644              		@ frame_needed = 0, uses_anonymous_args = 0
 3645              		@ link register save eliminated.
 3646              		.loc 1 1367 1 is_stmt 0 view .LVU798
 3647 0000 10B4     		push	{r4}
 3648              	.LCFI12:
 3649              		.cfi_def_cfa_offset 4
 3650              		.cfi_offset 4, -4
1368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3651              		.loc 1 1368 3 is_stmt 1 view .LVU799
 3652              		.loc 1 1368 21 is_stmt 0 view .LVU800
 3653 0002 0A4A     		ldr	r2, .L343
 3654              	.L340:
1369:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1370:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1371:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 3655              		.loc 1 1371 3 is_stmt 1 discriminator 1 view .LVU801
1368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3656              		.loc 1 1368 8 discriminator 1 view .LVU802
1368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3657              		.loc 1 1368 21 is_stmt 0 discriminator 1 view .LVU803
 3658 0004 D2F8C430 		ldr	r3, [r2, #196]
1368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3659              		.loc 1 1368 8 discriminator 1 view .LVU804
 3660 0008 13F0080F 		tst	r3, #8
 3661 000c FAD1     		bne	.L340
1372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ~(SCU_HIBERNATE_HDCR_HIBIO0SEL_Msk << (SCU_HIBERNATE
 3662              		.loc 1 1372 3 is_stmt 1 view .LVU805
 3663              		.loc 1 1372 39 is_stmt 0 view .LVU806
 3664 000e 084C     		ldr	r4, .L343+4
 3665 0010 E368     		ldr	r3, [r4, #12]
 3666              		.loc 1 1372 120 view .LVU807
 3667 0012 8000     		lsls	r0, r0, #2
 3668              	.LVL158:
 3669              		.loc 1 1372 83 view .LVU808
 3670 0014 4FF47022 		mov	r2, #983040
 3671 0018 8240     		lsls	r2, r2, r0
 3672              		.loc 1 1372 46 view .LVU809
 3673 001a 23EA0203 		bic	r3, r3, r2
1373:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         (mode << (SCU_HIBERNATE_HDCR_HIBIOSEL_Size * pin));
 3674              		.loc 1 1373 31 view .LVU810
 3675 001e 01FA00F0 		lsl	r0, r1, r0
1372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ~(SCU_HIBERNATE_HDCR_HIBIO0SEL_Msk << (SCU_HIBERNATE
 3676              		.loc 1 1372 129 view .LVU811
 3677 0022 1843     		orrs	r0, r0, r3
1372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ~(SCU_HIBERNATE_HDCR_HIBIO0SEL_Msk << (SCU_HIBERNATE
 3678              		.loc 1 1372 23 view .LVU812
 3679 0024 E060     		str	r0, [r4, #12]
1374:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3680              		.loc 1 1374 1 view .LVU813
 3681 0026 5DF8044B 		ldr	r4, [sp], #4
 3682              	.LCFI13:
 3683              		.cfi_restore 4
 3684              		.cfi_def_cfa_offset 0
 3685 002a 7047     		bx	lr
 3686              	.L344:
 3687              		.align	2
 3688              	.L343:
 3689 002c 00400050 		.word	1342193664
 3690 0030 00430050 		.word	1342194432
 3691              		.cfi_endproc
 3692              	.LFE250:
 3694              		.section	.text.XMC_SCU_HIB_SetPinOutputLevel,"ax",%progbits
 3695              		.align	1
 3696              		.global	XMC_SCU_HIB_SetPinOutputLevel
 3697              		.syntax unified
 3698              		.thumb
 3699              		.thumb_func
 3700              		.fpu fpv4-sp-d16
 3702              	XMC_SCU_HIB_SetPinOutputLevel:
 3703              	.LVL159:
 3704              	.LFB251:
1375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1376:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetPinOutputLevel(XMC_SCU_HIB_IO_t pin, XMC_SCU_HIB_IO_OUTPUT_LEVEL_t level)
1377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3705              		.loc 1 1377 1 is_stmt 1 view -0
 3706              		.cfi_startproc
 3707              		@ args = 0, pretend = 0, frame = 0
 3708              		@ frame_needed = 0, uses_anonymous_args = 0
 3709              		@ link register save eliminated.
 3710              		.loc 1 1377 1 is_stmt 0 view .LVU815
 3711 0000 10B4     		push	{r4}
 3712              	.LCFI14:
 3713              		.cfi_def_cfa_offset 4
 3714              		.cfi_offset 4, -4
1378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3715              		.loc 1 1378 3 is_stmt 1 view .LVU816
 3716              		.loc 1 1378 21 is_stmt 0 view .LVU817
 3717 0002 094A     		ldr	r2, .L349
 3718              	.L346:
1379:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1380:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1381:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 3719              		.loc 1 1381 3 is_stmt 1 discriminator 1 view .LVU818
1378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3720              		.loc 1 1378 8 discriminator 1 view .LVU819
1378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3721              		.loc 1 1378 21 is_stmt 0 discriminator 1 view .LVU820
 3722 0004 D2F8C430 		ldr	r3, [r2, #196]
1378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3723              		.loc 1 1378 8 discriminator 1 view .LVU821
 3724 0008 13F0080F 		tst	r3, #8
 3725 000c FAD1     		bne	.L346
1382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ~(SCU_HIBERNATE_HDCR_HIBIO0POL_Msk << pin)) |
 3726              		.loc 1 1382 3 is_stmt 1 view .LVU822
 3727              		.loc 1 1382 39 is_stmt 0 view .LVU823
 3728 000e 074C     		ldr	r4, .L349+4
 3729 0010 E368     		ldr	r3, [r4, #12]
 3730              		.loc 1 1382 83 view .LVU824
 3731 0012 4FF48052 		mov	r2, #4096
 3732 0016 8240     		lsls	r2, r2, r0
 3733              		.loc 1 1382 46 view .LVU825
 3734 0018 23EA0203 		bic	r3, r3, r2
1383:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         (level << pin);
 3735              		.loc 1 1383 32 view .LVU826
 3736 001c 8140     		lsls	r1, r1, r0
 3737              	.LVL160:
1382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ~(SCU_HIBERNATE_HDCR_HIBIO0POL_Msk << pin)) |
 3738              		.loc 1 1382 92 view .LVU827
 3739 001e 0B43     		orrs	r3, r3, r1
1382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ~(SCU_HIBERNATE_HDCR_HIBIO0POL_Msk << pin)) |
 3740              		.loc 1 1382 23 view .LVU828
 3741 0020 E360     		str	r3, [r4, #12]
1384:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3742              		.loc 1 1384 1 view .LVU829
 3743 0022 5DF8044B 		ldr	r4, [sp], #4
 3744              	.LCFI15:
 3745              		.cfi_restore 4
 3746              		.cfi_def_cfa_offset 0
 3747 0026 7047     		bx	lr
 3748              	.L350:
 3749              		.align	2
 3750              	.L349:
 3751 0028 00400050 		.word	1342193664
 3752 002c 00430050 		.word	1342194432
 3753              		.cfi_endproc
 3754              	.LFE251:
 3756              		.section	.text.XMC_SCU_HIB_SetInput0,"ax",%progbits
 3757              		.align	1
 3758              		.global	XMC_SCU_HIB_SetInput0
 3759              		.syntax unified
 3760              		.thumb
 3761              		.thumb_func
 3762              		.fpu fpv4-sp-d16
 3764              	XMC_SCU_HIB_SetInput0:
 3765              	.LVL161:
 3766              	.LFB252:
1385:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1386:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetInput0(XMC_SCU_HIB_IO_t pin)
1387:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3767              		.loc 1 1387 1 is_stmt 1 view -0
 3768              		.cfi_startproc
 3769              		@ args = 0, pretend = 0, frame = 0
 3770              		@ frame_needed = 0, uses_anonymous_args = 0
 3771              		@ link register save eliminated.
1388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3772              		.loc 1 1388 3 view .LVU831
 3773              		.loc 1 1388 21 is_stmt 0 view .LVU832
 3774 0000 094A     		ldr	r2, .L356
 3775              	.L352:
1389:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1390:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1391:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 3776              		.loc 1 1391 3 is_stmt 1 discriminator 1 view .LVU833
1388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3777              		.loc 1 1388 8 discriminator 1 view .LVU834
1388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3778              		.loc 1 1388 21 is_stmt 0 discriminator 1 view .LVU835
 3779 0002 D2F8C430 		ldr	r3, [r2, #196]
1388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3780              		.loc 1 1388 8 discriminator 1 view .LVU836
 3781 0006 13F0080F 		tst	r3, #8
 3782 000a FAD1     		bne	.L352
1392:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1393:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (pin == XMC_SCU_HIB_IO_0)
 3783              		.loc 1 1393 3 is_stmt 1 view .LVU837
 3784              		.loc 1 1393 6 is_stmt 0 view .LVU838
 3785 000c 28B9     		cbnz	r0, .L353
1394:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1395:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_GPI0SEL_Msk;
 3786              		.loc 1 1395 5 is_stmt 1 view .LVU839
 3787              		.loc 1 1395 25 is_stmt 0 view .LVU840
 3788 000e 074A     		ldr	r2, .L356+4
 3789 0010 D368     		ldr	r3, [r2, #12]
 3790 0012 43F48063 		orr	r3, r3, #1024
 3791 0016 D360     		str	r3, [r2, #12]
 3792 0018 7047     		bx	lr
 3793              	.L353:
1396:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1397:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
1398:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_HIBERNATE->HDCR &= ~SCU_HIBERNATE_HDCR_GPI0SEL_Msk; 
 3794              		.loc 1 1399 5 is_stmt 1 view .LVU841
 3795              		.loc 1 1399 25 is_stmt 0 view .LVU842
 3796 001a 044A     		ldr	r2, .L356+4
 3797 001c D368     		ldr	r3, [r2, #12]
 3798 001e 23F48063 		bic	r3, r3, #1024
 3799 0022 D360     		str	r3, [r2, #12]
1400:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1401:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3800              		.loc 1 1401 1 view .LVU843
 3801 0024 7047     		bx	lr
 3802              	.L357:
 3803 0026 00BF     		.align	2
 3804              	.L356:
 3805 0028 00400050 		.word	1342193664
 3806 002c 00430050 		.word	1342194432
 3807              		.cfi_endproc
 3808              	.LFE252:
 3810              		.section	.text.XMC_SCU_HIB_SetSR0Input,"ax",%progbits
 3811              		.align	1
 3812              		.global	XMC_SCU_HIB_SetSR0Input
 3813              		.syntax unified
 3814              		.thumb
 3815              		.thumb_func
 3816              		.fpu fpv4-sp-d16
 3818              	XMC_SCU_HIB_SetSR0Input:
 3819              	.LVL162:
 3820              	.LFB253:
1402:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1403:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetSR0Input(XMC_SCU_HIB_SR0_INPUT_t input)
1404:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3821              		.loc 1 1404 1 is_stmt 1 view -0
 3822              		.cfi_startproc
 3823              		@ args = 0, pretend = 0, frame = 0
 3824              		@ frame_needed = 0, uses_anonymous_args = 0
 3825              		@ link register save eliminated.
1405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3826              		.loc 1 1405 3 view .LVU845
 3827              		.loc 1 1405 21 is_stmt 0 view .LVU846
 3828 0000 064A     		ldr	r2, .L361
 3829              	.L359:
1406:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1407:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1408:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 3830              		.loc 1 1408 3 is_stmt 1 discriminator 1 view .LVU847
1405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3831              		.loc 1 1405 8 discriminator 1 view .LVU848
1405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3832              		.loc 1 1405 21 is_stmt 0 discriminator 1 view .LVU849
 3833 0002 D2F8C430 		ldr	r3, [r2, #196]
1405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3834              		.loc 1 1405 8 discriminator 1 view .LVU850
 3835 0006 13F0080F 		tst	r3, #8
 3836 000a FAD1     		bne	.L359
1409:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if ((UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
1410:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & (uint32_t)~(SCU_HIBERNATE_HDCR_GPI0SEL_Msk | SCU_HIB
1411:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #else
1412:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & (uint32_t)~(SCU_HIBERNATE_HDCR_GPI0SEL_Msk)) | 
 3837              		.loc 1 1412 3 is_stmt 1 view .LVU851
 3838              		.loc 1 1412 39 is_stmt 0 view .LVU852
 3839 000c 044A     		ldr	r2, .L361+4
 3840 000e D368     		ldr	r3, [r2, #12]
 3841              		.loc 1 1412 46 view .LVU853
 3842 0010 23F48063 		bic	r3, r3, #1024
 3843              		.loc 1 1412 93 view .LVU854
 3844 0014 1843     		orrs	r0, r0, r3
 3845              	.LVL163:
 3846              		.loc 1 1412 23 view .LVU855
 3847 0016 D060     		str	r0, [r2, #12]
1413:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif  
1414:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         input;
1415:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3848              		.loc 1 1415 1 view .LVU856
 3849 0018 7047     		bx	lr
 3850              	.L362:
 3851 001a 00BF     		.align	2
 3852              	.L361:
 3853 001c 00400050 		.word	1342193664
 3854 0020 00430050 		.word	1342194432
 3855              		.cfi_endproc
 3856              	.LFE253:
 3858              		.section	.text.XMC_SCU_CLOCK_IsLowPowerOscillatorStable,"ax",%progbits
 3859              		.align	1
 3860              		.global	XMC_SCU_CLOCK_IsLowPowerOscillatorStable
 3861              		.syntax unified
 3862              		.thumb
 3863              		.thumb_func
 3864              		.fpu fpv4-sp-d16
 3866              	XMC_SCU_CLOCK_IsLowPowerOscillatorStable:
 3867              	.LFB254:
1416:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1417:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if ((UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
1418:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1419:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100))
1420:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetSR1Input(XMC_SCU_HIB_SR1_INPUT_t input)
1421:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1422:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
1423:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1424:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1426:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & (uint32_t)~(SCU_HIBERNATE_HDCR_GPI0SEL_Msk | SCU_HIB
1427:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         input;
1428:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1429:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1430:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1431:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_SetInput(XMC_SCU_HIB_LPAC_INPUT_t input)
1432:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACCONF_Msk)
1434:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1435:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1436:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACCONF = (SCU_HIBERNATE->LPACCONF &  (uint32_t)~SCU_HIBERNATE_LPACCONF_CMPEN_Msk
1438:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                             input;
1439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1441:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_SetTrigger(XMC_SCU_HIB_LPAC_TRIGGER_t trigger)
1442:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACCONF_Msk)
1444:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1445:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1447:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACCONF = (SCU_HIBERNATE->LPACCONF &  (uint32_t)~SCU_HIBERNATE_LPACCONF_TRIGSEL_M
1448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                             trigger;
1449:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1450:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1451:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_SetTiming(bool enable_delay, uint16_t interval_count, uint8_t settle_count)
1452:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1453:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t config = 0;
1454:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1455:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (enable_delay)
1456:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1457:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     config = SCU_HIBERNATE_LPACCONF_CONVDEL_Msk;
1458:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1459:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   config |= interval_count << SCU_HIBERNATE_LPACCONF_INTERVCNT_Pos;
1461:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   config |= settle_count << SCU_HIBERNATE_LPACCONF_SETTLECNT_Pos;
1462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACCONF_Msk)
1464:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1465:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1467:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1468:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACCONF = (SCU_HIBERNATE->LPACCONF &  (uint32_t)~(SCU_HIBERNATE_LPACCONF_CONVDEL_
1469:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                     SCU_HIBERNATE_LPACCONF_INTERVCN
1470:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                     SCU_HIBERNATE_LPACCONF_SETTLECN
1471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                             config;
1472:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1473:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1475:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_SetVBATThresholds(uint8_t lower, uint8_t upper)
1476:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1478:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACTH0_Msk)
1479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1480:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1481:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1483:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACTH0 = (lower << SCU_HIBERNATE_LPACTH0_VBATLO_Pos) | (upper << SCU_HIBERNATE_LP
1484:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1487:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1488:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1489:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_SetHIBIO0Thresholds(uint8_t lower, uint8_t upper)
1490:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1491:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1492:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACTH1_Msk)
1493:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1494:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1495:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1496:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1497:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACTH1 = (SCU_HIBERNATE->LPACTH1 & (uint32_t)~(SCU_HIBERNATE_LPACTH1_AHIBIO0LO_Ms
1498:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                            (lower << SCU_HIBERNATE_LPACTH1_AHIBIO0LO_Pos) |
1499:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                            (upper << SCU_HIBERNATE_LPACTH1_AHIBIO0HI_Pos);
1500:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1501:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1502:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100))
1503:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_SetHIBIO1Thresholds(uint8_t lower, uint8_t upper)
1504:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1505:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1506:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACTH1_Msk)
1507:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1508:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1509:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1510:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1511:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACTH1 = (SCU_HIBERNATE->LPACTH1 & (uint32_t)~(SCU_HIBERNATE_LPACTH1_AHIBIO1LO_Ms
1512:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                            (lower << SCU_HIBERNATE_LPACTH1_AHIBIO1LO_Pos) |
1513:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                            (upper << SCU_HIBERNATE_LPACTH1_AHIBIO1HI_Pos);
1514:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1515:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1516:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1517:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** int32_t XMC_SCU_HIB_LPAC_GetStatus(void)
1518:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1519:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return SCU_HIBERNATE->LPACST;
1520:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1521:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1522:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_ClearStatus(int32_t status)
1523:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1524:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACCLR_Msk)
1525:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1526:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until LPACCLR register in hibernate domain is ready to accept a write */
1527:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1528:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACCLR = status;;
1529:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1531:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_TriggerCompare(XMC_SCU_HIB_LPAC_INPUT_t input)
1532:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1533:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACSET_Msk)
1534:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1535:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until LPACSET register in hibernate domain is ready to accept a write */
1536:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1537:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1538:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACSET = input;
1539:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1540:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1542:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_CLOCK_IsLowPowerOscillatorStable(void)
1544:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3868              		.loc 1 1544 1 is_stmt 1 view -0
 3869              		.cfi_startproc
 3870              		@ args = 0, pretend = 0, frame = 0
 3871              		@ frame_needed = 0, uses_anonymous_args = 0
 3872              		@ link register save eliminated.
1545:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((SCU_HIBERNATE->HDSTAT & SCU_HIBERNATE_HDSTAT_ULPWDG_Msk) == 0UL);
 3873              		.loc 1 1545 3 view .LVU858
 3874              		.loc 1 1545 25 is_stmt 0 view .LVU859
 3875 0000 034B     		ldr	r3, .L364
 3876 0002 1868     		ldr	r0, [r3]
 3877              		.loc 1 1545 69 view .LVU860
 3878 0004 80F00800 		eor	r0, r0, #8
1546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3879              		.loc 1 1546 1 view .LVU861
 3880 0008 C0F3C000 		ubfx	r0, r0, #3, #1
 3881 000c 7047     		bx	lr
 3882              	.L365:
 3883 000e 00BF     		.align	2
 3884              	.L364:
 3885 0010 00430050 		.word	1342194432
 3886              		.cfi_endproc
 3887              	.LFE254:
 3889              		.section	.text.XMC_SCU_CLOCK_EnableLowPowerOscillator,"ax",%progbits
 3890              		.align	1
 3891              		.global	XMC_SCU_CLOCK_EnableLowPowerOscillator
 3892              		.syntax unified
 3893              		.thumb
 3894              		.thumb_func
 3895              		.fpu fpv4-sp-d16
 3897              	XMC_SCU_CLOCK_EnableLowPowerOscillator:
 3898              	.LFB255:
1547:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1548:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to configure the 32khz Ultra Low Power oscillator */
1549:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableLowPowerOscillator(void)
1550:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3899              		.loc 1 1550 1 is_stmt 1 view -0
 3900              		.cfi_startproc
 3901              		@ args = 0, pretend = 0, frame = 0
 3902              		@ frame_needed = 0, uses_anonymous_args = 0
 3903              		@ link register save eliminated.
1551:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Enable OSC_ULP */
1552:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 3904              		.loc 1 1552 3 view .LVU863
 3905              		.loc 1 1552 21 is_stmt 0 view .LVU864
 3906 0000 134A     		ldr	r2, .L375
 3907              	.L367:
1553:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1554:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until no pending update to OSCULCTRL register in hibernate domain */
1555:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 3908              		.loc 1 1555 3 is_stmt 1 discriminator 1 view .LVU865
1552:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3909              		.loc 1 1552 8 discriminator 1 view .LVU866
1552:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3910              		.loc 1 1552 21 is_stmt 0 discriminator 1 view .LVU867
 3911 0002 D2F8C430 		ldr	r3, [r2, #196]
1552:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3912              		.loc 1 1552 8 discriminator 1 view .LVU868
 3913 0006 13F0800F 		tst	r3, #128
 3914 000a FAD1     		bne	.L367
1556:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->OSCULCTRL &= ~SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 3915              		.loc 1 1556 3 is_stmt 1 view .LVU869
 3916              		.loc 1 1556 28 is_stmt 0 view .LVU870
 3917 000c 114A     		ldr	r2, .L375+4
 3918 000e D369     		ldr	r3, [r2, #28]
 3919 0010 23F03003 		bic	r3, r3, #48
 3920 0014 D361     		str	r3, [r2, #28]
1557:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1558:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Enable OSC_ULP Oscillator Watchdog*/
1559:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3921              		.loc 1 1559 3 is_stmt 1 view .LVU871
 3922              		.loc 1 1559 21 is_stmt 0 view .LVU872
 3923 0016 A2F54072 		sub	r2, r2, #768
 3924              	.L368:
1560:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1561:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
1562:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 3925              		.loc 1 1562 3 is_stmt 1 discriminator 1 view .LVU873
1559:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3926              		.loc 1 1559 9 discriminator 1 view .LVU874
1559:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3927              		.loc 1 1559 21 is_stmt 0 discriminator 1 view .LVU875
 3928 001a D2F8C430 		ldr	r3, [r2, #196]
1559:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3929              		.loc 1 1559 9 discriminator 1 view .LVU876
 3930 001e 13F0080F 		tst	r3, #8
 3931 0022 FAD1     		bne	.L368
1563:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR |= (uint32_t)SCU_HIBERNATE_HDCR_ULPWDGEN_Msk;
 3932              		.loc 1 1563 3 is_stmt 1 view .LVU877
 3933              		.loc 1 1563 23 is_stmt 0 view .LVU878
 3934 0024 0B4A     		ldr	r2, .L375+4
 3935 0026 D368     		ldr	r3, [r2, #12]
 3936 0028 43F00803 		orr	r3, r3, #8
 3937 002c D360     		str	r3, [r2, #12]
1564:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1565:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Enable OSC_ULP Oscillator Watchdog*/
1566:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDSET_Msk)
 3938              		.loc 1 1566 3 is_stmt 1 view .LVU879
 3939              		.loc 1 1566 21 is_stmt 0 view .LVU880
 3940 002e A2F54072 		sub	r2, r2, #768
 3941              	.L369:
1567:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1568:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
1569:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 3942              		.loc 1 1569 3 is_stmt 1 discriminator 1 view .LVU881
1566:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3943              		.loc 1 1566 9 discriminator 1 view .LVU882
1566:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3944              		.loc 1 1566 21 is_stmt 0 discriminator 1 view .LVU883
 3945 0032 D2F8C430 		ldr	r3, [r2, #196]
1566:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3946              		.loc 1 1566 9 discriminator 1 view .LVU884
 3947 0036 13F0040F 		tst	r3, #4
 3948 003a FAD1     		bne	.L369
1570:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDSET = (uint32_t)SCU_HIBERNATE_HDSET_ULPWDG_Msk;
 3949              		.loc 1 1570 3 is_stmt 1 view .LVU885
 3950              		.loc 1 1570 24 is_stmt 0 view .LVU886
 3951 003c 054B     		ldr	r3, .L375+4
 3952 003e 0822     		movs	r2, #8
 3953 0040 9A60     		str	r2, [r3, #8]
1571:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1572:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (XMC_SCU_GetMirrorStatus() != 0)
 3954              		.loc 1 1572 3 is_stmt 1 view .LVU887
 3955              	.LBB32:
 3956              	.LBB33:
 428:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** }
 429:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 430:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 431:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return uint32_t  Value of peripheral clock frequency in Hertz.
 432:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 434:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Provides the vlaue of clock frequency at which the peripherals are working.\n\n
 435:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The value is derived from the CPU frequency. \b Range: Value is of type uint32_t. It is represen
 436:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_CLOCK_GetCpuClockFrequency(),XMC_SCU_CLOCK_GatePeripheralClock() \n\n\n
 438:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void); 
 440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 441:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #if(UC_SERIES != XMC45)
 442:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  
 443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 444:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 445:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param  peripheral The peripheral for which the clock has to be gated. \b Range: Use type @ref X
 446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    to identify the peripheral clock to be gated.
 447:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None
 449:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 450:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 451:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Blocks the supply of clock to the selected peripheral.\n\n
 452:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Clock gating helps in reducing the power consumption. User can selectively gate the clocks of un
 453:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \if XMC1
 454:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * fPCLK is the source of clock to various peripherals. Some peripherals support clock gate. Such a
 455:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * the clock supply for the selected peripheral.
 456:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Software can request for individual gating of such peripheral clocks by enabling the \a SCU_CGAT
 457:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * register bit field. Every bit in \a SCU_CGATSET0 register is protected by the bit protection sch
 458:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * bit fields are handled internally.
 459:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \endif
 460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \if XMC4
 461:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * fPERI is the source of clock to various peripherals. Some peripherals support clock gate. Such a
 462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * the clock supply for the selected peripheral.
 463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Software can request for individual gating of such peripheral clocks by enabling one of the \a
 464:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * SCU_CGATSET0, \a SCU_CGATSET1 or \a SCU_CGATSET2 register bitfields.
 465:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * 
 466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \endif
 467:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Note: Clock gating shall not be activated unless the module is in reset state. So use \a
 468:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_CLOCK_IsPeripheralClockGated() API before enabling the gating of any peripheral.
 469:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 470:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_CLOCK_IsPeripheralClockGated(), XMC_SCU_CLOCK_UngatePeripheralClock() \n\n\n
 471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 472:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** void XMC_SCU_CLOCK_GatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral);
 473:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  
 474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 475:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 476:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param  peripheral  The peripheral for which the clock has to be ungated. \b Range: Use type @re
 477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    to identify the peripheral.
 478:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None
 480:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 481:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Enables the supply of clock to the selected peripheral.\n\n
 483:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * By default when the device powers on, the peripheral clock will be gated for the 
 484:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * peripherals that support clock gating.
 485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The peripheral clock should be enabled before using it for any functionality.
 486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \if XMC1
 487:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * fPCLK is the source of clock to various peripherals. Some peripherals support clock gate.
 488:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Software can request for individual ungating of such peripheral clocks by setting respective bit
 489:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * in the \a SCU_CGATCLR0 register.
 490:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \endif
 491:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \if XMC4
 492:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * fPERI is the source of clock to various peripherals. Some peripherals support clock gate.
 493:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Software can request for individual ungating of such peripheral clocks by setting the respective
 494:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * SCU_CGATCLR0, \a SCU_CGATCLR1 or \a SCU_CGATCLR2 registers.
 495:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \endif
 496:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 497:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 498:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_CLOCK_IsPeripheralClockGated(), XMC_SCU_CLOCK_GatePeripheralClock() \n\n\n
 499:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 500:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** void XMC_SCU_CLOCK_UngatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral);
 501:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 502:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 503:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 504:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param  peripheral  The peripheral for which the check for clock gating has to be done. 
 505:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    \b Range: Use type @ref XMC_SCU_PERIPHERAL_CLOCK_t to identify the peripheral
 506:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 507:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return bool Status of the peripheral clock gating. \b Range: true if the peripheral clock is ga
 508:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *              false if the peripheral clock ungated(gate de-asserted).
 509:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 510:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 511:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Gives the status of peripheral clock gating.\n\n
 512:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \if XMC1
 513:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Checks the status of peripheral clock gating using the register CGATSTAT0.
 514:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \endif
 515:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \if XMC4
 516:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Checks the status of peripheral clock gating using one of CGATSTAT0, CGATSTAT1 or CGATSTAT2 regi
 517:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \endif
 518:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * It is recommended to use this API before
 519:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * enabling the gating of any peripherals through \a XMC_SCU_CLOCK_GatePeripheralClock() API.
 520:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 521:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 522:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_CLOCK_UngatePeripheralClock(), XMC_SCU_CLOCK_GatePeripheralClock() \n\n\n
 523:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 524:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** bool XMC_SCU_CLOCK_IsPeripheralClockGated(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral);
 525:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #endif
 526:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 527:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 528:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 529:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return  uint32_t  Status of the register mirror update.\n
 530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    \b Range: Use the bit mask of the SCU_GENERAL_MIRRSTS register for the mirror
 531:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    interest. e.g.: SCU_GENERAL_MIRRSTS_RTC_CTR_Msk. Multiple update events can b
 532:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    using \a OR operation.
 533:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 534:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 535:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Provides the status of hibernate domain register update, when the respective mirror registers ar
 536:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The hibernate domain is connected to the core domain via SPI serial communication. MIRRSTS is a 
 537:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * representing the communication of changed value of a mirror register to its corresponding regist
 538:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * hibernate domain. The bit fields of the register indicate
 539:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * that a corresponding register of the hibernate domain is ready to accept a write or that the com
 540:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * is busy with executing the previous operation.\n
 541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Note: There is no hibernate domain in XMC1x devices. This register is retained for legacy purpos
 542:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_GetMirrorStatus(void)
 544:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** {
 545:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   return(SCU_GENERAL->MIRRSTS);
 3957              		.loc 3 545 21 is_stmt 0 view .LVU888
 3958 0042 034A     		ldr	r2, .L375
 3959              	.L370:
 3960              	.LBE33:
 3961              	.LBE32:
1573:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1574:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until update of the stanby clock source is done in the HIB domain */    
1575:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 3962              		.loc 1 1575 3 is_stmt 1 discriminator 1 view .LVU889
1572:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3963              		.loc 1 1572 9 discriminator 1 view .LVU890
 3964              	.LBB35:
 3965              	.LBI32:
 543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** {
 3966              		.loc 3 543 26 discriminator 1 view .LVU891
 3967              	.LBB34:
 3968              		.loc 3 545 3 discriminator 1 view .LVU892
 3969              		.loc 3 545 21 is_stmt 0 discriminator 1 view .LVU893
 3970 0044 D2F8C430 		ldr	r3, [r2, #196]
 3971              	.LBE34:
 3972              	.LBE35:
1572:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3973              		.loc 1 1572 9 discriminator 1 view .LVU894
 3974 0048 002B     		cmp	r3, #0
 3975 004a FBD1     		bne	.L370
1576:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3976              		.loc 1 1576 1 view .LVU895
 3977 004c 7047     		bx	lr
 3978              	.L376:
 3979 004e 00BF     		.align	2
 3980              	.L375:
 3981 0050 00400050 		.word	1342193664
 3982 0054 00430050 		.word	1342194432
 3983              		.cfi_endproc
 3984              	.LFE255:
 3986              		.section	.text.XMC_SCU_CLOCK_DisableLowPowerOscillator,"ax",%progbits
 3987              		.align	1
 3988              		.global	XMC_SCU_CLOCK_DisableLowPowerOscillator
 3989              		.syntax unified
 3990              		.thumb
 3991              		.thumb_func
 3992              		.fpu fpv4-sp-d16
 3994              	XMC_SCU_CLOCK_DisableLowPowerOscillator:
 3995              	.LFB256:
1577:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1578:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to configure the 32khz Ultra Low Power oscillator */
1579:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableLowPowerOscillator(void)
1580:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3996              		.loc 1 1580 1 is_stmt 1 view -0
 3997              		.cfi_startproc
 3998              		@ args = 0, pretend = 0, frame = 0
 3999              		@ frame_needed = 0, uses_anonymous_args = 0
 4000              		@ link register save eliminated.
1581:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 4001              		.loc 1 1581 3 view .LVU897
 4002              		.loc 1 1581 21 is_stmt 0 view .LVU898
 4003 0000 054A     		ldr	r2, .L380
 4004              	.L378:
1582:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1583:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until OSCULCTRL register in hibernate domain is ready to accept a write */    
1584:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 4005              		.loc 1 1584 3 is_stmt 1 discriminator 1 view .LVU899
1581:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 4006              		.loc 1 1581 8 discriminator 1 view .LVU900
1581:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 4007              		.loc 1 1581 21 is_stmt 0 discriminator 1 view .LVU901
 4008 0002 D2F8C430 		ldr	r3, [r2, #196]
1581:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 4009              		.loc 1 1581 8 discriminator 1 view .LVU902
 4010 0006 13F0800F 		tst	r3, #128
 4011 000a FAD1     		bne	.L378
1585:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->OSCULCTRL |= (uint32_t)SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 4012              		.loc 1 1585 3 is_stmt 1 view .LVU903
 4013              		.loc 1 1585 28 is_stmt 0 view .LVU904
 4014 000c 034A     		ldr	r2, .L380+4
 4015 000e D369     		ldr	r3, [r2, #28]
 4016 0010 43F03003 		orr	r3, r3, #48
 4017 0014 D361     		str	r3, [r2, #28]
1586:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4018              		.loc 1 1586 1 view .LVU905
 4019 0016 7047     		bx	lr
 4020              	.L381:
 4021              		.align	2
 4022              	.L380:
 4023 0018 00400050 		.word	1342193664
 4024 001c 00430050 		.word	1342194432
 4025              		.cfi_endproc
 4026              	.LFE256:
 4028              		.section	.text.XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput,"ax",%progbits
 4029              		.align	1
 4030              		.global	XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput
 4031              		.syntax unified
 4032              		.thumb
 4033              		.thumb_func
 4034              		.fpu fpv4-sp-d16
 4036              	XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput:
 4037              	.LFB257:
1587:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1588:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput(void)
1589:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4038              		.loc 1 1589 1 is_stmt 1 view -0
 4039              		.cfi_startproc
 4040              		@ args = 0, pretend = 0, frame = 0
 4041              		@ frame_needed = 0, uses_anonymous_args = 0
 4042              		@ link register save eliminated.
1590:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 4043              		.loc 1 1590 3 view .LVU907
 4044              		.loc 1 1590 21 is_stmt 0 view .LVU908
 4045 0000 054A     		ldr	r2, .L385
 4046              	.L383:
1591:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1592:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until OSCULCTRL register in hibernate domain is ready to accept a write */    
1593:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 4047              		.loc 1 1593 3 is_stmt 1 discriminator 1 view .LVU909
1590:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 4048              		.loc 1 1590 8 discriminator 1 view .LVU910
1590:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 4049              		.loc 1 1590 21 is_stmt 0 discriminator 1 view .LVU911
 4050 0002 D2F8C430 		ldr	r3, [r2, #196]
1590:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 4051              		.loc 1 1590 8 discriminator 1 view .LVU912
 4052 0006 13F0800F 		tst	r3, #128
 4053 000a FAD1     		bne	.L383
1594:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->OSCULCTRL |= SCU_HIBERNATE_OSCULCTRL_X1DEN_Msk | SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 4054              		.loc 1 1594 3 is_stmt 1 view .LVU913
 4055              		.loc 1 1594 28 is_stmt 0 view .LVU914
 4056 000c 034A     		ldr	r2, .L385+4
 4057 000e D369     		ldr	r3, [r2, #28]
 4058 0010 43F03103 		orr	r3, r3, #49
 4059 0014 D361     		str	r3, [r2, #28]
1595:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4060              		.loc 1 1595 1 view .LVU915
 4061 0016 7047     		bx	lr
 4062              	.L386:
 4063              		.align	2
 4064              	.L385:
 4065 0018 00400050 		.word	1342193664
 4066 001c 00430050 		.word	1342194432
 4067              		.cfi_endproc
 4068              	.LFE257:
 4070              		.section	.text.XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput,"ax",%progbits
 4071              		.align	1
 4072              		.global	XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput
 4073              		.syntax unified
 4074              		.thumb
 4075              		.thumb_func
 4076              		.fpu fpv4-sp-d16
 4078              	XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput:
 4079              	.LFB258:
1596:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1597:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput(void)
1598:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4080              		.loc 1 1598 1 is_stmt 1 view -0
 4081              		.cfi_startproc
 4082              		@ args = 0, pretend = 0, frame = 0
 4083              		@ frame_needed = 0, uses_anonymous_args = 0
 4084              		@ link register save eliminated.
1599:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 4085              		.loc 1 1599 3 view .LVU917
 4086              		.loc 1 1599 21 is_stmt 0 view .LVU918
 4087 0000 064A     		ldr	r2, .L390
 4088              	.L388:
1600:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1601:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until OSCULCTRL register in hibernate domain is ready to accept a write */    
1602:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 4089              		.loc 1 1602 3 is_stmt 1 discriminator 1 view .LVU919
1599:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 4090              		.loc 1 1599 8 discriminator 1 view .LVU920
1599:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 4091              		.loc 1 1599 21 is_stmt 0 discriminator 1 view .LVU921
 4092 0002 D2F8C430 		ldr	r3, [r2, #196]
1599:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 4093              		.loc 1 1599 8 discriminator 1 view .LVU922
 4094 0006 13F0800F 		tst	r3, #128
 4095 000a FAD1     		bne	.L388
1603:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->OSCULCTRL = (SCU_HIBERNATE->OSCULCTRL & ~(uint32_t)(SCU_HIBERNATE_OSCULCTRL_X1DEN_
 4096              		.loc 1 1603 3 is_stmt 1 view .LVU923
 4097              		.loc 1 1603 44 is_stmt 0 view .LVU924
 4098 000c 044A     		ldr	r2, .L390+4
 4099 000e D369     		ldr	r3, [r2, #28]
 4100              		.loc 1 1603 56 view .LVU925
 4101 0010 23F03103 		bic	r3, r3, #49
 4102              		.loc 1 1603 141 view .LVU926
 4103 0014 43F02003 		orr	r3, r3, #32
 4104              		.loc 1 1603 28 view .LVU927
 4105 0018 D361     		str	r3, [r2, #28]
1604:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                              (SCU_HIBERNATE_OSCULCTRL_MODE_OSC_POWER_DOWN << SCU_HIBERNATE_OSCULCTR
1605:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4106              		.loc 1 1605 1 view .LVU928
 4107 001a 7047     		bx	lr
 4108              	.L391:
 4109              		.align	2
 4110              	.L390:
 4111 001c 00400050 		.word	1342193664
 4112 0020 00430050 		.word	1342194432
 4113              		.cfi_endproc
 4114              	.LFE258:
 4116              		.section	.text.XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus,"ax",%progbits
 4117              		.align	1
 4118              		.global	XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus
 4119              		.syntax unified
 4120              		.thumb
 4121              		.thumb_func
 4122              		.fpu fpv4-sp-d16
 4124              	XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus:
 4125              	.LFB259:
1606:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1607:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus(void)
1608:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4126              		.loc 1 1608 1 is_stmt 1 view -0
 4127              		.cfi_startproc
 4128              		@ args = 0, pretend = 0, frame = 0
 4129              		@ frame_needed = 0, uses_anonymous_args = 0
 4130              		@ link register save eliminated.
1609:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (SCU_HIBERNATE->OSCULSTAT & SCU_HIBERNATE_OSCULSTAT_X1D_Msk);
 4131              		.loc 1 1609 3 view .LVU930
 4132              		.loc 1 1609 24 is_stmt 0 view .LVU931
 4133 0000 024B     		ldr	r3, .L393
 4134 0002 9869     		ldr	r0, [r3, #24]
1610:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4135              		.loc 1 1610 1 view .LVU932
 4136 0004 00F00100 		and	r0, r0, #1
 4137 0008 7047     		bx	lr
 4138              	.L394:
 4139 000a 00BF     		.align	2
 4140              	.L393:
 4141 000c 00430050 		.word	1342194432
 4142              		.cfi_endproc
 4143              	.LFE259:
 4145              		.section	.text.XMC_SCU_CLOCK_EnableHighPerformanceOscillator,"ax",%progbits
 4146              		.align	1
 4147              		.global	XMC_SCU_CLOCK_EnableHighPerformanceOscillator
 4148              		.syntax unified
 4149              		.thumb
 4150              		.thumb_func
 4151              		.fpu fpv4-sp-d16
 4153              	XMC_SCU_CLOCK_EnableHighPerformanceOscillator:
 4154              	.LFB260:
1611:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1612:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable High Precision High Speed oscillator */
1613:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void)
1614:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4155              		.loc 1 1614 1 is_stmt 1 view -0
 4156              		.cfi_startproc
 4157              		@ args = 0, pretend = 0, frame = 0
 4158              		@ frame_needed = 0, uses_anonymous_args = 0
 4159 0000 70B5     		push	{r4, r5, r6, lr}
 4160              	.LCFI16:
 4161              		.cfi_def_cfa_offset 16
 4162              		.cfi_offset 4, -16
 4163              		.cfi_offset 5, -12
 4164              		.cfi_offset 6, -8
 4165              		.cfi_offset 14, -4
1615:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_PLLPWD_Msk;
 4166              		.loc 1 1615 3 view .LVU934
 4167              		.loc 1 1615 20 is_stmt 0 view .LVU935
 4168 0002 0D4C     		ldr	r4, .L397
 4169 0004 6368     		ldr	r3, [r4, #4]
 4170 0006 23F48033 		bic	r3, r3, #65536
 4171 000a 6360     		str	r3, [r4, #4]
1616:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCH
 4172              		.loc 1 1617 3 is_stmt 1 view .LVU936
 4173              		.loc 1 1617 43 is_stmt 0 view .LVU937
 4174 000c 0B4D     		ldr	r5, .L397+4
 4175 000e 6E68     		ldr	r6, [r5, #4]
1618:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OS
 4176              		.loc 1 1618 38 view .LVU938
 4177 0010 FFF7FEFF 		bl	OSCHP_GetFrequency
 4178              	.LVL164:
 4179              		.loc 1 1618 59 view .LVU939
 4180 0014 0A4B     		ldr	r3, .L397+8
 4181 0016 A3FB0023 		umull	r2, r3, r3, r0
 4182 001a 1B0D     		lsrs	r3, r3, #20
 4183              		.loc 1 1618 70 view .LVU940
 4184 001c 013B     		subs	r3, r3, #1
1617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OS
 4185              		.loc 1 1617 55 view .LVU941
 4186 001e 26F47022 		bic	r2, r6, #983040
 4187 0022 22F03002 		bic	r2, r2, #48
1617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OS
 4188              		.loc 1 1617 24 view .LVU942
 4189 0026 42EA0343 		orr	r3, r2, r3, lsl #16
1617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OS
 4190              		.loc 1 1617 22 view .LVU943
 4191 002a 6B60     		str	r3, [r5, #4]
1619:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1620:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* restart OSC Watchdog */
1621:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 4192              		.loc 1 1621 3 is_stmt 1 view .LVU944
 4193              		.loc 1 1621 20 is_stmt 0 view .LVU945
 4194 002c 6368     		ldr	r3, [r4, #4]
 4195 002e 23F40033 		bic	r3, r3, #131072
 4196 0032 6360     		str	r3, [r4, #4]
1622:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4197              		.loc 1 1622 1 view .LVU946
 4198 0034 70BD     		pop	{r4, r5, r6, pc}
 4199              	.L398:
 4200 0036 00BF     		.align	2
 4201              	.L397:
 4202 0038 10470050 		.word	1342195472
 4203 003c 00470050 		.word	1342195456
 4204 0040 6BCA5F6B 		.word	1801439851
 4205              		.cfi_endproc
 4206              	.LFE260:
 4208              		.section	.text.XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable,"ax",%progbits
 4209              		.align	1
 4210              		.global	XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable
 4211              		.syntax unified
 4212              		.thumb
 4213              		.thumb_func
 4214              		.fpu fpv4-sp-d16
 4216              	XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable:
 4217              	.LFB261:
1623:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1624:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable(void)
1625:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4218              		.loc 1 1625 1 is_stmt 1 view -0
 4219              		.cfi_startproc
 4220              		@ args = 0, pretend = 0, frame = 0
 4221              		@ frame_needed = 0, uses_anonymous_args = 0
 4222              		@ link register save eliminated.
1626:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((SCU_PLL->PLLSTAT & XMC_SCU_PLL_PLLSTAT_OSC_USABLE) == XMC_SCU_PLL_PLLSTAT_OSC_USABLE);
 4223              		.loc 1 1626 3 view .LVU948
 4224              		.loc 1 1626 19 is_stmt 0 view .LVU949
 4225 0000 044B     		ldr	r3, .L400
 4226 0002 1868     		ldr	r0, [r3]
 4227              		.loc 1 1626 29 view .LVU950
 4228 0004 00F46070 		and	r0, r0, #896
1627:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4229              		.loc 1 1627 1 view .LVU951
 4230 0008 B0F5607F 		cmp	r0, #896
 4231 000c 14BF     		ite	ne
 4232 000e 0020     		movne	r0, #0
 4233 0010 0120     		moveq	r0, #1
 4234 0012 7047     		bx	lr
 4235              	.L401:
 4236              		.align	2
 4237              	.L400:
 4238 0014 10470050 		.word	1342195472
 4239              		.cfi_endproc
 4240              	.LFE261:
 4242              		.section	.text.XMC_SCU_CLOCK_DisableHighPerformanceOscillator,"ax",%progbits
 4243              		.align	1
 4244              		.global	XMC_SCU_CLOCK_DisableHighPerformanceOscillator
 4245              		.syntax unified
 4246              		.thumb
 4247              		.thumb_func
 4248              		.fpu fpv4-sp-d16
 4250              	XMC_SCU_CLOCK_DisableHighPerformanceOscillator:
 4251              	.LFB262:
1628:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1629:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable High Precision High Speed oscillator */
1630:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableHighPerformanceOscillator(void)
1631:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4252              		.loc 1 1631 1 is_stmt 1 view -0
 4253              		.cfi_startproc
 4254              		@ args = 0, pretend = 0, frame = 0
 4255              		@ frame_needed = 0, uses_anonymous_args = 0
 4256              		@ link register save eliminated.
1632:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_OSC->OSCHPCTRL |= (uint32_t)SCU_OSC_OSCHPCTRL_MODE_Msk;
 4257              		.loc 1 1632 3 view .LVU953
 4258              		.loc 1 1632 22 is_stmt 0 view .LVU954
 4259 0000 024A     		ldr	r2, .L403
 4260 0002 5368     		ldr	r3, [r2, #4]
 4261 0004 43F03003 		orr	r3, r3, #48
 4262 0008 5360     		str	r3, [r2, #4]
1633:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4263              		.loc 1 1633 1 view .LVU955
 4264 000a 7047     		bx	lr
 4265              	.L404:
 4266              		.align	2
 4267              	.L403:
 4268 000c 00470050 		.word	1342195456
 4269              		.cfi_endproc
 4270              	.LFE262:
 4272              		.section	.text.XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput,"ax",%progbits
 4273              		.align	1
 4274              		.global	XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput
 4275              		.syntax unified
 4276              		.thumb
 4277              		.thumb_func
 4278              		.fpu fpv4-sp-d16
 4280              	XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput:
 4281              	.LFB263:
1634:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1635:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput(void)
1636:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4282              		.loc 1 1636 1 is_stmt 1 view -0
 4283              		.cfi_startproc
 4284              		@ args = 0, pretend = 0, frame = 0
 4285              		@ frame_needed = 0, uses_anonymous_args = 0
 4286              		@ link register save eliminated.
1637:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_OSC->OSCHPCTRL |= SCU_OSC_OSCHPCTRL_X1DEN_Msk;
 4287              		.loc 1 1637 3 view .LVU957
 4288              		.loc 1 1637 22 is_stmt 0 view .LVU958
 4289 0000 024A     		ldr	r2, .L406
 4290 0002 5368     		ldr	r3, [r2, #4]
 4291 0004 43F00103 		orr	r3, r3, #1
 4292 0008 5360     		str	r3, [r2, #4]
1638:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4293              		.loc 1 1638 1 view .LVU959
 4294 000a 7047     		bx	lr
 4295              	.L407:
 4296              		.align	2
 4297              	.L406:
 4298 000c 00470050 		.word	1342195456
 4299              		.cfi_endproc
 4300              	.LFE263:
 4302              		.section	.text.XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput,"ax",%progbits
 4303              		.align	1
 4304              		.global	XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput
 4305              		.syntax unified
 4306              		.thumb
 4307              		.thumb_func
 4308              		.fpu fpv4-sp-d16
 4310              	XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput:
 4311              	.LFB264:
1639:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1640:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput(void)
1641:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4312              		.loc 1 1641 1 is_stmt 1 view -0
 4313              		.cfi_startproc
 4314              		@ args = 0, pretend = 0, frame = 0
 4315              		@ frame_needed = 0, uses_anonymous_args = 0
 4316              		@ link register save eliminated.
1642:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_OSC->OSCHPCTRL &= ~SCU_OSC_OSCHPCTRL_X1DEN_Msk;
 4317              		.loc 1 1642 3 view .LVU961
 4318              		.loc 1 1642 22 is_stmt 0 view .LVU962
 4319 0000 024A     		ldr	r2, .L409
 4320 0002 5368     		ldr	r3, [r2, #4]
 4321 0004 23F00103 		bic	r3, r3, #1
 4322 0008 5360     		str	r3, [r2, #4]
1643:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4323              		.loc 1 1643 1 view .LVU963
 4324 000a 7047     		bx	lr
 4325              	.L410:
 4326              		.align	2
 4327              	.L409:
 4328 000c 00470050 		.word	1342195456
 4329              		.cfi_endproc
 4330              	.LFE264:
 4332              		.section	.text.XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus,"ax",%progbits
 4333              		.align	1
 4334              		.global	XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus
 4335              		.syntax unified
 4336              		.thumb
 4337              		.thumb_func
 4338              		.fpu fpv4-sp-d16
 4340              	XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus:
 4341              	.LFB265:
1644:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1645:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus(void)
1646:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4342              		.loc 1 1646 1 is_stmt 1 view -0
 4343              		.cfi_startproc
 4344              		@ args = 0, pretend = 0, frame = 0
 4345              		@ frame_needed = 0, uses_anonymous_args = 0
 4346              		@ link register save eliminated.
1647:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (SCU_OSC->OSCHPSTAT & SCU_OSC_OSCHPSTAT_X1D_Msk);
 4347              		.loc 1 1647 3 view .LVU965
 4348              		.loc 1 1647 18 is_stmt 0 view .LVU966
 4349 0000 024B     		ldr	r3, .L412
 4350 0002 1868     		ldr	r0, [r3]
1648:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4351              		.loc 1 1648 1 view .LVU967
 4352 0004 00F00100 		and	r0, r0, #1
 4353 0008 7047     		bx	lr
 4354              	.L413:
 4355 000a 00BF     		.align	2
 4356              	.L412:
 4357 000c 00470050 		.word	1342195456
 4358              		.cfi_endproc
 4359              	.LFE265:
 4361              		.section	.text.XMC_SCU_CLOCK_EnableSystemPll,"ax",%progbits
 4362              		.align	1
 4363              		.global	XMC_SCU_CLOCK_EnableSystemPll
 4364              		.syntax unified
 4365              		.thumb
 4366              		.thumb_func
 4367              		.fpu fpv4-sp-d16
 4369              	XMC_SCU_CLOCK_EnableSystemPll:
 4370              	.LFB266:
1649:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1650:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable main PLL */
1651:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableSystemPll(void)
1652:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4371              		.loc 1 1652 1 is_stmt 1 view -0
 4372              		.cfi_startproc
 4373              		@ args = 0, pretend = 0, frame = 0
 4374              		@ frame_needed = 0, uses_anonymous_args = 0
 4375              		@ link register save eliminated.
1653:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 4376              		.loc 1 1653 3 view .LVU969
 4377              		.loc 1 1653 20 is_stmt 0 view .LVU970
 4378 0000 034A     		ldr	r2, .L415
 4379 0002 5368     		ldr	r3, [r2, #4]
 4380 0004 23F48033 		bic	r3, r3, #65536
 4381 0008 23F00203 		bic	r3, r3, #2
 4382 000c 5360     		str	r3, [r2, #4]
1654:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4383              		.loc 1 1654 1 view .LVU971
 4384 000e 7047     		bx	lr
 4385              	.L416:
 4386              		.align	2
 4387              	.L415:
 4388 0010 10470050 		.word	1342195472
 4389              		.cfi_endproc
 4390              	.LFE266:
 4392              		.section	.text.XMC_SCU_CLOCK_DisableSystemPll,"ax",%progbits
 4393              		.align	1
 4394              		.global	XMC_SCU_CLOCK_DisableSystemPll
 4395              		.syntax unified
 4396              		.thumb
 4397              		.thumb_func
 4398              		.fpu fpv4-sp-d16
 4400              	XMC_SCU_CLOCK_DisableSystemPll:
 4401              	.LFB267:
1655:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1656:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable main PLL */
1657:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableSystemPll(void)
1658:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4402              		.loc 1 1658 1 is_stmt 1 view -0
 4403              		.cfi_startproc
 4404              		@ args = 0, pretend = 0, frame = 0
 4405              		@ frame_needed = 0, uses_anonymous_args = 0
 4406              		@ link register save eliminated.
1659:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 |= (uint32_t)(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 4407              		.loc 1 1659 3 view .LVU973
 4408              		.loc 1 1659 20 is_stmt 0 view .LVU974
 4409 0000 034A     		ldr	r2, .L418
 4410 0002 5368     		ldr	r3, [r2, #4]
 4411 0004 43F48033 		orr	r3, r3, #65536
 4412 0008 43F00203 		orr	r3, r3, #2
 4413 000c 5360     		str	r3, [r2, #4]
1660:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4414              		.loc 1 1660 1 view .LVU975
 4415 000e 7047     		bx	lr
 4416              	.L419:
 4417              		.align	2
 4418              	.L418:
 4419 0010 10470050 		.word	1342195472
 4420              		.cfi_endproc
 4421              	.LFE267:
 4423              		.section	.text.XMC_SCU_CLOCK_StopSystemPll,"ax",%progbits
 4424              		.align	1
 4425              		.global	XMC_SCU_CLOCK_StopSystemPll
 4426              		.syntax unified
 4427              		.thumb
 4428              		.thumb_func
 4429              		.fpu fpv4-sp-d16
 4431              	XMC_SCU_CLOCK_StopSystemPll:
 4432              	.LFB269:
1661:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1662:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to configure main PLL */
1663:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_StartSystemPll(XMC_SCU_CLOCK_SYSPLLCLKSRC_t source,
1664:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   XMC_SCU_CLOCK_SYSPLL_MODE_t mode,
1665:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   uint32_t pdiv,
1666:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   uint32_t ndiv,
1667:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   uint32_t kdiv)
1668:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1669:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1670:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t vco_frequency; /* Q10.22, max VCO frequency = 520MHz */
1671:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t kdiv_temp;
1672:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1673:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetSystemPllClockSource(source);
1674:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1675:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)
1676:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1677:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Calculate initial step to be close to fOFI */
1678:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP)
1679:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1680:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       vco_frequency = (OSCHP_GetFrequency() / 1000000U) << 22;
1681:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
1682:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     else
1683:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1684:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       vco_frequency = (OFI_FREQUENCY / 1000000U) << 22;
1685:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
1686:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     vco_frequency = ((vco_frequency * ndiv) / pdiv);
1687:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     kdiv_temp = (vco_frequency / (OFI_FREQUENCY / 1000000U)) >> 22;
1688:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1689:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Switch to prescaler mode */
1690:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
1691:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1692:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* disconnect Oscillator from PLL */
1693:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
1694:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1695:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Setup divider settings for main PLL */
1696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_
1697:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_ND
1698:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
1699:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    ((pdiv - 1UL)<< SCU_PLL_PLLCON1_PDIV_Pos));
1700:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1701:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Set OSCDISCDIS, OSC clock remains connected to the VCO in case of loss of lock */
1702:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
1703:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1704:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* connect Oscillator to PLL */
1705:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
1706:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1707:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* restart PLL Lock detection */
1708:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
1709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
1710:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1711:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       /* wait for PLL Lock */
1712:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
1713:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1714:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Switch to normal mode */
1715:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
1716:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
1717:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1718:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       /* wait for normal mode */
1719:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
1720:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1721:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Ramp up PLL frequency in steps */
1722:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     kdiv_temp = (vco_frequency / 60UL) >> 22;
1723:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     if (kdiv < kdiv_temp)
1724:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1725:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
1726:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
1727:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1728:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     kdiv_temp = (vco_frequency / 90UL) >> 22;
1729:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     if (kdiv < kdiv_temp)
1730:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1731:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
1732:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
1733:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1734:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv);
1735:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1736:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
1737:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K1DIV_Msk) |
1739:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        ((kdiv -1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
1740:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1741:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Switch to prescaler mode */
1742:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
1743:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) == 0U)
1745:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1746:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       /* wait for prescaler mode */
1747:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
1748:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1749:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1750:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1751:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to stop main PLL operation */
1752:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_StopSystemPll(void)
1753:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4433              		.loc 1 1753 1 is_stmt 1 view -0
 4434              		.cfi_startproc
 4435              		@ args = 0, pretend = 0, frame = 0
 4436              		@ frame_needed = 0, uses_anonymous_args = 0
 4437              		@ link register save eliminated.
1754:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_PLLPWD_Msk;
 4438              		.loc 1 1754 3 view .LVU977
 4439              		.loc 1 1754 20 is_stmt 0 view .LVU978
 4440 0000 024A     		ldr	r2, .L421
 4441 0002 5368     		ldr	r3, [r2, #4]
 4442 0004 43F48033 		orr	r3, r3, #65536
 4443 0008 5360     		str	r3, [r2, #4]
1755:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4444              		.loc 1 1755 1 view .LVU979
 4445 000a 7047     		bx	lr
 4446              	.L422:
 4447              		.align	2
 4448              	.L421:
 4449 000c 10470050 		.word	1342195472
 4450              		.cfi_endproc
 4451              	.LFE269:
 4453              		.section	.text.XMC_SCU_CLOCK_StepSystemPllFrequency,"ax",%progbits
 4454              		.align	1
 4455              		.global	XMC_SCU_CLOCK_StepSystemPllFrequency
 4456              		.syntax unified
 4457              		.thumb
 4458              		.thumb_func
 4459              		.fpu fpv4-sp-d16
 4461              	XMC_SCU_CLOCK_StepSystemPllFrequency:
 4462              	.LVL165:
 4463              	.LFB270:
1756:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1757:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to step up/down the main PLL frequency */
1758:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_StepSystemPllFrequency(uint32_t kdiv)
1759:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4464              		.loc 1 1759 1 is_stmt 1 view -0
 4465              		.cfi_startproc
 4466              		@ args = 0, pretend = 0, frame = 0
 4467              		@ frame_needed = 0, uses_anonymous_args = 0
 4468              		.loc 1 1759 1 is_stmt 0 view .LVU981
 4469 0000 08B5     		push	{r3, lr}
 4470              	.LCFI17:
 4471              		.cfi_def_cfa_offset 8
 4472              		.cfi_offset 3, -8
 4473              		.cfi_offset 14, -4
1760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 4474              		.loc 1 1760 3 is_stmt 1 view .LVU982
 4475              		.loc 1 1760 41 is_stmt 0 view .LVU983
 4476 0002 064A     		ldr	r2, .L425
 4477 0004 9368     		ldr	r3, [r2, #8]
1761:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                      ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 4478              		.loc 1 1761 29 view .LVU984
 4479 0006 0138     		subs	r0, r0, #1
 4480              	.LVL166:
1760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 4481              		.loc 1 1760 51 view .LVU985
 4482 0008 23F4FE03 		bic	r3, r3, #8323072
1760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 4483              		.loc 1 1760 22 view .LVU986
 4484 000c 43EA0043 		orr	r3, r3, r0, lsl #16
1760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 4485              		.loc 1 1760 20 view .LVU987
 4486 0010 9360     		str	r3, [r2, #8]
1762:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1763:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_lDelay(50U);
 4487              		.loc 1 1763 3 is_stmt 1 view .LVU988
 4488 0012 3220     		movs	r0, #50
 4489              	.LVL167:
 4490              		.loc 1 1763 3 is_stmt 0 view .LVU989
 4491 0014 FFF7FEFF 		bl	XMC_SCU_lDelay
 4492              	.LVL168:
1764:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4493              		.loc 1 1764 1 view .LVU990
 4494 0018 08BD     		pop	{r3, pc}
 4495              	.L426:
 4496 001a 00BF     		.align	2
 4497              	.L425:
 4498 001c 10470050 		.word	1342195472
 4499              		.cfi_endproc
 4500              	.LFE270:
 4502              		.section	.text.XMC_SCU_CLOCK_StartSystemPll,"ax",%progbits
 4503              		.align	1
 4504              		.global	XMC_SCU_CLOCK_StartSystemPll
 4505              		.syntax unified
 4506              		.thumb
 4507              		.thumb_func
 4508              		.fpu fpv4-sp-d16
 4510              	XMC_SCU_CLOCK_StartSystemPll:
 4511              	.LVL169:
 4512              	.LFB268:
1668:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4513              		.loc 1 1668 1 is_stmt 1 view -0
 4514              		.cfi_startproc
 4515              		@ args = 4, pretend = 0, frame = 0
 4516              		@ frame_needed = 0, uses_anonymous_args = 0
1668:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4517              		.loc 1 1668 1 is_stmt 0 view .LVU992
 4518 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 4519              	.LCFI18:
 4520              		.cfi_def_cfa_offset 24
 4521              		.cfi_offset 4, -24
 4522              		.cfi_offset 5, -20
 4523              		.cfi_offset 6, -16
 4524              		.cfi_offset 7, -12
 4525              		.cfi_offset 8, -8
 4526              		.cfi_offset 14, -4
 4527 0004 8046     		mov	r8, r0
 4528 0006 0C46     		mov	r4, r1
 4529 0008 1646     		mov	r6, r2
 4530 000a 1D46     		mov	r5, r3
 4531 000c 069F     		ldr	r7, [sp, #24]
1670:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t kdiv_temp;
 4532              		.loc 1 1670 3 is_stmt 1 view .LVU993
1671:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4533              		.loc 1 1671 3 view .LVU994
1673:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4534              		.loc 1 1673 3 view .LVU995
 4535 000e FFF7FEFF 		bl	XMC_SCU_CLOCK_SetSystemPllClockSource
 4536              	.LVL170:
1675:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 4537              		.loc 1 1675 3 view .LVU996
1675:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 4538              		.loc 1 1675 6 is_stmt 0 view .LVU997
 4539 0012 012C     		cmp	r4, #1
 4540 0014 10D0     		beq	.L441
1738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        ((kdiv -1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
 4541              		.loc 1 1738 5 is_stmt 1 view .LVU998
1738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        ((kdiv -1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
 4542              		.loc 1 1738 43 is_stmt 0 view .LVU999
 4543 0016 374A     		ldr	r2, .L445
 4544 0018 9368     		ldr	r3, [r2, #8]
1738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        ((kdiv -1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
 4545              		.loc 1 1738 53 view .LVU1000
 4546 001a 23F07F03 		bic	r3, r3, #127
1739:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4547              		.loc 1 1739 37 view .LVU1001
 4548 001e 013F     		subs	r7, r7, #1
1738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        ((kdiv -1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
 4549              		.loc 1 1738 24 view .LVU1002
 4550 0020 1F43     		orrs	r7, r7, r3
1738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        ((kdiv -1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
 4551              		.loc 1 1738 22 view .LVU1003
 4552 0022 9760     		str	r7, [r2, #8]
 4553              	.LVL171:
1742:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4554              		.loc 1 1742 5 is_stmt 1 view .LVU1004
1742:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4555              		.loc 1 1742 22 is_stmt 0 view .LVU1005
 4556 0024 5368     		ldr	r3, [r2, #4]
 4557 0026 43F00103 		orr	r3, r3, #1
 4558 002a 5360     		str	r3, [r2, #4]
1744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 4559              		.loc 1 1744 5 is_stmt 1 view .LVU1006
 4560              	.L435:
1747:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 4561              		.loc 1 1747 5 discriminator 1 view .LVU1007
1744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 4562              		.loc 1 1744 11 discriminator 1 view .LVU1008
1744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 4563              		.loc 1 1744 20 is_stmt 0 discriminator 1 view .LVU1009
 4564 002c 1368     		ldr	r3, [r2]
1744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 4565              		.loc 1 1744 11 discriminator 1 view .LVU1010
 4566 002e 13F0010F 		tst	r3, #1
 4567 0032 FBD0     		beq	.L435
 4568              	.LVL172:
 4569              	.L427:
1749:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4570              		.loc 1 1749 1 view .LVU1011
 4571 0034 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 4572              	.LVL173:
 4573              	.L441:
1678:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 4574              		.loc 1 1678 5 is_stmt 1 view .LVU1012
1678:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 4575              		.loc 1 1678 8 is_stmt 0 view .LVU1013
 4576 0038 B8F1000F 		cmp	r8, #0
 4577 003c 4CD0     		beq	.L442
1684:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
 4578              		.loc 1 1684 21 view .LVU1014
 4579 003e 4FF0C064 		mov	r4, #100663296
 4580              	.L429:
 4581              	.LVL174:
1686:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     kdiv_temp = (vco_frequency / (OFI_FREQUENCY / 1000000U)) >> 22;
 4582              		.loc 1 1686 5 is_stmt 1 view .LVU1015
1686:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     kdiv_temp = (vco_frequency / (OFI_FREQUENCY / 1000000U)) >> 22;
 4583              		.loc 1 1686 37 is_stmt 0 view .LVU1016
 4584 0042 05FB04F4 		mul	r4, r5, r4
 4585              	.LVL175:
1686:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     kdiv_temp = (vco_frequency / (OFI_FREQUENCY / 1000000U)) >> 22;
 4586              		.loc 1 1686 19 view .LVU1017
 4587 0046 B4FBF6F4 		udiv	r4, r4, r6
 4588              	.LVL176:
1687:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4589              		.loc 1 1687 5 is_stmt 1 view .LVU1018
1690:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4590              		.loc 1 1690 5 view .LVU1019
1690:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4591              		.loc 1 1690 22 is_stmt 0 view .LVU1020
 4592 004a 2A49     		ldr	r1, .L445
 4593 004c 4B68     		ldr	r3, [r1, #4]
 4594 004e 43F00103 		orr	r3, r3, #1
 4595 0052 4B60     		str	r3, [r1, #4]
 4596              	.LVL177:
1693:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4597              		.loc 1 1693 5 is_stmt 1 view .LVU1021
1693:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4598              		.loc 1 1693 22 is_stmt 0 view .LVU1022
 4599 0054 4B68     		ldr	r3, [r1, #4]
 4600 0056 43F01003 		orr	r3, r3, #16
 4601 005a 4B60     		str	r3, [r1, #4]
1696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_ND
 4602              		.loc 1 1696 5 is_stmt 1 view .LVU1023
1696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_ND
 4603              		.loc 1 1696 43 is_stmt 0 view .LVU1024
 4604 005c 8A68     		ldr	r2, [r1, #8]
1699:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4605              		.loc 1 1699 43 view .LVU1025
 4606 005e 013E     		subs	r6, r6, #1
 4607              	.LVL178:
1696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_ND
 4608              		.loc 1 1696 53 view .LVU1026
 4609 0060 254B     		ldr	r3, .L445+4
 4610 0062 1340     		ands	r3, r3, r2
1696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_ND
 4611              		.loc 1 1696 24 view .LVU1027
 4612 0064 43EA0663 		orr	r3, r3, r6, lsl #24
1697:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
 4613              		.loc 1 1697 72 view .LVU1028
 4614 0068 013D     		subs	r5, r5, #1
 4615              	.LVL179:
1696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_ND
 4616              		.loc 1 1696 24 view .LVU1029
 4617 006a 43EA0523 		orr	r3, r3, r5, lsl #8
1687:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4618              		.loc 1 1687 32 view .LVU1030
 4619 006e 234A     		ldr	r2, .L445+8
 4620 0070 A2FB0402 		umull	r0, r2, r2, r4
1687:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4621              		.loc 1 1687 15 view .LVU1031
 4622 0074 920E     		lsrs	r2, r2, #26
1698:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    ((pdiv - 1UL)<< SCU_PLL_PLLCON1_PDIV_Pos));
 4623              		.loc 1 1698 48 view .LVU1032
 4624 0076 013A     		subs	r2, r2, #1
1696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_ND
 4625              		.loc 1 1696 24 view .LVU1033
 4626 0078 43EA0243 		orr	r3, r3, r2, lsl #16
1696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_ND
 4627              		.loc 1 1696 22 view .LVU1034
 4628 007c 8B60     		str	r3, [r1, #8]
1702:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4629              		.loc 1 1702 5 is_stmt 1 view .LVU1035
1702:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4630              		.loc 1 1702 22 is_stmt 0 view .LVU1036
 4631 007e 4B68     		ldr	r3, [r1, #4]
 4632 0080 43F04003 		orr	r3, r3, #64
 4633 0084 4B60     		str	r3, [r1, #4]
1705:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4634              		.loc 1 1705 5 is_stmt 1 view .LVU1037
1705:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4635              		.loc 1 1705 22 is_stmt 0 view .LVU1038
 4636 0086 4B68     		ldr	r3, [r1, #4]
 4637 0088 23F01003 		bic	r3, r3, #16
 4638 008c 4B60     		str	r3, [r1, #4]
1708:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 4639              		.loc 1 1708 5 is_stmt 1 view .LVU1039
1708:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 4640              		.loc 1 1708 22 is_stmt 0 view .LVU1040
 4641 008e 4B68     		ldr	r3, [r1, #4]
 4642 0090 43F48023 		orr	r3, r3, #262144
 4643 0094 4B60     		str	r3, [r1, #4]
1709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 4644              		.loc 1 1709 5 is_stmt 1 view .LVU1041
1709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 4645              		.loc 1 1709 20 is_stmt 0 view .LVU1042
 4646 0096 0A46     		mov	r2, r1
 4647              	.L430:
1712:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4648              		.loc 1 1712 5 is_stmt 1 discriminator 1 view .LVU1043
1709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 4649              		.loc 1 1709 11 discriminator 1 view .LVU1044
1709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 4650              		.loc 1 1709 20 is_stmt 0 discriminator 1 view .LVU1045
 4651 0098 1368     		ldr	r3, [r2]
1709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 4652              		.loc 1 1709 11 discriminator 1 view .LVU1046
 4653 009a 13F0040F 		tst	r3, #4
 4654 009e FBD0     		beq	.L430
1715:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 4655              		.loc 1 1715 5 is_stmt 1 view .LVU1047
1715:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 4656              		.loc 1 1715 22 is_stmt 0 view .LVU1048
 4657 00a0 144A     		ldr	r2, .L445
 4658 00a2 5368     		ldr	r3, [r2, #4]
 4659 00a4 23F00103 		bic	r3, r3, #1
 4660 00a8 5360     		str	r3, [r2, #4]
1716:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 4661              		.loc 1 1716 5 is_stmt 1 view .LVU1049
 4662              	.L431:
1719:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4663              		.loc 1 1719 5 discriminator 1 view .LVU1050
1716:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 4664              		.loc 1 1716 11 discriminator 1 view .LVU1051
1716:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 4665              		.loc 1 1716 20 is_stmt 0 discriminator 1 view .LVU1052
 4666 00aa 1368     		ldr	r3, [r2]
1716:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 4667              		.loc 1 1716 11 discriminator 1 view .LVU1053
 4668 00ac 13F0010F 		tst	r3, #1
 4669 00b0 FBD1     		bne	.L431
1722:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     if (kdiv < kdiv_temp)
 4670              		.loc 1 1722 5 is_stmt 1 view .LVU1054
1722:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     if (kdiv < kdiv_temp)
 4671              		.loc 1 1722 32 is_stmt 0 view .LVU1055
 4672 00b2 134B     		ldr	r3, .L445+12
 4673 00b4 A3FB0423 		umull	r2, r3, r3, r4
1722:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     if (kdiv < kdiv_temp)
 4674              		.loc 1 1722 15 view .LVU1056
 4675 00b8 D80E     		lsrs	r0, r3, #27
 4676              	.LVL180:
1723:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 4677              		.loc 1 1723 5 is_stmt 1 view .LVU1057
1723:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 4678              		.loc 1 1723 8 is_stmt 0 view .LVU1058
 4679 00ba B7EBD36F 		cmp	r7, r3, lsr #27
 4680 00be 13D3     		bcc	.L443
 4681              	.LVL181:
 4682              	.L432:
1728:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     if (kdiv < kdiv_temp)
 4683              		.loc 1 1728 5 is_stmt 1 view .LVU1059
1728:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     if (kdiv < kdiv_temp)
 4684              		.loc 1 1728 32 is_stmt 0 view .LVU1060
 4685 00c0 6408     		lsrs	r4, r4, #1
 4686              	.LVL182:
1728:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     if (kdiv < kdiv_temp)
 4687              		.loc 1 1728 32 view .LVU1061
 4688 00c2 104B     		ldr	r3, .L445+16
 4689 00c4 A3FB0434 		umull	r3, r4, r3, r4
1728:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     if (kdiv < kdiv_temp)
 4690              		.loc 1 1728 15 view .LVU1062
 4691 00c8 E00E     		lsrs	r0, r4, #27
 4692              	.LVL183:
1729:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 4693              		.loc 1 1729 5 is_stmt 1 view .LVU1063
1729:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 4694              		.loc 1 1729 8 is_stmt 0 view .LVU1064
 4695 00ca B7EBD46F 		cmp	r7, r4, lsr #27
 4696 00ce 0ED3     		bcc	.L444
 4697              	.LVL184:
 4698              	.L433:
1734:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 4699              		.loc 1 1734 5 is_stmt 1 view .LVU1065
 4700 00d0 3846     		mov	r0, r7
 4701 00d2 FFF7FEFF 		bl	XMC_SCU_CLOCK_StepSystemPllFrequency
 4702              	.LVL185:
 4703 00d6 ADE7     		b	.L427
 4704              	.LVL186:
 4705              	.L442:
1680:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
 4706              		.loc 1 1680 7 view .LVU1066
1680:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
 4707              		.loc 1 1680 24 is_stmt 0 view .LVU1067
 4708 00d8 FFF7FEFF 		bl	OSCHP_GetFrequency
 4709              	.LVL187:
1680:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
 4710              		.loc 1 1680 45 view .LVU1068
 4711 00dc 0A4C     		ldr	r4, .L445+20
 4712 00de A4FB0034 		umull	r3, r4, r4, r0
 4713 00e2 A40C     		lsrs	r4, r4, #18
1680:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
 4714              		.loc 1 1680 21 view .LVU1069
 4715 00e4 A405     		lsls	r4, r4, #22
 4716              	.LVL188:
1680:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
 4717              		.loc 1 1680 21 view .LVU1070
 4718 00e6 ACE7     		b	.L429
 4719              	.LVL189:
 4720              	.L443:
1725:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
 4721              		.loc 1 1725 7 is_stmt 1 view .LVU1071
 4722 00e8 FFF7FEFF 		bl	XMC_SCU_CLOCK_StepSystemPllFrequency
 4723              	.LVL190:
1725:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
 4724              		.loc 1 1725 7 is_stmt 0 view .LVU1072
 4725 00ec E8E7     		b	.L432
 4726              	.LVL191:
 4727              	.L444:
1731:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
 4728              		.loc 1 1731 7 is_stmt 1 view .LVU1073
 4729 00ee FFF7FEFF 		bl	XMC_SCU_CLOCK_StepSystemPllFrequency
 4730              	.LVL192:
1731:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
 4731              		.loc 1 1731 7 is_stmt 0 view .LVU1074
 4732 00f2 EDE7     		b	.L433
 4733              	.L446:
 4734              		.align	2
 4735              	.L445:
 4736 00f4 10470050 		.word	1342195472
 4737 00f8 FF8080F0 		.word	-260013825
 4738 00fc ABAAAAAA 		.word	-1431655765
 4739 0100 89888888 		.word	-2004318071
 4740 0104 B7600BB6 		.word	-1240768329
 4741 0108 83DE1B43 		.word	1125899907
 4742              		.cfi_endproc
 4743              	.LFE268:
 4745              		.section	.text.XMC_SCU_CLOCK_Init,"ax",%progbits
 4746              		.align	1
 4747              		.global	XMC_SCU_CLOCK_Init
 4748              		.syntax unified
 4749              		.thumb
 4750              		.thumb_func
 4751              		.fpu fpv4-sp-d16
 4753              	XMC_SCU_CLOCK_Init:
 4754              	.LVL193:
 4755              	.LFB184:
 500:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fsys_clkdiv != 0);
 4756              		.loc 1 500 1 is_stmt 1 view -0
 4757              		.cfi_startproc
 4758              		@ args = 0, pretend = 0, frame = 0
 4759              		@ frame_needed = 0, uses_anonymous_args = 0
 500:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fsys_clkdiv != 0);
 4760              		.loc 1 500 1 is_stmt 0 view .LVU1076
 4761 0000 10B5     		push	{r4, lr}
 4762              	.LCFI19:
 4763              		.cfi_def_cfa_offset 8
 4764              		.cfi_offset 4, -8
 4765              		.cfi_offset 14, -4
 4766 0002 82B0     		sub	sp, sp, #8
 4767              	.LCFI20:
 4768              		.cfi_def_cfa_offset 16
 4769 0004 0446     		mov	r4, r0
 501:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fcpu_clkdiv != 0);
 4770              		.loc 1 501 3 is_stmt 1 view .LVU1077
 501:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fcpu_clkdiv != 0);
 4771              		.loc 1 501 43 view .LVU1078
 502:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fccu_clkdiv != 0);
 4772              		.loc 1 502 3 view .LVU1079
 502:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fccu_clkdiv != 0);
 4773              		.loc 1 502 43 view .LVU1080
 503:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fperipheral_clkdiv != 0);
 4774              		.loc 1 503 3 view .LVU1081
 503:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fperipheral_clkdiv != 0);
 4775              		.loc 1 503 43 view .LVU1082
 504:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->syspll_config.p_div != 0) &&
 4776              		.loc 1 504 3 view .LVU1083
 504:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->syspll_config.p_div != 0) &&
 4777              		.loc 1 504 50 view .LVU1084
 505:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)) ||
 4778              		.loc 1 505 3 view .LVU1085
 507:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->syspll_config.n_div != 0) &&
 4779              		.loc 1 507 87 view .LVU1086
 508:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)) ||
 4780              		.loc 1 508 3 view .LVU1087
 510:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", (config->syspll_config.k_div != 0) &&
 4781              		.loc 1 510 87 view .LVU1088
 511:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  ((config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL) ||
 4782              		.loc 1 511 3 view .LVU1089
 513:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_PLL) ||
 4783              		.loc 1 513 88 view .LVU1090
 514:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  (config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_OFI)) &&
 4784              		.loc 1 514 3 view .LVU1091
 517:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->fstdby_clksrc == XMC_SCU_HIB_STDBYCLKSRC_OSCULP) && (config->enable_oscu
 4785              		.loc 1 517 88 view .LVU1092
 518:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  (config->fstdby_clksrc != XMC_SCU_HIB_STDBYCLKSRC_OSCULP));
 4786              		.loc 1 518 3 view .LVU1093
 519:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->syspll_config.clksrc == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) &&
 4787              		.loc 1 519 76 view .LVU1094
 520:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  (config->enable_oschp == true)) || (config->syspll_config.clksrc != XMC_SCU_CLOCK_
 4788              		.loc 1 520 3 view .LVU1095
 521:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4789              		.loc 1 521 120 view .LVU1096
 523:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4790              		.loc 1 523 3 view .LVU1097
 4791 0006 0020     		movs	r0, #0
 4792              	.LVL194:
 523:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4793              		.loc 1 523 3 is_stmt 0 view .LVU1098
 4794 0008 FFF7FEFF 		bl	XMC_SCU_CLOCK_SetSystemClockSource
 4795              	.LVL195:
 525:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4796              		.loc 1 525 3 is_stmt 1 view .LVU1099
 4797 000c FFF7FEFF 		bl	XMC_SCU_HIB_EnableHibernateDomain
 4798              	.LVL196:
 527:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 4799              		.loc 1 527 3 view .LVU1100
 527:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 4800              		.loc 1 527 6 is_stmt 0 view .LVU1101
 4801 0010 E379     		ldrb	r3, [r4, #7]	@ zero_extendqisi2
 4802 0012 23BB     		cbnz	r3, .L460
 4803              	.L448:
 533:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (XMC_SCU_GetMirrorStatus() != 0)
 4804              		.loc 1 533 3 is_stmt 1 view .LVU1102
 4805 0014 607A     		ldrb	r0, [r4, #9]	@ zero_extendqisi2
 4806 0016 FFF7FEFF 		bl	XMC_SCU_HIB_SetStandbyClockSource
 4807              	.LVL197:
 534:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 4808              		.loc 1 534 3 view .LVU1103
 4809              	.LBB36:
 4810              	.LBB37:
 4811              		.loc 3 545 21 is_stmt 0 view .LVU1104
 4812 001a 204A     		ldr	r2, .L463
 4813              	.L450:
 4814              	.LBE37:
 4815              	.LBE36:
 537:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4816              		.loc 1 537 3 is_stmt 1 discriminator 1 view .LVU1105
 534:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 4817              		.loc 1 534 9 discriminator 1 view .LVU1106
 4818              	.LBB39:
 4819              	.LBI36:
 543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** {
 4820              		.loc 3 543 26 discriminator 1 view .LVU1107
 4821              	.LBB38:
 4822              		.loc 3 545 3 discriminator 1 view .LVU1108
 4823              		.loc 3 545 21 is_stmt 0 discriminator 1 view .LVU1109
 4824 001c D2F8C430 		ldr	r3, [r2, #196]
 4825              	.LBE38:
 4826              	.LBE39:
 534:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 4827              		.loc 1 534 9 discriminator 1 view .LVU1110
 4828 0020 002B     		cmp	r3, #0
 4829 0022 FBD1     		bne	.L450
 539:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4830              		.loc 1 539 3 is_stmt 1 view .LVU1111
 4831 0024 207A     		ldrb	r0, [r4, #8]	@ zero_extendqisi2
 4832 0026 FFF7FEFF 		bl	XMC_SCU_CLOCK_SetBackupClockCalibrationMode
 4833              	.LVL198:
 541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetCpuClockDivider((uint32_t)config->fcpu_clkdiv);
 4834              		.loc 1 541 3 view .LVU1112
 4835 002a 207C     		ldrb	r0, [r4, #16]	@ zero_extendqisi2
 4836 002c FFF7FEFF 		bl	XMC_SCU_CLOCK_SetSystemClockDivider
 4837              	.LVL199:
 542:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetCcuClockDivider((uint32_t)config->fccu_clkdiv);
 4838              		.loc 1 542 3 view .LVU1113
 4839 0030 607C     		ldrb	r0, [r4, #17]	@ zero_extendqisi2
 4840 0032 FFF7FEFF 		bl	XMC_SCU_CLOCK_SetCpuClockDivider
 4841              	.LVL200:
 543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetPeripheralClockDivider((uint32_t)config->fperipheral_clkdiv);
 4842              		.loc 1 543 3 view .LVU1114
 4843 0036 A07C     		ldrb	r0, [r4, #18]	@ zero_extendqisi2
 4844 0038 FFF7FEFF 		bl	XMC_SCU_CLOCK_SetCcuClockDivider
 4845              	.LVL201:
 544:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4846              		.loc 1 544 3 view .LVU1115
 4847 003c E07C     		ldrb	r0, [r4, #19]	@ zero_extendqisi2
 4848 003e FFF7FEFF 		bl	XMC_SCU_CLOCK_SetPeripheralClockDivider
 4849              	.LVL202:
 546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 4850              		.loc 1 546 3 view .LVU1116
 546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 4851              		.loc 1 546 6 is_stmt 0 view .LVU1117
 4852 0042 A379     		ldrb	r3, [r4, #6]	@ zero_extendqisi2
 4853 0044 93B9     		cbnz	r3, .L461
 4854              	.L451:
 552:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 4855              		.loc 1 552 3 is_stmt 1 view .LVU1118
 552:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 4856              		.loc 1 552 6 is_stmt 0 view .LVU1119
 4857 0046 E378     		ldrb	r3, [r4, #3]	@ zero_extendqisi2
 4858 0048 BBB9     		cbnz	r3, .L453
 554:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 4859              		.loc 1 554 5 is_stmt 1 view .LVU1120
 4860 004a FFF7FEFF 		bl	XMC_SCU_CLOCK_DisableSystemPll
 4861              	.LVL203:
 4862              	.L454:
 568:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 4863              		.loc 1 568 3 view .LVU1121
 568:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 4864              		.loc 1 568 6 is_stmt 0 view .LVU1122
 4865 004e E368     		ldr	r3, [r4, #12]
 4866 0050 B3F5803F 		cmp	r3, #65536
 4867 0054 1CD0     		beq	.L462
 4868              	.L455:
 572:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4869              		.loc 1 572 3 is_stmt 1 view .LVU1123
 4870 0056 FFF7FEFF 		bl	SystemCoreClockUpdate
 4871              	.LVL204:
 573:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4872              		.loc 1 573 1 is_stmt 0 view .LVU1124
 4873 005a 02B0     		add	sp, sp, #8
 4874              	.LCFI21:
 4875              		.cfi_remember_state
 4876              		.cfi_def_cfa_offset 8
 4877              		@ sp needed
 4878 005c 10BD     		pop	{r4, pc}
 4879              	.LVL205:
 4880              	.L460:
 4881              	.LCFI22:
 4882              		.cfi_restore_state
 529:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while (XMC_SCU_CLOCK_IsLowPowerOscillatorStable() == false);
 4883              		.loc 1 529 5 is_stmt 1 view .LVU1125
 4884 005e FFF7FEFF 		bl	XMC_SCU_CLOCK_EnableLowPowerOscillator
 4885              	.LVL206:
 530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 4886              		.loc 1 530 5 view .LVU1126
 4887              	.L449:
 530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 4888              		.loc 1 530 64 discriminator 1 view .LVU1127
 530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 4889              		.loc 1 530 11 discriminator 1 view .LVU1128
 530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 4890              		.loc 1 530 12 is_stmt 0 discriminator 1 view .LVU1129
 4891 0062 FFF7FEFF 		bl	XMC_SCU_CLOCK_IsLowPowerOscillatorStable
 4892              	.LVL207:
 530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 4893              		.loc 1 530 11 discriminator 1 view .LVU1130
 4894 0066 0028     		cmp	r0, #0
 4895 0068 FBD0     		beq	.L449
 4896 006a D3E7     		b	.L448
 4897              	.L461:
 548:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while(XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable() == false);
 4898              		.loc 1 548 5 is_stmt 1 view .LVU1131
 4899 006c FFF7FEFF 		bl	XMC_SCU_CLOCK_EnableHighPerformanceOscillator
 4900              	.LVL208:
 549:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 4901              		.loc 1 549 5 view .LVU1132
 4902              	.L452:
 549:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 4903              		.loc 1 549 70 discriminator 1 view .LVU1133
 549:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 4904              		.loc 1 549 10 discriminator 1 view .LVU1134
 549:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 4905              		.loc 1 549 11 is_stmt 0 discriminator 1 view .LVU1135
 4906 0070 FFF7FEFF 		bl	XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable
 4907              	.LVL209:
 549:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 4908              		.loc 1 549 10 discriminator 1 view .LVU1136
 4909 0074 0028     		cmp	r0, #0
 4910 0076 FBD0     		beq	.L452
 4911 0078 E5E7     		b	.L451
 4912              	.L453:
 559:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 4913              		.loc 1 559 5 is_stmt 1 view .LVU1137
 4914 007a FFF7FEFF 		bl	XMC_SCU_CLOCK_EnableSystemPll
 4915              	.LVL210:
 560:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                  config->syspll_config.mode,
 4916              		.loc 1 560 5 view .LVU1138
 4917 007e A378     		ldrb	r3, [r4, #2]	@ zero_extendqisi2
 4918 0080 0093     		str	r3, [sp]
 4919 0082 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 4920 0084 6278     		ldrb	r2, [r4, #1]	@ zero_extendqisi2
 4921 0086 E178     		ldrb	r1, [r4, #3]	@ zero_extendqisi2
 4922 0088 A088     		ldrh	r0, [r4, #4]
 4923 008a FFF7FEFF 		bl	XMC_SCU_CLOCK_StartSystemPll
 4924              	.LVL211:
 4925 008e DEE7     		b	.L454
 4926              	.L462:
 570:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 4927              		.loc 1 570 5 view .LVU1139
 4928 0090 4FF48030 		mov	r0, #65536
 4929 0094 FFF7FEFF 		bl	XMC_SCU_CLOCK_SetSystemClockSource
 4930              	.LVL212:
 4931 0098 DDE7     		b	.L455
 4932              	.L464:
 4933 009a 00BF     		.align	2
 4934              	.L463:
 4935 009c 00400050 		.word	1342193664
 4936              		.cfi_endproc
 4937              	.LFE184:
 4939              		.section	.text.XMC_SCU_CLOCK_IsSystemPllLocked,"ax",%progbits
 4940              		.align	1
 4941              		.global	XMC_SCU_CLOCK_IsSystemPllLocked
 4942              		.syntax unified
 4943              		.thumb
 4944              		.thumb_func
 4945              		.fpu fpv4-sp-d16
 4947              	XMC_SCU_CLOCK_IsSystemPllLocked:
 4948              	.LFB271:
1765:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1766:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to check main PLL is locked or not */
1767:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_CLOCK_IsSystemPllLocked(void)
1768:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4949              		.loc 1 1768 1 view -0
 4950              		.cfi_startproc
 4951              		@ args = 0, pretend = 0, frame = 0
 4952              		@ frame_needed = 0, uses_anonymous_args = 0
 4953              		@ link register save eliminated.
1769:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (bool)((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) != 0UL);
 4954              		.loc 1 1769 3 view .LVU1141
 4955              		.loc 1 1769 25 is_stmt 0 view .LVU1142
 4956 0000 024B     		ldr	r3, .L466
 4957 0002 1868     		ldr	r0, [r3]
1770:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4958              		.loc 1 1770 1 view .LVU1143
 4959 0004 C0F38000 		ubfx	r0, r0, #2, #1
 4960 0008 7047     		bx	lr
 4961              	.L467:
 4962 000a 00BF     		.align	2
 4963              	.L466:
 4964 000c 10470050 		.word	1342195472
 4965              		.cfi_endproc
 4966              	.LFE271:
 4968              		.section	.text.XMC_SCU_INTERRUPT_SetEventHandler,"ax",%progbits
 4969              		.align	1
 4970              		.global	XMC_SCU_INTERRUPT_SetEventHandler
 4971              		.syntax unified
 4972              		.thumb
 4973              		.thumb_func
 4974              		.fpu fpv4-sp-d16
 4976              	XMC_SCU_INTERRUPT_SetEventHandler:
 4977              	.LVL213:
 4978              	.LFB272:
1771:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1772:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
1773:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to assign the event handler function to be executed on occurrence of the selected event.
1774:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
1775:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** XMC_SCU_STATUS_t XMC_SCU_INTERRUPT_SetEventHandler(const XMC_SCU_INTERRUPT_EVENT_t event,
1776:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                    const XMC_SCU_INTERRUPT_EVENT_HANDLER_t handler)
1777:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4979              		.loc 1 1777 1 is_stmt 1 view -0
 4980              		.cfi_startproc
 4981              		@ args = 0, pretend = 0, frame = 0
 4982              		@ frame_needed = 0, uses_anonymous_args = 0
 4983              		@ link register save eliminated.
1778:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t index;
 4984              		.loc 1 1778 3 view .LVU1145
1779:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_STATUS_t status;
 4985              		.loc 1 1779 3 view .LVU1146
1780:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
1781:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   index = 0U;
 4986              		.loc 1 1781 3 view .LVU1147
1782:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) == 0U) && (index < XMC_SCU_INTERRUPT_EV
 4987              		.loc 1 1782 3 view .LVU1148
 4988              		.loc 1 1782 9 view .LVU1149
 4989 0000 10F00103 		ands	r3, r0, #1
 4990 0004 10D1     		bne	.L473
 4991              	.LVL214:
 4992              	.L471:
1783:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1784:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     index++;
 4993              		.loc 1 1784 5 view .LVU1150
 4994              		.loc 1 1784 10 is_stmt 0 view .LVU1151
 4995 0006 0133     		adds	r3, r3, #1
 4996              	.LVL215:
1782:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) == 0U) && (index < XMC_SCU_INTERRUPT_EV
 4997              		.loc 1 1782 9 is_stmt 1 view .LVU1152
1782:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) == 0U) && (index < XMC_SCU_INTERRUPT_EV
 4998              		.loc 1 1782 61 is_stmt 0 view .LVU1153
 4999 0008 20FA03F2 		lsr	r2, r0, r3
1782:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) == 0U) && (index < XMC_SCU_INTERRUPT_EV
 5000              		.loc 1 1782 9 view .LVU1154
 5001 000c 12F0010F 		tst	r2, #1
 5002 0010 03D1     		bne	.L470
1782:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) == 0U) && (index < XMC_SCU_INTERRUPT_EV
 5003              		.loc 1 1782 68 discriminator 1 view .LVU1155
 5004 0012 202B     		cmp	r3, #32
 5005 0014 F7D1     		bne	.L471
1785:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1786:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
1787:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (index == XMC_SCU_INTERRUPT_EVENT_MAX)
1788:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1789:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     status = XMC_SCU_STATUS_ERROR;
 5006              		.loc 1 1789 12 view .LVU1156
 5007 0016 0120     		movs	r0, #1
 5008              	.LVL216:
 5009              		.loc 1 1789 12 view .LVU1157
 5010 0018 7047     		bx	lr
 5011              	.LVL217:
 5012              	.L470:
1787:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5013              		.loc 1 1787 3 is_stmt 1 view .LVU1158
1787:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5014              		.loc 1 1787 6 is_stmt 0 view .LVU1159
 5015 001a 202B     		cmp	r3, #32
 5016 001c 06D0     		beq	.L476
 5017              	.LVL218:
 5018              	.L469:
1790:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1791:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
1792:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1793:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     event_handler_list[index] = handler;
 5019              		.loc 1 1793 5 is_stmt 1 view .LVU1160
 5020              		.loc 1 1793 31 is_stmt 0 view .LVU1161
 5021 001e 044A     		ldr	r2, .L477
 5022 0020 42F82310 		str	r1, [r2, r3, lsl #2]
1794:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     status = XMC_SCU_STATUS_OK;      
 5023              		.loc 1 1794 5 is_stmt 1 view .LVU1162
 5024              	.LVL219:
 5025              		.loc 1 1794 12 is_stmt 0 view .LVU1163
 5026 0024 0020     		movs	r0, #0
 5027              	.LVL220:
 5028              		.loc 1 1794 12 view .LVU1164
 5029 0026 7047     		bx	lr
 5030              	.LVL221:
 5031              	.L473:
1781:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) == 0U) && (index < XMC_SCU_INTERRUPT_EV
 5032              		.loc 1 1781 9 view .LVU1165
 5033 0028 0023     		movs	r3, #0
 5034 002a F8E7     		b	.L469
 5035              	.LVL222:
 5036              	.L476:
1789:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 5037              		.loc 1 1789 12 view .LVU1166
 5038 002c 0120     		movs	r0, #1
 5039              	.LVL223:
1795:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1796:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
1797:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (status);
 5040              		.loc 1 1797 3 is_stmt 1 view .LVU1167
1798:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5041              		.loc 1 1798 1 is_stmt 0 view .LVU1168
 5042 002e 7047     		bx	lr
 5043              	.L478:
 5044              		.align	2
 5045              	.L477:
 5046 0030 00000000 		.word	event_handler_list
 5047              		.cfi_endproc
 5048              	.LFE272:
 5050              		.section	.text.XMC_SCU_IRQHandler,"ax",%progbits
 5051              		.align	1
 5052              		.global	XMC_SCU_IRQHandler
 5053              		.syntax unified
 5054              		.thumb
 5055              		.thumb_func
 5056              		.fpu fpv4-sp-d16
 5058              	XMC_SCU_IRQHandler:
 5059              	.LVL224:
 5060              	.LFB273:
1799:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1800:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
1801:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to execute callback functions for multiple events.
1802:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
1803:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_IRQHandler(uint32_t sr_num)
1804:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5061              		.loc 1 1804 1 is_stmt 1 view -0
 5062              		.cfi_startproc
 5063              		@ args = 0, pretend = 0, frame = 0
 5064              		@ frame_needed = 0, uses_anonymous_args = 0
 5065              		.loc 1 1804 1 is_stmt 0 view .LVU1170
 5066 0000 10B5     		push	{r4, lr}
 5067              	.LCFI23:
 5068              		.cfi_def_cfa_offset 8
 5069              		.cfi_offset 4, -8
 5070              		.cfi_offset 14, -4
1805:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t index;
 5071              		.loc 1 1805 3 is_stmt 1 view .LVU1171
1806:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_INTERRUPT_EVENT_t event;
 5072              		.loc 1 1806 3 view .LVU1172
1807:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_INTERRUPT_EVENT_HANDLER_t event_handler;
 5073              		.loc 1 1807 3 view .LVU1173
1808:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
1809:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_UNUSED_ARG(sr_num);
 5074              		.loc 1 1809 3 view .LVU1174
1810:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
1811:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   index = 0U;
 5075              		.loc 1 1811 3 view .LVU1175
 5076              	.LVL225:
1812:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = XMC_SCU_INTERUPT_GetEventStatus();
 5077              		.loc 1 1812 3 view .LVU1176
 5078              	.LBB44:
 5079              	.LBI44:
 240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5080              		.loc 1 240 27 view .LVU1177
 5081              	.LBB45:
 242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5082              		.loc 1 242 3 view .LVU1178
 242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5083              		.loc 1 242 24 is_stmt 0 view .LVU1179
 5084 0002 0D4B     		ldr	r3, .L488
 5085 0004 5A68     		ldr	r2, [r3, #4]
 5086              	.LVL226:
 242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5087              		.loc 1 242 24 view .LVU1180
 5088              	.LBE45:
 5089              	.LBE44:
1813:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (index < XMC_SCU_INTERRUPT_EVENT_MAX)
 5090              		.loc 1 1813 3 is_stmt 1 view .LVU1181
 5091              		.loc 1 1813 9 view .LVU1182
1814:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {    
1815:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     if ((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) != 0U)
 5092              		.loc 1 1815 5 view .LVU1183
 5093              		.loc 1 1815 8 is_stmt 0 view .LVU1184
 5094 0006 12F0010F 		tst	r2, #1
 5095 000a 09D1     		bne	.L485
1816:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1817:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       event_handler = event_handler_list[index];
1818:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       if (event_handler != NULL)
1819:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       {
1820:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****           (event_handler)();
1821:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       }
1822:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       
1823:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       XMC_SCU_INTERRUPT_ClearEventStatus((uint32_t)(1UL << index));
1824:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       
1825:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       break;
1826:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }   
1827:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     index++;    
 5096              		.loc 1 1827 10 view .LVU1185
 5097 000c 0124     		movs	r4, #1
 5098              	.LVL227:
 5099              	.L484:
1815:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 5100              		.loc 1 1815 5 is_stmt 1 view .LVU1186
1815:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 5101              		.loc 1 1815 59 is_stmt 0 view .LVU1187
 5102 000e 22FA04F3 		lsr	r3, r2, r4
1815:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 5103              		.loc 1 1815 8 view .LVU1188
 5104 0012 13F0010F 		tst	r3, #1
 5105 0016 04D1     		bne	.L480
 5106              		.loc 1 1827 5 is_stmt 1 view .LVU1189
 5107              		.loc 1 1827 10 is_stmt 0 view .LVU1190
 5108 0018 0134     		adds	r4, r4, #1
 5109              	.LVL228:
1813:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {    
 5110              		.loc 1 1813 9 is_stmt 1 view .LVU1191
 5111 001a 202C     		cmp	r4, #32
 5112 001c F7D1     		bne	.L484
 5113 001e 0AE0     		b	.L479
 5114              	.LVL229:
 5115              	.L485:
1811:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = XMC_SCU_INTERUPT_GetEventStatus();
 5116              		.loc 1 1811 9 is_stmt 0 view .LVU1192
 5117 0020 0024     		movs	r4, #0
 5118              	.LVL230:
 5119              	.L480:
1817:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       if (event_handler != NULL)
 5120              		.loc 1 1817 7 is_stmt 1 view .LVU1193
1817:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       if (event_handler != NULL)
 5121              		.loc 1 1817 21 is_stmt 0 view .LVU1194
 5122 0022 064B     		ldr	r3, .L488+4
 5123 0024 53F82430 		ldr	r3, [r3, r4, lsl #2]
 5124              	.LVL231:
1818:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       {
 5125              		.loc 1 1818 7 is_stmt 1 view .LVU1195
1818:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       {
 5126              		.loc 1 1818 10 is_stmt 0 view .LVU1196
 5127 0028 03B1     		cbz	r3, .L482
1820:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       }
 5128              		.loc 1 1820 11 is_stmt 1 view .LVU1197
 5129 002a 9847     		blx	r3
 5130              	.LVL232:
 5131              	.L482:
1823:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       
 5132              		.loc 1 1823 7 view .LVU1198
 5133 002c 0123     		movs	r3, #1
 5134 002e 03FA04F4 		lsl	r4, r3, r4
 5135              	.LVL233:
 5136              	.LBB46:
 5137              	.LBI46:
 246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5138              		.loc 1 246 6 view .LVU1199
 5139              	.LBB47:
 248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5140              		.loc 1 248 3 view .LVU1200
 248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5141              		.loc 1 248 24 is_stmt 0 view .LVU1201
 5142 0032 014B     		ldr	r3, .L488
 5143 0034 DC60     		str	r4, [r3, #12]
 5144              	.LVL234:
 5145              	.L479:
 248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5146              		.loc 1 248 24 view .LVU1202
 5147              	.LBE47:
 5148              	.LBE46:
1828:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1829:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5149              		.loc 1 1829 1 view .LVU1203
 5150 0036 10BD     		pop	{r4, pc}
 5151              	.L489:
 5152              		.align	2
 5153              	.L488:
 5154 0038 74400050 		.word	1342193780
 5155 003c 00000000 		.word	event_handler_list
 5156              		.cfi_endproc
 5157              	.LFE273:
 5159              		.comm	event_handler_list,128,4
 5160              		.text
 5161              	.Letext0:
 5162              		.file 4 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 5163              		.file 5 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 5164              		.file 6 "/usr/include/newlib/sys/_types.h"
 5165              		.file 7 "/usr/include/newlib/sys/reent.h"
 5166              		.file 8 "/usr/include/newlib/sys/lock.h"
 5167              		.file 9 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h"
 5168              		.file 10 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Include/system_
 5169              		.file 11 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Include/XMC4500
DEFINED SYMBOLS
                            *ABS*:0000000000000000 xmc4_scu.c
     /tmp/ccAN7ejC.s:17     .text.XMC_SCU_lDelay:0000000000000000 $t
     /tmp/ccAN7ejC.s:24     .text.XMC_SCU_lDelay:0000000000000000 XMC_SCU_lDelay
     /tmp/ccAN7ejC.s:82     .text.XMC_SCU_lDelay:0000000000000028 $d
     /tmp/ccAN7ejC.s:88     .text.XMC_SCU_INTERRUPT_EnableEvent:0000000000000000 $t
     /tmp/ccAN7ejC.s:95     .text.XMC_SCU_INTERRUPT_EnableEvent:0000000000000000 XMC_SCU_INTERRUPT_EnableEvent
     /tmp/ccAN7ejC.s:114    .text.XMC_SCU_INTERRUPT_EnableEvent:000000000000000c $d
     /tmp/ccAN7ejC.s:119    .text.XMC_SCU_INTERRUPT_DisableEvent:0000000000000000 $t
     /tmp/ccAN7ejC.s:126    .text.XMC_SCU_INTERRUPT_DisableEvent:0000000000000000 XMC_SCU_INTERRUPT_DisableEvent
     /tmp/ccAN7ejC.s:145    .text.XMC_SCU_INTERRUPT_DisableEvent:000000000000000c $d
     /tmp/ccAN7ejC.s:150    .text.XMC_SCU_INTERRUPT_TriggerEvent:0000000000000000 $t
     /tmp/ccAN7ejC.s:157    .text.XMC_SCU_INTERRUPT_TriggerEvent:0000000000000000 XMC_SCU_INTERRUPT_TriggerEvent
     /tmp/ccAN7ejC.s:176    .text.XMC_SCU_INTERRUPT_TriggerEvent:000000000000000c $d
     /tmp/ccAN7ejC.s:181    .text.XMC_SCU_INTERUPT_GetEventStatus:0000000000000000 $t
     /tmp/ccAN7ejC.s:188    .text.XMC_SCU_INTERUPT_GetEventStatus:0000000000000000 XMC_SCU_INTERUPT_GetEventStatus
     /tmp/ccAN7ejC.s:204    .text.XMC_SCU_INTERUPT_GetEventStatus:0000000000000008 $d
     /tmp/ccAN7ejC.s:209    .text.XMC_SCU_INTERRUPT_ClearEventStatus:0000000000000000 $t
     /tmp/ccAN7ejC.s:216    .text.XMC_SCU_INTERRUPT_ClearEventStatus:0000000000000000 XMC_SCU_INTERRUPT_ClearEventStatus
     /tmp/ccAN7ejC.s:233    .text.XMC_SCU_INTERRUPT_ClearEventStatus:0000000000000008 $d
     /tmp/ccAN7ejC.s:238    .text.XMC_SCU_GetBootMode:0000000000000000 $t
     /tmp/ccAN7ejC.s:245    .text.XMC_SCU_GetBootMode:0000000000000000 XMC_SCU_GetBootMode
     /tmp/ccAN7ejC.s:262    .text.XMC_SCU_GetBootMode:000000000000000c $d
     /tmp/ccAN7ejC.s:267    .text.XMC_SCU_SetBootMode:0000000000000000 $t
     /tmp/ccAN7ejC.s:274    .text.XMC_SCU_SetBootMode:0000000000000000 XMC_SCU_SetBootMode
     /tmp/ccAN7ejC.s:291    .text.XMC_SCU_SetBootMode:0000000000000008 $d
     /tmp/ccAN7ejC.s:296    .text.XMC_SCU_ReadGPR:0000000000000000 $t
     /tmp/ccAN7ejC.s:303    .text.XMC_SCU_ReadGPR:0000000000000000 XMC_SCU_ReadGPR
     /tmp/ccAN7ejC.s:323    .text.XMC_SCU_ReadGPR:0000000000000008 $d
     /tmp/ccAN7ejC.s:328    .text.XMC_SCU_WriteGPR:0000000000000000 $t
     /tmp/ccAN7ejC.s:335    .text.XMC_SCU_WriteGPR:0000000000000000 XMC_SCU_WriteGPR
     /tmp/ccAN7ejC.s:355    .text.XMC_SCU_WriteGPR:0000000000000008 $d
     /tmp/ccAN7ejC.s:360    .text.XMC_SCU_EnableOutOfRangeComparator:0000000000000000 $t
     /tmp/ccAN7ejC.s:367    .text.XMC_SCU_EnableOutOfRangeComparator:0000000000000000 XMC_SCU_EnableOutOfRangeComparator
     /tmp/ccAN7ejC.s:399    .text.XMC_SCU_DisableOutOfRangeComparator:0000000000000000 $t
     /tmp/ccAN7ejC.s:406    .text.XMC_SCU_DisableOutOfRangeComparator:0000000000000000 XMC_SCU_DisableOutOfRangeComparator
     /tmp/ccAN7ejC.s:438    .text.XMC_SCU_CalibrateTemperatureSensor:0000000000000000 $t
     /tmp/ccAN7ejC.s:445    .text.XMC_SCU_CalibrateTemperatureSensor:0000000000000000 XMC_SCU_CalibrateTemperatureSensor
     /tmp/ccAN7ejC.s:469    .text.XMC_SCU_CalibrateTemperatureSensor:0000000000000014 $d
     /tmp/ccAN7ejC.s:474    .text.XMC_SCU_EnableTemperatureSensor:0000000000000000 $t
     /tmp/ccAN7ejC.s:481    .text.XMC_SCU_EnableTemperatureSensor:0000000000000000 XMC_SCU_EnableTemperatureSensor
     /tmp/ccAN7ejC.s:499    .text.XMC_SCU_EnableTemperatureSensor:0000000000000010 $d
     /tmp/ccAN7ejC.s:504    .text.XMC_SCU_DisableTemperatureSensor:0000000000000000 $t
     /tmp/ccAN7ejC.s:511    .text.XMC_SCU_DisableTemperatureSensor:0000000000000000 XMC_SCU_DisableTemperatureSensor
     /tmp/ccAN7ejC.s:529    .text.XMC_SCU_DisableTemperatureSensor:0000000000000010 $d
     /tmp/ccAN7ejC.s:534    .text.XMC_SCU_IsTemperatureSensorEnabled:0000000000000000 $t
     /tmp/ccAN7ejC.s:541    .text.XMC_SCU_IsTemperatureSensorEnabled:0000000000000000 XMC_SCU_IsTemperatureSensorEnabled
     /tmp/ccAN7ejC.s:560    .text.XMC_SCU_IsTemperatureSensorEnabled:0000000000000010 $d
     /tmp/ccAN7ejC.s:565    .text.XMC_SCU_IsTemperatureSensorReady:0000000000000000 $t
     /tmp/ccAN7ejC.s:572    .text.XMC_SCU_IsTemperatureSensorReady:0000000000000000 XMC_SCU_IsTemperatureSensorReady
     /tmp/ccAN7ejC.s:589    .text.XMC_SCU_IsTemperatureSensorReady:000000000000000c $d
     /tmp/ccAN7ejC.s:594    .text.XMC_SCU_GetTemperatureMeasurement:0000000000000000 $t
     /tmp/ccAN7ejC.s:601    .text.XMC_SCU_GetTemperatureMeasurement:0000000000000000 XMC_SCU_GetTemperatureMeasurement
     /tmp/ccAN7ejC.s:639    .text.XMC_SCU_GetTemperatureMeasurement:000000000000001c $d
     /tmp/ccAN7ejC.s:644    .text.XMC_SCU_IsTemperatureSensorBusy:0000000000000000 $t
     /tmp/ccAN7ejC.s:651    .text.XMC_SCU_IsTemperatureSensorBusy:0000000000000000 XMC_SCU_IsTemperatureSensorBusy
     /tmp/ccAN7ejC.s:668    .text.XMC_SCU_IsTemperatureSensorBusy:000000000000000c $d
     /tmp/ccAN7ejC.s:673    .text.XMC_SCU_StartTemperatureMeasurement:0000000000000000 $t
     /tmp/ccAN7ejC.s:680    .text.XMC_SCU_StartTemperatureMeasurement:0000000000000000 XMC_SCU_StartTemperatureMeasurement
     /tmp/ccAN7ejC.s:728    .text.XMC_SCU_StartTemperatureMeasurement:0000000000000028 $d
     /tmp/ccAN7ejC.s:733    .text.XMC_SCU_WriteToRetentionMemory:0000000000000000 $t
     /tmp/ccAN7ejC.s:740    .text.XMC_SCU_WriteToRetentionMemory:0000000000000000 XMC_SCU_WriteToRetentionMemory
     /tmp/ccAN7ejC.s:783    .text.XMC_SCU_WriteToRetentionMemory:0000000000000024 $d
     /tmp/ccAN7ejC.s:788    .text.XMC_SCU_ReadFromRetentionMemory:0000000000000000 $t
     /tmp/ccAN7ejC.s:795    .text.XMC_SCU_ReadFromRetentionMemory:0000000000000000 XMC_SCU_ReadFromRetentionMemory
     /tmp/ccAN7ejC.s:837    .text.XMC_SCU_ReadFromRetentionMemory:0000000000000020 $d
     /tmp/ccAN7ejC.s:842    .text.XMC_SCU_TRAP_Enable:0000000000000000 $t
     /tmp/ccAN7ejC.s:849    .text.XMC_SCU_TRAP_Enable:0000000000000000 XMC_SCU_TRAP_Enable
     /tmp/ccAN7ejC.s:868    .text.XMC_SCU_TRAP_Enable:000000000000000c $d
     /tmp/ccAN7ejC.s:873    .text.XMC_SCU_TRAP_Disable:0000000000000000 $t
     /tmp/ccAN7ejC.s:880    .text.XMC_SCU_TRAP_Disable:0000000000000000 XMC_SCU_TRAP_Disable
     /tmp/ccAN7ejC.s:899    .text.XMC_SCU_TRAP_Disable:000000000000000c $d
     /tmp/ccAN7ejC.s:904    .text.XMC_SCU_TRAP_GetStatus:0000000000000000 $t
     /tmp/ccAN7ejC.s:911    .text.XMC_SCU_TRAP_GetStatus:0000000000000000 XMC_SCU_TRAP_GetStatus
     /tmp/ccAN7ejC.s:927    .text.XMC_SCU_TRAP_GetStatus:0000000000000008 $d
     /tmp/ccAN7ejC.s:932    .text.XMC_SCU_TRAP_Trigger:0000000000000000 $t
     /tmp/ccAN7ejC.s:939    .text.XMC_SCU_TRAP_Trigger:0000000000000000 XMC_SCU_TRAP_Trigger
     /tmp/ccAN7ejC.s:956    .text.XMC_SCU_TRAP_Trigger:0000000000000008 $d
     /tmp/ccAN7ejC.s:961    .text.XMC_SCU_TRAP_ClearStatus:0000000000000000 $t
     /tmp/ccAN7ejC.s:968    .text.XMC_SCU_TRAP_ClearStatus:0000000000000000 XMC_SCU_TRAP_ClearStatus
     /tmp/ccAN7ejC.s:985    .text.XMC_SCU_TRAP_ClearStatus:0000000000000008 $d
     /tmp/ccAN7ejC.s:990    .text.XMC_SCU_PARITY_ClearStatus:0000000000000000 $t
     /tmp/ccAN7ejC.s:997    .text.XMC_SCU_PARITY_ClearStatus:0000000000000000 XMC_SCU_PARITY_ClearStatus
     /tmp/ccAN7ejC.s:1016   .text.XMC_SCU_PARITY_ClearStatus:000000000000000c $d
     /tmp/ccAN7ejC.s:1021   .text.XMC_SCU_PARITY_GetStatus:0000000000000000 $t
     /tmp/ccAN7ejC.s:1028   .text.XMC_SCU_PARITY_GetStatus:0000000000000000 XMC_SCU_PARITY_GetStatus
     /tmp/ccAN7ejC.s:1044   .text.XMC_SCU_PARITY_GetStatus:0000000000000008 $d
     /tmp/ccAN7ejC.s:1049   .text.XMC_SCU_PARITY_Enable:0000000000000000 $t
     /tmp/ccAN7ejC.s:1056   .text.XMC_SCU_PARITY_Enable:0000000000000000 XMC_SCU_PARITY_Enable
     /tmp/ccAN7ejC.s:1075   .text.XMC_SCU_PARITY_Enable:000000000000000c $d
     /tmp/ccAN7ejC.s:1080   .text.XMC_SCU_PARITY_Disable:0000000000000000 $t
     /tmp/ccAN7ejC.s:1087   .text.XMC_SCU_PARITY_Disable:0000000000000000 XMC_SCU_PARITY_Disable
     /tmp/ccAN7ejC.s:1106   .text.XMC_SCU_PARITY_Disable:000000000000000c $d
     /tmp/ccAN7ejC.s:1111   .text.XMC_SCU_PARITY_EnableTrapGeneration:0000000000000000 $t
     /tmp/ccAN7ejC.s:1118   .text.XMC_SCU_PARITY_EnableTrapGeneration:0000000000000000 XMC_SCU_PARITY_EnableTrapGeneration
     /tmp/ccAN7ejC.s:1137   .text.XMC_SCU_PARITY_EnableTrapGeneration:000000000000000c $d
     /tmp/ccAN7ejC.s:1142   .text.XMC_SCU_PARITY_DisableTrapGeneration:0000000000000000 $t
     /tmp/ccAN7ejC.s:1149   .text.XMC_SCU_PARITY_DisableTrapGeneration:0000000000000000 XMC_SCU_PARITY_DisableTrapGeneration
     /tmp/ccAN7ejC.s:1168   .text.XMC_SCU_PARITY_DisableTrapGeneration:000000000000000c $d
     /tmp/ccAN7ejC.s:1173   .text.XMC_SCU_INTERRUPT_EnableNmiRequest:0000000000000000 $t
     /tmp/ccAN7ejC.s:1180   .text.XMC_SCU_INTERRUPT_EnableNmiRequest:0000000000000000 XMC_SCU_INTERRUPT_EnableNmiRequest
     /tmp/ccAN7ejC.s:1199   .text.XMC_SCU_INTERRUPT_EnableNmiRequest:000000000000000c $d
     /tmp/ccAN7ejC.s:1204   .text.XMC_SCU_INTERRUPT_DisableNmiRequest:0000000000000000 $t
     /tmp/ccAN7ejC.s:1211   .text.XMC_SCU_INTERRUPT_DisableNmiRequest:0000000000000000 XMC_SCU_INTERRUPT_DisableNmiRequest
     /tmp/ccAN7ejC.s:1230   .text.XMC_SCU_INTERRUPT_DisableNmiRequest:000000000000000c $d
     /tmp/ccAN7ejC.s:1235   .text.XMC_SCU_RESET_AssertPeripheralReset:0000000000000000 $t
     /tmp/ccAN7ejC.s:1242   .text.XMC_SCU_RESET_AssertPeripheralReset:0000000000000000 XMC_SCU_RESET_AssertPeripheralReset
     /tmp/ccAN7ejC.s:1270   .text.XMC_SCU_RESET_AssertPeripheralReset:0000000000000014 $d
     /tmp/ccAN7ejC.s:1275   .text.XMC_SCU_RESET_DeassertPeripheralReset:0000000000000000 $t
     /tmp/ccAN7ejC.s:1282   .text.XMC_SCU_RESET_DeassertPeripheralReset:0000000000000000 XMC_SCU_RESET_DeassertPeripheralReset
     /tmp/ccAN7ejC.s:1310   .text.XMC_SCU_RESET_DeassertPeripheralReset:0000000000000014 $d
     /tmp/ccAN7ejC.s:1315   .text.XMC_SCU_RESET_IsPeripheralResetAsserted:0000000000000000 $t
     /tmp/ccAN7ejC.s:1322   .text.XMC_SCU_RESET_IsPeripheralResetAsserted:0000000000000000 XMC_SCU_RESET_IsPeripheralResetAsserted
     /tmp/ccAN7ejC.s:1355   .text.XMC_SCU_RESET_IsPeripheralResetAsserted:000000000000001c $d
     /tmp/ccAN7ejC.s:1360   .text.XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency:0000000000000000 $t
     /tmp/ccAN7ejC.s:1367   .text.XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency:0000000000000000 XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency
     /tmp/ccAN7ejC.s:1403   .text.XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency:0000000000000018 $d
     /tmp/ccAN7ejC.s:1409   .text.XMC_SCU_CLOCK_GetSystemPllClockFrequency:0000000000000000 $t
     /tmp/ccAN7ejC.s:1416   .text.XMC_SCU_CLOCK_GetSystemPllClockFrequency:0000000000000000 XMC_SCU_CLOCK_GetSystemPllClockFrequency
     /tmp/ccAN7ejC.s:1496   .text.XMC_SCU_CLOCK_GetSystemPllClockFrequency:0000000000000044 $d
     /tmp/ccAN7ejC.s:1501   .text.XMC_SCU_CLOCK_GetUsbPllClockFrequency:0000000000000000 $t
     /tmp/ccAN7ejC.s:1508   .text.XMC_SCU_CLOCK_GetUsbPllClockFrequency:0000000000000000 XMC_SCU_CLOCK_GetUsbPllClockFrequency
     /tmp/ccAN7ejC.s:1566   .text.XMC_SCU_CLOCK_GetUsbPllClockFrequency:000000000000002c $d
     /tmp/ccAN7ejC.s:1571   .text.XMC_SCU_CLOCK_GetCcuClockFrequency:0000000000000000 $t
     /tmp/ccAN7ejC.s:1578   .text.XMC_SCU_CLOCK_GetCcuClockFrequency:0000000000000000 XMC_SCU_CLOCK_GetCcuClockFrequency
     /tmp/ccAN7ejC.s:1628   .text.XMC_SCU_CLOCK_GetCcuClockFrequency:0000000000000018 $d
     /tmp/ccAN7ejC.s:1634   .text.XMC_SCU_CLOCK_GetUsbClockFrequency:0000000000000000 $t
     /tmp/ccAN7ejC.s:1641   .text.XMC_SCU_CLOCK_GetUsbClockFrequency:0000000000000000 XMC_SCU_CLOCK_GetUsbClockFrequency
     /tmp/ccAN7ejC.s:1703   .text.XMC_SCU_CLOCK_GetUsbClockFrequency:0000000000000028 $d
     /tmp/ccAN7ejC.s:1708   .text.XMC_SCU_CLOCK_GetEbuClockFrequency:0000000000000000 $t
     /tmp/ccAN7ejC.s:1715   .text.XMC_SCU_CLOCK_GetEbuClockFrequency:0000000000000000 XMC_SCU_CLOCK_GetEbuClockFrequency
     /tmp/ccAN7ejC.s:1746   .text.XMC_SCU_CLOCK_GetEbuClockFrequency:0000000000000018 $d
     /tmp/ccAN7ejC.s:1751   .text.XMC_SCU_CLOCK_GetWdtClockFrequency:0000000000000000 $t
     /tmp/ccAN7ejC.s:1758   .text.XMC_SCU_CLOCK_GetWdtClockFrequency:0000000000000000 XMC_SCU_CLOCK_GetWdtClockFrequency
     /tmp/ccAN7ejC.s:1832   .text.XMC_SCU_CLOCK_GetWdtClockFrequency:0000000000000038 $d
     /tmp/ccAN7ejC.s:1838   .text.XMC_SCU_CLOCK_GetExternalOutputClockFrequency:0000000000000000 $t
     /tmp/ccAN7ejC.s:1845   .text.XMC_SCU_CLOCK_GetExternalOutputClockFrequency:0000000000000000 XMC_SCU_CLOCK_GetExternalOutputClockFrequency
     /tmp/ccAN7ejC.s:1957   .text.XMC_SCU_CLOCK_GetExternalOutputClockFrequency:0000000000000050 $d
     /tmp/ccAN7ejC.s:1963   .text.XMC_SCU_CLOCK_GetPeripheralClockFrequency:0000000000000000 $t
     /tmp/ccAN7ejC.s:1970   .text.XMC_SCU_CLOCK_GetPeripheralClockFrequency:0000000000000000 XMC_SCU_CLOCK_GetPeripheralClockFrequency
     /tmp/ccAN7ejC.s:2000   .text.XMC_SCU_CLOCK_GetPeripheralClockFrequency:0000000000000010 $d
     /tmp/ccAN7ejC.s:2006   .text.XMC_SCU_CLOCK_SetSystemClockSource:0000000000000000 $t
     /tmp/ccAN7ejC.s:2013   .text.XMC_SCU_CLOCK_SetSystemClockSource:0000000000000000 XMC_SCU_CLOCK_SetSystemClockSource
     /tmp/ccAN7ejC.s:2036   .text.XMC_SCU_CLOCK_SetSystemClockSource:0000000000000010 $d
     /tmp/ccAN7ejC.s:2041   .text.XMC_SCU_CLOCK_SetUsbClockSource:0000000000000000 $t
     /tmp/ccAN7ejC.s:2048   .text.XMC_SCU_CLOCK_SetUsbClockSource:0000000000000000 XMC_SCU_CLOCK_SetUsbClockSource
     /tmp/ccAN7ejC.s:2071   .text.XMC_SCU_CLOCK_SetUsbClockSource:0000000000000010 $d
     /tmp/ccAN7ejC.s:2076   .text.XMC_SCU_CLOCK_SetWdtClockSource:0000000000000000 $t
     /tmp/ccAN7ejC.s:2083   .text.XMC_SCU_CLOCK_SetWdtClockSource:0000000000000000 XMC_SCU_CLOCK_SetWdtClockSource
     /tmp/ccAN7ejC.s:2106   .text.XMC_SCU_CLOCK_SetWdtClockSource:0000000000000010 $d
     /tmp/ccAN7ejC.s:2111   .text.XMC_SCU_CLOCK_SetExternalOutputClockSource:0000000000000000 $t
     /tmp/ccAN7ejC.s:2118   .text.XMC_SCU_CLOCK_SetExternalOutputClockSource:0000000000000000 XMC_SCU_CLOCK_SetExternalOutputClockSource
     /tmp/ccAN7ejC.s:2141   .text.XMC_SCU_CLOCK_SetExternalOutputClockSource:0000000000000010 $d
     /tmp/ccAN7ejC.s:2146   .text.XMC_SCU_CLOCK_SetSystemPllClockSource:0000000000000000 $t
     /tmp/ccAN7ejC.s:2153   .text.XMC_SCU_CLOCK_SetSystemPllClockSource:0000000000000000 XMC_SCU_CLOCK_SetSystemPllClockSource
     /tmp/ccAN7ejC.s:2185   .text.XMC_SCU_CLOCK_SetSystemPllClockSource:0000000000000024 $d
     /tmp/ccAN7ejC.s:2190   .text.XMC_SCU_HIB_SetRtcClockSource:0000000000000000 $t
     /tmp/ccAN7ejC.s:2197   .text.XMC_SCU_HIB_SetRtcClockSource:0000000000000000 XMC_SCU_HIB_SetRtcClockSource
     /tmp/ccAN7ejC.s:2232   .text.XMC_SCU_HIB_SetRtcClockSource:000000000000001c $d
     /tmp/ccAN7ejC.s:2238   .text.XMC_SCU_HIB_SetStandbyClockSource:0000000000000000 $t
     /tmp/ccAN7ejC.s:2245   .text.XMC_SCU_HIB_SetStandbyClockSource:0000000000000000 XMC_SCU_HIB_SetStandbyClockSource
     /tmp/ccAN7ejC.s:2280   .text.XMC_SCU_HIB_SetStandbyClockSource:000000000000001c $d
     /tmp/ccAN7ejC.s:2286   .text.XMC_SCU_CLOCK_SetSystemClockDivider:0000000000000000 $t
     /tmp/ccAN7ejC.s:2293   .text.XMC_SCU_CLOCK_SetSystemClockDivider:0000000000000000 XMC_SCU_CLOCK_SetSystemClockDivider
     /tmp/ccAN7ejC.s:2321   .text.XMC_SCU_CLOCK_SetSystemClockDivider:0000000000000010 $d
     /tmp/ccAN7ejC.s:2326   .text.XMC_SCU_CLOCK_SetCcuClockDivider:0000000000000000 $t
     /tmp/ccAN7ejC.s:2333   .text.XMC_SCU_CLOCK_SetCcuClockDivider:0000000000000000 XMC_SCU_CLOCK_SetCcuClockDivider
     /tmp/ccAN7ejC.s:2361   .text.XMC_SCU_CLOCK_SetCcuClockDivider:0000000000000010 $d
     /tmp/ccAN7ejC.s:2366   .text.XMC_SCU_CLOCK_SetCpuClockDivider:0000000000000000 $t
     /tmp/ccAN7ejC.s:2373   .text.XMC_SCU_CLOCK_SetCpuClockDivider:0000000000000000 XMC_SCU_CLOCK_SetCpuClockDivider
     /tmp/ccAN7ejC.s:2401   .text.XMC_SCU_CLOCK_SetCpuClockDivider:0000000000000010 $d
     /tmp/ccAN7ejC.s:2406   .text.XMC_SCU_CLOCK_SetPeripheralClockDivider:0000000000000000 $t
     /tmp/ccAN7ejC.s:2413   .text.XMC_SCU_CLOCK_SetPeripheralClockDivider:0000000000000000 XMC_SCU_CLOCK_SetPeripheralClockDivider
     /tmp/ccAN7ejC.s:2441   .text.XMC_SCU_CLOCK_SetPeripheralClockDivider:0000000000000010 $d
     /tmp/ccAN7ejC.s:2446   .text.XMC_SCU_CLOCK_SetUsbClockDivider:0000000000000000 $t
     /tmp/ccAN7ejC.s:2453   .text.XMC_SCU_CLOCK_SetUsbClockDivider:0000000000000000 XMC_SCU_CLOCK_SetUsbClockDivider
     /tmp/ccAN7ejC.s:2481   .text.XMC_SCU_CLOCK_SetUsbClockDivider:0000000000000010 $d
     /tmp/ccAN7ejC.s:2486   .text.XMC_SCU_CLOCK_SetEbuClockDivider:0000000000000000 $t
     /tmp/ccAN7ejC.s:2493   .text.XMC_SCU_CLOCK_SetEbuClockDivider:0000000000000000 XMC_SCU_CLOCK_SetEbuClockDivider
     /tmp/ccAN7ejC.s:2521   .text.XMC_SCU_CLOCK_SetEbuClockDivider:0000000000000010 $d
     /tmp/ccAN7ejC.s:2526   .text.XMC_SCU_CLOCK_SetWdtClockDivider:0000000000000000 $t
     /tmp/ccAN7ejC.s:2533   .text.XMC_SCU_CLOCK_SetWdtClockDivider:0000000000000000 XMC_SCU_CLOCK_SetWdtClockDivider
     /tmp/ccAN7ejC.s:2561   .text.XMC_SCU_CLOCK_SetWdtClockDivider:0000000000000010 $d
     /tmp/ccAN7ejC.s:2566   .text.XMC_SCU_CLOCK_SetExternalOutputClockDivider:0000000000000000 $t
     /tmp/ccAN7ejC.s:2573   .text.XMC_SCU_CLOCK_SetExternalOutputClockDivider:0000000000000000 XMC_SCU_CLOCK_SetExternalOutputClockDivider
     /tmp/ccAN7ejC.s:2602   .text.XMC_SCU_CLOCK_SetExternalOutputClockDivider:0000000000000018 $d
     /tmp/ccAN7ejC.s:2607   .text.XMC_SCU_CLOCK_EnableClock:0000000000000000 $t
     /tmp/ccAN7ejC.s:2614   .text.XMC_SCU_CLOCK_EnableClock:0000000000000000 XMC_SCU_CLOCK_EnableClock
     /tmp/ccAN7ejC.s:2631   .text.XMC_SCU_CLOCK_EnableClock:0000000000000008 $d
     /tmp/ccAN7ejC.s:2636   .text.XMC_SCU_CLOCK_DisableClock:0000000000000000 $t
     /tmp/ccAN7ejC.s:2643   .text.XMC_SCU_CLOCK_DisableClock:0000000000000000 XMC_SCU_CLOCK_DisableClock
     /tmp/ccAN7ejC.s:2660   .text.XMC_SCU_CLOCK_DisableClock:0000000000000008 $d
     /tmp/ccAN7ejC.s:2665   .text.XMC_SCU_CLOCK_IsClockEnabled:0000000000000000 $t
     /tmp/ccAN7ejC.s:2672   .text.XMC_SCU_CLOCK_IsClockEnabled:0000000000000000 XMC_SCU_CLOCK_IsClockEnabled
     /tmp/ccAN7ejC.s:2696   .text.XMC_SCU_CLOCK_IsClockEnabled:0000000000000010 $d
     /tmp/ccAN7ejC.s:2701   .text.XMC_SCU_POWER_GetEVR13Voltage:0000000000000000 $t
     /tmp/ccAN7ejC.s:2708   .text.XMC_SCU_POWER_GetEVR13Voltage:0000000000000000 XMC_SCU_POWER_GetEVR13Voltage
     /tmp/ccAN7ejC.s:2732   .text.XMC_SCU_POWER_GetEVR13Voltage:000000000000001c $d
     /tmp/ccAN7ejC.s:2738   .text.XMC_SCU_POWER_GetEVR33Voltage:0000000000000000 $t
     /tmp/ccAN7ejC.s:2745   .text.XMC_SCU_POWER_GetEVR33Voltage:0000000000000000 XMC_SCU_POWER_GetEVR33Voltage
     /tmp/ccAN7ejC.s:2769   .text.XMC_SCU_POWER_GetEVR33Voltage:0000000000000020 $d
     /tmp/ccAN7ejC.s:2775   .text.XMC_SCU_CLOCK_EnableUsbPll:0000000000000000 $t
     /tmp/ccAN7ejC.s:2782   .text.XMC_SCU_CLOCK_EnableUsbPll:0000000000000000 XMC_SCU_CLOCK_EnableUsbPll
     /tmp/ccAN7ejC.s:2801   .text.XMC_SCU_CLOCK_EnableUsbPll:0000000000000010 $d
     /tmp/ccAN7ejC.s:2806   .text.XMC_SCU_CLOCK_DisableUsbPll:0000000000000000 $t
     /tmp/ccAN7ejC.s:2813   .text.XMC_SCU_CLOCK_DisableUsbPll:0000000000000000 XMC_SCU_CLOCK_DisableUsbPll
     /tmp/ccAN7ejC.s:2832   .text.XMC_SCU_CLOCK_DisableUsbPll:0000000000000010 $d
     /tmp/ccAN7ejC.s:2837   .text.XMC_SCU_CLOCK_StartUsbPll:0000000000000000 $t
     /tmp/ccAN7ejC.s:2844   .text.XMC_SCU_CLOCK_StartUsbPll:0000000000000000 XMC_SCU_CLOCK_StartUsbPll
     /tmp/ccAN7ejC.s:2908   .text.XMC_SCU_CLOCK_StartUsbPll:0000000000000044 $d
     /tmp/ccAN7ejC.s:2913   .text.XMC_SCU_CLOCK_StopUsbPll:0000000000000000 $t
     /tmp/ccAN7ejC.s:2920   .text.XMC_SCU_CLOCK_StopUsbPll:0000000000000000 XMC_SCU_CLOCK_StopUsbPll
     /tmp/ccAN7ejC.s:2937   .text.XMC_SCU_CLOCK_StopUsbPll:0000000000000008 $d
     /tmp/ccAN7ejC.s:2943   .text.XMC_SCU_CLOCK_SetBackupClockCalibrationMode:0000000000000000 $t
     /tmp/ccAN7ejC.s:2950   .text.XMC_SCU_CLOCK_SetBackupClockCalibrationMode:0000000000000000 XMC_SCU_CLOCK_SetBackupClockCalibrationMode
     /tmp/ccAN7ejC.s:3004   .text.XMC_SCU_CLOCK_SetBackupClockCalibrationMode:0000000000000034 $d
     /tmp/ccAN7ejC.s:3009   .text.XMC_SCU_POWER_EnableUsb:0000000000000000 $t
     /tmp/ccAN7ejC.s:3016   .text.XMC_SCU_POWER_EnableUsb:0000000000000000 XMC_SCU_POWER_EnableUsb
     /tmp/ccAN7ejC.s:3033   .text.XMC_SCU_POWER_EnableUsb:000000000000000c $d
     /tmp/ccAN7ejC.s:3038   .text.XMC_SCU_POWER_DisableUsb:0000000000000000 $t
     /tmp/ccAN7ejC.s:3045   .text.XMC_SCU_POWER_DisableUsb:0000000000000000 XMC_SCU_POWER_DisableUsb
     /tmp/ccAN7ejC.s:3062   .text.XMC_SCU_POWER_DisableUsb:000000000000000c $d
     /tmp/ccAN7ejC.s:3067   .text.XMC_SCU_CLOCK_IsUsbPllLocked:0000000000000000 $t
     /tmp/ccAN7ejC.s:3074   .text.XMC_SCU_CLOCK_IsUsbPllLocked:0000000000000000 XMC_SCU_CLOCK_IsUsbPllLocked
     /tmp/ccAN7ejC.s:3091   .text.XMC_SCU_CLOCK_IsUsbPllLocked:000000000000000c $d
     /tmp/ccAN7ejC.s:3096   .text.XMC_SCU_HIB_EnableHibernateDomain:0000000000000000 $t
     /tmp/ccAN7ejC.s:3103   .text.XMC_SCU_HIB_EnableHibernateDomain:0000000000000000 XMC_SCU_HIB_EnableHibernateDomain
     /tmp/ccAN7ejC.s:3163   .text.XMC_SCU_HIB_EnableHibernateDomain:0000000000000038 $d
     /tmp/ccAN7ejC.s:3169   .text.XMC_SCU_HIB_DisableHibernateDomain:0000000000000000 $t
     /tmp/ccAN7ejC.s:3176   .text.XMC_SCU_HIB_DisableHibernateDomain:0000000000000000 XMC_SCU_HIB_DisableHibernateDomain
     /tmp/ccAN7ejC.s:3198   .text.XMC_SCU_HIB_DisableHibernateDomain:0000000000000014 $d
     /tmp/ccAN7ejC.s:3203   .text.XMC_SCU_HIB_IsHibernateDomainEnabled:0000000000000000 $t
     /tmp/ccAN7ejC.s:3210   .text.XMC_SCU_HIB_IsHibernateDomainEnabled:0000000000000000 XMC_SCU_HIB_IsHibernateDomainEnabled
     /tmp/ccAN7ejC.s:3239   .text.XMC_SCU_HIB_IsHibernateDomainEnabled:000000000000001c $d
     /tmp/ccAN7ejC.s:3245   .text.XMC_SCU_HIB_EnableInternalSlowClock:0000000000000000 $t
     /tmp/ccAN7ejC.s:3252   .text.XMC_SCU_HIB_EnableInternalSlowClock:0000000000000000 XMC_SCU_HIB_EnableInternalSlowClock
     /tmp/ccAN7ejC.s:3281   .text.XMC_SCU_HIB_EnableInternalSlowClock:0000000000000018 $d
     /tmp/ccAN7ejC.s:3287   .text.XMC_SCU_HIB_DisableInternalSlowClock:0000000000000000 $t
     /tmp/ccAN7ejC.s:3294   .text.XMC_SCU_HIB_DisableInternalSlowClock:0000000000000000 XMC_SCU_HIB_DisableInternalSlowClock
     /tmp/ccAN7ejC.s:3323   .text.XMC_SCU_HIB_DisableInternalSlowClock:0000000000000018 $d
     /tmp/ccAN7ejC.s:3329   .text.XMC_SCU_HIB_ClearEventStatus:0000000000000000 $t
     /tmp/ccAN7ejC.s:3336   .text.XMC_SCU_HIB_ClearEventStatus:0000000000000000 XMC_SCU_HIB_ClearEventStatus
     /tmp/ccAN7ejC.s:3364   .text.XMC_SCU_HIB_ClearEventStatus:0000000000000014 $d
     /tmp/ccAN7ejC.s:3370   .text.XMC_SCU_HIB_TriggerEvent:0000000000000000 $t
     /tmp/ccAN7ejC.s:3377   .text.XMC_SCU_HIB_TriggerEvent:0000000000000000 XMC_SCU_HIB_TriggerEvent
     /tmp/ccAN7ejC.s:3405   .text.XMC_SCU_HIB_TriggerEvent:0000000000000014 $d
     /tmp/ccAN7ejC.s:3411   .text.XMC_SCU_HIB_EnableEvent:0000000000000000 $t
     /tmp/ccAN7ejC.s:3418   .text.XMC_SCU_HIB_EnableEvent:0000000000000000 XMC_SCU_HIB_EnableEvent
     /tmp/ccAN7ejC.s:3450   .text.XMC_SCU_HIB_EnableEvent:0000000000000018 $d
     /tmp/ccAN7ejC.s:3456   .text.XMC_SCU_HIB_DisableEvent:0000000000000000 $t
     /tmp/ccAN7ejC.s:3463   .text.XMC_SCU_HIB_DisableEvent:0000000000000000 XMC_SCU_HIB_DisableEvent
     /tmp/ccAN7ejC.s:3495   .text.XMC_SCU_HIB_DisableEvent:0000000000000018 $d
     /tmp/ccAN7ejC.s:3501   .text.XMC_SCU_HIB_EnterHibernateState:0000000000000000 $t
     /tmp/ccAN7ejC.s:3508   .text.XMC_SCU_HIB_EnterHibernateState:0000000000000000 XMC_SCU_HIB_EnterHibernateState
     /tmp/ccAN7ejC.s:3537   .text.XMC_SCU_HIB_EnterHibernateState:0000000000000018 $d
     /tmp/ccAN7ejC.s:3543   .text.XMC_SCU_HIB_EnterHibernateStateEx:0000000000000000 $t
     /tmp/ccAN7ejC.s:3550   .text.XMC_SCU_HIB_EnterHibernateStateEx:0000000000000000 XMC_SCU_HIB_EnterHibernateStateEx
     /tmp/ccAN7ejC.s:3577   .text.XMC_SCU_HIB_SetWakeupTriggerInput:0000000000000000 $t
     /tmp/ccAN7ejC.s:3584   .text.XMC_SCU_HIB_SetWakeupTriggerInput:0000000000000000 XMC_SCU_HIB_SetWakeupTriggerInput
     /tmp/ccAN7ejC.s:3625   .text.XMC_SCU_HIB_SetWakeupTriggerInput:0000000000000028 $d
     /tmp/ccAN7ejC.s:3631   .text.XMC_SCU_HIB_SetPinMode:0000000000000000 $t
     /tmp/ccAN7ejC.s:3638   .text.XMC_SCU_HIB_SetPinMode:0000000000000000 XMC_SCU_HIB_SetPinMode
     /tmp/ccAN7ejC.s:3689   .text.XMC_SCU_HIB_SetPinMode:000000000000002c $d
     /tmp/ccAN7ejC.s:3695   .text.XMC_SCU_HIB_SetPinOutputLevel:0000000000000000 $t
     /tmp/ccAN7ejC.s:3702   .text.XMC_SCU_HIB_SetPinOutputLevel:0000000000000000 XMC_SCU_HIB_SetPinOutputLevel
     /tmp/ccAN7ejC.s:3751   .text.XMC_SCU_HIB_SetPinOutputLevel:0000000000000028 $d
     /tmp/ccAN7ejC.s:3757   .text.XMC_SCU_HIB_SetInput0:0000000000000000 $t
     /tmp/ccAN7ejC.s:3764   .text.XMC_SCU_HIB_SetInput0:0000000000000000 XMC_SCU_HIB_SetInput0
     /tmp/ccAN7ejC.s:3805   .text.XMC_SCU_HIB_SetInput0:0000000000000028 $d
     /tmp/ccAN7ejC.s:3811   .text.XMC_SCU_HIB_SetSR0Input:0000000000000000 $t
     /tmp/ccAN7ejC.s:3818   .text.XMC_SCU_HIB_SetSR0Input:0000000000000000 XMC_SCU_HIB_SetSR0Input
     /tmp/ccAN7ejC.s:3853   .text.XMC_SCU_HIB_SetSR0Input:000000000000001c $d
     /tmp/ccAN7ejC.s:3859   .text.XMC_SCU_CLOCK_IsLowPowerOscillatorStable:0000000000000000 $t
     /tmp/ccAN7ejC.s:3866   .text.XMC_SCU_CLOCK_IsLowPowerOscillatorStable:0000000000000000 XMC_SCU_CLOCK_IsLowPowerOscillatorStable
     /tmp/ccAN7ejC.s:3885   .text.XMC_SCU_CLOCK_IsLowPowerOscillatorStable:0000000000000010 $d
     /tmp/ccAN7ejC.s:3890   .text.XMC_SCU_CLOCK_EnableLowPowerOscillator:0000000000000000 $t
     /tmp/ccAN7ejC.s:3897   .text.XMC_SCU_CLOCK_EnableLowPowerOscillator:0000000000000000 XMC_SCU_CLOCK_EnableLowPowerOscillator
     /tmp/ccAN7ejC.s:3981   .text.XMC_SCU_CLOCK_EnableLowPowerOscillator:0000000000000050 $d
     /tmp/ccAN7ejC.s:3987   .text.XMC_SCU_CLOCK_DisableLowPowerOscillator:0000000000000000 $t
     /tmp/ccAN7ejC.s:3994   .text.XMC_SCU_CLOCK_DisableLowPowerOscillator:0000000000000000 XMC_SCU_CLOCK_DisableLowPowerOscillator
     /tmp/ccAN7ejC.s:4023   .text.XMC_SCU_CLOCK_DisableLowPowerOscillator:0000000000000018 $d
     /tmp/ccAN7ejC.s:4029   .text.XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput:0000000000000000 $t
     /tmp/ccAN7ejC.s:4036   .text.XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput:0000000000000000 XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput
     /tmp/ccAN7ejC.s:4065   .text.XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput:0000000000000018 $d
     /tmp/ccAN7ejC.s:4071   .text.XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput:0000000000000000 $t
     /tmp/ccAN7ejC.s:4078   .text.XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput:0000000000000000 XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput
     /tmp/ccAN7ejC.s:4111   .text.XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput:000000000000001c $d
     /tmp/ccAN7ejC.s:4117   .text.XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus:0000000000000000 $t
     /tmp/ccAN7ejC.s:4124   .text.XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus:0000000000000000 XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus
     /tmp/ccAN7ejC.s:4141   .text.XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus:000000000000000c $d
     /tmp/ccAN7ejC.s:4146   .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillator:0000000000000000 $t
     /tmp/ccAN7ejC.s:4153   .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillator:0000000000000000 XMC_SCU_CLOCK_EnableHighPerformanceOscillator
     /tmp/ccAN7ejC.s:4202   .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillator:0000000000000038 $d
     /tmp/ccAN7ejC.s:4209   .text.XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable:0000000000000000 $t
     /tmp/ccAN7ejC.s:4216   .text.XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable:0000000000000000 XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable
     /tmp/ccAN7ejC.s:4238   .text.XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable:0000000000000014 $d
     /tmp/ccAN7ejC.s:4243   .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillator:0000000000000000 $t
     /tmp/ccAN7ejC.s:4250   .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillator:0000000000000000 XMC_SCU_CLOCK_DisableHighPerformanceOscillator
     /tmp/ccAN7ejC.s:4268   .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillator:000000000000000c $d
     /tmp/ccAN7ejC.s:4273   .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput:0000000000000000 $t
     /tmp/ccAN7ejC.s:4280   .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput:0000000000000000 XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput
     /tmp/ccAN7ejC.s:4298   .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput:000000000000000c $d
     /tmp/ccAN7ejC.s:4303   .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput:0000000000000000 $t
     /tmp/ccAN7ejC.s:4310   .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput:0000000000000000 XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput
     /tmp/ccAN7ejC.s:4328   .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput:000000000000000c $d
     /tmp/ccAN7ejC.s:4333   .text.XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus:0000000000000000 $t
     /tmp/ccAN7ejC.s:4340   .text.XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus:0000000000000000 XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus
     /tmp/ccAN7ejC.s:4357   .text.XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus:000000000000000c $d
     /tmp/ccAN7ejC.s:4362   .text.XMC_SCU_CLOCK_EnableSystemPll:0000000000000000 $t
     /tmp/ccAN7ejC.s:4369   .text.XMC_SCU_CLOCK_EnableSystemPll:0000000000000000 XMC_SCU_CLOCK_EnableSystemPll
     /tmp/ccAN7ejC.s:4388   .text.XMC_SCU_CLOCK_EnableSystemPll:0000000000000010 $d
     /tmp/ccAN7ejC.s:4393   .text.XMC_SCU_CLOCK_DisableSystemPll:0000000000000000 $t
     /tmp/ccAN7ejC.s:4400   .text.XMC_SCU_CLOCK_DisableSystemPll:0000000000000000 XMC_SCU_CLOCK_DisableSystemPll
     /tmp/ccAN7ejC.s:4419   .text.XMC_SCU_CLOCK_DisableSystemPll:0000000000000010 $d
     /tmp/ccAN7ejC.s:4424   .text.XMC_SCU_CLOCK_StopSystemPll:0000000000000000 $t
     /tmp/ccAN7ejC.s:4431   .text.XMC_SCU_CLOCK_StopSystemPll:0000000000000000 XMC_SCU_CLOCK_StopSystemPll
     /tmp/ccAN7ejC.s:4449   .text.XMC_SCU_CLOCK_StopSystemPll:000000000000000c $d
     /tmp/ccAN7ejC.s:4454   .text.XMC_SCU_CLOCK_StepSystemPllFrequency:0000000000000000 $t
     /tmp/ccAN7ejC.s:4461   .text.XMC_SCU_CLOCK_StepSystemPllFrequency:0000000000000000 XMC_SCU_CLOCK_StepSystemPllFrequency
     /tmp/ccAN7ejC.s:4498   .text.XMC_SCU_CLOCK_StepSystemPllFrequency:000000000000001c $d
     /tmp/ccAN7ejC.s:4503   .text.XMC_SCU_CLOCK_StartSystemPll:0000000000000000 $t
     /tmp/ccAN7ejC.s:4510   .text.XMC_SCU_CLOCK_StartSystemPll:0000000000000000 XMC_SCU_CLOCK_StartSystemPll
     /tmp/ccAN7ejC.s:4736   .text.XMC_SCU_CLOCK_StartSystemPll:00000000000000f4 $d
     /tmp/ccAN7ejC.s:4746   .text.XMC_SCU_CLOCK_Init:0000000000000000 $t
     /tmp/ccAN7ejC.s:4753   .text.XMC_SCU_CLOCK_Init:0000000000000000 XMC_SCU_CLOCK_Init
     /tmp/ccAN7ejC.s:4935   .text.XMC_SCU_CLOCK_Init:000000000000009c $d
     /tmp/ccAN7ejC.s:4940   .text.XMC_SCU_CLOCK_IsSystemPllLocked:0000000000000000 $t
     /tmp/ccAN7ejC.s:4947   .text.XMC_SCU_CLOCK_IsSystemPllLocked:0000000000000000 XMC_SCU_CLOCK_IsSystemPllLocked
     /tmp/ccAN7ejC.s:4964   .text.XMC_SCU_CLOCK_IsSystemPllLocked:000000000000000c $d
     /tmp/ccAN7ejC.s:4969   .text.XMC_SCU_INTERRUPT_SetEventHandler:0000000000000000 $t
     /tmp/ccAN7ejC.s:4976   .text.XMC_SCU_INTERRUPT_SetEventHandler:0000000000000000 XMC_SCU_INTERRUPT_SetEventHandler
     /tmp/ccAN7ejC.s:5046   .text.XMC_SCU_INTERRUPT_SetEventHandler:0000000000000030 $d
                            *COM*:0000000000000080 event_handler_list
     /tmp/ccAN7ejC.s:5051   .text.XMC_SCU_IRQHandler:0000000000000000 $t
     /tmp/ccAN7ejC.s:5058   .text.XMC_SCU_IRQHandler:0000000000000000 XMC_SCU_IRQHandler
     /tmp/ccAN7ejC.s:5154   .text.XMC_SCU_IRQHandler:0000000000000038 $d
                           .group:0000000000000000 wm4.0.2b1621af4d156004b207f1d62b99413e
                           .group:0000000000000000 wm4.stddef.h.39.27677723d43e5b5a7afdf8d798429f1d
                           .group:0000000000000000 wm4.stdint.h.29.6d480f4ba0f60596e88234283d42444f
                           .group:0000000000000000 wm4.stdbool.h.29.07dce69c3b78884144b7f7bd19483461
                           .group:0000000000000000 wm4._newlib_version.h.4.1ef4e12f167f8b69d7c30054be56050d
                           .group:0000000000000000 wm4.newlib.h.21.1ae2897bc09bbe4bc80ffb801fb02432
                           .group:0000000000000000 wm4.ieeefp.h.77.f33a4dce62116f6f5175ff8bae57a54c
                           .group:0000000000000000 wm4.features.h.22.026edb2397769f4ae13f35900dbdb560
                           .group:0000000000000000 wm4.config.h.224.c701144a7b0518c6ee9b9b5465b79f81
                           .group:0000000000000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:0000000000000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:0000000000000000 wm4.stddef.h.155.3588ebfdd1e8c7ede80509bb9c3b8009
                           .group:0000000000000000 wm4._default_types.h.6.959254cf5f09734ea7516c89e8bb21bd
                           .group:0000000000000000 wm4._types.h.127.34941de1b2539d59d5cac00e0dd27a45
                           .group:0000000000000000 wm4.reent.h.17.e292bf8b0bec6c96e131a54347145a30
                           .group:0000000000000000 wm4.lock.h.2.c0958401bd0ce484d507ee19aacab817
                           .group:0000000000000000 wm4.reent.h.77.dcd6129ff07fe81bd5636db29abe53b2
                           .group:0000000000000000 wm4.cdefs.h.49.2bf373aedffd8b393ccd11dc057e8547
                           .group:0000000000000000 wm4.string.h.15.dab3980bf35408a4c507182805e2de3a
                           .group:0000000000000000 wm4.stddef.h.155.ba788add86a0e365f264484f110c3c29
                           .group:0000000000000000 wm4.xmc_device.h.61.ba2d082e12f51240746cffdd60d42b81
                           .group:0000000000000000 wm4.XMC4500.h.55.9aa45b9b5790506b2dcb963e4e7adeaf
                           .group:0000000000000000 wm4.core_cm4.h.32.6c6eb1c8daeca23ce7ba79c8e8120d52
                           .group:0000000000000000 wm4.cmsis_gcc.h.26.91b63349961c35637933e4fba51b867b
                           .group:0000000000000000 wm4.core_cm4.h.172.fdd5a388a160bb6ff767b7d7ee212268
                           .group:0000000000000000 wm4.system_XMC4500.h.42.99124977c10ca8844a71949adbeabd70
                           .group:0000000000000000 wm4.XMC4500.h.208.b340195df97f067735c4c769ba59985a
                           .group:0000000000000000 wm4.xmc_device.h.1460.8860499b404961ffcfbb8d1fefcb2146
                           .group:0000000000000000 wm4.xmc_common.h.92.3f4336a80569affab05a81145b87c2fc
                           .group:0000000000000000 wm4.xmc4_scu.h.106.b7d8d773976d331f6820948fe093a27d

UNDEFINED SYMBOLS
SystemCoreClockUpdate
SystemCoreClock
OSCHP_GetFrequency
