Analysis & Synthesis report for SCPF
Wed Oct 02 13:29:54 2024
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages
  7. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Wed Oct 02 13:29:54 2024           ;
; Quartus Prime Version       ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name               ; SCPF                                        ;
; Top-level Entity Name       ; SCPF                                        ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; SCPF               ; SCPF               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                     ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                            ; IP Include File              ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+------------------------------+
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |SCPF|InstructionMemory:IM|INST:INST_inst0 ; ../Instruction Memory/INST.v ;
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |SCPF|InstructionMemory:IM|INST:INST_inst1 ; ../Instruction Memory/INST.v ;
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |SCPF|InstructionMemory:IM|INST:INST_inst2 ; ../Instruction Memory/INST.v ;
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |SCPF|InstructionMemory:IM|INST:INST_inst3 ; ../Instruction Memory/INST.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Wed Oct 02 13:29:32 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SCPF -c SCPF
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/instruction memory/inst.v
    Info (12023): Found entity 1: INST File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/INST.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/datamemory/ram.v
    Info (12023): Found entity 1: RAM File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataMemory/RAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/scp/scp.v
    Info (12023): Found entity 1: SCP File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/SCP/SCP.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/register/register.v
    Info (12023): Found entity 1: Register File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/Register/Register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/mux3by1/mux3by1.v
    Info (12023): Found entity 1: Mux3by1 File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/Mux3by1/Mux3by1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/mux2by1/mux2by1.v
    Info (12023): Found entity 1: Mux2by1 File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/Mux2by1/Mux2by1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/maindecoder/maindecoder.v
    Info (12023): Found entity 1: MainDecoder File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/MainDecoder/MainDecoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/instruction memory/instructionmemory.v
    Info (12023): Found entity 1: InstructionMemory File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/InstructionMemory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/ff32/ff32.v
    Info (12023): Found entity 1: FF32 File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/FF32/FF32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/extend/extend.v
    Info (12023): Found entity 1: Extend File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/Extend/Extend.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/datapath/datapath.v
    Info (12023): Found entity 1: DataPath File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataPath/DataPath.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/datamemory/datamemory.v
    Info (12023): Found entity 1: DataMemory File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataMemory/DataMemory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/controller/controller.v
    Info (12023): Found entity 1: Controller File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/Controller/Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/aludecoder/aludecoder.v
    Info (12023): Found entity 1: AluDecoder File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/AluDecoder/AluDecoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/alu/alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/ALU/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/adder/adder.v
    Info (12023): Found entity 1: Adder File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/Adder/Adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file scpf.v
    Info (12023): Found entity 1: SCPF File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/SCPF/SCPF.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/datapath/datapath_tb.v
    Info (12023): Found entity 1: DataPath_tb File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataPath/DataPath_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/controller/controller_tb.v
    Info (12023): Found entity 1: Controller_tb File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/Controller/Controller_tb.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at SCP.v(12): created implicit net for "PCSrc" File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/SCP/SCP.v Line: 12
Info (12127): Elaborating entity "SCPF" for the top level hierarchy
Info (12128): Elaborating entity "SCP" for hierarchy "SCP:s" File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/SCPF/SCPF.v Line: 6
Info (12128): Elaborating entity "Controller" for hierarchy "SCP:s|Controller:c" File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/SCP/SCP.v Line: 12
Info (12128): Elaborating entity "MainDecoder" for hierarchy "SCP:s|Controller:c|MainDecoder:md" File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/Controller/Controller.v Line: 13
Info (12128): Elaborating entity "AluDecoder" for hierarchy "SCP:s|Controller:c|AluDecoder:ad" File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/Controller/Controller.v Line: 14
Info (12128): Elaborating entity "DataPath" for hierarchy "SCP:s|DataPath:dp" File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/SCP/SCP.v Line: 15
Info (12128): Elaborating entity "FF32" for hierarchy "SCP:s|DataPath:dp|FF32:pcreg" File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataPath/DataPath.v Line: 18
Info (12128): Elaborating entity "Adder" for hierarchy "SCP:s|DataPath:dp|Adder:pcadd4" File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataPath/DataPath.v Line: 20
Info (12128): Elaborating entity "Mux2by1" for hierarchy "SCP:s|DataPath:dp|Mux2by1:pcmux" File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataPath/DataPath.v Line: 23
Info (12128): Elaborating entity "Register" for hierarchy "SCP:s|DataPath:dp|Register:rf" File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataPath/DataPath.v Line: 25
Info (12128): Elaborating entity "Extend" for hierarchy "SCP:s|DataPath:dp|Extend:ext" File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataPath/DataPath.v Line: 27
Info (12128): Elaborating entity "ALU" for hierarchy "SCP:s|DataPath:dp|ALU:alu" File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataPath/DataPath.v Line: 31
Info (12128): Elaborating entity "Mux3by1" for hierarchy "SCP:s|DataPath:dp|Mux3by1:resultmux" File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataPath/DataPath.v Line: 33
Info (12128): Elaborating entity "InstructionMemory" for hierarchy "InstructionMemory:IM" File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/SCPF/SCPF.v Line: 7
Info (12128): Elaborating entity "INST" for hierarchy "InstructionMemory:IM|INST:INST_inst0" File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/InstructionMemory.v Line: 3
Info (12128): Elaborating entity "altsyncram" for hierarchy "InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component" File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/INST.v Line: 82
Info (12130): Elaborated megafunction instantiation "InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component" File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/INST.v Line: 82
Info (12133): Instantiated megafunction "InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/INST.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "Riscvt.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d9i1.tdf
    Info (12023): Found entity 1: altsyncram_d9i1 File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/SCPF/db/altsyncram_d9i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_d9i1" for hierarchy "InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component|altsyncram_d9i1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_soj2.tdf
    Info (12023): Found entity 1: altsyncram_soj2 File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/SCPF/db/altsyncram_soj2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_soj2" for hierarchy "InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component|altsyncram_d9i1:auto_generated|altsyncram_soj2:altsyncram1" File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/SCPF/db/altsyncram_d9i1.tdf Line: 35
Warning (113028): 940 out of 1024 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/Riscvt.mif Line: 1
    Warning (113027): Addresses ranging from 84 to 1023 are not initialized File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/Riscvt.mif Line: 1
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component|altsyncram_d9i1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/SCPF/db/altsyncram_d9i1.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component|altsyncram_d9i1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/SCPF/db/altsyncram_d9i1.tdf Line: 36
Info (12133): Instantiated megafunction "InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component|altsyncram_d9i1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/SCPF/db/altsyncram_d9i1.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "1024"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "10"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component|altsyncram_d9i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component|altsyncram_d9i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component|altsyncram_d9i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 799
Info (12128): Elaborating entity "DataMemory" for hierarchy "DataMemory:DM" File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/SCPF/SCPF.v Line: 8
Error (12006): Node instance "RAM1_inst0" instantiates undefined entity "RAM1". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataMemory/DataMemory.v Line: 9
Error (12006): Node instance "RAM1_inst1" instantiates undefined entity "RAM1". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataMemory/DataMemory.v Line: 10
Error (12006): Node instance "RAM1_inst2" instantiates undefined entity "RAM1". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataMemory/DataMemory.v Line: 11
Error (12006): Node instance "RAM1_inst3" instantiates undefined entity "RAM1". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataMemory/DataMemory.v Line: 12
Info (144001): Generated suppressed messages file C:/Users/PC/Desktop/fyd/Single Cycle Processor/SCPF/output_files/SCPF.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 4 warnings
    Error: Peak virtual memory: 4868 megabytes
    Error: Processing ended: Wed Oct 02 13:29:55 2024
    Error: Elapsed time: 00:00:23
    Error: Total CPU time (on all processors): 00:00:36


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/PC/Desktop/fyd/Single Cycle Processor/SCPF/output_files/SCPF.map.smsg.


