
---------- Begin Simulation Statistics ----------
final_tick                               585044273000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62517                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701520                       # Number of bytes of host memory used
host_op_rate                                    62725                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9798.32                       # Real time elapsed on the host
host_tick_rate                               59708651                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612560774                       # Number of instructions simulated
sim_ops                                     614598345                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.585044                       # Number of seconds simulated
sim_ticks                                585044273000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.506917                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               78608589                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            90869715                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7280840                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        123137032                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          11281474                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11457226                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          175752                       # Number of indirect misses.
system.cpu0.branchPred.lookups              158143472                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1062052                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018176                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5064563                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143204432                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16617075                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058444                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       46516582                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580296491                       # Number of instructions committed
system.cpu0.commit.committedOps             581315972                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1049241477                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.554034                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.308789                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    760636296     72.49%     72.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    177076668     16.88%     89.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     41891657      3.99%     93.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     36036446      3.43%     96.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     10266342      0.98%     97.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3126634      0.30%     98.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2420999      0.23%     98.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1169360      0.11%     98.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16617075      1.58%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1049241477                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887211                       # Number of function calls committed.
system.cpu0.commit.int_insts                561294788                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179950296                       # Number of loads committed
system.cpu0.commit.membars                    2037583                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037589      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322235052     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137065      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017775      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180968464     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70919977     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581315972                       # Class of committed instruction
system.cpu0.commit.refs                     251888469                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580296491                       # Number of Instructions Simulated
system.cpu0.committedOps                    581315972                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.996161                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.996161                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            197882284                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2228171                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77725720                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             644262410                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               409103805                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                443045433                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5070599                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7317904                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3365141                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  158143472                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 99244411                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    642591482                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1979189                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          103                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     657560983                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  13                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14573756                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.136523                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         408588774                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          89890063                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.567663                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1058467262                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.622202                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.901815                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               592409084     55.97%     55.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               346260888     32.71%     88.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                69124274      6.53%     95.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                38106922      3.60%     98.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8216754      0.78%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2273035      0.21%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   36619      0.00%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1018786      0.10%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020900      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1058467262                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                       99897725                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5176304                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               149550769                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.536441                       # Inst execution rate
system.cpu0.iew.exec_refs                   276357559                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  76969593                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              155606401                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            199722327                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021613                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3544805                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            77686098                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          627808266                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            199387966                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3772080                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            621394337                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                834795                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5388603                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5070599                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              7511576                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       106062                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        11252929                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         9925                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         6472                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2920653                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     19772031                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5747918                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          6472                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       883307                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4292997                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                272237085                       # num instructions consuming a value
system.cpu0.iew.wb_count                    614424812                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.833788                       # average fanout of values written-back
system.cpu0.iew.wb_producers                226987995                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.530424                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     614500991                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               757608593                       # number of integer regfile reads
system.cpu0.int_regfile_writes              392568068                       # number of integer regfile writes
system.cpu0.ipc                              0.500962                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.500962                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038435      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            339856021     54.36%     54.69% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4212790      0.67%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018308      0.16%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           201886456     32.29%     87.82% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           76154356     12.18%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             625166418                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     54                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1670688                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002672                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 532533     31.88%     31.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     31.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     31.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     31.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     31.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     31.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     31.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     31.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     31.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     31.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     31.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     31.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     31.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     31.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     31.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     31.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     31.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     31.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     31.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     31.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     31.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     31.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     31.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     31.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     31.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     31.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     31.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     31.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     31.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     31.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     31.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     31.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     31.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     31.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     31.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     31.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     31.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     31.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     31.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     31.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     31.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     31.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     31.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                965570     57.79%     89.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               172583     10.33%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             624798617                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2310573678                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    614424762                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        674305901                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 624748885                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                625166418                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059381                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       46492245                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           102999                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           937                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13706681                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1058467262                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.590634                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.845420                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          612106011     57.83%     57.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          316487799     29.90%     87.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           95081935      8.98%     96.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           26022660      2.46%     99.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5687440      0.54%     99.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1440600      0.14%     99.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1104866      0.10%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             422795      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             113156      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1058467262                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.539697                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10567592                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          831389                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           199722327                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           77686098                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    873                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1158364987                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11723734                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              170387419                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370576025                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7151132                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               415512050                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               9717614                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                16201                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            779503737                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             638211261                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          409949649                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                439246629                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              11036458                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5070599                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             28053217                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                39373585                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       779503693                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        197348                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2808                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 15559564                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2807                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1660446088                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1264903546                       # The number of ROB writes
system.cpu0.timesIdled                       15016455                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  840                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            81.573402                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4574731                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5608116                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           775653                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7902949                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            220227                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         376562                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          156335                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8860087                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3283                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017924                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           463355                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095748                       # Number of branches committed
system.cpu1.commit.bw_lim_events               791822                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054406                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        3944185                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32264283                       # Number of instructions committed
system.cpu1.commit.committedOps              33282373                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    197150668                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.168817                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.815604                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    183352220     93.00%     93.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6976986      3.54%     96.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2267436      1.15%     97.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1995672      1.01%     98.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       506945      0.26%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       198812      0.10%     99.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       998342      0.51%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        62433      0.03%     99.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       791822      0.40%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    197150668                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320832                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31049074                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248822                       # Number of loads committed
system.cpu1.commit.membars                    2035958                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035958      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19083410     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266746     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1896121      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33282373                       # Class of committed instruction
system.cpu1.commit.refs                      12162879                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32264283                       # Number of Instructions Simulated
system.cpu1.committedOps                     33282373                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.143648                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.143648                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            177829191                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               314515                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4371760                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39840655                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5184667                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12189441                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                463545                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               527379                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2327846                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8860087                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5118428                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    191487963                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                75379                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      40816065                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1551686                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.044698                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5730883                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4794958                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.205913                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         197994690                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.211293                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.644957                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               172783952     87.27%     87.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14785883      7.47%     94.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5874168      2.97%     97.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3106957      1.57%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1242748      0.63%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  197541      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    3162      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     270      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           197994690                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         225712                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              493273                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7686805                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.181931                       # Inst execution rate
system.cpu1.iew.exec_refs                    13009146                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2943749                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              151688162                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10098785                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018689                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           694965                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2975867                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           37219883                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10065397                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           370645                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36062523                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                905524                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1841811                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                463545                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3863187                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        32628                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          160366                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5040                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          162                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          406                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       849963                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        61810                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           162                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        93389                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        399884                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21233699                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35742932                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.860420                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18269897                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.180319                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35751539                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44395852                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24295395                       # number of integer regfile writes
system.cpu1.ipc                              0.162770                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.162770                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036054      5.59%      5.59% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21288852     58.43%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11175740     30.67%     94.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1932377      5.30%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36433168                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1158610                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.031801                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 233143     20.12%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                816104     70.44%     90.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               109361      9.44%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35555710                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         272105576                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35742920                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         41157492                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  34165040                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36433168                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054843                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        3937509                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            85966                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           437                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1588825                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    197994690                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.184011                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.644465                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          175886000     88.83%     88.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14521533      7.33%     96.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4131463      2.09%     98.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1351549      0.68%     98.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1462477      0.74%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             259798      0.13%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             269783      0.14%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              70230      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              41857      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      197994690                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.183801                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6168174                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          528197                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10098785                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2975867                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     96                       # number of misc regfile reads
system.cpu1.numCycles                       198220402                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   971849693                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              163049178                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22413643                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6654335                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6233464                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1372862                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 5423                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47973082                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38916274                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26798843                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 12975796                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7125598                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                463545                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15257507                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4385200                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47973070                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         15200                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               619                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13321549                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           619                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   233585209                       # The number of ROB reads
system.cpu1.rob.rob_writes                   75298651                       # The number of ROB writes
system.cpu1.timesIdled                           2260                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3583918                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               752996                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4713917                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              19156                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1103936                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4794550                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9559489                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        65614                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        29825                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     32859681                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2315204                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     65694703                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2345029                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 585044273000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3347335                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1590097                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3174699                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              337                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            263                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1446322                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1446316                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3347335                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           436                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14353140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14353140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    408559872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               408559872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              526                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4794693                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4794693    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4794693                       # Request fanout histogram
system.membus.respLayer1.occupancy        24908509513                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         16917488385                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   585044273000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 585044273000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 585044273000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 585044273000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 585044273000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   585044273000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 585044273000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 585044273000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 585044273000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 585044273000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    976978333.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1265244187.956367                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      1873500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3332492500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   579182403000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5861870000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 585044273000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     81372870                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        81372870                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     81372870                       # number of overall hits
system.cpu0.icache.overall_hits::total       81372870                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17871541                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17871541                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17871541                       # number of overall misses
system.cpu0.icache.overall_misses::total     17871541                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 236382464996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 236382464996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 236382464996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 236382464996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     99244411                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     99244411                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     99244411                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     99244411                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.180076                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.180076                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.180076                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.180076                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13226.753361                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13226.753361                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13226.753361                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13226.753361                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2574                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               44                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    58.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16867520                       # number of writebacks
system.cpu0.icache.writebacks::total         16867520                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1003988                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1003988                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1003988                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1003988                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16867553                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16867553                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16867553                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16867553                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 210242352499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 210242352499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 210242352499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 210242352499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.169960                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.169960                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.169960                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.169960                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12464.306619                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12464.306619                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12464.306619                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12464.306619                       # average overall mshr miss latency
system.cpu0.icache.replacements              16867520                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     81372870                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       81372870                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17871541                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17871541                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 236382464996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 236382464996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     99244411                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     99244411                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.180076                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.180076                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13226.753361                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13226.753361                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1003988                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1003988                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16867553                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16867553                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 210242352499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 210242352499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.169960                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.169960                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12464.306619                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12464.306619                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 585044273000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999903                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           98240175                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16867520                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.824222                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999903                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        215356374                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       215356374                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 585044273000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    234397468                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       234397468                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    234397468                       # number of overall hits
system.cpu0.dcache.overall_hits::total      234397468                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     21242034                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      21242034                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     21242034                       # number of overall misses
system.cpu0.dcache.overall_misses::total     21242034                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 659055512316                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 659055512316                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 659055512316                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 659055512316                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    255639502                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    255639502                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    255639502                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    255639502                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.083094                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.083094                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.083094                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.083094                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 31026.007788                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31026.007788                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 31026.007788                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31026.007788                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      6135656                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       373265                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           118141                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4217                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.935027                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    88.514347                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     14931353                       # number of writebacks
system.cpu0.dcache.writebacks::total         14931353                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6703780                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6703780                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6703780                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6703780                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14538254                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14538254                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14538254                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14538254                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 275413700703                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 275413700703                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 275413700703                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 275413700703                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056870                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056870                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056870                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056870                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18944.069948                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18944.069948                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18944.069948                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18944.069948                       # average overall mshr miss latency
system.cpu0.dcache.replacements              14931353                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    167503983                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      167503983                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     17217361                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     17217361                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 430613718000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 430613718000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    184721344                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    184721344                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.093207                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.093207                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25010.436733                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25010.436733                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4049941                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4049941                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13167420                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13167420                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 212442380000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 212442380000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.071283                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.071283                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16133.941197                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16133.941197                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66893485                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66893485                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      4024673                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      4024673                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 228441794316                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 228441794316                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70918158                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70918158                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.056751                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.056751                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 56760.336633                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 56760.336633                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2653839                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2653839                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1370834                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1370834                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  62971320703                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  62971320703                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.019330                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.019330                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 45936.503401                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45936.503401                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1118                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1118                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          759                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          759                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     60926500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     60926500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1877                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1877                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.404369                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.404369                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 80272.068511                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 80272.068511                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          745                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          745                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       830000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       830000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007459                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007459                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 59285.714286                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 59285.714286                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1675                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1675                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          164                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          164                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       993000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       993000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1839                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1839                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.089179                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.089179                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6054.878049                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6054.878049                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          164                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          164                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       829000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       829000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.089179                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.089179                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5054.878049                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5054.878049                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612380                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612380                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405796                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405796                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  32376439500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  32376439500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018176                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018176                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398552                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398552                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 79785.013899                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 79785.013899                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405796                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405796                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  31970643500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  31970643500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398552                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398552                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 78785.013899                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 78785.013899                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 585044273000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.968160                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          249956912                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         14943808                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.726454                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.968160                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999005                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999005                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        528266628                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       528266628                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 585044273000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16821841                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13601906                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 609                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              116755                       # number of demand (read+write) hits
system.l2.demand_hits::total                 30541111                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16821841                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13601906                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                609                       # number of overall hits
system.l2.overall_hits::.cpu1.data             116755                       # number of overall hits
system.l2.overall_hits::total                30541111                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             45712                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1328291                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1974                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            915249                       # number of demand (read+write) misses
system.l2.demand_misses::total                2291226                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            45712                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1328291                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1974                       # number of overall misses
system.l2.overall_misses::.cpu1.data           915249                       # number of overall misses
system.l2.overall_misses::total               2291226                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3879602998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 134646945464                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    174260499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  93050963696                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     231751772657                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3879602998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 134646945464                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    174260499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  93050963696                       # number of overall miss cycles
system.l2.overall_miss_latency::total    231751772657                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16867553                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        14930197                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2583                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1032004                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             32832337                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16867553                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       14930197                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2583                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1032004                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            32832337                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002710                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.088967                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.764228                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.886866                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.069786                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002710                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.088967                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.764228                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.886866                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.069786                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84870.559109                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 101368.559648                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88277.861702                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101667.375431                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101147.495994                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84870.559109                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 101368.559648                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88277.861702                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101667.375431                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101147.495994                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             142200                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      4812                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.551122                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2430261                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1590098                       # number of writebacks
system.l2.writebacks::total                   1590098                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          48183                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           3602                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               51805                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         48183                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          3602                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              51805                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        45701                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1280108                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1965                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       911647                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2239421                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        45701                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1280108                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1965                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       911647                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2594162                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4833583                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3422192498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 118492715570                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    153746499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  83680542215                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 205749196782                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3422192498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 118492715570                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    153746499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  83680542215                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 243600532238                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 449349729020                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002709                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.085740                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.760743                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.883375                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.068208                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002709                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.085740                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.760743                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.883375                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.147220                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74882.223540                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92564.623899                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78242.493130                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91790.509062                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91876.068315                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74882.223540                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92564.623899                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78242.493130                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91790.509062                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 93903.361563                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92964.107375                       # average overall mshr miss latency
system.l2.replacements                        7051183                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2708777                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2708777                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2708777                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2708777                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     30060943                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         30060943                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     30060943                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     30060943                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2594162                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2594162                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 243600532238                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 243600532238                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 93903.361563                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 93903.361563                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            49                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 66                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       119000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       149500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           53                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               76                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.924528                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.739130                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.868421                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2428.571429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1794.117647                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2265.151515                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           49                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            66                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       980500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       337500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1318000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.924528                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.739130                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.868421                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20010.204082                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19852.941176                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19969.696970                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       206500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       206500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 17208.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total        14750                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       235000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       275000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19583.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19642.857143                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           954749                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            69858                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1024607                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         808493                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         665339                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1473832                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  80979418729                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  66432738450                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  147412157179                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1763242                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       735197                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2498439                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.458526                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.904981                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.589901                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100160.939834                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 99847.954877                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100019.647544                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        25295                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2566                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            27861                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       783198                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       662773                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1445971                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  71203820785                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  59614203959                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 130818024744                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.444181                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.901490                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.578750                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90914.201498                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 89946.639285                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90470.711200                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16821841                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           609                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16822450                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        45712                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1974                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            47686                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3879602998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    174260499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4053863497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16867553                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2583                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16870136                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002710                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.764228                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002827                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84870.559109                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88277.861702                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85011.607117                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            9                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            20                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        45701                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1965                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        47666                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3422192498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    153746499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3575938997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002709                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.760743                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002825                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74882.223540                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78242.493130                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75020.748479                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12647157                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        46897                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12694054                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       519798                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       249910                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          769708                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  53667526735                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  26618225246                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  80285751981                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13166955                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       296807                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13463762                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.039477                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.841995                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.057169                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 103246.889628                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 106511.245032                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104306.765658                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        22888                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         1036                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        23924                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       496910                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       248874                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       745784                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  47288894785                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  24066338256                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  71355233041                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.037739                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.838504                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.055392                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 95165.914924                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96700.893850                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95678.149492                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           80                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                84                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          518                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           24                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             542                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      6595493                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       175500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      6770993                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          598                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           28                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           626                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.866221                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.857143                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.865815                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 12732.611969                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  7312.500000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 12492.607011                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          103                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          107                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          415                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           20                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          435                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      8230486                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       489997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      8720483                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.693980                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.714286                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.694888                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19832.496386                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 24499.850000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20047.087356                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 585044273000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 585044273000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999850                       # Cycle average of tags in use
system.l2.tags.total_refs                    68104437                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7051373                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.658323                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.672555                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.386071                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.625695                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.003171                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.889885                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.422474                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.510509                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.052907                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.166026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.029529                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.240976                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            55                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.859375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.140625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 531873621                       # Number of tag accesses
system.l2.tags.data_accesses                531873621                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 585044273000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2924800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      81955904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        125760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      58348352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    163438848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          306793664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2924800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       125760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3050560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    101766208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       101766208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          45700                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1280561                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1965                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         911693                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2553732                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4793651                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1590097                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1590097                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4999280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        140084961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           214958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         99733225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    279361504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             524393927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4999280                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       214958                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5214238                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      173946166                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            173946166                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      173946166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4999280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       140084961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          214958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        99733225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    279361504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            698340093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1564343.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     45700.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1244031.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1965.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    896129.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2550544.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004823481752                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        95660                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        95661                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8867303                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1472036                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4793651                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1590097                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4793651                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1590097                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  55282                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 25754                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            219724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            220761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            217589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            213548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            609712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            548606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            306862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            284542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            269947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            292893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           296298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           271392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           267792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           239115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           252246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           227342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             73306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             70102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             67698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             65746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             74451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            139227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            121289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            105267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            139256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           145603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           124896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           104688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            94984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            82018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            80901                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.63                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 186894351960                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                23691845000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            275738770710                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39442.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58192.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3500319                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  983246                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4793651                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1590097                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1325246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  783412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  352468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  283780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  245352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  213341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  196002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  182366                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  167444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  154849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 164330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 261025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 149509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  92478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  71098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  50129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  30924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  13109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  42300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  84115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  95352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  97178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  97369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  97457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  98171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  98080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  98574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 102021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  97681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  96939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  95802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  94937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  94825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  95159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1819123                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    221.739412                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   125.153553                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   294.247056                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1038557     57.09%     57.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       371981     20.45%     77.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        92174      5.07%     82.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        49037      2.70%     85.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        36165      1.99%     87.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        30484      1.68%     88.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        27451      1.51%     90.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        25939      1.43%     91.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       147335      8.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1819123                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        95661                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      49.532924                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.352470                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    310.157257                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        95656     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-20479            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::86016-90111            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         95661                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        95660                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.352781                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.329196                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.921691                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            81477     85.17%     85.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1462      1.53%     86.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8108      8.48%     95.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3062      3.20%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1116      1.17%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              279      0.29%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               93      0.10%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               48      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               12      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         95660                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              303255616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3538048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100116480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               306793664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            101766208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       518.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       171.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    524.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    173.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  585044259500                       # Total gap between requests
system.mem_ctrls.avgGap                      91645.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2924800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     79617984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       125760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     57352256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    163234816                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100116480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4999279.772455785424                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 136088818.700392633677                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 214958.090872551809                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 98030625.453195407987                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 279012757.723380029202                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 171126331.152035742998                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        45700                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1280561                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1965                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       911693                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2553732                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1590097                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1533437346                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  65687390762                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     71618828                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  45998253156                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 162448070618                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13975426962457                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33554.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     51295.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36447.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     50453.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     63612.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8789040.52                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6912269700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3673950885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         15115558500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4581113760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     46182820320.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     130449142650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     114805091520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       321719947335                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        549.907011                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 296903569124                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19535880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 268604823876                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6076275660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3229617105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18716396160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3584610540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     46182820320.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     193334966070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      61848608640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       332973294495                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        569.142046                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 158505453692                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19535880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 407002939308                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                161                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5994603833.333333                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   28285883567.680103                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           78     96.30%     96.30% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.23%     97.53% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.23%     98.77% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.23%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 221489701500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    99481362500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 485562910500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 585044273000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5114578                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5114578                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5114578                       # number of overall hits
system.cpu1.icache.overall_hits::total        5114578                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3850                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3850                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3850                       # number of overall misses
system.cpu1.icache.overall_misses::total         3850                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    258217000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    258217000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    258217000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    258217000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5118428                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5118428                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5118428                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5118428                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000752                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000752                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000752                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000752                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 67069.350649                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 67069.350649                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 67069.350649                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 67069.350649                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          127                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          127                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2551                       # number of writebacks
system.cpu1.icache.writebacks::total             2551                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1267                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1267                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1267                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1267                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2583                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2583                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2583                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2583                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    185007500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    185007500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    185007500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    185007500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000505                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000505                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000505                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000505                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 71625.048393                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71625.048393                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 71625.048393                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71625.048393                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2551                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5114578                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5114578                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3850                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3850                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    258217000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    258217000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5118428                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5118428                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000752                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000752                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 67069.350649                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 67069.350649                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1267                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1267                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2583                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2583                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    185007500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    185007500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000505                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000505                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 71625.048393                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71625.048393                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 585044273000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.979622                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4947224                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2551                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1939.327323                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        371275500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.979622                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999363                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999363                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10239439                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10239439                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 585044273000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9083036                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9083036                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9083036                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9083036                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2572624                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2572624                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2572624                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2572624                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 254259807778                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 254259807778                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 254259807778                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 254259807778                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11655660                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11655660                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11655660                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11655660                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.220719                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.220719                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.220719                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.220719                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 98832.867834                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 98832.867834                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 98832.867834                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 98832.867834                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1742352                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       233317                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            31910                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3123                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.602068                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    74.709254                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1031967                       # number of writebacks
system.cpu1.dcache.writebacks::total          1031967                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1954307                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1954307                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1954307                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1954307                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       618317                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       618317                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       618317                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       618317                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  61246750396                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  61246750396                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  61246750396                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  61246750396                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053049                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053049                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053049                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053049                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 99053.964869                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 99053.964869                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 99053.964869                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 99053.964869                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1031967                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8213538                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8213538                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1546417                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1546417                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 127691062000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 127691062000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9759955                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9759955                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.158445                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.158445                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 82572.205298                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82572.205298                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1248932                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1248932                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       297485                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       297485                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  27758262500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  27758262500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030480                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030480                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 93309.788729                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93309.788729                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       869498                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        869498                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1026207                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1026207                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 126568745778                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 126568745778                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895705                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895705                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.541333                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.541333                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 123336.466988                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 123336.466988                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       705375                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       705375                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       320832                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       320832                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  33488487896                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  33488487896                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.169242                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.169242                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 104380.136321                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 104380.136321                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          385                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          385                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          109                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          109                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3473500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3473500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.220648                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.220648                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 31866.972477                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 31866.972477                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           60                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           60                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           49                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           49                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2952000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2952000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.099190                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.099190                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 60244.897959                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 60244.897959                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          325                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          325                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          100                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          100                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       454000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       454000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          425                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          425                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.235294                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.235294                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data         4540                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         4540                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          100                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          100                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       355000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       355000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.235294                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.235294                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data         3550                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         3550                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591157                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591157                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       426767                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       426767                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35537416500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35537416500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017924                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017924                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.419252                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.419252                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 83271.238170                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 83271.238170                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       426767                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       426767                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35110649500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35110649500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.419252                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.419252                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 82271.238170                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 82271.238170                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 585044273000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.973161                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10712493                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1044986                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.251327                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        371287000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.973161                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.936661                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.936661                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26394018                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26394018                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 585044273000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30335097                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4298875                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     30124598                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5461085                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4763404                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             347                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           263                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            610                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2523263                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2523263                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16870136                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13464962                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          626                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          626                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50602625                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     44806431                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7717                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3109254                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              98526027                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2159044608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1911138560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       328576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    132093888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4202605632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11841134                       # Total snoops (count)
system.tol2bus.snoopTraffic                 103432000                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         44675085                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.055195                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.231266                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               42239057     94.55%     94.55% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2406202      5.39%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  29825      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           44675085                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        65681559327                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22416469770                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25302085980                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1567884933                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3881985                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3002                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               926766614000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 111981                       # Simulator instruction rate (inst/s)
host_mem_usage                                 723944                       # Number of bytes of host memory used
host_op_rate                                   112978                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7757.02                       # Real time elapsed on the host
host_tick_rate                               44053319                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   868637727                       # Number of instructions simulated
sim_ops                                     876371864                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.341722                       # Number of seconds simulated
sim_ticks                                341722341000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            97.581692                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               35994864                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            36886903                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          5502569                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         59002379                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             61008                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          98079                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           37071                       # Number of indirect misses.
system.cpu0.branchPred.lookups               60226043                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12181                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        733819                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3605445                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  25810699                       # Number of branches committed
system.cpu0.commit.bw_lim_events              7178414                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6405283                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       70820784                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           127561410                       # Number of instructions committed
system.cpu0.commit.committedOps             130394339                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    651107289                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.200266                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.964985                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    600013751     92.15%     92.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     27455262      4.22%     96.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      9380465      1.44%     97.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3633336      0.56%     98.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2007166      0.31%     98.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       978480      0.15%     98.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       293142      0.05%     98.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       167273      0.03%     98.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      7178414      1.10%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    651107289                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  10721125                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               86787                       # Number of function calls committed.
system.cpu0.commit.int_insts                121999842                       # Number of committed integer instructions.
system.cpu0.commit.loads                     33073380                       # Number of loads committed
system.cpu0.commit.membars                    4613801                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4613996      3.54%      3.54% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        81629464     62.60%     66.14% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           2826      0.00%     66.14% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             480      0.00%     66.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       1032558      0.79%     66.93% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp        607250      0.47%     67.40% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       1732759      1.33%     68.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc       699794      0.54%     69.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       1306963      1.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          224      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       30952775     23.74%     94.01% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2473673      1.90%     95.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead      2854424      2.19%     98.09% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite      2487153      1.91%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        130394339                       # Class of committed instruction
system.cpu0.commit.refs                      38768025                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  127561410                       # Number of Instructions Simulated
system.cpu0.committedOps                    130394339                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.266942                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.266942                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            532938500                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1900331                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            27284488                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             217943630                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                33742562                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 85613854                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3620661                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4565607                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6525676                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   60226043                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 28046992                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    623750220                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               739991                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          188                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     270630246                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  17                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               11035570                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.089641                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          33173043                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          36055872                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.402808                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         662441253                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.423921                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.954728                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               489824911     73.94%     73.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               120160289     18.14%     92.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                25133426      3.79%     95.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                13961196      2.11%     97.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7389644      1.12%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  325868      0.05%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 3222458      0.49%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1398023      0.21%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1025438      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           662441253                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 11474263                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 8975579                       # number of floating regfile writes
system.cpu0.idleCycles                        9417243                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3969205                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                33096375                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.275458                       # Inst execution rate
system.cpu0.iew.exec_refs                    65198234                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   6088337                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              103703854                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             51152767                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2464133                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2343638                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             7384100                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          200506603                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             59109897                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2394324                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            185068933                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                856201                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             96205466                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3620661                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             97527585                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2855206                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            9649                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          220                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        12921                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           69                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     18079387                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1689462                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         12921                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       940856                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3028349                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                137493845                       # num instructions consuming a value
system.cpu0.iew.wb_count                    168359776                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.818496                       # average fanout of values written-back
system.cpu0.iew.wb_producers                112538200                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.250588                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     168645862                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               234233988                       # number of integer regfile reads
system.cpu0.int_regfile_writes              117759105                       # number of integer regfile writes
system.cpu0.ipc                              0.189864                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.189864                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4616468      2.46%      2.46% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            110293497     58.83%     61.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                3165      0.00%     61.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  504      0.00%     61.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            1092640      0.58%     61.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp             644300      0.34%     62.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            2199033      1.17%     63.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     63.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc         699919      0.37%     63.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            1307254      0.70%     64.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            781672      0.42%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            55879938     29.81%     94.70% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2502087      1.33%     96.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead        4533567      2.42%     98.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite       2909212      1.55%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             187463256                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               15045010                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           29583764                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     12476603                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          19983877                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4344449                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.023175                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 759875     17.49%     17.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     6      0.00%     17.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     15      0.00%     17.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   25      0.00%     17.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    1      0.00%     17.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 1311      0.03%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc           150313      3.46%     20.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv               467124     10.75%     31.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               73075      1.68%     33.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     33.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     33.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     33.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     33.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     33.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     33.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     33.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     33.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     33.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     33.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     33.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     33.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     33.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     33.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     33.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     33.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     33.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     33.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     33.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     33.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     33.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     33.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     33.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     33.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     33.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     33.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     33.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     33.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     33.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     33.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     33.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     33.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     33.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2674988     61.57%     94.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                32152      0.74%     95.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead           171623      3.95%     99.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite           13941      0.32%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             172146227                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1013165729                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    155883173                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        250647902                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 192356706                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                187463256                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            8149897                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       70112312                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1037278                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1744614                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     40364428                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    662441253                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.282988                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.788610                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          550679071     83.13%     83.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           70752538     10.68%     93.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           23671892      3.57%     97.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            7353279      1.11%     98.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5541840      0.84%     99.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2122764      0.32%     99.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1845703      0.28%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             341629      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             132537      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      662441253                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.279022                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14901272                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1115548                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            51152767                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            7384100                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               10632817                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               5379548                       # number of misc regfile writes
system.cpu0.numCycles                       671858496                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11586191                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              246731520                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             96114458                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6565839                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                40188218                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              59613757                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              2075780                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            284190335                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             208432968                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          155466258                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 84162653                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9027549                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3620661                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             74958418                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                59351839                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         17050990                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       267139345                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     212779783                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1725686                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 35710279                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1728569                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   845120143                       # The number of ROB reads
system.cpu0.rob.rob_writes                  413769339                       # The number of ROB writes
system.cpu0.timesIdled                          97931                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2472                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.516270                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               34514989                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            34682760                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          4875320                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         56996521                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             59758                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          86481                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           26723                       # Number of indirect misses.
system.cpu1.branchPred.lookups               58231477                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         6287                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        740882                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3290991                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  25901714                       # Number of branches committed
system.cpu1.commit.bw_lim_events              7382869                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6473197                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       71569955                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           128515543                       # Number of instructions committed
system.cpu1.commit.committedOps             131379180                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    650063172                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.202102                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.975300                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    599405109     92.21%     92.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     26986008      4.15%     96.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8977659      1.38%     97.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3843440      0.59%     98.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2149769      0.33%     98.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       844740      0.13%     98.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       293240      0.05%     98.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       180338      0.03%     98.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      7382869      1.14%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    650063172                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  10984228                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               69085                       # Number of function calls committed.
system.cpu1.commit.int_insts                122801182                       # Number of committed integer instructions.
system.cpu1.commit.loads                     33389514                       # Number of loads committed
system.cpu1.commit.membars                    4663592                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4663592      3.55%      3.55% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        82227154     62.59%     66.14% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            598      0.00%     66.14% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             192      0.00%     66.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       1076891      0.82%     66.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp        607120      0.46%     67.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       1819076      1.38%     68.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     68.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc       742153      0.56%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       1349257      1.03%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc          111      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       31231779     23.77%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2271637      1.73%     95.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead      2898617      2.21%     98.10% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite      2491003      1.90%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        131379180                       # Class of committed instruction
system.cpu1.commit.refs                      38893036                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  128515543                       # Number of Instructions Simulated
system.cpu1.committedOps                    131379180                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.181548                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.181548                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            536362006                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1587349                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            27001812                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             219588866                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                31734485                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 83050636                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3305840                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              3413144                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              6783388                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   58231477                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 28094759                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    624584246                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               722515                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           56                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     268059146                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                 150                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                9780338                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.087447                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          31761734                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          34574747                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.402546                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         661236355                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.417067                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.931408                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               488849704     73.93%     73.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               120805112     18.27%     92.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                25193721      3.81%     96.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                14025391      2.12%     98.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 7462655      1.13%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  281858      0.04%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2115334      0.32%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 1461262      0.22%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1041318      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           661236355                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 11788223                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 9243759                       # number of floating regfile writes
system.cpu1.idleCycles                        4673158                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3674047                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                33378535                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.281234                       # Inst execution rate
system.cpu1.iew.exec_refs                    65645314                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5899222                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              104813969                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             51473708                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2368250                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2070431                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7079461                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          202241504                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             59746092                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2407844                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            187276266                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                869072                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             96204522                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3305840                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             97549119                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2887353                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            5803                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          126                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        12911                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     18084194                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1575939                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         12911                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       944357                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2729690                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                140420464                       # num instructions consuming a value
system.cpu1.iew.wb_count                    170387379                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.820465                       # average fanout of values written-back
system.cpu1.iew.wb_producers                115210032                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.255872                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     170675810                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               236858149                       # number of integer regfile reads
system.cpu1.int_regfile_writes              119384301                       # number of integer regfile writes
system.cpu1.ipc                              0.192993                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.192993                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4665702      2.46%      2.46% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            111817026     58.95%     61.41% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 630      0.00%     61.41% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  192      0.00%     61.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            1137709      0.60%     62.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp             645046      0.34%     62.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            2293180      1.21%     63.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc         742269      0.39%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            1349523      0.71%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            783989      0.41%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            56431605     29.75%     94.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2293718      1.21%     96.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead        4602683      2.43%     98.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite       2920838      1.54%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             189684110                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               15418977                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           30266087                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     12755653                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          20338292                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4441917                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.023417                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 773600     17.42%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   27      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    2      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 1428      0.03%     17.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc           165189      3.72%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv               512470     11.54%     32.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               73569      1.66%     34.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     34.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     34.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     34.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     34.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     34.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     34.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     34.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     34.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     34.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     34.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     34.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     34.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     34.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     34.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     34.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     34.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     34.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     34.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     34.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     34.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     34.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     34.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     34.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     34.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     34.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     34.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     34.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     34.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     34.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     34.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     34.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     34.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     34.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               2712795     61.07%     95.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                11782      0.27%     95.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead           177003      3.98%     99.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite           14052      0.32%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             174041348                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1015829623                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    157631726                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        252778340                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 194281126                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                189684110                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            7960378                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       70862324                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1049218                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1487181                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     40253170                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    661236355                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.286863                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.798680                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          549517709     83.10%     83.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           69860707     10.57%     93.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           23684988      3.58%     97.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7770781      1.18%     98.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5841936      0.88%     99.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2203593      0.33%     99.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1875959      0.28%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             345835      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             134847      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      661236355                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.284850                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15666168                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1216152                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            51473708                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7079461                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               11071078                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               5594608                       # number of misc regfile writes
system.cpu1.numCycles                       665909513                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    17439475                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              248985699                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             97159059                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6458382                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                37824410                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              59911559                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              2164973                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            286724831                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             210121814                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          157218641                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 82181847                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               8413044                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3305840                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             74994662                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                60059582                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         17405895                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       269318936                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     213943897                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1622619                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 38208826                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1626600                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   845612265                       # The number of ROB reads
system.cpu1.rob.rob_writes                  417076903                       # The number of ROB writes
system.cpu1.timesIdled                          51881                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          5911552                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2464391                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            10900274                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             234636                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3710618                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     16037740                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      31703773                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1047618                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       352560                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     15052601                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     11715012                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     30090236                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       12067572                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 341722341000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           14217096                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3051865                       # Transaction distribution
system.membus.trans_dist::WritebackClean           43                       # Transaction distribution
system.membus.trans_dist::CleanEvict         12616875                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            10526                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           9313                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1797568                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1797454                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      14217097                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           478                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     47718315                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               47718315                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1220253312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1220253312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            14687                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          16034982                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16034982    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            16034982                       # Request fanout histogram
system.membus.respLayer1.occupancy        84348800910                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             24.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         47503549102                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   341722341000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 341722341000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 341722341000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 341722341000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 341722341000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   341722341000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 341722341000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 341722341000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 341722341000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 341722341000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1278                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          639                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    9066377.151800                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   52217467.168933                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          639    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        13000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    819154000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            639                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   335928926000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5793415000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 341722341000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     27945931                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        27945931                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     27945931                       # number of overall hits
system.cpu0.icache.overall_hits::total       27945931                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       101061                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        101061                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       101061                       # number of overall misses
system.cpu0.icache.overall_misses::total       101061                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7690709997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7690709997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7690709997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7690709997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     28046992                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     28046992                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     28046992                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     28046992                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003603                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003603                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003603                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003603                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 76099.682340                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 76099.682340                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 76099.682340                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 76099.682340                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         5998                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              120                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.983333                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        93678                       # number of writebacks
system.cpu0.icache.writebacks::total            93678                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7382                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7382                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7382                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7382                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        93679                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        93679                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        93679                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        93679                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7159070999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7159070999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7159070999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7159070999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003340                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003340                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003340                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003340                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 76421.300387                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 76421.300387                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 76421.300387                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 76421.300387                       # average overall mshr miss latency
system.cpu0.icache.replacements                 93678                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     27945931                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       27945931                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       101061                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       101061                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7690709997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7690709997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     28046992                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     28046992                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003603                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003603                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 76099.682340                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 76099.682340                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7382                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7382                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        93679                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        93679                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7159070999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7159070999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003340                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003340                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 76421.300387                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 76421.300387                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 341722341000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           28039856                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            93710                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           299.219464                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         56187662                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        56187662                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 341722341000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     33785609                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        33785609                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     33785609                       # number of overall hits
system.cpu0.dcache.overall_hits::total       33785609                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     13815406                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      13815406                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     13815406                       # number of overall misses
system.cpu0.dcache.overall_misses::total     13815406                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1141385858758                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1141385858758                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1141385858758                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1141385858758                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     47601015                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     47601015                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     47601015                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     47601015                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.290233                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.290233                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.290233                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.290233                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 82616.888621                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 82616.888621                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 82616.888621                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 82616.888621                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    173917735                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         7051                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          3128909                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            114                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    55.584146                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    61.850877                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      7409404                       # number of writebacks
system.cpu0.dcache.writebacks::total          7409404                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6951609                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6951609                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6951609                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6951609                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      6863797                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      6863797                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      6863797                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      6863797                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 612286141216                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 612286141216                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 612286141216                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 612286141216                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.144194                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.144194                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.144194                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.144194                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 89205.164607                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 89205.164607                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 89205.164607                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 89205.164607                       # average overall mshr miss latency
system.cpu0.dcache.replacements               7409402                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     32207237                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       32207237                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     11487948                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     11487948                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 953892810500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 953892810500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     43695185                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     43695185                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.262911                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.262911                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 83034.220776                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 83034.220776                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5162610                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5162610                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      6325338                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      6325338                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 564032634000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 564032634000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.144761                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.144761                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 89170.354849                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 89170.354849                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1578372                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1578372                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2327458                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2327458                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 187493048258                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 187493048258                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3905830                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3905830                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.595893                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.595893                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 80557.006080                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 80557.006080                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1788999                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1788999                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       538459                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       538459                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  48253507216                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  48253507216                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.137860                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.137860                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 89614.078725                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 89614.078725                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1054151                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1054151                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2457                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2457                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     72941500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     72941500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1056608                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1056608                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.002325                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.002325                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 29687.220187                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 29687.220187                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          654                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          654                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         1803                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1803                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     40328000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     40328000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001706                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001706                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 22367.165835                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22367.165835                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1049773                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1049773                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         5088                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         5088                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     61427500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     61427500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1054861                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1054861                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.004823                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.004823                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 12073.014937                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12073.014937                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         5070                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         5070                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     56417500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     56417500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.004806                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.004806                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 11127.712032                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11127.712032                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1655500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1655500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      1595500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1595500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       164246                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         164246                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       569573                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       569573                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  49123337774                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  49123337774                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       733819                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       733819                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.776176                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.776176                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86245.903113                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86245.903113                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            5                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            5                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       569568                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       569568                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  48553761274                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  48553761274                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.776170                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.776170                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85246.645307                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85246.645307                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 341722341000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.915259                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           43496349                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          7429901                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.854230                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.915259                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997352                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997352                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        108322475                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       108322475                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 341722341000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               15448                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1293160                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               12838                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1311061                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2632507                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              15448                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1293160                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              12838                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1311061                       # number of overall hits
system.l2.overall_hits::total                 2632507                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             78231                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           6112896                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             39572                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6138904                       # number of demand (read+write) misses
system.l2.demand_misses::total               12369603                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            78231                       # number of overall misses
system.l2.overall_misses::.cpu0.data          6112896                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            39572                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6138904                       # number of overall misses
system.l2.overall_misses::total              12369603                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6836777483                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 631698777560                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   3655092468                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 634000043253                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1276190690764                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6836777483                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 631698777560                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   3655092468                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 634000043253                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1276190690764                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           93679                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         7406056                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           52410                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7449965                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             15002110                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          93679                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        7406056                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          52410                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7449965                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            15002110                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.835096                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.825392                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.755047                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.824018                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.824524                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.835096                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.825392                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.755047                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.824018                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.824524                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87392.178075                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103338.708455                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92365.623875                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103275.770928                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103171.515752                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87392.178075                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103338.708455                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92365.623875                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103275.770928                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103171.515752                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             752932                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     29233                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      25.756234                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3607966                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3051845                       # number of writebacks
system.l2.writebacks::total                   3051845                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            879                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          89756                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            686                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          85559                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              176880                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           879                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         89756                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           686                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         85559                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             176880                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        77352                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      6023140                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        38886                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6053345                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          12192723                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        77352                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      6023140                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        38886                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6053345                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3936954                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         16129677                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6008827486                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 565559941968                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   3221775973                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 567942180614                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1142732726041                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6008827486                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 565559941968                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   3221775973                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 567942180614                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 357941742303                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1500674468344                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.825713                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.813272                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.741958                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.812533                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.812734                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.825713                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.813272                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.741958                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.812533                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.075161                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77681.604690                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 93897.857591                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82851.822584                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93822.866632                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93722.520067                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77681.604690                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 93897.857591                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82851.822584                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93822.866632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 90918.446673                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93038.097932                       # average overall mshr miss latency
system.l2.replacements                       27599009                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3506680                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3506680                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           19                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             19                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      3506699                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3506699                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000005                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000005                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           19                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           19                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000005                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000005                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     10491774                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         10491774                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           43                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             43                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     10491817                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     10491817                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           43                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           43                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3936954                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3936954                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 357941742303                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 357941742303                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 90918.446673                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 90918.446673                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             314                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             421                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  735                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1215                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1298                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2513                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      5530000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      6964500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     12494500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         1529                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         1719                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3248                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.794637                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.755090                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.773707                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4551.440329                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5365.562404                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4971.945881                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           28                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           35                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              63                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1187                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1263                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2450                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     24926998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     26775498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     51702496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.776324                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.734729                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.754310                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20999.998315                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21199.919240                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21103.059592                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           322                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           337                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                659                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1275                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         1319                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2594                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      8744000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      8843500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     17587500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1597                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1656                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3253                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.798372                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.796498                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.797418                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  6858.039216                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  6704.700531                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  6780.069391                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           32                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           30                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            62                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1243                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         1289                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2532                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     26484000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     27364000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     53848000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.778334                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.778382                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.778358                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21306.516492                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21228.859581                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21266.982622                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           160369                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           156945                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                317314                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         931937                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         919267                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1851204                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  92989128634                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  91729997643                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  184719126277                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1092306                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1076212                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2168518                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.853183                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.854169                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.853672                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99780.487988                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 99786.022606                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99783.236357                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        30528                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        23978                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            54506                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       901409                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       895289                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1796698                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  81683934283                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  80984244784                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 162668179067                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.825235                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.831889                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.828537                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90618.059375                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90455.981012                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90537.296233                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         15448                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         12838                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              28286                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        78231                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        39572                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           117803                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6836777483                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   3655092468                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  10491869951                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        93679                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        52410                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         146089                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.835096                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.755047                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.806378                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87392.178075                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92365.623875                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89062.841787                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          879                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          686                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1565                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        77352                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        38886                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       116238                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6008827486                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   3221775973                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9230603459                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.825713                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.741958                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.795666                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77681.604690                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82851.822584                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79411.237797                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1132791                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1154116                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2286907                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      5180959                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      5219637                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10400596                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 538709648926                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 542270045610                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1080979694536                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      6313750                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      6373753                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12687503                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.820583                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.818927                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.819751                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 103978.751603                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103890.375061                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103934.399003                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        59228                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        61581                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       120809                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      5121731                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      5158056                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10279787                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 483876007685                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 486957935830                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 970833943515                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.811203                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.809265                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.810229                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 94475.092051                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94407.260377                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94441.056368                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          221                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           62                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               283                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          476                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          176                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             652                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     10645478                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1272480                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     11917958                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          697                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          238                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           935                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.682927                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.739496                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.697326                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 22364.449580                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data         7230                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 18279.076687                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          154                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           31                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          185                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          322                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          145                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          467                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      6785948                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      3136458                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      9922406                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.461980                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.609244                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.499465                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 21074.372671                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 21630.744828                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21247.122056                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 341722341000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 341722341000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999950                       # Cycle average of tags in use
system.l2.tags.total_refs                    32648194                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  27599530                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.182926                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.305628                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.224537                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.842276                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.129651                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        9.870731                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     9.627127                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.536025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.003508                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.153786                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.154230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.150424                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 259664906                       # Number of tag accesses
system.l2.tags.data_accesses                259664906                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 341722341000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4950464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     385614720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       2488704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     387542336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    244334976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1024931200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4950464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      2488704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7439168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    195319360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       195319360                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          77351                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        6025230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          38886                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6055349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3817734                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            16014550                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3051865                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3051865                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         14486802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1128444570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          7282825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1134085453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    715010249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2999309899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     14486802                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      7282825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         21769627                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      571573282                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            571573282                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      571573282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        14486802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1128444570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         7282825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1134085453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    715010249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3570883181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2972683.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     77351.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   5942100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     38886.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   5973344.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3809296.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001117600500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       182951                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       182950                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            27289248                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2800552                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    16014551                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3051908                       # Number of write requests accepted
system.mem_ctrls.readBursts                  16014551                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3051908                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 173574                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 79225                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            698783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            704195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            647720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            652423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            672222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            771702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            597072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            554798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            482785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            735555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           841270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          2335251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2606784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1588902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1085987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           865528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            160670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            161238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            154858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            162490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            165574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            192391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            144460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            141682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            137392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            223798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           252600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           253933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           257843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           205140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           183976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           174638                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 576006064574                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                79204885000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            873024383324                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     36361.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                55111.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         8                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  9620275                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2009327                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              16014551                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3051908                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2650171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2745633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2507938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2161731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1564995                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1046174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  691263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  488958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  359884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  298122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 301729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 405492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 208504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 134960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 104408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  79769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  55044                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  29222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   5302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  84489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 131724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 157583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 171849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 179663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 182502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 184652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 186637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 190893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 197394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 189441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 187461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 186009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 185481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 184673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 184833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  18952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   8462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   6393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   6293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   5254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     22                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7184057                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    167.603748                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   109.712262                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   218.883943                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4190020     58.32%     58.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1814735     25.26%     83.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       426428      5.94%     89.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       194723      2.71%     92.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       116349      1.62%     93.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        76871      1.07%     94.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        53470      0.74%     95.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        38604      0.54%     96.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       272857      3.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7184057                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       182950                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      86.586155                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     62.082275                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    126.600897                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        177508     97.03%     97.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         4113      2.25%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          631      0.34%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          251      0.14%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          142      0.08%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           98      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           58      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           43      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           25      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559           20      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815           10      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            5      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            9      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            3      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            4      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            5      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863           10      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6400-6655            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        182950                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       182951                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.248591                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.231762                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.777014                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           163160     89.18%     89.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3269      1.79%     90.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9674      5.29%     96.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5222      2.85%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1141      0.62%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              332      0.18%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              108      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               35      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               10      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        182951                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1013822528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                11108736                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               190251712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1024931264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            195322112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2966.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       556.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2999.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    571.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        27.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    23.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  341722331000                       # Total gap between requests
system.mem_ctrls.avgGap                      17922.70                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4950464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    380294400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      2488704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    382294016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    243794944                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    190251712                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 14486802.312992466614                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1112875438.249441385269                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 7282824.976316079497                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1118727019.372725248337                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 713429924.676771402359                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 556743558.068976283073                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        77352                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      6025230                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        38886                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6055349                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3817734                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3051908                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2797215254                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 315562519690                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1599585720                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 316673318556                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 236391744104                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8568268670559                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36162.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52373.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41135.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52296.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     61919.39                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2807512.11                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    61.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          28307408220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          15045748080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         75270322680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8818276500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     26975320320.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     152972918370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2402079360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       309792073530                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        906.560784                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4946722284                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11410880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 325364738716                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          22986765900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          12217752030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         37834245960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6699154860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     26975320320.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     150226459440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4714886880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       261654585390                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        765.693530                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10942838157                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11410880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 319368622843                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1580                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          791                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11084676.991150                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   55078367.781346                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          791    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    779701000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            791                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   332954361500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8767979500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 341722341000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     28037650                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        28037650                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     28037650                       # number of overall hits
system.cpu1.icache.overall_hits::total       28037650                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        57108                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         57108                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        57108                       # number of overall misses
system.cpu1.icache.overall_misses::total        57108                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   4229683498                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   4229683498                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   4229683498                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   4229683498                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     28094758                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     28094758                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     28094758                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     28094758                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002033                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002033                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002033                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002033                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 74064.640646                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 74064.640646                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 74064.640646                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 74064.640646                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2628                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               63                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    41.714286                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        52410                       # number of writebacks
system.cpu1.icache.writebacks::total            52410                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4698                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4698                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4698                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4698                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        52410                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        52410                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        52410                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        52410                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   3881649500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   3881649500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   3881649500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   3881649500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001865                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001865                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001865                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001865                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 74063.146346                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 74063.146346                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 74063.146346                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 74063.146346                       # average overall mshr miss latency
system.cpu1.icache.replacements                 52410                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     28037650                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       28037650                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        57108                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        57108                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   4229683498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   4229683498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     28094758                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     28094758                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002033                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002033                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 74064.640646                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 74064.640646                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4698                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4698                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        52410                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        52410                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   3881649500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   3881649500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001865                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001865                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 74063.146346                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 74063.146346                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 341722341000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           28259997                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            52442                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           538.880992                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         56241926                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        56241926                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 341722341000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     34012600                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        34012600                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     34012600                       # number of overall hits
system.cpu1.dcache.overall_hits::total       34012600                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     13818905                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      13818905                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     13818905                       # number of overall misses
system.cpu1.dcache.overall_misses::total     13818905                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1139721825735                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1139721825735                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1139721825735                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1139721825735                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     47831505                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     47831505                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     47831505                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     47831505                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.288908                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.288908                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.288908                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.288908                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82475.552566                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82475.552566                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82475.552566                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82475.552566                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    174986296                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         8742                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          3158658                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            103                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    55.398937                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    84.873786                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7451219                       # number of writebacks
system.cpu1.dcache.writebacks::total          7451219                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6916623                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6916623                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6916623                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6916623                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      6902282                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      6902282                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      6902282                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      6902282                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 614742364752                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 614742364752                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 614742364752                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 614742364752                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.144304                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.144304                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.144304                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.144304                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 89063.640801                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89063.640801                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 89063.640801                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89063.640801                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7451218                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     32522038                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       32522038                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     11613440                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     11613440                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 961721000000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 961721000000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     44135478                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     44135478                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.263132                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.263132                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 82811.036179                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82811.036179                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      5228911                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      5228911                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      6384529                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      6384529                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 567954756000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 567954756000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.144658                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.144658                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 88957.972624                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88957.972624                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1490562                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1490562                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2205465                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2205465                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 178000825735                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 178000825735                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3696027                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3696027                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.596712                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.596712                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 80708.977805                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 80708.977805                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1687712                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1687712                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       517753                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       517753                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  46787608752                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  46787608752                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140084                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140084                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 90366.658913                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 90366.658913                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1065965                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1065965                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         2214                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         2214                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     67158500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     67158500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1068179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1068179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.002073                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.002073                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 30333.559169                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 30333.559169                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          174                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          174                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         2040                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         2040                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     59049500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     59049500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.001910                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.001910                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 28945.833333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28945.833333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1061437                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1061437                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5057                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5057                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     62409000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     62409000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1066494                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1066494                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.004742                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.004742                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 12341.111331                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 12341.111331                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5039                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5039                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     57432000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     57432000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.004725                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.004725                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 11397.499504                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 11397.499504                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1600500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1600500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1538500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1538500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       167140                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         167140                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       573742                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       573742                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  49270238767                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  49270238767                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       740882                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       740882                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.774404                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.774404                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 85875.251885                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 85875.251885                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            3                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       573739                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       573739                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  48696496767                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  48696496767                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.774400                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.774400                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 84875.695686                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 84875.695686                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 341722341000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.860409                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43799662                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7472677                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.861308                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.860409                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.995638                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.995638                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        108886771                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       108886771                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 341722341000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          12859738                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6558544                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     11499976                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        24547172                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6795986                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           11087                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          9987                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          21074                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          122                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          122                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2187816                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2187816                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        146089                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12713650                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          935                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          935                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       281035                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     22259618                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       157230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     22388028                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              45085911                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     11990784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    948188800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6708480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    953674432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1920562496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        34455148                       # Total snoops (count)
system.tol2bus.snoopTraffic                 198234688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         49472155                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.272924                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.461183                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               36322598     73.42%     73.42% # Request fanout histogram
system.tol2bus.snoop_fanout::1               12796995     25.87%     99.29% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 352560      0.71%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           49472155                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        30058641274                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11160758724                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         141021488                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11225162309                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          79019688                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             7518                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
