##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_115200
		4.2::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_115200:R)
		5.2::Critical Path Report for (Clock_115200:R vs. Clock_115200:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: Clock_115200  | Frequency: 53.95 MHz  | Target: 0.92 MHz   | 
Clock: CyBUS_CLK     | Frequency: 59.89 MHz  | Target: 24.00 MHz  | 
Clock: CyILO         | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO         | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK  | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT     | N/A                   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_115200  Clock_115200   1.08333e+006     1064797     N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_115200   41666.7          24970       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name    Clock to Out  Clock Name:Phase  
-----------  ------------  ----------------  
Tx_1(0)_PAD  29719         Clock_115200:R    


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_115200
******************************************
Clock: Clock_115200
Frequency: 53.95 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:pollcount_0\/q
Path End       : \UART_Serial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1064797p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3470
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079863

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15067
-------------------------------------   ----- 
End-of-path arrival time (ps)           15067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_0\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:pollcount_0\/q              macrocell22     1250   1250  1064797  RISE       1
\UART_Serial:BUART:rx_postpoll\/main_2         macrocell6      8235   9485  1064797  RISE       1
\UART_Serial:BUART:rx_postpoll\/q              macrocell6      3350  12835  1064797  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2231  15067  1064797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 59.89 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_Serial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24970p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Clock_115200:R#2)   41667
- Setup time                                           -3470
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13227
-------------------------------------   ----- 
End-of-path arrival time (ps)           13227
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                     iocell1         2685   2685  24970  RISE       1
\UART_Serial:BUART:rx_postpoll\/main_1         macrocell6      4960   7645  24970  RISE       1
\UART_Serial:BUART:rx_postpoll\/q              macrocell6      3350  10995  24970  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2231  13227  24970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_115200:R)
**************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_Serial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24970p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Clock_115200:R#2)   41667
- Setup time                                           -3470
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13227
-------------------------------------   ----- 
End-of-path arrival time (ps)           13227
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                     iocell1         2685   2685  24970  RISE       1
\UART_Serial:BUART:rx_postpoll\/main_1         macrocell6      4960   7645  24970  RISE       1
\UART_Serial:BUART:rx_postpoll\/q              macrocell6      3350  10995  24970  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2231  13227  24970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (Clock_115200:R vs. Clock_115200:R)
*****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:pollcount_0\/q
Path End       : \UART_Serial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1064797p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3470
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079863

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15067
-------------------------------------   ----- 
End-of-path arrival time (ps)           15067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_0\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:pollcount_0\/q              macrocell22     1250   1250  1064797  RISE       1
\UART_Serial:BUART:rx_postpoll\/main_2         macrocell6      8235   9485  1064797  RISE       1
\UART_Serial:BUART:rx_postpoll\/q              macrocell6      3350  12835  1064797  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2231  15067  1064797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_Serial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24970p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Clock_115200:R#2)   41667
- Setup time                                           -3470
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13227
-------------------------------------   ----- 
End-of-path arrival time (ps)           13227
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                     iocell1         2685   2685  24970  RISE       1
\UART_Serial:BUART:rx_postpoll\/main_1         macrocell6      4960   7645  24970  RISE       1
\UART_Serial:BUART:rx_postpoll\/q              macrocell6      3350  10995  24970  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2231  13227  24970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_Serial:BUART:pollcount_1\/main_3
Capture Clock  : \UART_Serial:BUART:pollcount_1\/clock_0
Path slack     : 28745p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Clock_115200:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9412
-------------------------------------   ---- 
End-of-path arrival time (ps)           9412
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell1       2685   2685  24970  RISE       1
\UART_Serial:BUART:pollcount_1\/main_3  macrocell21   6727   9412  28745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_1\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_Serial:BUART:rx_status_3\/main_6
Capture Clock  : \UART_Serial:BUART:rx_status_3\/clock_0
Path slack     : 28745p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Clock_115200:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9412
-------------------------------------   ---- 
End-of-path arrival time (ps)           9412
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell1       2685   2685  24970  RISE       1
\UART_Serial:BUART:rx_status_3\/main_6  macrocell23   6727   9412  28745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_status_3\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_Serial:BUART:pollcount_0\/main_2
Capture Clock  : \UART_Serial:BUART:pollcount_0\/clock_0
Path slack     : 29656p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Clock_115200:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8500
-------------------------------------   ---- 
End-of-path arrival time (ps)           8500
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell1       2685   2685  24970  RISE       1
\UART_Serial:BUART:pollcount_0\/main_2  macrocell22   5815   8500  29656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_0\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_Serial:BUART:rx_last\/main_0
Capture Clock  : \UART_Serial:BUART:rx_last\/clock_0
Path slack     : 29656p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Clock_115200:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8500
-------------------------------------   ---- 
End-of-path arrival time (ps)           8500
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                          iocell1       2685   2685  24970  RISE       1
\UART_Serial:BUART:rx_last\/main_0  macrocell24   5815   8500  29656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_last\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_Serial:BUART:rx_state_2\/main_8
Capture Clock  : \UART_Serial:BUART:rx_state_2\/clock_0
Path slack     : 30511p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Clock_115200:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7645
-------------------------------------   ---- 
End-of-path arrival time (ps)           7645
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell1       2685   2685  24970  RISE       1
\UART_Serial:BUART:rx_state_2\/main_8  macrocell18   4960   7645  30511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_Serial:BUART:rx_state_0\/main_9
Capture Clock  : \UART_Serial:BUART:rx_state_0\/clock_0
Path slack     : 30519p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Clock_115200:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7638
-------------------------------------   ---- 
End-of-path arrival time (ps)           7638
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell1       2685   2685  24970  RISE       1
\UART_Serial:BUART:rx_state_0\/main_9  macrocell15   4953   7638  30519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_3\/q
Path End       : \UART_Serial:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Serial:BUART:sRX:RxBitCounter\/clock
Path slack     : 1065264p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -5360
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12709
-------------------------------------   ----- 
End-of-path arrival time (ps)           12709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_3\/q            macrocell17   1250   1250  1065264  RISE       1
\UART_Serial:BUART:rx_counter_load\/main_2  macrocell5    5791   7041  1065264  RISE       1
\UART_Serial:BUART:rx_counter_load\/q       macrocell5    3350  10391  1065264  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/load   count7cell    2318  12709  1065264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_1\/q
Path End       : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066180p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -6190
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10963
-------------------------------------   ----- 
End-of-path arrival time (ps)           10963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_1\/q                      macrocell10     1250   1250  1066180  RISE       1
\UART_Serial:BUART:counter_load_not\/main_0           macrocell2      4075   5325  1066180  RISE       1
\UART_Serial:BUART:counter_load_not\/q                macrocell2      3350   8675  1066180  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2288  10963  1066180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_3\/q
Path End       : \UART_Serial:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_Serial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1066312p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13511
-------------------------------------   ----- 
End-of-path arrival time (ps)           13511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_3\/q               macrocell17   1250   1250  1065264  RISE       1
\UART_Serial:BUART:rx_state_stop1_reg\/main_2  macrocell20  12261  13511  1066312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_stop1_reg\/clock_0             macrocell20         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:pollcount_0\/q
Path End       : \UART_Serial:BUART:rx_state_0\/main_10
Capture Clock  : \UART_Serial:BUART:rx_state_0\/clock_0
Path slack     : 1069038p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10785
-------------------------------------   ----- 
End-of-path arrival time (ps)           10785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_0\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:pollcount_0\/q       macrocell22   1250   1250  1064797  RISE       1
\UART_Serial:BUART:rx_state_0\/main_10  macrocell15   9535  10785  1069038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_3\/q
Path End       : \UART_Serial:BUART:rx_status_3\/main_3
Capture Clock  : \UART_Serial:BUART:rx_status_3\/clock_0
Path slack     : 1069128p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10695
-------------------------------------   ----- 
End-of-path arrival time (ps)           10695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_3\/q        macrocell17   1250   1250  1065264  RISE       1
\UART_Serial:BUART:rx_status_3\/main_3  macrocell23   9445  10695  1069128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_status_3\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_0\/q
Path End       : \UART_Serial:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_Serial:BUART:sTX:TxSts\/clock
Path slack     : 1069381p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                                -500
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13452
-------------------------------------   ----- 
End-of-path arrival time (ps)           13452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_0\/q        macrocell11    1250   1250  1066371  RISE       1
\UART_Serial:BUART:tx_status_0\/main_1  macrocell3     6616   7866  1069381  RISE       1
\UART_Serial:BUART:tx_status_0\/q       macrocell3     3350  11216  1069381  RISE       1
\UART_Serial:BUART:sTX:TxSts\/status_0  statusicell1   2236  13452  1069381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:TxSts\/clock                        statusicell1        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Serial:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_Serial:BUART:sRX:RxSts\/clock
Path slack     : 1070128p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                                -500
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12705
-------------------------------------   ----- 
End-of-path arrival time (ps)           12705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1070128  RISE       1
\UART_Serial:BUART:rx_status_4\/main_1                 macrocell7      2833   6413  1070128  RISE       1
\UART_Serial:BUART:rx_status_4\/q                      macrocell7      3350   9763  1070128  RISE       1
\UART_Serial:BUART:sRX:RxSts\/status_4                 statusicell2    2942  12705  1070128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_0\/q
Path End       : \UART_Serial:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Serial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070359p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -6010
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6964
-------------------------------------   ---- 
End-of-path arrival time (ps)           6964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_0\/q                macrocell11     1250   1250  1066371  RISE       1
\UART_Serial:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   5714   6964  1070359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_1\/q
Path End       : \UART_Serial:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Serial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070521p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -6010
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6802
-------------------------------------   ---- 
End-of-path arrival time (ps)           6802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_1\/q                macrocell10     1250   1250  1066180  RISE       1
\UART_Serial:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   5552   6802  1070521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_0\/q
Path End       : \UART_Serial:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071367p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -6010
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5956
-------------------------------------   ---- 
End-of-path arrival time (ps)           5956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_0\/q                macrocell15     1250   1250  1065577  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4706   5956  1071367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:pollcount_0\/q
Path End       : \UART_Serial:BUART:pollcount_1\/main_4
Capture Clock  : \UART_Serial:BUART:pollcount_1\/clock_0
Path slack     : 1071386p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8438
-------------------------------------   ---- 
End-of-path arrival time (ps)           8438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_0\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:pollcount_0\/q       macrocell22   1250   1250  1064797  RISE       1
\UART_Serial:BUART:pollcount_1\/main_4  macrocell21   7188   8438  1071386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_1\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:pollcount_0\/q
Path End       : \UART_Serial:BUART:rx_status_3\/main_7
Capture Clock  : \UART_Serial:BUART:rx_status_3\/clock_0
Path slack     : 1071386p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8438
-------------------------------------   ---- 
End-of-path arrival time (ps)           8438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_0\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:pollcount_0\/q       macrocell22   1250   1250  1064797  RISE       1
\UART_Serial:BUART:rx_status_3\/main_7  macrocell23   7188   8438  1071386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_status_3\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_2\/q
Path End       : \UART_Serial:BUART:rx_status_3\/main_4
Capture Clock  : \UART_Serial:BUART:rx_status_3\/clock_0
Path slack     : 1071566p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8257
-------------------------------------   ---- 
End-of-path arrival time (ps)           8257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_2\/q        macrocell18   1250   1250  1066837  RISE       1
\UART_Serial:BUART:rx_status_3\/main_4  macrocell23   7007   8257  1071566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_status_3\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_0\/q
Path End       : \UART_Serial:BUART:rx_status_3\/main_1
Capture Clock  : \UART_Serial:BUART:rx_status_3\/clock_0
Path slack     : 1071612p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8212
-------------------------------------   ---- 
End-of-path arrival time (ps)           8212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_0\/q        macrocell15   1250   1250  1065577  RISE       1
\UART_Serial:BUART:rx_status_3\/main_1  macrocell23   6962   8212  1071612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_status_3\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_0\/q
Path End       : \UART_Serial:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_Serial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071621p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8203
-------------------------------------   ---- 
End-of-path arrival time (ps)           8203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_0\/q               macrocell15   1250   1250  1065577  RISE       1
\UART_Serial:BUART:rx_state_stop1_reg\/main_1  macrocell20   6953   8203  1071621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_stop1_reg\/clock_0             macrocell20         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Serial:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Serial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071634p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -6010
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5689
-------------------------------------   ---- 
End-of-path arrival time (ps)           5689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067619  RISE       1
\UART_Serial:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   5499   5689  1071634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_bitclk_enable\/q
Path End       : \UART_Serial:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071681p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -6010
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5642
-------------------------------------   ---- 
End-of-path arrival time (ps)           5642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/clock_0               macrocell19         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_bitclk_enable\/q          macrocell19     1250   1250  1071681  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4392   5642  1071681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Serial:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071994p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -6010
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5329
-------------------------------------   ---- 
End-of-path arrival time (ps)           5329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_ctrl_mark_last\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_ctrl_mark_last\/q         macrocell14     1250   1250  1067136  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   4079   5329  1071994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_0\/q
Path End       : \UART_Serial:BUART:rx_state_2\/main_1
Capture Clock  : \UART_Serial:BUART:rx_state_2\/clock_0
Path slack     : 1072025p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7799
-------------------------------------   ---- 
End-of-path arrival time (ps)           7799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_0\/q       macrocell15   1250   1250  1065577  RISE       1
\UART_Serial:BUART:rx_state_2\/main_1  macrocell18   6549   7799  1072025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_2\/q
Path End       : \UART_Serial:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_Serial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072117p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7706
-------------------------------------   ---- 
End-of-path arrival time (ps)           7706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_2\/q               macrocell18   1250   1250  1066837  RISE       1
\UART_Serial:BUART:rx_state_stop1_reg\/main_3  macrocell20   6456   7706  1072117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_stop1_reg\/clock_0             macrocell20         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:pollcount_0\/q
Path End       : \UART_Serial:BUART:pollcount_0\/main_3
Capture Clock  : \UART_Serial:BUART:pollcount_0\/clock_0
Path slack     : 1072166p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7657
-------------------------------------   ---- 
End-of-path arrival time (ps)           7657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_0\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:pollcount_0\/q       macrocell22   1250   1250  1064797  RISE       1
\UART_Serial:BUART:pollcount_0\/main_3  macrocell22   6407   7657  1072166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_0\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Serial:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_Serial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072251p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7573
-------------------------------------   ---- 
End-of-path arrival time (ps)           7573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_ctrl_mark_last\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_ctrl_mark_last\/q        macrocell14   1250   1250  1067136  RISE       1
\UART_Serial:BUART:rx_state_stop1_reg\/main_0  macrocell20   6323   7573  1072251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_stop1_reg\/clock_0             macrocell20         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Serial:BUART:pollcount_1\/main_1
Capture Clock  : \UART_Serial:BUART:pollcount_1\/clock_0
Path slack     : 1072333p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7490
-------------------------------------   ---- 
End-of-path arrival time (ps)           7490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1072333  RISE       1
\UART_Serial:BUART:pollcount_1\/main_1        macrocell21   5550   7490  1072333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_1\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_0\/q
Path End       : \UART_Serial:BUART:rx_state_0\/main_1
Capture Clock  : \UART_Serial:BUART:rx_state_0\/clock_0
Path slack     : 1072550p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7274
-------------------------------------   ---- 
End-of-path arrival time (ps)           7274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_0\/q       macrocell15   1250   1250  1065577  RISE       1
\UART_Serial:BUART:rx_state_0\/main_1  macrocell15   6024   7274  1072550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_0\/q
Path End       : \UART_Serial:BUART:rx_state_3\/main_1
Capture Clock  : \UART_Serial:BUART:rx_state_3\/clock_0
Path slack     : 1072550p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7274
-------------------------------------   ---- 
End-of-path arrival time (ps)           7274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_0\/q       macrocell15   1250   1250  1065577  RISE       1
\UART_Serial:BUART:rx_state_3\/main_1  macrocell17   6024   7274  1072550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_3\/q
Path End       : \UART_Serial:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_Serial:BUART:rx_load_fifo\/clock_0
Path slack     : 1072782p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7041
-------------------------------------   ---- 
End-of-path arrival time (ps)           7041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_3\/q         macrocell17   1250   1250  1065264  RISE       1
\UART_Serial:BUART:rx_load_fifo\/main_3  macrocell16   5791   7041  1072782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_load_fifo\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Serial:BUART:rx_status_3\/main_0
Capture Clock  : \UART_Serial:BUART:rx_status_3\/clock_0
Path slack     : 1072811p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7012
-------------------------------------   ---- 
End-of-path arrival time (ps)           7012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_ctrl_mark_last\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1067136  RISE       1
\UART_Serial:BUART:rx_status_3\/main_0   macrocell23   5762   7012  1072811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_status_3\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_0\/q
Path End       : \UART_Serial:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_Serial:BUART:tx_bitclk\/clock_0
Path slack     : 1072843p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6980
-------------------------------------   ---- 
End-of-path arrival time (ps)           6980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_0\/q      macrocell11   1250   1250  1066371  RISE       1
\UART_Serial:BUART:tx_bitclk\/main_1  macrocell13   5730   6980  1072843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_bitclk\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_0\/q
Path End       : \UART_Serial:BUART:txn\/main_2
Capture Clock  : \UART_Serial:BUART:txn\/clock_0
Path slack     : 1072850p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6973
-------------------------------------   ---- 
End-of-path arrival time (ps)           6973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_0\/q  macrocell11   1250   1250  1066371  RISE       1
\UART_Serial:BUART:txn\/main_2    macrocell9    5723   6973  1072850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:txn\/clock_0                            macrocell9          0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:pollcount_1\/q
Path End       : \UART_Serial:BUART:rx_state_0\/main_8
Capture Clock  : \UART_Serial:BUART:rx_state_0\/clock_0
Path slack     : 1072892p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6932
-------------------------------------   ---- 
End-of-path arrival time (ps)           6932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_1\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:pollcount_1\/q      macrocell21   1250   1250  1068265  RISE       1
\UART_Serial:BUART:rx_state_0\/main_8  macrocell15   5682   6932  1072892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Serial:BUART:rx_state_0\/main_5
Capture Clock  : \UART_Serial:BUART:rx_state_0\/clock_0
Path slack     : 1073064p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6759
-------------------------------------   ---- 
End-of-path arrival time (ps)           6759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073064  RISE       1
\UART_Serial:BUART:rx_state_0\/main_5         macrocell15   4819   6759  1073064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Serial:BUART:rx_state_3\/main_5
Capture Clock  : \UART_Serial:BUART:rx_state_3\/clock_0
Path slack     : 1073064p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6759
-------------------------------------   ---- 
End-of-path arrival time (ps)           6759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073064  RISE       1
\UART_Serial:BUART:rx_state_3\/main_5         macrocell17   4819   6759  1073064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_0\/q
Path End       : \UART_Serial:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_Serial:BUART:rx_load_fifo\/clock_0
Path slack     : 1073095p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_0\/q         macrocell15   1250   1250  1065577  RISE       1
\UART_Serial:BUART:rx_load_fifo\/main_1  macrocell16   5478   6728  1073095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_load_fifo\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_Serial:BUART:txn\/main_3
Capture Clock  : \UART_Serial:BUART:txn\/clock_0
Path slack     : 1073150p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6673
-------------------------------------   ---- 
End-of-path arrival time (ps)           6673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1073150  RISE       1
\UART_Serial:BUART:txn\/main_3                macrocell9      2303   6673  1073150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:txn\/clock_0                            macrocell9          0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_3\/q
Path End       : \UART_Serial:BUART:rx_state_0\/main_3
Capture Clock  : \UART_Serial:BUART:rx_state_0\/clock_0
Path slack     : 1073169p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6654
-------------------------------------   ---- 
End-of-path arrival time (ps)           6654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_3\/q       macrocell17   1250   1250  1065264  RISE       1
\UART_Serial:BUART:rx_state_0\/main_3  macrocell15   5404   6654  1073169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_3\/q
Path End       : \UART_Serial:BUART:rx_state_3\/main_3
Capture Clock  : \UART_Serial:BUART:rx_state_3\/clock_0
Path slack     : 1073169p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6654
-------------------------------------   ---- 
End-of-path arrival time (ps)           6654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_3\/q       macrocell17   1250   1250  1065264  RISE       1
\UART_Serial:BUART:rx_state_3\/main_3  macrocell17   5404   6654  1073169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_3\/q
Path End       : \UART_Serial:BUART:rx_state_2\/main_3
Capture Clock  : \UART_Serial:BUART:rx_state_2\/clock_0
Path slack     : 1073179p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6644
-------------------------------------   ---- 
End-of-path arrival time (ps)           6644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_3\/q       macrocell17   1250   1250  1065264  RISE       1
\UART_Serial:BUART:rx_state_2\/main_3  macrocell18   5394   6644  1073179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Serial:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_Serial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1073233p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6590
-------------------------------------   ---- 
End-of-path arrival time (ps)           6590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1072333  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/main_1   macrocell19   4650   6590  1073233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/clock_0               macrocell19         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Serial:BUART:tx_state_0\/main_3
Capture Clock  : \UART_Serial:BUART:tx_state_0\/clock_0
Path slack     : 1073358p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6466
-------------------------------------   ---- 
End-of-path arrival time (ps)           6466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1070159  RISE       1
\UART_Serial:BUART:tx_state_0\/main_3                  macrocell11     2886   6466  1073358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Serial:BUART:rx_state_2\/main_5
Capture Clock  : \UART_Serial:BUART:rx_state_2\/clock_0
Path slack     : 1073596p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6227
-------------------------------------   ---- 
End-of-path arrival time (ps)           6227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073064  RISE       1
\UART_Serial:BUART:rx_state_2\/main_5         macrocell18   4287   6227  1073596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_1\/q
Path End       : \UART_Serial:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_Serial:BUART:tx_bitclk\/clock_0
Path slack     : 1073814p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6009
-------------------------------------   ---- 
End-of-path arrival time (ps)           6009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_1\/q      macrocell10   1250   1250  1066180  RISE       1
\UART_Serial:BUART:tx_bitclk\/main_0  macrocell13   4759   6009  1073814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_bitclk\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Serial:BUART:tx_state_2\/main_4
Capture Clock  : \UART_Serial:BUART:tx_state_2\/clock_0
Path slack     : 1073822p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6001
-------------------------------------   ---- 
End-of-path arrival time (ps)           6001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1073822  RISE       1
\UART_Serial:BUART:tx_state_2\/main_4               macrocell12     5811   6001  1073822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_1\/q
Path End       : \UART_Serial:BUART:txn\/main_1
Capture Clock  : \UART_Serial:BUART:txn\/clock_0
Path slack     : 1073827p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5996
-------------------------------------   ---- 
End-of-path arrival time (ps)           5996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_1\/q  macrocell10   1250   1250  1066180  RISE       1
\UART_Serial:BUART:txn\/main_1    macrocell9    4746   5996  1073827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:txn\/clock_0                            macrocell9          0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_bitclk\/q
Path End       : \UART_Serial:BUART:tx_state_1\/main_5
Capture Clock  : \UART_Serial:BUART:tx_state_1\/clock_0
Path slack     : 1073913p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5910
-------------------------------------   ---- 
End-of-path arrival time (ps)           5910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_bitclk\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_bitclk\/q        macrocell13   1250   1250  1073913  RISE       1
\UART_Serial:BUART:tx_state_1\/main_5  macrocell10   4660   5910  1073913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_bitclk\/q
Path End       : \UART_Serial:BUART:tx_state_0\/main_5
Capture Clock  : \UART_Serial:BUART:tx_state_0\/clock_0
Path slack     : 1073913p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5910
-------------------------------------   ---- 
End-of-path arrival time (ps)           5910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_bitclk\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_bitclk\/q        macrocell13   1250   1250  1073913  RISE       1
\UART_Serial:BUART:tx_state_0\/main_5  macrocell11   4660   5910  1073913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_1\/q
Path End       : \UART_Serial:BUART:tx_state_1\/main_0
Capture Clock  : \UART_Serial:BUART:tx_state_1\/clock_0
Path slack     : 1073929p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5895
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_1\/q       macrocell10   1250   1250  1066180  RISE       1
\UART_Serial:BUART:tx_state_1\/main_0  macrocell10   4645   5895  1073929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_1\/q
Path End       : \UART_Serial:BUART:tx_state_0\/main_0
Capture Clock  : \UART_Serial:BUART:tx_state_0\/clock_0
Path slack     : 1073929p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5895
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_1\/q       macrocell10   1250   1250  1066180  RISE       1
\UART_Serial:BUART:tx_state_0\/main_0  macrocell11   4645   5895  1073929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Serial:BUART:rx_state_0\/main_0
Capture Clock  : \UART_Serial:BUART:rx_state_0\/clock_0
Path slack     : 1073969p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5855
-------------------------------------   ---- 
End-of-path arrival time (ps)           5855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_ctrl_mark_last\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1067136  RISE       1
\UART_Serial:BUART:rx_state_0\/main_0    macrocell15   4605   5855  1073969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Serial:BUART:rx_state_3\/main_0
Capture Clock  : \UART_Serial:BUART:rx_state_3\/clock_0
Path slack     : 1073969p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5855
-------------------------------------   ---- 
End-of-path arrival time (ps)           5855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_ctrl_mark_last\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1067136  RISE       1
\UART_Serial:BUART:rx_state_3\/main_0    macrocell17   4605   5855  1073969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Serial:BUART:pollcount_1\/main_0
Capture Clock  : \UART_Serial:BUART:pollcount_1\/clock_0
Path slack     : 1074007p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5817
-------------------------------------   ---- 
End-of-path arrival time (ps)           5817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074007  RISE       1
\UART_Serial:BUART:pollcount_1\/main_0        macrocell21   3877   5817  1074007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_1\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_0\/q
Path End       : \UART_Serial:BUART:tx_state_1\/main_1
Capture Clock  : \UART_Serial:BUART:tx_state_1\/clock_0
Path slack     : 1074110p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5713
-------------------------------------   ---- 
End-of-path arrival time (ps)           5713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_0\/q       macrocell11   1250   1250  1066371  RISE       1
\UART_Serial:BUART:tx_state_1\/main_1  macrocell10   4463   5713  1074110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_0\/q
Path End       : \UART_Serial:BUART:tx_state_0\/main_1
Capture Clock  : \UART_Serial:BUART:tx_state_0\/clock_0
Path slack     : 1074110p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5713
-------------------------------------   ---- 
End-of-path arrival time (ps)           5713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_0\/q       macrocell11   1250   1250  1066371  RISE       1
\UART_Serial:BUART:tx_state_0\/main_1  macrocell11   4463   5713  1074110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Serial:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_Serial:BUART:tx_bitclk\/clock_0
Path slack     : 1074121p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5702
-------------------------------------   ---- 
End-of-path arrival time (ps)           5702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067619  RISE       1
\UART_Serial:BUART:tx_bitclk\/main_2                macrocell13     5512   5702  1074121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_bitclk\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_bitclk_enable\/q
Path End       : \UART_Serial:BUART:rx_state_2\/main_2
Capture Clock  : \UART_Serial:BUART:rx_state_2\/clock_0
Path slack     : 1074163p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5661
-------------------------------------   ---- 
End-of-path arrival time (ps)           5661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/clock_0               macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1071681  RISE       1
\UART_Serial:BUART:rx_state_2\/main_2   macrocell18   4411   5661  1074163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_bitclk_enable\/q
Path End       : \UART_Serial:BUART:rx_state_0\/main_2
Capture Clock  : \UART_Serial:BUART:rx_state_0\/clock_0
Path slack     : 1074174p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5649
-------------------------------------   ---- 
End-of-path arrival time (ps)           5649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/clock_0               macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1071681  RISE       1
\UART_Serial:BUART:rx_state_0\/main_2   macrocell15   4399   5649  1074174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_bitclk_enable\/q
Path End       : \UART_Serial:BUART:rx_state_3\/main_2
Capture Clock  : \UART_Serial:BUART:rx_state_3\/clock_0
Path slack     : 1074174p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5649
-------------------------------------   ---- 
End-of-path arrival time (ps)           5649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/clock_0               macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1071681  RISE       1
\UART_Serial:BUART:rx_state_3\/main_2   macrocell17   4399   5649  1074174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Serial:BUART:txn\/main_5
Capture Clock  : \UART_Serial:BUART:txn\/clock_0
Path slack     : 1074355p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5468
-------------------------------------   ---- 
End-of-path arrival time (ps)           5468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1073822  RISE       1
\UART_Serial:BUART:txn\/main_5                      macrocell9      5278   5468  1074355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:txn\/clock_0                            macrocell9          0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_2\/q
Path End       : \UART_Serial:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_Serial:BUART:rx_load_fifo\/clock_0
Path slack     : 1074356p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5468
-------------------------------------   ---- 
End-of-path arrival time (ps)           5468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_2\/q         macrocell18   1250   1250  1066837  RISE       1
\UART_Serial:BUART:rx_load_fifo\/main_4  macrocell16   4218   5468  1074356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_load_fifo\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Serial:BUART:rx_state_0\/main_6
Capture Clock  : \UART_Serial:BUART:rx_state_0\/clock_0
Path slack     : 1074372p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5451
-------------------------------------   ---- 
End-of-path arrival time (ps)           5451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074372  RISE       1
\UART_Serial:BUART:rx_state_0\/main_6         macrocell15   3511   5451  1074372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Serial:BUART:rx_state_3\/main_6
Capture Clock  : \UART_Serial:BUART:rx_state_3\/clock_0
Path slack     : 1074372p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5451
-------------------------------------   ---- 
End-of-path arrival time (ps)           5451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074372  RISE       1
\UART_Serial:BUART:rx_state_3\/main_6         macrocell17   3511   5451  1074372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_bitclk_enable\/q
Path End       : \UART_Serial:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_Serial:BUART:rx_load_fifo\/clock_0
Path slack     : 1074389p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5434
-------------------------------------   ---- 
End-of-path arrival time (ps)           5434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/clock_0               macrocell19         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_bitclk_enable\/q   macrocell19   1250   1250  1071681  RISE       1
\UART_Serial:BUART:rx_load_fifo\/main_2  macrocell16   4184   5434  1074389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_load_fifo\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_bitclk_enable\/q
Path End       : \UART_Serial:BUART:rx_status_3\/main_2
Capture Clock  : \UART_Serial:BUART:rx_status_3\/clock_0
Path slack     : 1074457p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5367
-------------------------------------   ---- 
End-of-path arrival time (ps)           5367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/clock_0               macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1071681  RISE       1
\UART_Serial:BUART:rx_status_3\/main_2  macrocell23   4117   5367  1074457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_status_3\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_bitclk\/q
Path End       : \UART_Serial:BUART:tx_state_2\/main_5
Capture Clock  : \UART_Serial:BUART:tx_state_2\/clock_0
Path slack     : 1074461p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5363
-------------------------------------   ---- 
End-of-path arrival time (ps)           5363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_bitclk\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_bitclk\/q        macrocell13   1250   1250  1073913  RISE       1
\UART_Serial:BUART:tx_state_2\/main_5  macrocell12   4113   5363  1074461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Serial:BUART:rx_state_2\/main_6
Capture Clock  : \UART_Serial:BUART:rx_state_2\/clock_0
Path slack     : 1074495p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5329
-------------------------------------   ---- 
End-of-path arrival time (ps)           5329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074372  RISE       1
\UART_Serial:BUART:rx_state_2\/main_6         macrocell18   3389   5329  1074495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Serial:BUART:rx_state_2\/main_7
Capture Clock  : \UART_Serial:BUART:rx_state_2\/clock_0
Path slack     : 1074507p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5317
-------------------------------------   ---- 
End-of-path arrival time (ps)           5317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074507  RISE       1
\UART_Serial:BUART:rx_state_2\/main_7         macrocell18   3377   5317  1074507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Serial:BUART:rx_state_0\/main_7
Capture Clock  : \UART_Serial:BUART:rx_state_0\/clock_0
Path slack     : 1074514p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5309
-------------------------------------   ---- 
End-of-path arrival time (ps)           5309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074507  RISE       1
\UART_Serial:BUART:rx_state_0\/main_7         macrocell15   3369   5309  1074514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Serial:BUART:rx_state_3\/main_7
Capture Clock  : \UART_Serial:BUART:rx_state_3\/clock_0
Path slack     : 1074514p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5309
-------------------------------------   ---- 
End-of-path arrival time (ps)           5309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074507  RISE       1
\UART_Serial:BUART:rx_state_3\/main_7         macrocell17   3369   5309  1074514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_2\/q
Path End       : \UART_Serial:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_Serial:BUART:tx_bitclk\/clock_0
Path slack     : 1074573p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5251
-------------------------------------   ---- 
End-of-path arrival time (ps)           5251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_2\/q      macrocell12   1250   1250  1067362  RISE       1
\UART_Serial:BUART:tx_bitclk\/main_3  macrocell13   4001   5251  1074573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_bitclk\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_2\/q
Path End       : \UART_Serial:BUART:txn\/main_4
Capture Clock  : \UART_Serial:BUART:txn\/clock_0
Path slack     : 1074581p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5242
-------------------------------------   ---- 
End-of-path arrival time (ps)           5242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_2\/q  macrocell12   1250   1250  1067362  RISE       1
\UART_Serial:BUART:txn\/main_4    macrocell9    3992   5242  1074581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:txn\/clock_0                            macrocell9          0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Serial:BUART:pollcount_0\/main_1
Capture Clock  : \UART_Serial:BUART:pollcount_0\/clock_0
Path slack     : 1074600p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5223
-------------------------------------   ---- 
End-of-path arrival time (ps)           5223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1072333  RISE       1
\UART_Serial:BUART:pollcount_0\/main_1        macrocell22   3283   5223  1074600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_0\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Serial:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_Serial:BUART:rx_load_fifo\/clock_0
Path slack     : 1074654p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5169
-------------------------------------   ---- 
End-of-path arrival time (ps)           5169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_ctrl_mark_last\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1067136  RISE       1
\UART_Serial:BUART:rx_load_fifo\/main_0  macrocell16   3919   5169  1074654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_load_fifo\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Serial:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_Serial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074741p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5082
-------------------------------------   ---- 
End-of-path arrival time (ps)           5082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074007  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/main_0   macrocell19   3142   5082  1074741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/clock_0               macrocell19         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Serial:BUART:pollcount_0\/main_0
Capture Clock  : \UART_Serial:BUART:pollcount_0\/clock_0
Path slack     : 1074764p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5059
-------------------------------------   ---- 
End-of-path arrival time (ps)           5059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074007  RISE       1
\UART_Serial:BUART:pollcount_0\/main_0        macrocell22   3119   5059  1074764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_0\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Serial:BUART:rx_state_2\/main_0
Capture Clock  : \UART_Serial:BUART:rx_state_2\/clock_0
Path slack     : 1074903p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4921
-------------------------------------   ---- 
End-of-path arrival time (ps)           4921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_ctrl_mark_last\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1067136  RISE       1
\UART_Serial:BUART:rx_state_2\/main_0    macrocell18   3671   4921  1074903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_0\/q
Path End       : \UART_Serial:BUART:tx_state_2\/main_1
Capture Clock  : \UART_Serial:BUART:tx_state_2\/clock_0
Path slack     : 1075102p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4721
-------------------------------------   ---- 
End-of-path arrival time (ps)           4721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_0\/q       macrocell11   1250   1250  1066371  RISE       1
\UART_Serial:BUART:tx_state_2\/main_1  macrocell12   3471   4721  1075102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Serial:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_Serial:BUART:rx_load_fifo\/clock_0
Path slack     : 1075256p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4567
-------------------------------------   ---- 
End-of-path arrival time (ps)           4567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074372  RISE       1
\UART_Serial:BUART:rx_load_fifo\/main_6       macrocell16   2627   4567  1075256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_load_fifo\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Serial:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_Serial:BUART:rx_load_fifo\/clock_0
Path slack     : 1075259p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4564
-------------------------------------   ---- 
End-of-path arrival time (ps)           4564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073064  RISE       1
\UART_Serial:BUART:rx_load_fifo\/main_5       macrocell16   2624   4564  1075259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_load_fifo\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Serial:BUART:tx_state_1\/main_4
Capture Clock  : \UART_Serial:BUART:tx_state_1\/clock_0
Path slack     : 1075268p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4555
-------------------------------------   ---- 
End-of-path arrival time (ps)           4555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1073822  RISE       1
\UART_Serial:BUART:tx_state_1\/main_4               macrocell10     4365   4555  1075268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_1\/q
Path End       : \UART_Serial:BUART:tx_state_2\/main_0
Capture Clock  : \UART_Serial:BUART:tx_state_2\/clock_0
Path slack     : 1075322p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4501
-------------------------------------   ---- 
End-of-path arrival time (ps)           4501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_1\/q       macrocell10   1250   1250  1066180  RISE       1
\UART_Serial:BUART:tx_state_2\/main_0  macrocell12   3251   4501  1075322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_Serial:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_Serial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075572p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075572  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/main_2   macrocell19   2312   4252  1075572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/clock_0               macrocell19         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Serial:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_Serial:BUART:rx_load_fifo\/clock_0
Path slack     : 1075573p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074507  RISE       1
\UART_Serial:BUART:rx_load_fifo\/main_7       macrocell16   2310   4250  1075573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_load_fifo\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_load_fifo\/q
Path End       : \UART_Serial:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_Serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1075610p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3130
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4594
-------------------------------------   ---- 
End-of-path arrival time (ps)           4594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_load_fifo\/clock_0                   macrocell16         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_load_fifo\/q            macrocell16     1250   1250  1072664  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   3344   4594  1075610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Serial:BUART:tx_state_1\/main_2
Capture Clock  : \UART_Serial:BUART:tx_state_1\/clock_0
Path slack     : 1075638p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067619  RISE       1
\UART_Serial:BUART:tx_state_1\/main_2               macrocell10     3995   4185  1075638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Serial:BUART:tx_state_0\/main_2
Capture Clock  : \UART_Serial:BUART:tx_state_0\/clock_0
Path slack     : 1075638p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067619  RISE       1
\UART_Serial:BUART:tx_state_0\/main_2               macrocell11     3995   4185  1075638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_2\/q
Path End       : \UART_Serial:BUART:tx_state_2\/main_3
Capture Clock  : \UART_Serial:BUART:tx_state_2\/clock_0
Path slack     : 1075675p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_2\/q       macrocell12   1250   1250  1067362  RISE       1
\UART_Serial:BUART:tx_state_2\/main_3  macrocell12   2898   4148  1075675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_2\/q
Path End       : \UART_Serial:BUART:tx_state_1\/main_3
Capture Clock  : \UART_Serial:BUART:tx_state_1\/clock_0
Path slack     : 1075675p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_2\/q       macrocell12   1250   1250  1067362  RISE       1
\UART_Serial:BUART:tx_state_1\/main_3  macrocell10   2898   4148  1075675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_2\/q
Path End       : \UART_Serial:BUART:tx_state_0\/main_4
Capture Clock  : \UART_Serial:BUART:tx_state_0\/clock_0
Path slack     : 1075675p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_2\/q       macrocell12   1250   1250  1067362  RISE       1
\UART_Serial:BUART:tx_state_0\/main_4  macrocell11   2898   4148  1075675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_last\/q
Path End       : \UART_Serial:BUART:rx_state_2\/main_9
Capture Clock  : \UART_Serial:BUART:rx_state_2\/clock_0
Path slack     : 1075681p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_last\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_last\/q          macrocell24   1250   1250  1075681  RISE       1
\UART_Serial:BUART:rx_state_2\/main_9  macrocell18   2893   4143  1075681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_2\/q
Path End       : \UART_Serial:BUART:rx_state_2\/main_4
Capture Clock  : \UART_Serial:BUART:rx_state_2\/clock_0
Path slack     : 1075877p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3947
-------------------------------------   ---- 
End-of-path arrival time (ps)           3947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_2\/q       macrocell18   1250   1250  1066837  RISE       1
\UART_Serial:BUART:rx_state_2\/main_4  macrocell18   2697   3947  1075877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_2\/q
Path End       : \UART_Serial:BUART:rx_state_0\/main_4
Capture Clock  : \UART_Serial:BUART:rx_state_0\/clock_0
Path slack     : 1075883p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3941
-------------------------------------   ---- 
End-of-path arrival time (ps)           3941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_2\/q       macrocell18   1250   1250  1066837  RISE       1
\UART_Serial:BUART:rx_state_0\/main_4  macrocell15   2691   3941  1075883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_2\/q
Path End       : \UART_Serial:BUART:rx_state_3\/main_4
Capture Clock  : \UART_Serial:BUART:rx_state_3\/clock_0
Path slack     : 1075883p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3941
-------------------------------------   ---- 
End-of-path arrival time (ps)           3941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_2\/q       macrocell18   1250   1250  1066837  RISE       1
\UART_Serial:BUART:rx_state_3\/main_4  macrocell17   2691   3941  1075883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:pollcount_1\/q
Path End       : \UART_Serial:BUART:pollcount_1\/main_2
Capture Clock  : \UART_Serial:BUART:pollcount_1\/clock_0
Path slack     : 1075954p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_1\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:pollcount_1\/q       macrocell21   1250   1250  1068265  RISE       1
\UART_Serial:BUART:pollcount_1\/main_2  macrocell21   2619   3869  1075954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_1\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:pollcount_1\/q
Path End       : \UART_Serial:BUART:rx_status_3\/main_5
Capture Clock  : \UART_Serial:BUART:rx_status_3\/clock_0
Path slack     : 1075954p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_1\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:pollcount_1\/q       macrocell21   1250   1250  1068265  RISE       1
\UART_Serial:BUART:rx_status_3\/main_5  macrocell23   2619   3869  1075954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_status_3\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_bitclk\/q
Path End       : \UART_Serial:BUART:txn\/main_6
Capture Clock  : \UART_Serial:BUART:txn\/clock_0
Path slack     : 1076271p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_bitclk\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_bitclk\/q  macrocell13   1250   1250  1073913  RISE       1
\UART_Serial:BUART:txn\/main_6   macrocell9    2303   3553  1076271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:txn\/clock_0                            macrocell9          0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:txn\/q
Path End       : \UART_Serial:BUART:txn\/main_0
Capture Clock  : \UART_Serial:BUART:txn\/clock_0
Path slack     : 1076272p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:txn\/clock_0                            macrocell9          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:txn\/q       macrocell9    1250   1250  1076272  RISE       1
\UART_Serial:BUART:txn\/main_0  macrocell9    2301   3551  1076272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:txn\/clock_0                            macrocell9          0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Serial:BUART:tx_state_2\/main_2
Capture Clock  : \UART_Serial:BUART:tx_state_2\/clock_0
Path slack     : 1076337p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067619  RISE       1
\UART_Serial:BUART:tx_state_2\/main_2               macrocell12     3296   3486  1076337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_status_3\/q
Path End       : \UART_Serial:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_Serial:BUART:sRX:RxSts\/clock
Path slack     : 1079267p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_115200:R#1 vs. Clock_115200:R#2)   1083333
- Setup time                                                -500
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_status_3\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_status_3\/q       macrocell23    1250   1250  1079267  RISE       1
\UART_Serial:BUART:sRX:RxSts\/status_3  statusicell2   2316   3566  1079267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

