{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571897557531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571897557542 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 00:12:37 2019 " "Processing started: Thu Oct 24 00:12:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571897557542 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571897557542 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off StateMachine -c StateMachine " "Command: quartus_map --read_settings_files=on --write_settings_files=off StateMachine -c StateMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571897557542 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571897558892 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571897558892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.sv 1 1 " "Found 1 design units, including 1 entities, in source file statemachine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StateMachine " "Found entity 1: StateMachine" {  } { { "StateMachine.sv" "" { Text "C:/Users/REIRA/OneDrive/Documentos/StateMachine/StateMachine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571897599873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571897599873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "playrandomlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file playrandomlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PlayRandomLogic " "Found entity 1: PlayRandomLogic" {  } { { "PlayRandomLogic.sv" "" { Text "C:/Users/REIRA/OneDrive/Documentos/StateMachine/PlayRandomLogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571897599883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571897599883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "escogerpos.sv 1 1 " "Found 1 design units, including 1 entities, in source file escogerpos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 escogerPos " "Found entity 1: escogerPos" {  } { { "escogerPos.sv" "" { Text "C:/Users/REIRA/OneDrive/Documentos/StateMachine/escogerPos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571897599891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571897599891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regplayer.sv 1 1 " "Found 1 design units, including 1 entities, in source file regplayer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regPlayer " "Found entity 1: regPlayer" {  } { { "regPlayer.sv" "" { Text "C:/Users/REIRA/OneDrive/Documentos/StateMachine/regPlayer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571897599900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571897599900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regpos.sv 1 1 " "Found 1 design units, including 1 entities, in source file regpos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regPos " "Found entity 1: regPos" {  } { { "regPos.sv" "" { Text "C:/Users/REIRA/OneDrive/Documentos/StateMachine/regPos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571897599913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571897599913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sleep.sv 1 1 " "Found 1 design units, including 1 entities, in source file sleep.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sleep " "Found entity 1: sleep" {  } { { "sleep.sv" "" { Text "C:/Users/REIRA/OneDrive/Documentos/StateMachine/sleep.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571897599922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571897599922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "validarganelogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file validarganelogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 validarGaneLogic " "Found entity 1: validarGaneLogic" {  } { { "validarGaneLogic.sv" "" { Text "C:/Users/REIRA/OneDrive/Documentos/StateMachine/validarGaneLogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571897599932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571897599932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "validarjugadalogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file validarjugadalogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 validarJugadaLogic " "Found entity 1: validarJugadaLogic" {  } { { "validarJugadaLogic.sv" "" { Text "C:/Users/REIRA/OneDrive/Documentos/StateMachine/validarJugadaLogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571897599942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571897599942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registropos.sv 1 1 " "Found 1 design units, including 1 entities, in source file registropos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registroPos " "Found entity 1: registroPos" {  } { { "registroPos.sv" "" { Text "C:/Users/REIRA/OneDrive/Documentos/StateMachine/registroPos.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571897599951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571897599951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachinetb.sv 1 1 " "Found 1 design units, including 1 entities, in source file statemachinetb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StateMachineTB " "Found entity 1: StateMachineTB" {  } { { "StateMachineTB.sv" "" { Text "C:/Users/REIRA/OneDrive/Documentos/StateMachine/StateMachineTB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571897599960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571897599960 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "StateMachine " "Elaborating entity \"StateMachine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571897600099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlayRandomLogic PlayRandomLogic:playRand " "Elaborating entity \"PlayRandomLogic\" for hierarchy \"PlayRandomLogic:playRand\"" {  } { { "StateMachine.sv" "playRand" { Text "C:/Users/REIRA/OneDrive/Documentos/StateMachine/StateMachine.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571897600105 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 PlayRandomLogic.sv(27) " "Verilog HDL assignment warning at PlayRandomLogic.sv(27): truncated value with size 4 to match size of target (1)" {  } { { "PlayRandomLogic.sv" "" { Text "C:/Users/REIRA/OneDrive/Documentos/StateMachine/PlayRandomLogic.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571897600108 "|StateMachine|PlayRandomLogic:playRand"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "current_state PlayRandomLogic.sv(23) " "Verilog HDL Always Construct warning at PlayRandomLogic.sv(23): inferring latch(es) for variable \"current_state\", which holds its previous value in one or more paths through the always construct" {  } { { "PlayRandomLogic.sv" "" { Text "C:/Users/REIRA/OneDrive/Documentos/StateMachine/PlayRandomLogic.sv" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1571897600108 "|StateMachine|PlayRandomLogic:playRand"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "PlayRandomLogic.sv(57) " "Verilog HDL Case Statement warning at PlayRandomLogic.sv(57): case item expression never matches the case expression" {  } { { "PlayRandomLogic.sv" "" { Text "C:/Users/REIRA/OneDrive/Documentos/StateMachine/PlayRandomLogic.sv" 57 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1571897600108 "|StateMachine|PlayRandomLogic:playRand"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "PlayRandomLogic.sv(66) " "Verilog HDL Case Statement warning at PlayRandomLogic.sv(66): case item expression never matches the case expression" {  } { { "PlayRandomLogic.sv" "" { Text "C:/Users/REIRA/OneDrive/Documentos/StateMachine/PlayRandomLogic.sv" 66 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1571897600108 "|StateMachine|PlayRandomLogic:playRand"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "PlayRandomLogic.sv(75) " "Verilog HDL Case Statement warning at PlayRandomLogic.sv(75): case item expression never matches the case expression" {  } { { "PlayRandomLogic.sv" "" { Text "C:/Users/REIRA/OneDrive/Documentos/StateMachine/PlayRandomLogic.sv" 75 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1571897600108 "|StateMachine|PlayRandomLogic:playRand"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "PlayRandomLogic.sv(84) " "Verilog HDL Case Statement warning at PlayRandomLogic.sv(84): case item expression never matches the case expression" {  } { { "PlayRandomLogic.sv" "" { Text "C:/Users/REIRA/OneDrive/Documentos/StateMachine/PlayRandomLogic.sv" 84 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1571897600108 "|StateMachine|PlayRandomLogic:playRand"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "PlayRandomLogic.sv(93) " "Verilog HDL Case Statement warning at PlayRandomLogic.sv(93): case item expression never matches the case expression" {  } { { "PlayRandomLogic.sv" "" { Text "C:/Users/REIRA/OneDrive/Documentos/StateMachine/PlayRandomLogic.sv" 93 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1571897600108 "|StateMachine|PlayRandomLogic:playRand"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "PlayRandomLogic.sv(102) " "Verilog HDL Case Statement warning at PlayRandomLogic.sv(102): case item expression never matches the case expression" {  } { { "PlayRandomLogic.sv" "" { Text "C:/Users/REIRA/OneDrive/Documentos/StateMachine/PlayRandomLogic.sv" 102 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1571897600108 "|StateMachine|PlayRandomLogic:playRand"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "PlayRandomLogic.sv(111) " "Verilog HDL Case Statement warning at PlayRandomLogic.sv(111): case item expression never matches the case expression" {  } { { "PlayRandomLogic.sv" "" { Text "C:/Users/REIRA/OneDrive/Documentos/StateMachine/PlayRandomLogic.sv" 111 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1571897600108 "|StateMachine|PlayRandomLogic:playRand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state PlayRandomLogic.sv(23) " "Inferred latch for \"current_state\" at PlayRandomLogic.sv(23)" {  } { { "PlayRandomLogic.sv" "" { Text "C:/Users/REIRA/OneDrive/Documentos/StateMachine/PlayRandomLogic.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571897600125 "|StateMachine|PlayRandomLogic:playRand"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regPos PlayRandomLogic:playRand\|regPos:box1 " "Elaborating entity \"regPos\" for hierarchy \"PlayRandomLogic:playRand\|regPos:box1\"" {  } { { "PlayRandomLogic.sv" "box1" { Text "C:/Users/REIRA/OneDrive/Documentos/StateMachine/PlayRandomLogic.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571897600127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "validarGaneLogic validarGaneLogic:validateWinner " "Elaborating entity \"validarGaneLogic\" for hierarchy \"validarGaneLogic:validateWinner\"" {  } { { "StateMachine.sv" "validateWinner" { Text "C:/Users/REIRA/OneDrive/Documentos/StateMachine/StateMachine.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571897600146 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_state validarGaneLogic.sv(6) " "Verilog HDL or VHDL warning at validarGaneLogic.sv(6): object \"current_state\" assigned a value but never read" {  } { { "validarGaneLogic.sv" "" { Text "C:/Users/REIRA/OneDrive/Documentos/StateMachine/validarGaneLogic.sv" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571897600149 "|validarGaneLogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "validarJugadaLogic validarJugadaLogic:validatePl " "Elaborating entity \"validarJugadaLogic\" for hierarchy \"validarJugadaLogic:validatePl\"" {  } { { "StateMachine.sv" "validatePl" { Text "C:/Users/REIRA/OneDrive/Documentos/StateMachine/StateMachine.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571897600163 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "validarGaneLogic:validateWinner\|playerID\[1\] " "Net \"validarGaneLogic:validateWinner\|playerID\[1\]\" is missing source, defaulting to GND" {  } { { "validarGaneLogic.sv" "playerID\[1\]" { Text "C:/Users/REIRA/OneDrive/Documentos/StateMachine/validarGaneLogic.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571897600341 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "validarGaneLogic:validateWinner\|playerID\[0\] " "Net \"validarGaneLogic:validateWinner\|playerID\[0\]\" is missing source, defaulting to GND" {  } { { "validarGaneLogic.sv" "playerID\[0\]" { Text "C:/Users/REIRA/OneDrive/Documentos/StateMachine/validarGaneLogic.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571897600341 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1571897600341 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PlayRandomLogic:playRand\|playerID\[1\] " "Net \"PlayRandomLogic:playRand\|playerID\[1\]\" is missing source, defaulting to GND" {  } { { "PlayRandomLogic.sv" "playerID\[1\]" { Text "C:/Users/REIRA/OneDrive/Documentos/StateMachine/PlayRandomLogic.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571897600343 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PlayRandomLogic:playRand\|playerID\[0\] " "Net \"PlayRandomLogic:playRand\|playerID\[0\]\" is missing source, defaulting to GND" {  } { { "PlayRandomLogic.sv" "playerID\[0\]" { Text "C:/Users/REIRA/OneDrive/Documentos/StateMachine/PlayRandomLogic.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571897600343 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1571897600343 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1571897602094 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571897602490 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1571897603156 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571897603695 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571897603695 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Player " "No output dependent on input pin \"Player\"" {  } { { "StateMachine.sv" "" { Text "C:/Users/REIRA/OneDrive/Documentos/StateMachine/StateMachine.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571897603876 "|StateMachine|Player"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1571897603876 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31 " "Implemented 31 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571897603877 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571897603877 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Implemented 15 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571897603877 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571897603877 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "669 " "Peak virtual memory: 669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571897603975 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 00:13:23 2019 " "Processing ended: Thu Oct 24 00:13:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571897603975 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571897603975 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571897603975 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571897603975 ""}
