#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12c1f20d0 .scope module, "fault_checker_tb" "fault_checker_tb" 2 3;
 .timescale -9 -12;
P_0x12c1f7060 .param/l "ES" 0 2 8, +C4<00000000000000000000000000000010>;
P_0x12c1f70a0 .param/l "FRAC_SIZE" 0 2 9, +C4<00000000000000000000000000000011>;
P_0x12c1f70e0 .param/l "FULL_NBITS" 0 2 6, +C4<00000000000000000000000000100000>;
P_0x12c1f7120 .param/l "TRUNC_NBITS" 0 2 7, +C4<00000000000000000000000000010000>;
v0x12c3c6710_0 .var "A", 31 0;
v0x12c3c67a0_0 .var "B", 31 0;
v0x12c3c6830_0 .net "fault", 0 0, v0x12c3c5d60_0;  1 drivers
v0x12c3c68c0_0 .var/i "i", 31 0;
v0x12c3c6950_0 .var/i "j", 31 0;
v0x12c3c6a20_0 .net "mode", 0 0, v0x12c3c6060_0;  1 drivers
v0x12c3c6ab0_0 .net "true_scale", 6 0, v0x12c3c60f0_0;  1 drivers
v0x12c3c6b60_0 .net "true_sum", 31 0, v0x12c3c6180_0;  1 drivers
v0x12c3c6c10_0 .net "used_scale", 6 0, v0x12c3c6420_0;  1 drivers
v0x12c3c6d40_0 .net "used_sum", 31 0, v0x12c3c65b0_0;  1 drivers
S_0x12c1f1a50 .scope module, "dut" "fault_checker" 2 28, 3 3 0, S_0x12c1f20d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "fault";
    .port_info 3 /OUTPUT 1 "mode";
    .port_info 4 /OUTPUT 32 "true_sum";
    .port_info 5 /OUTPUT 32 "used_sum";
    .port_info 6 /OUTPUT 7 "true_scale";
    .port_info 7 /OUTPUT 7 "used_scale";
P_0x12c1fbbd0 .param/l "ES" 0 3 6, +C4<00000000000000000000000000000010>;
P_0x12c1fbc10 .param/l "FRAC_SIZE" 0 3 7, +C4<00000000000000000000000000000011>;
P_0x12c1fbc50 .param/l "FULL_NBITS" 0 3 4, +C4<00000000000000000000000000100000>;
P_0x12c1fbc90 .param/l "TRUNC_NBITS" 0 3 5, +C4<00000000000000000000000000010000>;
v0x12c3c5920_0 .net "A", 31 0, v0x12c3c6710_0;  1 drivers
v0x12c3c59b0_0 .net "B", 31 0, v0x12c3c67a0_0;  1 drivers
v0x12c3c5a60_0 .net *"_ivl_11", 15 0, L_0x11ae173f0;  1 drivers
v0x12c3c5b20_0 .net *"_ivl_7", 15 0, L_0x11ae17310;  1 drivers
v0x12c3c5bd0_0 .net "adder_full_out", 31 0, L_0x12c3f4870;  1 drivers
v0x12c3c5cb0_0 .net "adder_trunc_out", 15 0, L_0x11ae168e0;  1 drivers
v0x12c3c5d60_0 .var "fault", 0 0;
v0x12c3c5df0_0 .net "full_done", 0 0, L_0x12c3f50a0;  1 drivers
v0x12c3c5ea0_0 .net "full_inf", 0 0, L_0x12c3c8840;  1 drivers
v0x12c3c5fd0_0 .net "full_zero", 0 0, L_0x12c3c88f0;  1 drivers
v0x12c3c6060_0 .var "mode", 0 0;
v0x12c3c60f0_0 .var "true_scale", 6 0;
v0x12c3c6180_0 .var "true_sum", 31 0;
v0x12c3c6210_0 .net "trunc_done", 0 0, L_0x11ae17150;  1 drivers
v0x12c3c62c0_0 .net "trunc_inf", 0 0, L_0x12c3f6df0;  1 drivers
v0x12c3c6370_0 .net "trunc_zero", 0 0, L_0x12c3f6ea0;  1 drivers
v0x12c3c6420_0 .var "used_scale", 6 0;
v0x12c3c65b0_0 .var "used_sum", 31 0;
E_0x12c03b8c0/0 .event anyedge, v0x12c3c5920_0, v0x12c3c59b0_0, v0x12c3c41e0_0, v0x12c37f760_0;
E_0x12c03b8c0/1 .event anyedge, v0x12c3c6060_0, v0x12c3c65b0_0, v0x12c3c60f0_0, v0x12c3c6420_0;
E_0x12c03b8c0 .event/or E_0x12c03b8c0/0, E_0x12c03b8c0/1;
L_0x12c3f5260 .ufunc/vec4 TD_fault_checker_tb.dut.posit_abs_32, 32, v0x12c3c6710_0 (v0x12c3827a0_0) S_0x12c3825e0;
L_0x12c3f4ad0 .ufunc/vec4 TD_fault_checker_tb.dut.posit_abs_32, 32, v0x12c3c67a0_0 (v0x12c3827a0_0) S_0x12c3825e0;
L_0x11ae17310 .ufunc/vec4 TD_fault_checker_tb.dut.trunc_posit, 16, v0x12c3c6710_0 (v0x12c3c5800_0) S_0x12c3c55c0;
L_0x11ae16b80 .ufunc/vec4 TD_fault_checker_tb.dut.posit_abs_16, 16, L_0x11ae17310 (v0x12c3824c0_0) S_0x12c3822c0;
L_0x11ae173f0 .ufunc/vec4 TD_fault_checker_tb.dut.trunc_posit, 16, v0x12c3c67a0_0 (v0x12c3c5800_0) S_0x12c3c55c0;
L_0x11ae17490 .ufunc/vec4 TD_fault_checker_tb.dut.posit_abs_16, 16, L_0x11ae173f0 (v0x12c3824c0_0) S_0x12c3822c0;
S_0x12c1f6da0 .scope function.vec4.u32, "count_leading_zeros" "count_leading_zeros" 3 46, 3 46 0, S_0x12c1f1a50;
 .timescale -9 -12;
; Variable count_leading_zeros is vec4 return value of scope S_0x12c1f6da0
v0x12c0045c0_0 .var/i "i", 31 0;
v0x12c1fe880_0 .var/i "width", 31 0;
v0x12c1fd1a0_0 .var "x", 31 0;
TD_fault_checker_tb.dut.count_leading_zeros ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to count_leading_zeros (store_vec4_to_lval)
    %load/vec4 v0x12c1fe880_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c0045c0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x12c0045c0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x12c1fd1a0_0;
    %load/vec4 v0x12c0045c0_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x12c0045c0_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %retload/vec4 0; Load count_leading_zeros (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to count_leading_zeros (store_vec4_to_lval)
T_0.3 ;
    %load/vec4 v0x12c0045c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c0045c0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x12c1fbdc0 .scope module, "full_adder" "posit_add" 3 166, 4 2 0, S_0x12c1f1a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 1 "inf";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "done";
P_0x12c1eeb00 .param/l "Bs" 0 4 14, C4<00000000000000000000000000000101>;
P_0x12c1eeb40 .param/l "N" 0 4 13, +C4<00000000000000000000000000100000>;
P_0x12c1eeb80 .param/l "es" 0 4 15, +C4<00000000000000000000000000000010>;
L_0x120041f48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12c3c77f0 .functor BUFZ 1, L_0x120041f48, C4<0>, C4<0>, C4<0>;
L_0x12c3c7e80 .functor NOT 1, L_0x12c3c7ab0, C4<0>, C4<0>, C4<0>;
L_0x12c3c7ef0 .functor AND 1, L_0x12c3c7de0, L_0x12c3c7e80, C4<1>, C4<1>;
L_0x12c3c8100 .functor NOT 1, L_0x12c3c7cb0, C4<0>, C4<0>, C4<0>;
L_0x12c3c8190 .functor AND 1, L_0x12c3c8000, L_0x12c3c8100, C4<1>, C4<1>;
L_0x12c3c83c0 .functor OR 1, L_0x12c3c82a0, L_0x12c3c7ab0, C4<0>, C4<0>;
L_0x12c3c8450 .functor NOT 1, L_0x12c3c83c0, C4<0>, C4<0>, C4<0>;
L_0x12c3c86d0 .functor OR 1, L_0x12c3c8540, L_0x12c3c7cb0, C4<0>, C4<0>;
L_0x12c3c8740 .functor NOT 1, L_0x12c3c86d0, C4<0>, C4<0>, C4<0>;
L_0x12c3c8840 .functor OR 1, L_0x12c3c7ef0, L_0x12c3c8190, C4<0>, C4<0>;
L_0x12c3c88f0 .functor AND 1, L_0x12c3c8450, L_0x12c3c8740, C4<1>, C4<1>;
L_0x12c3e12b0 .functor XNOR 1, L_0x12c3c7860, L_0x12c3c7900, C4<0>, C4<0>;
L_0x12c3e3000 .functor BUFZ 5, L_0x12c3e2d10, C4<00000>, C4<00000>, C4<00000>;
L_0x12c3e4bd0 .functor OR 1, L_0x12c3e2ed0, L_0x12c3e4d10, C4<0>, C4<0>;
L_0x12c3f3300 .functor OR 1, L_0x12c3f31c0, L_0x12c3f35c0, C4<0>, C4<0>;
L_0x12c3e30f0 .functor AND 1, L_0x12c3f0e90, L_0x12c3f3300, C4<1>, C4<1>;
L_0x12c3f37a0 .functor AND 1, L_0x12c3f0df0, L_0x12c3f0e90, C4<1>, C4<1>;
L_0x12c3f38e0 .functor OR 1, L_0x12c3f31c0, L_0x12c3f35c0, C4<0>, C4<0>;
L_0x12c3f36a0 .functor NOT 1, L_0x12c3f38e0, C4<0>, C4<0>, C4<0>;
L_0x12c3f3a30 .functor AND 1, L_0x12c3f37a0, L_0x12c3f36a0, C4<1>, C4<1>;
L_0x12c3f3aa0 .functor OR 1, L_0x12c3e30f0, L_0x12c3f3a30, C4<0>, C4<0>;
L_0x12c3f4910 .functor OR 1, L_0x12c3c8840, L_0x12c3c88f0, C4<0>, C4<0>;
L_0x12c3f4a20 .functor NOT 1, L_0x12c3f4980, C4<0>, C4<0>, C4<0>;
L_0x12c3f4b90 .functor OR 1, L_0x12c3f4910, L_0x12c3f4a20, C4<0>, C4<0>;
L_0x12c3f50a0 .functor BUFZ 1, L_0x12c3c77f0, C4<0>, C4<0>, C4<0>;
v0x12c37b640_0 .net "DSR_e_diff", 4 0, L_0x12c3e3000;  1 drivers
v0x12c37b6f0_0 .net "DSR_left_out", 31 0, L_0x12c3f0190;  1 drivers
v0x12c37b790_0 .net "DSR_left_out_t", 31 0, L_0x12c3eff60;  1 drivers
v0x12c37b860_0 .net "DSR_right_in", 31 0, L_0x12c3c6dd0;  1 drivers
v0x12c37b910_0 .net "DSR_right_out", 31 0, L_0x12c3e4260;  1 drivers
v0x12c37ba60_0 .net "G", 0 0, L_0x12c3f0e90;  1 drivers
v0x12c37baf0_0 .net "L", 0 0, L_0x12c3f0df0;  1 drivers
v0x12c37bb80_0 .net "LOD_in", 31 0, L_0x12c3e4f00;  1 drivers
v0x12c37bc20_0 .net "R", 0 0, L_0x12c3f31c0;  1 drivers
v0x12c37bd30_0 .net "St", 0 0, L_0x12c3f35c0;  1 drivers
v0x12c37bdc0_0 .net *"_ivl_10", 30 0, L_0x12c3c79d0;  1 drivers
v0x12c37be70_0 .net *"_ivl_100", 0 0, L_0x12c3e2aa0;  1 drivers
L_0x120041138 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x12c37bf10_0 .net/2u *"_ivl_101", 4 0, L_0x120041138;  1 drivers
v0x12c37bfc0_0 .net *"_ivl_104", 4 0, L_0x12c3e2e30;  1 drivers
v0x12c37c070_0 .net *"_ivl_112", 0 0, L_0x12c3e2ed0;  1 drivers
v0x12c37c120_0 .net *"_ivl_114", 0 0, L_0x12c3e4d10;  1 drivers
v0x12c37c1d0_0 .net *"_ivl_115", 0 0, L_0x12c3e4bd0;  1 drivers
v0x12c37c360_0 .net *"_ivl_118", 30 0, L_0x12c3e4c40;  1 drivers
v0x12c37c3f0_0 .net *"_ivl_124", 0 0, L_0x12c3f00f0;  1 drivers
v0x12c37c4a0_0 .net *"_ivl_126", 30 0, L_0x12c3e4fa0;  1 drivers
L_0x1200419a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c37c550_0 .net/2u *"_ivl_127", 0 0, L_0x1200419a8;  1 drivers
v0x12c37c600_0 .net *"_ivl_129", 31 0, L_0x12c3f0300;  1 drivers
L_0x120041a80 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x12c37c6b0_0 .net/2u *"_ivl_135", 2 0, L_0x120041a80;  1 drivers
v0x12c37c760_0 .net *"_ivl_14", 30 0, L_0x12c3c7bd0;  1 drivers
L_0x120041d08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c37c810_0 .net/2u *"_ivl_143", 31 0, L_0x120041d08;  1 drivers
v0x12c37c8c0_0 .net *"_ivl_154", 33 0, L_0x12c3f3260;  1 drivers
v0x12c37c970_0 .net *"_ivl_157", 0 0, L_0x12c3f3300;  1 drivers
v0x12c37ca20_0 .net *"_ivl_159", 0 0, L_0x12c3e30f0;  1 drivers
v0x12c37cad0_0 .net *"_ivl_161", 0 0, L_0x12c3f37a0;  1 drivers
v0x12c37cb80_0 .net *"_ivl_163", 0 0, L_0x12c3f38e0;  1 drivers
v0x12c37cc30_0 .net *"_ivl_165", 0 0, L_0x12c3f36a0;  1 drivers
v0x12c37cce0_0 .net *"_ivl_167", 0 0, L_0x12c3f3a30;  1 drivers
L_0x120041d50 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c37cd90_0 .net/2u *"_ivl_171", 30 0, L_0x120041d50;  1 drivers
v0x12c37c280_0 .net *"_ivl_177", 31 0, L_0x12c3f4140;  1 drivers
v0x12c37d020_0 .net *"_ivl_18", 0 0, L_0x12c3c7de0;  1 drivers
L_0x120041e28 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c37d0b0_0 .net *"_ivl_180", 26 0, L_0x120041e28;  1 drivers
L_0x120041e70 .functor BUFT 1, C4<00000000000000000000000000011100>, C4<0>, C4<0>, C4<0>;
v0x12c37d150_0 .net/2u *"_ivl_181", 31 0, L_0x120041e70;  1 drivers
v0x12c37d200_0 .net *"_ivl_183", 0 0, L_0x12c3f3d00;  1 drivers
v0x12c37d2a0_0 .net *"_ivl_186", 31 0, L_0x12c3f3e20;  1 drivers
v0x12c37d350_0 .net *"_ivl_188", 31 0, L_0x12c3f41e0;  1 drivers
v0x12c37d400_0 .net *"_ivl_19", 0 0, L_0x12c3c7e80;  1 drivers
L_0x120041eb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c37d4b0_0 .net *"_ivl_191", 31 0, L_0x120041eb8;  1 drivers
v0x12c37d560_0 .net *"_ivl_194", 31 0, L_0x12c3f4450;  1 drivers
v0x12c37d610_0 .net *"_ivl_197", 0 0, L_0x12c3f4910;  1 drivers
v0x12c37d6c0_0 .net *"_ivl_200", 0 0, L_0x12c3f4980;  1 drivers
v0x12c37d770_0 .net *"_ivl_201", 0 0, L_0x12c3f4a20;  1 drivers
v0x12c37d820_0 .net *"_ivl_203", 0 0, L_0x12c3f4b90;  1 drivers
L_0x120041f00 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c37d8d0_0 .net/2u *"_ivl_205", 30 0, L_0x120041f00;  1 drivers
v0x12c37d980_0 .net *"_ivl_207", 31 0, L_0x12c3f4c00;  1 drivers
v0x12c37da30_0 .net *"_ivl_210", 30 0, L_0x12c3f46f0;  1 drivers
v0x12c37dae0_0 .net *"_ivl_211", 31 0, L_0x12c3f4790;  1 drivers
v0x12c37db90_0 .net *"_ivl_24", 0 0, L_0x12c3c8000;  1 drivers
v0x12c37dc40_0 .net *"_ivl_25", 0 0, L_0x12c3c8100;  1 drivers
v0x12c37dcf0_0 .net *"_ivl_30", 0 0, L_0x12c3c82a0;  1 drivers
v0x12c37dda0_0 .net *"_ivl_31", 0 0, L_0x12c3c83c0;  1 drivers
v0x12c37de50_0 .net *"_ivl_36", 0 0, L_0x12c3c8540;  1 drivers
v0x12c37df00_0 .net *"_ivl_37", 0 0, L_0x12c3c86d0;  1 drivers
L_0x1200400e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c37dfb0_0 .net *"_ivl_45", 31 0, L_0x1200400e8;  1 drivers
v0x12c37e060_0 .net *"_ivl_48", 31 0, L_0x12c3c8a80;  1 drivers
L_0x120040130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c37e110_0 .net *"_ivl_51", 31 0, L_0x120040130;  1 drivers
v0x12c37e1c0_0 .net *"_ivl_54", 31 0, L_0x12c3c8d20;  1 drivers
v0x12c37e270_0 .net *"_ivl_62", 30 0, L_0x12c3e0ea0;  1 drivers
v0x12c37e320_0 .net *"_ivl_64", 30 0, L_0x12c3e0f40;  1 drivers
v0x12c37e3d0_0 .net *"_ivl_65", 0 0, L_0x12c3e0e00;  1 drivers
L_0x120040e68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12c37e470_0 .net/2u *"_ivl_67", 0 0, L_0x120040e68;  1 drivers
L_0x120040eb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c37ce40_0 .net/2u *"_ivl_69", 0 0, L_0x120040eb0;  1 drivers
v0x12c37cef0_0 .net *"_ivl_98", 2 0, L_0x12c3e2bf0;  1 drivers
v0x12c37e500_0 .net "add_m", 32 0, L_0x12c3e4950;  1 drivers
v0x12c37e590_0 .net "add_m_in1", 31 0, L_0x12c3c6f10;  1 drivers
v0x12c37e620_0 .net "diff", 8 0, L_0x12c3e28c0;  1 drivers
v0x12c37e6b0_0 .net "done", 0 0, L_0x12c3f50a0;  alias, 1 drivers
v0x12c37e740_0 .net "e1", 1 0, L_0x12c3d4b60;  1 drivers
v0x12c37e7d0_0 .net "e2", 1 0, L_0x12c3e0970;  1 drivers
v0x12c37e860_0 .net "e_o", 1 0, L_0x12c3f0a00;  1 drivers
v0x12c37e8f0_0 .net "exp_diff", 4 0, L_0x12c3e2d10;  1 drivers
v0x12c37e980_0 .net "in1", 31 0, L_0x12c3f5260;  1 drivers
v0x12c37ea20_0 .net "in1_gt_in2", 0 0, L_0x12c3e1110;  1 drivers
v0x12c37eac0_0 .net "in2", 31 0, L_0x12c3f4ad0;  1 drivers
v0x12c37eb70_0 .net "inf", 0 0, L_0x12c3c8840;  alias, 1 drivers
v0x12c37ec10_0 .net "inf1", 0 0, L_0x12c3c7ef0;  1 drivers
v0x12c37ecb0_0 .net "inf2", 0 0, L_0x12c3c8190;  1 drivers
v0x12c37ed50_0 .net "le", 1 0, L_0x12c3e1910;  1 drivers
v0x12c37ee00_0 .net "le_o", 8 0, L_0x12c3f0b90;  1 drivers
v0x12c37eec0_0 .net "le_o_tmp", 8 0, L_0x12c3f0760;  1 drivers
v0x12c37ef50_0 .net "left_shift", 4 0, L_0x12c3ee8b0;  1 drivers
v0x12c37eff0_0 .net "lm", 30 0, L_0x12c3e1c20;  1 drivers
v0x12c37f0a0_0 .net "lr", 4 0, L_0x12c3e1650;  1 drivers
v0x12c37f160_0 .net "lr_N", 5 0, L_0x12c3e2080;  1 drivers
v0x12c37f210_0 .net "lrc", 0 0, L_0x12c3e1460;  1 drivers
v0x12c37f2c0_0 .net "ls", 0 0, L_0x12c3e1060;  1 drivers
v0x12c37f350_0 .net "m1", 30 0, L_0x12c3e0bc0;  1 drivers
v0x12c37f3f0_0 .net "m2", 30 0, L_0x12c3e0ce0;  1 drivers
v0x12c37f4a0_0 .net "mant1", 29 0, L_0x12c3d4c90;  1 drivers
v0x12c37f560_0 .net "mant2", 29 0, L_0x12c3e0aa0;  1 drivers
v0x12c37f610_0 .net "mant_ovf", 1 0, L_0x12c3e4b30;  1 drivers
v0x12c37f6b0_0 .net "op", 0 0, L_0x12c3e12b0;  1 drivers
v0x12c37f760_0 .net "out", 31 0, L_0x12c3f4870;  alias, 1 drivers
v0x12c37f800_0 .net "r_o", 4 0, L_0x12c3f1a30;  1 drivers
v0x12c37f8e0_0 .net "rc1", 0 0, L_0x12c3c9000;  1 drivers
v0x12c37f970_0 .net "rc2", 0 0, L_0x12c3d4e20;  1 drivers
v0x12c37fa20_0 .net "regime1", 4 0, L_0x12c3d32a0;  1 drivers
v0x12c37fad0_0 .net "regime2", 4 0, L_0x12c3df150;  1 drivers
v0x12c37fb80_0 .net "rnd_ulp", 31 0, L_0x12c3f3990;  1 drivers
v0x12c37fc30_0 .net "s1", 0 0, L_0x12c3c7860;  1 drivers
v0x12c37fcc0_0 .net "s2", 0 0, L_0x12c3c7900;  1 drivers
v0x12c37fd50_0 .net "se", 1 0, L_0x12c3e16f0;  1 drivers
v0x12c37fe00_0 .net "sm", 30 0, L_0x12c3e19b0;  1 drivers
v0x12c37feb0_0 .net "sr", 4 0, L_0x12c3e1500;  1 drivers
v0x12c37ff70_0 .net "sr_N", 5 0, L_0x12c3e2520;  1 drivers
v0x12c380020_0 .net "src", 0 0, L_0x12c3e11b0;  1 drivers
v0x12c3800d0_0 .net "start", 0 0, L_0x120041f48;  1 drivers
v0x12c380160_0 .net "start0", 0 0, L_0x12c3c77f0;  1 drivers
v0x12c3801f0_0 .net "tmp1_o", 98 0, L_0x12c3f2fb0;  1 drivers
v0x12c3802b0_0 .net "tmp1_oN", 31 0, L_0x12c3f4530;  1 drivers
v0x12c380350_0 .net "tmp1_o_rnd", 31 0, L_0x12c3f4650;  1 drivers
v0x12c380400_0 .net "tmp1_o_rnd_ulp", 32 0, L_0x12c3f3f60;  1 drivers
v0x12c3804e0_0 .net "tmp_o", 66 0, L_0x12c3c7590;  1 drivers
v0x12c380590_0 .net "ulp", 0 0, L_0x12c3f3aa0;  1 drivers
v0x12c380630_0 .net "xin1", 31 0, L_0x12c3c8b80;  1 drivers
v0x12c3806d0_0 .net "xin2", 31 0, L_0x12c3c8e20;  1 drivers
v0x12c380780_0 .net "zero", 0 0, L_0x12c3c88f0;  alias, 1 drivers
v0x12c380810_0 .net "zero1", 0 0, L_0x12c3c8450;  1 drivers
v0x12c3808b0_0 .net "zero2", 0 0, L_0x12c3c8740;  1 drivers
v0x12c380950_0 .net "zero_tmp1", 0 0, L_0x12c3c7ab0;  1 drivers
v0x12c3809f0_0 .net "zero_tmp2", 0 0, L_0x12c3c7cb0;  1 drivers
L_0x12c3c7050 .part L_0x12c3f0b90, 7, 1;
L_0x12c3c7470 .part L_0x12c3f0b90, 7, 1;
L_0x12c3c73b0 .part L_0x12c3f0190, 0, 31;
L_0x12c3c7860 .part L_0x12c3f5260, 31, 1;
L_0x12c3c7900 .part L_0x12c3f4ad0, 31, 1;
L_0x12c3c79d0 .part L_0x12c3f5260, 0, 31;
L_0x12c3c7ab0 .reduce/or L_0x12c3c79d0;
L_0x12c3c7bd0 .part L_0x12c3f4ad0, 0, 31;
L_0x12c3c7cb0 .reduce/or L_0x12c3c7bd0;
L_0x12c3c7de0 .part L_0x12c3f5260, 31, 1;
L_0x12c3c8000 .part L_0x12c3f4ad0, 31, 1;
L_0x12c3c82a0 .part L_0x12c3f5260, 31, 1;
L_0x12c3c8540 .part L_0x12c3f4ad0, 31, 1;
L_0x12c3c8a80 .arith/sub 32, L_0x1200400e8, L_0x12c3f5260;
L_0x12c3c8b80 .functor MUXZ 32, L_0x12c3f5260, L_0x12c3c8a80, L_0x12c3c7860, C4<>;
L_0x12c3c8d20 .arith/sub 32, L_0x120040130, L_0x12c3f4ad0;
L_0x12c3c8e20 .functor MUXZ 32, L_0x12c3f4ad0, L_0x12c3c8d20, L_0x12c3c7900, C4<>;
L_0x12c3e0bc0 .concat [ 30 1 0 0], L_0x12c3d4c90, L_0x12c3c7ab0;
L_0x12c3e0ce0 .concat [ 30 1 0 0], L_0x12c3e0aa0, L_0x12c3c7cb0;
L_0x12c3e0ea0 .part L_0x12c3c8b80, 0, 31;
L_0x12c3e0f40 .part L_0x12c3c8e20, 0, 31;
L_0x12c3e0e00 .cmp/ge 31, L_0x12c3e0ea0, L_0x12c3e0f40;
L_0x12c3e1110 .functor MUXZ 1, L_0x120040eb0, L_0x120040e68, L_0x12c3e0e00, C4<>;
L_0x12c3e1060 .functor MUXZ 1, L_0x12c3c7900, L_0x12c3c7860, L_0x12c3e1110, C4<>;
L_0x12c3e1460 .functor MUXZ 1, L_0x12c3d4e20, L_0x12c3c9000, L_0x12c3e1110, C4<>;
L_0x12c3e11b0 .functor MUXZ 1, L_0x12c3c9000, L_0x12c3d4e20, L_0x12c3e1110, C4<>;
L_0x12c3e1650 .functor MUXZ 5, L_0x12c3df150, L_0x12c3d32a0, L_0x12c3e1110, C4<>;
L_0x12c3e1500 .functor MUXZ 5, L_0x12c3d32a0, L_0x12c3df150, L_0x12c3e1110, C4<>;
L_0x12c3e1910 .functor MUXZ 2, L_0x12c3e0970, L_0x12c3d4b60, L_0x12c3e1110, C4<>;
L_0x12c3e16f0 .functor MUXZ 2, L_0x12c3d4b60, L_0x12c3e0970, L_0x12c3e1110, C4<>;
L_0x12c3e1c20 .functor MUXZ 31, L_0x12c3e0ce0, L_0x12c3e0bc0, L_0x12c3e1110, C4<>;
L_0x12c3e19b0 .functor MUXZ 31, L_0x12c3e0bc0, L_0x12c3e0ce0, L_0x12c3e1110, C4<>;
L_0x12c3e29c0 .concat [ 2 6 0 0], L_0x12c3e1910, L_0x12c3e2080;
L_0x12c3e1cc0 .concat [ 2 6 0 0], L_0x12c3e16f0, L_0x12c3e2520;
L_0x12c3e2bf0 .part L_0x12c3e28c0, 5, 3;
L_0x12c3e2aa0 .reduce/or L_0x12c3e2bf0;
L_0x12c3e2e30 .part L_0x12c3e28c0, 0, 5;
L_0x12c3e2d10 .functor MUXZ 5, L_0x12c3e2e30, L_0x120041138, L_0x12c3e2aa0, C4<>;
L_0x12c3e4b30 .part L_0x12c3e4950, 31, 2;
L_0x12c3e2ed0 .part L_0x12c3e4950, 32, 1;
L_0x12c3e4d10 .part L_0x12c3e4950, 31, 1;
L_0x12c3e4c40 .part L_0x12c3e4950, 0, 31;
L_0x12c3e4f00 .concat [ 31 1 0 0], L_0x12c3e4c40, L_0x12c3e4bd0;
L_0x12c3f0050 .part L_0x12c3e4950, 1, 32;
L_0x12c3f00f0 .part L_0x12c3eff60, 31, 1;
L_0x12c3e4fa0 .part L_0x12c3eff60, 0, 31;
L_0x12c3f0300 .concat [ 1 31 0 0], L_0x1200419a8, L_0x12c3e4fa0;
L_0x12c3f0190 .functor MUXZ 32, L_0x12c3f0300, L_0x12c3eff60, L_0x12c3f00f0, C4<>;
L_0x12c3f08e0 .concat [ 2 6 0 0], L_0x12c3e1910, L_0x12c3e2080;
L_0x12c3f03a0 .concat [ 5 3 0 0], L_0x12c3ee8b0, L_0x120041a80;
L_0x12c3f0d10 .part L_0x12c3e4b30, 1, 1;
L_0x12c3f1b10 .part L_0x12c3f0b90, 0, 8;
L_0x12c3f30a0 .concat [ 32 67 0 0], L_0x120041d08, L_0x12c3c7590;
L_0x12c3f0df0 .part L_0x12c3f2fb0, 36, 1;
L_0x12c3f0e90 .part L_0x12c3f2fb0, 35, 1;
L_0x12c3f31c0 .part L_0x12c3f2fb0, 34, 1;
L_0x12c3f3260 .part L_0x12c3f2fb0, 0, 34;
L_0x12c3f35c0 .reduce/or L_0x12c3f3260;
L_0x12c3f3990 .concat [ 1 31 0 0], L_0x12c3f3aa0, L_0x120041d50;
L_0x12c3f4060 .part L_0x12c3f2fb0, 35, 32;
L_0x12c3f4140 .concat [ 5 27 0 0], L_0x12c3f1a30, L_0x120041e28;
L_0x12c3f3d00 .cmp/gt 32, L_0x120041e70, L_0x12c3f4140;
L_0x12c3f3e20 .part L_0x12c3f3f60, 0, 32;
L_0x12c3f41e0 .part L_0x12c3f2fb0, 35, 32;
L_0x12c3f4650 .functor MUXZ 32, L_0x12c3f41e0, L_0x12c3f3e20, L_0x12c3f3d00, C4<>;
L_0x12c3f4450 .arith/sub 32, L_0x120041eb8, L_0x12c3f4650;
L_0x12c3f4530 .functor MUXZ 32, L_0x12c3f4650, L_0x12c3f4450, L_0x12c3e1060, C4<>;
L_0x12c3f4980 .part L_0x12c3f0190, 31, 1;
L_0x12c3f4c00 .concat [ 31 1 0 0], L_0x120041f00, L_0x12c3c8840;
L_0x12c3f46f0 .part L_0x12c3f4530, 1, 31;
L_0x12c3f4790 .concat [ 31 1 0 0], L_0x12c3f46f0, L_0x12c3e1060;
L_0x12c3f4870 .functor MUXZ 32, L_0x12c3f4790, L_0x12c3f4c00, L_0x12c3f4b90, C4<>;
S_0x12c2c05a0 .scope module, "dsl1" "DSR_left_N_S" 4 108, 4 285 0, S_0x12c1fbdc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x12c01d830 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x12c01d870 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x12c3eff60 .functor BUFZ 32, L_0x12c3ef9b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x120041960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c2cbdd0_0 .net *"_ivl_11", 0 0, L_0x120041960;  1 drivers
v0x12c2d14a0_0 .net *"_ivl_6", 0 0, L_0x12c3efad0;  1 drivers
v0x12c2cfdc0_0 .net *"_ivl_7", 31 0, L_0x12c3efc60;  1 drivers
v0x12c2dbde0_0 .net *"_ivl_9", 30 0, L_0x12c3efba0;  1 drivers
v0x12c2d7ca0_0 .net "a", 31 0, L_0x12c3f0050;  1 drivers
v0x12c2d5280_0 .net "b", 4 0, L_0x12c3ee8b0;  alias, 1 drivers
v0x12c2da950_0 .net "c", 31 0, L_0x12c3eff60;  alias, 1 drivers
v0x12c2d9270 .array "tmp", 0 4;
v0x12c2d9270_0 .net v0x12c2d9270 0, 31 0, L_0x12c3efe00; 1 drivers
v0x12c2d9270_1 .net v0x12c2d9270 1, 31 0, L_0x12c3eed10; 1 drivers
v0x12c2d9270_2 .net v0x12c2d9270 2, 31 0, L_0x12c3ef110; 1 drivers
v0x12c2d9270_3 .net v0x12c2d9270 3, 31 0, L_0x12c3ef530; 1 drivers
v0x12c2d9270_4 .net v0x12c2d9270 4, 31 0, L_0x12c3ef9b0; 1 drivers
L_0x12c3eea70 .part L_0x12c3ee8b0, 1, 1;
L_0x12c3eee70 .part L_0x12c3ee8b0, 2, 1;
L_0x12c3ef230 .part L_0x12c3ee8b0, 3, 1;
L_0x12c3ef650 .part L_0x12c3ee8b0, 4, 1;
L_0x12c3efad0 .part L_0x12c3ee8b0, 0, 1;
L_0x12c3efba0 .part L_0x12c3f0050, 0, 31;
L_0x12c3efc60 .concat [ 1 31 0 0], L_0x120041960, L_0x12c3efba0;
L_0x12c3efe00 .functor MUXZ 32, L_0x12c3f0050, L_0x12c3efc60, L_0x12c3efad0, C4<>;
S_0x12c2c0290 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x12c2c05a0;
 .timescale -9 -12;
P_0x12c048540 .param/l "i" 1 4 296, +C4<01>;
v0x12c2c3a10_0 .net *"_ivl_1", 0 0, L_0x12c3eea70;  1 drivers
v0x12c2e6b70_0 .net *"_ivl_3", 31 0, L_0x12c3eebb0;  1 drivers
v0x12c2f0b20_0 .net *"_ivl_5", 29 0, L_0x12c3eeb10;  1 drivers
L_0x120041840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12c2eb6a0_0 .net *"_ivl_7", 1 0, L_0x120041840;  1 drivers
L_0x12c3eeb10 .part L_0x12c3efe00, 0, 30;
L_0x12c3eebb0 .concat [ 2 30 0 0], L_0x120041840, L_0x12c3eeb10;
L_0x12c3eed10 .functor MUXZ 32, L_0x12c3efe00, L_0x12c3eebb0, L_0x12c3eea70, C4<>;
S_0x12c2c4db0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x12c2c05a0;
 .timescale -9 -12;
P_0x12c053fc0 .param/l "i" 1 4 296, +C4<010>;
v0x12c2e8c80_0 .net *"_ivl_1", 0 0, L_0x12c3eee70;  1 drivers
v0x12c2ee350_0 .net *"_ivl_3", 31 0, L_0x12c3eeff0;  1 drivers
v0x12c2ecc70_0 .net *"_ivl_5", 27 0, L_0x12c3eef10;  1 drivers
L_0x120041888 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x12c2f8c90_0 .net *"_ivl_7", 3 0, L_0x120041888;  1 drivers
L_0x12c3eef10 .part L_0x12c3eed10, 0, 28;
L_0x12c3eeff0 .concat [ 4 28 0 0], L_0x120041888, L_0x12c3eef10;
L_0x12c3ef110 .functor MUXZ 32, L_0x12c3eed10, L_0x12c3eeff0, L_0x12c3eee70, C4<>;
S_0x12c2c4730 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x12c2c05a0;
 .timescale -9 -12;
P_0x12c0563f0 .param/l "i" 1 4 296, +C4<011>;
v0x12c2f4b50_0 .net *"_ivl_1", 0 0, L_0x12c3ef230;  1 drivers
v0x12c2f2130_0 .net *"_ivl_3", 31 0, L_0x12c3ef3d0;  1 drivers
v0x12c2f7800_0 .net *"_ivl_5", 23 0, L_0x12c3ef2d0;  1 drivers
L_0x1200418d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12c2f6120_0 .net *"_ivl_7", 7 0, L_0x1200418d0;  1 drivers
L_0x12c3ef2d0 .part L_0x12c3ef110, 0, 24;
L_0x12c3ef3d0 .concat [ 8 24 0 0], L_0x1200418d0, L_0x12c3ef2d0;
L_0x12c3ef530 .functor MUXZ 32, L_0x12c3ef110, L_0x12c3ef3d0, L_0x12c3ef230, C4<>;
S_0x12c2e68b0 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x12c2c05a0;
 .timescale -9 -12;
P_0x12c050430 .param/l "i" 1 4 296, +C4<0100>;
v0x12c2fd280_0 .net *"_ivl_1", 0 0, L_0x12c3ef650;  1 drivers
v0x12c2c9cc0_0 .net *"_ivl_3", 31 0, L_0x12c3ef890;  1 drivers
v0x12c2d3c70_0 .net *"_ivl_5", 15 0, L_0x12c3ef7f0;  1 drivers
L_0x120041918 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c2ce7f0_0 .net *"_ivl_7", 15 0, L_0x120041918;  1 drivers
L_0x12c3ef7f0 .part L_0x12c3ef530, 0, 16;
L_0x12c3ef890 .concat [ 16 16 0 0], L_0x120041918, L_0x12c3ef7f0;
L_0x12c3ef9b0 .functor MUXZ 32, L_0x12c3ef530, L_0x12c3ef890, L_0x12c3ef650, C4<>;
S_0x12c2eb890 .scope module, "dsr1" "DSR_right_N_S" 4 86, 4 306 0, S_0x12c1fbdc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x12c01ce00 .param/l "N" 0 4 307, +C4<00000000000000000000000000100000>;
P_0x12c01ce40 .param/l "S" 0 4 308, C4<00000000000000000000000000000101>;
L_0x12c3e4260 .functor BUFZ 32, L_0x12c3e3d40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1200412a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c234b00_0 .net *"_ivl_11", 0 0, L_0x1200412a0;  1 drivers
v0x12c240b20_0 .net *"_ivl_6", 0 0, L_0x12c3e3e60;  1 drivers
v0x12c23c9e0_0 .net *"_ivl_7", 31 0, L_0x12c3e3fa0;  1 drivers
v0x12c239fc0_0 .net *"_ivl_9", 30 0, L_0x12c3e3f00;  1 drivers
v0x12c23f690_0 .net "a", 31 0, L_0x12c3c6dd0;  alias, 1 drivers
v0x12c23dfb0_0 .net "b", 4 0, L_0x12c3e3000;  alias, 1 drivers
v0x12c255e00_0 .net "c", 31 0, L_0x12c3e4260;  alias, 1 drivers
v0x12c255cb0 .array "tmp", 0 4;
v0x12c255cb0_0 .net v0x12c255cb0 0, 31 0, L_0x12c3e4100; 1 drivers
v0x12c255cb0_1 .net v0x12c255cb0 1, 31 0, L_0x12c3e3380; 1 drivers
v0x12c255cb0_2 .net v0x12c255cb0 2, 31 0, L_0x12c3e37c0; 1 drivers
v0x12c255cb0_3 .net v0x12c255cb0 3, 31 0, L_0x12c3d8f60; 1 drivers
v0x12c255cb0_4 .net v0x12c255cb0 4, 31 0, L_0x12c3e3d40; 1 drivers
L_0x12c3e3160 .part L_0x12c3e3000, 1, 1;
L_0x12c3e34e0 .part L_0x12c3e3000, 2, 1;
L_0x12c3e38e0 .part L_0x12c3e3000, 3, 1;
L_0x12c3e3aa0 .part L_0x12c3e3000, 4, 1;
L_0x12c3e3e60 .part L_0x12c3e3000, 0, 1;
L_0x12c3e3f00 .part L_0x12c3c6dd0, 1, 31;
L_0x12c3e3fa0 .concat [ 31 1 0 0], L_0x12c3e3f00, L_0x1200412a0;
L_0x12c3e4100 .functor MUXZ 32, L_0x12c3c6dd0, L_0x12c3e3fa0, L_0x12c3e3e60, C4<>;
S_0x12c2f0d30 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x12c2eb890;
 .timescale -9 -12;
P_0x12c2fd0d0 .param/l "i" 1 4 317, +C4<01>;
v0x12c2e53d0_0 .net *"_ivl_1", 0 0, L_0x12c3e3160;  1 drivers
v0x12c2e03d0_0 .net *"_ivl_3", 31 0, L_0x12c3e32a0;  1 drivers
v0x12c2c15d0_0 .net *"_ivl_5", 29 0, L_0x12c3e3200;  1 drivers
L_0x120041180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12c2c0e80_0 .net *"_ivl_7", 1 0, L_0x120041180;  1 drivers
L_0x12c3e3200 .part L_0x12c3e4100, 2, 30;
L_0x12c3e32a0 .concat [ 30 2 0 0], L_0x12c3e3200, L_0x120041180;
L_0x12c3e3380 .functor MUXZ 32, L_0x12c3e4100, L_0x12c3e32a0, L_0x12c3e3160, C4<>;
S_0x12c2f4d40 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x12c2eb890;
 .timescale -9 -12;
P_0x12c2b7670 .param/l "i" 1 4 317, +C4<010>;
v0x12c26a950_0 .net *"_ivl_1", 0 0, L_0x12c3e34e0;  1 drivers
v0x12c2b7850_0 .net *"_ivl_3", 31 0, L_0x12c3e36a0;  1 drivers
v0x12c2b71c0_0 .net *"_ivl_5", 27 0, L_0x12c3e3600;  1 drivers
L_0x1200411c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x12c2ab630_0 .net *"_ivl_7", 3 0, L_0x1200411c8;  1 drivers
L_0x12c3e3600 .part L_0x12c3e3380, 4, 28;
L_0x12c3e36a0 .concat [ 28 4 0 0], L_0x12c3e3600, L_0x1200411c8;
L_0x12c3e37c0 .functor MUXZ 32, L_0x12c3e3380, L_0x12c3e36a0, L_0x12c3e34e0, C4<>;
S_0x12c2fe8e0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x12c2eb890;
 .timescale -9 -12;
P_0x12c255af0 .param/l "i" 1 4 317, +C4<011>;
v0x12c2aa6b0_0 .net *"_ivl_1", 0 0, L_0x12c3e38e0;  1 drivers
v0x12c2a7aa0_0 .net *"_ivl_3", 31 0, L_0x12c3d8e40;  1 drivers
v0x12c2aca50_0 .net *"_ivl_5", 23 0, L_0x12c3e3980;  1 drivers
L_0x120041210 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12c2432f0_0 .net *"_ivl_7", 7 0, L_0x120041210;  1 drivers
L_0x12c3e3980 .part L_0x12c3e37c0, 8, 24;
L_0x12c3d8e40 .concat [ 24 8 0 0], L_0x12c3e3980, L_0x120041210;
L_0x12c3d8f60 .functor MUXZ 32, L_0x12c3e37c0, L_0x12c3d8e40, L_0x12c3e38e0, C4<>;
S_0x12c2e6500 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 317, 4 317 0, S_0x12c2eb890;
 .timescale -9 -12;
P_0x12c20e3e0 .param/l "i" 1 4 317, +C4<0100>;
v0x12c2389b0_0 .net *"_ivl_1", 0 0, L_0x12c3e3aa0;  1 drivers
v0x12c233530_0 .net *"_ivl_3", 31 0, L_0x12c3e3c20;  1 drivers
v0x12c230b10_0 .net *"_ivl_5", 15 0, L_0x12c3e3b40;  1 drivers
L_0x120041258 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c2361e0_0 .net *"_ivl_7", 15 0, L_0x120041258;  1 drivers
L_0x12c3e3b40 .part L_0x12c3d8f60, 16, 16;
L_0x12c3e3c20 .concat [ 16 16 0 0], L_0x12c3e3b40, L_0x120041258;
L_0x12c3e3d40 .functor MUXZ 32, L_0x12c3d8f60, L_0x12c3e3c20, L_0x12c3e3aa0, C4<>;
S_0x12c2c9a00 .scope module, "dsr2" "DSR_right_N_S" 4 134, 4 306 0, S_0x12c1fbdc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 99 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 99 "c";
P_0x12c059ef0 .param/l "N" 0 4 307, +C4<00000000000000000000000000000000000000000000000000000000001100011>;
P_0x12c059f30 .param/l "S" 0 4 308, C4<00000000000000000000000000000101>;
L_0x12c3f2fb0 .functor BUFZ 99, L_0x12c3f29d0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x120041cc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c2066e0_0 .net *"_ivl_11", 0 0, L_0x120041cc0;  1 drivers
v0x12c20bdb0_0 .net *"_ivl_6", 0 0, L_0x12c3f2af0;  1 drivers
v0x12c20a6d0_0 .net *"_ivl_7", 98 0, L_0x12c3f2d30;  1 drivers
v0x12c222520_0 .net *"_ivl_9", 97 0, L_0x12c3f2c90;  1 drivers
v0x12c2223d0_0 .net "a", 98 0, L_0x12c3f30a0;  1 drivers
v0x12c218f00_0 .net "b", 4 0, L_0x12c3f1a30;  alias, 1 drivers
v0x12c213a80_0 .net "c", 98 0, L_0x12c3f2fb0;  alias, 1 drivers
v0x12c211060 .array "tmp", 0 4;
v0x12c211060_0 .net v0x12c211060 0, 98 0, L_0x12c3f2e50; 1 drivers
v0x12c211060_1 .net v0x12c211060 1, 98 0, L_0x12c3f1e50; 1 drivers
v0x12c211060_2 .net v0x12c211060 2, 98 0, L_0x12c3f2250; 1 drivers
v0x12c211060_3 .net v0x12c211060 3, 98 0, L_0x12c3f2610; 1 drivers
v0x12c211060_4 .net v0x12c211060 4, 98 0, L_0x12c3f29d0; 1 drivers
L_0x12c3f1bb0 .part L_0x12c3f1a30, 1, 1;
L_0x12c3f1fb0 .part L_0x12c3f1a30, 2, 1;
L_0x12c3f2370 .part L_0x12c3f1a30, 3, 1;
L_0x12c3f2730 .part L_0x12c3f1a30, 4, 1;
L_0x12c3f2af0 .part L_0x12c3f1a30, 0, 1;
L_0x12c3f2c90 .part L_0x12c3f30a0, 1, 98;
L_0x12c3f2d30 .concat [ 98 1 0 0], L_0x12c3f2c90, L_0x120041cc0;
L_0x12c3f2e50 .functor MUXZ 99, L_0x12c3f30a0, L_0x12c3f2d30, L_0x12c3f2af0, C4<>;
S_0x12c2ce9e0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x12c2c9a00;
 .timescale -9 -12;
P_0x12c0046f0 .param/l "i" 1 4 317, +C4<01>;
v0x12c24c7e0_0 .net *"_ivl_1", 0 0, L_0x12c3f1bb0;  1 drivers
v0x12c247360_0 .net *"_ivl_3", 98 0, L_0x12c3f1d70;  1 drivers
v0x12c244940_0 .net *"_ivl_5", 96 0, L_0x12c3f1cd0;  1 drivers
L_0x120041ba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12c24a010_0 .net *"_ivl_7", 1 0, L_0x120041ba0;  1 drivers
L_0x12c3f1cd0 .part L_0x12c3f2e50, 2, 97;
L_0x12c3f1d70 .concat [ 97 2 0 0], L_0x12c3f1cd0, L_0x120041ba0;
L_0x12c3f1e50 .functor MUXZ 99, L_0x12c3f2e50, L_0x12c3f1d70, L_0x12c3f1bb0, C4<>;
S_0x12c2d3e80 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x12c2c9a00;
 .timescale -9 -12;
P_0x12c03b810 .param/l "i" 1 4 317, +C4<010>;
v0x12c248930_0 .net *"_ivl_1", 0 0, L_0x12c3f1fb0;  1 drivers
v0x12c254950_0 .net *"_ivl_3", 98 0, L_0x12c3f2130;  1 drivers
v0x12c250810_0 .net *"_ivl_5", 94 0, L_0x12c3f2050;  1 drivers
L_0x120041be8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x12c24ddf0_0 .net *"_ivl_7", 3 0, L_0x120041be8;  1 drivers
L_0x12c3f2050 .part L_0x12c3f1e50, 4, 95;
L_0x12c3f2130 .concat [ 95 4 0 0], L_0x12c3f2050, L_0x120041be8;
L_0x12c3f2250 .functor MUXZ 99, L_0x12c3f1e50, L_0x12c3f2130, L_0x12c3f1fb0, C4<>;
S_0x12c2d7e90 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x12c2c9a00;
 .timescale -9 -12;
P_0x12c045390 .param/l "i" 1 4 317, +C4<011>;
v0x12c2534c0_0 .net *"_ivl_1", 0 0, L_0x12c3f2370;  1 drivers
v0x12c251de0_0 .net *"_ivl_3", 98 0, L_0x12c3f24f0;  1 drivers
v0x12c260b00_0 .net *"_ivl_5", 90 0, L_0x12c3f2410;  1 drivers
L_0x120041c30 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12c25a3f0_0 .net *"_ivl_7", 7 0, L_0x120041c30;  1 drivers
L_0x12c3f2410 .part L_0x12c3f2250, 8, 91;
L_0x12c3f24f0 .concat [ 91 8 0 0], L_0x12c3f2410, L_0x120041c30;
L_0x12c3f2610 .functor MUXZ 99, L_0x12c3f2250, L_0x12c3f24f0, L_0x12c3f2370, C4<>;
S_0x12c2e3150 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 317, 4 317 0, S_0x12c2c9a00;
 .timescale -9 -12;
P_0x12c1fd230 .param/l "i" 1 4 317, +C4<0100>;
v0x12c20fa10_0 .net *"_ivl_1", 0 0, L_0x12c3f2730;  1 drivers
v0x12c2050d0_0 .net *"_ivl_3", 98 0, L_0x12c3f28b0;  1 drivers
v0x12c20d240_0 .net *"_ivl_5", 82 0, L_0x12c3f27d0;  1 drivers
L_0x120041c78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c209100_0 .net *"_ivl_7", 15 0, L_0x120041c78;  1 drivers
L_0x12c3f27d0 .part L_0x12c3f2610, 16, 83;
L_0x12c3f28b0 .concat [ 83 16 0 0], L_0x12c3f27d0, L_0x120041c78;
L_0x12c3f29d0 .functor MUXZ 99, L_0x12c3f2610, L_0x12c3f28b0, L_0x12c3f2730, C4<>;
S_0x12c2e1a30 .scope generate, "genblk1" "genblk1" 4 78, 4 78 0, S_0x12c1fbdc0;
 .timescale -9 -12;
L_0x120040010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c216730_0 .net/2u *"_ivl_0", 0 0, L_0x120040010;  1 drivers
L_0x12c3c6dd0 .concat [ 1 31 0 0], L_0x120040010, L_0x12c3e19b0;
S_0x12c2bfdc0 .scope generate, "genblk2" "genblk2" 4 91, 4 91 0, S_0x12c1fbdc0;
 .timescale -9 -12;
L_0x120040058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c215050_0 .net/2u *"_ivl_0", 0 0, L_0x120040058;  1 drivers
L_0x12c3c6f10 .concat [ 1 31 0 0], L_0x120040058, L_0x12c3e1c20;
S_0x12c2bbb00 .scope generate, "genblk3" "genblk3" 4 124, 4 124 0, S_0x12c1fbdc0;
 .timescale -9 -12;
L_0x12c3c7150 .functor NOT 1, L_0x12c3c7050, C4<0>, C4<0>, C4<0>;
v0x12c221070_0 .net *"_ivl_0", 0 0, L_0x12c3c7050;  1 drivers
v0x12c21cf30_0 .net *"_ivl_1", 0 0, L_0x12c3c7150;  1 drivers
v0x12c21a510_0 .net *"_ivl_3", 31 0, L_0x12c3c7200;  1 drivers
v0x12c21fbe0_0 .net *"_ivl_5", 0 0, L_0x12c3c7470;  1 drivers
v0x12c21e500_0 .net *"_ivl_6", 30 0, L_0x12c3c73b0;  1 drivers
L_0x1200400a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c22d220_0 .net/2u *"_ivl_7", 0 0, L_0x1200400a0;  1 drivers
LS_0x12c3c7200_0_0 .concat [ 1 1 1 1], L_0x12c3c7150, L_0x12c3c7150, L_0x12c3c7150, L_0x12c3c7150;
LS_0x12c3c7200_0_4 .concat [ 1 1 1 1], L_0x12c3c7150, L_0x12c3c7150, L_0x12c3c7150, L_0x12c3c7150;
LS_0x12c3c7200_0_8 .concat [ 1 1 1 1], L_0x12c3c7150, L_0x12c3c7150, L_0x12c3c7150, L_0x12c3c7150;
LS_0x12c3c7200_0_12 .concat [ 1 1 1 1], L_0x12c3c7150, L_0x12c3c7150, L_0x12c3c7150, L_0x12c3c7150;
LS_0x12c3c7200_0_16 .concat [ 1 1 1 1], L_0x12c3c7150, L_0x12c3c7150, L_0x12c3c7150, L_0x12c3c7150;
LS_0x12c3c7200_0_20 .concat [ 1 1 1 1], L_0x12c3c7150, L_0x12c3c7150, L_0x12c3c7150, L_0x12c3c7150;
LS_0x12c3c7200_0_24 .concat [ 1 1 1 1], L_0x12c3c7150, L_0x12c3c7150, L_0x12c3c7150, L_0x12c3c7150;
LS_0x12c3c7200_0_28 .concat [ 1 1 1 1], L_0x12c3c7150, L_0x12c3c7150, L_0x12c3c7150, L_0x12c3c7150;
LS_0x12c3c7200_1_0 .concat [ 4 4 4 4], LS_0x12c3c7200_0_0, LS_0x12c3c7200_0_4, LS_0x12c3c7200_0_8, LS_0x12c3c7200_0_12;
LS_0x12c3c7200_1_4 .concat [ 4 4 4 4], LS_0x12c3c7200_0_16, LS_0x12c3c7200_0_20, LS_0x12c3c7200_0_24, LS_0x12c3c7200_0_28;
L_0x12c3c7200 .concat [ 16 16 0 0], LS_0x12c3c7200_1_0, LS_0x12c3c7200_1_4;
LS_0x12c3c7590_0_0 .concat [ 1 31 2 1], L_0x1200400a0, L_0x12c3c73b0, L_0x12c3f0a00, L_0x12c3c7470;
LS_0x12c3c7590_0_4 .concat [ 32 0 0 0], L_0x12c3c7200;
L_0x12c3c7590 .concat [ 35 32 0 0], LS_0x12c3c7590_0_0, LS_0x12c3c7590_0_4;
S_0x12c2b8020 .scope module, "l2" "LOD_N" 4 104, 4 327 0, S_0x12c1fbdc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x12c21fc70 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x12c21fcb0 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x12c2ca4d0_0 .net "in", 31 0, L_0x12c3e4f00;  alias, 1 drivers
v0x12c2e5e70_0 .net "out", 4 0, L_0x12c3ee8b0;  alias, 1 drivers
v0x12c2e5f00_0 .net "vld", 0 0, L_0x12c3ee600;  1 drivers
S_0x12c26bd30 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x12c2b8020;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c21cfc0 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x12c21d000 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x12c2ff550_0 .net "in", 31 0, L_0x12c3e4f00;  alias, 1 drivers
v0x12c2ff5e0_0 .net "out", 4 0, L_0x12c3ee8b0;  alias, 1 drivers
v0x12c2fde70_0 .net "vld", 0 0, L_0x12c3ee600;  alias, 1 drivers
L_0x12c3e9a10 .part L_0x12c3e4f00, 0, 16;
L_0x12c3ee560 .part L_0x12c3e4f00, 16, 16;
S_0x12c2ab8a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c26bd30;
 .timescale -9 -12;
L_0x12c3ee600 .functor OR 1, L_0x12c3e9600, L_0x12c3ee150, C4<0>, C4<0>;
L_0x1200417f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c2f1b40_0 .net/2u *"_ivl_4", 0 0, L_0x1200417f8;  1 drivers
v0x12c2f1bd0_0 .net *"_ivl_6", 4 0, L_0x12c3ee6b0;  1 drivers
v0x12c2f30d0_0 .net *"_ivl_8", 4 0, L_0x12c3ee790;  1 drivers
v0x12c2f3160_0 .net "out_h", 3 0, L_0x12c3ee400;  1 drivers
v0x12c2f8530_0 .net "out_l", 3 0, L_0x12c3e98b0;  1 drivers
v0x12c2f85c0_0 .net "out_vh", 0 0, L_0x12c3ee150;  1 drivers
v0x12c2f5b30_0 .net "out_vl", 0 0, L_0x12c3e9600;  1 drivers
L_0x12c3ee6b0 .concat [ 4 1 0 0], L_0x12c3ee400, L_0x1200417f8;
L_0x12c3ee790 .concat [ 4 1 0 0], L_0x12c3e98b0, L_0x12c3e9600;
L_0x12c3ee8b0 .functor MUXZ 5, L_0x12c3ee790, L_0x12c3ee6b0, L_0x12c3ee150, C4<>;
S_0x12c261c30 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c2ab8a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c20be40 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x12c20be80 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x12c22e9c0_0 .net "in", 15 0, L_0x12c3ee560;  1 drivers
v0x12c22ea50_0 .net "out", 3 0, L_0x12c3ee400;  alias, 1 drivers
v0x12c2618c0_0 .net "vld", 0 0, L_0x12c3ee150;  alias, 1 drivers
L_0x12c3ebda0 .part L_0x12c3ee560, 0, 8;
L_0x12c3ee070 .part L_0x12c3ee560, 8, 8;
S_0x12c233720 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c261c30;
 .timescale -9 -12;
L_0x12c3ee150 .functor OR 1, L_0x12c3eb990, L_0x12c3edc60, C4<0>, C4<0>;
L_0x1200417b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c2af2d0_0 .net/2u *"_ivl_4", 0 0, L_0x1200417b0;  1 drivers
v0x12c2aa010_0 .net *"_ivl_6", 3 0, L_0x12c3ee200;  1 drivers
v0x12c2aa0a0_0 .net *"_ivl_8", 3 0, L_0x12c3ee2e0;  1 drivers
v0x12c275ec0_0 .net "out_h", 2 0, L_0x12c3edf10;  1 drivers
v0x12c275f50_0 .net "out_l", 2 0, L_0x12c3ebc40;  1 drivers
v0x12c2aecb0_0 .net "out_vh", 0 0, L_0x12c3edc60;  1 drivers
v0x12c2aed40_0 .net "out_vl", 0 0, L_0x12c3eb990;  1 drivers
L_0x12c3ee200 .concat [ 3 1 0 0], L_0x12c3edf10, L_0x1200417b0;
L_0x12c3ee2e0 .concat [ 3 1 0 0], L_0x12c3ebc40, L_0x12c3eb990;
L_0x12c3ee400 .functor MUXZ 4, L_0x12c3ee2e0, L_0x12c3ee200, L_0x12c3edc60, C4<>;
S_0x12c238bc0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c233720;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c260b90 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x12c260bd0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x12c1f4f40_0 .net "in", 7 0, L_0x12c3ee070;  1 drivers
v0x12c1f4fd0_0 .net "out", 2 0, L_0x12c3edf10;  alias, 1 drivers
v0x12c1f93a0_0 .net "vld", 0 0, L_0x12c3edc60;  alias, 1 drivers
L_0x12c3ecc90 .part L_0x12c3ee070, 0, 4;
L_0x12c3edb80 .part L_0x12c3ee070, 4, 4;
S_0x12c23cbd0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c238bc0;
 .timescale -9 -12;
L_0x12c3edc60 .functor OR 1, L_0x12c3ec8c0, L_0x12c3ed7b0, C4<0>, C4<0>;
L_0x120041768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c312170_0 .net/2u *"_ivl_4", 0 0, L_0x120041768;  1 drivers
v0x12c334af0_0 .net *"_ivl_6", 2 0, L_0x12c3edd10;  1 drivers
v0x12c32fb30_0 .net *"_ivl_8", 2 0, L_0x12c3eddf0;  1 drivers
v0x12c2b7050_0 .net "out_h", 1 0, L_0x12c3eda20;  1 drivers
v0x12c2b70e0_0 .net "out_l", 1 0, L_0x12c3ecb30;  1 drivers
v0x12c1f1210_0 .net "out_vh", 0 0, L_0x12c3ed7b0;  1 drivers
v0x12c1f12a0_0 .net "out_vl", 0 0, L_0x12c3ec8c0;  1 drivers
L_0x12c3edd10 .concat [ 2 1 0 0], L_0x12c3eda20, L_0x120041768;
L_0x12c3eddf0 .concat [ 2 1 0 0], L_0x12c3ecb30, L_0x12c3ec8c0;
L_0x12c3edf10 .functor MUXZ 3, L_0x12c3eddf0, L_0x12c3edd10, L_0x12c3ed7b0, C4<>;
S_0x12c243550 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c23cbd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c2549e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12c254a20 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12c2b63f0_0 .net "in", 3 0, L_0x12c3edb80;  1 drivers
v0x12c2afc90_0 .net "out", 1 0, L_0x12c3eda20;  alias, 1 drivers
v0x12c2730a0_0 .net "vld", 0 0, L_0x12c3ed7b0;  alias, 1 drivers
L_0x12c3ed170 .part L_0x12c3edb80, 0, 2;
L_0x12c3ed690 .part L_0x12c3edb80, 2, 2;
S_0x12c247550 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c243550;
 .timescale -9 -12;
L_0x12c3ed7b0 .functor OR 1, L_0x12c3ecd30, L_0x12c3ed290, C4<0>, C4<0>;
L_0x120041720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c28f320_0 .net/2u *"_ivl_4", 0 0, L_0x120041720;  1 drivers
v0x12c28c900_0 .net *"_ivl_6", 1 0, L_0x12c3ed820;  1 drivers
v0x12c291fd0_0 .net *"_ivl_8", 1 0, L_0x12c3ed900;  1 drivers
v0x12c2908f0_0 .net "out_h", 0 0, L_0x12c3ed560;  1 drivers
v0x12c29c910_0 .net "out_l", 0 0, L_0x12c3ed040;  1 drivers
v0x12c2987d0_0 .net "out_vh", 0 0, L_0x12c3ed290;  1 drivers
v0x12c295db0_0 .net "out_vl", 0 0, L_0x12c3ecd30;  1 drivers
L_0x12c3ed820 .concat [ 1 1 0 0], L_0x12c3ed560, L_0x120041720;
L_0x12c3ed900 .concat [ 1 1 0 0], L_0x12c3ed040, L_0x12c3ecd30;
L_0x12c3eda20 .functor MUXZ 2, L_0x12c3ed900, L_0x12c3ed820, L_0x12c3ed290, C4<>;
S_0x12c24c9f0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c247550;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c24c870 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c24c8b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c278ad0_0 .net "in", 1 0, L_0x12c3ed690;  1 drivers
v0x12c27e1a0_0 .net "out", 0 0, L_0x12c3ed560;  alias, 1 drivers
v0x12c27cac0_0 .net "vld", 0 0, L_0x12c3ed290;  alias, 1 drivers
L_0x12c3ed330 .part L_0x12c3ed690, 1, 1;
L_0x12c3ed4c0 .part L_0x12c3ed690, 0, 1;
S_0x12c250a00 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c24c9f0;
 .timescale -9 -12;
L_0x12c3ed410 .functor NOT 1, L_0x12c3ed330, C4<0>, C4<0>, C4<0>;
L_0x12c3ed560 .functor AND 1, L_0x12c3ed410, L_0x12c3ed4c0, C4<1>, C4<1>;
v0x12c226b10_0 .net *"_ivl_2", 0 0, L_0x12c3ed330;  1 drivers
v0x12c275ae0_0 .net *"_ivl_3", 0 0, L_0x12c3ed410;  1 drivers
v0x12c28b2b0_0 .net *"_ivl_5", 0 0, L_0x12c3ed4c0;  1 drivers
L_0x12c3ed290 .reduce/or L_0x12c3ed690;
S_0x12c25d170 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c24c9f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c25d170
v0x12c27b4f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12c27b4f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c27b4f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_1.4 ;
    %load/vec4 v0x12c27b4f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.5, 5;
    %load/vec4 v0x12c27b4f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c27b4f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_1.4;
T_1.5 ;
    %end;
S_0x12c25ba50 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c247550;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c27e230 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c27e270 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c29ddc0_0 .net "in", 1 0, L_0x12c3ed170;  1 drivers
v0x12c29dc70_0 .net "out", 0 0, L_0x12c3ed040;  alias, 1 drivers
v0x12c2947a0_0 .net "vld", 0 0, L_0x12c3ecd30;  alias, 1 drivers
L_0x12c3ece10 .part L_0x12c3ed170, 1, 1;
L_0x12c3ecfa0 .part L_0x12c3ed170, 0, 1;
S_0x12c22e350 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c25ba50;
 .timescale -9 -12;
L_0x12c3ecef0 .functor NOT 1, L_0x12c3ece10, C4<0>, C4<0>, C4<0>;
L_0x12c3ed040 .functor AND 1, L_0x12c3ecef0, L_0x12c3ecfa0, C4<1>, C4<1>;
v0x12c288ae0_0 .net *"_ivl_2", 0 0, L_0x12c3ece10;  1 drivers
v0x12c2849a0_0 .net *"_ivl_3", 0 0, L_0x12c3ecef0;  1 drivers
v0x12c281f80_0 .net *"_ivl_5", 0 0, L_0x12c3ecfa0;  1 drivers
L_0x12c3ecd30 .reduce/or L_0x12c3ed170;
S_0x12c2052e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c25ba50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c2052e0
v0x12c285f70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12c285f70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c285f70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_2.6 ;
    %load/vec4 v0x12c285f70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.7, 5;
    %load/vec4 v0x12c285f70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c285f70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_2.6;
T_2.7 ;
    %end;
S_0x12c2092f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c243550;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c2092f0
v0x12c299da0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12c299da0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c299da0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_3.8 ;
    %load/vec4 v0x12c299da0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.9, 5;
    %load/vec4 v0x12c299da0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c299da0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_3.8;
T_3.9 ;
    %end;
S_0x12c20fc70 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c23cbd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c2b6480 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12c2b64c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12c342380_0 .net "in", 3 0, L_0x12c3ecc90;  1 drivers
v0x12c33d330_0 .net "out", 1 0, L_0x12c3ecb30;  alias, 1 drivers
v0x12c317170_0 .net "vld", 0 0, L_0x12c3ec8c0;  alias, 1 drivers
L_0x12c3ec280 .part L_0x12c3ecc90, 0, 2;
L_0x12c3ec7a0 .part L_0x12c3ecc90, 2, 2;
S_0x12c213c70 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c20fc70;
 .timescale -9 -12;
L_0x12c3ec8c0 .functor OR 1, L_0x12c3ebe40, L_0x12c3ec3a0, C4<0>, C4<0>;
L_0x1200416d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c31f580_0 .net/2u *"_ivl_4", 0 0, L_0x1200416d8;  1 drivers
v0x12c31cb60_0 .net *"_ivl_6", 1 0, L_0x12c3ec930;  1 drivers
v0x12c322230_0 .net *"_ivl_8", 1 0, L_0x12c3eca10;  1 drivers
v0x12c320b50_0 .net "out_h", 0 0, L_0x12c3ec670;  1 drivers
v0x12c32cb70_0 .net "out_l", 0 0, L_0x12c3ec150;  1 drivers
v0x12c328a30_0 .net "out_vh", 0 0, L_0x12c3ec3a0;  1 drivers
v0x12c326010_0 .net "out_vl", 0 0, L_0x12c3ebe40;  1 drivers
L_0x12c3ec930 .concat [ 1 1 0 0], L_0x12c3ec670, L_0x1200416d8;
L_0x12c3eca10 .concat [ 1 1 0 0], L_0x12c3ec150, L_0x12c3ebe40;
L_0x12c3ecb30 .functor MUXZ 2, L_0x12c3eca10, L_0x12c3ec930, L_0x12c3ec3a0, C4<>;
S_0x12c219110 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c213c70;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c29b510 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c29b550 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c307780_0 .net "in", 1 0, L_0x12c3ec7a0;  1 drivers
v0x12c343940_0 .net "out", 0 0, L_0x12c3ec670;  alias, 1 drivers
v0x12c343520_0 .net "vld", 0 0, L_0x12c3ec3a0;  alias, 1 drivers
L_0x12c3ec440 .part L_0x12c3ec7a0, 1, 1;
L_0x12c3ec5d0 .part L_0x12c3ec7a0, 0, 1;
S_0x12c21d120 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c219110;
 .timescale -9 -12;
L_0x12c3ec520 .functor NOT 1, L_0x12c3ec440, C4<0>, C4<0>, C4<0>;
L_0x12c3ec670 .functor AND 1, L_0x12c3ec520, L_0x12c3ec5d0, C4<1>, C4<1>;
v0x12c26c990_0 .net *"_ivl_2", 0 0, L_0x12c3ec440;  1 drivers
v0x12c2a7430_0 .net *"_ivl_3", 0 0, L_0x12c3ec520;  1 drivers
v0x12c2a0d60_0 .net *"_ivl_5", 0 0, L_0x12c3ec5d0;  1 drivers
L_0x12c3ec3a0 .reduce/or L_0x12c3ec7a0;
S_0x12c229890 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c219110;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c229890
v0x12c310150_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12c310150_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c310150_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_4.10 ;
    %load/vec4 v0x12c310150_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.11, 5;
    %load/vec4 v0x12c310150_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c310150_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_4.10;
T_4.11 ;
    %end;
S_0x12c228170 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c213c70;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c280a00 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c280a40 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c306300_0 .net "in", 1 0, L_0x12c3ec280;  1 drivers
v0x12c319bb0_0 .net "out", 0 0, L_0x12c3ec150;  alias, 1 drivers
v0x12c324a00_0 .net "vld", 0 0, L_0x12c3ebe40;  alias, 1 drivers
L_0x12c3ebf20 .part L_0x12c3ec280, 1, 1;
L_0x12c3ec0b0 .part L_0x12c3ec280, 0, 1;
S_0x12c27b6e0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c228170;
 .timescale -9 -12;
L_0x12c3ec000 .functor NOT 1, L_0x12c3ebf20, C4<0>, C4<0>, C4<0>;
L_0x12c3ec150 .functor AND 1, L_0x12c3ec000, L_0x12c3ec0b0, C4<1>, C4<1>;
v0x12c343100_0 .net *"_ivl_2", 0 0, L_0x12c3ebf20;  1 drivers
v0x12c338cf0_0 .net *"_ivl_3", 0 0, L_0x12c3ec000;  1 drivers
v0x12c337d70_0 .net *"_ivl_5", 0 0, L_0x12c3ec0b0;  1 drivers
L_0x12c3ebe40 .reduce/or L_0x12c3ec280;
S_0x12c280b80 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c228170;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c280b80
v0x12c33a110_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12c33a110_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c33a110_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_5.12 ;
    %load/vec4 v0x12c33a110_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_5.13, 5;
    %load/vec4 v0x12c33a110_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c33a110_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_5.12;
T_5.13 ;
    %end;
S_0x12c284b90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c20fc70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c284b90
v0x12c32a000_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12c32a000_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c32a000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_6.14 ;
    %load/vec4 v0x12c32a000_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_6.15, 5;
    %load/vec4 v0x12c32a000_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c32a000_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_6.14;
T_6.15 ;
    %end;
S_0x12c28b510 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c238bc0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c28b510
v0x12c1f5380_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12c1f5380_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c1f5380_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_7.16 ;
    %load/vec4 v0x12c1f5380_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_7.17, 5;
    %load/vec4 v0x12c1f5380_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c1f5380_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_7.16;
T_7.17 ;
    %end;
S_0x12c28f510 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c233720;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c2c1660 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x12c2c16a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x12c261f40_0 .net "in", 7 0, L_0x12c3ebda0;  1 drivers
v0x12c261fd0_0 .net "out", 2 0, L_0x12c3ebc40;  alias, 1 drivers
v0x12c2af240_0 .net "vld", 0 0, L_0x12c3eb990;  alias, 1 drivers
L_0x12c3ea980 .part L_0x12c3ebda0, 0, 4;
L_0x12c3eb8b0 .part L_0x12c3ebda0, 4, 4;
S_0x12c2949b0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c28f510;
 .timescale -9 -12;
L_0x12c3eb990 .functor OR 1, L_0x12c3ea570, L_0x12c3eb4a0, C4<0>, C4<0>;
L_0x120041690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c2647c0_0 .net/2u *"_ivl_4", 0 0, L_0x120041690;  1 drivers
v0x12c264320_0 .net *"_ivl_6", 2 0, L_0x12c3eba40;  1 drivers
v0x12c2643b0_0 .net *"_ivl_8", 2 0, L_0x12c3ebb20;  1 drivers
v0x12c263f30_0 .net "out_h", 1 0, L_0x12c3eb750;  1 drivers
v0x12c263fc0_0 .net "out_l", 1 0, L_0x12c3ea820;  1 drivers
v0x12c263b60_0 .net "out_vh", 0 0, L_0x12c3eb4a0;  1 drivers
v0x12c263bf0_0 .net "out_vl", 0 0, L_0x12c3ea570;  1 drivers
L_0x12c3eba40 .concat [ 2 1 0 0], L_0x12c3eb750, L_0x120041690;
L_0x12c3ebb20 .concat [ 2 1 0 0], L_0x12c3ea820, L_0x12c3ea570;
L_0x12c3ebc40 .functor MUXZ 3, L_0x12c3ebb20, L_0x12c3eba40, L_0x12c3eb4a0, C4<>;
S_0x12c2989c0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c2949b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c2e0460 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12c2e04a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12c2f6310_0 .net "in", 3 0, L_0x12c3eb8b0;  1 drivers
v0x12c2f63a0_0 .net "out", 1 0, L_0x12c3eb750;  alias, 1 drivers
v0x12c2e6190_0 .net "vld", 0 0, L_0x12c3eb4a0;  alias, 1 drivers
L_0x12c3eae60 .part L_0x12c3eb8b0, 0, 2;
L_0x12c3eb380 .part L_0x12c3eb8b0, 2, 2;
S_0x12c2b2a60 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c2989c0;
 .timescale -9 -12;
L_0x12c3eb4a0 .functor OR 1, L_0x12c3eaa20, L_0x12c3eaf80, C4<0>, C4<0>;
L_0x120041648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c2ee260_0 .net/2u *"_ivl_4", 0 0, L_0x120041648;  1 drivers
v0x12c2ece60_0 .net *"_ivl_6", 1 0, L_0x12c3eb550;  1 drivers
v0x12c2ecef0_0 .net *"_ivl_8", 1 0, L_0x12c3eb630;  1 drivers
v0x12c2f8b10_0 .net "out_h", 0 0, L_0x12c3eb250;  1 drivers
v0x12c2f8ba0_0 .net "out_l", 0 0, L_0x12c3ead30;  1 drivers
v0x12c2f2320_0 .net "out_vh", 0 0, L_0x12c3eaf80;  1 drivers
v0x12c2f23b0_0 .net "out_vl", 0 0, L_0x12c3eaa20;  1 drivers
L_0x12c3eb550 .concat [ 1 1 0 0], L_0x12c3eb250, L_0x120041648;
L_0x12c3eb630 .concat [ 1 1 0 0], L_0x12c3ead30, L_0x12c3eaa20;
L_0x12c3eb750 .functor MUXZ 2, L_0x12c3eb630, L_0x12c3eb550, L_0x12c3eaf80, C4<>;
S_0x12c2b1340 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c2b2a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c2dbe70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c2dbeb0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c2c0730_0 .net "in", 1 0, L_0x12c3eb380;  1 drivers
v0x12c2c07c0_0 .net "out", 0 0, L_0x12c3eb250;  alias, 1 drivers
v0x12c2c3ef0_0 .net "vld", 0 0, L_0x12c3eaf80;  alias, 1 drivers
L_0x12c3eb020 .part L_0x12c3eb380, 1, 1;
L_0x12c3eb1b0 .part L_0x12c3eb380, 0, 1;
S_0x12c26f710 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c2b1340;
 .timescale -9 -12;
L_0x12c3eb100 .functor NOT 1, L_0x12c3eb020, C4<0>, C4<0>, C4<0>;
L_0x12c3eb250 .functor AND 1, L_0x12c3eb100, L_0x12c3eb1b0, C4<1>, C4<1>;
v0x12c1f9430_0 .net *"_ivl_2", 0 0, L_0x12c3eb020;  1 drivers
v0x12c1fe700_0 .net *"_ivl_3", 0 0, L_0x12c3eb100;  1 drivers
v0x12c1fe790_0 .net *"_ivl_5", 0 0, L_0x12c3eb1b0;  1 drivers
L_0x12c3eaf80 .reduce/or L_0x12c3eb380;
S_0x12c26dff0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c2b1340;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c26dff0
v0x12c1fd420_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12c1fd420_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c1fd420_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_8.18 ;
    %load/vec4 v0x12c1fd420_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_8.19, 5;
    %load/vec4 v0x12c1fd420_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c1fd420_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_8.18;
T_8.19 ;
    %end;
S_0x12c2a3aa0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c2b2a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c2f21c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c2f2200 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c2e8e70_0 .net "in", 1 0, L_0x12c3eae60;  1 drivers
v0x12c2e8f00_0 .net "out", 0 0, L_0x12c3ead30;  alias, 1 drivers
v0x12c2ee1d0_0 .net "vld", 0 0, L_0x12c3eaa20;  alias, 1 drivers
L_0x12c3eab00 .part L_0x12c3eae60, 1, 1;
L_0x12c3eac90 .part L_0x12c3eae60, 0, 1;
S_0x12c2a2380 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c2a3aa0;
 .timescale -9 -12;
L_0x12c3eabe0 .functor NOT 1, L_0x12c3eab00, C4<0>, C4<0>, C4<0>;
L_0x12c3ead30 .functor AND 1, L_0x12c3eabe0, L_0x12c3eac90, C4<1>, C4<1>;
v0x12c2c3f80_0 .net *"_ivl_2", 0 0, L_0x12c3eab00;  1 drivers
v0x12c2c7fd0_0 .net *"_ivl_3", 0 0, L_0x12c3eabe0;  1 drivers
v0x12c2c8060_0 .net *"_ivl_5", 0 0, L_0x12c3eac90;  1 drivers
L_0x12c3eaa20 .reduce/or L_0x12c3eae60;
S_0x12c34bbd0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c2a3aa0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c34bbd0
v0x12c2c7cb0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12c2c7cb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c2c7cb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_9.20 ;
    %load/vec4 v0x12c2c7cb0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_9.21, 5;
    %load/vec4 v0x12c2c7cb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c2c7cb0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_9.20;
T_9.21 ;
    %end;
S_0x12c3479d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c2989c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c3479d0
v0x12c2f7710_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12c2f7710_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c2f7710_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_10.22 ;
    %load/vec4 v0x12c2f7710_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_10.23, 5;
    %load/vec4 v0x12c2f7710_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c2f7710_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_10.22;
T_10.23 ;
    %end;
S_0x12c343f50 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c2949b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c2c13c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12c2c1400 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12c264b40_0 .net "in", 3 0, L_0x12c3ea980;  1 drivers
v0x12c264bd0_0 .net "out", 1 0, L_0x12c3ea820;  alias, 1 drivers
v0x12c264730_0 .net "vld", 0 0, L_0x12c3ea570;  alias, 1 drivers
L_0x12c3e9f30 .part L_0x12c3ea980, 0, 2;
L_0x12c3ea450 .part L_0x12c3ea980, 2, 2;
S_0x12c311510 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c343f50;
 .timescale -9 -12;
L_0x12c3ea570 .functor OR 1, L_0x12c3e9b30, L_0x12c3ea050, C4<0>, C4<0>;
L_0x120041600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c266020_0 .net/2u *"_ivl_4", 0 0, L_0x120041600;  1 drivers
v0x12c265b80_0 .net *"_ivl_6", 1 0, L_0x12c3ea620;  1 drivers
v0x12c265c10_0 .net *"_ivl_8", 1 0, L_0x12c3ea700;  1 drivers
v0x12c265770_0 .net "out_h", 0 0, L_0x12c3ea320;  1 drivers
v0x12c265800_0 .net "out_l", 0 0, L_0x12c3e9e00;  1 drivers
v0x12c265360_0 .net "out_vh", 0 0, L_0x12c3ea050;  1 drivers
v0x12c2653f0_0 .net "out_vl", 0 0, L_0x12c3e9b30;  1 drivers
L_0x12c3ea620 .concat [ 1 1 0 0], L_0x12c3ea320, L_0x120041600;
L_0x12c3ea700 .concat [ 1 1 0 0], L_0x12c3e9e00, L_0x12c3e9b30;
L_0x12c3ea820 .functor MUXZ 2, L_0x12c3ea700, L_0x12c3ea620, L_0x12c3ea050, C4<>;
S_0x12c338f60 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c311510;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c32fbc0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c32fc00 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c2cffb0_0 .net "in", 1 0, L_0x12c3ea450;  1 drivers
v0x12c2d0040_0 .net "out", 0 0, L_0x12c3ea320;  alias, 1 drivers
v0x12c2dbc60_0 .net "vld", 0 0, L_0x12c3ea050;  alias, 1 drivers
L_0x12c3ea0f0 .part L_0x12c3ea450, 1, 1;
L_0x12c3ea280 .part L_0x12c3ea450, 0, 1;
S_0x12c307450 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c338f60;
 .timescale -9 -12;
L_0x12c3ea1d0 .functor NOT 1, L_0x12c3ea0f0, C4<0>, C4<0>, C4<0>;
L_0x12c3ea320 .functor AND 1, L_0x12c3ea1d0, L_0x12c3ea280, C4<1>, C4<1>;
v0x12c2e6220_0 .net *"_ivl_2", 0 0, L_0x12c3ea0f0;  1 drivers
v0x12c2cbfc0_0 .net *"_ivl_3", 0 0, L_0x12c3ea1d0;  1 drivers
v0x12c2cc050_0 .net *"_ivl_5", 0 0, L_0x12c3ea280;  1 drivers
L_0x12c3ea050 .reduce/or L_0x12c3ea450;
S_0x12c304080 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c338f60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c304080
v0x12c2d13b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12c2d13b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c2d13b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_11.24 ;
    %load/vec4 v0x12c2d13b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_11.25, 5;
    %load/vec4 v0x12c2d13b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c2d13b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_11.24;
T_11.25 ;
    %end;
S_0x12c31f770 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c311510;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c32cc00 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c32cc40 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c2d9460_0 .net "in", 1 0, L_0x12c3e9f30;  1 drivers
v0x12c2d94f0_0 .net "out", 0 0, L_0x12c3e9e00;  alias, 1 drivers
v0x12c265f90_0 .net "vld", 0 0, L_0x12c3e9b30;  alias, 1 drivers
L_0x12c3e9bd0 .part L_0x12c3e9f30, 1, 1;
L_0x12c3e9d60 .part L_0x12c3e9f30, 0, 1;
S_0x12c324c10 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c31f770;
 .timescale -9 -12;
L_0x12c3e9cb0 .functor NOT 1, L_0x12c3e9bd0, C4<0>, C4<0>, C4<0>;
L_0x12c3e9e00 .functor AND 1, L_0x12c3e9cb0, L_0x12c3e9d60, C4<1>, C4<1>;
v0x12c2dbcf0_0 .net *"_ivl_2", 0 0, L_0x12c3e9bd0;  1 drivers
v0x12c2d5470_0 .net *"_ivl_3", 0 0, L_0x12c3e9cb0;  1 drivers
v0x12c2d5500_0 .net *"_ivl_5", 0 0, L_0x12c3e9d60;  1 drivers
L_0x12c3e9b30 .reduce/or L_0x12c3e9f30;
S_0x12c328c20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c31f770;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c328c20
v0x12c2da860_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12c2da860_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c2da860_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_12.26 ;
    %load/vec4 v0x12c2da860_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_12.27, 5;
    %load/vec4 v0x12c2da860_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c2da860_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_12.26;
T_12.27 ;
    %end;
S_0x12c340100 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c343f50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c340100
v0x12c264fe0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12c264fe0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c264fe0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_13.28 ;
    %load/vec4 v0x12c264fe0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_13.29, 5;
    %load/vec4 v0x12c264fe0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c264fe0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_13.28;
T_13.29 ;
    %end;
S_0x12c33e9e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c28f510;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c33e9e0
v0x12c262390_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12c262390_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c262390_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_14.30 ;
    %load/vec4 v0x12c262390_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_14.31, 5;
    %load/vec4 v0x12c262390_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c262390_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_14.30;
T_14.31 ;
    %end;
S_0x12c314ef0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c261c30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c314ef0
v0x12c26a170_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.log2 ;
    %load/vec4 v0x12c26a170_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c26a170_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_15.32 ;
    %load/vec4 v0x12c26a170_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_15.33, 5;
    %load/vec4 v0x12c26a170_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c26a170_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_15.32;
T_15.33 ;
    %end;
S_0x12c3137d0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c2ab8a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c3101e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x12c310220 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x12c2f9a50_0 .net "in", 15 0, L_0x12c3e9a10;  1 drivers
v0x12c2f4540_0 .net "out", 3 0, L_0x12c3e98b0;  alias, 1 drivers
v0x12c2f45d0_0 .net "vld", 0 0, L_0x12c3e9600;  alias, 1 drivers
L_0x12c3e7250 .part L_0x12c3e9a10, 0, 8;
L_0x12c3e9520 .part L_0x12c3e9a10, 8, 8;
S_0x12c332870 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c3137d0;
 .timescale -9 -12;
L_0x12c3e9600 .functor OR 1, L_0x12c3e6e40, L_0x12c3e9110, C4<0>, C4<0>;
L_0x1200415b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c2e8720_0 .net/2u *"_ivl_4", 0 0, L_0x1200415b8;  1 drivers
v0x12c2e9c20_0 .net *"_ivl_6", 3 0, L_0x12c3e96b0;  1 drivers
v0x12c2e9cb0_0 .net *"_ivl_8", 3 0, L_0x12c3e9790;  1 drivers
v0x12c2ef080_0 .net "out_h", 2 0, L_0x12c3e93c0;  1 drivers
v0x12c2ef110_0 .net "out_l", 2 0, L_0x12c3e70f0;  1 drivers
v0x12c2ec680_0 .net "out_vh", 0 0, L_0x12c3e9110;  1 drivers
v0x12c2ec710_0 .net "out_vl", 0 0, L_0x12c3e6e40;  1 drivers
L_0x12c3e96b0 .concat [ 3 1 0 0], L_0x12c3e93c0, L_0x1200415b8;
L_0x12c3e9790 .concat [ 3 1 0 0], L_0x12c3e70f0, L_0x12c3e6e40;
L_0x12c3e98b0 .functor MUXZ 4, L_0x12c3e9790, L_0x12c3e96b0, L_0x12c3e9110, C4<>;
S_0x12c331150 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c332870;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c33d1b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x12c33d1f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x12c309730_0 .net "in", 7 0, L_0x12c3e9520;  1 drivers
v0x12c3097c0_0 .net "out", 2 0, L_0x12c3e93c0;  alias, 1 drivers
v0x12c309360_0 .net "vld", 0 0, L_0x12c3e9110;  alias, 1 drivers
L_0x12c3e8140 .part L_0x12c3e9520, 0, 4;
L_0x12c3e9030 .part L_0x12c3e9520, 4, 4;
S_0x12c1f7da0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c331150;
 .timescale -9 -12;
L_0x12c3e9110 .functor OR 1, L_0x12c3e7d70, L_0x12c3e8c60, C4<0>, C4<0>;
L_0x120041570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c30ab60_0 .net/2u *"_ivl_4", 0 0, L_0x120041570;  1 drivers
v0x12c30abf0_0 .net *"_ivl_6", 2 0, L_0x12c3e91c0;  1 drivers
v0x12c30a750_0 .net *"_ivl_8", 2 0, L_0x12c3e92a0;  1 drivers
v0x12c30a7e0_0 .net "out_h", 1 0, L_0x12c3e8ed0;  1 drivers
v0x12c30a340_0 .net "out_l", 1 0, L_0x12c3e7fe0;  1 drivers
v0x12c309f30_0 .net "out_vh", 0 0, L_0x12c3e8c60;  1 drivers
v0x12c309fc0_0 .net "out_vl", 0 0, L_0x12c3e7d70;  1 drivers
L_0x12c3e91c0 .concat [ 2 1 0 0], L_0x12c3e8ed0, L_0x120041570;
L_0x12c3e92a0 .concat [ 2 1 0 0], L_0x12c3e7fe0, L_0x12c3e7d70;
L_0x12c3e93c0 .functor MUXZ 3, L_0x12c3e92a0, L_0x12c3e91c0, L_0x12c3e8c60, C4<>;
S_0x12c2e7870 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c1f7da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c236060 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12c2360a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12c220f80_0 .net "in", 3 0, L_0x12c3e9030;  1 drivers
v0x12c21a700_0 .net "out", 1 0, L_0x12c3e8ed0;  alias, 1 drivers
v0x12c21a790_0 .net "vld", 0 0, L_0x12c3e8c60;  alias, 1 drivers
L_0x12c3e8620 .part L_0x12c3e9030, 0, 2;
L_0x12c3e8b40 .part L_0x12c3e9030, 2, 2;
S_0x12c2ca9c0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c2e7870;
 .timescale -9 -12;
L_0x12c3e8c60 .functor OR 1, L_0x12c3e81e0, L_0x12c3e8740, C4<0>, C4<0>;
L_0x120041528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c20bc50_0 .net/2u *"_ivl_4", 0 0, L_0x120041528;  1 drivers
v0x12c20a8c0_0 .net *"_ivl_6", 1 0, L_0x12c3e8cd0;  1 drivers
v0x12c20a950_0 .net *"_ivl_8", 1 0, L_0x12c3e8db0;  1 drivers
v0x12c211250_0 .net "out_h", 0 0, L_0x12c3e8a10;  1 drivers
v0x12c2112e0_0 .net "out_l", 0 0, L_0x12c3e84f0;  1 drivers
v0x12c2165f0_0 .net "out_vh", 0 0, L_0x12c3e8740;  1 drivers
v0x12c215240_0 .net "out_vl", 0 0, L_0x12c3e81e0;  1 drivers
L_0x12c3e8cd0 .concat [ 1 1 0 0], L_0x12c3e8a10, L_0x120041528;
L_0x12c3e8db0 .concat [ 1 1 0 0], L_0x12c3e84f0, L_0x12c3e81e0;
L_0x12c3e8ed0 .functor MUXZ 2, L_0x12c3e8db0, L_0x12c3e8cd0, L_0x12c3e8740, C4<>;
S_0x12c2e3bd0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c2ca9c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c234d80 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c234dc0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c249f20_0 .net "in", 1 0, L_0x12c3e8b40;  1 drivers
v0x12c248b20_0 .net "out", 0 0, L_0x12c3e8a10;  alias, 1 drivers
v0x12c248bd0_0 .net "vld", 0 0, L_0x12c3e8740;  alias, 1 drivers
L_0x12c3e87e0 .part L_0x12c3e8b40, 1, 1;
L_0x12c3e8970 .part L_0x12c3e8b40, 0, 1;
S_0x12c22f700 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c2e3bd0;
 .timescale -9 -12;
L_0x12c3e88c0 .functor NOT 1, L_0x12c3e87e0, C4<0>, C4<0>, C4<0>;
L_0x12c3e8a10 .functor AND 1, L_0x12c3e88c0, L_0x12c3e8970, C4<1>, C4<1>;
v0x12c23e1a0_0 .net *"_ivl_2", 0 0, L_0x12c3e87e0;  1 drivers
v0x12c23e230_0 .net *"_ivl_3", 0 0, L_0x12c3e88c0;  1 drivers
v0x12c244b30_0 .net *"_ivl_5", 0 0, L_0x12c3e8970;  1 drivers
L_0x12c3e8740 .reduce/or L_0x12c3e8b40;
S_0x12c25dbf0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c2e3bd0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c25dbf0
v0x12c249e90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12c249e90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c249e90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_16.34 ;
    %load/vec4 v0x12c249e90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_16.35, 5;
    %load/vec4 v0x12c249e90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c249e90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_16.34;
T_16.35 ;
    %end;
S_0x12c22a310 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c2ca9c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c254890 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c2548d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c20d150_0 .net "in", 1 0, L_0x12c3e8620;  1 drivers
v0x12c2068d0_0 .net "out", 0 0, L_0x12c3e84f0;  alias, 1 drivers
v0x12c206960_0 .net "vld", 0 0, L_0x12c3e81e0;  alias, 1 drivers
L_0x12c3e82c0 .part L_0x12c3e8620, 1, 1;
L_0x12c3e8450 .part L_0x12c3e8620, 0, 1;
S_0x12c2776c0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c22a310;
 .timescale -9 -12;
L_0x12c3e83a0 .functor NOT 1, L_0x12c3e82c0, C4<0>, C4<0>, C4<0>;
L_0x12c3e84f0 .functor AND 1, L_0x12c3e83a0, L_0x12c3e8450, C4<1>, C4<1>;
v0x12c2533e0_0 .net *"_ivl_2", 0 0, L_0x12c3e82c0;  1 drivers
v0x12c251fe0_0 .net *"_ivl_3", 0 0, L_0x12c3e83a0;  1 drivers
v0x12c252080_0 .net *"_ivl_5", 0 0, L_0x12c3e8450;  1 drivers
L_0x12c3e81e0 .reduce/or L_0x12c3e8620;
S_0x12c2b34e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c22a310;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c2b34e0
v0x12c20d0c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12c20d0c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c20d0c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_17.36 ;
    %load/vec4 v0x12c20d0c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_17.37, 5;
    %load/vec4 v0x12c20d0c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c20d0c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_17.36;
T_17.37 ;
    %end;
S_0x12c270190 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c2e7870;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c270190
v0x12c220ef0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12c220ef0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c220ef0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_18.38 ;
    %load/vec4 v0x12c220ef0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_18.39, 5;
    %load/vec4 v0x12c220ef0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c220ef0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_18.38;
T_18.39 ;
    %end;
S_0x12c2a4520 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c1f7da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c21fb00 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12c21fb40 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12c30b380_0 .net "in", 3 0, L_0x12c3e8140;  1 drivers
v0x12c30b410_0 .net "out", 1 0, L_0x12c3e7fe0;  alias, 1 drivers
v0x12c30af70_0 .net "vld", 0 0, L_0x12c3e7d70;  alias, 1 drivers
L_0x12c3e7730 .part L_0x12c3e8140, 0, 2;
L_0x12c3e7c50 .part L_0x12c3e8140, 2, 2;
S_0x12c306140 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c2a4520;
 .timescale -9 -12;
L_0x12c3e7d70 .functor OR 1, L_0x12c3e72f0, L_0x12c3e7850, C4<0>, C4<0>;
L_0x1200414e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c290b90_0 .net/2u *"_ivl_4", 0 0, L_0x1200414e0;  1 drivers
v0x12c29c7c0_0 .net *"_ivl_6", 1 0, L_0x12c3e7de0;  1 drivers
v0x12c295fa0_0 .net *"_ivl_8", 1 0, L_0x12c3e7ec0;  1 drivers
v0x12c296030_0 .net "out_h", 0 0, L_0x12c3e7b20;  1 drivers
v0x12c29b300_0 .net "out_l", 0 0, L_0x12c3e7600;  1 drivers
v0x12c299f90_0 .net "out_vh", 0 0, L_0x12c3e7850;  1 drivers
v0x12c29a020_0 .net "out_vl", 0 0, L_0x12c3e72f0;  1 drivers
L_0x12c3e7de0 .concat [ 1 1 0 0], L_0x12c3e7b20, L_0x1200414e0;
L_0x12c3e7ec0 .concat [ 1 1 0 0], L_0x12c3e7600, L_0x12c3e72f0;
L_0x12c3e7fe0 .functor MUXZ 2, L_0x12c3e7ec0, L_0x12c3e7de0, L_0x12c3e7850, C4<>;
S_0x12c304b00 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c306140;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c21e730 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c21e770 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c27e020_0 .net "in", 1 0, L_0x12c3e7c50;  1 drivers
v0x12c27e0c0_0 .net "out", 0 0, L_0x12c3e7b20;  alias, 1 drivers
v0x12c27ccc0_0 .net "vld", 0 0, L_0x12c3e7850;  alias, 1 drivers
L_0x12c3e78f0 .part L_0x12c3e7c50, 1, 1;
L_0x12c3e7a80 .part L_0x12c3e7c50, 0, 1;
S_0x12c31b750 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c304b00;
 .timescale -9 -12;
L_0x12c3e79d0 .functor NOT 1, L_0x12c3e78f0, C4<0>, C4<0>, C4<0>;
L_0x12c3e7b20 .functor AND 1, L_0x12c3e79d0, L_0x12c3e7a80, C4<1>, C4<1>;
v0x12c274340_0 .net *"_ivl_2", 0 0, L_0x12c3e78f0;  1 drivers
v0x12c2a9ac0_0 .net *"_ivl_3", 0 0, L_0x12c3e79d0;  1 drivers
v0x12c2a9b50_0 .net *"_ivl_5", 0 0, L_0x12c3e7a80;  1 drivers
L_0x12c3e7850 .reduce/or L_0x12c3e7c50;
S_0x12c340b80 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c304b00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c340b80
v0x12c278d50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12c278d50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c278d50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_19.40 ;
    %load/vec4 v0x12c278d50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_19.41, 5;
    %load/vec4 v0x12c278d50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c278d50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_19.40;
T_19.41 ;
    %end;
S_0x12c315970 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c306140;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c2889b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c2889f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c291e50_0 .net "in", 1 0, L_0x12c3e7730;  1 drivers
v0x12c291ee0_0 .net "out", 0 0, L_0x12c3e7600;  alias, 1 drivers
v0x12c290ae0_0 .net "vld", 0 0, L_0x12c3e72f0;  alias, 1 drivers
L_0x12c3e73d0 .part L_0x12c3e7730, 1, 1;
L_0x12c3e7560 .part L_0x12c3e7730, 0, 1;
S_0x12c3332f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c315970;
 .timescale -9 -12;
L_0x12c3e74b0 .functor NOT 1, L_0x12c3e73d0, C4<0>, C4<0>, C4<0>;
L_0x12c3e7600 .functor AND 1, L_0x12c3e74b0, L_0x12c3e7560, C4<1>, C4<1>;
v0x12c287520_0 .net *"_ivl_2", 0 0, L_0x12c3e73d0;  1 drivers
v0x12c286160_0 .net *"_ivl_3", 0 0, L_0x12c3e74b0;  1 drivers
v0x12c2861f0_0 .net *"_ivl_5", 0 0, L_0x12c3e7560;  1 drivers
L_0x12c3e72f0 .reduce/or L_0x12c3e7730;
S_0x12c1f0a50 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c315970;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c1f0a50
v0x12c28cb80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12c28cb80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c28cb80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_20.42 ;
    %load/vec4 v0x12c28cb80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_20.43, 5;
    %load/vec4 v0x12c28cb80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c28cb80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_20.42;
T_20.43 ;
    %end;
S_0x12c2c3730 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c2a4520;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c2c3730
v0x12c30b820_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12c30b820_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c30b820_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_21.44 ;
    %load/vec4 v0x12c30b820_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_21.45, 5;
    %load/vec4 v0x12c30b820_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c30b820_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_21.44;
T_21.45 ;
    %end;
S_0x12c2ff380 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c331150;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c2ff380
v0x12c309bb0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12c309bb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c309bb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_22.46 ;
    %load/vec4 v0x12c309bb0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_22.47, 5;
    %load/vec4 v0x12c309bb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c309bb0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_22.46;
T_22.47 ;
    %end;
S_0x12c2fdca0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c332870;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c307b10 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x12c307b50 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x12c2eb090_0 .net "in", 7 0, L_0x12c3e7250;  1 drivers
v0x12c2eb120_0 .net "out", 2 0, L_0x12c3e70f0;  alias, 1 drivers
v0x12c2e8690_0 .net "vld", 0 0, L_0x12c3e6e40;  alias, 1 drivers
L_0x12c3e5e30 .part L_0x12c3e7250, 0, 4;
L_0x12c3e6d60 .part L_0x12c3e7250, 4, 4;
S_0x12c2e24d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c2fdca0;
 .timescale -9 -12;
L_0x12c3e6e40 .functor OR 1, L_0x12c3e5a60, L_0x12c3e6950, C4<0>, C4<0>;
L_0x120041498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c2e72f0_0 .net/2u *"_ivl_4", 0 0, L_0x120041498;  1 drivers
v0x12c2e7380_0 .net *"_ivl_6", 2 0, L_0x12c3e6ef0;  1 drivers
v0x12c2fc540_0 .net *"_ivl_8", 2 0, L_0x12c3e6fd0;  1 drivers
v0x12c2fc5d0_0 .net "out_h", 1 0, L_0x12c3e6c00;  1 drivers
v0x12c2fbc90_0 .net "out_l", 1 0, L_0x12c3e5cd0;  1 drivers
v0x12c2fbd20_0 .net "out_vh", 0 0, L_0x12c3e6950;  1 drivers
v0x12c2fae50_0 .net "out_vl", 0 0, L_0x12c3e5a60;  1 drivers
L_0x12c3e6ef0 .concat [ 2 1 0 0], L_0x12c3e6c00, L_0x120041498;
L_0x12c3e6fd0 .concat [ 2 1 0 0], L_0x12c3e5cd0, L_0x12c3e5a60;
L_0x12c3e70f0 .functor MUXZ 3, L_0x12c3e6fd0, L_0x12c3e6ef0, L_0x12c3e6950, C4<>;
S_0x12c2e0df0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c2e24d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c307bd0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12c307c10 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12c2c6d90_0 .net "in", 3 0, L_0x12c3e6d60;  1 drivers
v0x12c2c6e20_0 .net "out", 1 0, L_0x12c3e6c00;  alias, 1 drivers
v0x12c2c6280_0 .net "vld", 0 0, L_0x12c3e6950;  alias, 1 drivers
L_0x12c3e6310 .part L_0x12c3e6d60, 0, 2;
L_0x12c3e6830 .part L_0x12c3e6d60, 2, 2;
S_0x12c22e6d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c2e0df0;
 .timescale -9 -12;
L_0x12c3e6950 .functor OR 1, L_0x12c3e5ed0, L_0x12c3e6430, C4<0>, C4<0>;
L_0x120041450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c32b5f0_0 .net/2u *"_ivl_4", 0 0, L_0x120041450;  1 drivers
v0x12c32a200_0 .net *"_ivl_6", 1 0, L_0x12c3e6a00;  1 drivers
v0x12c32a2a0_0 .net *"_ivl_8", 1 0, L_0x12c3e6ae0;  1 drivers
v0x12c1f4bc0_0 .net "out_h", 0 0, L_0x12c3e6700;  1 drivers
v0x12c1f40b0_0 .net "out_l", 0 0, L_0x12c3e61e0;  1 drivers
v0x12c1f4140_0 .net "out_vh", 0 0, L_0x12c3e6430;  1 drivers
v0x12c1f35a0_0 .net "out_vl", 0 0, L_0x12c3e5ed0;  1 drivers
L_0x12c3e6a00 .concat [ 1 1 0 0], L_0x12c3e6700, L_0x120041450;
L_0x12c3e6ae0 .concat [ 1 1 0 0], L_0x12c3e61e0, L_0x12c3e5ed0;
L_0x12c3e6c00 .functor MUXZ 2, L_0x12c3e6ae0, L_0x12c3e6a00, L_0x12c3e6430, C4<>;
S_0x12c25f2f0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c22e6d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c337760 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c3377a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c319630_0 .net "in", 1 0, L_0x12c3e6830;  1 drivers
v0x12c3196d0_0 .net "out", 0 0, L_0x12c3e6700;  alias, 1 drivers
v0x12c318380_0 .net "vld", 0 0, L_0x12c3e6430;  alias, 1 drivers
L_0x12c3e64d0 .part L_0x12c3e6830, 1, 1;
L_0x12c3e6660 .part L_0x12c3e6830, 0, 1;
S_0x12c25e7f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c25f2f0;
 .timescale -9 -12;
L_0x12c3e65b0 .functor NOT 1, L_0x12c3e64d0, C4<0>, C4<0>, C4<0>;
L_0x12c3e6700 .functor AND 1, L_0x12c3e65b0, L_0x12c3e6660, C4<1>, C4<1>;
v0x12c30f980_0 .net *"_ivl_2", 0 0, L_0x12c3e64d0;  1 drivers
v0x12c3070e0_0 .net *"_ivl_3", 0 0, L_0x12c3e65b0;  1 drivers
v0x12c307170_0 .net *"_ivl_5", 0 0, L_0x12c3e6660;  1 drivers
L_0x12c3e6430 .reduce/or L_0x12c3e6830;
S_0x12c25c4f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c25f2f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c25c4f0
v0x12c347030_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12c347030_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c347030_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_23.48 ;
    %load/vec4 v0x12c347030_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_23.49, 5;
    %load/vec4 v0x12c347030_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c347030_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_23.48;
T_23.49 ;
    %end;
S_0x12c25ae10 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c22e6d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c3371d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c337210 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c326200_0 .net "in", 1 0, L_0x12c3e6310;  1 drivers
v0x12c326290_0 .net "out", 0 0, L_0x12c3e61e0;  alias, 1 drivers
v0x12c32b560_0 .net "vld", 0 0, L_0x12c3e5ed0;  alias, 1 drivers
L_0x12c3e5fb0 .part L_0x12c3e6310, 1, 1;
L_0x12c3e6140 .part L_0x12c3e6310, 0, 1;
S_0x12c22ba10 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c25ae10;
 .timescale -9 -12;
L_0x12c3e6090 .functor NOT 1, L_0x12c3e5fb0, C4<0>, C4<0>, C4<0>;
L_0x12c3e61e0 .functor AND 1, L_0x12c3e6090, L_0x12c3e6140, C4<1>, C4<1>;
v0x12c322100_0 .net *"_ivl_2", 0 0, L_0x12c3e5fb0;  1 drivers
v0x12c320d40_0 .net *"_ivl_3", 0 0, L_0x12c3e6090;  1 drivers
v0x12c320dd0_0 .net *"_ivl_5", 0 0, L_0x12c3e6140;  1 drivers
L_0x12c3e5ed0 .reduce/or L_0x12c3e6310;
S_0x12c22af10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c25ae10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c22af10
v0x12c32ca80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12c32ca80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c32ca80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_24.50 ;
    %load/vec4 v0x12c32ca80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_24.51, 5;
    %load/vec4 v0x12c32ca80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c32ca80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_24.50;
T_24.51 ;
    %end;
S_0x12c228c10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c2e0df0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c228c10
v0x12c2c7910_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12c2c7910_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c2c7910_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_25.52 ;
    %load/vec4 v0x12c2c7910_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_25.53, 5;
    %load/vec4 v0x12c2c7910_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c2c7910_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_25.52;
T_25.53 ;
    %end;
S_0x12c227530 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c2e24d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c26a620 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12c26a660 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12c2c8b50_0 .net "in", 3 0, L_0x12c3e5e30;  1 drivers
v0x12c2c5780_0 .net "out", 1 0, L_0x12c3e5cd0;  alias, 1 drivers
v0x12c2c5810_0 .net "vld", 0 0, L_0x12c3e5a60;  alias, 1 drivers
L_0x12c3e5420 .part L_0x12c3e5e30, 0, 2;
L_0x12c3e5940 .part L_0x12c3e5e30, 2, 2;
S_0x12c2b4be0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c227530;
 .timescale -9 -12;
L_0x12c3e5a60 .functor OR 1, L_0x12c3e4db0, L_0x12c3e5540, C4<0>, C4<0>;
L_0x120041408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c1ff640_0 .net/2u *"_ivl_4", 0 0, L_0x120041408;  1 drivers
v0x12c1fcbb0_0 .net *"_ivl_6", 1 0, L_0x12c3e5ad0;  1 drivers
v0x12c1fcc40_0 .net *"_ivl_8", 1 0, L_0x12c3e5bb0;  1 drivers
v0x12c1fe140_0 .net "out_h", 0 0, L_0x12c3e5810;  1 drivers
v0x12c1fe1d0_0 .net "out_l", 0 0, L_0x12c3e52f0;  1 drivers
v0x12c1f05d0_0 .net "out_vh", 0 0, L_0x12c3e5540;  1 drivers
v0x12c1f0660_0 .net "out_vl", 0 0, L_0x12c3e4db0;  1 drivers
L_0x12c3e5ad0 .concat [ 1 1 0 0], L_0x12c3e5810, L_0x120041408;
L_0x12c3e5bb0 .concat [ 1 1 0 0], L_0x12c3e52f0, L_0x12c3e4db0;
L_0x12c3e5cd0 .functor MUXZ 2, L_0x12c3e5bb0, L_0x12c3e5ad0, L_0x12c3e5540, C4<>;
S_0x12c2b40e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c2b4be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c26a6a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c26a6e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c1f6930_0 .net "in", 1 0, L_0x12c3e5940;  1 drivers
v0x12c1f69c0_0 .net "out", 0 0, L_0x12c3e5810;  alias, 1 drivers
v0x12c1f5e20_0 .net "vld", 0 0, L_0x12c3e5540;  alias, 1 drivers
L_0x12c3e55e0 .part L_0x12c3e5940, 1, 1;
L_0x12c3e5770 .part L_0x12c3e5940, 0, 1;
S_0x12c2b1de0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c2b40e0;
 .timescale -9 -12;
L_0x12c3e56c0 .functor NOT 1, L_0x12c3e55e0, C4<0>, C4<0>, C4<0>;
L_0x12c3e5810 .functor AND 1, L_0x12c3e56c0, L_0x12c3e5770, C4<1>, C4<1>;
v0x12c30fe70_0 .net *"_ivl_2", 0 0, L_0x12c3e55e0;  1 drivers
v0x12c345df0_0 .net *"_ivl_3", 0 0, L_0x12c3e56c0;  1 drivers
v0x12c345e80_0 .net *"_ivl_5", 0 0, L_0x12c3e5770;  1 drivers
L_0x12c3e5540 .reduce/or L_0x12c3e5940;
S_0x12c2b0700 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c2b40e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c2b0700
v0x12c3399f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12c3399f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c3399f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_26.54 ;
    %load/vec4 v0x12c3399f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_26.55, 5;
    %load/vec4 v0x12c3399f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c3399f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_26.54;
T_26.55 ;
    %end;
S_0x12c271890 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c2b4be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c1f5eb0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c1f5ef0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c1fa150_0 .net "in", 1 0, L_0x12c3e5420;  1 drivers
v0x12c1fa1e0_0 .net "out", 0 0, L_0x12c3e52f0;  alias, 1 drivers
v0x12c1ff5b0_0 .net "vld", 0 0, L_0x12c3e4db0;  alias, 1 drivers
L_0x12c3e5100 .part L_0x12c3e5420, 1, 1;
L_0x12c3e5250 .part L_0x12c3e5420, 0, 1;
S_0x12c270d90 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c271890;
 .timescale -9 -12;
L_0x12c3e51a0 .functor NOT 1, L_0x12c3e5100, C4<0>, C4<0>, C4<0>;
L_0x12c3e52f0 .functor AND 1, L_0x12c3e51a0, L_0x12c3e5250, C4<1>, C4<1>;
v0x12c1f7830_0 .net *"_ivl_2", 0 0, L_0x12c3e5100;  1 drivers
v0x12c1fb5c0_0 .net *"_ivl_3", 0 0, L_0x12c3e51a0;  1 drivers
v0x12c1fb650_0 .net *"_ivl_5", 0 0, L_0x12c3e5250;  1 drivers
L_0x12c3e4db0 .reduce/or L_0x12c3e5420;
S_0x12c26ea90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c271890;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c26ea90
v0x12c1f8c50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12c1f8c50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c1f8c50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_27.56 ;
    %load/vec4 v0x12c1f8c50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_27.57, 5;
    %load/vec4 v0x12c1f8c50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c1f8c50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_27.56;
T_27.57 ;
    %end;
S_0x12c26d3b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c227530;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c26d3b0
v0x12c2c8ac0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12c2c8ac0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c2c8ac0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_28.58 ;
    %load/vec4 v0x12c2c8ac0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_28.59, 5;
    %load/vec4 v0x12c2c8ac0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c2c8ac0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_28.58;
T_28.59 ;
    %end;
S_0x12c2a5c20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c2fdca0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c2a5c20
v0x12c2f05a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12c2f05a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c2f05a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_29.60 ;
    %load/vec4 v0x12c2f05a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_29.61, 5;
    %load/vec4 v0x12c2f05a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c2f05a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_29.60;
T_29.61 ;
    %end;
S_0x12c2a5120 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c3137d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c2a5120
v0x12c2f99c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.log2 ;
    %load/vec4 v0x12c2f99c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c2f99c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_30.62 ;
    %load/vec4 v0x12c2f99c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_30.63, 5;
    %load/vec4 v0x12c2f99c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c2f99c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_30.62;
T_30.63 ;
    %end;
S_0x12c2a2e20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c26bd30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c2a2e20
v0x12c2f7150_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.log2 ;
    %load/vec4 v0x12c2f7150_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c2f7150_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_31.64 ;
    %load/vec4 v0x12c2f7150_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_31.65, 5;
    %load/vec4 v0x12c2f7150_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c2f7150_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_31.64;
T_31.65 ;
    %end;
S_0x12c2a1740 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x12c2b8020;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c2a1740
v0x12c2ca440_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.log2 ;
    %load/vec4 v0x12c2ca440_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c2ca440_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_32.66 ;
    %load/vec4 v0x12c2ca440_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_32.67, 5;
    %load/vec4 v0x12c2ca440_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c2ca440_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_32.66;
T_32.67 ;
    %end;
S_0x12c34c3e0 .scope function.vec4.s32, "log2" "log2" 4 4, 4 4 0, S_0x12c1fbdc0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c34c3e0
v0x12c2dede0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.log2 ;
    %load/vec4 v0x12c2dede0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c2dede0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_33.68 ;
    %load/vec4 v0x12c2dede0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_33.69, 5;
    %load/vec4 v0x12c2dede0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c2dede0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_33.68;
T_33.69 ;
    %end;
S_0x12c34c9e0 .scope module, "sub3" "sub_N" 4 114, 4 194 0, S_0x12c1fbdc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x12c222460 .param/l "N" 0 4 195, C4<0000000000000000000000000000001000>;
L_0x1200419f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c2cb7e0_0 .net/2u *"_ivl_0", 0 0, L_0x1200419f0;  1 drivers
L_0x120041a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c2cb880_0 .net/2u *"_ivl_4", 0 0, L_0x120041a38;  1 drivers
v0x12c2ccd70_0 .net "a", 7 0, L_0x12c3f08e0;  1 drivers
v0x12c2cce00_0 .net "ain", 8 0, L_0x12c3f0520;  1 drivers
v0x12c2d21d0_0 .net "b", 7 0, L_0x12c3f03a0;  1 drivers
v0x12c2d22a0_0 .net "bin", 8 0, L_0x12c3f0640;  1 drivers
v0x12c2cf7e0_0 .net "c", 8 0, L_0x12c3f0760;  alias, 1 drivers
L_0x12c3f0520 .concat [ 8 1 0 0], L_0x12c3f08e0, L_0x1200419f0;
L_0x12c3f0640 .concat [ 8 1 0 0], L_0x12c3f03a0, L_0x120041a38;
S_0x12c33f480 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x12c34c9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x12c2d3660 .param/l "N" 0 4 215, C4<0000000000000000000000000000001000>;
v0x12c2ddfa0_0 .net "a", 8 0, L_0x12c3f0520;  alias, 1 drivers
v0x12c2ce1e0_0 .net "b", 8 0, L_0x12c3f0640;  alias, 1 drivers
v0x12c2ce270_0 .net "c", 8 0, L_0x12c3f0760;  alias, 1 drivers
L_0x12c3f0760 .arith/sub 9, L_0x12c3f0520, L_0x12c3f0640;
S_0x12c33dda0 .scope module, "uut_abs_regime1" "abs_regime" 4 70, 4 252 0, S_0x12c1fbdc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 5 "regime";
    .port_info 2 /OUTPUT 6 "regime_N";
P_0x12c2d0d60 .param/l "N" 0 4 253, C4<00000000000000000000000000000101>;
L_0x120040ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c2dcb10_0 .net/2u *"_ivl_0", 0 0, L_0x120040ef8;  1 drivers
v0x12c2dcbb0_0 .net *"_ivl_11", 5 0, L_0x12c3e1f80;  1 drivers
v0x12c2d7690_0 .net *"_ivl_2", 5 0, L_0x12c3e1dc0;  1 drivers
L_0x120040f40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c2d7720_0 .net/2u *"_ivl_4", 0 0, L_0x120040f40;  1 drivers
v0x12c2d4c90_0 .net *"_ivl_6", 5 0, L_0x12c3e1e60;  1 drivers
L_0x120040f88 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x12c2d4d20_0 .net *"_ivl_8", 5 0, L_0x120040f88;  1 drivers
v0x12c2d6220_0 .net "rc", 0 0, L_0x12c3e1460;  alias, 1 drivers
v0x12c2d62b0_0 .net "regime", 4 0, L_0x12c3e1650;  alias, 1 drivers
v0x12c2db680_0 .net "regime_N", 5 0, L_0x12c3e2080;  alias, 1 drivers
L_0x12c3e1dc0 .concat [ 5 1 0 0], L_0x12c3e1650, L_0x120040ef8;
L_0x12c3e1e60 .concat [ 5 1 0 0], L_0x12c3e1650, L_0x120040f40;
L_0x12c3e1f80 .arith/sub 6, L_0x120040f88, L_0x12c3e1e60;
L_0x12c3e2080 .functor MUXZ 6, L_0x12c3e1f80, L_0x12c3e1dc0, L_0x12c3e1460, C4<>;
S_0x12c314270 .scope module, "uut_abs_regime2" "abs_regime" 4 71, 4 252 0, S_0x12c1fbdc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 5 "regime";
    .port_info 2 /OUTPUT 6 "regime_N";
P_0x12c2d0e00 .param/l "N" 0 4 253, C4<00000000000000000000000000000101>;
L_0x120040fd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c2da210_0 .net/2u *"_ivl_0", 0 0, L_0x120040fd0;  1 drivers
v0x12c2da2a0_0 .net *"_ivl_11", 5 0, L_0x12c3e23e0;  1 drivers
v0x12c2e5210_0 .net *"_ivl_2", 5 0, L_0x12c3e21e0;  1 drivers
L_0x120041018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c2e52a0_0 .net/2u *"_ivl_4", 0 0, L_0x120041018;  1 drivers
v0x12c2e4f90_0 .net *"_ivl_6", 5 0, L_0x12c3e22c0;  1 drivers
L_0x120041060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x12c2e5020_0 .net *"_ivl_8", 5 0, L_0x120041060;  1 drivers
v0x12c2e3d90_0 .net "rc", 0 0, L_0x12c3e11b0;  alias, 1 drivers
v0x12c2e3e20_0 .net "regime", 4 0, L_0x12c3e1500;  alias, 1 drivers
v0x12c2e26a0_0 .net "regime_N", 5 0, L_0x12c3e2520;  alias, 1 drivers
L_0x12c3e21e0 .concat [ 5 1 0 0], L_0x12c3e1500, L_0x120040fd0;
L_0x12c3e22c0 .concat [ 5 1 0 0], L_0x12c3e1500, L_0x120041018;
L_0x12c3e23e0 .arith/sub 6, L_0x120041060, L_0x12c3e22c0;
L_0x12c3e2520 .functor MUXZ 6, L_0x12c3e23e0, L_0x12c3e21e0, L_0x12c3e11b0, C4<>;
S_0x12c312b90 .scope module, "uut_add_mantovf" "add_1" 4 115, 4 243 0, S_0x12c1fbdc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 1 "mant_ovf";
    .port_info 2 /OUTPUT 9 "c";
P_0x12c2d8cc0 .param/l "N" 0 4 244, C4<0000000000000000000000000000001000>;
v0x12c2e1000_0 .net *"_ivl_0", 8 0, L_0x12c3f0440;  1 drivers
L_0x120041ac8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12c2c32b0_0 .net *"_ivl_3", 7 0, L_0x120041ac8;  1 drivers
v0x12c2c3340_0 .net "a", 8 0, L_0x12c3f0760;  alias, 1 drivers
v0x12c263770_0 .net "c", 8 0, L_0x12c3f0b90;  alias, 1 drivers
v0x12c263800_0 .net "mant_ovf", 0 0, L_0x12c3f0d10;  1 drivers
L_0x12c3f0440 .concat [ 1 8 0 0], L_0x12c3f0d10, L_0x120041ac8;
L_0x12c3f0b90 .arith/sum 9, L_0x12c3f0760, L_0x12c3f0440;
S_0x12c331bf0 .scope module, "uut_add_sub_N" "add_sub_N" 4 98, 4 230 0, S_0x12c1fbdc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "op";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 33 "c";
P_0x12c2bfa10 .param/l "N" 0 4 231, +C4<00000000000000000000000000100000>;
v0x12c257ff0_0 .net "a", 31 0, L_0x12c3c6f10;  alias, 1 drivers
v0x12c242ce0_0 .net "b", 31 0, L_0x12c3e4260;  alias, 1 drivers
v0x12c242d70_0 .net "c", 32 0, L_0x12c3e4950;  alias, 1 drivers
v0x12c2383a0_0 .net "c_add", 32 0, L_0x12c3e4550;  1 drivers
v0x12c238430_0 .net "c_sub", 32 0, L_0x12c3e4850;  1 drivers
v0x12c232f60_0 .net "op", 0 0, L_0x12c3e12b0;  alias, 1 drivers
L_0x12c3e4950 .functor MUXZ 33, L_0x12c3e4850, L_0x12c3e4550, L_0x12c3e12b0, C4<>;
S_0x12c330510 .scope module, "a11" "add_N" 4 237, 4 204 0, S_0x12c331bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x12c2bfa90 .param/l "N" 0 4 205, +C4<00000000000000000000000000100000>;
L_0x1200412e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c2a88f0_0 .net/2u *"_ivl_0", 0 0, L_0x1200412e8;  1 drivers
L_0x120041330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c2a8980_0 .net/2u *"_ivl_4", 0 0, L_0x120041330;  1 drivers
v0x12c277130_0 .net "a", 31 0, L_0x12c3c6f10;  alias, 1 drivers
v0x12c2771c0_0 .net "ain", 32 0, L_0x12c3e4310;  1 drivers
v0x12c26b8e0_0 .net "b", 31 0, L_0x12c3e4260;  alias, 1 drivers
v0x12c26b970_0 .net "bin", 32 0, L_0x12c3e4430;  1 drivers
v0x12c2abe00_0 .net "c", 32 0, L_0x12c3e4550;  alias, 1 drivers
L_0x12c3e4310 .concat [ 32 1 0 0], L_0x12c3c6f10, L_0x1200412e8;
L_0x12c3e4430 .concat [ 32 1 0 0], L_0x12c3e4260, L_0x120041330;
S_0x12c3514a0 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x12c330510;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x12c2bce50 .param/l "N" 0 4 223, +C4<00000000000000000000000000100000>;
v0x12c2b9fa0_0 .net "a", 32 0, L_0x12c3e4310;  alias, 1 drivers
v0x12c2b96c0_0 .net "b", 32 0, L_0x12c3e4430;  alias, 1 drivers
v0x12c2b9750_0 .net "c", 32 0, L_0x12c3e4550;  alias, 1 drivers
L_0x12c3e4550 .arith/sum 33, L_0x12c3e4310, L_0x12c3e4430;
S_0x12c2f9ff0 .scope module, "s11" "sub_N" 4 238, 4 194 0, S_0x12c331bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x12c2fa160 .param/l "N" 0 4 195, +C4<00000000000000000000000000100000>;
L_0x120041378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c22f1d0_0 .net/2u *"_ivl_0", 0 0, L_0x120041378;  1 drivers
L_0x1200413c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c2615a0_0 .net/2u *"_ivl_4", 0 0, L_0x1200413c0;  1 drivers
v0x12c261630_0 .net "a", 31 0, L_0x12c3c6f10;  alias, 1 drivers
v0x12c2596b0_0 .net "ain", 32 0, L_0x12c3e4650;  1 drivers
v0x12c259740_0 .net "b", 31 0, L_0x12c3e4260;  alias, 1 drivers
v0x12c258e20_0 .net "bin", 32 0, L_0x12c3e4730;  1 drivers
v0x12c258eb0_0 .net "c", 32 0, L_0x12c3e4850;  alias, 1 drivers
L_0x12c3e4650 .concat [ 32 1 0 0], L_0x12c3c6f10, L_0x120041378;
L_0x12c3e4730 .concat [ 32 1 0 0], L_0x12c3e4260, L_0x1200413c0;
S_0x12c2dd140 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x12c2f9ff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x12c269de0 .param/l "N" 0 4 215, +C4<00000000000000000000000000100000>;
v0x12c269600_0 .net "a", 32 0, L_0x12c3e4650;  alias, 1 drivers
v0x12c2696a0_0 .net "b", 32 0, L_0x12c3e4730;  alias, 1 drivers
v0x12c22f140_0 .net "c", 32 0, L_0x12c3e4850;  alias, 1 drivers
L_0x12c3e4850 .arith/sub 33, L_0x12c3e4650, L_0x12c3e4730;
S_0x12c257140 .scope module, "uut_add_ulp" "add_N" 4 143, 4 204 0, S_0x12c1fbdc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x12c2572b0 .param/l "N" 0 4 205, +C4<00000000000000000000000000100000>;
L_0x120041d98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c236fa0_0 .net/2u *"_ivl_0", 0 0, L_0x120041d98;  1 drivers
L_0x120041de0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c234510_0 .net/2u *"_ivl_4", 0 0, L_0x120041de0;  1 drivers
v0x12c2345a0_0 .net "a", 31 0, L_0x12c3f4060;  1 drivers
v0x12c235aa0_0 .net "ain", 32 0, L_0x12c3f33f0;  1 drivers
v0x12c235b50_0 .net "b", 31 0, L_0x12c3f3990;  alias, 1 drivers
v0x12c241890_0 .net "bin", 32 0, L_0x12c3f3510;  1 drivers
v0x12c241920_0 .net "c", 32 0, L_0x12c3f3f60;  alias, 1 drivers
L_0x12c3f33f0 .concat [ 32 1 0 0], L_0x12c3f4060, L_0x120041d98;
L_0x12c3f3510 .concat [ 32 1 0 0], L_0x12c3f3990, L_0x120041de0;
S_0x12c241e80 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x12c257140;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x12c230640 .param/l "N" 0 4 223, +C4<00000000000000000000000000100000>;
v0x12c231ab0_0 .net "a", 32 0, L_0x12c3f33f0;  alias, 1 drivers
v0x12c231b60_0 .net "b", 32 0, L_0x12c3f3510;  alias, 1 drivers
v0x12c236f10_0 .net "c", 32 0, L_0x12c3f3f60;  alias, 1 drivers
L_0x12c3f3f60 .arith/sum 33, L_0x12c3f33f0, L_0x12c3f3510;
S_0x12c223860 .scope module, "uut_de1" "data_extract_v1" 4 42, 4 155 0, S_0x12c1fbdc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 5 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 30 "mant";
P_0x12c23c420 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000101>;
P_0x12c23c460 .param/l "N" 0 4 165, +C4<00000000000000000000000000100000>;
P_0x12c23c4a0 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x12c3c8f90 .functor BUFZ 32, L_0x12c3c8b80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12c3c90e0 .functor NOT 32, L_0x12c3c8f90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1200405b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12c3d2ec0 .functor XOR 1, L_0x12c3c9000, L_0x1200405b0, C4<0>, C4<0>;
v0x12c359080_0 .net/2u *"_ivl_10", 0 0, L_0x1200405b0;  1 drivers
v0x12c359130_0 .net *"_ivl_12", 0 0, L_0x12c3d2ec0;  1 drivers
L_0x1200405f8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x12c3591e0_0 .net/2u *"_ivl_16", 4 0, L_0x1200405f8;  1 drivers
v0x12c3592a0_0 .net *"_ivl_18", 4 0, L_0x12c3d3170;  1 drivers
v0x12c359350_0 .net *"_ivl_23", 29 0, L_0x12c3d4960;  1 drivers
L_0x1200407a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12c359440_0 .net/2u *"_ivl_24", 1 0, L_0x1200407a8;  1 drivers
v0x12c3594f0_0 .net *"_ivl_4", 31 0, L_0x12c3c90e0;  1 drivers
v0x12c3595a0_0 .net *"_ivl_9", 30 0, L_0x12c3d2e20;  1 drivers
v0x12c359650_0 .net "exp", 1 0, L_0x12c3d4b60;  alias, 1 drivers
v0x12c359760_0 .net "in", 31 0, L_0x12c3c8b80;  alias, 1 drivers
v0x12c359810_0 .net "k", 4 0, L_0x12c3d2c80;  1 drivers
v0x12c3598b0_0 .net "mant", 29 0, L_0x12c3d4c90;  alias, 1 drivers
v0x12c359960_0 .net "rc", 0 0, L_0x12c3c9000;  alias, 1 drivers
v0x12c359a00_0 .net "regime", 4 0, L_0x12c3d32a0;  alias, 1 drivers
v0x12c359ab0_0 .net "xin", 31 0, L_0x12c3c8f90;  1 drivers
v0x12c359b60_0 .net "xin_r", 31 0, L_0x12c3c9150;  1 drivers
v0x12c359c10_0 .net "xin_tmp", 31 0, L_0x12c3d4870;  1 drivers
L_0x12c3c9000 .part L_0x12c3c8f90, 30, 1;
L_0x12c3c9150 .functor MUXZ 32, L_0x12c3c8f90, L_0x12c3c90e0, L_0x12c3c9000, C4<>;
L_0x12c3d2e20 .part L_0x12c3c9150, 0, 31;
L_0x12c3d2ff0 .concat [ 1 31 0 0], L_0x12c3d2ec0, L_0x12c3d2e20;
L_0x12c3d3170 .arith/sub 5, L_0x12c3d2c80, L_0x1200405f8;
L_0x12c3d32a0 .functor MUXZ 5, L_0x12c3d2c80, L_0x12c3d3170, L_0x12c3c9000, C4<>;
L_0x12c3d4960 .part L_0x12c3c8f90, 0, 30;
L_0x12c3d4a40 .concat [ 2 30 0 0], L_0x1200407a8, L_0x12c3d4960;
L_0x12c3d4b60 .part L_0x12c3d4870, 30, 2;
L_0x12c3d4c90 .part L_0x12c3d4870, 0, 30;
S_0x12c20e5a0 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x12c223860;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c20e5a0
v0x12c23af70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.log2 ;
    %load/vec4 v0x12c23af70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c23af70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_34.70 ;
    %load/vec4 v0x12c23af70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_34.71, 5;
    %load/vec4 v0x12c23af70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c23af70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_34.70;
T_34.71 ;
    %end;
S_0x12c29f100 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x12c223860;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x12c29f270 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x12c29f2b0 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x12c3d4870 .functor BUFZ 32, L_0x12c3d42c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x120040760 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c2483d0_0 .net *"_ivl_11", 0 0, L_0x120040760;  1 drivers
v0x12c2498d0_0 .net *"_ivl_6", 0 0, L_0x12c3d43e0;  1 drivers
v0x12c249960_0 .net *"_ivl_7", 31 0, L_0x12c3d4570;  1 drivers
v0x12c255680_0 .net *"_ivl_9", 30 0, L_0x12c3d44b0;  1 drivers
v0x12c255710_0 .net "a", 31 0, L_0x12c3d4a40;  1 drivers
v0x12c250210_0 .net "b", 4 0, L_0x12c3d2c80;  alias, 1 drivers
v0x12c2502c0_0 .net "c", 31 0, L_0x12c3d4870;  alias, 1 drivers
v0x12c24d810 .array "tmp", 0 4;
v0x12c24d810_0 .net v0x12c24d810 0, 31 0, L_0x12c3d4710; 1 drivers
v0x12c24d810_1 .net v0x12c24d810 1, 31 0, L_0x12c3d3640; 1 drivers
v0x12c24d810_2 .net v0x12c24d810 2, 31 0, L_0x12c3d3ac0; 1 drivers
v0x12c24d810_3 .net v0x12c24d810 3, 31 0, L_0x12c3d3ee0; 1 drivers
v0x12c24d810_4 .net v0x12c24d810 4, 31 0, L_0x12c3d42c0; 1 drivers
L_0x12c3d33c0 .part L_0x12c3d2c80, 1, 1;
L_0x12c3d37a0 .part L_0x12c3d2c80, 2, 1;
L_0x12c3d3be0 .part L_0x12c3d2c80, 3, 1;
L_0x12c3d4000 .part L_0x12c3d2c80, 4, 1;
L_0x12c3d43e0 .part L_0x12c3d2c80, 0, 1;
L_0x12c3d44b0 .part L_0x12c3d4a40, 0, 31;
L_0x12c3d4570 .concat [ 1 31 0 0], L_0x120040760, L_0x12c3d44b0;
L_0x12c3d4710 .functor MUXZ 32, L_0x12c3d4a40, L_0x12c3d4570, L_0x12c3d43e0, C4<>;
S_0x12c289e40 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x12c29f100;
 .timescale -9 -12;
P_0x12c28a000 .param/l "i" 1 4 296, +C4<01>;
v0x12c23da00_0 .net *"_ivl_1", 0 0, L_0x12c3d33c0;  1 drivers
v0x12c23da90_0 .net *"_ivl_3", 31 0, L_0x12c3d3500;  1 drivers
v0x12c23ef50_0 .net *"_ivl_5", 29 0, L_0x12c3d3460;  1 drivers
L_0x120040640 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12c23efe0_0 .net *"_ivl_7", 1 0, L_0x120040640;  1 drivers
L_0x12c3d3460 .part L_0x12c3d4710, 0, 30;
L_0x12c3d3500 .concat [ 2 30 0 0], L_0x120040640, L_0x12c3d3460;
L_0x12c3d3640 .functor MUXZ 32, L_0x12c3d4710, L_0x12c3d3500, L_0x12c3d33c0, C4<>;
S_0x12c32ded0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x12c29f100;
 .timescale -9 -12;
P_0x12c32e090 .param/l "i" 1 4 296, +C4<010>;
v0x12c256b50_0 .net *"_ivl_1", 0 0, L_0x12c3d37a0;  1 drivers
v0x12c256be0_0 .net *"_ivl_3", 31 0, L_0x12c3d39e0;  1 drivers
v0x12c24c1e0_0 .net *"_ivl_5", 27 0, L_0x12c3d3940;  1 drivers
L_0x120040688 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x12c24c2a0_0 .net *"_ivl_7", 3 0, L_0x120040688;  1 drivers
L_0x12c3d3940 .part L_0x12c3d3640, 0, 28;
L_0x12c3d39e0 .concat [ 4 28 0 0], L_0x120040688, L_0x12c3d3940;
L_0x12c3d3ac0 .functor MUXZ 32, L_0x12c3d3640, L_0x12c3d39e0, L_0x12c3d37a0, C4<>;
S_0x12c1ffb40 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x12c29f100;
 .timescale -9 -12;
P_0x12c1ffd30 .param/l "i" 1 4 296, +C4<011>;
v0x12c246db0_0 .net *"_ivl_1", 0 0, L_0x12c3d3be0;  1 drivers
v0x12c244350_0 .net *"_ivl_3", 31 0, L_0x12c3d3d80;  1 drivers
v0x12c2443e0_0 .net *"_ivl_5", 23 0, L_0x12c3d3c80;  1 drivers
L_0x1200406d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12c2458e0_0 .net *"_ivl_7", 7 0, L_0x1200406d0;  1 drivers
L_0x12c3d3c80 .part L_0x12c3d3ac0, 0, 24;
L_0x12c3d3d80 .concat [ 8 24 0 0], L_0x1200406d0, L_0x12c3d3c80;
L_0x12c3d3ee0 .functor MUXZ 32, L_0x12c3d3ac0, L_0x12c3d3d80, L_0x12c3d3be0, C4<>;
S_0x12c1fa710 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x12c29f100;
 .timescale -9 -12;
P_0x12c2459c0 .param/l "i" 1 4 296, +C4<0100>;
v0x12c1fa880_0 .net *"_ivl_1", 0 0, L_0x12c3d4000;  1 drivers
v0x12c24ad40_0 .net *"_ivl_3", 31 0, L_0x12c3d4180;  1 drivers
v0x12c24add0_0 .net *"_ivl_5", 15 0, L_0x12c3d40a0;  1 drivers
L_0x120040718 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c248340_0 .net *"_ivl_7", 15 0, L_0x120040718;  1 drivers
L_0x12c3d40a0 .part L_0x12c3d3ee0, 0, 16;
L_0x12c3d4180 .concat [ 16 16 0 0], L_0x120040718, L_0x12c3d40a0;
L_0x12c3d42c0 .functor MUXZ 32, L_0x12c3d3ee0, L_0x12c3d4180, L_0x12c3d4000, C4<>;
S_0x12c2ef660 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x12c223860;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x12c2ef820 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x12c2ef860 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x12c358e20_0 .net "in", 31 0, L_0x12c3d2ff0;  1 drivers
v0x12c358ef0_0 .net "out", 4 0, L_0x12c3d2c80;  alias, 1 drivers
v0x12c358fc0_0 .net "vld", 0 0, L_0x12c3d29b0;  1 drivers
S_0x12c2ea1e0 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x12c2ef660;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c24ed90 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x12c24edd0 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x12c3588a0_0 .net "in", 31 0, L_0x12c3d2ff0;  alias, 1 drivers
v0x12c358960_0 .net "out", 4 0, L_0x12c3d2c80;  alias, 1 drivers
v0x12c358a20_0 .net "vld", 0 0, L_0x12c3d29b0;  alias, 1 drivers
L_0x12c3cdce0 .part L_0x12c3d2ff0, 0, 16;
L_0x12c3d2910 .part L_0x12c3d2ff0, 16, 16;
S_0x12c2f3690 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c2ea1e0;
 .timescale -9 -12;
L_0x12c3d29b0 .functor OR 1, L_0x12c3cd8d0, L_0x12c3d2500, C4<0>, C4<0>;
L_0x120040568 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c3580a0_0 .net/2u *"_ivl_4", 0 0, L_0x120040568;  1 drivers
v0x12c358160_0 .net *"_ivl_6", 4 0, L_0x12c3d2a60;  1 drivers
v0x12c358200_0 .net *"_ivl_8", 4 0, L_0x12c3d2b40;  1 drivers
v0x12c3582b0_0 .net "out_h", 3 0, L_0x12c3d27b0;  1 drivers
v0x12c358370_0 .net "out_l", 3 0, L_0x12c3cdb80;  1 drivers
v0x12c358440_0 .net "out_vh", 0 0, L_0x12c3d2500;  1 drivers
v0x12c3584f0_0 .net "out_vl", 0 0, L_0x12c3cd8d0;  1 drivers
L_0x12c3d2a60 .concat [ 4 1 0 0], L_0x12c3d27b0, L_0x120040568;
L_0x12c3d2b40 .concat [ 4 1 0 0], L_0x12c3cdb80, L_0x12c3cd8d0;
L_0x12c3d2c80 .functor MUXZ 5, L_0x12c3d2b40, L_0x12c3d2a60, L_0x12c3d2500, C4<>;
S_0x12c2d27b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c2f3690;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c2ea3e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x12c2ea420 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x12c2b3730_0 .net "in", 15 0, L_0x12c3d2910;  1 drivers
v0x12c2b1fb0_0 .net "out", 3 0, L_0x12c3d27b0;  alias, 1 drivers
v0x12c2b2040_0 .net "vld", 0 0, L_0x12c3d2500;  alias, 1 drivers
L_0x12c3d0050 .part L_0x12c3d2910, 0, 8;
L_0x12c3d2420 .part L_0x12c3d2910, 8, 8;
S_0x12c2cd330 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c2d27b0;
 .timescale -9 -12;
L_0x12c3d2500 .functor OR 1, L_0x12c3cfc40, L_0x12c3d1ff0, C4<0>, C4<0>;
L_0x120040520 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c299840_0 .net/2u *"_ivl_4", 0 0, L_0x120040520;  1 drivers
v0x12c29ad40_0 .net *"_ivl_6", 3 0, L_0x12c3d25b0;  1 drivers
v0x12c29add0_0 .net *"_ivl_8", 3 0, L_0x12c3d2690;  1 drivers
v0x12c2b6230_0 .net "out_h", 2 0, L_0x12c3d22c0;  1 drivers
v0x12c2b62c0_0 .net "out_l", 2 0, L_0x12c3cfef0;  1 drivers
v0x12c2b5fb0_0 .net "out_vh", 0 0, L_0x12c3d1ff0;  1 drivers
v0x12c2b6040_0 .net "out_vl", 0 0, L_0x12c3cfc40;  1 drivers
L_0x12c3d25b0 .concat [ 3 1 0 0], L_0x12c3d22c0, L_0x120040520;
L_0x12c3d2690 .concat [ 3 1 0 0], L_0x12c3cfef0, L_0x12c3cfc40;
L_0x12c3d27b0 .functor MUXZ 4, L_0x12c3d2690, L_0x12c3d25b0, L_0x12c3d1ff0, C4<>;
S_0x12c2d67e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c2cd330;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c2d29b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x12c2d29f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x12c21b540_0 .net "in", 7 0, L_0x12c3d2420;  1 drivers
v0x12c220910_0 .net "out", 2 0, L_0x12c3d22c0;  alias, 1 drivers
v0x12c2209a0_0 .net "vld", 0 0, L_0x12c3d1ff0;  alias, 1 drivers
L_0x12c3d0f80 .part L_0x12c3d2420, 0, 4;
L_0x12c3d1f50 .part L_0x12c3d2420, 4, 4;
S_0x12c2374f0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c2d67e0;
 .timescale -9 -12;
L_0x12c3d1ff0 .functor OR 1, L_0x12c3d0b70, L_0x12c3d1aa0, C4<0>, C4<0>;
L_0x1200404d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c214af0_0 .net/2u *"_ivl_4", 0 0, L_0x1200404d8;  1 drivers
v0x12c215ff0_0 .net *"_ivl_6", 2 0, L_0x12c3d20a0;  1 drivers
v0x12c216080_0 .net *"_ivl_8", 2 0, L_0x12c3d2180;  1 drivers
v0x12c221da0_0 .net "out_h", 1 0, L_0x12c3d1df0;  1 drivers
v0x12c221e30_0 .net "out_l", 1 0, L_0x12c3d0e20;  1 drivers
v0x12c21c920_0 .net "out_vh", 0 0, L_0x12c3d1aa0;  1 drivers
v0x12c21c9b0_0 .net "out_vl", 0 0, L_0x12c3d0b70;  1 drivers
L_0x12c3d20a0 .concat [ 2 1 0 0], L_0x12c3d1df0, L_0x1200404d8;
L_0x12c3d2180 .concat [ 2 1 0 0], L_0x12c3d0e20, L_0x12c3d0b70;
L_0x12c3d22c0 .functor MUXZ 3, L_0x12c3d2180, L_0x12c3d20a0, L_0x12c3d1aa0, C4<>;
S_0x12c232070 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c2374f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c2d6950 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12c2d6990 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12c20f490_0 .net "in", 3 0, L_0x12c3d1f50;  1 drivers
v0x12c204ac0_0 .net "out", 1 0, L_0x12c3d1df0;  alias, 1 drivers
v0x12c204b50_0 .net "vld", 0 0, L_0x12c3d1aa0;  alias, 1 drivers
L_0x12c3d1460 .part L_0x12c3d1f50, 0, 2;
L_0x12c3d1980 .part L_0x12c3d1f50, 2, 2;
S_0x12c23b520 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c232070;
 .timescale -9 -12;
L_0x12c3d1aa0 .functor OR 1, L_0x12c3d1020, L_0x12c3d1580, C4<0>, C4<0>;
L_0x120040490 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c22dcc0_0 .net/2u *"_ivl_4", 0 0, L_0x120040490;  1 drivers
v0x12c22dd50_0 .net *"_ivl_6", 1 0, L_0x12c3d1c10;  1 drivers
v0x12c225dd0_0 .net *"_ivl_8", 1 0, L_0x12c3d1cd0;  1 drivers
v0x12c225e60_0 .net "out_h", 0 0, L_0x12c3d1850;  1 drivers
v0x12c225500_0 .net "out_l", 0 0, L_0x12c3d1330;  1 drivers
v0x12c225590_0 .net "out_vh", 0 0, L_0x12c3d1580;  1 drivers
v0x12c2246c0_0 .net "out_vl", 0 0, L_0x12c3d1020;  1 drivers
L_0x12c3d1c10 .concat [ 1 1 0 0], L_0x12c3d1850, L_0x120040490;
L_0x12c3d1cd0 .concat [ 1 1 0 0], L_0x12c3d1330, L_0x12c3d1020;
L_0x12c3d1df0 .functor MUXZ 2, L_0x12c3d1cd0, L_0x12c3d1c10, L_0x12c3d1580, C4<>;
S_0x12c24b320 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c23b520;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c2321e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c232220 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c2609d0_0 .net "in", 1 0, L_0x12c3d1980;  1 drivers
v0x12c2606c0_0 .net "out", 0 0, L_0x12c3d1850;  alias, 1 drivers
v0x12c260750_0 .net "vld", 0 0, L_0x12c3d1580;  alias, 1 drivers
L_0x12c3d1620 .part L_0x12c3d1980, 1, 1;
L_0x12c3d17b0 .part L_0x12c3d1980, 0, 1;
S_0x12c245ea0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c24b320;
 .timescale -9 -12;
L_0x12c3d1700 .functor NOT 1, L_0x12c3d1620, C4<0>, C4<0>, C4<0>;
L_0x12c3d1850 .functor AND 1, L_0x12c3d1700, L_0x12c3d17b0, C4<1>, C4<1>;
v0x12c246010_0 .net *"_ivl_2", 0 0, L_0x12c3d1620;  1 drivers
v0x12c252d80_0 .net *"_ivl_3", 0 0, L_0x12c3d1700;  1 drivers
v0x12c252e10_0 .net *"_ivl_5", 0 0, L_0x12c3d17b0;  1 drivers
L_0x12c3d1580 .reduce/or L_0x12c3d1980;
S_0x12c24f350 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c24b320;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c24f350
v0x12c260940_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12c260940_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c260940_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_35.72 ;
    %load/vec4 v0x12c260940_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_35.73, 5;
    %load/vec4 v0x12c260940_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c260940_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_35.72;
T_35.73 ;
    %end;
S_0x12c207c40 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c23b520;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c207db0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c207df0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c25c750_0 .net "in", 1 0, L_0x12c3d1460;  1 drivers
v0x12c25afe0_0 .net "out", 0 0, L_0x12c3d1330;  alias, 1 drivers
v0x12c25b070_0 .net "vld", 0 0, L_0x12c3d1020;  alias, 1 drivers
L_0x12c3d1100 .part L_0x12c3d1460, 1, 1;
L_0x12c3d1290 .part L_0x12c3d1460, 0, 1;
S_0x12c217a40 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c207c40;
 .timescale -9 -12;
L_0x12c3d11e0 .functor NOT 1, L_0x12c3d1100, C4<0>, C4<0>, C4<0>;
L_0x12c3d1330 .functor AND 1, L_0x12c3d11e0, L_0x12c3d1290, C4<1>, C4<1>;
v0x12c217bb0_0 .net *"_ivl_2", 0 0, L_0x12c3d1100;  1 drivers
v0x12c25ddb0_0 .net *"_ivl_3", 0 0, L_0x12c3d11e0;  1 drivers
v0x12c25de40_0 .net *"_ivl_5", 0 0, L_0x12c3d1290;  1 drivers
L_0x12c3d1020 .reduce/or L_0x12c3d1460;
S_0x12c2125c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c207c40;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c2125c0
v0x12c25c6c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12c25c6c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c25c6c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_36.74 ;
    %load/vec4 v0x12c25c6c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_36.75, 5;
    %load/vec4 v0x12c25c6c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c25c6c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_36.74;
T_36.75 ;
    %end;
S_0x12c21ba70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c232070;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c21ba70
v0x12c20f400_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12c20f400_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c20f400_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_37.76 ;
    %load/vec4 v0x12c20f400_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_37.77, 5;
    %load/vec4 v0x12c20f400_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c20f400_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_37.76;
T_37.77 ;
    %end;
S_0x12c27f4b0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c2374f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c2247a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12c2247e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12c217460_0 .net "in", 3 0, L_0x12c3d0f80;  1 drivers
v0x12c2174f0_0 .net "out", 1 0, L_0x12c3d0e20;  alias, 1 drivers
v0x12c214a60_0 .net "vld", 0 0, L_0x12c3d0b70;  alias, 1 drivers
L_0x12c3d0530 .part L_0x12c3d0f80, 0, 2;
L_0x12c3d0a50 .part L_0x12c3d0f80, 2, 2;
S_0x12c27a030 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c27f4b0;
 .timescale -9 -12;
L_0x12c3d0b70 .functor OR 1, L_0x12c3d00f0, L_0x12c3d0650, C4<0>, C4<0>;
L_0x120040448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c2188f0_0 .net/2u *"_ivl_4", 0 0, L_0x120040448;  1 drivers
v0x12c218980_0 .net *"_ivl_6", 1 0, L_0x12c3d0be0;  1 drivers
v0x12c213470_0 .net *"_ivl_8", 1 0, L_0x12c3d0ce0;  1 drivers
v0x12c213500_0 .net "out_h", 0 0, L_0x12c3d0920;  1 drivers
v0x12c210a70_0 .net "out_l", 0 0, L_0x12c3d0400;  1 drivers
v0x12c210b00_0 .net "out_vh", 0 0, L_0x12c3d0650;  1 drivers
v0x12c212000_0 .net "out_vl", 0 0, L_0x12c3d00f0;  1 drivers
L_0x12c3d0be0 .concat [ 1 1 0 0], L_0x12c3d0920, L_0x120040448;
L_0x12c3d0ce0 .concat [ 1 1 0 0], L_0x12c3d0400, L_0x12c3d00f0;
L_0x12c3d0e20 .functor MUXZ 2, L_0x12c3d0ce0, L_0x12c3d0be0, L_0x12c3d0650, C4<>;
S_0x12c2834e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c27a030;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c27f660 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c27f6a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c206180_0 .net "in", 1 0, L_0x12c3d0a50;  1 drivers
v0x12c207680_0 .net "out", 0 0, L_0x12c3d0920;  alias, 1 drivers
v0x12c207710_0 .net "vld", 0 0, L_0x12c3d0650;  alias, 1 drivers
L_0x12c3d06f0 .part L_0x12c3d0a50, 1, 1;
L_0x12c3d0880 .part L_0x12c3d0a50, 0, 1;
S_0x12c2932e0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c2834e0;
 .timescale -9 -12;
L_0x12c3d07d0 .functor NOT 1, L_0x12c3d06f0, C4<0>, C4<0>, C4<0>;
L_0x12c3d0920 .functor AND 1, L_0x12c3d07d0, L_0x12c3d0880, C4<1>, C4<1>;
v0x12c293450_0 .net *"_ivl_2", 0 0, L_0x12c3d06f0;  1 drivers
v0x12c208af0_0 .net *"_ivl_3", 0 0, L_0x12c3d07d0;  1 drivers
v0x12c208b80_0 .net *"_ivl_5", 0 0, L_0x12c3d0880;  1 drivers
L_0x12c3d0650 .reduce/or L_0x12c3d0a50;
S_0x12c28de60 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c2834e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c28de60
v0x12c2060f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12c2060f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c2060f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_38.78 ;
    %load/vec4 v0x12c2060f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_38.79, 5;
    %load/vec4 v0x12c2060f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c2060f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_38.78;
T_38.79 ;
    %end;
S_0x12c297310 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c27a030;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c297480 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c2974c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c20b700_0 .net "in", 1 0, L_0x12c3d0530;  1 drivers
v0x12c223230_0 .net "out", 0 0, L_0x12c3d0400;  alias, 1 drivers
v0x12c2232c0_0 .net "vld", 0 0, L_0x12c3d00f0;  alias, 1 drivers
L_0x12c3d01d0 .part L_0x12c3d0530, 1, 1;
L_0x12c3d0360 .part L_0x12c3d0530, 0, 1;
S_0x12c323540 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c297310;
 .timescale -9 -12;
L_0x12c3d02b0 .functor NOT 1, L_0x12c3d01d0, C4<0>, C4<0>, C4<0>;
L_0x12c3d0400 .functor AND 1, L_0x12c3d02b0, L_0x12c3d0360, C4<1>, C4<1>;
v0x12c3236b0_0 .net *"_ivl_2", 0 0, L_0x12c3d01d0;  1 drivers
v0x12c20a0e0_0 .net *"_ivl_3", 0 0, L_0x12c3d02b0;  1 drivers
v0x12c20a170_0 .net *"_ivl_5", 0 0, L_0x12c3d0360;  1 drivers
L_0x12c3d00f0 .reduce/or L_0x12c3d0530;
S_0x12c31e0c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c297310;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c31e0c0
v0x12c20b670_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12c20b670_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c20b670_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_39.80 ;
    %load/vec4 v0x12c20b670_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_39.81, 5;
    %load/vec4 v0x12c20b670_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c20b670_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_39.80;
T_39.81 ;
    %end;
S_0x12c327570 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c27f4b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c327570
v0x12c3276e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12c3276e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c3276e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_40.82 ;
    %load/vec4 v0x12c3276e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_40.83, 5;
    %load/vec4 v0x12c3276e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c3276e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_40.82;
T_40.83 ;
    %end;
S_0x12c042f60 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c2d67e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c042f60
v0x12c21b4b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12c21b4b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c21b4b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_41.84 ;
    %load/vec4 v0x12c21b4b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_41.85, 5;
    %load/vec4 v0x12c21b4b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c21b4b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_41.84;
T_41.85 ;
    %end;
S_0x12c0430d0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c2cd330;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c21df10 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x12c21df50 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x12c29c1b0_0 .net "in", 7 0, L_0x12c3d0050;  1 drivers
v0x12c29c240_0 .net "out", 2 0, L_0x12c3cfef0;  alias, 1 drivers
v0x12c2997b0_0 .net "vld", 0 0, L_0x12c3cfc40;  alias, 1 drivers
L_0x12c3cec30 .part L_0x12c3d0050, 0, 4;
L_0x12c3cfb60 .part L_0x12c3d0050, 4, 4;
S_0x12c03f7e0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c0430d0;
 .timescale -9 -12;
L_0x12c3cfc40 .functor OR 1, L_0x12c3ce840, L_0x12c3cf750, C4<0>, C4<0>;
L_0x120040400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c291890_0 .net/2u *"_ivl_4", 0 0, L_0x120040400;  1 drivers
v0x12c291920_0 .net *"_ivl_6", 2 0, L_0x12c3cfcf0;  1 drivers
v0x12c29d640_0 .net *"_ivl_8", 2 0, L_0x12c3cfdd0;  1 drivers
v0x12c29d6d0_0 .net "out_h", 1 0, L_0x12c3cfa00;  1 drivers
v0x12c2981c0_0 .net "out_l", 1 0, L_0x12c3ceab0;  1 drivers
v0x12c298290_0 .net "out_vh", 0 0, L_0x12c3cf750;  1 drivers
v0x12c2957c0_0 .net "out_vl", 0 0, L_0x12c3ce840;  1 drivers
L_0x12c3cfcf0 .concat [ 2 1 0 0], L_0x12c3cfa00, L_0x120040400;
L_0x12c3cfdd0 .concat [ 2 1 0 0], L_0x12c3ceab0, L_0x12c3ce840;
L_0x12c3cfef0 .functor MUXZ 3, L_0x12c3cfdd0, L_0x12c3cfcf0, L_0x12c3cf750, C4<>;
S_0x12c03f950 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c03f7e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c21dfd0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12c21e010 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12c28ad30_0 .net "in", 3 0, L_0x12c3cfb60;  1 drivers
v0x12c280360_0 .net "out", 1 0, L_0x12c3cfa00;  alias, 1 drivers
v0x12c2803f0_0 .net "vld", 0 0, L_0x12c3cf750;  alias, 1 drivers
L_0x12c3cf110 .part L_0x12c3cfb60, 0, 2;
L_0x12c3cf630 .part L_0x12c3cfb60, 2, 2;
S_0x12c049740 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c03f950;
 .timescale -9 -12;
L_0x12c3cf750 .functor OR 1, L_0x12c3cecd0, L_0x12c3cf230, C4<0>, C4<0>;
L_0x1200403b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c268f60_0 .net/2u *"_ivl_4", 0 0, L_0x1200403b8;  1 drivers
v0x12c267760_0 .net *"_ivl_6", 1 0, L_0x12c3cf7c0;  1 drivers
v0x12c2677f0_0 .net *"_ivl_8", 1 0, L_0x12c3cf8c0;  1 drivers
v0x12c2a96a0_0 .net "out_h", 0 0, L_0x12c3cf500;  1 drivers
v0x12c2a9730_0 .net "out_l", 0 0, L_0x12c3cefe0;  1 drivers
v0x12c2a8fe0_0 .net "out_vh", 0 0, L_0x12c3cf230;  1 drivers
v0x12c2a9070_0 .net "out_vl", 0 0, L_0x12c3cecd0;  1 drivers
L_0x12c3cf7c0 .concat [ 1 1 0 0], L_0x12c3cf500, L_0x1200403b8;
L_0x12c3cf8c0 .concat [ 1 1 0 0], L_0x12c3cefe0, L_0x12c3cecd0;
L_0x12c3cfa00 .functor MUXZ 2, L_0x12c3cf8c0, L_0x12c3cf7c0, L_0x12c3cf230, C4<>;
S_0x12c0498b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c049740;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c22d0a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c22d0e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c227790_0 .net "in", 1 0, L_0x12c3cf630;  1 drivers
v0x12c2bacb0_0 .net "out", 0 0, L_0x12c3cf500;  alias, 1 drivers
v0x12c2bad40_0 .net "vld", 0 0, L_0x12c3cf230;  alias, 1 drivers
L_0x12c3cf2d0 .part L_0x12c3cf630, 1, 1;
L_0x12c3cf460 .part L_0x12c3cf630, 0, 1;
S_0x12c01b410 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c0498b0;
 .timescale -9 -12;
L_0x12c3cf3b0 .functor NOT 1, L_0x12c3cf2d0, C4<0>, C4<0>, C4<0>;
L_0x12c3cf500 .functor AND 1, L_0x12c3cf3b0, L_0x12c3cf460, C4<1>, C4<1>;
v0x12c22a4d0_0 .net *"_ivl_2", 0 0, L_0x12c3cf2d0;  1 drivers
v0x12c22a560_0 .net *"_ivl_3", 0 0, L_0x12c3cf3b0;  1 drivers
v0x12c228de0_0 .net *"_ivl_5", 0 0, L_0x12c3cf460;  1 drivers
L_0x12c3cf230 .reduce/or L_0x12c3cf630;
S_0x12c01b580 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c0498b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c01b580
v0x12c227700_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12c227700_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c227700_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_42.86 ;
    %load/vec4 v0x12c227700_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_42.87, 5;
    %load/vec4 v0x12c227700_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c227700_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_42.86;
T_42.87 ;
    %end;
S_0x12c059b00 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c049740;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c2ba640 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c2ba680 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c273850_0 .net "in", 1 0, L_0x12c3cf110;  1 drivers
v0x12c2aaf10_0 .net "out", 0 0, L_0x12c3cefe0;  alias, 1 drivers
v0x12c2aafa0_0 .net "vld", 0 0, L_0x12c3cecd0;  alias, 1 drivers
L_0x12c3cedb0 .part L_0x12c3cf110, 1, 1;
L_0x12c3cef40 .part L_0x12c3cf110, 0, 1;
S_0x12c059c70 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c059b00;
 .timescale -9 -12;
L_0x12c3cee90 .functor NOT 1, L_0x12c3cedb0, C4<0>, C4<0>, C4<0>;
L_0x12c3cefe0 .functor AND 1, L_0x12c3cee90, L_0x12c3cef40, C4<1>, C4<1>;
v0x12c274a80_0 .net *"_ivl_2", 0 0, L_0x12c3cedb0;  1 drivers
v0x12c274b10_0 .net *"_ivl_3", 0 0, L_0x12c3cee90;  1 drivers
v0x12c273e80_0 .net *"_ivl_5", 0 0, L_0x12c3cef40;  1 drivers
L_0x12c3cecd0 .reduce/or L_0x12c3cf110;
S_0x12c004090 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c059b00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c004090
v0x12c2737c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12c2737c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c2737c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_43.88 ;
    %load/vec4 v0x12c2737c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_43.89, 5;
    %load/vec4 v0x12c2737c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c2737c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_43.88;
T_43.89 ;
    %end;
S_0x12c004200 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c03f950;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c004200
v0x12c28aca0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12c28aca0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c28aca0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_44.90 ;
    %load/vec4 v0x12c28aca0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_44.91, 5;
    %load/vec4 v0x12c28aca0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c28aca0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_44.90;
T_44.91 ;
    %end;
S_0x12c039fa0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c03f7e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c27aee0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12c27af20 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12c292d90_0 .net "in", 3 0, L_0x12c3cec30;  1 drivers
v0x12c290300_0 .net "out", 1 0, L_0x12c3ceab0;  alias, 1 drivers
v0x12c290390_0 .net "vld", 0 0, L_0x12c3ce840;  alias, 1 drivers
L_0x12c3ce200 .part L_0x12c3cec30, 0, 2;
L_0x12c3ce720 .part L_0x12c3cec30, 2, 2;
S_0x12c03a110 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c039fa0;
 .timescale -9 -12;
L_0x12c3ce840 .functor OR 1, L_0x12c3cddc0, L_0x12c3ce320, C4<0>, C4<0>;
L_0x120040370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c29eb60_0 .net/2u *"_ivl_4", 0 0, L_0x120040370;  1 drivers
v0x12c294190_0 .net *"_ivl_6", 1 0, L_0x12c3ce8b0;  1 drivers
v0x12c294220_0 .net *"_ivl_8", 1 0, L_0x12c3ce990;  1 drivers
v0x12c28ed10_0 .net "out_h", 0 0, L_0x12c3ce5f0;  1 drivers
v0x12c28eda0_0 .net "out_l", 0 0, L_0x12c3ce0d0;  1 drivers
v0x12c28c310_0 .net "out_vh", 0 0, L_0x12c3ce320;  1 drivers
v0x12c28c3a0_0 .net "out_vl", 0 0, L_0x12c3cddc0;  1 drivers
L_0x12c3ce8b0 .concat [ 1 1 0 0], L_0x12c3ce5f0, L_0x120040370;
L_0x12c3ce990 .concat [ 1 1 0 0], L_0x12c3ce0d0, L_0x12c3cddc0;
L_0x12c3ceab0 .functor MUXZ 2, L_0x12c3ce990, L_0x12c3ce8b0, L_0x12c3ce320, C4<>;
S_0x12c048a70 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c03a110;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c27afa0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c27afe0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c289810_0 .net "in", 1 0, L_0x12c3ce720;  1 drivers
v0x12c2898a0_0 .net "out", 0 0, L_0x12c3ce5f0;  alias, 1 drivers
v0x12c284390_0 .net "vld", 0 0, L_0x12c3ce320;  alias, 1 drivers
L_0x12c3ce3c0 .part L_0x12c3ce720, 1, 1;
L_0x12c3ce550 .part L_0x12c3ce720, 0, 1;
S_0x12c048be0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c048a70;
 .timescale -9 -12;
L_0x12c3ce4a0 .functor NOT 1, L_0x12c3ce3c0, C4<0>, C4<0>, C4<0>;
L_0x12c3ce5f0 .functor AND 1, L_0x12c3ce4a0, L_0x12c3ce550, C4<1>, C4<1>;
v0x12c27ef20_0 .net *"_ivl_2", 0 0, L_0x12c3ce3c0;  1 drivers
v0x12c27c4d0_0 .net *"_ivl_3", 0 0, L_0x12c3ce4a0;  1 drivers
v0x12c27c560_0 .net *"_ivl_5", 0 0, L_0x12c3ce550;  1 drivers
L_0x12c3ce320 .reduce/or L_0x12c3ce720;
S_0x12c044c80 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c048a70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c044c80
v0x12c27daf0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12c27daf0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c27daf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_45.92 ;
    %load/vec4 v0x12c27daf0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_45.93, 5;
    %load/vec4 v0x12c27daf0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c27daf0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_45.92;
T_45.93 ;
    %end;
S_0x12c044df0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c03a110;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c284470 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c2844b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c286f10_0 .net "in", 1 0, L_0x12c3ce200;  1 drivers
v0x12c286fa0_0 .net "out", 0 0, L_0x12c3ce0d0;  alias, 1 drivers
v0x12c29ead0_0 .net "vld", 0 0, L_0x12c3cddc0;  alias, 1 drivers
L_0x12c3cdea0 .part L_0x12c3ce200, 1, 1;
L_0x12c3ce030 .part L_0x12c3ce200, 0, 1;
S_0x12c043d90 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c044df0;
 .timescale -9 -12;
L_0x12c3cdf80 .functor NOT 1, L_0x12c3cdea0, C4<0>, C4<0>, C4<0>;
L_0x12c3ce0d0 .functor AND 1, L_0x12c3cdf80, L_0x12c3ce030, C4<1>, C4<1>;
v0x12c282f70_0 .net *"_ivl_2", 0 0, L_0x12c3cdea0;  1 drivers
v0x12c288380_0 .net *"_ivl_3", 0 0, L_0x12c3cdf80;  1 drivers
v0x12c288410_0 .net *"_ivl_5", 0 0, L_0x12c3ce030;  1 drivers
L_0x12c3cddc0 .reduce/or L_0x12c3ce200;
S_0x12c043f00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c044df0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c043f00
v0x12c285a10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12c285a10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c285a10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_46.94 ;
    %load/vec4 v0x12c285a10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_46.95, 5;
    %load/vec4 v0x12c285a10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c285a10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_46.94;
T_46.95 ;
    %end;
S_0x12c041400 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c039fa0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c041400
v0x12c292d00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12c292d00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c292d00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_47.96 ;
    %load/vec4 v0x12c292d00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_47.97, 5;
    %load/vec4 v0x12c292d00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c292d00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_47.96;
T_47.97 ;
    %end;
S_0x12c041570 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c0430d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c041570
v0x12c296de0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12c296de0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c296de0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_48.98 ;
    %load/vec4 v0x12c296de0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_48.99, 5;
    %load/vec4 v0x12c296de0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c296de0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_48.98;
T_48.99 ;
    %end;
S_0x12c046a00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c2d27b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c046a00
v0x12c2b36a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x12c2b36a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c2b36a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_49.100 ;
    %load/vec4 v0x12c2b36a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_49.101, 5;
    %load/vec4 v0x12c2b36a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c2b36a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_49.100;
T_49.101 ;
    %end;
S_0x12c046b70 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c2f3690;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c2b08d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x12c2b0910 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x12c357e30_0 .net "in", 15 0, L_0x12c3cdce0;  1 drivers
v0x12c357ef0_0 .net "out", 3 0, L_0x12c3cdb80;  alias, 1 drivers
v0x12c357fa0_0 .net "vld", 0 0, L_0x12c3cd8d0;  alias, 1 drivers
L_0x12c3cb4e0 .part L_0x12c3cdce0, 0, 8;
L_0x12c3cd7f0 .part L_0x12c3cdce0, 8, 8;
S_0x12c047890 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c046b70;
 .timescale -9 -12;
L_0x12c3cd8d0 .functor OR 1, L_0x12c3cb0d0, L_0x12c3cd3e0, C4<0>, C4<0>;
L_0x120040328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c357630_0 .net/2u *"_ivl_4", 0 0, L_0x120040328;  1 drivers
v0x12c3576f0_0 .net *"_ivl_6", 3 0, L_0x12c3cd980;  1 drivers
v0x12c357790_0 .net *"_ivl_8", 3 0, L_0x12c3cda60;  1 drivers
v0x12c357840_0 .net "out_h", 2 0, L_0x12c3cd690;  1 drivers
v0x12c357900_0 .net "out_l", 2 0, L_0x12c3cb380;  1 drivers
v0x12c3579d0_0 .net "out_vh", 0 0, L_0x12c3cd3e0;  1 drivers
v0x12c357a80_0 .net "out_vl", 0 0, L_0x12c3cb0d0;  1 drivers
L_0x12c3cd980 .concat [ 3 1 0 0], L_0x12c3cd690, L_0x120040328;
L_0x12c3cda60 .concat [ 3 1 0 0], L_0x12c3cb380, L_0x12c3cb0d0;
L_0x12c3cdb80 .functor MUXZ 4, L_0x12c3cda60, L_0x12c3cd980, L_0x12c3cd3e0, C4<>;
S_0x12c047a00 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c047890;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c2b0990 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x12c2b09d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x12c325ab0_0 .net "in", 7 0, L_0x12c3cd7f0;  1 drivers
v0x12c326fb0_0 .net "out", 2 0, L_0x12c3cd690;  alias, 1 drivers
v0x12c327040_0 .net "vld", 0 0, L_0x12c3cd3e0;  alias, 1 drivers
L_0x12c3cc410 .part L_0x12c3cd7f0, 0, 4;
L_0x12c3cd300 .part L_0x12c3cd7f0, 4, 4;
S_0x12c0521b0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c047a00;
 .timescale -9 -12;
L_0x12c3cd3e0 .functor OR 1, L_0x12c3cc000, L_0x12c3ccf30, C4<0>, C4<0>;
L_0x1200402e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c322ff0_0 .net/2u *"_ivl_4", 0 0, L_0x1200402e0;  1 drivers
v0x12c320560_0 .net *"_ivl_6", 2 0, L_0x12c3cd490;  1 drivers
v0x12c3205f0_0 .net *"_ivl_8", 2 0, L_0x12c3cd570;  1 drivers
v0x12c321af0_0 .net "out_h", 1 0, L_0x12c3cd1a0;  1 drivers
v0x12c321b80_0 .net "out_l", 1 0, L_0x12c3cc2b0;  1 drivers
v0x12c32d8a0_0 .net "out_vh", 0 0, L_0x12c3ccf30;  1 drivers
v0x12c32d930_0 .net "out_vl", 0 0, L_0x12c3cc000;  1 drivers
L_0x12c3cd490 .concat [ 2 1 0 0], L_0x12c3cd1a0, L_0x1200402e0;
L_0x12c3cd570 .concat [ 2 1 0 0], L_0x12c3cc2b0, L_0x12c3cc000;
L_0x12c3cd690 .functor MUXZ 3, L_0x12c3cd570, L_0x12c3cd490, L_0x12c3ccf30, C4<>;
S_0x12c052320 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c0521b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c272ca0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12c272ce0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12c3394c0_0 .net "in", 3 0, L_0x12c3cd300;  1 drivers
v0x12c339550_0 .net "out", 1 0, L_0x12c3cd1a0;  alias, 1 drivers
v0x12c30f4c0_0 .net "vld", 0 0, L_0x12c3ccf30;  alias, 1 drivers
L_0x12c3cc8f0 .part L_0x12c3cd300, 0, 2;
L_0x12c3cce10 .part L_0x12c3cd300, 2, 2;
S_0x12c0545b0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c052320;
 .timescale -9 -12;
L_0x12c3ccf30 .functor OR 1, L_0x12c3cc4b0, L_0x12c3cca10, C4<0>, C4<0>;
L_0x120040298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c345610_0 .net/2u *"_ivl_4", 0 0, L_0x120040298;  1 drivers
v0x12c3456a0_0 .net *"_ivl_6", 1 0, L_0x12c3ccfa0;  1 drivers
v0x12c342be0_0 .net *"_ivl_8", 1 0, L_0x12c3cd080;  1 drivers
v0x12c342c70_0 .net "out_h", 0 0, L_0x12c3ccce0;  1 drivers
v0x12c335fb0_0 .net "out_l", 0 0, L_0x12c3cc7c0;  1 drivers
v0x12c336080_0 .net "out_vh", 0 0, L_0x12c3cca10;  1 drivers
v0x12c31b200_0 .net "out_vl", 0 0, L_0x12c3cc4b0;  1 drivers
L_0x12c3ccfa0 .concat [ 1 1 0 0], L_0x12c3ccce0, L_0x120040298;
L_0x12c3cd080 .concat [ 1 1 0 0], L_0x12c3cc7c0, L_0x12c3cc4b0;
L_0x12c3cd1a0 .functor MUXZ 2, L_0x12c3cd080, L_0x12c3ccfa0, L_0x12c3cca10, C4<>;
S_0x12c054720 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c0545b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c270350 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c270390 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c2a5e80_0 .net "in", 1 0, L_0x12c3cce10;  1 drivers
v0x12c2a46e0_0 .net "out", 0 0, L_0x12c3ccce0;  alias, 1 drivers
v0x12c2a4770_0 .net "vld", 0 0, L_0x12c3cca10;  alias, 1 drivers
L_0x12c3ccab0 .part L_0x12c3cce10, 1, 1;
L_0x12c3ccc40 .part L_0x12c3cce10, 0, 1;
S_0x12c04f6d0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c054720;
 .timescale -9 -12;
L_0x12c3ccb90 .functor NOT 1, L_0x12c3ccab0, C4<0>, C4<0>, C4<0>;
L_0x12c3ccce0 .functor AND 1, L_0x12c3ccb90, L_0x12c3ccc40, C4<1>, C4<1>;
v0x12c2a7270_0 .net *"_ivl_2", 0 0, L_0x12c3ccab0;  1 drivers
v0x12c2a7300_0 .net *"_ivl_3", 0 0, L_0x12c3ccb90;  1 drivers
v0x12c2a6ff0_0 .net *"_ivl_5", 0 0, L_0x12c3ccc40;  1 drivers
L_0x12c3cca10 .reduce/or L_0x12c3cce10;
S_0x12c04f840 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c054720;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c04f840
v0x12c2a5df0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12c2a5df0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c2a5df0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_50.102 ;
    %load/vec4 v0x12c2a5df0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_50.103, 5;
    %load/vec4 v0x12c2a5df0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c2a5df0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_50.102;
T_50.103 ;
    %end;
S_0x12c04cc00 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c0545b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c2a2ff0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c2a3030 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c3497c0_0 .net "in", 1 0, L_0x12c3cc8f0;  1 drivers
v0x12c348c20_0 .net "out", 0 0, L_0x12c3cc7c0;  alias, 1 drivers
v0x12c348cb0_0 .net "vld", 0 0, L_0x12c3cc4b0;  alias, 1 drivers
L_0x12c3cc590 .part L_0x12c3cc8f0, 1, 1;
L_0x12c3cc720 .part L_0x12c3cc8f0, 0, 1;
S_0x12c04cd70 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c04cc00;
 .timescale -9 -12;
L_0x12c3cc670 .functor NOT 1, L_0x12c3cc590, C4<0>, C4<0>, C4<0>;
L_0x12c3cc7c0 .functor AND 1, L_0x12c3cc670, L_0x12c3cc720, C4<1>, C4<1>;
v0x12c308f30_0 .net *"_ivl_2", 0 0, L_0x12c3cc590;  1 drivers
v0x12c308fc0_0 .net *"_ivl_3", 0 0, L_0x12c3cc670;  1 drivers
v0x12c34b780_0 .net *"_ivl_5", 0 0, L_0x12c3cc720;  1 drivers
L_0x12c3cc4b0 .reduce/or L_0x12c3cc8f0;
S_0x12c351b00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c04cc00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c351b00
v0x12c349730_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12c349730_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c349730_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_51.104 ;
    %load/vec4 v0x12c349730_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_51.105, 5;
    %load/vec4 v0x12c349730_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c349730_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_51.104;
T_51.105 ;
    %end;
S_0x12c351c70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c052320;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c351c70
v0x12c311150_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12c311150_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c311150_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_52.106 ;
    %load/vec4 v0x12c311150_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_52.107, 5;
    %load/vec4 v0x12c311150_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c311150_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_52.106;
T_52.107 ;
    %end;
S_0x12c351de0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c0521b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c30f5a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12c30f5e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12c31db00_0 .net "in", 3 0, L_0x12c3cc410;  1 drivers
v0x12c31db90_0 .net "out", 1 0, L_0x12c3cc2b0;  alias, 1 drivers
v0x12c322f60_0 .net "vld", 0 0, L_0x12c3cc000;  alias, 1 drivers
L_0x12c3cb9c0 .part L_0x12c3cc410, 0, 2;
L_0x12c3cbee0 .part L_0x12c3cc410, 2, 2;
S_0x12c351f50 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c351de0;
 .timescale -9 -12;
L_0x12c3cc000 .functor OR 1, L_0x12c3cb580, L_0x12c3cbae0, C4<0>, C4<0>;
L_0x120040250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c3366a0_0 .net/2u *"_ivl_4", 0 0, L_0x120040250;  1 drivers
v0x12c336730_0 .net *"_ivl_6", 1 0, L_0x12c3cc0f0;  1 drivers
v0x12c32ed30_0 .net *"_ivl_8", 1 0, L_0x12c3cc190;  1 drivers
v0x12c32edc0_0 .net "out_h", 0 0, L_0x12c3cbdb0;  1 drivers
v0x12c3243f0_0 .net "out_l", 0 0, L_0x12c3cb890;  1 drivers
v0x12c324480_0 .net "out_vh", 0 0, L_0x12c3cbae0;  1 drivers
v0x12c31ef70_0 .net "out_vl", 0 0, L_0x12c3cb580;  1 drivers
L_0x12c3cc0f0 .concat [ 1 1 0 0], L_0x12c3cbdb0, L_0x120040250;
L_0x12c3cc190 .concat [ 1 1 0 0], L_0x12c3cb890, L_0x12c3cb580;
L_0x12c3cc2b0 .functor MUXZ 2, L_0x12c3cc190, L_0x12c3cc0f0, L_0x12c3cbae0, C4<>;
S_0x12c3520c0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c351f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c30ee40 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c30ee80 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c319210_0 .net "in", 1 0, L_0x12c3cbee0;  1 drivers
v0x12c3192a0_0 .net "out", 0 0, L_0x12c3cbdb0;  alias, 1 drivers
v0x12c318b50_0 .net "vld", 0 0, L_0x12c3cbae0;  alias, 1 drivers
L_0x12c3cbb80 .part L_0x12c3cbee0, 1, 1;
L_0x12c3cbd10 .part L_0x12c3cbee0, 0, 1;
S_0x12c352230 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c3520c0;
 .timescale -9 -12;
L_0x12c3cbc60 .functor NOT 1, L_0x12c3cbb80, C4<0>, C4<0>, C4<0>;
L_0x12c3cbdb0 .functor AND 1, L_0x12c3cbc60, L_0x12c3cbd10, C4<1>, C4<1>;
v0x12c304d10_0 .net *"_ivl_2", 0 0, L_0x12c3cbb80;  1 drivers
v0x12c346b80_0 .net *"_ivl_3", 0 0, L_0x12c3cbc60;  1 drivers
v0x12c346c10_0 .net *"_ivl_5", 0 0, L_0x12c3cbd10;  1 drivers
L_0x12c3cbae0 .reduce/or L_0x12c3cbee0;
S_0x12c3523a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c3520c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c3523a0
v0x12c346550_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12c346550_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c346550_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_53.108 ;
    %load/vec4 v0x12c346550_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_53.109, 5;
    %load/vec4 v0x12c346550_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c346550_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_53.108;
T_53.109 ;
    %end;
S_0x12c352510 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c351f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c317f50 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c317f90 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c30cf60_0 .net "in", 1 0, L_0x12c3cb9c0;  1 drivers
v0x12c30d000_0 .net "out", 0 0, L_0x12c3cb890;  alias, 1 drivers
v0x12c336d60_0 .net "vld", 0 0, L_0x12c3cb580;  alias, 1 drivers
L_0x12c3cb660 .part L_0x12c3cb9c0, 1, 1;
L_0x12c3cb7f0 .part L_0x12c3cb9c0, 0, 1;
S_0x12c352680 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c352510;
 .timescale -9 -12;
L_0x12c3cb740 .functor NOT 1, L_0x12c3cb660, C4<0>, C4<0>, C4<0>;
L_0x12c3cb890 .functor AND 1, L_0x12c3cb740, L_0x12c3cb7f0, C4<1>, C4<1>;
v0x12c317930_0 .net *"_ivl_2", 0 0, L_0x12c3cb660;  1 drivers
v0x12c3385d0_0 .net *"_ivl_3", 0 0, L_0x12c3cb740;  1 drivers
v0x12c338660_0 .net *"_ivl_5", 0 0, L_0x12c3cb7f0;  1 drivers
L_0x12c3cb580 .reduce/or L_0x12c3cb9c0;
S_0x12c3527f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c352510;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c3527f0
v0x12c30e7d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12c30e7d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c30e7d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_54.110 ;
    %load/vec4 v0x12c30e7d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_54.111, 5;
    %load/vec4 v0x12c30e7d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c30e7d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_54.110;
T_54.111 ;
    %end;
S_0x12c352960 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c351de0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c352960
v0x12c31c600_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12c31c600_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c31c600_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_55.112 ;
    %load/vec4 v0x12c31c600_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_55.113, 5;
    %load/vec4 v0x12c31c600_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c31c600_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_55.112;
T_55.113 ;
    %end;
S_0x12c352ad0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c047a00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c352ad0
v0x12c325a20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12c325a20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c325a20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_56.114 ;
    %load/vec4 v0x12c325a20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_56.115, 5;
    %load/vec4 v0x12c325a20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c325a20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_56.114;
T_56.115 ;
    %end;
S_0x12c352c40 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c047890;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c32c420 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x12c32c460 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x12c3573c0_0 .net "in", 7 0, L_0x12c3cb4e0;  1 drivers
v0x12c357480_0 .net "out", 2 0, L_0x12c3cb380;  alias, 1 drivers
v0x12c357530_0 .net "vld", 0 0, L_0x12c3cb0d0;  alias, 1 drivers
L_0x12c3ca100 .part L_0x12c3cb4e0, 0, 4;
L_0x12c3caff0 .part L_0x12c3cb4e0, 4, 4;
S_0x12c352db0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c352c40;
 .timescale -9 -12;
L_0x12c3cb0d0 .functor OR 1, L_0x12c3c9cf0, L_0x12c3cac20, C4<0>, C4<0>;
L_0x120040208 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c356bc0_0 .net/2u *"_ivl_4", 0 0, L_0x120040208;  1 drivers
v0x12c356c80_0 .net *"_ivl_6", 2 0, L_0x12c3cb180;  1 drivers
v0x12c356d20_0 .net *"_ivl_8", 2 0, L_0x12c3cb260;  1 drivers
v0x12c356dd0_0 .net "out_h", 1 0, L_0x12c3cae90;  1 drivers
v0x12c356e90_0 .net "out_l", 1 0, L_0x12c3c9fa0;  1 drivers
v0x12c356f60_0 .net "out_vh", 0 0, L_0x12c3cac20;  1 drivers
v0x12c357010_0 .net "out_vl", 0 0, L_0x12c3c9cf0;  1 drivers
L_0x12c3cb180 .concat [ 2 1 0 0], L_0x12c3cae90, L_0x120040208;
L_0x12c3cb260 .concat [ 2 1 0 0], L_0x12c3c9fa0, L_0x12c3c9cf0;
L_0x12c3cb380 .functor MUXZ 3, L_0x12c3cb260, L_0x12c3cb180, L_0x12c3cac20, C4<>;
S_0x12c352f20 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c352db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c32c4e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12c32c520 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12c353fb0_0 .net "in", 3 0, L_0x12c3caff0;  1 drivers
v0x12c354070_0 .net "out", 1 0, L_0x12c3cae90;  alias, 1 drivers
v0x12c354120_0 .net "vld", 0 0, L_0x12c3cac20;  alias, 1 drivers
L_0x12c3ca5e0 .part L_0x12c3caff0, 0, 2;
L_0x12c3cab00 .part L_0x12c3caff0, 2, 2;
S_0x12c353090 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c352f20;
 .timescale -9 -12;
L_0x12c3cac20 .functor OR 1, L_0x12c3ca1a0, L_0x12c3ca700, C4<0>, C4<0>;
L_0x1200401c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c331dc0_0 .net/2u *"_ivl_4", 0 0, L_0x1200401c0;  1 drivers
v0x12c331e50_0 .net *"_ivl_6", 1 0, L_0x12c3cac90;  1 drivers
v0x12c3306e0_0 .net *"_ivl_8", 1 0, L_0x12c3cad70;  1 drivers
v0x12c330770_0 .net "out_h", 0 0, L_0x12c3ca9d0;  1 drivers
v0x12c353aa0_0 .net "out_l", 0 0, L_0x12c3ca4b0;  1 drivers
v0x12c353b70_0 .net "out_vh", 0 0, L_0x12c3ca700;  1 drivers
v0x12c353c00_0 .net "out_vl", 0 0, L_0x12c3ca1a0;  1 drivers
L_0x12c3cac90 .concat [ 1 1 0 0], L_0x12c3ca9d0, L_0x1200401c0;
L_0x12c3cad70 .concat [ 1 1 0 0], L_0x12c3ca4b0, L_0x12c3ca1a0;
L_0x12c3cae90 .functor MUXZ 2, L_0x12c3cad70, L_0x12c3cac90, L_0x12c3ca700, C4<>;
S_0x12c353200 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c353090;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c32aff0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c32b030 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c316fb0_0 .net "in", 1 0, L_0x12c3cab00;  1 drivers
v0x12c317040_0 .net "out", 0 0, L_0x12c3ca9d0;  alias, 1 drivers
v0x12c316d30_0 .net "vld", 0 0, L_0x12c3ca700;  alias, 1 drivers
L_0x12c3ca7a0 .part L_0x12c3cab00, 1, 1;
L_0x12c3ca930 .part L_0x12c3cab00, 0, 1;
S_0x12c353370 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c353200;
 .timescale -9 -12;
L_0x12c3ca880 .functor NOT 1, L_0x12c3ca7a0, C4<0>, C4<0>, C4<0>;
L_0x12c3ca9d0 .functor AND 1, L_0x12c3ca880, L_0x12c3ca930, C4<1>, C4<1>;
v0x12c340de0_0 .net *"_ivl_2", 0 0, L_0x12c3ca7a0;  1 drivers
v0x12c33f650_0 .net *"_ivl_3", 0 0, L_0x12c3ca880;  1 drivers
v0x12c33f6e0_0 .net *"_ivl_5", 0 0, L_0x12c3ca930;  1 drivers
L_0x12c3ca700 .reduce/or L_0x12c3cab00;
S_0x12c3534e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c353200;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c3534e0
v0x12c33e000_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12c33e000_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c33e000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_57.116 ;
    %load/vec4 v0x12c33e000_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_57.117, 5;
    %load/vec4 v0x12c33e000_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c33e000_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_57.116;
T_57.117 ;
    %end;
S_0x12c353650 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c353090;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c315b30 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c315b70 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c334740_0 .net "in", 1 0, L_0x12c3ca5e0;  1 drivers
v0x12c3334b0_0 .net "out", 0 0, L_0x12c3ca4b0;  alias, 1 drivers
v0x12c333540_0 .net "vld", 0 0, L_0x12c3ca1a0;  alias, 1 drivers
L_0x12c3ca280 .part L_0x12c3ca5e0, 1, 1;
L_0x12c3ca410 .part L_0x12c3ca5e0, 0, 1;
S_0x12c3537c0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c353650;
 .timescale -9 -12;
L_0x12c3ca360 .functor NOT 1, L_0x12c3ca280, C4<0>, C4<0>, C4<0>;
L_0x12c3ca4b0 .functor AND 1, L_0x12c3ca360, L_0x12c3ca410, C4<1>, C4<1>;
v0x12c312d60_0 .net *"_ivl_2", 0 0, L_0x12c3ca280;  1 drivers
v0x12c312df0_0 .net *"_ivl_3", 0 0, L_0x12c3ca360;  1 drivers
v0x12c334930_0 .net *"_ivl_5", 0 0, L_0x12c3ca410;  1 drivers
L_0x12c3ca1a0 .reduce/or L_0x12c3ca5e0;
S_0x12c353930 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c353650;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c353930
v0x12c3346b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12c3346b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c3346b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_58.118 ;
    %load/vec4 v0x12c3346b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_58.119, 5;
    %load/vec4 v0x12c3346b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c3346b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_58.118;
T_58.119 ;
    %end;
S_0x12c353cb0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c352f20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c353cb0
v0x12c353f00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12c353f00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c353f00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_59.120 ;
    %load/vec4 v0x12c353f00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_59.121, 5;
    %load/vec4 v0x12c353f00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c353f00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_59.120;
T_59.121 ;
    %end;
S_0x12c354220 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c352db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c3543f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12c354430 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12c356950_0 .net "in", 3 0, L_0x12c3ca100;  1 drivers
v0x12c356a10_0 .net "out", 1 0, L_0x12c3c9fa0;  alias, 1 drivers
v0x12c356ac0_0 .net "vld", 0 0, L_0x12c3c9cf0;  alias, 1 drivers
L_0x12c3c96b0 .part L_0x12c3ca100, 0, 2;
L_0x12c3c9bd0 .part L_0x12c3ca100, 2, 2;
S_0x12c354600 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c354220;
 .timescale -9 -12;
L_0x12c3c9cf0 .functor OR 1, L_0x12c3c9270, L_0x12c3c97d0, C4<0>, C4<0>;
L_0x120040178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c356150_0 .net/2u *"_ivl_4", 0 0, L_0x120040178;  1 drivers
v0x12c356210_0 .net *"_ivl_6", 1 0, L_0x12c3c9da0;  1 drivers
v0x12c3562b0_0 .net *"_ivl_8", 1 0, L_0x12c3c9e80;  1 drivers
v0x12c356360_0 .net "out_h", 0 0, L_0x12c3c9aa0;  1 drivers
v0x12c356420_0 .net "out_l", 0 0, L_0x12c3c9580;  1 drivers
v0x12c3564f0_0 .net "out_vh", 0 0, L_0x12c3c97d0;  1 drivers
v0x12c3565a0_0 .net "out_vl", 0 0, L_0x12c3c9270;  1 drivers
L_0x12c3c9da0 .concat [ 1 1 0 0], L_0x12c3c9aa0, L_0x120040178;
L_0x12c3c9e80 .concat [ 1 1 0 0], L_0x12c3c9580, L_0x12c3c9270;
L_0x12c3c9fa0 .functor MUXZ 2, L_0x12c3c9e80, L_0x12c3c9da0, L_0x12c3c97d0, C4<>;
S_0x12c3547c0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c354600;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c3544b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c3544f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c3551f0_0 .net "in", 1 0, L_0x12c3c9bd0;  1 drivers
v0x12c3552b0_0 .net "out", 0 0, L_0x12c3c9aa0;  alias, 1 drivers
v0x12c355360_0 .net "vld", 0 0, L_0x12c3c97d0;  alias, 1 drivers
L_0x12c3c9870 .part L_0x12c3c9bd0, 1, 1;
L_0x12c3c9a00 .part L_0x12c3c9bd0, 0, 1;
S_0x12c354b40 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c3547c0;
 .timescale -9 -12;
L_0x12c3c9950 .functor NOT 1, L_0x12c3c9870, C4<0>, C4<0>, C4<0>;
L_0x12c3c9aa0 .functor AND 1, L_0x12c3c9950, L_0x12c3c9a00, C4<1>, C4<1>;
v0x12c354d10_0 .net *"_ivl_2", 0 0, L_0x12c3c9870;  1 drivers
v0x12c354dd0_0 .net *"_ivl_3", 0 0, L_0x12c3c9950;  1 drivers
v0x12c354e70_0 .net *"_ivl_5", 0 0, L_0x12c3c9a00;  1 drivers
L_0x12c3c97d0 .reduce/or L_0x12c3c9bd0;
S_0x12c354f00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c3547c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c354f00
v0x12c355150_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12c355150_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c355150_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_60.122 ;
    %load/vec4 v0x12c355150_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_60.123, 5;
    %load/vec4 v0x12c355150_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c355150_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_60.122;
T_60.123 ;
    %end;
S_0x12c355460 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c354600;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c355630 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c355670 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c355ee0_0 .net "in", 1 0, L_0x12c3c96b0;  1 drivers
v0x12c355fa0_0 .net "out", 0 0, L_0x12c3c9580;  alias, 1 drivers
v0x12c356050_0 .net "vld", 0 0, L_0x12c3c9270;  alias, 1 drivers
L_0x12c3c9350 .part L_0x12c3c96b0, 1, 1;
L_0x12c3c94e0 .part L_0x12c3c96b0, 0, 1;
S_0x12c355840 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c355460;
 .timescale -9 -12;
L_0x12c3c9430 .functor NOT 1, L_0x12c3c9350, C4<0>, C4<0>, C4<0>;
L_0x12c3c9580 .functor AND 1, L_0x12c3c9430, L_0x12c3c94e0, C4<1>, C4<1>;
v0x12c355a00_0 .net *"_ivl_2", 0 0, L_0x12c3c9350;  1 drivers
v0x12c355ac0_0 .net *"_ivl_3", 0 0, L_0x12c3c9430;  1 drivers
v0x12c355b60_0 .net *"_ivl_5", 0 0, L_0x12c3c94e0;  1 drivers
L_0x12c3c9270 .reduce/or L_0x12c3c96b0;
S_0x12c355bf0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c355460;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c355bf0
v0x12c355e40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12c355e40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c355e40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_61.124 ;
    %load/vec4 v0x12c355e40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_61.125, 5;
    %load/vec4 v0x12c355e40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c355e40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_61.124;
T_61.125 ;
    %end;
S_0x12c356650 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c354220;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c356650
v0x12c3568a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12c3568a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c3568a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_62.126 ;
    %load/vec4 v0x12c3568a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_62.127, 5;
    %load/vec4 v0x12c3568a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c3568a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_62.126;
T_62.127 ;
    %end;
S_0x12c3570c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c352c40;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c3570c0
v0x12c357310_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12c357310_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c357310_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_63.128 ;
    %load/vec4 v0x12c357310_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_63.129, 5;
    %load/vec4 v0x12c357310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c357310_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_63.128;
T_63.129 ;
    %end;
S_0x12c357b30 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c046b70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c357b30
v0x12c357d80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x12c357d80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c357d80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_64.130 ;
    %load/vec4 v0x12c357d80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_64.131, 5;
    %load/vec4 v0x12c357d80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c357d80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_64.130;
T_64.131 ;
    %end;
S_0x12c3585a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c2ea1e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c3585a0
v0x12c3587f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.log2 ;
    %load/vec4 v0x12c3587f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c3587f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_65.132 ;
    %load/vec4 v0x12c3587f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_65.133, 5;
    %load/vec4 v0x12c3587f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c3587f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_65.132;
T_65.133 ;
    %end;
S_0x12c358b10 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x12c2ef660;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c358b10
v0x12c358d70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.log2 ;
    %load/vec4 v0x12c358d70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c358d70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_66.134 ;
    %load/vec4 v0x12c358d70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_66.135, 5;
    %load/vec4 v0x12c358d70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c358d70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_66.134;
T_66.135 ;
    %end;
S_0x12c359da0 .scope module, "uut_de2" "data_extract_v1" 4 43, 4 155 0, S_0x12c1fbdc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 5 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 30 "mant";
P_0x12c359f60 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000101>;
P_0x12c359fa0 .param/l "N" 0 4 165, +C4<00000000000000000000000000100000>;
P_0x12c359fe0 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x12c3d4db0 .functor BUFZ 32, L_0x12c3c8e20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12c3d4f00 .functor NOT 32, L_0x12c3d4db0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x120040c28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12c3dee00 .functor XOR 1, L_0x12c3d4e20, L_0x120040c28, C4<0>, C4<0>;
v0x12c378800_0 .net/2u *"_ivl_10", 0 0, L_0x120040c28;  1 drivers
v0x12c3788b0_0 .net *"_ivl_12", 0 0, L_0x12c3dee00;  1 drivers
L_0x120040c70 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x12c378960_0 .net/2u *"_ivl_16", 4 0, L_0x120040c70;  1 drivers
v0x12c378a20_0 .net *"_ivl_18", 4 0, L_0x12c3df050;  1 drivers
v0x12c378ad0_0 .net *"_ivl_23", 29 0, L_0x12c3e0770;  1 drivers
L_0x120040e20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12c378bc0_0 .net/2u *"_ivl_24", 1 0, L_0x120040e20;  1 drivers
v0x12c378c70_0 .net *"_ivl_4", 31 0, L_0x12c3d4f00;  1 drivers
v0x12c378d20_0 .net *"_ivl_9", 30 0, L_0x12c3ded60;  1 drivers
v0x12c378dd0_0 .net "exp", 1 0, L_0x12c3e0970;  alias, 1 drivers
v0x12c378ee0_0 .net "in", 31 0, L_0x12c3c8e20;  alias, 1 drivers
v0x12c378f90_0 .net "k", 4 0, L_0x12c3debc0;  1 drivers
v0x12c379030_0 .net "mant", 29 0, L_0x12c3e0aa0;  alias, 1 drivers
v0x12c3790e0_0 .net "rc", 0 0, L_0x12c3d4e20;  alias, 1 drivers
v0x12c379180_0 .net "regime", 4 0, L_0x12c3df150;  alias, 1 drivers
v0x12c379230_0 .net "xin", 31 0, L_0x12c3d4db0;  1 drivers
v0x12c3792e0_0 .net "xin_r", 31 0, L_0x12c3d4f70;  1 drivers
v0x12c379390_0 .net "xin_tmp", 31 0, L_0x12c3e0680;  1 drivers
L_0x12c3d4e20 .part L_0x12c3d4db0, 30, 1;
L_0x12c3d4f70 .functor MUXZ 32, L_0x12c3d4db0, L_0x12c3d4f00, L_0x12c3d4e20, C4<>;
L_0x12c3ded60 .part L_0x12c3d4f70, 0, 31;
L_0x12c3deef0 .concat [ 1 31 0 0], L_0x12c3dee00, L_0x12c3ded60;
L_0x12c3df050 .arith/sub 5, L_0x12c3debc0, L_0x120040c70;
L_0x12c3df150 .functor MUXZ 5, L_0x12c3debc0, L_0x12c3df050, L_0x12c3d4e20, C4<>;
L_0x12c3e0770 .part L_0x12c3d4db0, 0, 30;
L_0x12c3e0850 .concat [ 2 30 0 0], L_0x120040e20, L_0x12c3e0770;
L_0x12c3e0970 .part L_0x12c3e0680, 30, 2;
L_0x12c3e0aa0 .part L_0x12c3e0680, 0, 30;
S_0x12c35a1b0 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x12c359da0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c35a1b0
v0x12c35a430_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.log2 ;
    %load/vec4 v0x12c35a430_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c35a430_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_67.136 ;
    %load/vec4 v0x12c35a430_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_67.137, 5;
    %load/vec4 v0x12c35a430_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c35a430_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_67.136;
T_67.137 ;
    %end;
S_0x12c35a4e0 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x12c359da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x12c35a6b0 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x12c35a6f0 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x12c3e0680 .functor BUFZ 32, L_0x12c3e00d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x120040dd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c35bd70_0 .net *"_ivl_11", 0 0, L_0x120040dd8;  1 drivers
v0x12c35be30_0 .net *"_ivl_6", 0 0, L_0x12c3e01f0;  1 drivers
v0x12c35bee0_0 .net *"_ivl_7", 31 0, L_0x12c3e0380;  1 drivers
v0x12c35bfa0_0 .net *"_ivl_9", 30 0, L_0x12c3e02c0;  1 drivers
v0x12c35c050_0 .net "a", 31 0, L_0x12c3e0850;  1 drivers
v0x12c35c140_0 .net "b", 4 0, L_0x12c3debc0;  alias, 1 drivers
v0x12c35c1f0_0 .net "c", 31 0, L_0x12c3e0680;  alias, 1 drivers
v0x12c35c2a0 .array "tmp", 0 4;
v0x12c35c2a0_0 .net v0x12c35c2a0 0, 31 0, L_0x12c3e0520; 1 drivers
v0x12c35c2a0_1 .net v0x12c35c2a0 1, 31 0, L_0x12c3df4d0; 1 drivers
v0x12c35c2a0_2 .net v0x12c35c2a0 2, 31 0, L_0x12c3df950; 1 drivers
v0x12c35c2a0_3 .net v0x12c35c2a0 3, 31 0, L_0x12c3dfd10; 1 drivers
v0x12c35c2a0_4 .net v0x12c35c2a0 4, 31 0, L_0x12c3e00d0; 1 drivers
L_0x12c3df270 .part L_0x12c3debc0, 1, 1;
L_0x12c3df630 .part L_0x12c3debc0, 2, 1;
L_0x12c3dfa70 .part L_0x12c3debc0, 3, 1;
L_0x12c3dfe30 .part L_0x12c3debc0, 4, 1;
L_0x12c3e01f0 .part L_0x12c3debc0, 0, 1;
L_0x12c3e02c0 .part L_0x12c3e0850, 0, 31;
L_0x12c3e0380 .concat [ 1 31 0 0], L_0x120040dd8, L_0x12c3e02c0;
L_0x12c3e0520 .functor MUXZ 32, L_0x12c3e0850, L_0x12c3e0380, L_0x12c3e01f0, C4<>;
S_0x12c35a8e0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x12c35a4e0;
 .timescale -9 -12;
P_0x12c35aab0 .param/l "i" 1 4 296, +C4<01>;
v0x12c35ab50_0 .net *"_ivl_1", 0 0, L_0x12c3df270;  1 drivers
v0x12c35abe0_0 .net *"_ivl_3", 31 0, L_0x12c3df3b0;  1 drivers
v0x12c35ac70_0 .net *"_ivl_5", 29 0, L_0x12c3df310;  1 drivers
L_0x120040cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12c35ad00_0 .net *"_ivl_7", 1 0, L_0x120040cb8;  1 drivers
L_0x12c3df310 .part L_0x12c3e0520, 0, 30;
L_0x12c3df3b0 .concat [ 2 30 0 0], L_0x120040cb8, L_0x12c3df310;
L_0x12c3df4d0 .functor MUXZ 32, L_0x12c3e0520, L_0x12c3df3b0, L_0x12c3df270, C4<>;
S_0x12c35ada0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x12c35a4e0;
 .timescale -9 -12;
P_0x12c35af80 .param/l "i" 1 4 296, +C4<010>;
v0x12c35b010_0 .net *"_ivl_1", 0 0, L_0x12c3df630;  1 drivers
v0x12c35b0c0_0 .net *"_ivl_3", 31 0, L_0x12c3df870;  1 drivers
v0x12c35b170_0 .net *"_ivl_5", 27 0, L_0x12c3df7d0;  1 drivers
L_0x120040d00 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x12c35b230_0 .net *"_ivl_7", 3 0, L_0x120040d00;  1 drivers
L_0x12c3df7d0 .part L_0x12c3df4d0, 0, 28;
L_0x12c3df870 .concat [ 4 28 0 0], L_0x120040d00, L_0x12c3df7d0;
L_0x12c3df950 .functor MUXZ 32, L_0x12c3df4d0, L_0x12c3df870, L_0x12c3df630, C4<>;
S_0x12c35b2e0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x12c35a4e0;
 .timescale -9 -12;
P_0x12c35b4d0 .param/l "i" 1 4 296, +C4<011>;
v0x12c35b560_0 .net *"_ivl_1", 0 0, L_0x12c3dfa70;  1 drivers
v0x12c35b610_0 .net *"_ivl_3", 31 0, L_0x12c3dfbf0;  1 drivers
v0x12c35b6c0_0 .net *"_ivl_5", 23 0, L_0x12c3dfb10;  1 drivers
L_0x120040d48 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12c35b780_0 .net *"_ivl_7", 7 0, L_0x120040d48;  1 drivers
L_0x12c3dfb10 .part L_0x12c3df950, 0, 24;
L_0x12c3dfbf0 .concat [ 8 24 0 0], L_0x120040d48, L_0x12c3dfb10;
L_0x12c3dfd10 .functor MUXZ 32, L_0x12c3df950, L_0x12c3dfbf0, L_0x12c3dfa70, C4<>;
S_0x12c35b830 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x12c35a4e0;
 .timescale -9 -12;
P_0x12c35ba00 .param/l "i" 1 4 296, +C4<0100>;
v0x12c35baa0_0 .net *"_ivl_1", 0 0, L_0x12c3dfe30;  1 drivers
v0x12c35bb50_0 .net *"_ivl_3", 31 0, L_0x12c3dffb0;  1 drivers
v0x12c35bc00_0 .net *"_ivl_5", 15 0, L_0x12c3dfed0;  1 drivers
L_0x120040d90 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c35bcc0_0 .net *"_ivl_7", 15 0, L_0x120040d90;  1 drivers
L_0x12c3dfed0 .part L_0x12c3dfd10, 0, 16;
L_0x12c3dffb0 .concat [ 16 16 0 0], L_0x120040d90, L_0x12c3dfed0;
L_0x12c3e00d0 .functor MUXZ 32, L_0x12c3dfd10, L_0x12c3dffb0, L_0x12c3dfe30, C4<>;
S_0x12c35c3f0 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x12c359da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x12c35c5b0 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x12c35c5f0 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x12c3785a0_0 .net "in", 31 0, L_0x12c3deef0;  1 drivers
v0x12c378670_0 .net "out", 4 0, L_0x12c3debc0;  alias, 1 drivers
v0x12c378740_0 .net "vld", 0 0, L_0x12c3de910;  1 drivers
S_0x12c35c7a0 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x12c35c3f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c35c670 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x12c35c6b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x12c378020_0 .net "in", 31 0, L_0x12c3deef0;  alias, 1 drivers
v0x12c3780e0_0 .net "out", 4 0, L_0x12c3debc0;  alias, 1 drivers
v0x12c3781a0_0 .net "vld", 0 0, L_0x12c3de910;  alias, 1 drivers
L_0x12c3d9ca0 .part L_0x12c3deef0, 0, 16;
L_0x12c3de870 .part L_0x12c3deef0, 16, 16;
S_0x12c35cb20 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c35c7a0;
 .timescale -9 -12;
L_0x12c3de910 .functor OR 1, L_0x12c3d9890, L_0x12c3de460, C4<0>, C4<0>;
L_0x120040be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c377820_0 .net/2u *"_ivl_4", 0 0, L_0x120040be0;  1 drivers
v0x12c3778e0_0 .net *"_ivl_6", 4 0, L_0x12c3de9c0;  1 drivers
v0x12c377980_0 .net *"_ivl_8", 4 0, L_0x12c3deaa0;  1 drivers
v0x12c377a30_0 .net "out_h", 3 0, L_0x12c3de710;  1 drivers
v0x12c377af0_0 .net "out_l", 3 0, L_0x12c3d9b40;  1 drivers
v0x12c377bc0_0 .net "out_vh", 0 0, L_0x12c3de460;  1 drivers
v0x12c377c70_0 .net "out_vl", 0 0, L_0x12c3d9890;  1 drivers
L_0x12c3de9c0 .concat [ 4 1 0 0], L_0x12c3de710, L_0x120040be0;
L_0x12c3deaa0 .concat [ 4 1 0 0], L_0x12c3d9b40, L_0x12c3d9890;
L_0x12c3debc0 .functor MUXZ 5, L_0x12c3deaa0, L_0x12c3de9c0, L_0x12c3de460, C4<>;
S_0x12c35ccf0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c35cb20;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c35c9b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x12c35c9f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x12c369ff0_0 .net "in", 15 0, L_0x12c3de870;  1 drivers
v0x12c36a0b0_0 .net "out", 3 0, L_0x12c3de710;  alias, 1 drivers
v0x12c36a160_0 .net "vld", 0 0, L_0x12c3de460;  alias, 1 drivers
L_0x12c3dc030 .part L_0x12c3de870, 0, 8;
L_0x12c3de380 .part L_0x12c3de870, 8, 8;
S_0x12c35d070 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c35ccf0;
 .timescale -9 -12;
L_0x12c3de460 .functor OR 1, L_0x12c3dbc20, L_0x12c3ddf70, C4<0>, C4<0>;
L_0x120040b98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c3697f0_0 .net/2u *"_ivl_4", 0 0, L_0x120040b98;  1 drivers
v0x12c3698b0_0 .net *"_ivl_6", 3 0, L_0x12c3de510;  1 drivers
v0x12c369950_0 .net *"_ivl_8", 3 0, L_0x12c3de5f0;  1 drivers
v0x12c369a00_0 .net "out_h", 2 0, L_0x12c3de220;  1 drivers
v0x12c369ac0_0 .net "out_l", 2 0, L_0x12c3dbed0;  1 drivers
v0x12c369b90_0 .net "out_vh", 0 0, L_0x12c3ddf70;  1 drivers
v0x12c369c40_0 .net "out_vl", 0 0, L_0x12c3dbc20;  1 drivers
L_0x12c3de510 .concat [ 3 1 0 0], L_0x12c3de220, L_0x120040b98;
L_0x12c3de5f0 .concat [ 3 1 0 0], L_0x12c3dbed0, L_0x12c3dbc20;
L_0x12c3de710 .functor MUXZ 4, L_0x12c3de5f0, L_0x12c3de510, L_0x12c3ddf70, C4<>;
S_0x12c35d240 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c35d070;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c35cf00 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x12c35cf40 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x12c363280_0 .net "in", 7 0, L_0x12c3de380;  1 drivers
v0x12c363340_0 .net "out", 2 0, L_0x12c3de220;  alias, 1 drivers
v0x12c3633f0_0 .net "vld", 0 0, L_0x12c3ddf70;  alias, 1 drivers
L_0x12c3dcf60 .part L_0x12c3de380, 0, 4;
L_0x12c3dde90 .part L_0x12c3de380, 4, 4;
S_0x12c35d5c0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c35d240;
 .timescale -9 -12;
L_0x12c3ddf70 .functor OR 1, L_0x12c3dcb50, L_0x12c3dda80, C4<0>, C4<0>;
L_0x120040b50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c362a80_0 .net/2u *"_ivl_4", 0 0, L_0x120040b50;  1 drivers
v0x12c362b40_0 .net *"_ivl_6", 2 0, L_0x12c3de020;  1 drivers
v0x12c362be0_0 .net *"_ivl_8", 2 0, L_0x12c3de100;  1 drivers
v0x12c362c90_0 .net "out_h", 1 0, L_0x12c3ddd30;  1 drivers
v0x12c362d50_0 .net "out_l", 1 0, L_0x12c3dce00;  1 drivers
v0x12c362e20_0 .net "out_vh", 0 0, L_0x12c3dda80;  1 drivers
v0x12c362ed0_0 .net "out_vl", 0 0, L_0x12c3dcb50;  1 drivers
L_0x12c3de020 .concat [ 2 1 0 0], L_0x12c3ddd30, L_0x120040b50;
L_0x12c3de100 .concat [ 2 1 0 0], L_0x12c3dce00, L_0x12c3dcb50;
L_0x12c3de220 .functor MUXZ 3, L_0x12c3de100, L_0x12c3de020, L_0x12c3dda80, C4<>;
S_0x12c35d790 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c35d5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c35d450 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12c35d490 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12c35fe70_0 .net "in", 3 0, L_0x12c3dde90;  1 drivers
v0x12c35ff30_0 .net "out", 1 0, L_0x12c3ddd30;  alias, 1 drivers
v0x12c35ffe0_0 .net "vld", 0 0, L_0x12c3dda80;  alias, 1 drivers
L_0x12c3dd440 .part L_0x12c3dde90, 0, 2;
L_0x12c3dd960 .part L_0x12c3dde90, 2, 2;
S_0x12c35db10 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c35d790;
 .timescale -9 -12;
L_0x12c3dda80 .functor OR 1, L_0x12c3dd000, L_0x12c3dd560, C4<0>, C4<0>;
L_0x120040b08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c35f670_0 .net/2u *"_ivl_4", 0 0, L_0x120040b08;  1 drivers
v0x12c35f730_0 .net *"_ivl_6", 1 0, L_0x12c3ddb30;  1 drivers
v0x12c35f7d0_0 .net *"_ivl_8", 1 0, L_0x12c3ddc10;  1 drivers
v0x12c35f880_0 .net "out_h", 0 0, L_0x12c3dd830;  1 drivers
v0x12c35f940_0 .net "out_l", 0 0, L_0x12c3dd310;  1 drivers
v0x12c35fa10_0 .net "out_vh", 0 0, L_0x12c3dd560;  1 drivers
v0x12c35fac0_0 .net "out_vl", 0 0, L_0x12c3dd000;  1 drivers
L_0x12c3ddb30 .concat [ 1 1 0 0], L_0x12c3dd830, L_0x120040b08;
L_0x12c3ddc10 .concat [ 1 1 0 0], L_0x12c3dd310, L_0x12c3dd000;
L_0x12c3ddd30 .functor MUXZ 2, L_0x12c3ddc10, L_0x12c3ddb30, L_0x12c3dd560, C4<>;
S_0x12c35dce0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c35db10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c35d9a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c35d9e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c35e710_0 .net "in", 1 0, L_0x12c3dd960;  1 drivers
v0x12c35e7d0_0 .net "out", 0 0, L_0x12c3dd830;  alias, 1 drivers
v0x12c35e880_0 .net "vld", 0 0, L_0x12c3dd560;  alias, 1 drivers
L_0x12c3dd600 .part L_0x12c3dd960, 1, 1;
L_0x12c3dd790 .part L_0x12c3dd960, 0, 1;
S_0x12c35e060 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c35dce0;
 .timescale -9 -12;
L_0x12c3dd6e0 .functor NOT 1, L_0x12c3dd600, C4<0>, C4<0>, C4<0>;
L_0x12c3dd830 .functor AND 1, L_0x12c3dd6e0, L_0x12c3dd790, C4<1>, C4<1>;
v0x12c35e230_0 .net *"_ivl_2", 0 0, L_0x12c3dd600;  1 drivers
v0x12c35e2f0_0 .net *"_ivl_3", 0 0, L_0x12c3dd6e0;  1 drivers
v0x12c35e390_0 .net *"_ivl_5", 0 0, L_0x12c3dd790;  1 drivers
L_0x12c3dd560 .reduce/or L_0x12c3dd960;
S_0x12c35e420 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c35dce0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c35e420
v0x12c35e670_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12c35e670_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c35e670_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_68.138 ;
    %load/vec4 v0x12c35e670_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_68.139, 5;
    %load/vec4 v0x12c35e670_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c35e670_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_68.138;
T_68.139 ;
    %end;
S_0x12c35e980 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c35db10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c35eb50 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c35eb90 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c35f400_0 .net "in", 1 0, L_0x12c3dd440;  1 drivers
v0x12c35f4c0_0 .net "out", 0 0, L_0x12c3dd310;  alias, 1 drivers
v0x12c35f570_0 .net "vld", 0 0, L_0x12c3dd000;  alias, 1 drivers
L_0x12c3dd0e0 .part L_0x12c3dd440, 1, 1;
L_0x12c3dd270 .part L_0x12c3dd440, 0, 1;
S_0x12c35ed60 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c35e980;
 .timescale -9 -12;
L_0x12c3dd1c0 .functor NOT 1, L_0x12c3dd0e0, C4<0>, C4<0>, C4<0>;
L_0x12c3dd310 .functor AND 1, L_0x12c3dd1c0, L_0x12c3dd270, C4<1>, C4<1>;
v0x12c35ef20_0 .net *"_ivl_2", 0 0, L_0x12c3dd0e0;  1 drivers
v0x12c35efe0_0 .net *"_ivl_3", 0 0, L_0x12c3dd1c0;  1 drivers
v0x12c35f080_0 .net *"_ivl_5", 0 0, L_0x12c3dd270;  1 drivers
L_0x12c3dd000 .reduce/or L_0x12c3dd440;
S_0x12c35f110 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c35e980;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c35f110
v0x12c35f360_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12c35f360_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c35f360_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_69.140 ;
    %load/vec4 v0x12c35f360_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_69.141, 5;
    %load/vec4 v0x12c35f360_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c35f360_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_69.140;
T_69.141 ;
    %end;
S_0x12c35fb70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c35d790;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c35fb70
v0x12c35fdc0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12c35fdc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c35fdc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_70.142 ;
    %load/vec4 v0x12c35fdc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_70.143, 5;
    %load/vec4 v0x12c35fdc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c35fdc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_70.142;
T_70.143 ;
    %end;
S_0x12c3600e0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c35d5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c3602b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12c3602f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12c362810_0 .net "in", 3 0, L_0x12c3dcf60;  1 drivers
v0x12c3628d0_0 .net "out", 1 0, L_0x12c3dce00;  alias, 1 drivers
v0x12c362980_0 .net "vld", 0 0, L_0x12c3dcb50;  alias, 1 drivers
L_0x12c3dc510 .part L_0x12c3dcf60, 0, 2;
L_0x12c3dca30 .part L_0x12c3dcf60, 2, 2;
S_0x12c3604c0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c3600e0;
 .timescale -9 -12;
L_0x12c3dcb50 .functor OR 1, L_0x12c3dc0d0, L_0x12c3dc630, C4<0>, C4<0>;
L_0x120040ac0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c362010_0 .net/2u *"_ivl_4", 0 0, L_0x120040ac0;  1 drivers
v0x12c3620d0_0 .net *"_ivl_6", 1 0, L_0x12c3dcc00;  1 drivers
v0x12c362170_0 .net *"_ivl_8", 1 0, L_0x12c3dcce0;  1 drivers
v0x12c362220_0 .net "out_h", 0 0, L_0x12c3dc900;  1 drivers
v0x12c3622e0_0 .net "out_l", 0 0, L_0x12c3dc3e0;  1 drivers
v0x12c3623b0_0 .net "out_vh", 0 0, L_0x12c3dc630;  1 drivers
v0x12c362460_0 .net "out_vl", 0 0, L_0x12c3dc0d0;  1 drivers
L_0x12c3dcc00 .concat [ 1 1 0 0], L_0x12c3dc900, L_0x120040ac0;
L_0x12c3dcce0 .concat [ 1 1 0 0], L_0x12c3dc3e0, L_0x12c3dc0d0;
L_0x12c3dce00 .functor MUXZ 2, L_0x12c3dcce0, L_0x12c3dcc00, L_0x12c3dc630, C4<>;
S_0x12c360680 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c3604c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c360370 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c3603b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c3610b0_0 .net "in", 1 0, L_0x12c3dca30;  1 drivers
v0x12c361170_0 .net "out", 0 0, L_0x12c3dc900;  alias, 1 drivers
v0x12c361220_0 .net "vld", 0 0, L_0x12c3dc630;  alias, 1 drivers
L_0x12c3dc6d0 .part L_0x12c3dca30, 1, 1;
L_0x12c3dc860 .part L_0x12c3dca30, 0, 1;
S_0x12c360a00 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c360680;
 .timescale -9 -12;
L_0x12c3dc7b0 .functor NOT 1, L_0x12c3dc6d0, C4<0>, C4<0>, C4<0>;
L_0x12c3dc900 .functor AND 1, L_0x12c3dc7b0, L_0x12c3dc860, C4<1>, C4<1>;
v0x12c360bd0_0 .net *"_ivl_2", 0 0, L_0x12c3dc6d0;  1 drivers
v0x12c360c90_0 .net *"_ivl_3", 0 0, L_0x12c3dc7b0;  1 drivers
v0x12c360d30_0 .net *"_ivl_5", 0 0, L_0x12c3dc860;  1 drivers
L_0x12c3dc630 .reduce/or L_0x12c3dca30;
S_0x12c360dc0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c360680;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c360dc0
v0x12c361010_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12c361010_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c361010_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_71.144 ;
    %load/vec4 v0x12c361010_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_71.145, 5;
    %load/vec4 v0x12c361010_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c361010_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_71.144;
T_71.145 ;
    %end;
S_0x12c361320 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c3604c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c3614f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c361530 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c361da0_0 .net "in", 1 0, L_0x12c3dc510;  1 drivers
v0x12c361e60_0 .net "out", 0 0, L_0x12c3dc3e0;  alias, 1 drivers
v0x12c361f10_0 .net "vld", 0 0, L_0x12c3dc0d0;  alias, 1 drivers
L_0x12c3dc1b0 .part L_0x12c3dc510, 1, 1;
L_0x12c3dc340 .part L_0x12c3dc510, 0, 1;
S_0x12c361700 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c361320;
 .timescale -9 -12;
L_0x12c3dc290 .functor NOT 1, L_0x12c3dc1b0, C4<0>, C4<0>, C4<0>;
L_0x12c3dc3e0 .functor AND 1, L_0x12c3dc290, L_0x12c3dc340, C4<1>, C4<1>;
v0x12c3618c0_0 .net *"_ivl_2", 0 0, L_0x12c3dc1b0;  1 drivers
v0x12c361980_0 .net *"_ivl_3", 0 0, L_0x12c3dc290;  1 drivers
v0x12c361a20_0 .net *"_ivl_5", 0 0, L_0x12c3dc340;  1 drivers
L_0x12c3dc0d0 .reduce/or L_0x12c3dc510;
S_0x12c361ab0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c361320;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c361ab0
v0x12c361d00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12c361d00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c361d00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_72.146 ;
    %load/vec4 v0x12c361d00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_72.147, 5;
    %load/vec4 v0x12c361d00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c361d00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_72.146;
T_72.147 ;
    %end;
S_0x12c362510 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c3600e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c362510
v0x12c362760_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12c362760_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c362760_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_73.148 ;
    %load/vec4 v0x12c362760_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_73.149, 5;
    %load/vec4 v0x12c362760_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c362760_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_73.148;
T_73.149 ;
    %end;
S_0x12c362f80 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c35d240;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c362f80
v0x12c3631d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12c3631d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c3631d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_74.150 ;
    %load/vec4 v0x12c3631d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_74.151, 5;
    %load/vec4 v0x12c3631d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c3631d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_74.150;
T_74.151 ;
    %end;
S_0x12c3634f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c35d070;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c3636c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x12c363700 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x12c369580_0 .net "in", 7 0, L_0x12c3dc030;  1 drivers
v0x12c369640_0 .net "out", 2 0, L_0x12c3dbed0;  alias, 1 drivers
v0x12c3696f0_0 .net "vld", 0 0, L_0x12c3dbc20;  alias, 1 drivers
L_0x12c3dac10 .part L_0x12c3dc030, 0, 4;
L_0x12c3dbb40 .part L_0x12c3dc030, 4, 4;
S_0x12c3638d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c3634f0;
 .timescale -9 -12;
L_0x12c3dbc20 .functor OR 1, L_0x12c3da800, L_0x12c3db730, C4<0>, C4<0>;
L_0x120040a78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c368d80_0 .net/2u *"_ivl_4", 0 0, L_0x120040a78;  1 drivers
v0x12c368e40_0 .net *"_ivl_6", 2 0, L_0x12c3dbcd0;  1 drivers
v0x12c368ee0_0 .net *"_ivl_8", 2 0, L_0x12c3dbdb0;  1 drivers
v0x12c368f90_0 .net "out_h", 1 0, L_0x12c3db9e0;  1 drivers
v0x12c369050_0 .net "out_l", 1 0, L_0x12c3daab0;  1 drivers
v0x12c369120_0 .net "out_vh", 0 0, L_0x12c3db730;  1 drivers
v0x12c3691d0_0 .net "out_vl", 0 0, L_0x12c3da800;  1 drivers
L_0x12c3dbcd0 .concat [ 2 1 0 0], L_0x12c3db9e0, L_0x120040a78;
L_0x12c3dbdb0 .concat [ 2 1 0 0], L_0x12c3daab0, L_0x12c3da800;
L_0x12c3dbed0 .functor MUXZ 3, L_0x12c3dbdb0, L_0x12c3dbcd0, L_0x12c3db730, C4<>;
S_0x12c363a90 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c3638d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c363780 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12c3637c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12c366170_0 .net "in", 3 0, L_0x12c3dbb40;  1 drivers
v0x12c366230_0 .net "out", 1 0, L_0x12c3db9e0;  alias, 1 drivers
v0x12c3662e0_0 .net "vld", 0 0, L_0x12c3db730;  alias, 1 drivers
L_0x12c3db0f0 .part L_0x12c3dbb40, 0, 2;
L_0x12c3db610 .part L_0x12c3dbb40, 2, 2;
S_0x12c363e10 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c363a90;
 .timescale -9 -12;
L_0x12c3db730 .functor OR 1, L_0x12c3dacb0, L_0x12c3db210, C4<0>, C4<0>;
L_0x120040a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c365970_0 .net/2u *"_ivl_4", 0 0, L_0x120040a30;  1 drivers
v0x12c365a30_0 .net *"_ivl_6", 1 0, L_0x12c3db7e0;  1 drivers
v0x12c365ad0_0 .net *"_ivl_8", 1 0, L_0x12c3db8c0;  1 drivers
v0x12c365b80_0 .net "out_h", 0 0, L_0x12c3db4e0;  1 drivers
v0x12c365c40_0 .net "out_l", 0 0, L_0x12c3dafc0;  1 drivers
v0x12c365d10_0 .net "out_vh", 0 0, L_0x12c3db210;  1 drivers
v0x12c365dc0_0 .net "out_vl", 0 0, L_0x12c3dacb0;  1 drivers
L_0x12c3db7e0 .concat [ 1 1 0 0], L_0x12c3db4e0, L_0x120040a30;
L_0x12c3db8c0 .concat [ 1 1 0 0], L_0x12c3dafc0, L_0x12c3dacb0;
L_0x12c3db9e0 .functor MUXZ 2, L_0x12c3db8c0, L_0x12c3db7e0, L_0x12c3db210, C4<>;
S_0x12c363fe0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c363e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c363ca0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c363ce0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c364a10_0 .net "in", 1 0, L_0x12c3db610;  1 drivers
v0x12c364ad0_0 .net "out", 0 0, L_0x12c3db4e0;  alias, 1 drivers
v0x12c364b80_0 .net "vld", 0 0, L_0x12c3db210;  alias, 1 drivers
L_0x12c3db2b0 .part L_0x12c3db610, 1, 1;
L_0x12c3db440 .part L_0x12c3db610, 0, 1;
S_0x12c364360 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c363fe0;
 .timescale -9 -12;
L_0x12c3db390 .functor NOT 1, L_0x12c3db2b0, C4<0>, C4<0>, C4<0>;
L_0x12c3db4e0 .functor AND 1, L_0x12c3db390, L_0x12c3db440, C4<1>, C4<1>;
v0x12c364530_0 .net *"_ivl_2", 0 0, L_0x12c3db2b0;  1 drivers
v0x12c3645f0_0 .net *"_ivl_3", 0 0, L_0x12c3db390;  1 drivers
v0x12c364690_0 .net *"_ivl_5", 0 0, L_0x12c3db440;  1 drivers
L_0x12c3db210 .reduce/or L_0x12c3db610;
S_0x12c364720 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c363fe0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c364720
v0x12c364970_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12c364970_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c364970_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_75.152 ;
    %load/vec4 v0x12c364970_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_75.153, 5;
    %load/vec4 v0x12c364970_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c364970_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_75.152;
T_75.153 ;
    %end;
S_0x12c364c80 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c363e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c364e50 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c364e90 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c365700_0 .net "in", 1 0, L_0x12c3db0f0;  1 drivers
v0x12c3657c0_0 .net "out", 0 0, L_0x12c3dafc0;  alias, 1 drivers
v0x12c365870_0 .net "vld", 0 0, L_0x12c3dacb0;  alias, 1 drivers
L_0x12c3dad90 .part L_0x12c3db0f0, 1, 1;
L_0x12c3daf20 .part L_0x12c3db0f0, 0, 1;
S_0x12c365060 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c364c80;
 .timescale -9 -12;
L_0x12c3dae70 .functor NOT 1, L_0x12c3dad90, C4<0>, C4<0>, C4<0>;
L_0x12c3dafc0 .functor AND 1, L_0x12c3dae70, L_0x12c3daf20, C4<1>, C4<1>;
v0x12c365220_0 .net *"_ivl_2", 0 0, L_0x12c3dad90;  1 drivers
v0x12c3652e0_0 .net *"_ivl_3", 0 0, L_0x12c3dae70;  1 drivers
v0x12c365380_0 .net *"_ivl_5", 0 0, L_0x12c3daf20;  1 drivers
L_0x12c3dacb0 .reduce/or L_0x12c3db0f0;
S_0x12c365410 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c364c80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c365410
v0x12c365660_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12c365660_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c365660_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_76.154 ;
    %load/vec4 v0x12c365660_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_76.155, 5;
    %load/vec4 v0x12c365660_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c365660_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_76.154;
T_76.155 ;
    %end;
S_0x12c365e70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c363a90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c365e70
v0x12c3660c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12c3660c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c3660c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_77.156 ;
    %load/vec4 v0x12c3660c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_77.157, 5;
    %load/vec4 v0x12c3660c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c3660c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_77.156;
T_77.157 ;
    %end;
S_0x12c3663e0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c3638d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c3665b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12c3665f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12c368b10_0 .net "in", 3 0, L_0x12c3dac10;  1 drivers
v0x12c368bd0_0 .net "out", 1 0, L_0x12c3daab0;  alias, 1 drivers
v0x12c368c80_0 .net "vld", 0 0, L_0x12c3da800;  alias, 1 drivers
L_0x12c3da1c0 .part L_0x12c3dac10, 0, 2;
L_0x12c3da6e0 .part L_0x12c3dac10, 2, 2;
S_0x12c3667c0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c3663e0;
 .timescale -9 -12;
L_0x12c3da800 .functor OR 1, L_0x12c3d9d80, L_0x12c3da2e0, C4<0>, C4<0>;
L_0x1200409e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c368310_0 .net/2u *"_ivl_4", 0 0, L_0x1200409e8;  1 drivers
v0x12c3683d0_0 .net *"_ivl_6", 1 0, L_0x12c3da8b0;  1 drivers
v0x12c368470_0 .net *"_ivl_8", 1 0, L_0x12c3da990;  1 drivers
v0x12c368520_0 .net "out_h", 0 0, L_0x12c3da5b0;  1 drivers
v0x12c3685e0_0 .net "out_l", 0 0, L_0x12c3da090;  1 drivers
v0x12c3686b0_0 .net "out_vh", 0 0, L_0x12c3da2e0;  1 drivers
v0x12c368760_0 .net "out_vl", 0 0, L_0x12c3d9d80;  1 drivers
L_0x12c3da8b0 .concat [ 1 1 0 0], L_0x12c3da5b0, L_0x1200409e8;
L_0x12c3da990 .concat [ 1 1 0 0], L_0x12c3da090, L_0x12c3d9d80;
L_0x12c3daab0 .functor MUXZ 2, L_0x12c3da990, L_0x12c3da8b0, L_0x12c3da2e0, C4<>;
S_0x12c366980 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c3667c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c366670 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c3666b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c3673b0_0 .net "in", 1 0, L_0x12c3da6e0;  1 drivers
v0x12c367470_0 .net "out", 0 0, L_0x12c3da5b0;  alias, 1 drivers
v0x12c367520_0 .net "vld", 0 0, L_0x12c3da2e0;  alias, 1 drivers
L_0x12c3da380 .part L_0x12c3da6e0, 1, 1;
L_0x12c3da510 .part L_0x12c3da6e0, 0, 1;
S_0x12c366d00 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c366980;
 .timescale -9 -12;
L_0x12c3da460 .functor NOT 1, L_0x12c3da380, C4<0>, C4<0>, C4<0>;
L_0x12c3da5b0 .functor AND 1, L_0x12c3da460, L_0x12c3da510, C4<1>, C4<1>;
v0x12c366ed0_0 .net *"_ivl_2", 0 0, L_0x12c3da380;  1 drivers
v0x12c366f90_0 .net *"_ivl_3", 0 0, L_0x12c3da460;  1 drivers
v0x12c367030_0 .net *"_ivl_5", 0 0, L_0x12c3da510;  1 drivers
L_0x12c3da2e0 .reduce/or L_0x12c3da6e0;
S_0x12c3670c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c366980;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c3670c0
v0x12c367310_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12c367310_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c367310_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_78.158 ;
    %load/vec4 v0x12c367310_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_78.159, 5;
    %load/vec4 v0x12c367310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c367310_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_78.158;
T_78.159 ;
    %end;
S_0x12c367620 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c3667c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c3677f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c367830 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c3680a0_0 .net "in", 1 0, L_0x12c3da1c0;  1 drivers
v0x12c368160_0 .net "out", 0 0, L_0x12c3da090;  alias, 1 drivers
v0x12c368210_0 .net "vld", 0 0, L_0x12c3d9d80;  alias, 1 drivers
L_0x12c3d9e60 .part L_0x12c3da1c0, 1, 1;
L_0x12c3d9ff0 .part L_0x12c3da1c0, 0, 1;
S_0x12c367a00 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c367620;
 .timescale -9 -12;
L_0x12c3d9f40 .functor NOT 1, L_0x12c3d9e60, C4<0>, C4<0>, C4<0>;
L_0x12c3da090 .functor AND 1, L_0x12c3d9f40, L_0x12c3d9ff0, C4<1>, C4<1>;
v0x12c367bc0_0 .net *"_ivl_2", 0 0, L_0x12c3d9e60;  1 drivers
v0x12c367c80_0 .net *"_ivl_3", 0 0, L_0x12c3d9f40;  1 drivers
v0x12c367d20_0 .net *"_ivl_5", 0 0, L_0x12c3d9ff0;  1 drivers
L_0x12c3d9d80 .reduce/or L_0x12c3da1c0;
S_0x12c367db0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c367620;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c367db0
v0x12c368000_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12c368000_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c368000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_79.160 ;
    %load/vec4 v0x12c368000_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_79.161, 5;
    %load/vec4 v0x12c368000_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c368000_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_79.160;
T_79.161 ;
    %end;
S_0x12c368810 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c3663e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c368810
v0x12c368a60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12c368a60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c368a60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_80.162 ;
    %load/vec4 v0x12c368a60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_80.163, 5;
    %load/vec4 v0x12c368a60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c368a60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_80.162;
T_80.163 ;
    %end;
S_0x12c369280 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c3634f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c369280
v0x12c3694d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12c3694d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c3694d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_81.164 ;
    %load/vec4 v0x12c3694d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_81.165, 5;
    %load/vec4 v0x12c3694d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c3694d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_81.164;
T_81.165 ;
    %end;
S_0x12c369cf0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c35ccf0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c369cf0
v0x12c369f40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x12c369f40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c369f40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_82.166 ;
    %load/vec4 v0x12c369f40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_82.167, 5;
    %load/vec4 v0x12c369f40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c369f40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_82.166;
T_82.167 ;
    %end;
S_0x12c36a260 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c35cb20;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c36a430 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x12c36a470 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x12c3775b0_0 .net "in", 15 0, L_0x12c3d9ca0;  1 drivers
v0x12c377670_0 .net "out", 3 0, L_0x12c3d9b40;  alias, 1 drivers
v0x12c377720_0 .net "vld", 0 0, L_0x12c3d9890;  alias, 1 drivers
L_0x12c3d7340 .part L_0x12c3d9ca0, 0, 8;
L_0x12c3d97b0 .part L_0x12c3d9ca0, 8, 8;
S_0x12c36a640 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c36a260;
 .timescale -9 -12;
L_0x12c3d9890 .functor OR 1, L_0x12c3d6f30, L_0x12c3d93a0, C4<0>, C4<0>;
L_0x1200409a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c376db0_0 .net/2u *"_ivl_4", 0 0, L_0x1200409a0;  1 drivers
v0x12c376e70_0 .net *"_ivl_6", 3 0, L_0x12c3d9940;  1 drivers
v0x12c376f10_0 .net *"_ivl_8", 3 0, L_0x12c3d9a20;  1 drivers
v0x12c376fc0_0 .net "out_h", 2 0, L_0x12c3d9650;  1 drivers
v0x12c377080_0 .net "out_l", 2 0, L_0x12c3d71e0;  1 drivers
v0x12c377150_0 .net "out_vh", 0 0, L_0x12c3d93a0;  1 drivers
v0x12c377200_0 .net "out_vl", 0 0, L_0x12c3d6f30;  1 drivers
L_0x12c3d9940 .concat [ 3 1 0 0], L_0x12c3d9650, L_0x1200409a0;
L_0x12c3d9a20 .concat [ 3 1 0 0], L_0x12c3d71e0, L_0x12c3d6f30;
L_0x12c3d9b40 .functor MUXZ 4, L_0x12c3d9a20, L_0x12c3d9940, L_0x12c3d93a0, C4<>;
S_0x12c36a800 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c36a640;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c36a4f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x12c36a530 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x12c370840_0 .net "in", 7 0, L_0x12c3d97b0;  1 drivers
v0x12c370900_0 .net "out", 2 0, L_0x12c3d9650;  alias, 1 drivers
v0x12c3709b0_0 .net "vld", 0 0, L_0x12c3d93a0;  alias, 1 drivers
L_0x12c3d8270 .part L_0x12c3d97b0, 0, 4;
L_0x12c3d92c0 .part L_0x12c3d97b0, 4, 4;
S_0x12c36ab80 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c36a800;
 .timescale -9 -12;
L_0x12c3d93a0 .functor OR 1, L_0x12c3d7e60, L_0x12c3d8d90, C4<0>, C4<0>;
L_0x120040958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c370040_0 .net/2u *"_ivl_4", 0 0, L_0x120040958;  1 drivers
v0x12c370100_0 .net *"_ivl_6", 2 0, L_0x12c3d9450;  1 drivers
v0x12c3701a0_0 .net *"_ivl_8", 2 0, L_0x12c3d9530;  1 drivers
v0x12c370250_0 .net "out_h", 1 0, L_0x12c3d9160;  1 drivers
v0x12c370310_0 .net "out_l", 1 0, L_0x12c3d8110;  1 drivers
v0x12c3703e0_0 .net "out_vh", 0 0, L_0x12c3d8d90;  1 drivers
v0x12c370490_0 .net "out_vl", 0 0, L_0x12c3d7e60;  1 drivers
L_0x12c3d9450 .concat [ 2 1 0 0], L_0x12c3d9160, L_0x120040958;
L_0x12c3d9530 .concat [ 2 1 0 0], L_0x12c3d8110, L_0x12c3d7e60;
L_0x12c3d9650 .functor MUXZ 3, L_0x12c3d9530, L_0x12c3d9450, L_0x12c3d8d90, C4<>;
S_0x12c36ad50 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c36ab80;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c36aa10 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12c36aa50 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12c36d430_0 .net "in", 3 0, L_0x12c3d92c0;  1 drivers
v0x12c36d4f0_0 .net "out", 1 0, L_0x12c3d9160;  alias, 1 drivers
v0x12c36d5a0_0 .net "vld", 0 0, L_0x12c3d8d90;  alias, 1 drivers
L_0x12c3d8750 .part L_0x12c3d92c0, 0, 2;
L_0x12c3d8c70 .part L_0x12c3d92c0, 2, 2;
S_0x12c36b0d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c36ad50;
 .timescale -9 -12;
L_0x12c3d8d90 .functor OR 1, L_0x12c3d8310, L_0x12c3d8870, C4<0>, C4<0>;
L_0x120040910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c36cc30_0 .net/2u *"_ivl_4", 0 0, L_0x120040910;  1 drivers
v0x12c36ccf0_0 .net *"_ivl_6", 1 0, L_0x12c3d1b10;  1 drivers
v0x12c36cd90_0 .net *"_ivl_8", 1 0, L_0x12c3d9040;  1 drivers
v0x12c36ce40_0 .net "out_h", 0 0, L_0x12c3d8b40;  1 drivers
v0x12c36cf00_0 .net "out_l", 0 0, L_0x12c3d8620;  1 drivers
v0x12c36cfd0_0 .net "out_vh", 0 0, L_0x12c3d8870;  1 drivers
v0x12c36d080_0 .net "out_vl", 0 0, L_0x12c3d8310;  1 drivers
L_0x12c3d1b10 .concat [ 1 1 0 0], L_0x12c3d8b40, L_0x120040910;
L_0x12c3d9040 .concat [ 1 1 0 0], L_0x12c3d8620, L_0x12c3d8310;
L_0x12c3d9160 .functor MUXZ 2, L_0x12c3d9040, L_0x12c3d1b10, L_0x12c3d8870, C4<>;
S_0x12c36b2a0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c36b0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c36af60 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c36afa0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c36bcd0_0 .net "in", 1 0, L_0x12c3d8c70;  1 drivers
v0x12c36bd90_0 .net "out", 0 0, L_0x12c3d8b40;  alias, 1 drivers
v0x12c36be40_0 .net "vld", 0 0, L_0x12c3d8870;  alias, 1 drivers
L_0x12c3d8910 .part L_0x12c3d8c70, 1, 1;
L_0x12c3d8aa0 .part L_0x12c3d8c70, 0, 1;
S_0x12c36b620 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c36b2a0;
 .timescale -9 -12;
L_0x12c3d89f0 .functor NOT 1, L_0x12c3d8910, C4<0>, C4<0>, C4<0>;
L_0x12c3d8b40 .functor AND 1, L_0x12c3d89f0, L_0x12c3d8aa0, C4<1>, C4<1>;
v0x12c36b7f0_0 .net *"_ivl_2", 0 0, L_0x12c3d8910;  1 drivers
v0x12c36b8b0_0 .net *"_ivl_3", 0 0, L_0x12c3d89f0;  1 drivers
v0x12c36b950_0 .net *"_ivl_5", 0 0, L_0x12c3d8aa0;  1 drivers
L_0x12c3d8870 .reduce/or L_0x12c3d8c70;
S_0x12c36b9e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c36b2a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c36b9e0
v0x12c36bc30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12c36bc30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c36bc30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_83.168 ;
    %load/vec4 v0x12c36bc30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_83.169, 5;
    %load/vec4 v0x12c36bc30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c36bc30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_83.168;
T_83.169 ;
    %end;
S_0x12c36bf40 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c36b0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c36c110 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c36c150 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c36c9c0_0 .net "in", 1 0, L_0x12c3d8750;  1 drivers
v0x12c36ca80_0 .net "out", 0 0, L_0x12c3d8620;  alias, 1 drivers
v0x12c36cb30_0 .net "vld", 0 0, L_0x12c3d8310;  alias, 1 drivers
L_0x12c3d83f0 .part L_0x12c3d8750, 1, 1;
L_0x12c3d8580 .part L_0x12c3d8750, 0, 1;
S_0x12c36c320 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c36bf40;
 .timescale -9 -12;
L_0x12c3d84d0 .functor NOT 1, L_0x12c3d83f0, C4<0>, C4<0>, C4<0>;
L_0x12c3d8620 .functor AND 1, L_0x12c3d84d0, L_0x12c3d8580, C4<1>, C4<1>;
v0x12c36c4e0_0 .net *"_ivl_2", 0 0, L_0x12c3d83f0;  1 drivers
v0x12c36c5a0_0 .net *"_ivl_3", 0 0, L_0x12c3d84d0;  1 drivers
v0x12c36c640_0 .net *"_ivl_5", 0 0, L_0x12c3d8580;  1 drivers
L_0x12c3d8310 .reduce/or L_0x12c3d8750;
S_0x12c36c6d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c36bf40;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c36c6d0
v0x12c36c920_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12c36c920_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c36c920_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_84.170 ;
    %load/vec4 v0x12c36c920_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_84.171, 5;
    %load/vec4 v0x12c36c920_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c36c920_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_84.170;
T_84.171 ;
    %end;
S_0x12c36d130 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c36ad50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c36d130
v0x12c36d380_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12c36d380_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c36d380_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_85.172 ;
    %load/vec4 v0x12c36d380_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_85.173, 5;
    %load/vec4 v0x12c36d380_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c36d380_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_85.172;
T_85.173 ;
    %end;
S_0x12c36d6a0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c36ab80;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c36d870 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12c36d8b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12c36fdd0_0 .net "in", 3 0, L_0x12c3d8270;  1 drivers
v0x12c36fe90_0 .net "out", 1 0, L_0x12c3d8110;  alias, 1 drivers
v0x12c36ff40_0 .net "vld", 0 0, L_0x12c3d7e60;  alias, 1 drivers
L_0x12c3d7820 .part L_0x12c3d8270, 0, 2;
L_0x12c3d7d40 .part L_0x12c3d8270, 2, 2;
S_0x12c36da80 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c36d6a0;
 .timescale -9 -12;
L_0x12c3d7e60 .functor OR 1, L_0x12c3d73e0, L_0x12c3d7940, C4<0>, C4<0>;
L_0x1200408c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c36f5d0_0 .net/2u *"_ivl_4", 0 0, L_0x1200408c8;  1 drivers
v0x12c36f690_0 .net *"_ivl_6", 1 0, L_0x12c3d7f10;  1 drivers
v0x12c36f730_0 .net *"_ivl_8", 1 0, L_0x12c3d7ff0;  1 drivers
v0x12c36f7e0_0 .net "out_h", 0 0, L_0x12c3d7c10;  1 drivers
v0x12c36f8a0_0 .net "out_l", 0 0, L_0x12c3d76f0;  1 drivers
v0x12c36f970_0 .net "out_vh", 0 0, L_0x12c3d7940;  1 drivers
v0x12c36fa20_0 .net "out_vl", 0 0, L_0x12c3d73e0;  1 drivers
L_0x12c3d7f10 .concat [ 1 1 0 0], L_0x12c3d7c10, L_0x1200408c8;
L_0x12c3d7ff0 .concat [ 1 1 0 0], L_0x12c3d76f0, L_0x12c3d73e0;
L_0x12c3d8110 .functor MUXZ 2, L_0x12c3d7ff0, L_0x12c3d7f10, L_0x12c3d7940, C4<>;
S_0x12c36dc40 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c36da80;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c36d930 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c36d970 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c36e670_0 .net "in", 1 0, L_0x12c3d7d40;  1 drivers
v0x12c36e730_0 .net "out", 0 0, L_0x12c3d7c10;  alias, 1 drivers
v0x12c36e7e0_0 .net "vld", 0 0, L_0x12c3d7940;  alias, 1 drivers
L_0x12c3d79e0 .part L_0x12c3d7d40, 1, 1;
L_0x12c3d7b70 .part L_0x12c3d7d40, 0, 1;
S_0x12c36dfc0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c36dc40;
 .timescale -9 -12;
L_0x12c3d7ac0 .functor NOT 1, L_0x12c3d79e0, C4<0>, C4<0>, C4<0>;
L_0x12c3d7c10 .functor AND 1, L_0x12c3d7ac0, L_0x12c3d7b70, C4<1>, C4<1>;
v0x12c36e190_0 .net *"_ivl_2", 0 0, L_0x12c3d79e0;  1 drivers
v0x12c36e250_0 .net *"_ivl_3", 0 0, L_0x12c3d7ac0;  1 drivers
v0x12c36e2f0_0 .net *"_ivl_5", 0 0, L_0x12c3d7b70;  1 drivers
L_0x12c3d7940 .reduce/or L_0x12c3d7d40;
S_0x12c36e380 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c36dc40;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c36e380
v0x12c36e5d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12c36e5d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c36e5d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_86.174 ;
    %load/vec4 v0x12c36e5d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_86.175, 5;
    %load/vec4 v0x12c36e5d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c36e5d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_86.174;
T_86.175 ;
    %end;
S_0x12c36e8e0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c36da80;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c36eab0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c36eaf0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c36f360_0 .net "in", 1 0, L_0x12c3d7820;  1 drivers
v0x12c36f420_0 .net "out", 0 0, L_0x12c3d76f0;  alias, 1 drivers
v0x12c36f4d0_0 .net "vld", 0 0, L_0x12c3d73e0;  alias, 1 drivers
L_0x12c3d74c0 .part L_0x12c3d7820, 1, 1;
L_0x12c3d7650 .part L_0x12c3d7820, 0, 1;
S_0x12c36ecc0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c36e8e0;
 .timescale -9 -12;
L_0x12c3d75a0 .functor NOT 1, L_0x12c3d74c0, C4<0>, C4<0>, C4<0>;
L_0x12c3d76f0 .functor AND 1, L_0x12c3d75a0, L_0x12c3d7650, C4<1>, C4<1>;
v0x12c36ee80_0 .net *"_ivl_2", 0 0, L_0x12c3d74c0;  1 drivers
v0x12c36ef40_0 .net *"_ivl_3", 0 0, L_0x12c3d75a0;  1 drivers
v0x12c36efe0_0 .net *"_ivl_5", 0 0, L_0x12c3d7650;  1 drivers
L_0x12c3d73e0 .reduce/or L_0x12c3d7820;
S_0x12c36f070 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c36e8e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c36f070
v0x12c36f2c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12c36f2c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c36f2c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_87.176 ;
    %load/vec4 v0x12c36f2c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_87.177, 5;
    %load/vec4 v0x12c36f2c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c36f2c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_87.176;
T_87.177 ;
    %end;
S_0x12c36fad0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c36d6a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c36fad0
v0x12c36fd20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12c36fd20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c36fd20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_88.178 ;
    %load/vec4 v0x12c36fd20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_88.179, 5;
    %load/vec4 v0x12c36fd20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c36fd20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_88.178;
T_88.179 ;
    %end;
S_0x12c370540 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c36a800;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c370540
v0x12c370790_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12c370790_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c370790_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_89.180 ;
    %load/vec4 v0x12c370790_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_89.181, 5;
    %load/vec4 v0x12c370790_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c370790_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_89.180;
T_89.181 ;
    %end;
S_0x12c370ab0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c36a640;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c370c80 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x12c370cc0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x12c376b40_0 .net "in", 7 0, L_0x12c3d7340;  1 drivers
v0x12c376c00_0 .net "out", 2 0, L_0x12c3d71e0;  alias, 1 drivers
v0x12c376cb0_0 .net "vld", 0 0, L_0x12c3d6f30;  alias, 1 drivers
L_0x12c3d5f20 .part L_0x12c3d7340, 0, 4;
L_0x12c3d6e50 .part L_0x12c3d7340, 4, 4;
S_0x12c370e90 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c370ab0;
 .timescale -9 -12;
L_0x12c3d6f30 .functor OR 1, L_0x12c3d5b10, L_0x12c3d6a40, C4<0>, C4<0>;
L_0x120040880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c376340_0 .net/2u *"_ivl_4", 0 0, L_0x120040880;  1 drivers
v0x12c376400_0 .net *"_ivl_6", 2 0, L_0x12c3d6fe0;  1 drivers
v0x12c3764a0_0 .net *"_ivl_8", 2 0, L_0x12c3d70c0;  1 drivers
v0x12c376550_0 .net "out_h", 1 0, L_0x12c3d6cf0;  1 drivers
v0x12c376610_0 .net "out_l", 1 0, L_0x12c3d5dc0;  1 drivers
v0x12c3766e0_0 .net "out_vh", 0 0, L_0x12c3d6a40;  1 drivers
v0x12c376790_0 .net "out_vl", 0 0, L_0x12c3d5b10;  1 drivers
L_0x12c3d6fe0 .concat [ 2 1 0 0], L_0x12c3d6cf0, L_0x120040880;
L_0x12c3d70c0 .concat [ 2 1 0 0], L_0x12c3d5dc0, L_0x12c3d5b10;
L_0x12c3d71e0 .functor MUXZ 3, L_0x12c3d70c0, L_0x12c3d6fe0, L_0x12c3d6a40, C4<>;
S_0x12c371050 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c370e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c370d40 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12c370d80 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12c373730_0 .net "in", 3 0, L_0x12c3d6e50;  1 drivers
v0x12c3737f0_0 .net "out", 1 0, L_0x12c3d6cf0;  alias, 1 drivers
v0x12c3738a0_0 .net "vld", 0 0, L_0x12c3d6a40;  alias, 1 drivers
L_0x12c3d6400 .part L_0x12c3d6e50, 0, 2;
L_0x12c3d6920 .part L_0x12c3d6e50, 2, 2;
S_0x12c3713d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c371050;
 .timescale -9 -12;
L_0x12c3d6a40 .functor OR 1, L_0x12c3d5fc0, L_0x12c3d6520, C4<0>, C4<0>;
L_0x120040838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c372f30_0 .net/2u *"_ivl_4", 0 0, L_0x120040838;  1 drivers
v0x12c372ff0_0 .net *"_ivl_6", 1 0, L_0x12c3d6af0;  1 drivers
v0x12c373090_0 .net *"_ivl_8", 1 0, L_0x12c3d6bd0;  1 drivers
v0x12c373140_0 .net "out_h", 0 0, L_0x12c3d67f0;  1 drivers
v0x12c373200_0 .net "out_l", 0 0, L_0x12c3d62d0;  1 drivers
v0x12c3732d0_0 .net "out_vh", 0 0, L_0x12c3d6520;  1 drivers
v0x12c373380_0 .net "out_vl", 0 0, L_0x12c3d5fc0;  1 drivers
L_0x12c3d6af0 .concat [ 1 1 0 0], L_0x12c3d67f0, L_0x120040838;
L_0x12c3d6bd0 .concat [ 1 1 0 0], L_0x12c3d62d0, L_0x12c3d5fc0;
L_0x12c3d6cf0 .functor MUXZ 2, L_0x12c3d6bd0, L_0x12c3d6af0, L_0x12c3d6520, C4<>;
S_0x12c3715a0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c3713d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c371260 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c3712a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c371fd0_0 .net "in", 1 0, L_0x12c3d6920;  1 drivers
v0x12c372090_0 .net "out", 0 0, L_0x12c3d67f0;  alias, 1 drivers
v0x12c372140_0 .net "vld", 0 0, L_0x12c3d6520;  alias, 1 drivers
L_0x12c3d65c0 .part L_0x12c3d6920, 1, 1;
L_0x12c3d6750 .part L_0x12c3d6920, 0, 1;
S_0x12c371920 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c3715a0;
 .timescale -9 -12;
L_0x12c3d66a0 .functor NOT 1, L_0x12c3d65c0, C4<0>, C4<0>, C4<0>;
L_0x12c3d67f0 .functor AND 1, L_0x12c3d66a0, L_0x12c3d6750, C4<1>, C4<1>;
v0x12c371af0_0 .net *"_ivl_2", 0 0, L_0x12c3d65c0;  1 drivers
v0x12c371bb0_0 .net *"_ivl_3", 0 0, L_0x12c3d66a0;  1 drivers
v0x12c371c50_0 .net *"_ivl_5", 0 0, L_0x12c3d6750;  1 drivers
L_0x12c3d6520 .reduce/or L_0x12c3d6920;
S_0x12c371ce0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c3715a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c371ce0
v0x12c371f30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12c371f30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c371f30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_90.182 ;
    %load/vec4 v0x12c371f30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_90.183, 5;
    %load/vec4 v0x12c371f30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c371f30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_90.182;
T_90.183 ;
    %end;
S_0x12c372240 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c3713d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c372410 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c372450 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c372cc0_0 .net "in", 1 0, L_0x12c3d6400;  1 drivers
v0x12c372d80_0 .net "out", 0 0, L_0x12c3d62d0;  alias, 1 drivers
v0x12c372e30_0 .net "vld", 0 0, L_0x12c3d5fc0;  alias, 1 drivers
L_0x12c3d60a0 .part L_0x12c3d6400, 1, 1;
L_0x12c3d6230 .part L_0x12c3d6400, 0, 1;
S_0x12c372620 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c372240;
 .timescale -9 -12;
L_0x12c3d6180 .functor NOT 1, L_0x12c3d60a0, C4<0>, C4<0>, C4<0>;
L_0x12c3d62d0 .functor AND 1, L_0x12c3d6180, L_0x12c3d6230, C4<1>, C4<1>;
v0x12c3727e0_0 .net *"_ivl_2", 0 0, L_0x12c3d60a0;  1 drivers
v0x12c3728a0_0 .net *"_ivl_3", 0 0, L_0x12c3d6180;  1 drivers
v0x12c372940_0 .net *"_ivl_5", 0 0, L_0x12c3d6230;  1 drivers
L_0x12c3d5fc0 .reduce/or L_0x12c3d6400;
S_0x12c3729d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c372240;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c3729d0
v0x12c372c20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12c372c20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c372c20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_91.184 ;
    %load/vec4 v0x12c372c20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_91.185, 5;
    %load/vec4 v0x12c372c20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c372c20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_91.184;
T_91.185 ;
    %end;
S_0x12c373430 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c371050;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c373430
v0x12c373680_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12c373680_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c373680_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_92.186 ;
    %load/vec4 v0x12c373680_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_92.187, 5;
    %load/vec4 v0x12c373680_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c373680_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_92.186;
T_92.187 ;
    %end;
S_0x12c3739a0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c370e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c373b70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12c373bb0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12c3760d0_0 .net "in", 3 0, L_0x12c3d5f20;  1 drivers
v0x12c376190_0 .net "out", 1 0, L_0x12c3d5dc0;  alias, 1 drivers
v0x12c376240_0 .net "vld", 0 0, L_0x12c3d5b10;  alias, 1 drivers
L_0x12c3d54d0 .part L_0x12c3d5f20, 0, 2;
L_0x12c3d59f0 .part L_0x12c3d5f20, 2, 2;
S_0x12c373d80 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c3739a0;
 .timescale -9 -12;
L_0x12c3d5b10 .functor OR 1, L_0x12c3d5090, L_0x12c3d55f0, C4<0>, C4<0>;
L_0x1200407f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c3758d0_0 .net/2u *"_ivl_4", 0 0, L_0x1200407f0;  1 drivers
v0x12c375990_0 .net *"_ivl_6", 1 0, L_0x12c3d5bc0;  1 drivers
v0x12c375a30_0 .net *"_ivl_8", 1 0, L_0x12c3d5ca0;  1 drivers
v0x12c375ae0_0 .net "out_h", 0 0, L_0x12c3d58c0;  1 drivers
v0x12c375ba0_0 .net "out_l", 0 0, L_0x12c3d53a0;  1 drivers
v0x12c375c70_0 .net "out_vh", 0 0, L_0x12c3d55f0;  1 drivers
v0x12c375d20_0 .net "out_vl", 0 0, L_0x12c3d5090;  1 drivers
L_0x12c3d5bc0 .concat [ 1 1 0 0], L_0x12c3d58c0, L_0x1200407f0;
L_0x12c3d5ca0 .concat [ 1 1 0 0], L_0x12c3d53a0, L_0x12c3d5090;
L_0x12c3d5dc0 .functor MUXZ 2, L_0x12c3d5ca0, L_0x12c3d5bc0, L_0x12c3d55f0, C4<>;
S_0x12c373f40 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c373d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c373c30 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c373c70 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c374970_0 .net "in", 1 0, L_0x12c3d59f0;  1 drivers
v0x12c374a30_0 .net "out", 0 0, L_0x12c3d58c0;  alias, 1 drivers
v0x12c374ae0_0 .net "vld", 0 0, L_0x12c3d55f0;  alias, 1 drivers
L_0x12c3d5690 .part L_0x12c3d59f0, 1, 1;
L_0x12c3d5820 .part L_0x12c3d59f0, 0, 1;
S_0x12c3742c0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c373f40;
 .timescale -9 -12;
L_0x12c3d5770 .functor NOT 1, L_0x12c3d5690, C4<0>, C4<0>, C4<0>;
L_0x12c3d58c0 .functor AND 1, L_0x12c3d5770, L_0x12c3d5820, C4<1>, C4<1>;
v0x12c374490_0 .net *"_ivl_2", 0 0, L_0x12c3d5690;  1 drivers
v0x12c374550_0 .net *"_ivl_3", 0 0, L_0x12c3d5770;  1 drivers
v0x12c3745f0_0 .net *"_ivl_5", 0 0, L_0x12c3d5820;  1 drivers
L_0x12c3d55f0 .reduce/or L_0x12c3d59f0;
S_0x12c374680 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c373f40;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c374680
v0x12c3748d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12c3748d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c3748d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_93.188 ;
    %load/vec4 v0x12c3748d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_93.189, 5;
    %load/vec4 v0x12c3748d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c3748d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_93.188;
T_93.189 ;
    %end;
S_0x12c374be0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c373d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c374db0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c374df0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c375660_0 .net "in", 1 0, L_0x12c3d54d0;  1 drivers
v0x12c375720_0 .net "out", 0 0, L_0x12c3d53a0;  alias, 1 drivers
v0x12c3757d0_0 .net "vld", 0 0, L_0x12c3d5090;  alias, 1 drivers
L_0x12c3d5170 .part L_0x12c3d54d0, 1, 1;
L_0x12c3d5300 .part L_0x12c3d54d0, 0, 1;
S_0x12c374fc0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c374be0;
 .timescale -9 -12;
L_0x12c3d5250 .functor NOT 1, L_0x12c3d5170, C4<0>, C4<0>, C4<0>;
L_0x12c3d53a0 .functor AND 1, L_0x12c3d5250, L_0x12c3d5300, C4<1>, C4<1>;
v0x12c375180_0 .net *"_ivl_2", 0 0, L_0x12c3d5170;  1 drivers
v0x12c375240_0 .net *"_ivl_3", 0 0, L_0x12c3d5250;  1 drivers
v0x12c3752e0_0 .net *"_ivl_5", 0 0, L_0x12c3d5300;  1 drivers
L_0x12c3d5090 .reduce/or L_0x12c3d54d0;
S_0x12c375370 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c374be0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c375370
v0x12c3755c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12c3755c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c3755c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_94.190 ;
    %load/vec4 v0x12c3755c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_94.191, 5;
    %load/vec4 v0x12c3755c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c3755c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_94.190;
T_94.191 ;
    %end;
S_0x12c375dd0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c3739a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c375dd0
v0x12c376020_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12c376020_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c376020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_95.192 ;
    %load/vec4 v0x12c376020_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_95.193, 5;
    %load/vec4 v0x12c376020_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c376020_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_95.192;
T_95.193 ;
    %end;
S_0x12c376840 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c370ab0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c376840
v0x12c376a90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12c376a90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c376a90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_96.194 ;
    %load/vec4 v0x12c376a90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_96.195, 5;
    %load/vec4 v0x12c376a90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c376a90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_96.194;
T_96.195 ;
    %end;
S_0x12c3772b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c36a260;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c3772b0
v0x12c377500_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x12c377500_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c377500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_97.196 ;
    %load/vec4 v0x12c377500_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_97.197, 5;
    %load/vec4 v0x12c377500_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c377500_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_97.196;
T_97.197 ;
    %end;
S_0x12c377d20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c35c7a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c377d20
v0x12c377f70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.log2 ;
    %load/vec4 v0x12c377f70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c377f70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_98.198 ;
    %load/vec4 v0x12c377f70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_98.199, 5;
    %load/vec4 v0x12c377f70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c377f70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_98.198;
T_98.199 ;
    %end;
S_0x12c378290 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x12c35c3f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c378290
v0x12c3784f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.log2 ;
    %load/vec4 v0x12c3784f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c3784f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_99.200 ;
    %load/vec4 v0x12c3784f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_99.201, 5;
    %load/vec4 v0x12c3784f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c3784f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_99.200;
T_99.201 ;
    %end;
S_0x12c379520 .scope module, "uut_ediff" "sub_N" 4 72, 4 194 0, S_0x12c1fbdc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x12c3797e0 .param/l "N" 0 4 195, C4<0000000000000000000000000000001000>;
L_0x1200410a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c379da0_0 .net/2u *"_ivl_0", 0 0, L_0x1200410a8;  1 drivers
L_0x1200410f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c379e60_0 .net/2u *"_ivl_4", 0 0, L_0x1200410f0;  1 drivers
v0x12c379f00_0 .net "a", 7 0, L_0x12c3e29c0;  1 drivers
v0x12c379fb0_0 .net "ain", 8 0, L_0x12c3e2680;  1 drivers
v0x12c37a070_0 .net "b", 7 0, L_0x12c3e1cc0;  1 drivers
v0x12c37a150_0 .net "bin", 8 0, L_0x12c3e27a0;  1 drivers
v0x12c37a1f0_0 .net "c", 8 0, L_0x12c3e28c0;  alias, 1 drivers
L_0x12c3e2680 .concat [ 8 1 0 0], L_0x12c3e29c0, L_0x1200410a8;
L_0x12c3e27a0 .concat [ 8 1 0 0], L_0x12c3e1cc0, L_0x1200410f0;
S_0x12c3798f0 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x12c379520;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x12c379ab0 .param/l "N" 0 4 215, C4<0000000000000000000000000000001000>;
v0x12c379860_0 .net "a", 8 0, L_0x12c3e2680;  alias, 1 drivers
v0x12c379be0_0 .net "b", 8 0, L_0x12c3e27a0;  alias, 1 drivers
v0x12c379c90_0 .net "c", 8 0, L_0x12c3e28c0;  alias, 1 drivers
L_0x12c3e28c0 .arith/sub 9, L_0x12c3e2680, L_0x12c3e27a0;
S_0x12c37a2e0 .scope module, "uut_reg_ro" "reg_exp_op" 4 119, 4 269 0, S_0x12c1fbdc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "exp_o";
    .port_info 1 /OUTPUT 2 "e_o";
    .port_info 2 /OUTPUT 5 "r_o";
P_0x12c37a4a0 .param/l "Bs" 0 4 271, C4<00000000000000000000000000000101>;
P_0x12c37a4e0 .param/l "es" 0 4 270, +C4<00000000000000000000000000000010>;
L_0x12c3f0ff0 .functor NOT 8, L_0x12c3f1b10, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x12c3f1380 .functor NOT 1, L_0x12c3f12e0, C4<0>, C4<0>, C4<0>;
L_0x12c3f15b0 .functor OR 1, L_0x12c3f1380, L_0x12c3f14d0, C4<0>, C4<0>;
v0x12c37ab50_0 .net *"_ivl_10", 0 0, L_0x12c3f1380;  1 drivers
v0x12c37ac00_0 .net *"_ivl_13", 1 0, L_0x12c3f13f0;  1 drivers
v0x12c37acb0_0 .net *"_ivl_15", 0 0, L_0x12c3f14d0;  1 drivers
v0x12c37ad60_0 .net *"_ivl_17", 0 0, L_0x12c3f15b0;  1 drivers
v0x12c37ae00_0 .net *"_ivl_19", 4 0, L_0x12c3f16a0;  1 drivers
L_0x120041b58 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x12c37aef0_0 .net/2u *"_ivl_20", 4 0, L_0x120041b58;  1 drivers
v0x12c37afa0_0 .net *"_ivl_22", 4 0, L_0x12c3f1780;  1 drivers
v0x12c37b050_0 .net *"_ivl_25", 4 0, L_0x12c3f18c0;  1 drivers
v0x12c37b100_0 .net *"_ivl_5", 0 0, L_0x12c3f10e0;  1 drivers
v0x12c37b210_0 .net *"_ivl_9", 0 0, L_0x12c3f12e0;  1 drivers
v0x12c37b2c0_0 .net "e_o", 1 0, L_0x12c3f0a00;  alias, 1 drivers
v0x12c37b370_0 .net "exp_o", 7 0, L_0x12c3f1b10;  1 drivers
v0x12c37b420_0 .net "exp_oN", 7 0, L_0x12c3f1180;  1 drivers
v0x12c37b4d0_0 .net "exp_oN_tmp", 7 0, L_0x12c3f0aa0;  1 drivers
v0x12c37b590_0 .net "r_o", 4 0, L_0x12c3f1a30;  alias, 1 drivers
L_0x12c3f0a00 .part L_0x12c3f1b10, 0, 2;
L_0x12c3f10e0 .part L_0x12c3f1b10, 7, 1;
L_0x12c3f1180 .functor MUXZ 8, L_0x12c3f1b10, L_0x12c3f0aa0, L_0x12c3f10e0, C4<>;
L_0x12c3f12e0 .part L_0x12c3f1b10, 7, 1;
L_0x12c3f13f0 .part L_0x12c3f1180, 0, 2;
L_0x12c3f14d0 .reduce/or L_0x12c3f13f0;
L_0x12c3f16a0 .part L_0x12c3f1180, 2, 5;
L_0x12c3f1780 .arith/sum 5, L_0x12c3f16a0, L_0x120041b58;
L_0x12c3f18c0 .part L_0x12c3f1180, 2, 5;
L_0x12c3f1a30 .functor MUXZ 5, L_0x12c3f18c0, L_0x12c3f1780, L_0x12c3f15b0, C4<>;
S_0x12c37a6b0 .scope module, "uut_conv_2c1" "conv_2c" 4 279, 4 262 0, S_0x12c37a2e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "c";
P_0x12c37a880 .param/l "N" 0 4 263, C4<000000000000000000000000000000111>;
L_0x120041b10 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x12c37a900_0 .net/2u *"_ivl_0", 7 0, L_0x120041b10;  1 drivers
v0x12c37a9c0_0 .net "a", 7 0, L_0x12c3f0ff0;  1 drivers
v0x12c37aa60_0 .net "c", 7 0, L_0x12c3f0aa0;  alias, 1 drivers
L_0x12c3f0aa0 .arith/sum 8, L_0x12c3f0ff0, L_0x120041b10;
S_0x12c380b40 .scope function.vec4.u32, "get_frac_index" "get_frac_index" 3 111, 3 111 0, S_0x12c1f1a50;
 .timescale -9 -12;
v0x12c380d20_0 .var "P", 31 0;
v0x12c380db0_0 .var/i "count", 31 0;
v0x12c380e40_0 .var/i "es", 31 0;
; Variable get_frac_index is vec4 return value of scope S_0x12c380b40
v0x12c380fb0_0 .var/i "j", 31 0;
v0x12c3810a0_0 .var/i "nbits", 31 0;
v0x12c381150_0 .var/i "num", 31 0;
v0x12c381200_0 .var "regime_sign", 0 0;
TD_fault_checker_tb.dut.get_frac_index ;
    %load/vec4 v0x12c3810a0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz  T_100.202, 5;
    %pushi/vec4 4294967295, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_frac_index (store_vec4_to_lval)
    %jmp T_100.203;
T_100.202 ;
    %load/vec4 v0x12c380d20_0;
    %load/vec4 v0x12c3810a0_0;
    %subi 2, 0, 32;
    %part/s 1;
    %store/vec4 v0x12c381200_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12c380db0_0, 0, 32;
    %load/vec4 v0x12c3810a0_0;
    %subi 2, 0, 32;
    %store/vec4 v0x12c380fb0_0, 0, 32;
T_100.204 ;
    %load/vec4 v0x12c380fb0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_100.205, 5;
    %load/vec4 v0x12c380d20_0;
    %load/vec4 v0x12c380fb0_0;
    %part/s 1;
    %load/vec4 v0x12c381200_0;
    %cmp/e;
    %jmp/0xz  T_100.206, 4;
    %load/vec4 v0x12c380db0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12c380db0_0, 0, 32;
    %jmp T_100.207;
T_100.206 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x12c380fb0_0, 0, 32;
T_100.207 ;
    %load/vec4 v0x12c380fb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c380fb0_0, 0, 32;
    %jmp T_100.204;
T_100.205 ;
    %load/vec4 v0x12c3810a0_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x12c380db0_0;
    %add;
    %load/vec4 v0x12c380e40_0;
    %add;
    %cmp/s;
    %jmp/0xz  T_100.208, 5;
    %pushi/vec4 4294967295, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_frac_index (store_vec4_to_lval)
    %jmp T_100.209;
T_100.208 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x12c380db0_0;
    %add;
    %load/vec4 v0x12c380e40_0;
    %add;
    %load/vec4 v0x12c381150_0;
    %subi 1, 0, 32;
    %add;
    %ret/vec4 0, 0, 32;  Assign to get_frac_index (store_vec4_to_lval)
T_100.209 ;
T_100.203 ;
    %end;
S_0x12c3812a0 .scope function.vec4.s7, "get_scale" "get_scale" 3 62, 3 62 0, S_0x12c1f1a50;
 .timescale -9 -12;
v0x12c381460_0 .var "P", 31 0;
v0x12c381520_0 .var "P_in", 31 0;
v0x12c3815c0_0 .var "X", 31 0;
v0x12c381670_0 .var/i "current_nbits", 31 0;
v0x12c381720_0 .var "exponent", 1 0;
v0x12c381810_0 .var/i "fixed_Bs", 31 0;
v0x12c3818c0_0 .var/i "fixed_width", 31 0;
v0x12c381970_0 .var/i "full_nbits", 31 0;
; Variable get_scale is vec4 return value of scope S_0x12c3812a0
v0x12c381b30_0 .var/i "k", 31 0;
v0x12c381be0_0 .var "low_part", 29 0;
v0x12c381c90_0 .var "low_part_shifted", 31 0;
v0x12c381d40_0 .var "mask", 31 0;
v0x12c381df0_0 .var "rc", 0 0;
v0x12c381e90_0 .var/i "regime", 31 0;
v0x12c381f40_0 .var/i "temp", 31 0;
v0x12c381ff0_0 .var "xin", 31 0;
v0x12c382180_0 .var "xin_r", 31 0;
v0x12c382210_0 .var "xin_tmp", 31 0;
TD_fault_checker_tb.dut.get_scale ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12c381810_0, 0, 32;
    %load/vec4 v0x12c381970_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c381f40_0, 0, 32;
T_101.210 ;
    %load/vec4 v0x12c381f40_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_101.211, 5;
    %load/vec4 v0x12c381810_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12c381810_0, 0, 32;
    %load/vec4 v0x12c381f40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c381f40_0, 0, 32;
    %jmp T_101.210;
T_101.211 ;
    %load/vec4 v0x12c381810_0;
    %addi 2, 0, 32;
    %store/vec4 v0x12c3818c0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x12c381670_0;
    %ix/vec4 4;
    %shiftl 4;
    %subi 1, 0, 32;
    %store/vec4 v0x12c381d40_0, 0, 32;
    %load/vec4 v0x12c381520_0;
    %load/vec4 v0x12c381d40_0;
    %and;
    %store/vec4 v0x12c381460_0, 0, 32;
    %load/vec4 v0x12c381460_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_101.212, 4;
    %pushi/vec4 0, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to get_scale (store_vec4_to_lval)
    %jmp T_101.213;
T_101.212 ;
    %load/vec4 v0x12c381460_0;
    %load/vec4 v0x12c381670_0;
    %subi 2, 0, 32;
    %part/s 1;
    %store/vec4 v0x12c381df0_0, 0, 1;
    %load/vec4 v0x12c381460_0;
    %store/vec4 v0x12c381ff0_0, 0, 32;
    %load/vec4 v0x12c381df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.214, 8;
    %load/vec4 v0x12c381ff0_0;
    %inv;
    %load/vec4 v0x12c381d40_0;
    %and;
    %store/vec4 v0x12c382180_0, 0, 32;
    %jmp T_101.215;
T_101.214 ;
    %load/vec4 v0x12c381ff0_0;
    %store/vec4 v0x12c382180_0, 0, 32;
T_101.215 ;
    %load/vec4 v0x12c382180_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x12c381670_0;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %subi 1, 0, 32;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x12c381df0_0;
    %pad/u 32;
    %or;
    %store/vec4 v0x12c3815c0_0, 0, 32;
    %load/vec4 v0x12c3815c0_0;
    %load/vec4 v0x12c381670_0;
    %store/vec4 v0x12c1fe880_0, 0, 32;
    %store/vec4 v0x12c1fd1a0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.count_leading_zeros, S_0x12c1f6da0;
    %store/vec4 v0x12c381b30_0, 0, 32;
    %load/vec4 v0x12c381df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.216, 8;
    %load/vec4 v0x12c381b30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c381e90_0, 0, 32;
    %jmp T_101.217;
T_101.216 ;
    %load/vec4 v0x12c381b30_0;
    %store/vec4 v0x12c381e90_0, 0, 32;
T_101.217 ;
    %load/vec4 v0x12c381670_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz  T_101.218, 5;
    %pushi/vec4 0, 0, 30;
    %store/vec4 v0x12c381be0_0, 0, 30;
    %jmp T_101.219;
T_101.218 ;
    %load/vec4 v0x12c381ff0_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x12c381670_0;
    %subi 2, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %subi 1, 0, 32;
    %and;
    %pad/u 30;
    %store/vec4 v0x12c381be0_0, 0, 30;
T_101.219 ;
    %load/vec4 v0x12c381be0_0;
    %pad/u 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12c381c90_0, 0, 32;
    %load/vec4 v0x12c381c90_0;
    %load/vec4 v0x12c381b30_0;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v0x12c381d40_0;
    %and;
    %store/vec4 v0x12c382210_0, 0, 32;
    %load/vec4 v0x12c382210_0;
    %load/vec4 v0x12c381670_0;
    %subi 2, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %pushi/vec4 3, 0, 32;
    %and;
    %pad/u 2;
    %store/vec4 v0x12c381720_0, 0, 2;
    %load/vec4 v0x12c381e90_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x12c381720_0;
    %pad/u 32;
    %or;
    %pad/u 7;
    %ret/vec4 0, 0, 7;  Assign to get_scale (store_vec4_to_lval)
T_101.213 ;
    %end;
S_0x12c3822c0 .scope function.vec4.s16, "posit_abs_16" "posit_abs_16" 3 29, 3 29 0, S_0x12c1f1a50;
 .timescale -9 -12;
v0x12c3824c0_0 .var "P", 15 0;
; Variable posit_abs_16 is vec4 return value of scope S_0x12c3822c0
TD_fault_checker_tb.dut.posit_abs_16 ;
    %load/vec4 v0x12c3824c0_0;
    %parti/s 1, 15, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_102.220, 4;
    %load/vec4 v0x12c3824c0_0;
    %inv;
    %addi 1, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %and;
    %ret/vec4 0, 0, 16;  Assign to posit_abs_16 (store_vec4_to_lval)
    %jmp T_102.221;
T_102.220 ;
    %load/vec4 v0x12c3824c0_0;
    %ret/vec4 0, 0, 16;  Assign to posit_abs_16 (store_vec4_to_lval)
T_102.221 ;
    %end;
S_0x12c3825e0 .scope function.vec4.s32, "posit_abs_32" "posit_abs_32" 3 19, 3 19 0, S_0x12c1f1a50;
 .timescale -9 -12;
v0x12c3827a0_0 .var "P", 31 0;
; Variable posit_abs_32 is vec4 return value of scope S_0x12c3825e0
TD_fault_checker_tb.dut.posit_abs_32 ;
    %load/vec4 v0x12c3827a0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_103.222, 4;
    %load/vec4 v0x12c3827a0_0;
    %inv;
    %addi 1, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %and;
    %ret/vec4 0, 0, 32;  Assign to posit_abs_32 (store_vec4_to_lval)
    %jmp T_103.223;
T_103.222 ;
    %load/vec4 v0x12c3827a0_0;
    %ret/vec4 0, 0, 32;  Assign to posit_abs_32 (store_vec4_to_lval)
T_103.223 ;
    %end;
S_0x12c3828c0 .scope function.vec4.s1, "posit_trunc_check" "posit_trunc_check" 3 139, 3 139 0, S_0x12c1f1a50;
 .timescale -9 -12;
v0x12c382a80_0 .var "PA", 31 0;
v0x12c382b40_0 .var "PB", 31 0;
v0x12c382bf0_0 .var/i "current_nbits", 31 0;
v0x12c382cb0_0 .var/i "es", 31 0;
v0x12c382d60_0 .var/i "frac_indexA", 31 0;
v0x12c382e50_0 .var/i "frac_indexB", 31 0;
v0x12c382f00_0 .var/i "frac_size", 31 0;
; Variable posit_trunc_check is vec4 return value of scope S_0x12c3828c0
TD_fault_checker_tb.dut.posit_trunc_check ;
    %load/vec4 v0x12c382a80_0;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_104.226, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x12c382b40_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
T_104.226;
    %jmp/0xz  T_104.224, 4;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to posit_trunc_check (store_vec4_to_lval)
    %jmp T_104.225;
T_104.224 ;
    %load/vec4 v0x12c382a80_0;
    %load/vec4 v0x12c382bf0_0;
    %load/vec4 v0x12c382cb0_0;
    %load/vec4 v0x12c382f00_0;
    %store/vec4 v0x12c381150_0, 0, 32;
    %store/vec4 v0x12c380e40_0, 0, 32;
    %store/vec4 v0x12c3810a0_0, 0, 32;
    %store/vec4 v0x12c380d20_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_frac_index, S_0x12c380b40;
    %store/vec4 v0x12c382d60_0, 0, 32;
    %load/vec4 v0x12c382b40_0;
    %load/vec4 v0x12c382bf0_0;
    %load/vec4 v0x12c382cb0_0;
    %load/vec4 v0x12c382f00_0;
    %store/vec4 v0x12c381150_0, 0, 32;
    %store/vec4 v0x12c380e40_0, 0, 32;
    %store/vec4 v0x12c3810a0_0, 0, 32;
    %store/vec4 v0x12c380d20_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_frac_index, S_0x12c380b40;
    %store/vec4 v0x12c382e50_0, 0, 32;
    %load/vec4 v0x12c382d60_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/1 T_104.231, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x12c382d60_0;
    %cmpi/e 4294967295, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_104.231;
    %jmp/1 T_104.230, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x12c382e50_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_or 5, 8;
T_104.230;
    %jmp/1 T_104.229, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x12c382e50_0;
    %cmpi/e 4294967295, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_104.229;
    %jmp/0xz  T_104.227, 5;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to posit_trunc_check (store_vec4_to_lval)
    %jmp T_104.228;
T_104.227 ;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to posit_trunc_check (store_vec4_to_lval)
T_104.228 ;
T_104.225 ;
    %end;
S_0x12c383050 .scope module, "trunc_adder" "posit_add" 3 176, 4 2 0, S_0x12c1f1a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in1";
    .port_info 1 /INPUT 16 "in2";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 16 "out";
    .port_info 4 /OUTPUT 1 "inf";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "done";
P_0x12c383210 .param/l "Bs" 0 4 14, C4<00000000000000000000000000000100>;
P_0x12c383250 .param/l "N" 0 4 13, +C4<00000000000000000000000000010000>;
P_0x12c383290 .param/l "es" 0 4 15, +C4<00000000000000000000000000000010>;
L_0x1200436a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12c3f5e20 .functor BUFZ 1, L_0x1200436a0, C4<0>, C4<0>, C4<0>;
L_0x12c3f6480 .functor NOT 1, L_0x12c3f60b0, C4<0>, C4<0>, C4<0>;
L_0x12c3f64f0 .functor AND 1, L_0x12c3f63e0, L_0x12c3f6480, C4<1>, C4<1>;
L_0x12c3f66e0 .functor NOT 1, L_0x12c3f62b0, C4<0>, C4<0>, C4<0>;
L_0x12c3f6750 .functor AND 1, L_0x12c3f65e0, L_0x12c3f66e0, C4<1>, C4<1>;
L_0x12c3f6990 .functor OR 1, L_0x12c3f6870, L_0x12c3f60b0, C4<0>, C4<0>;
L_0x12c3f6a00 .functor NOT 1, L_0x12c3f6990, C4<0>, C4<0>, C4<0>;
L_0x12c3f6c80 .functor OR 1, L_0x12c3f6af0, L_0x12c3f62b0, C4<0>, C4<0>;
L_0x12c3f6cf0 .functor NOT 1, L_0x12c3f6c80, C4<0>, C4<0>, C4<0>;
L_0x12c3f6df0 .functor OR 1, L_0x12c3f64f0, L_0x12c3f6750, C4<0>, C4<0>;
L_0x12c3f6ea0 .functor AND 1, L_0x12c3f6a00, L_0x12c3f6cf0, C4<1>, C4<1>;
L_0x11ae08d90 .functor XNOR 1, L_0x12c3f5e90, L_0x12c3f5f30, C4<0>, C4<0>;
L_0x11ae0aae0 .functor BUFZ 4, L_0x11ae0a7f0, C4<0000>, C4<0000>, C4<0000>;
L_0x11ae0c4f0 .functor OR 1, L_0x11ae0a9b0, L_0x11ae0c630, C4<0>, C4<0>;
L_0x11ae15340 .functor OR 1, L_0x11ae15200, L_0x11ae15600, C4<0>, C4<0>;
L_0x11ae0abd0 .functor AND 1, L_0x11ae132e0, L_0x11ae15340, C4<1>, C4<1>;
L_0x11ae157e0 .functor AND 1, L_0x11ae13240, L_0x11ae132e0, C4<1>, C4<1>;
L_0x11ae15920 .functor OR 1, L_0x11ae15200, L_0x11ae15600, C4<0>, C4<0>;
L_0x11ae156e0 .functor NOT 1, L_0x11ae15920, C4<0>, C4<0>, C4<0>;
L_0x11ae15a70 .functor AND 1, L_0x11ae157e0, L_0x11ae156e0, C4<1>, C4<1>;
L_0x11ae15ae0 .functor OR 1, L_0x11ae0abd0, L_0x11ae15a70, C4<0>, C4<0>;
L_0x11ae169c0 .functor OR 1, L_0x12c3f6df0, L_0x12c3f6ea0, C4<0>, C4<0>;
L_0x11ae16ad0 .functor NOT 1, L_0x11ae16a30, C4<0>, C4<0>, C4<0>;
L_0x11ae16c40 .functor OR 1, L_0x11ae169c0, L_0x11ae16ad0, C4<0>, C4<0>;
L_0x11ae17150 .functor BUFZ 1, L_0x12c3f5e20, C4<0>, C4<0>, C4<0>;
v0x12c3c00c0_0 .net "DSR_e_diff", 3 0, L_0x11ae0aae0;  1 drivers
v0x12c3c0170_0 .net "DSR_left_out", 15 0, L_0x11ae125e0;  1 drivers
v0x12c3c0210_0 .net "DSR_left_out_t", 15 0, L_0x11ae123b0;  1 drivers
v0x12c3c02e0_0 .net "DSR_right_in", 15 0, L_0x12c3f53c0;  1 drivers
v0x12c3c0390_0 .net "DSR_right_out", 15 0, L_0x11ae0bb80;  1 drivers
v0x12c3c04e0_0 .net "G", 0 0, L_0x11ae132e0;  1 drivers
v0x12c3c0570_0 .net "L", 0 0, L_0x11ae13240;  1 drivers
v0x12c3c0600_0 .net "LOD_in", 15 0, L_0x11ae0c820;  1 drivers
v0x12c3c06a0_0 .net "R", 0 0, L_0x11ae15200;  1 drivers
v0x12c3c07b0_0 .net "St", 0 0, L_0x11ae15600;  1 drivers
v0x12c3c0840_0 .net *"_ivl_10", 14 0, L_0x12c3f5fd0;  1 drivers
v0x12c3c08f0_0 .net *"_ivl_100", 0 0, L_0x11ae0a580;  1 drivers
L_0x120042ba8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x12c3c0990_0 .net/2u *"_ivl_101", 3 0, L_0x120042ba8;  1 drivers
v0x12c3c0a40_0 .net *"_ivl_104", 3 0, L_0x11ae0a910;  1 drivers
v0x12c3c0af0_0 .net *"_ivl_112", 0 0, L_0x11ae0a9b0;  1 drivers
v0x12c3c0ba0_0 .net *"_ivl_114", 0 0, L_0x11ae0c630;  1 drivers
v0x12c3c0c50_0 .net *"_ivl_115", 0 0, L_0x11ae0c4f0;  1 drivers
v0x12c3c0de0_0 .net *"_ivl_118", 14 0, L_0x11ae0c560;  1 drivers
v0x12c3c0e70_0 .net *"_ivl_124", 0 0, L_0x11ae12540;  1 drivers
v0x12c3c0f20_0 .net *"_ivl_126", 14 0, L_0x11ae0c8c0;  1 drivers
L_0x120043148 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c3c0fd0_0 .net/2u *"_ivl_127", 0 0, L_0x120043148;  1 drivers
v0x12c3c1080_0 .net *"_ivl_129", 15 0, L_0x11ae12750;  1 drivers
L_0x120043220 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x12c3c1130_0 .net/2u *"_ivl_135", 2 0, L_0x120043220;  1 drivers
v0x12c3c11e0_0 .net *"_ivl_14", 14 0, L_0x12c3f61d0;  1 drivers
L_0x120043460 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c3c1290_0 .net/2u *"_ivl_143", 15 0, L_0x120043460;  1 drivers
v0x12c3c1340_0 .net *"_ivl_154", 17 0, L_0x11ae152a0;  1 drivers
v0x12c3c13f0_0 .net *"_ivl_157", 0 0, L_0x11ae15340;  1 drivers
v0x12c3c14a0_0 .net *"_ivl_159", 0 0, L_0x11ae0abd0;  1 drivers
v0x12c3c1550_0 .net *"_ivl_161", 0 0, L_0x11ae157e0;  1 drivers
v0x12c3c1600_0 .net *"_ivl_163", 0 0, L_0x11ae15920;  1 drivers
v0x12c3c16b0_0 .net *"_ivl_165", 0 0, L_0x11ae156e0;  1 drivers
v0x12c3c1760_0 .net *"_ivl_167", 0 0, L_0x11ae15a70;  1 drivers
L_0x1200434a8 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c3c1810_0 .net/2u *"_ivl_171", 14 0, L_0x1200434a8;  1 drivers
v0x12c3c0d00_0 .net *"_ivl_177", 31 0, L_0x11ae16180;  1 drivers
v0x12c3c1aa0_0 .net *"_ivl_18", 0 0, L_0x12c3f63e0;  1 drivers
L_0x120043580 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c3c1b30_0 .net *"_ivl_180", 27 0, L_0x120043580;  1 drivers
L_0x1200435c8 .functor BUFT 1, C4<00000000000000000000000000001100>, C4<0>, C4<0>, C4<0>;
v0x12c3c1bd0_0 .net/2u *"_ivl_181", 31 0, L_0x1200435c8;  1 drivers
v0x12c3c1c80_0 .net *"_ivl_183", 0 0, L_0x11ae15d40;  1 drivers
v0x12c3c1d20_0 .net *"_ivl_186", 15 0, L_0x11ae15de0;  1 drivers
v0x12c3c1dd0_0 .net *"_ivl_188", 15 0, L_0x11ae16520;  1 drivers
v0x12c3c1e80_0 .net *"_ivl_19", 0 0, L_0x12c3f6480;  1 drivers
L_0x120043610 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c3c1f30_0 .net *"_ivl_191", 15 0, L_0x120043610;  1 drivers
v0x12c3c1fe0_0 .net *"_ivl_194", 15 0, L_0x11ae16320;  1 drivers
v0x12c3c2090_0 .net *"_ivl_197", 0 0, L_0x11ae169c0;  1 drivers
v0x12c3c2140_0 .net *"_ivl_200", 0 0, L_0x11ae16a30;  1 drivers
v0x12c3c21f0_0 .net *"_ivl_201", 0 0, L_0x11ae16ad0;  1 drivers
v0x12c3c22a0_0 .net *"_ivl_203", 0 0, L_0x11ae16c40;  1 drivers
L_0x120043658 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c3c2350_0 .net/2u *"_ivl_205", 14 0, L_0x120043658;  1 drivers
v0x12c3c2400_0 .net *"_ivl_207", 15 0, L_0x11ae16cb0;  1 drivers
v0x12c3c24b0_0 .net *"_ivl_210", 14 0, L_0x11ae16760;  1 drivers
v0x12c3c2560_0 .net *"_ivl_211", 15 0, L_0x11ae16800;  1 drivers
v0x12c3c2610_0 .net *"_ivl_24", 0 0, L_0x12c3f65e0;  1 drivers
v0x12c3c26c0_0 .net *"_ivl_25", 0 0, L_0x12c3f66e0;  1 drivers
v0x12c3c2770_0 .net *"_ivl_30", 0 0, L_0x12c3f6870;  1 drivers
v0x12c3c2820_0 .net *"_ivl_31", 0 0, L_0x12c3f6990;  1 drivers
v0x12c3c28d0_0 .net *"_ivl_36", 0 0, L_0x12c3f6af0;  1 drivers
v0x12c3c2980_0 .net *"_ivl_37", 0 0, L_0x12c3f6c80;  1 drivers
L_0x120042068 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c3c2a30_0 .net *"_ivl_45", 15 0, L_0x120042068;  1 drivers
v0x12c3c2ae0_0 .net *"_ivl_48", 15 0, L_0x12c3f7030;  1 drivers
L_0x1200420b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c3c2b90_0 .net *"_ivl_51", 15 0, L_0x1200420b0;  1 drivers
v0x12c3c2c40_0 .net *"_ivl_54", 15 0, L_0x12c3f7290;  1 drivers
v0x12c3c2cf0_0 .net *"_ivl_62", 14 0, L_0x11ae08980;  1 drivers
v0x12c3c2da0_0 .net *"_ivl_64", 14 0, L_0x11ae08a20;  1 drivers
v0x12c3c2e50_0 .net *"_ivl_65", 0 0, L_0x11ae088e0;  1 drivers
L_0x1200428d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12c3c2ef0_0 .net/2u *"_ivl_67", 0 0, L_0x1200428d8;  1 drivers
L_0x120042920 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c3c18c0_0 .net/2u *"_ivl_69", 0 0, L_0x120042920;  1 drivers
v0x12c3c1970_0 .net *"_ivl_98", 2 0, L_0x11ae0a6d0;  1 drivers
v0x12c3c2f80_0 .net "add_m", 16 0, L_0x11ae0c270;  1 drivers
v0x12c3c3010_0 .net "add_m_in1", 15 0, L_0x12c3f54e0;  1 drivers
v0x12c3c30a0_0 .net "diff", 7 0, L_0x11ae0a3a0;  1 drivers
v0x12c3c3130_0 .net "done", 0 0, L_0x11ae17150;  alias, 1 drivers
v0x12c3c31c0_0 .net "e1", 1 0, L_0x12c3fdb30;  1 drivers
v0x12c3c3250_0 .net "e2", 1 0, L_0x11ae08450;  1 drivers
v0x12c3c32e0_0 .net "e_o", 1 0, L_0x11ae12e50;  1 drivers
v0x12c3c3370_0 .net "exp_diff", 3 0, L_0x11ae0a7f0;  1 drivers
v0x12c3c3400_0 .net "in1", 15 0, L_0x11ae16b80;  1 drivers
v0x12c3c34a0_0 .net "in1_gt_in2", 0 0, L_0x11ae08bf0;  1 drivers
v0x12c3c3540_0 .net "in2", 15 0, L_0x11ae17490;  1 drivers
v0x12c3c35f0_0 .net "inf", 0 0, L_0x12c3f6df0;  alias, 1 drivers
v0x12c3c3690_0 .net "inf1", 0 0, L_0x12c3f64f0;  1 drivers
v0x12c3c3730_0 .net "inf2", 0 0, L_0x12c3f6750;  1 drivers
v0x12c3c37d0_0 .net "le", 1 0, L_0x11ae093f0;  1 drivers
v0x12c3c3880_0 .net "le_o", 7 0, L_0x11ae12fe0;  1 drivers
v0x12c3c3940_0 .net "le_o_tmp", 7 0, L_0x11ae12bb0;  1 drivers
v0x12c3c39d0_0 .net "left_shift", 3 0, L_0x11ae11290;  1 drivers
v0x12c3c3a70_0 .net "lm", 14 0, L_0x11ae09700;  1 drivers
v0x12c3c3b20_0 .net "lr", 3 0, L_0x11ae09130;  1 drivers
v0x12c3c3be0_0 .net "lr_N", 4 0, L_0x11ae09b60;  1 drivers
v0x12c3c3c90_0 .net "lrc", 0 0, L_0x11ae08f40;  1 drivers
v0x12c3c3d40_0 .net "ls", 0 0, L_0x11ae08b40;  1 drivers
v0x12c3c3dd0_0 .net "m1", 14 0, L_0x11ae086a0;  1 drivers
v0x12c3c3e70_0 .net "m2", 14 0, L_0x11ae087c0;  1 drivers
v0x12c3c3f20_0 .net "mant1", 13 0, L_0x12c3fdc60;  1 drivers
v0x12c3c3fe0_0 .net "mant2", 13 0, L_0x11ae08580;  1 drivers
v0x12c3c4090_0 .net "mant_ovf", 1 0, L_0x11ae0c450;  1 drivers
v0x12c3c4130_0 .net "op", 0 0, L_0x11ae08d90;  1 drivers
v0x12c3c41e0_0 .net "out", 15 0, L_0x11ae168e0;  alias, 1 drivers
v0x12c3c4280_0 .net "r_o", 3 0, L_0x11ae13e80;  1 drivers
v0x12c3c4360_0 .net "rc1", 0 0, L_0x12c3f7570;  1 drivers
v0x12c3c43f0_0 .net "rc2", 0 0, L_0x12c3fddf0;  1 drivers
v0x12c3c44a0_0 .net "regime1", 3 0, L_0x12c3fc740;  1 drivers
v0x12c3c4550_0 .net "regime2", 3 0, L_0x11ae07010;  1 drivers
v0x12c3c4600_0 .net "rnd_ulp", 15 0, L_0x11ae159d0;  1 drivers
v0x12c3c46b0_0 .net "s1", 0 0, L_0x12c3f5e90;  1 drivers
v0x12c3c4740_0 .net "s2", 0 0, L_0x12c3f5f30;  1 drivers
v0x12c3c47d0_0 .net "se", 1 0, L_0x11ae091d0;  1 drivers
v0x12c3c4880_0 .net "sm", 14 0, L_0x11ae09490;  1 drivers
v0x12c3c4930_0 .net "sr", 3 0, L_0x11ae08fe0;  1 drivers
v0x12c3c49f0_0 .net "sr_N", 4 0, L_0x11ae0a000;  1 drivers
v0x12c3c4aa0_0 .net "src", 0 0, L_0x11ae08c90;  1 drivers
v0x12c3c4b50_0 .net "start", 0 0, L_0x1200436a0;  1 drivers
v0x12c3c4be0_0 .net "start0", 0 0, L_0x12c3f5e20;  1 drivers
v0x12c3c4c70_0 .net "tmp1_o", 50 0, L_0x11ae14ff0;  1 drivers
v0x12c3c4d30_0 .net "tmp1_oN", 15 0, L_0x11ae16440;  1 drivers
v0x12c3c4dd0_0 .net "tmp1_o_rnd", 15 0, L_0x11ae166c0;  1 drivers
v0x12c3c4e80_0 .net "tmp1_o_rnd_ulp", 16 0, L_0x11ae15fa0;  1 drivers
v0x12c3c4f60_0 .net "tmp_o", 34 0, L_0x12c3f5c80;  1 drivers
v0x12c3c5010_0 .net "ulp", 0 0, L_0x11ae15ae0;  1 drivers
v0x12c3c50b0_0 .net "xin1", 15 0, L_0x12c3f7130;  1 drivers
v0x12c3c5150_0 .net "xin2", 15 0, L_0x12c3f7390;  1 drivers
v0x12c3c5200_0 .net "zero", 0 0, L_0x12c3f6ea0;  alias, 1 drivers
v0x12c3c5290_0 .net "zero1", 0 0, L_0x12c3f6a00;  1 drivers
v0x12c3c5330_0 .net "zero2", 0 0, L_0x12c3f6cf0;  1 drivers
v0x12c3c53d0_0 .net "zero_tmp1", 0 0, L_0x12c3f60b0;  1 drivers
v0x12c3c5470_0 .net "zero_tmp2", 0 0, L_0x12c3f62b0;  1 drivers
L_0x12c3f5600 .part L_0x11ae12fe0, 6, 1;
L_0x12c3f5980 .part L_0x11ae12fe0, 6, 1;
L_0x12c3f58c0 .part L_0x11ae125e0, 0, 15;
L_0x12c3f5e90 .part L_0x11ae16b80, 15, 1;
L_0x12c3f5f30 .part L_0x11ae17490, 15, 1;
L_0x12c3f5fd0 .part L_0x11ae16b80, 0, 15;
L_0x12c3f60b0 .reduce/or L_0x12c3f5fd0;
L_0x12c3f61d0 .part L_0x11ae17490, 0, 15;
L_0x12c3f62b0 .reduce/or L_0x12c3f61d0;
L_0x12c3f63e0 .part L_0x11ae16b80, 15, 1;
L_0x12c3f65e0 .part L_0x11ae17490, 15, 1;
L_0x12c3f6870 .part L_0x11ae16b80, 15, 1;
L_0x12c3f6af0 .part L_0x11ae17490, 15, 1;
L_0x12c3f7030 .arith/sub 16, L_0x120042068, L_0x11ae16b80;
L_0x12c3f7130 .functor MUXZ 16, L_0x11ae16b80, L_0x12c3f7030, L_0x12c3f5e90, C4<>;
L_0x12c3f7290 .arith/sub 16, L_0x1200420b0, L_0x11ae17490;
L_0x12c3f7390 .functor MUXZ 16, L_0x11ae17490, L_0x12c3f7290, L_0x12c3f5f30, C4<>;
L_0x11ae086a0 .concat [ 14 1 0 0], L_0x12c3fdc60, L_0x12c3f60b0;
L_0x11ae087c0 .concat [ 14 1 0 0], L_0x11ae08580, L_0x12c3f62b0;
L_0x11ae08980 .part L_0x12c3f7130, 0, 15;
L_0x11ae08a20 .part L_0x12c3f7390, 0, 15;
L_0x11ae088e0 .cmp/ge 15, L_0x11ae08980, L_0x11ae08a20;
L_0x11ae08bf0 .functor MUXZ 1, L_0x120042920, L_0x1200428d8, L_0x11ae088e0, C4<>;
L_0x11ae08b40 .functor MUXZ 1, L_0x12c3f5f30, L_0x12c3f5e90, L_0x11ae08bf0, C4<>;
L_0x11ae08f40 .functor MUXZ 1, L_0x12c3fddf0, L_0x12c3f7570, L_0x11ae08bf0, C4<>;
L_0x11ae08c90 .functor MUXZ 1, L_0x12c3f7570, L_0x12c3fddf0, L_0x11ae08bf0, C4<>;
L_0x11ae09130 .functor MUXZ 4, L_0x11ae07010, L_0x12c3fc740, L_0x11ae08bf0, C4<>;
L_0x11ae08fe0 .functor MUXZ 4, L_0x12c3fc740, L_0x11ae07010, L_0x11ae08bf0, C4<>;
L_0x11ae093f0 .functor MUXZ 2, L_0x11ae08450, L_0x12c3fdb30, L_0x11ae08bf0, C4<>;
L_0x11ae091d0 .functor MUXZ 2, L_0x12c3fdb30, L_0x11ae08450, L_0x11ae08bf0, C4<>;
L_0x11ae09700 .functor MUXZ 15, L_0x11ae087c0, L_0x11ae086a0, L_0x11ae08bf0, C4<>;
L_0x11ae09490 .functor MUXZ 15, L_0x11ae086a0, L_0x11ae087c0, L_0x11ae08bf0, C4<>;
L_0x11ae0a4a0 .concat [ 2 5 0 0], L_0x11ae093f0, L_0x11ae09b60;
L_0x11ae097a0 .concat [ 2 5 0 0], L_0x11ae091d0, L_0x11ae0a000;
L_0x11ae0a6d0 .part L_0x11ae0a3a0, 4, 3;
L_0x11ae0a580 .reduce/or L_0x11ae0a6d0;
L_0x11ae0a910 .part L_0x11ae0a3a0, 0, 4;
L_0x11ae0a7f0 .functor MUXZ 4, L_0x11ae0a910, L_0x120042ba8, L_0x11ae0a580, C4<>;
L_0x11ae0c450 .part L_0x11ae0c270, 15, 2;
L_0x11ae0a9b0 .part L_0x11ae0c270, 16, 1;
L_0x11ae0c630 .part L_0x11ae0c270, 15, 1;
L_0x11ae0c560 .part L_0x11ae0c270, 0, 15;
L_0x11ae0c820 .concat [ 15 1 0 0], L_0x11ae0c560, L_0x11ae0c4f0;
L_0x11ae124a0 .part L_0x11ae0c270, 1, 16;
L_0x11ae12540 .part L_0x11ae123b0, 15, 1;
L_0x11ae0c8c0 .part L_0x11ae123b0, 0, 15;
L_0x11ae12750 .concat [ 1 15 0 0], L_0x120043148, L_0x11ae0c8c0;
L_0x11ae125e0 .functor MUXZ 16, L_0x11ae12750, L_0x11ae123b0, L_0x11ae12540, C4<>;
L_0x11ae12d30 .concat [ 2 5 0 0], L_0x11ae093f0, L_0x11ae09b60;
L_0x11ae127f0 .concat [ 4 3 0 0], L_0x11ae11290, L_0x120043220;
L_0x11ae13160 .part L_0x11ae0c450, 1, 1;
L_0x11ae13f60 .part L_0x11ae12fe0, 0, 7;
L_0x11ae150e0 .concat [ 16 35 0 0], L_0x120043460, L_0x12c3f5c80;
L_0x11ae13240 .part L_0x11ae14ff0, 20, 1;
L_0x11ae132e0 .part L_0x11ae14ff0, 19, 1;
L_0x11ae15200 .part L_0x11ae14ff0, 18, 1;
L_0x11ae152a0 .part L_0x11ae14ff0, 0, 18;
L_0x11ae15600 .reduce/or L_0x11ae152a0;
L_0x11ae159d0 .concat [ 1 15 0 0], L_0x11ae15ae0, L_0x1200434a8;
L_0x11ae160a0 .part L_0x11ae14ff0, 19, 16;
L_0x11ae16180 .concat [ 4 28 0 0], L_0x11ae13e80, L_0x120043580;
L_0x11ae15d40 .cmp/gt 32, L_0x1200435c8, L_0x11ae16180;
L_0x11ae15de0 .part L_0x11ae15fa0, 0, 16;
L_0x11ae16520 .part L_0x11ae14ff0, 19, 16;
L_0x11ae166c0 .functor MUXZ 16, L_0x11ae16520, L_0x11ae15de0, L_0x11ae15d40, C4<>;
L_0x11ae16320 .arith/sub 16, L_0x120043610, L_0x11ae166c0;
L_0x11ae16440 .functor MUXZ 16, L_0x11ae166c0, L_0x11ae16320, L_0x11ae08b40, C4<>;
L_0x11ae16a30 .part L_0x11ae125e0, 15, 1;
L_0x11ae16cb0 .concat [ 15 1 0 0], L_0x120043658, L_0x12c3f6df0;
L_0x11ae16760 .part L_0x11ae16440, 1, 15;
L_0x11ae16800 .concat [ 15 1 0 0], L_0x11ae16760, L_0x11ae08b40;
L_0x11ae168e0 .functor MUXZ 16, L_0x11ae16800, L_0x11ae16cb0, L_0x11ae16c40, C4<>;
S_0x12c383540 .scope module, "dsl1" "DSR_left_N_S" 4 108, 4 285 0, S_0x12c383050;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x12c383310 .param/l "N" 0 4 286, +C4<00000000000000000000000000010000>;
P_0x12c383350 .param/l "S" 0 4 287, C4<00000000000000000000000000000100>;
L_0x11ae123b0 .functor BUFZ 16, L_0x11ae11e10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x120043100 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c384820_0 .net *"_ivl_10", 0 0, L_0x120043100;  1 drivers
v0x12c3848e0_0 .net *"_ivl_5", 0 0, L_0x11ae11f30;  1 drivers
v0x12c384990_0 .net *"_ivl_6", 15 0, L_0x11ae12170;  1 drivers
v0x12c384a50_0 .net *"_ivl_8", 14 0, L_0x11ae120d0;  1 drivers
v0x12c384b00_0 .net "a", 15 0, L_0x11ae124a0;  1 drivers
v0x12c384bf0_0 .net "b", 3 0, L_0x11ae11290;  alias, 1 drivers
v0x12c384ca0_0 .net "c", 15 0, L_0x11ae123b0;  alias, 1 drivers
v0x12c384d50 .array "tmp", 0 3;
v0x12c384d50_0 .net v0x12c384d50 0, 15 0, L_0x11ae12210; 1 drivers
v0x12c384d50_1 .net v0x12c384d50 1, 15 0, L_0x11ae11650; 1 drivers
v0x12c384d50_2 .net v0x12c384d50 2, 15 0, L_0x11ae11a50; 1 drivers
v0x12c384d50_3 .net v0x12c384d50 3, 15 0, L_0x11ae11e10; 1 drivers
L_0x11ae11430 .part L_0x11ae11290, 1, 1;
L_0x11ae117b0 .part L_0x11ae11290, 2, 1;
L_0x11ae11b70 .part L_0x11ae11290, 3, 1;
L_0x11ae11f30 .part L_0x11ae11290, 0, 1;
L_0x11ae120d0 .part L_0x11ae124a0, 0, 15;
L_0x11ae12170 .concat [ 1 15 0 0], L_0x120043100, L_0x11ae120d0;
L_0x11ae12210 .functor MUXZ 16, L_0x11ae124a0, L_0x11ae12170, L_0x11ae11f30, C4<>;
S_0x12c3838c0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x12c383540;
 .timescale -9 -12;
P_0x12c383aa0 .param/l "i" 1 4 296, +C4<01>;
v0x12c383b40_0 .net *"_ivl_1", 0 0, L_0x11ae11430;  1 drivers
v0x12c383bd0_0 .net *"_ivl_3", 15 0, L_0x11ae11570;  1 drivers
v0x12c383c60_0 .net *"_ivl_5", 13 0, L_0x11ae114d0;  1 drivers
L_0x120043028 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12c383cf0_0 .net *"_ivl_7", 1 0, L_0x120043028;  1 drivers
L_0x11ae114d0 .part L_0x11ae12210, 0, 14;
L_0x11ae11570 .concat [ 2 14 0 0], L_0x120043028, L_0x11ae114d0;
L_0x11ae11650 .functor MUXZ 16, L_0x11ae12210, L_0x11ae11570, L_0x11ae11430, C4<>;
S_0x12c383d90 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x12c383540;
 .timescale -9 -12;
P_0x12c383f70 .param/l "i" 1 4 296, +C4<010>;
v0x12c384000_0 .net *"_ivl_1", 0 0, L_0x11ae117b0;  1 drivers
v0x12c3840b0_0 .net *"_ivl_3", 15 0, L_0x11ae11930;  1 drivers
v0x12c384160_0 .net *"_ivl_5", 11 0, L_0x11ae11850;  1 drivers
L_0x120043070 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x12c384220_0 .net *"_ivl_7", 3 0, L_0x120043070;  1 drivers
L_0x11ae11850 .part L_0x11ae11650, 0, 12;
L_0x11ae11930 .concat [ 4 12 0 0], L_0x120043070, L_0x11ae11850;
L_0x11ae11a50 .functor MUXZ 16, L_0x11ae11650, L_0x11ae11930, L_0x11ae117b0, C4<>;
S_0x12c3842d0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x12c383540;
 .timescale -9 -12;
P_0x12c3844c0 .param/l "i" 1 4 296, +C4<011>;
v0x12c384550_0 .net *"_ivl_1", 0 0, L_0x11ae11b70;  1 drivers
v0x12c384600_0 .net *"_ivl_3", 15 0, L_0x11ae11cf0;  1 drivers
v0x12c3846b0_0 .net *"_ivl_5", 7 0, L_0x11ae11c10;  1 drivers
L_0x1200430b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12c384770_0 .net *"_ivl_7", 7 0, L_0x1200430b8;  1 drivers
L_0x11ae11c10 .part L_0x11ae11a50, 0, 8;
L_0x11ae11cf0 .concat [ 8 8 0 0], L_0x1200430b8, L_0x11ae11c10;
L_0x11ae11e10 .functor MUXZ 16, L_0x11ae11a50, L_0x11ae11cf0, L_0x11ae11b70, C4<>;
S_0x12c384e80 .scope module, "dsr1" "DSR_right_N_S" 4 86, 4 306 0, S_0x12c383050;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x12c385050 .param/l "N" 0 4 307, +C4<00000000000000000000000000010000>;
P_0x12c385090 .param/l "S" 0 4 308, C4<00000000000000000000000000000100>;
L_0x11ae0bb80 .functor BUFZ 16, L_0x11ae0b660, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x120042cc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c3861b0_0 .net *"_ivl_10", 0 0, L_0x120042cc8;  1 drivers
v0x12c386270_0 .net *"_ivl_5", 0 0, L_0x11ae0b780;  1 drivers
v0x12c386320_0 .net *"_ivl_6", 15 0, L_0x11ae0b8c0;  1 drivers
v0x12c3863e0_0 .net *"_ivl_8", 14 0, L_0x11ae0b820;  1 drivers
v0x12c386490_0 .net "a", 15 0, L_0x12c3f53c0;  alias, 1 drivers
v0x12c386580_0 .net "b", 3 0, L_0x11ae0aae0;  alias, 1 drivers
v0x12c386630_0 .net "c", 15 0, L_0x11ae0bb80;  alias, 1 drivers
v0x12c3866e0 .array "tmp", 0 3;
v0x12c3866e0_0 .net v0x12c3866e0 0, 15 0, L_0x11ae0b9e0; 1 drivers
v0x12c3866e0_1 .net v0x12c3866e0 1, 15 0, L_0x11ae0ae60; 1 drivers
v0x12c3866e0_2 .net v0x12c3866e0 2, 15 0, L_0x11ae0b2a0; 1 drivers
v0x12c3866e0_3 .net v0x12c3866e0 3, 15 0, L_0x11ae0b660; 1 drivers
L_0x11ae0ac40 .part L_0x11ae0aae0, 1, 1;
L_0x11ae0afc0 .part L_0x11ae0aae0, 2, 1;
L_0x11ae0b3c0 .part L_0x11ae0aae0, 3, 1;
L_0x11ae0b780 .part L_0x11ae0aae0, 0, 1;
L_0x11ae0b820 .part L_0x12c3f53c0, 1, 15;
L_0x11ae0b8c0 .concat [ 15 1 0 0], L_0x11ae0b820, L_0x120042cc8;
L_0x11ae0b9e0 .functor MUXZ 16, L_0x12c3f53c0, L_0x11ae0b8c0, L_0x11ae0b780, C4<>;
S_0x12c385260 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x12c384e80;
 .timescale -9 -12;
P_0x12c385430 .param/l "i" 1 4 317, +C4<01>;
v0x12c3854d0_0 .net *"_ivl_1", 0 0, L_0x11ae0ac40;  1 drivers
v0x12c385560_0 .net *"_ivl_3", 15 0, L_0x11ae0ad80;  1 drivers
v0x12c3855f0_0 .net *"_ivl_5", 13 0, L_0x11ae0ace0;  1 drivers
L_0x120042bf0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12c385680_0 .net *"_ivl_7", 1 0, L_0x120042bf0;  1 drivers
L_0x11ae0ace0 .part L_0x11ae0b9e0, 2, 14;
L_0x11ae0ad80 .concat [ 14 2 0 0], L_0x11ae0ace0, L_0x120042bf0;
L_0x11ae0ae60 .functor MUXZ 16, L_0x11ae0b9e0, L_0x11ae0ad80, L_0x11ae0ac40, C4<>;
S_0x12c385720 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x12c384e80;
 .timescale -9 -12;
P_0x12c385900 .param/l "i" 1 4 317, +C4<010>;
v0x12c385990_0 .net *"_ivl_1", 0 0, L_0x11ae0afc0;  1 drivers
v0x12c385a40_0 .net *"_ivl_3", 15 0, L_0x11ae0b180;  1 drivers
v0x12c385af0_0 .net *"_ivl_5", 11 0, L_0x11ae0b0e0;  1 drivers
L_0x120042c38 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x12c385bb0_0 .net *"_ivl_7", 3 0, L_0x120042c38;  1 drivers
L_0x11ae0b0e0 .part L_0x11ae0ae60, 4, 12;
L_0x11ae0b180 .concat [ 12 4 0 0], L_0x11ae0b0e0, L_0x120042c38;
L_0x11ae0b2a0 .functor MUXZ 16, L_0x11ae0ae60, L_0x11ae0b180, L_0x11ae0afc0, C4<>;
S_0x12c385c60 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x12c384e80;
 .timescale -9 -12;
P_0x12c385e50 .param/l "i" 1 4 317, +C4<011>;
v0x12c385ee0_0 .net *"_ivl_1", 0 0, L_0x11ae0b3c0;  1 drivers
v0x12c385f90_0 .net *"_ivl_3", 15 0, L_0x11ae0b540;  1 drivers
v0x12c386040_0 .net *"_ivl_5", 7 0, L_0x11ae0b460;  1 drivers
L_0x120042c80 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12c386100_0 .net *"_ivl_7", 7 0, L_0x120042c80;  1 drivers
L_0x11ae0b460 .part L_0x11ae0b2a0, 8, 8;
L_0x11ae0b540 .concat [ 8 8 0 0], L_0x11ae0b460, L_0x120042c80;
L_0x11ae0b660 .functor MUXZ 16, L_0x11ae0b2a0, L_0x11ae0b540, L_0x11ae0b3c0, C4<>;
S_0x12c386810 .scope module, "dsr2" "DSR_right_N_S" 4 134, 4 306 0, S_0x12c383050;
 .timescale -9 -12;
    .port_info 0 /INPUT 51 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 51 "c";
P_0x12c3869d0 .param/l "N" 0 4 307, +C4<00000000000000000000000000000000000000000000000000000000000110011>;
P_0x12c386a10 .param/l "S" 0 4 308, C4<00000000000000000000000000000100>;
L_0x11ae14ff0 .functor BUFZ 51, L_0x11ae14a60, C4<000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000>;
L_0x120043418 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c387b80_0 .net *"_ivl_10", 0 0, L_0x120043418;  1 drivers
v0x12c387c40_0 .net *"_ivl_5", 0 0, L_0x11ae14b80;  1 drivers
v0x12c387cf0_0 .net *"_ivl_6", 50 0, L_0x11ae14cf0;  1 drivers
v0x12c387db0_0 .net *"_ivl_8", 49 0, L_0x11ae14c20;  1 drivers
v0x12c387e60_0 .net "a", 50 0, L_0x11ae150e0;  1 drivers
v0x12c387f50_0 .net "b", 3 0, L_0x11ae13e80;  alias, 1 drivers
v0x12c388000_0 .net "c", 50 0, L_0x11ae14ff0;  alias, 1 drivers
v0x12c3880b0 .array "tmp", 0 3;
v0x12c3880b0_0 .net v0x12c3880b0 0, 50 0, L_0x11ae14e50; 1 drivers
v0x12c3880b0_1 .net v0x12c3880b0 1, 50 0, L_0x11ae142a0; 1 drivers
v0x12c3880b0_2 .net v0x12c3880b0 2, 50 0, L_0x11ae146a0; 1 drivers
v0x12c3880b0_3 .net v0x12c3880b0 3, 50 0, L_0x11ae14a60; 1 drivers
L_0x11ae14000 .part L_0x11ae13e80, 1, 1;
L_0x11ae14400 .part L_0x11ae13e80, 2, 1;
L_0x11ae147c0 .part L_0x11ae13e80, 3, 1;
L_0x11ae14b80 .part L_0x11ae13e80, 0, 1;
L_0x11ae14c20 .part L_0x11ae150e0, 1, 50;
L_0x11ae14cf0 .concat [ 50 1 0 0], L_0x11ae14c20, L_0x120043418;
L_0x11ae14e50 .functor MUXZ 51, L_0x11ae150e0, L_0x11ae14cf0, L_0x11ae14b80, C4<>;
S_0x12c386c40 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x12c386810;
 .timescale -9 -12;
P_0x12c386e00 .param/l "i" 1 4 317, +C4<01>;
v0x12c386ea0_0 .net *"_ivl_1", 0 0, L_0x11ae14000;  1 drivers
v0x12c386f30_0 .net *"_ivl_3", 50 0, L_0x11ae141c0;  1 drivers
v0x12c386fc0_0 .net *"_ivl_5", 48 0, L_0x11ae14120;  1 drivers
L_0x120043340 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12c387050_0 .net *"_ivl_7", 1 0, L_0x120043340;  1 drivers
L_0x11ae14120 .part L_0x11ae14e50, 2, 49;
L_0x11ae141c0 .concat [ 49 2 0 0], L_0x11ae14120, L_0x120043340;
L_0x11ae142a0 .functor MUXZ 51, L_0x11ae14e50, L_0x11ae141c0, L_0x11ae14000, C4<>;
S_0x12c3870f0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x12c386810;
 .timescale -9 -12;
P_0x12c3872d0 .param/l "i" 1 4 317, +C4<010>;
v0x12c387360_0 .net *"_ivl_1", 0 0, L_0x11ae14400;  1 drivers
v0x12c387410_0 .net *"_ivl_3", 50 0, L_0x11ae14580;  1 drivers
v0x12c3874c0_0 .net *"_ivl_5", 46 0, L_0x11ae144a0;  1 drivers
L_0x120043388 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x12c387580_0 .net *"_ivl_7", 3 0, L_0x120043388;  1 drivers
L_0x11ae144a0 .part L_0x11ae142a0, 4, 47;
L_0x11ae14580 .concat [ 47 4 0 0], L_0x11ae144a0, L_0x120043388;
L_0x11ae146a0 .functor MUXZ 51, L_0x11ae142a0, L_0x11ae14580, L_0x11ae14400, C4<>;
S_0x12c387630 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x12c386810;
 .timescale -9 -12;
P_0x12c387820 .param/l "i" 1 4 317, +C4<011>;
v0x12c3878b0_0 .net *"_ivl_1", 0 0, L_0x11ae147c0;  1 drivers
v0x12c387960_0 .net *"_ivl_3", 50 0, L_0x11ae14940;  1 drivers
v0x12c387a10_0 .net *"_ivl_5", 42 0, L_0x11ae14860;  1 drivers
L_0x1200433d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12c387ad0_0 .net *"_ivl_7", 7 0, L_0x1200433d0;  1 drivers
L_0x11ae14860 .part L_0x11ae146a0, 8, 43;
L_0x11ae14940 .concat [ 43 8 0 0], L_0x11ae14860, L_0x1200433d0;
L_0x11ae14a60 .functor MUXZ 51, L_0x11ae146a0, L_0x11ae14940, L_0x11ae147c0, C4<>;
S_0x12c3881e0 .scope generate, "genblk1" "genblk1" 4 78, 4 78 0, S_0x12c383050;
 .timescale -9 -12;
L_0x120041f90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c3883a0_0 .net/2u *"_ivl_0", 0 0, L_0x120041f90;  1 drivers
L_0x12c3f53c0 .concat [ 1 15 0 0], L_0x120041f90, L_0x11ae09490;
S_0x12c388460 .scope generate, "genblk2" "genblk2" 4 91, 4 91 0, S_0x12c383050;
 .timescale -9 -12;
L_0x120041fd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c388660_0 .net/2u *"_ivl_0", 0 0, L_0x120041fd8;  1 drivers
L_0x12c3f54e0 .concat [ 1 15 0 0], L_0x120041fd8, L_0x11ae09700;
S_0x12c388700 .scope generate, "genblk3" "genblk3" 4 124, 4 124 0, S_0x12c383050;
 .timescale -9 -12;
L_0x12c3f56e0 .functor NOT 1, L_0x12c3f5600, C4<0>, C4<0>, C4<0>;
v0x12c3888c0_0 .net *"_ivl_0", 0 0, L_0x12c3f5600;  1 drivers
v0x12c388980_0 .net *"_ivl_1", 0 0, L_0x12c3f56e0;  1 drivers
v0x12c388a20_0 .net *"_ivl_3", 15 0, L_0x12c3f5790;  1 drivers
v0x12c388ad0_0 .net *"_ivl_5", 0 0, L_0x12c3f5980;  1 drivers
v0x12c388b80_0 .net *"_ivl_6", 14 0, L_0x12c3f58c0;  1 drivers
L_0x120042020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c388c70_0 .net/2u *"_ivl_7", 0 0, L_0x120042020;  1 drivers
LS_0x12c3f5790_0_0 .concat [ 1 1 1 1], L_0x12c3f56e0, L_0x12c3f56e0, L_0x12c3f56e0, L_0x12c3f56e0;
LS_0x12c3f5790_0_4 .concat [ 1 1 1 1], L_0x12c3f56e0, L_0x12c3f56e0, L_0x12c3f56e0, L_0x12c3f56e0;
LS_0x12c3f5790_0_8 .concat [ 1 1 1 1], L_0x12c3f56e0, L_0x12c3f56e0, L_0x12c3f56e0, L_0x12c3f56e0;
LS_0x12c3f5790_0_12 .concat [ 1 1 1 1], L_0x12c3f56e0, L_0x12c3f56e0, L_0x12c3f56e0, L_0x12c3f56e0;
L_0x12c3f5790 .concat [ 4 4 4 4], LS_0x12c3f5790_0_0, LS_0x12c3f5790_0_4, LS_0x12c3f5790_0_8, LS_0x12c3f5790_0_12;
LS_0x12c3f5c80_0_0 .concat [ 1 15 2 1], L_0x120042020, L_0x12c3f58c0, L_0x11ae12e50, L_0x12c3f5980;
LS_0x12c3f5c80_0_4 .concat [ 16 0 0 0], L_0x12c3f5790;
L_0x12c3f5c80 .concat [ 19 16 0 0], LS_0x12c3f5c80_0_0, LS_0x12c3f5c80_0_4;
S_0x12c388d20 .scope module, "l2" "LOD_N" 4 104, 4 327 0, S_0x12c383050;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_0x12c388ee0 .param/l "N" 0 4 338, +C4<00000000000000000000000000010000>;
P_0x12c388f20 .param/l "S" 0 4 339, C4<00000000000000000000000000000100>;
v0x12c396940_0 .net "in", 15 0, L_0x11ae0c820;  alias, 1 drivers
v0x12c396a10_0 .net "out", 3 0, L_0x11ae11290;  alias, 1 drivers
v0x12c396ae0_0 .net "vld", 0 0, L_0x11ae10fe0;  1 drivers
S_0x12c3890c0 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x12c388d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c388fa0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x12c388fe0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x12c3963c0_0 .net "in", 15 0, L_0x11ae0c820;  alias, 1 drivers
v0x12c396480_0 .net "out", 3 0, L_0x11ae11290;  alias, 1 drivers
v0x12c396540_0 .net "vld", 0 0, L_0x11ae10fe0;  alias, 1 drivers
L_0x11ae0ebb0 .part L_0x11ae0c820, 0, 8;
L_0x11ae10f40 .part L_0x11ae0c820, 8, 8;
S_0x12c389440 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c3890c0;
 .timescale -9 -12;
L_0x11ae10fe0 .functor OR 1, L_0x11ae0e7a0, L_0x11ae10b30, C4<0>, C4<0>;
L_0x120042fe0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c395bc0_0 .net/2u *"_ivl_4", 0 0, L_0x120042fe0;  1 drivers
v0x12c395c80_0 .net *"_ivl_6", 3 0, L_0x11ae11090;  1 drivers
v0x12c395d20_0 .net *"_ivl_8", 3 0, L_0x11ae11170;  1 drivers
v0x12c395dd0_0 .net "out_h", 2 0, L_0x11ae10de0;  1 drivers
v0x12c395e90_0 .net "out_l", 2 0, L_0x11ae0ea50;  1 drivers
v0x12c395f60_0 .net "out_vh", 0 0, L_0x11ae10b30;  1 drivers
v0x12c396010_0 .net "out_vl", 0 0, L_0x11ae0e7a0;  1 drivers
L_0x11ae11090 .concat [ 3 1 0 0], L_0x11ae10de0, L_0x120042fe0;
L_0x11ae11170 .concat [ 3 1 0 0], L_0x11ae0ea50, L_0x11ae0e7a0;
L_0x11ae11290 .functor MUXZ 4, L_0x11ae11170, L_0x11ae11090, L_0x11ae10b30, C4<>;
S_0x12c389610 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c389440;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c3892d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x12c389310 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x12c38f650_0 .net "in", 7 0, L_0x11ae10f40;  1 drivers
v0x12c38f710_0 .net "out", 2 0, L_0x11ae10de0;  alias, 1 drivers
v0x12c38f7c0_0 .net "vld", 0 0, L_0x11ae10b30;  alias, 1 drivers
L_0x11ae0fb20 .part L_0x11ae10f40, 0, 4;
L_0x11ae10a50 .part L_0x11ae10f40, 4, 4;
S_0x12c389990 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c389610;
 .timescale -9 -12;
L_0x11ae10b30 .functor OR 1, L_0x11ae0f710, L_0x11ae10640, C4<0>, C4<0>;
L_0x120042f98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c38ee50_0 .net/2u *"_ivl_4", 0 0, L_0x120042f98;  1 drivers
v0x12c38ef10_0 .net *"_ivl_6", 2 0, L_0x11ae10be0;  1 drivers
v0x12c38efb0_0 .net *"_ivl_8", 2 0, L_0x11ae10cc0;  1 drivers
v0x12c38f060_0 .net "out_h", 1 0, L_0x11ae108f0;  1 drivers
v0x12c38f120_0 .net "out_l", 1 0, L_0x11ae0f9c0;  1 drivers
v0x12c38f1f0_0 .net "out_vh", 0 0, L_0x11ae10640;  1 drivers
v0x12c38f2a0_0 .net "out_vl", 0 0, L_0x11ae0f710;  1 drivers
L_0x11ae10be0 .concat [ 2 1 0 0], L_0x11ae108f0, L_0x120042f98;
L_0x11ae10cc0 .concat [ 2 1 0 0], L_0x11ae0f9c0, L_0x11ae0f710;
L_0x11ae10de0 .functor MUXZ 3, L_0x11ae10cc0, L_0x11ae10be0, L_0x11ae10640, C4<>;
S_0x12c389b60 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c389990;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c389820 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12c389860 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12c38c240_0 .net "in", 3 0, L_0x11ae10a50;  1 drivers
v0x12c38c300_0 .net "out", 1 0, L_0x11ae108f0;  alias, 1 drivers
v0x12c38c3b0_0 .net "vld", 0 0, L_0x11ae10640;  alias, 1 drivers
L_0x11ae10000 .part L_0x11ae10a50, 0, 2;
L_0x11ae10520 .part L_0x11ae10a50, 2, 2;
S_0x12c389ee0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c389b60;
 .timescale -9 -12;
L_0x11ae10640 .functor OR 1, L_0x11ae0fbc0, L_0x11ae10120, C4<0>, C4<0>;
L_0x120042f50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c38ba40_0 .net/2u *"_ivl_4", 0 0, L_0x120042f50;  1 drivers
v0x12c38bb00_0 .net *"_ivl_6", 1 0, L_0x11ae106f0;  1 drivers
v0x12c38bba0_0 .net *"_ivl_8", 1 0, L_0x11ae107d0;  1 drivers
v0x12c38bc50_0 .net "out_h", 0 0, L_0x11ae103f0;  1 drivers
v0x12c38bd10_0 .net "out_l", 0 0, L_0x11ae0fed0;  1 drivers
v0x12c38bde0_0 .net "out_vh", 0 0, L_0x11ae10120;  1 drivers
v0x12c38be90_0 .net "out_vl", 0 0, L_0x11ae0fbc0;  1 drivers
L_0x11ae106f0 .concat [ 1 1 0 0], L_0x11ae103f0, L_0x120042f50;
L_0x11ae107d0 .concat [ 1 1 0 0], L_0x11ae0fed0, L_0x11ae0fbc0;
L_0x11ae108f0 .functor MUXZ 2, L_0x11ae107d0, L_0x11ae106f0, L_0x11ae10120, C4<>;
S_0x12c38a0b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c389ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c389d70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c389db0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c38aae0_0 .net "in", 1 0, L_0x11ae10520;  1 drivers
v0x12c38aba0_0 .net "out", 0 0, L_0x11ae103f0;  alias, 1 drivers
v0x12c38ac50_0 .net "vld", 0 0, L_0x11ae10120;  alias, 1 drivers
L_0x11ae101c0 .part L_0x11ae10520, 1, 1;
L_0x11ae10350 .part L_0x11ae10520, 0, 1;
S_0x12c38a430 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c38a0b0;
 .timescale -9 -12;
L_0x11ae102a0 .functor NOT 1, L_0x11ae101c0, C4<0>, C4<0>, C4<0>;
L_0x11ae103f0 .functor AND 1, L_0x11ae102a0, L_0x11ae10350, C4<1>, C4<1>;
v0x12c38a600_0 .net *"_ivl_2", 0 0, L_0x11ae101c0;  1 drivers
v0x12c38a6c0_0 .net *"_ivl_3", 0 0, L_0x11ae102a0;  1 drivers
v0x12c38a760_0 .net *"_ivl_5", 0 0, L_0x11ae10350;  1 drivers
L_0x11ae10120 .reduce/or L_0x11ae10520;
S_0x12c38a7f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c38a0b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c38a7f0
v0x12c38aa40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12c38aa40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c38aa40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_105.232 ;
    %load/vec4 v0x12c38aa40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_105.233, 5;
    %load/vec4 v0x12c38aa40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c38aa40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_105.232;
T_105.233 ;
    %end;
S_0x12c38ad50 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c389ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c38af20 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c38af60 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c38b7d0_0 .net "in", 1 0, L_0x11ae10000;  1 drivers
v0x12c38b890_0 .net "out", 0 0, L_0x11ae0fed0;  alias, 1 drivers
v0x12c38b940_0 .net "vld", 0 0, L_0x11ae0fbc0;  alias, 1 drivers
L_0x11ae0fca0 .part L_0x11ae10000, 1, 1;
L_0x11ae0fe30 .part L_0x11ae10000, 0, 1;
S_0x12c38b130 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c38ad50;
 .timescale -9 -12;
L_0x11ae0fd80 .functor NOT 1, L_0x11ae0fca0, C4<0>, C4<0>, C4<0>;
L_0x11ae0fed0 .functor AND 1, L_0x11ae0fd80, L_0x11ae0fe30, C4<1>, C4<1>;
v0x12c38b2f0_0 .net *"_ivl_2", 0 0, L_0x11ae0fca0;  1 drivers
v0x12c38b3b0_0 .net *"_ivl_3", 0 0, L_0x11ae0fd80;  1 drivers
v0x12c38b450_0 .net *"_ivl_5", 0 0, L_0x11ae0fe30;  1 drivers
L_0x11ae0fbc0 .reduce/or L_0x11ae10000;
S_0x12c38b4e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c38ad50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c38b4e0
v0x12c38b730_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12c38b730_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c38b730_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_106.234 ;
    %load/vec4 v0x12c38b730_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_106.235, 5;
    %load/vec4 v0x12c38b730_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c38b730_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_106.234;
T_106.235 ;
    %end;
S_0x12c38bf40 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c389b60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c38bf40
v0x12c38c190_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12c38c190_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c38c190_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_107.236 ;
    %load/vec4 v0x12c38c190_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_107.237, 5;
    %load/vec4 v0x12c38c190_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c38c190_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_107.236;
T_107.237 ;
    %end;
S_0x12c38c4b0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c389990;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c38c680 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12c38c6c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12c38ebe0_0 .net "in", 3 0, L_0x11ae0fb20;  1 drivers
v0x12c38eca0_0 .net "out", 1 0, L_0x11ae0f9c0;  alias, 1 drivers
v0x12c38ed50_0 .net "vld", 0 0, L_0x11ae0f710;  alias, 1 drivers
L_0x11ae0f0d0 .part L_0x11ae0fb20, 0, 2;
L_0x11ae0f5f0 .part L_0x11ae0fb20, 2, 2;
S_0x12c38c890 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c38c4b0;
 .timescale -9 -12;
L_0x11ae0f710 .functor OR 1, L_0x11ae0ecd0, L_0x11ae0f1f0, C4<0>, C4<0>;
L_0x120042f08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c38e3e0_0 .net/2u *"_ivl_4", 0 0, L_0x120042f08;  1 drivers
v0x12c38e4a0_0 .net *"_ivl_6", 1 0, L_0x11ae0f7c0;  1 drivers
v0x12c38e540_0 .net *"_ivl_8", 1 0, L_0x11ae0f8a0;  1 drivers
v0x12c38e5f0_0 .net "out_h", 0 0, L_0x11ae0f4c0;  1 drivers
v0x12c38e6b0_0 .net "out_l", 0 0, L_0x11ae0efa0;  1 drivers
v0x12c38e780_0 .net "out_vh", 0 0, L_0x11ae0f1f0;  1 drivers
v0x12c38e830_0 .net "out_vl", 0 0, L_0x11ae0ecd0;  1 drivers
L_0x11ae0f7c0 .concat [ 1 1 0 0], L_0x11ae0f4c0, L_0x120042f08;
L_0x11ae0f8a0 .concat [ 1 1 0 0], L_0x11ae0efa0, L_0x11ae0ecd0;
L_0x11ae0f9c0 .functor MUXZ 2, L_0x11ae0f8a0, L_0x11ae0f7c0, L_0x11ae0f1f0, C4<>;
S_0x12c38ca50 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c38c890;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c38c740 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c38c780 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c38d480_0 .net "in", 1 0, L_0x11ae0f5f0;  1 drivers
v0x12c38d540_0 .net "out", 0 0, L_0x11ae0f4c0;  alias, 1 drivers
v0x12c38d5f0_0 .net "vld", 0 0, L_0x11ae0f1f0;  alias, 1 drivers
L_0x11ae0f290 .part L_0x11ae0f5f0, 1, 1;
L_0x11ae0f420 .part L_0x11ae0f5f0, 0, 1;
S_0x12c38cdd0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c38ca50;
 .timescale -9 -12;
L_0x11ae0f370 .functor NOT 1, L_0x11ae0f290, C4<0>, C4<0>, C4<0>;
L_0x11ae0f4c0 .functor AND 1, L_0x11ae0f370, L_0x11ae0f420, C4<1>, C4<1>;
v0x12c38cfa0_0 .net *"_ivl_2", 0 0, L_0x11ae0f290;  1 drivers
v0x12c38d060_0 .net *"_ivl_3", 0 0, L_0x11ae0f370;  1 drivers
v0x12c38d100_0 .net *"_ivl_5", 0 0, L_0x11ae0f420;  1 drivers
L_0x11ae0f1f0 .reduce/or L_0x11ae0f5f0;
S_0x12c38d190 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c38ca50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c38d190
v0x12c38d3e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12c38d3e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c38d3e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_108.238 ;
    %load/vec4 v0x12c38d3e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_108.239, 5;
    %load/vec4 v0x12c38d3e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c38d3e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_108.238;
T_108.239 ;
    %end;
S_0x12c38d6f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c38c890;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c38d8c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c38d900 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c38e170_0 .net "in", 1 0, L_0x11ae0f0d0;  1 drivers
v0x12c38e230_0 .net "out", 0 0, L_0x11ae0efa0;  alias, 1 drivers
v0x12c38e2e0_0 .net "vld", 0 0, L_0x11ae0ecd0;  alias, 1 drivers
L_0x11ae0ed70 .part L_0x11ae0f0d0, 1, 1;
L_0x11ae0ef00 .part L_0x11ae0f0d0, 0, 1;
S_0x12c38dad0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c38d6f0;
 .timescale -9 -12;
L_0x11ae0ee50 .functor NOT 1, L_0x11ae0ed70, C4<0>, C4<0>, C4<0>;
L_0x11ae0efa0 .functor AND 1, L_0x11ae0ee50, L_0x11ae0ef00, C4<1>, C4<1>;
v0x12c38dc90_0 .net *"_ivl_2", 0 0, L_0x11ae0ed70;  1 drivers
v0x12c38dd50_0 .net *"_ivl_3", 0 0, L_0x11ae0ee50;  1 drivers
v0x12c38ddf0_0 .net *"_ivl_5", 0 0, L_0x11ae0ef00;  1 drivers
L_0x11ae0ecd0 .reduce/or L_0x11ae0f0d0;
S_0x12c38de80 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c38d6f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c38de80
v0x12c38e0d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12c38e0d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c38e0d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_109.240 ;
    %load/vec4 v0x12c38e0d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_109.241, 5;
    %load/vec4 v0x12c38e0d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c38e0d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_109.240;
T_109.241 ;
    %end;
S_0x12c38e8e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c38c4b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c38e8e0
v0x12c38eb30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12c38eb30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c38eb30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_110.242 ;
    %load/vec4 v0x12c38eb30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_110.243, 5;
    %load/vec4 v0x12c38eb30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c38eb30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_110.242;
T_110.243 ;
    %end;
S_0x12c38f350 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c389610;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c38f350
v0x12c38f5a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.log2 ;
    %load/vec4 v0x12c38f5a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c38f5a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_111.244 ;
    %load/vec4 v0x12c38f5a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_111.245, 5;
    %load/vec4 v0x12c38f5a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c38f5a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_111.244;
T_111.245 ;
    %end;
S_0x12c38f8c0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c389440;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c38fa90 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x12c38fad0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x12c395950_0 .net "in", 7 0, L_0x11ae0ebb0;  1 drivers
v0x12c395a10_0 .net "out", 2 0, L_0x11ae0ea50;  alias, 1 drivers
v0x12c395ac0_0 .net "vld", 0 0, L_0x11ae0e7a0;  alias, 1 drivers
L_0x11ae0d790 .part L_0x11ae0ebb0, 0, 4;
L_0x11ae0e6c0 .part L_0x11ae0ebb0, 4, 4;
S_0x12c38fca0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c38f8c0;
 .timescale -9 -12;
L_0x11ae0e7a0 .functor OR 1, L_0x11ae0d380, L_0x11ae0e2b0, C4<0>, C4<0>;
L_0x120042ec0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c395150_0 .net/2u *"_ivl_4", 0 0, L_0x120042ec0;  1 drivers
v0x12c395210_0 .net *"_ivl_6", 2 0, L_0x11ae0e850;  1 drivers
v0x12c3952b0_0 .net *"_ivl_8", 2 0, L_0x11ae0e930;  1 drivers
v0x12c395360_0 .net "out_h", 1 0, L_0x11ae0e560;  1 drivers
v0x12c395420_0 .net "out_l", 1 0, L_0x11ae0d630;  1 drivers
v0x12c3954f0_0 .net "out_vh", 0 0, L_0x11ae0e2b0;  1 drivers
v0x12c3955a0_0 .net "out_vl", 0 0, L_0x11ae0d380;  1 drivers
L_0x11ae0e850 .concat [ 2 1 0 0], L_0x11ae0e560, L_0x120042ec0;
L_0x11ae0e930 .concat [ 2 1 0 0], L_0x11ae0d630, L_0x11ae0d380;
L_0x11ae0ea50 .functor MUXZ 3, L_0x11ae0e930, L_0x11ae0e850, L_0x11ae0e2b0, C4<>;
S_0x12c38fe60 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c38fca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c38fb50 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12c38fb90 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12c392540_0 .net "in", 3 0, L_0x11ae0e6c0;  1 drivers
v0x12c392600_0 .net "out", 1 0, L_0x11ae0e560;  alias, 1 drivers
v0x12c3926b0_0 .net "vld", 0 0, L_0x11ae0e2b0;  alias, 1 drivers
L_0x11ae0dc70 .part L_0x11ae0e6c0, 0, 2;
L_0x11ae0e190 .part L_0x11ae0e6c0, 2, 2;
S_0x12c3901e0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c38fe60;
 .timescale -9 -12;
L_0x11ae0e2b0 .functor OR 1, L_0x11ae0d830, L_0x11ae0dd90, C4<0>, C4<0>;
L_0x120042e78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c391d40_0 .net/2u *"_ivl_4", 0 0, L_0x120042e78;  1 drivers
v0x12c391e00_0 .net *"_ivl_6", 1 0, L_0x11ae0e360;  1 drivers
v0x12c391ea0_0 .net *"_ivl_8", 1 0, L_0x11ae0e440;  1 drivers
v0x12c391f50_0 .net "out_h", 0 0, L_0x11ae0e060;  1 drivers
v0x12c392010_0 .net "out_l", 0 0, L_0x11ae0db40;  1 drivers
v0x12c3920e0_0 .net "out_vh", 0 0, L_0x11ae0dd90;  1 drivers
v0x12c392190_0 .net "out_vl", 0 0, L_0x11ae0d830;  1 drivers
L_0x11ae0e360 .concat [ 1 1 0 0], L_0x11ae0e060, L_0x120042e78;
L_0x11ae0e440 .concat [ 1 1 0 0], L_0x11ae0db40, L_0x11ae0d830;
L_0x11ae0e560 .functor MUXZ 2, L_0x11ae0e440, L_0x11ae0e360, L_0x11ae0dd90, C4<>;
S_0x12c3903b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c3901e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c390070 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c3900b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c390de0_0 .net "in", 1 0, L_0x11ae0e190;  1 drivers
v0x12c390ea0_0 .net "out", 0 0, L_0x11ae0e060;  alias, 1 drivers
v0x12c390f50_0 .net "vld", 0 0, L_0x11ae0dd90;  alias, 1 drivers
L_0x11ae0de30 .part L_0x11ae0e190, 1, 1;
L_0x11ae0dfc0 .part L_0x11ae0e190, 0, 1;
S_0x12c390730 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c3903b0;
 .timescale -9 -12;
L_0x11ae0df10 .functor NOT 1, L_0x11ae0de30, C4<0>, C4<0>, C4<0>;
L_0x11ae0e060 .functor AND 1, L_0x11ae0df10, L_0x11ae0dfc0, C4<1>, C4<1>;
v0x12c390900_0 .net *"_ivl_2", 0 0, L_0x11ae0de30;  1 drivers
v0x12c3909c0_0 .net *"_ivl_3", 0 0, L_0x11ae0df10;  1 drivers
v0x12c390a60_0 .net *"_ivl_5", 0 0, L_0x11ae0dfc0;  1 drivers
L_0x11ae0dd90 .reduce/or L_0x11ae0e190;
S_0x12c390af0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c3903b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c390af0
v0x12c390d40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12c390d40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c390d40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_112.246 ;
    %load/vec4 v0x12c390d40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_112.247, 5;
    %load/vec4 v0x12c390d40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c390d40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_112.246;
T_112.247 ;
    %end;
S_0x12c391050 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c3901e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c391220 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c391260 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c391ad0_0 .net "in", 1 0, L_0x11ae0dc70;  1 drivers
v0x12c391b90_0 .net "out", 0 0, L_0x11ae0db40;  alias, 1 drivers
v0x12c391c40_0 .net "vld", 0 0, L_0x11ae0d830;  alias, 1 drivers
L_0x11ae0d910 .part L_0x11ae0dc70, 1, 1;
L_0x11ae0daa0 .part L_0x11ae0dc70, 0, 1;
S_0x12c391430 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c391050;
 .timescale -9 -12;
L_0x11ae0d9f0 .functor NOT 1, L_0x11ae0d910, C4<0>, C4<0>, C4<0>;
L_0x11ae0db40 .functor AND 1, L_0x11ae0d9f0, L_0x11ae0daa0, C4<1>, C4<1>;
v0x12c3915f0_0 .net *"_ivl_2", 0 0, L_0x11ae0d910;  1 drivers
v0x12c3916b0_0 .net *"_ivl_3", 0 0, L_0x11ae0d9f0;  1 drivers
v0x12c391750_0 .net *"_ivl_5", 0 0, L_0x11ae0daa0;  1 drivers
L_0x11ae0d830 .reduce/or L_0x11ae0dc70;
S_0x12c3917e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c391050;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c3917e0
v0x12c391a30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12c391a30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c391a30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_113.248 ;
    %load/vec4 v0x12c391a30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_113.249, 5;
    %load/vec4 v0x12c391a30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c391a30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_113.248;
T_113.249 ;
    %end;
S_0x12c392240 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c38fe60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c392240
v0x12c392490_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12c392490_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c392490_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_114.250 ;
    %load/vec4 v0x12c392490_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_114.251, 5;
    %load/vec4 v0x12c392490_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c392490_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_114.250;
T_114.251 ;
    %end;
S_0x12c3927b0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c38fca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c392980 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12c3929c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12c394ee0_0 .net "in", 3 0, L_0x11ae0d790;  1 drivers
v0x12c394fa0_0 .net "out", 1 0, L_0x11ae0d630;  alias, 1 drivers
v0x12c395050_0 .net "vld", 0 0, L_0x11ae0d380;  alias, 1 drivers
L_0x11ae0cd40 .part L_0x11ae0d790, 0, 2;
L_0x11ae0d260 .part L_0x11ae0d790, 2, 2;
S_0x12c392b90 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c3927b0;
 .timescale -9 -12;
L_0x11ae0d380 .functor OR 1, L_0x11ae0c6d0, L_0x11ae0ce60, C4<0>, C4<0>;
L_0x120042e30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c3946e0_0 .net/2u *"_ivl_4", 0 0, L_0x120042e30;  1 drivers
v0x12c3947a0_0 .net *"_ivl_6", 1 0, L_0x11ae0d430;  1 drivers
v0x12c394840_0 .net *"_ivl_8", 1 0, L_0x11ae0d510;  1 drivers
v0x12c3948f0_0 .net "out_h", 0 0, L_0x11ae0d130;  1 drivers
v0x12c3949b0_0 .net "out_l", 0 0, L_0x11ae0cc10;  1 drivers
v0x12c394a80_0 .net "out_vh", 0 0, L_0x11ae0ce60;  1 drivers
v0x12c394b30_0 .net "out_vl", 0 0, L_0x11ae0c6d0;  1 drivers
L_0x11ae0d430 .concat [ 1 1 0 0], L_0x11ae0d130, L_0x120042e30;
L_0x11ae0d510 .concat [ 1 1 0 0], L_0x11ae0cc10, L_0x11ae0c6d0;
L_0x11ae0d630 .functor MUXZ 2, L_0x11ae0d510, L_0x11ae0d430, L_0x11ae0ce60, C4<>;
S_0x12c392d50 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c392b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c392a40 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c392a80 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c393780_0 .net "in", 1 0, L_0x11ae0d260;  1 drivers
v0x12c393840_0 .net "out", 0 0, L_0x11ae0d130;  alias, 1 drivers
v0x12c3938f0_0 .net "vld", 0 0, L_0x11ae0ce60;  alias, 1 drivers
L_0x11ae0cf00 .part L_0x11ae0d260, 1, 1;
L_0x11ae0d090 .part L_0x11ae0d260, 0, 1;
S_0x12c3930d0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c392d50;
 .timescale -9 -12;
L_0x11ae0cfe0 .functor NOT 1, L_0x11ae0cf00, C4<0>, C4<0>, C4<0>;
L_0x11ae0d130 .functor AND 1, L_0x11ae0cfe0, L_0x11ae0d090, C4<1>, C4<1>;
v0x12c3932a0_0 .net *"_ivl_2", 0 0, L_0x11ae0cf00;  1 drivers
v0x12c393360_0 .net *"_ivl_3", 0 0, L_0x11ae0cfe0;  1 drivers
v0x12c393400_0 .net *"_ivl_5", 0 0, L_0x11ae0d090;  1 drivers
L_0x11ae0ce60 .reduce/or L_0x11ae0d260;
S_0x12c393490 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c392d50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c393490
v0x12c3936e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12c3936e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c3936e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_115.252 ;
    %load/vec4 v0x12c3936e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_115.253, 5;
    %load/vec4 v0x12c3936e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c3936e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_115.252;
T_115.253 ;
    %end;
S_0x12c3939f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c392b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c393bc0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c393c00 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c394470_0 .net "in", 1 0, L_0x11ae0cd40;  1 drivers
v0x12c394530_0 .net "out", 0 0, L_0x11ae0cc10;  alias, 1 drivers
v0x12c3945e0_0 .net "vld", 0 0, L_0x11ae0c6d0;  alias, 1 drivers
L_0x11ae0ca20 .part L_0x11ae0cd40, 1, 1;
L_0x11ae0cb70 .part L_0x11ae0cd40, 0, 1;
S_0x12c393dd0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c3939f0;
 .timescale -9 -12;
L_0x11ae0cac0 .functor NOT 1, L_0x11ae0ca20, C4<0>, C4<0>, C4<0>;
L_0x11ae0cc10 .functor AND 1, L_0x11ae0cac0, L_0x11ae0cb70, C4<1>, C4<1>;
v0x12c393f90_0 .net *"_ivl_2", 0 0, L_0x11ae0ca20;  1 drivers
v0x12c394050_0 .net *"_ivl_3", 0 0, L_0x11ae0cac0;  1 drivers
v0x12c3940f0_0 .net *"_ivl_5", 0 0, L_0x11ae0cb70;  1 drivers
L_0x11ae0c6d0 .reduce/or L_0x11ae0cd40;
S_0x12c394180 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c3939f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c394180
v0x12c3943d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12c3943d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c3943d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_116.254 ;
    %load/vec4 v0x12c3943d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_116.255, 5;
    %load/vec4 v0x12c3943d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c3943d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_116.254;
T_116.255 ;
    %end;
S_0x12c394be0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c3927b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c394be0
v0x12c394e30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12c394e30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c394e30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_117.256 ;
    %load/vec4 v0x12c394e30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_117.257, 5;
    %load/vec4 v0x12c394e30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c394e30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_117.256;
T_117.257 ;
    %end;
S_0x12c395650 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c38f8c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c395650
v0x12c3958a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.log2 ;
    %load/vec4 v0x12c3958a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c3958a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_118.258 ;
    %load/vec4 v0x12c3958a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_118.259, 5;
    %load/vec4 v0x12c3958a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c3958a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_118.258;
T_118.259 ;
    %end;
S_0x12c3960c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c3890c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c3960c0
v0x12c396310_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.log2 ;
    %load/vec4 v0x12c396310_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c396310_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_119.260 ;
    %load/vec4 v0x12c396310_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_119.261, 5;
    %load/vec4 v0x12c396310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c396310_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_119.260;
T_119.261 ;
    %end;
S_0x12c396630 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x12c388d20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c396630
v0x12c396890_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.log2 ;
    %load/vec4 v0x12c396890_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c396890_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_120.262 ;
    %load/vec4 v0x12c396890_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_120.263, 5;
    %load/vec4 v0x12c396890_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c396890_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_120.262;
T_120.263 ;
    %end;
S_0x12c396ba0 .scope function.vec4.s32, "log2" "log2" 4 4, 4 4 0, S_0x12c383050;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c396ba0
v0x12c396e10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.log2 ;
    %load/vec4 v0x12c396e10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c396e10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_121.264 ;
    %load/vec4 v0x12c396e10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_121.265, 5;
    %load/vec4 v0x12c396e10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c396e10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_121.264;
T_121.265 ;
    %end;
S_0x12c396ec0 .scope module, "sub3" "sub_N" 4 114, 4 194 0, S_0x12c383050;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x12c388620 .param/l "N" 0 4 195, C4<0000000000000000000000000000000111>;
L_0x120043190 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c397750_0 .net/2u *"_ivl_0", 0 0, L_0x120043190;  1 drivers
L_0x1200431d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c397810_0 .net/2u *"_ivl_4", 0 0, L_0x1200431d8;  1 drivers
v0x12c3978b0_0 .net "a", 6 0, L_0x11ae12d30;  1 drivers
v0x12c397960_0 .net "ain", 7 0, L_0x11ae12970;  1 drivers
v0x12c397a20_0 .net "b", 6 0, L_0x11ae127f0;  1 drivers
v0x12c397b00_0 .net "bin", 7 0, L_0x11ae12a90;  1 drivers
v0x12c397ba0_0 .net "c", 7 0, L_0x11ae12bb0;  alias, 1 drivers
L_0x11ae12970 .concat [ 7 1 0 0], L_0x11ae12d30, L_0x120043190;
L_0x11ae12a90 .concat [ 7 1 0 0], L_0x11ae127f0, L_0x1200431d8;
S_0x12c397270 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x12c396ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x12c397440 .param/l "N" 0 4 215, C4<0000000000000000000000000000000111>;
v0x12c397140_0 .net "a", 7 0, L_0x11ae12970;  alias, 1 drivers
v0x12c397590_0 .net "b", 7 0, L_0x11ae12a90;  alias, 1 drivers
v0x12c397640_0 .net "c", 7 0, L_0x11ae12bb0;  alias, 1 drivers
L_0x11ae12bb0 .arith/sub 8, L_0x11ae12970, L_0x11ae12a90;
S_0x12c397c90 .scope module, "uut_abs_regime1" "abs_regime" 4 70, 4 252 0, S_0x12c383050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 4 "regime";
    .port_info 2 /OUTPUT 5 "regime_N";
P_0x12c397e50 .param/l "N" 0 4 253, C4<00000000000000000000000000000100>;
L_0x120042968 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c397fc0_0 .net/2u *"_ivl_0", 0 0, L_0x120042968;  1 drivers
v0x12c398080_0 .net *"_ivl_11", 4 0, L_0x11ae09a60;  1 drivers
v0x12c398120_0 .net *"_ivl_2", 4 0, L_0x11ae098a0;  1 drivers
L_0x1200429b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c3981b0_0 .net/2u *"_ivl_4", 0 0, L_0x1200429b0;  1 drivers
v0x12c398240_0 .net *"_ivl_6", 4 0, L_0x11ae09940;  1 drivers
L_0x1200429f8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x12c398310_0 .net *"_ivl_8", 4 0, L_0x1200429f8;  1 drivers
v0x12c3983c0_0 .net "rc", 0 0, L_0x11ae08f40;  alias, 1 drivers
v0x12c398460_0 .net "regime", 3 0, L_0x11ae09130;  alias, 1 drivers
v0x12c398510_0 .net "regime_N", 4 0, L_0x11ae09b60;  alias, 1 drivers
L_0x11ae098a0 .concat [ 4 1 0 0], L_0x11ae09130, L_0x120042968;
L_0x11ae09940 .concat [ 4 1 0 0], L_0x11ae09130, L_0x1200429b0;
L_0x11ae09a60 .arith/sub 5, L_0x1200429f8, L_0x11ae09940;
L_0x11ae09b60 .functor MUXZ 5, L_0x11ae09a60, L_0x11ae098a0, L_0x11ae08f40, C4<>;
S_0x12c398670 .scope module, "uut_abs_regime2" "abs_regime" 4 71, 4 252 0, S_0x12c383050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 4 "regime";
    .port_info 2 /OUTPUT 5 "regime_N";
P_0x12c3982d0 .param/l "N" 0 4 253, C4<00000000000000000000000000000100>;
L_0x120042a40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c398960_0 .net/2u *"_ivl_0", 0 0, L_0x120042a40;  1 drivers
v0x12c398a20_0 .net *"_ivl_11", 4 0, L_0x11ae09ec0;  1 drivers
v0x12c398ac0_0 .net *"_ivl_2", 4 0, L_0x11ae09cc0;  1 drivers
L_0x120042a88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c398b50_0 .net/2u *"_ivl_4", 0 0, L_0x120042a88;  1 drivers
v0x12c398be0_0 .net *"_ivl_6", 4 0, L_0x11ae09da0;  1 drivers
L_0x120042ad0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x12c398cb0_0 .net *"_ivl_8", 4 0, L_0x120042ad0;  1 drivers
v0x12c398d60_0 .net "rc", 0 0, L_0x11ae08c90;  alias, 1 drivers
v0x12c398e00_0 .net "regime", 3 0, L_0x11ae08fe0;  alias, 1 drivers
v0x12c398eb0_0 .net "regime_N", 4 0, L_0x11ae0a000;  alias, 1 drivers
L_0x11ae09cc0 .concat [ 4 1 0 0], L_0x11ae08fe0, L_0x120042a40;
L_0x11ae09da0 .concat [ 4 1 0 0], L_0x11ae08fe0, L_0x120042a88;
L_0x11ae09ec0 .arith/sub 5, L_0x120042ad0, L_0x11ae09da0;
L_0x11ae0a000 .functor MUXZ 5, L_0x11ae09ec0, L_0x11ae09cc0, L_0x11ae08c90, C4<>;
S_0x12c399010 .scope module, "uut_add_mantovf" "add_1" 4 115, 4 243 0, S_0x12c383050;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 1 "mant_ovf";
    .port_info 2 /OUTPUT 8 "c";
P_0x12c398c70 .param/l "N" 0 4 244, C4<0000000000000000000000000000000111>;
v0x12c399210_0 .net *"_ivl_0", 7 0, L_0x11ae12890;  1 drivers
L_0x120043268 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x12c399350_0 .net *"_ivl_3", 6 0, L_0x120043268;  1 drivers
v0x12c399400_0 .net "a", 7 0, L_0x11ae12bb0;  alias, 1 drivers
v0x12c3994f0_0 .net "c", 7 0, L_0x11ae12fe0;  alias, 1 drivers
v0x12c3995a0_0 .net "mant_ovf", 0 0, L_0x11ae13160;  1 drivers
L_0x11ae12890 .concat [ 1 7 0 0], L_0x11ae13160, L_0x120043268;
L_0x11ae12fe0 .arith/sum 8, L_0x11ae12bb0, L_0x11ae12890;
S_0x12c399690 .scope module, "uut_add_sub_N" "add_sub_N" 4 98, 4 230 0, S_0x12c383050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "op";
    .port_info 1 /INPUT 16 "a";
    .port_info 2 /INPUT 16 "b";
    .port_info 3 /OUTPUT 17 "c";
P_0x12c399850 .param/l "N" 0 4 231, +C4<00000000000000000000000000010000>;
v0x12c39b430_0 .net "a", 15 0, L_0x12c3f54e0;  alias, 1 drivers
v0x12c39b520_0 .net "b", 15 0, L_0x11ae0bb80;  alias, 1 drivers
v0x12c39b5b0_0 .net "c", 16 0, L_0x11ae0c270;  alias, 1 drivers
v0x12c39b640_0 .net "c_add", 16 0, L_0x11ae0be70;  1 drivers
v0x12c39b720_0 .net "c_sub", 16 0, L_0x11ae0c170;  1 drivers
v0x12c39b830_0 .net "op", 0 0, L_0x11ae08d90;  alias, 1 drivers
L_0x11ae0c270 .functor MUXZ 17, L_0x11ae0c170, L_0x11ae0be70, L_0x11ae08d90, C4<>;
S_0x12c3999d0 .scope module, "a11" "add_N" 4 237, 4 204 0, S_0x12c399690;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x12c399ba0 .param/l "N" 0 4 205, +C4<00000000000000000000000000010000>;
L_0x120042d10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c39a190_0 .net/2u *"_ivl_0", 0 0, L_0x120042d10;  1 drivers
L_0x120042d58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c39a250_0 .net/2u *"_ivl_4", 0 0, L_0x120042d58;  1 drivers
v0x12c39a2f0_0 .net "a", 15 0, L_0x12c3f54e0;  alias, 1 drivers
v0x12c39a3a0_0 .net "ain", 16 0, L_0x11ae0bc30;  1 drivers
v0x12c39a460_0 .net "b", 15 0, L_0x11ae0bb80;  alias, 1 drivers
v0x12c39a530_0 .net "bin", 16 0, L_0x11ae0bd50;  1 drivers
v0x12c39a5e0_0 .net "c", 16 0, L_0x11ae0be70;  alias, 1 drivers
L_0x11ae0bc30 .concat [ 16 1 0 0], L_0x12c3f54e0, L_0x120042d10;
L_0x11ae0bd50 .concat [ 16 1 0 0], L_0x11ae0bb80, L_0x120042d58;
S_0x12c399cb0 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x12c3999d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x12c399e80 .param/l "N" 0 4 223, +C4<00000000000000000000000000010000>;
v0x12c399f90_0 .net "a", 16 0, L_0x11ae0bc30;  alias, 1 drivers
v0x12c39a050_0 .net "b", 16 0, L_0x11ae0bd50;  alias, 1 drivers
v0x12c39a0f0_0 .net "c", 16 0, L_0x11ae0be70;  alias, 1 drivers
L_0x11ae0be70 .arith/sum 17, L_0x11ae0bc30, L_0x11ae0bd50;
S_0x12c39a6d0 .scope module, "s11" "sub_N" 4 238, 4 194 0, S_0x12c399690;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x12c39a8a0 .param/l "N" 0 4 195, +C4<00000000000000000000000000010000>;
L_0x120042da0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c39aee0_0 .net/2u *"_ivl_0", 0 0, L_0x120042da0;  1 drivers
L_0x120042de8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c39afa0_0 .net/2u *"_ivl_4", 0 0, L_0x120042de8;  1 drivers
v0x12c39b040_0 .net "a", 15 0, L_0x12c3f54e0;  alias, 1 drivers
v0x12c39b110_0 .net "ain", 16 0, L_0x11ae0bf70;  1 drivers
v0x12c39b1c0_0 .net "b", 15 0, L_0x11ae0bb80;  alias, 1 drivers
v0x12c39b2d0_0 .net "bin", 16 0, L_0x11ae0c050;  1 drivers
v0x12c39b360_0 .net "c", 16 0, L_0x11ae0c170;  alias, 1 drivers
L_0x11ae0bf70 .concat [ 16 1 0 0], L_0x12c3f54e0, L_0x120042da0;
L_0x11ae0c050 .concat [ 16 1 0 0], L_0x11ae0bb80, L_0x120042de8;
S_0x12c39aa10 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x12c39a6d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x12c39abd0 .param/l "N" 0 4 215, +C4<00000000000000000000000000010000>;
v0x12c39ace0_0 .net "a", 16 0, L_0x11ae0bf70;  alias, 1 drivers
v0x12c39ada0_0 .net "b", 16 0, L_0x11ae0c050;  alias, 1 drivers
v0x12c39ae40_0 .net "c", 16 0, L_0x11ae0c170;  alias, 1 drivers
L_0x11ae0c170 .arith/sub 17, L_0x11ae0bf70, L_0x11ae0c050;
S_0x12c39b8e0 .scope module, "uut_add_ulp" "add_N" 4 143, 4 204 0, S_0x12c383050;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x12c39baa0 .param/l "N" 0 4 205, +C4<00000000000000000000000000010000>;
L_0x1200434f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c39c0f0_0 .net/2u *"_ivl_0", 0 0, L_0x1200434f0;  1 drivers
L_0x120043538 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c39c1b0_0 .net/2u *"_ivl_4", 0 0, L_0x120043538;  1 drivers
v0x12c39c250_0 .net "a", 15 0, L_0x11ae160a0;  1 drivers
v0x12c39c300_0 .net "ain", 16 0, L_0x11ae15430;  1 drivers
v0x12c39c3c0_0 .net "b", 15 0, L_0x11ae159d0;  alias, 1 drivers
v0x12c39c4a0_0 .net "bin", 16 0, L_0x11ae15550;  1 drivers
v0x12c39c540_0 .net "c", 16 0, L_0x11ae15fa0;  alias, 1 drivers
L_0x11ae15430 .concat [ 16 1 0 0], L_0x11ae160a0, L_0x1200434f0;
L_0x11ae15550 .concat [ 16 1 0 0], L_0x11ae159d0, L_0x120043538;
S_0x12c39bc10 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x12c39b8e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x12c39bde0 .param/l "N" 0 4 223, +C4<00000000000000000000000000010000>;
v0x12c39bef0_0 .net "a", 16 0, L_0x11ae15430;  alias, 1 drivers
v0x12c39bfb0_0 .net "b", 16 0, L_0x11ae15550;  alias, 1 drivers
v0x12c39c050_0 .net "c", 16 0, L_0x11ae15fa0;  alias, 1 drivers
L_0x11ae15fa0 .arith/sum 17, L_0x11ae15430, L_0x11ae15550;
S_0x12c39c630 .scope module, "uut_de1" "data_extract_v1" 4 42, 4 155 0, S_0x12c383050;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 4 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 14 "mant";
P_0x12c39c7f0 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000100>;
P_0x12c39c830 .param/l "N" 0 4 165, +C4<00000000000000000000000000010000>;
P_0x12c39c870 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x12c3f7500 .functor BUFZ 16, L_0x12c3f7130, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x12c3f7690 .functor NOT 16, L_0x12c3f7500, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1200422f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12c3fc3f0 .functor XOR 1, L_0x12c3f7570, L_0x1200422f0, C4<0>, C4<0>;
v0x12c3ac5e0_0 .net/2u *"_ivl_10", 0 0, L_0x1200422f0;  1 drivers
v0x12c3ac690_0 .net *"_ivl_12", 0 0, L_0x12c3fc3f0;  1 drivers
L_0x120042338 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x12c3ac740_0 .net/2u *"_ivl_16", 3 0, L_0x120042338;  1 drivers
v0x12c3ac800_0 .net *"_ivl_18", 3 0, L_0x12c3fc640;  1 drivers
v0x12c3ac8b0_0 .net *"_ivl_23", 13 0, L_0x12c3fd930;  1 drivers
L_0x1200424a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12c3ac9a0_0 .net/2u *"_ivl_24", 1 0, L_0x1200424a0;  1 drivers
v0x12c3aca50_0 .net *"_ivl_4", 15 0, L_0x12c3f7690;  1 drivers
v0x12c3acb00_0 .net *"_ivl_9", 14 0, L_0x12c3fc350;  1 drivers
v0x12c3acbb0_0 .net "exp", 1 0, L_0x12c3fdb30;  alias, 1 drivers
v0x12c3accc0_0 .net "in", 15 0, L_0x12c3f7130;  alias, 1 drivers
v0x12c3acd70_0 .net "k", 3 0, L_0x12c3fc1b0;  1 drivers
v0x12c3ace10_0 .net "mant", 13 0, L_0x12c3fdc60;  alias, 1 drivers
v0x12c3acec0_0 .net "rc", 0 0, L_0x12c3f7570;  alias, 1 drivers
v0x12c3acf60_0 .net "regime", 3 0, L_0x12c3fc740;  alias, 1 drivers
v0x12c3ad010_0 .net "xin", 15 0, L_0x12c3f7500;  1 drivers
v0x12c3ad0c0_0 .net "xin_r", 15 0, L_0x12c3f7700;  1 drivers
v0x12c3ad170_0 .net "xin_tmp", 15 0, L_0x12c3fd840;  1 drivers
L_0x12c3f7570 .part L_0x12c3f7500, 14, 1;
L_0x12c3f7700 .functor MUXZ 16, L_0x12c3f7500, L_0x12c3f7690, L_0x12c3f7570, C4<>;
L_0x12c3fc350 .part L_0x12c3f7700, 0, 15;
L_0x12c3fc4e0 .concat [ 1 15 0 0], L_0x12c3fc3f0, L_0x12c3fc350;
L_0x12c3fc640 .arith/sub 4, L_0x12c3fc1b0, L_0x120042338;
L_0x12c3fc740 .functor MUXZ 4, L_0x12c3fc1b0, L_0x12c3fc640, L_0x12c3f7570, C4<>;
L_0x12c3fd930 .part L_0x12c3f7500, 0, 14;
L_0x12c3fda10 .concat [ 2 14 0 0], L_0x1200424a0, L_0x12c3fd930;
L_0x12c3fdb30 .part L_0x12c3fd840, 14, 2;
L_0x12c3fdc60 .part L_0x12c3fd840, 0, 14;
S_0x12c39ca60 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x12c39c630;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c39ca60
v0x12c39ccf0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.log2 ;
    %load/vec4 v0x12c39ccf0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c39ccf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_122.266 ;
    %load/vec4 v0x12c39ccf0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_122.267, 5;
    %load/vec4 v0x12c39ccf0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c39ccf0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_122.266;
T_122.267 ;
    %end;
S_0x12c39cda0 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x12c39c630;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x12c39cf70 .param/l "N" 0 4 286, +C4<00000000000000000000000000010000>;
P_0x12c39cfb0 .param/l "S" 0 4 287, C4<00000000000000000000000000000100>;
L_0x12c3fd840 .functor BUFZ 16, L_0x12c3fd300, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x120042458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c39e0f0_0 .net *"_ivl_10", 0 0, L_0x120042458;  1 drivers
v0x12c39e1b0_0 .net *"_ivl_5", 0 0, L_0x12c3fd420;  1 drivers
v0x12c39e260_0 .net *"_ivl_6", 15 0, L_0x12c3fd560;  1 drivers
v0x12c39e320_0 .net *"_ivl_8", 14 0, L_0x12c3fd4c0;  1 drivers
v0x12c39e3d0_0 .net "a", 15 0, L_0x12c3fda10;  1 drivers
v0x12c39e4c0_0 .net "b", 3 0, L_0x12c3fc1b0;  alias, 1 drivers
v0x12c39e570_0 .net "c", 15 0, L_0x12c3fd840;  alias, 1 drivers
v0x12c39e620 .array "tmp", 0 3;
v0x12c39e620_0 .net v0x12c39e620 0, 15 0, L_0x12c3fd6a0; 1 drivers
v0x12c39e620_1 .net v0x12c39e620 1, 15 0, L_0x12c3fcac0; 1 drivers
v0x12c39e620_2 .net v0x12c39e620 2, 15 0, L_0x12c3fcf40; 1 drivers
v0x12c39e620_3 .net v0x12c39e620 3, 15 0, L_0x12c3fd300; 1 drivers
L_0x12c3fc860 .part L_0x12c3fc1b0, 1, 1;
L_0x12c3fcc20 .part L_0x12c3fc1b0, 2, 1;
L_0x12c3fd060 .part L_0x12c3fc1b0, 3, 1;
L_0x12c3fd420 .part L_0x12c3fc1b0, 0, 1;
L_0x12c3fd4c0 .part L_0x12c3fda10, 0, 15;
L_0x12c3fd560 .concat [ 1 15 0 0], L_0x120042458, L_0x12c3fd4c0;
L_0x12c3fd6a0 .functor MUXZ 16, L_0x12c3fda10, L_0x12c3fd560, L_0x12c3fd420, C4<>;
S_0x12c39d1a0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x12c39cda0;
 .timescale -9 -12;
P_0x12c39d370 .param/l "i" 1 4 296, +C4<01>;
v0x12c39d410_0 .net *"_ivl_1", 0 0, L_0x12c3fc860;  1 drivers
v0x12c39d4a0_0 .net *"_ivl_3", 15 0, L_0x12c3fc9a0;  1 drivers
v0x12c39d530_0 .net *"_ivl_5", 13 0, L_0x12c3fc900;  1 drivers
L_0x120042380 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12c39d5c0_0 .net *"_ivl_7", 1 0, L_0x120042380;  1 drivers
L_0x12c3fc900 .part L_0x12c3fd6a0, 0, 14;
L_0x12c3fc9a0 .concat [ 2 14 0 0], L_0x120042380, L_0x12c3fc900;
L_0x12c3fcac0 .functor MUXZ 16, L_0x12c3fd6a0, L_0x12c3fc9a0, L_0x12c3fc860, C4<>;
S_0x12c39d660 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x12c39cda0;
 .timescale -9 -12;
P_0x12c39d840 .param/l "i" 1 4 296, +C4<010>;
v0x12c39d8d0_0 .net *"_ivl_1", 0 0, L_0x12c3fcc20;  1 drivers
v0x12c39d980_0 .net *"_ivl_3", 15 0, L_0x12c3fce60;  1 drivers
v0x12c39da30_0 .net *"_ivl_5", 11 0, L_0x12c3fcdc0;  1 drivers
L_0x1200423c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x12c39daf0_0 .net *"_ivl_7", 3 0, L_0x1200423c8;  1 drivers
L_0x12c3fcdc0 .part L_0x12c3fcac0, 0, 12;
L_0x12c3fce60 .concat [ 4 12 0 0], L_0x1200423c8, L_0x12c3fcdc0;
L_0x12c3fcf40 .functor MUXZ 16, L_0x12c3fcac0, L_0x12c3fce60, L_0x12c3fcc20, C4<>;
S_0x12c39dba0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x12c39cda0;
 .timescale -9 -12;
P_0x12c39dd90 .param/l "i" 1 4 296, +C4<011>;
v0x12c39de20_0 .net *"_ivl_1", 0 0, L_0x12c3fd060;  1 drivers
v0x12c39ded0_0 .net *"_ivl_3", 15 0, L_0x12c3fd1e0;  1 drivers
v0x12c39df80_0 .net *"_ivl_5", 7 0, L_0x12c3fd100;  1 drivers
L_0x120042410 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12c39e040_0 .net *"_ivl_7", 7 0, L_0x120042410;  1 drivers
L_0x12c3fd100 .part L_0x12c3fcf40, 0, 8;
L_0x12c3fd1e0 .concat [ 8 8 0 0], L_0x120042410, L_0x12c3fd100;
L_0x12c3fd300 .functor MUXZ 16, L_0x12c3fcf40, L_0x12c3fd1e0, L_0x12c3fd060, C4<>;
S_0x12c39e750 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x12c39c630;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_0x12c39e910 .param/l "N" 0 4 338, +C4<00000000000000000000000000010000>;
P_0x12c39e950 .param/l "S" 0 4 339, C4<00000000000000000000000000000100>;
v0x12c3ac380_0 .net "in", 15 0, L_0x12c3fc4e0;  1 drivers
v0x12c3ac450_0 .net "out", 3 0, L_0x12c3fc1b0;  alias, 1 drivers
v0x12c3ac520_0 .net "vld", 0 0, L_0x12c3fbf00;  1 drivers
S_0x12c39eb00 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x12c39e750;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c39e9d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x12c39ea10 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x12c3abe00_0 .net "in", 15 0, L_0x12c3fc4e0;  alias, 1 drivers
v0x12c3abec0_0 .net "out", 3 0, L_0x12c3fc1b0;  alias, 1 drivers
v0x12c3abf80_0 .net "vld", 0 0, L_0x12c3fbf00;  alias, 1 drivers
L_0x12c3f9ad0 .part L_0x12c3fc4e0, 0, 8;
L_0x12c3fbe60 .part L_0x12c3fc4e0, 8, 8;
S_0x12c39ee80 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c39eb00;
 .timescale -9 -12;
L_0x12c3fbf00 .functor OR 1, L_0x12c3f96c0, L_0x12c3fba50, C4<0>, C4<0>;
L_0x1200422a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c3ab600_0 .net/2u *"_ivl_4", 0 0, L_0x1200422a8;  1 drivers
v0x12c3ab6c0_0 .net *"_ivl_6", 3 0, L_0x12c3fbfb0;  1 drivers
v0x12c3ab760_0 .net *"_ivl_8", 3 0, L_0x12c3fc090;  1 drivers
v0x12c3ab810_0 .net "out_h", 2 0, L_0x12c3fbd00;  1 drivers
v0x12c3ab8d0_0 .net "out_l", 2 0, L_0x12c3f9970;  1 drivers
v0x12c3ab9a0_0 .net "out_vh", 0 0, L_0x12c3fba50;  1 drivers
v0x12c3aba50_0 .net "out_vl", 0 0, L_0x12c3f96c0;  1 drivers
L_0x12c3fbfb0 .concat [ 3 1 0 0], L_0x12c3fbd00, L_0x1200422a8;
L_0x12c3fc090 .concat [ 3 1 0 0], L_0x12c3f9970, L_0x12c3f96c0;
L_0x12c3fc1b0 .functor MUXZ 4, L_0x12c3fc090, L_0x12c3fbfb0, L_0x12c3fba50, C4<>;
S_0x12c39f050 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c39ee80;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c39ed10 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x12c39ed50 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x12c3a5090_0 .net "in", 7 0, L_0x12c3fbe60;  1 drivers
v0x12c3a5150_0 .net "out", 2 0, L_0x12c3fbd00;  alias, 1 drivers
v0x12c3a5200_0 .net "vld", 0 0, L_0x12c3fba50;  alias, 1 drivers
L_0x12c3faa40 .part L_0x12c3fbe60, 0, 4;
L_0x12c3fb970 .part L_0x12c3fbe60, 4, 4;
S_0x12c39f3d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c39f050;
 .timescale -9 -12;
L_0x12c3fba50 .functor OR 1, L_0x12c3fa630, L_0x12c3fb560, C4<0>, C4<0>;
L_0x120042260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c3a4890_0 .net/2u *"_ivl_4", 0 0, L_0x120042260;  1 drivers
v0x12c3a4950_0 .net *"_ivl_6", 2 0, L_0x12c3fbb00;  1 drivers
v0x12c3a49f0_0 .net *"_ivl_8", 2 0, L_0x12c3fbbe0;  1 drivers
v0x12c3a4aa0_0 .net "out_h", 1 0, L_0x12c3fb810;  1 drivers
v0x12c3a4b60_0 .net "out_l", 1 0, L_0x12c3fa8e0;  1 drivers
v0x12c3a4c30_0 .net "out_vh", 0 0, L_0x12c3fb560;  1 drivers
v0x12c3a4ce0_0 .net "out_vl", 0 0, L_0x12c3fa630;  1 drivers
L_0x12c3fbb00 .concat [ 2 1 0 0], L_0x12c3fb810, L_0x120042260;
L_0x12c3fbbe0 .concat [ 2 1 0 0], L_0x12c3fa8e0, L_0x12c3fa630;
L_0x12c3fbd00 .functor MUXZ 3, L_0x12c3fbbe0, L_0x12c3fbb00, L_0x12c3fb560, C4<>;
S_0x12c39f5a0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c39f3d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c39f260 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12c39f2a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12c3a1c80_0 .net "in", 3 0, L_0x12c3fb970;  1 drivers
v0x12c3a1d40_0 .net "out", 1 0, L_0x12c3fb810;  alias, 1 drivers
v0x12c3a1df0_0 .net "vld", 0 0, L_0x12c3fb560;  alias, 1 drivers
L_0x12c3faf20 .part L_0x12c3fb970, 0, 2;
L_0x12c3fb440 .part L_0x12c3fb970, 2, 2;
S_0x12c39f920 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c39f5a0;
 .timescale -9 -12;
L_0x12c3fb560 .functor OR 1, L_0x12c3faae0, L_0x12c3fb040, C4<0>, C4<0>;
L_0x120042218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c3a1480_0 .net/2u *"_ivl_4", 0 0, L_0x120042218;  1 drivers
v0x12c3a1540_0 .net *"_ivl_6", 1 0, L_0x12c3fb610;  1 drivers
v0x12c3a15e0_0 .net *"_ivl_8", 1 0, L_0x12c3fb6f0;  1 drivers
v0x12c3a1690_0 .net "out_h", 0 0, L_0x12c3fb310;  1 drivers
v0x12c3a1750_0 .net "out_l", 0 0, L_0x12c3fadf0;  1 drivers
v0x12c3a1820_0 .net "out_vh", 0 0, L_0x12c3fb040;  1 drivers
v0x12c3a18d0_0 .net "out_vl", 0 0, L_0x12c3faae0;  1 drivers
L_0x12c3fb610 .concat [ 1 1 0 0], L_0x12c3fb310, L_0x120042218;
L_0x12c3fb6f0 .concat [ 1 1 0 0], L_0x12c3fadf0, L_0x12c3faae0;
L_0x12c3fb810 .functor MUXZ 2, L_0x12c3fb6f0, L_0x12c3fb610, L_0x12c3fb040, C4<>;
S_0x12c39faf0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c39f920;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c39f7b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c39f7f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c3a0520_0 .net "in", 1 0, L_0x12c3fb440;  1 drivers
v0x12c3a05e0_0 .net "out", 0 0, L_0x12c3fb310;  alias, 1 drivers
v0x12c3a0690_0 .net "vld", 0 0, L_0x12c3fb040;  alias, 1 drivers
L_0x12c3fb0e0 .part L_0x12c3fb440, 1, 1;
L_0x12c3fb270 .part L_0x12c3fb440, 0, 1;
S_0x12c39fe70 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c39faf0;
 .timescale -9 -12;
L_0x12c3fb1c0 .functor NOT 1, L_0x12c3fb0e0, C4<0>, C4<0>, C4<0>;
L_0x12c3fb310 .functor AND 1, L_0x12c3fb1c0, L_0x12c3fb270, C4<1>, C4<1>;
v0x12c3a0040_0 .net *"_ivl_2", 0 0, L_0x12c3fb0e0;  1 drivers
v0x12c3a0100_0 .net *"_ivl_3", 0 0, L_0x12c3fb1c0;  1 drivers
v0x12c3a01a0_0 .net *"_ivl_5", 0 0, L_0x12c3fb270;  1 drivers
L_0x12c3fb040 .reduce/or L_0x12c3fb440;
S_0x12c3a0230 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c39faf0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c3a0230
v0x12c3a0480_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12c3a0480_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c3a0480_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_123.268 ;
    %load/vec4 v0x12c3a0480_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_123.269, 5;
    %load/vec4 v0x12c3a0480_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c3a0480_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_123.268;
T_123.269 ;
    %end;
S_0x12c3a0790 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c39f920;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c3a0960 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c3a09a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c3a1210_0 .net "in", 1 0, L_0x12c3faf20;  1 drivers
v0x12c3a12d0_0 .net "out", 0 0, L_0x12c3fadf0;  alias, 1 drivers
v0x12c3a1380_0 .net "vld", 0 0, L_0x12c3faae0;  alias, 1 drivers
L_0x12c3fabc0 .part L_0x12c3faf20, 1, 1;
L_0x12c3fad50 .part L_0x12c3faf20, 0, 1;
S_0x12c3a0b70 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c3a0790;
 .timescale -9 -12;
L_0x12c3faca0 .functor NOT 1, L_0x12c3fabc0, C4<0>, C4<0>, C4<0>;
L_0x12c3fadf0 .functor AND 1, L_0x12c3faca0, L_0x12c3fad50, C4<1>, C4<1>;
v0x12c3a0d30_0 .net *"_ivl_2", 0 0, L_0x12c3fabc0;  1 drivers
v0x12c3a0df0_0 .net *"_ivl_3", 0 0, L_0x12c3faca0;  1 drivers
v0x12c3a0e90_0 .net *"_ivl_5", 0 0, L_0x12c3fad50;  1 drivers
L_0x12c3faae0 .reduce/or L_0x12c3faf20;
S_0x12c3a0f20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c3a0790;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c3a0f20
v0x12c3a1170_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12c3a1170_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c3a1170_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_124.270 ;
    %load/vec4 v0x12c3a1170_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_124.271, 5;
    %load/vec4 v0x12c3a1170_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c3a1170_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_124.270;
T_124.271 ;
    %end;
S_0x12c3a1980 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c39f5a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c3a1980
v0x12c3a1bd0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12c3a1bd0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c3a1bd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_125.272 ;
    %load/vec4 v0x12c3a1bd0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_125.273, 5;
    %load/vec4 v0x12c3a1bd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c3a1bd0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_125.272;
T_125.273 ;
    %end;
S_0x12c3a1ef0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c39f3d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c3a20c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12c3a2100 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12c3a4620_0 .net "in", 3 0, L_0x12c3faa40;  1 drivers
v0x12c3a46e0_0 .net "out", 1 0, L_0x12c3fa8e0;  alias, 1 drivers
v0x12c3a4790_0 .net "vld", 0 0, L_0x12c3fa630;  alias, 1 drivers
L_0x12c3f9ff0 .part L_0x12c3faa40, 0, 2;
L_0x12c3fa510 .part L_0x12c3faa40, 2, 2;
S_0x12c3a22d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c3a1ef0;
 .timescale -9 -12;
L_0x12c3fa630 .functor OR 1, L_0x12c3f9bb0, L_0x12c3fa110, C4<0>, C4<0>;
L_0x1200421d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c3a3e20_0 .net/2u *"_ivl_4", 0 0, L_0x1200421d0;  1 drivers
v0x12c3a3ee0_0 .net *"_ivl_6", 1 0, L_0x12c3fa6e0;  1 drivers
v0x12c3a3f80_0 .net *"_ivl_8", 1 0, L_0x12c3fa7c0;  1 drivers
v0x12c3a4030_0 .net "out_h", 0 0, L_0x12c3fa3e0;  1 drivers
v0x12c3a40f0_0 .net "out_l", 0 0, L_0x12c3f9ec0;  1 drivers
v0x12c3a41c0_0 .net "out_vh", 0 0, L_0x12c3fa110;  1 drivers
v0x12c3a4270_0 .net "out_vl", 0 0, L_0x12c3f9bb0;  1 drivers
L_0x12c3fa6e0 .concat [ 1 1 0 0], L_0x12c3fa3e0, L_0x1200421d0;
L_0x12c3fa7c0 .concat [ 1 1 0 0], L_0x12c3f9ec0, L_0x12c3f9bb0;
L_0x12c3fa8e0 .functor MUXZ 2, L_0x12c3fa7c0, L_0x12c3fa6e0, L_0x12c3fa110, C4<>;
S_0x12c3a2490 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c3a22d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c3a2180 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c3a21c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c3a2ec0_0 .net "in", 1 0, L_0x12c3fa510;  1 drivers
v0x12c3a2f80_0 .net "out", 0 0, L_0x12c3fa3e0;  alias, 1 drivers
v0x12c3a3030_0 .net "vld", 0 0, L_0x12c3fa110;  alias, 1 drivers
L_0x12c3fa1b0 .part L_0x12c3fa510, 1, 1;
L_0x12c3fa340 .part L_0x12c3fa510, 0, 1;
S_0x12c3a2810 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c3a2490;
 .timescale -9 -12;
L_0x12c3fa290 .functor NOT 1, L_0x12c3fa1b0, C4<0>, C4<0>, C4<0>;
L_0x12c3fa3e0 .functor AND 1, L_0x12c3fa290, L_0x12c3fa340, C4<1>, C4<1>;
v0x12c3a29e0_0 .net *"_ivl_2", 0 0, L_0x12c3fa1b0;  1 drivers
v0x12c3a2aa0_0 .net *"_ivl_3", 0 0, L_0x12c3fa290;  1 drivers
v0x12c3a2b40_0 .net *"_ivl_5", 0 0, L_0x12c3fa340;  1 drivers
L_0x12c3fa110 .reduce/or L_0x12c3fa510;
S_0x12c3a2bd0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c3a2490;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c3a2bd0
v0x12c3a2e20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12c3a2e20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c3a2e20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_126.274 ;
    %load/vec4 v0x12c3a2e20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_126.275, 5;
    %load/vec4 v0x12c3a2e20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c3a2e20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_126.274;
T_126.275 ;
    %end;
S_0x12c3a3130 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c3a22d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c3a3300 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c3a3340 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c3a3bb0_0 .net "in", 1 0, L_0x12c3f9ff0;  1 drivers
v0x12c3a3c70_0 .net "out", 0 0, L_0x12c3f9ec0;  alias, 1 drivers
v0x12c3a3d20_0 .net "vld", 0 0, L_0x12c3f9bb0;  alias, 1 drivers
L_0x12c3f9c90 .part L_0x12c3f9ff0, 1, 1;
L_0x12c3f9e20 .part L_0x12c3f9ff0, 0, 1;
S_0x12c3a3510 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c3a3130;
 .timescale -9 -12;
L_0x12c3f9d70 .functor NOT 1, L_0x12c3f9c90, C4<0>, C4<0>, C4<0>;
L_0x12c3f9ec0 .functor AND 1, L_0x12c3f9d70, L_0x12c3f9e20, C4<1>, C4<1>;
v0x12c3a36d0_0 .net *"_ivl_2", 0 0, L_0x12c3f9c90;  1 drivers
v0x12c3a3790_0 .net *"_ivl_3", 0 0, L_0x12c3f9d70;  1 drivers
v0x12c3a3830_0 .net *"_ivl_5", 0 0, L_0x12c3f9e20;  1 drivers
L_0x12c3f9bb0 .reduce/or L_0x12c3f9ff0;
S_0x12c3a38c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c3a3130;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c3a38c0
v0x12c3a3b10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12c3a3b10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c3a3b10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_127.276 ;
    %load/vec4 v0x12c3a3b10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_127.277, 5;
    %load/vec4 v0x12c3a3b10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c3a3b10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_127.276;
T_127.277 ;
    %end;
S_0x12c3a4320 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c3a1ef0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c3a4320
v0x12c3a4570_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12c3a4570_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c3a4570_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_128.278 ;
    %load/vec4 v0x12c3a4570_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_128.279, 5;
    %load/vec4 v0x12c3a4570_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c3a4570_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_128.278;
T_128.279 ;
    %end;
S_0x12c3a4d90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c39f050;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c3a4d90
v0x12c3a4fe0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x12c3a4fe0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c3a4fe0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_129.280 ;
    %load/vec4 v0x12c3a4fe0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_129.281, 5;
    %load/vec4 v0x12c3a4fe0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c3a4fe0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_129.280;
T_129.281 ;
    %end;
S_0x12c3a5300 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c39ee80;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c3a54d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x12c3a5510 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x12c3ab390_0 .net "in", 7 0, L_0x12c3f9ad0;  1 drivers
v0x12c3ab450_0 .net "out", 2 0, L_0x12c3f9970;  alias, 1 drivers
v0x12c3ab500_0 .net "vld", 0 0, L_0x12c3f96c0;  alias, 1 drivers
L_0x12c3f86b0 .part L_0x12c3f9ad0, 0, 4;
L_0x12c3f95e0 .part L_0x12c3f9ad0, 4, 4;
S_0x12c3a56e0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c3a5300;
 .timescale -9 -12;
L_0x12c3f96c0 .functor OR 1, L_0x12c3f82a0, L_0x12c3f91d0, C4<0>, C4<0>;
L_0x120042188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c3aab90_0 .net/2u *"_ivl_4", 0 0, L_0x120042188;  1 drivers
v0x12c3aac50_0 .net *"_ivl_6", 2 0, L_0x12c3f9770;  1 drivers
v0x12c3aacf0_0 .net *"_ivl_8", 2 0, L_0x12c3f9850;  1 drivers
v0x12c3aada0_0 .net "out_h", 1 0, L_0x12c3f9480;  1 drivers
v0x12c3aae60_0 .net "out_l", 1 0, L_0x12c3f8550;  1 drivers
v0x12c3aaf30_0 .net "out_vh", 0 0, L_0x12c3f91d0;  1 drivers
v0x12c3aafe0_0 .net "out_vl", 0 0, L_0x12c3f82a0;  1 drivers
L_0x12c3f9770 .concat [ 2 1 0 0], L_0x12c3f9480, L_0x120042188;
L_0x12c3f9850 .concat [ 2 1 0 0], L_0x12c3f8550, L_0x12c3f82a0;
L_0x12c3f9970 .functor MUXZ 3, L_0x12c3f9850, L_0x12c3f9770, L_0x12c3f91d0, C4<>;
S_0x12c3a58a0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c3a56e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c3a5590 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12c3a55d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12c3a7f80_0 .net "in", 3 0, L_0x12c3f95e0;  1 drivers
v0x12c3a8040_0 .net "out", 1 0, L_0x12c3f9480;  alias, 1 drivers
v0x12c3a80f0_0 .net "vld", 0 0, L_0x12c3f91d0;  alias, 1 drivers
L_0x12c3f8b90 .part L_0x12c3f95e0, 0, 2;
L_0x12c3f90b0 .part L_0x12c3f95e0, 2, 2;
S_0x12c3a5c20 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c3a58a0;
 .timescale -9 -12;
L_0x12c3f91d0 .functor OR 1, L_0x12c3f8750, L_0x12c3f8cb0, C4<0>, C4<0>;
L_0x120042140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c3a7780_0 .net/2u *"_ivl_4", 0 0, L_0x120042140;  1 drivers
v0x12c3a7840_0 .net *"_ivl_6", 1 0, L_0x12c3f9280;  1 drivers
v0x12c3a78e0_0 .net *"_ivl_8", 1 0, L_0x12c3f9360;  1 drivers
v0x12c3a7990_0 .net "out_h", 0 0, L_0x12c3f8f80;  1 drivers
v0x12c3a7a50_0 .net "out_l", 0 0, L_0x12c3f8a60;  1 drivers
v0x12c3a7b20_0 .net "out_vh", 0 0, L_0x12c3f8cb0;  1 drivers
v0x12c3a7bd0_0 .net "out_vl", 0 0, L_0x12c3f8750;  1 drivers
L_0x12c3f9280 .concat [ 1 1 0 0], L_0x12c3f8f80, L_0x120042140;
L_0x12c3f9360 .concat [ 1 1 0 0], L_0x12c3f8a60, L_0x12c3f8750;
L_0x12c3f9480 .functor MUXZ 2, L_0x12c3f9360, L_0x12c3f9280, L_0x12c3f8cb0, C4<>;
S_0x12c3a5df0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c3a5c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c3a5ab0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c3a5af0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c3a6820_0 .net "in", 1 0, L_0x12c3f90b0;  1 drivers
v0x12c3a68e0_0 .net "out", 0 0, L_0x12c3f8f80;  alias, 1 drivers
v0x12c3a6990_0 .net "vld", 0 0, L_0x12c3f8cb0;  alias, 1 drivers
L_0x12c3f8d50 .part L_0x12c3f90b0, 1, 1;
L_0x12c3f8ee0 .part L_0x12c3f90b0, 0, 1;
S_0x12c3a6170 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c3a5df0;
 .timescale -9 -12;
L_0x12c3f8e30 .functor NOT 1, L_0x12c3f8d50, C4<0>, C4<0>, C4<0>;
L_0x12c3f8f80 .functor AND 1, L_0x12c3f8e30, L_0x12c3f8ee0, C4<1>, C4<1>;
v0x12c3a6340_0 .net *"_ivl_2", 0 0, L_0x12c3f8d50;  1 drivers
v0x12c3a6400_0 .net *"_ivl_3", 0 0, L_0x12c3f8e30;  1 drivers
v0x12c3a64a0_0 .net *"_ivl_5", 0 0, L_0x12c3f8ee0;  1 drivers
L_0x12c3f8cb0 .reduce/or L_0x12c3f90b0;
S_0x12c3a6530 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c3a5df0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c3a6530
v0x12c3a6780_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12c3a6780_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c3a6780_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_130.282 ;
    %load/vec4 v0x12c3a6780_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_130.283, 5;
    %load/vec4 v0x12c3a6780_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c3a6780_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_130.282;
T_130.283 ;
    %end;
S_0x12c3a6a90 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c3a5c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c3a6c60 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c3a6ca0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c3a7510_0 .net "in", 1 0, L_0x12c3f8b90;  1 drivers
v0x12c3a75d0_0 .net "out", 0 0, L_0x12c3f8a60;  alias, 1 drivers
v0x12c3a7680_0 .net "vld", 0 0, L_0x12c3f8750;  alias, 1 drivers
L_0x12c3f8830 .part L_0x12c3f8b90, 1, 1;
L_0x12c3f89c0 .part L_0x12c3f8b90, 0, 1;
S_0x12c3a6e70 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c3a6a90;
 .timescale -9 -12;
L_0x12c3f8910 .functor NOT 1, L_0x12c3f8830, C4<0>, C4<0>, C4<0>;
L_0x12c3f8a60 .functor AND 1, L_0x12c3f8910, L_0x12c3f89c0, C4<1>, C4<1>;
v0x12c3a7030_0 .net *"_ivl_2", 0 0, L_0x12c3f8830;  1 drivers
v0x12c3a70f0_0 .net *"_ivl_3", 0 0, L_0x12c3f8910;  1 drivers
v0x12c3a7190_0 .net *"_ivl_5", 0 0, L_0x12c3f89c0;  1 drivers
L_0x12c3f8750 .reduce/or L_0x12c3f8b90;
S_0x12c3a7220 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c3a6a90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c3a7220
v0x12c3a7470_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12c3a7470_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c3a7470_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_131.284 ;
    %load/vec4 v0x12c3a7470_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_131.285, 5;
    %load/vec4 v0x12c3a7470_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c3a7470_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_131.284;
T_131.285 ;
    %end;
S_0x12c3a7c80 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c3a58a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c3a7c80
v0x12c3a7ed0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12c3a7ed0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c3a7ed0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_132.286 ;
    %load/vec4 v0x12c3a7ed0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_132.287, 5;
    %load/vec4 v0x12c3a7ed0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c3a7ed0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_132.286;
T_132.287 ;
    %end;
S_0x12c3a81f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c3a56e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c3a83c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12c3a8400 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12c3aa920_0 .net "in", 3 0, L_0x12c3f86b0;  1 drivers
v0x12c3aa9e0_0 .net "out", 1 0, L_0x12c3f8550;  alias, 1 drivers
v0x12c3aaa90_0 .net "vld", 0 0, L_0x12c3f82a0;  alias, 1 drivers
L_0x12c3f7c60 .part L_0x12c3f86b0, 0, 2;
L_0x12c3f8180 .part L_0x12c3f86b0, 2, 2;
S_0x12c3a85d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c3a81f0;
 .timescale -9 -12;
L_0x12c3f82a0 .functor OR 1, L_0x12c3f7820, L_0x12c3f7d80, C4<0>, C4<0>;
L_0x1200420f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c3aa120_0 .net/2u *"_ivl_4", 0 0, L_0x1200420f8;  1 drivers
v0x12c3aa1e0_0 .net *"_ivl_6", 1 0, L_0x12c3f8350;  1 drivers
v0x12c3aa280_0 .net *"_ivl_8", 1 0, L_0x12c3f8430;  1 drivers
v0x12c3aa330_0 .net "out_h", 0 0, L_0x12c3f8050;  1 drivers
v0x12c3aa3f0_0 .net "out_l", 0 0, L_0x12c3f7b30;  1 drivers
v0x12c3aa4c0_0 .net "out_vh", 0 0, L_0x12c3f7d80;  1 drivers
v0x12c3aa570_0 .net "out_vl", 0 0, L_0x12c3f7820;  1 drivers
L_0x12c3f8350 .concat [ 1 1 0 0], L_0x12c3f8050, L_0x1200420f8;
L_0x12c3f8430 .concat [ 1 1 0 0], L_0x12c3f7b30, L_0x12c3f7820;
L_0x12c3f8550 .functor MUXZ 2, L_0x12c3f8430, L_0x12c3f8350, L_0x12c3f7d80, C4<>;
S_0x12c3a8790 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c3a85d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c3a8480 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c3a84c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c3a91c0_0 .net "in", 1 0, L_0x12c3f8180;  1 drivers
v0x12c3a9280_0 .net "out", 0 0, L_0x12c3f8050;  alias, 1 drivers
v0x12c3a9330_0 .net "vld", 0 0, L_0x12c3f7d80;  alias, 1 drivers
L_0x12c3f7e20 .part L_0x12c3f8180, 1, 1;
L_0x12c3f7fb0 .part L_0x12c3f8180, 0, 1;
S_0x12c3a8b10 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c3a8790;
 .timescale -9 -12;
L_0x12c3f7f00 .functor NOT 1, L_0x12c3f7e20, C4<0>, C4<0>, C4<0>;
L_0x12c3f8050 .functor AND 1, L_0x12c3f7f00, L_0x12c3f7fb0, C4<1>, C4<1>;
v0x12c3a8ce0_0 .net *"_ivl_2", 0 0, L_0x12c3f7e20;  1 drivers
v0x12c3a8da0_0 .net *"_ivl_3", 0 0, L_0x12c3f7f00;  1 drivers
v0x12c3a8e40_0 .net *"_ivl_5", 0 0, L_0x12c3f7fb0;  1 drivers
L_0x12c3f7d80 .reduce/or L_0x12c3f8180;
S_0x12c3a8ed0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c3a8790;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c3a8ed0
v0x12c3a9120_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12c3a9120_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c3a9120_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_133.288 ;
    %load/vec4 v0x12c3a9120_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_133.289, 5;
    %load/vec4 v0x12c3a9120_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c3a9120_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_133.288;
T_133.289 ;
    %end;
S_0x12c3a9430 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c3a85d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c3a9600 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c3a9640 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c3a9eb0_0 .net "in", 1 0, L_0x12c3f7c60;  1 drivers
v0x12c3a9f70_0 .net "out", 0 0, L_0x12c3f7b30;  alias, 1 drivers
v0x12c3aa020_0 .net "vld", 0 0, L_0x12c3f7820;  alias, 1 drivers
L_0x12c3f7900 .part L_0x12c3f7c60, 1, 1;
L_0x12c3f7a90 .part L_0x12c3f7c60, 0, 1;
S_0x12c3a9810 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c3a9430;
 .timescale -9 -12;
L_0x12c3f79e0 .functor NOT 1, L_0x12c3f7900, C4<0>, C4<0>, C4<0>;
L_0x12c3f7b30 .functor AND 1, L_0x12c3f79e0, L_0x12c3f7a90, C4<1>, C4<1>;
v0x12c3a99d0_0 .net *"_ivl_2", 0 0, L_0x12c3f7900;  1 drivers
v0x12c3a9a90_0 .net *"_ivl_3", 0 0, L_0x12c3f79e0;  1 drivers
v0x12c3a9b30_0 .net *"_ivl_5", 0 0, L_0x12c3f7a90;  1 drivers
L_0x12c3f7820 .reduce/or L_0x12c3f7c60;
S_0x12c3a9bc0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c3a9430;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c3a9bc0
v0x12c3a9e10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12c3a9e10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c3a9e10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_134.290 ;
    %load/vec4 v0x12c3a9e10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_134.291, 5;
    %load/vec4 v0x12c3a9e10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c3a9e10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_134.290;
T_134.291 ;
    %end;
S_0x12c3aa620 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c3a81f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c3aa620
v0x12c3aa870_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12c3aa870_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c3aa870_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_135.292 ;
    %load/vec4 v0x12c3aa870_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_135.293, 5;
    %load/vec4 v0x12c3aa870_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c3aa870_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_135.292;
T_135.293 ;
    %end;
S_0x12c3ab090 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c3a5300;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c3ab090
v0x12c3ab2e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x12c3ab2e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c3ab2e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_136.294 ;
    %load/vec4 v0x12c3ab2e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_136.295, 5;
    %load/vec4 v0x12c3ab2e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c3ab2e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_136.294;
T_136.295 ;
    %end;
S_0x12c3abb00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c39eb00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c3abb00
v0x12c3abd50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.log2 ;
    %load/vec4 v0x12c3abd50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c3abd50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_137.296 ;
    %load/vec4 v0x12c3abd50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_137.297, 5;
    %load/vec4 v0x12c3abd50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c3abd50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_137.296;
T_137.297 ;
    %end;
S_0x12c3ac070 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x12c39e750;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c3ac070
v0x12c3ac2d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.log2 ;
    %load/vec4 v0x12c3ac2d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c3ac2d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_138.298 ;
    %load/vec4 v0x12c3ac2d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_138.299, 5;
    %load/vec4 v0x12c3ac2d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c3ac2d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_138.298;
T_138.299 ;
    %end;
S_0x12c3ad300 .scope module, "uut_de2" "data_extract_v1" 4 43, 4 155 0, S_0x12c383050;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 4 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 14 "mant";
P_0x12c3ad4c0 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000100>;
P_0x12c3ad500 .param/l "N" 0 4 165, +C4<00000000000000000000000000010000>;
P_0x12c3ad540 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x12c3fdd80 .functor BUFZ 16, L_0x12c3f7390, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x12c3fded0 .functor NOT 16, L_0x12c3fdd80, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1200426e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11ae06cc0 .functor XOR 1, L_0x12c3fddf0, L_0x1200426e0, C4<0>, C4<0>;
v0x12c3bd280_0 .net/2u *"_ivl_10", 0 0, L_0x1200426e0;  1 drivers
v0x12c3bd330_0 .net *"_ivl_12", 0 0, L_0x11ae06cc0;  1 drivers
L_0x120042728 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x12c3bd3e0_0 .net/2u *"_ivl_16", 3 0, L_0x120042728;  1 drivers
v0x12c3bd4a0_0 .net *"_ivl_18", 3 0, L_0x11ae06f10;  1 drivers
v0x12c3bd550_0 .net *"_ivl_23", 13 0, L_0x11ae08250;  1 drivers
L_0x120042890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12c3bd640_0 .net/2u *"_ivl_24", 1 0, L_0x120042890;  1 drivers
v0x12c3bd6f0_0 .net *"_ivl_4", 15 0, L_0x12c3fded0;  1 drivers
v0x12c3bd7a0_0 .net *"_ivl_9", 14 0, L_0x11ae06c20;  1 drivers
v0x12c3bd850_0 .net "exp", 1 0, L_0x11ae08450;  alias, 1 drivers
v0x12c3bd960_0 .net "in", 15 0, L_0x12c3f7390;  alias, 1 drivers
v0x12c3bda10_0 .net "k", 3 0, L_0x11ae06a80;  1 drivers
v0x12c3bdab0_0 .net "mant", 13 0, L_0x11ae08580;  alias, 1 drivers
v0x12c3bdb60_0 .net "rc", 0 0, L_0x12c3fddf0;  alias, 1 drivers
v0x12c3bdc00_0 .net "regime", 3 0, L_0x11ae07010;  alias, 1 drivers
v0x12c3bdcb0_0 .net "xin", 15 0, L_0x12c3fdd80;  1 drivers
v0x12c3bdd60_0 .net "xin_r", 15 0, L_0x12c3fdf40;  1 drivers
v0x12c3bde10_0 .net "xin_tmp", 15 0, L_0x11ae08160;  1 drivers
L_0x12c3fddf0 .part L_0x12c3fdd80, 14, 1;
L_0x12c3fdf40 .functor MUXZ 16, L_0x12c3fdd80, L_0x12c3fded0, L_0x12c3fddf0, C4<>;
L_0x11ae06c20 .part L_0x12c3fdf40, 0, 15;
L_0x11ae06db0 .concat [ 1 15 0 0], L_0x11ae06cc0, L_0x11ae06c20;
L_0x11ae06f10 .arith/sub 4, L_0x11ae06a80, L_0x120042728;
L_0x11ae07010 .functor MUXZ 4, L_0x11ae06a80, L_0x11ae06f10, L_0x12c3fddf0, C4<>;
L_0x11ae08250 .part L_0x12c3fdd80, 0, 14;
L_0x11ae08330 .concat [ 2 14 0 0], L_0x120042890, L_0x11ae08250;
L_0x11ae08450 .part L_0x11ae08160, 14, 2;
L_0x11ae08580 .part L_0x11ae08160, 0, 14;
S_0x12c3ad710 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x12c3ad300;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c3ad710
v0x12c3ad990_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.log2 ;
    %load/vec4 v0x12c3ad990_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c3ad990_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_139.300 ;
    %load/vec4 v0x12c3ad990_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_139.301, 5;
    %load/vec4 v0x12c3ad990_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c3ad990_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_139.300;
T_139.301 ;
    %end;
S_0x12c3ada40 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x12c3ad300;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x12c3adc10 .param/l "N" 0 4 286, +C4<00000000000000000000000000010000>;
P_0x12c3adc50 .param/l "S" 0 4 287, C4<00000000000000000000000000000100>;
L_0x11ae08160 .functor BUFZ 16, L_0x11ae07bd0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x120042848 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c3aed90_0 .net *"_ivl_10", 0 0, L_0x120042848;  1 drivers
v0x12c3aee50_0 .net *"_ivl_5", 0 0, L_0x11ae07cf0;  1 drivers
v0x12c3aef00_0 .net *"_ivl_6", 15 0, L_0x11ae07e60;  1 drivers
v0x12c3aefc0_0 .net *"_ivl_8", 14 0, L_0x11ae07d90;  1 drivers
v0x12c3af070_0 .net "a", 15 0, L_0x11ae08330;  1 drivers
v0x12c3af160_0 .net "b", 3 0, L_0x11ae06a80;  alias, 1 drivers
v0x12c3af210_0 .net "c", 15 0, L_0x11ae08160;  alias, 1 drivers
v0x12c3af2c0 .array "tmp", 0 3;
v0x12c3af2c0_0 .net v0x12c3af2c0 0, 15 0, L_0x11ae07fc0; 1 drivers
v0x12c3af2c0_1 .net v0x12c3af2c0 1, 15 0, L_0x11ae07390; 1 drivers
v0x12c3af2c0_2 .net v0x12c3af2c0 2, 15 0, L_0x11ae07810; 1 drivers
v0x12c3af2c0_3 .net v0x12c3af2c0 3, 15 0, L_0x11ae07bd0; 1 drivers
L_0x11ae07130 .part L_0x11ae06a80, 1, 1;
L_0x11ae074f0 .part L_0x11ae06a80, 2, 1;
L_0x11ae07930 .part L_0x11ae06a80, 3, 1;
L_0x11ae07cf0 .part L_0x11ae06a80, 0, 1;
L_0x11ae07d90 .part L_0x11ae08330, 0, 15;
L_0x11ae07e60 .concat [ 1 15 0 0], L_0x120042848, L_0x11ae07d90;
L_0x11ae07fc0 .functor MUXZ 16, L_0x11ae08330, L_0x11ae07e60, L_0x11ae07cf0, C4<>;
S_0x12c3ade40 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x12c3ada40;
 .timescale -9 -12;
P_0x12c3ae010 .param/l "i" 1 4 296, +C4<01>;
v0x12c3ae0b0_0 .net *"_ivl_1", 0 0, L_0x11ae07130;  1 drivers
v0x12c3ae140_0 .net *"_ivl_3", 15 0, L_0x11ae07270;  1 drivers
v0x12c3ae1d0_0 .net *"_ivl_5", 13 0, L_0x11ae071d0;  1 drivers
L_0x120042770 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12c3ae260_0 .net *"_ivl_7", 1 0, L_0x120042770;  1 drivers
L_0x11ae071d0 .part L_0x11ae07fc0, 0, 14;
L_0x11ae07270 .concat [ 2 14 0 0], L_0x120042770, L_0x11ae071d0;
L_0x11ae07390 .functor MUXZ 16, L_0x11ae07fc0, L_0x11ae07270, L_0x11ae07130, C4<>;
S_0x12c3ae300 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x12c3ada40;
 .timescale -9 -12;
P_0x12c3ae4e0 .param/l "i" 1 4 296, +C4<010>;
v0x12c3ae570_0 .net *"_ivl_1", 0 0, L_0x11ae074f0;  1 drivers
v0x12c3ae620_0 .net *"_ivl_3", 15 0, L_0x11ae07730;  1 drivers
v0x12c3ae6d0_0 .net *"_ivl_5", 11 0, L_0x11ae07690;  1 drivers
L_0x1200427b8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x12c3ae790_0 .net *"_ivl_7", 3 0, L_0x1200427b8;  1 drivers
L_0x11ae07690 .part L_0x11ae07390, 0, 12;
L_0x11ae07730 .concat [ 4 12 0 0], L_0x1200427b8, L_0x11ae07690;
L_0x11ae07810 .functor MUXZ 16, L_0x11ae07390, L_0x11ae07730, L_0x11ae074f0, C4<>;
S_0x12c3ae840 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x12c3ada40;
 .timescale -9 -12;
P_0x12c3aea30 .param/l "i" 1 4 296, +C4<011>;
v0x12c3aeac0_0 .net *"_ivl_1", 0 0, L_0x11ae07930;  1 drivers
v0x12c3aeb70_0 .net *"_ivl_3", 15 0, L_0x11ae07ab0;  1 drivers
v0x12c3aec20_0 .net *"_ivl_5", 7 0, L_0x11ae079d0;  1 drivers
L_0x120042800 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12c3aece0_0 .net *"_ivl_7", 7 0, L_0x120042800;  1 drivers
L_0x11ae079d0 .part L_0x11ae07810, 0, 8;
L_0x11ae07ab0 .concat [ 8 8 0 0], L_0x120042800, L_0x11ae079d0;
L_0x11ae07bd0 .functor MUXZ 16, L_0x11ae07810, L_0x11ae07ab0, L_0x11ae07930, C4<>;
S_0x12c3af3f0 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x12c3ad300;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_0x12c3af5b0 .param/l "N" 0 4 338, +C4<00000000000000000000000000010000>;
P_0x12c3af5f0 .param/l "S" 0 4 339, C4<00000000000000000000000000000100>;
v0x12c3bd020_0 .net "in", 15 0, L_0x11ae06db0;  1 drivers
v0x12c3bd0f0_0 .net "out", 3 0, L_0x11ae06a80;  alias, 1 drivers
v0x12c3bd1c0_0 .net "vld", 0 0, L_0x11ae067d0;  1 drivers
S_0x12c3af7a0 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x12c3af3f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c3af670 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x12c3af6b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x12c3bcaa0_0 .net "in", 15 0, L_0x11ae06db0;  alias, 1 drivers
v0x12c3bcb60_0 .net "out", 3 0, L_0x11ae06a80;  alias, 1 drivers
v0x12c3bcc20_0 .net "vld", 0 0, L_0x11ae067d0;  alias, 1 drivers
L_0x11ae043a0 .part L_0x11ae06db0, 0, 8;
L_0x11ae06730 .part L_0x11ae06db0, 8, 8;
S_0x12c3afb20 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c3af7a0;
 .timescale -9 -12;
L_0x11ae067d0 .functor OR 1, L_0x12c3fff00, L_0x11ae06320, C4<0>, C4<0>;
L_0x120042698 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c3bc2a0_0 .net/2u *"_ivl_4", 0 0, L_0x120042698;  1 drivers
v0x12c3bc360_0 .net *"_ivl_6", 3 0, L_0x11ae06880;  1 drivers
v0x12c3bc400_0 .net *"_ivl_8", 3 0, L_0x11ae06960;  1 drivers
v0x12c3bc4b0_0 .net "out_h", 2 0, L_0x11ae065d0;  1 drivers
v0x12c3bc570_0 .net "out_l", 2 0, L_0x11ae04240;  1 drivers
v0x12c3bc640_0 .net "out_vh", 0 0, L_0x11ae06320;  1 drivers
v0x12c3bc6f0_0 .net "out_vl", 0 0, L_0x12c3fff00;  1 drivers
L_0x11ae06880 .concat [ 3 1 0 0], L_0x11ae065d0, L_0x120042698;
L_0x11ae06960 .concat [ 3 1 0 0], L_0x11ae04240, L_0x12c3fff00;
L_0x11ae06a80 .functor MUXZ 4, L_0x11ae06960, L_0x11ae06880, L_0x11ae06320, C4<>;
S_0x12c3afcf0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c3afb20;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c3af9b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x12c3af9f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x12c3b5d30_0 .net "in", 7 0, L_0x11ae06730;  1 drivers
v0x12c3b5df0_0 .net "out", 2 0, L_0x11ae065d0;  alias, 1 drivers
v0x12c3b5ea0_0 .net "vld", 0 0, L_0x11ae06320;  alias, 1 drivers
L_0x11ae05310 .part L_0x11ae06730, 0, 4;
L_0x11ae06240 .part L_0x11ae06730, 4, 4;
S_0x12c3b0070 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c3afcf0;
 .timescale -9 -12;
L_0x11ae06320 .functor OR 1, L_0x11ae04f00, L_0x11ae05e30, C4<0>, C4<0>;
L_0x120042650 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c3b5530_0 .net/2u *"_ivl_4", 0 0, L_0x120042650;  1 drivers
v0x12c3b55f0_0 .net *"_ivl_6", 2 0, L_0x11ae063d0;  1 drivers
v0x12c3b5690_0 .net *"_ivl_8", 2 0, L_0x11ae064b0;  1 drivers
v0x12c3b5740_0 .net "out_h", 1 0, L_0x11ae060e0;  1 drivers
v0x12c3b5800_0 .net "out_l", 1 0, L_0x11ae051b0;  1 drivers
v0x12c3b58d0_0 .net "out_vh", 0 0, L_0x11ae05e30;  1 drivers
v0x12c3b5980_0 .net "out_vl", 0 0, L_0x11ae04f00;  1 drivers
L_0x11ae063d0 .concat [ 2 1 0 0], L_0x11ae060e0, L_0x120042650;
L_0x11ae064b0 .concat [ 2 1 0 0], L_0x11ae051b0, L_0x11ae04f00;
L_0x11ae065d0 .functor MUXZ 3, L_0x11ae064b0, L_0x11ae063d0, L_0x11ae05e30, C4<>;
S_0x12c3b0240 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c3b0070;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c3aff00 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12c3aff40 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12c3b2920_0 .net "in", 3 0, L_0x11ae06240;  1 drivers
v0x12c3b29e0_0 .net "out", 1 0, L_0x11ae060e0;  alias, 1 drivers
v0x12c3b2a90_0 .net "vld", 0 0, L_0x11ae05e30;  alias, 1 drivers
L_0x11ae057f0 .part L_0x11ae06240, 0, 2;
L_0x11ae05d10 .part L_0x11ae06240, 2, 2;
S_0x12c3b05c0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c3b0240;
 .timescale -9 -12;
L_0x11ae05e30 .functor OR 1, L_0x11ae053b0, L_0x11ae05910, C4<0>, C4<0>;
L_0x120042608 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c3b2120_0 .net/2u *"_ivl_4", 0 0, L_0x120042608;  1 drivers
v0x12c3b21e0_0 .net *"_ivl_6", 1 0, L_0x11ae05ee0;  1 drivers
v0x12c3b2280_0 .net *"_ivl_8", 1 0, L_0x11ae05fc0;  1 drivers
v0x12c3b2330_0 .net "out_h", 0 0, L_0x11ae05be0;  1 drivers
v0x12c3b23f0_0 .net "out_l", 0 0, L_0x11ae056c0;  1 drivers
v0x12c3b24c0_0 .net "out_vh", 0 0, L_0x11ae05910;  1 drivers
v0x12c3b2570_0 .net "out_vl", 0 0, L_0x11ae053b0;  1 drivers
L_0x11ae05ee0 .concat [ 1 1 0 0], L_0x11ae05be0, L_0x120042608;
L_0x11ae05fc0 .concat [ 1 1 0 0], L_0x11ae056c0, L_0x11ae053b0;
L_0x11ae060e0 .functor MUXZ 2, L_0x11ae05fc0, L_0x11ae05ee0, L_0x11ae05910, C4<>;
S_0x12c3b0790 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c3b05c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c3b0450 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c3b0490 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c3b11c0_0 .net "in", 1 0, L_0x11ae05d10;  1 drivers
v0x12c3b1280_0 .net "out", 0 0, L_0x11ae05be0;  alias, 1 drivers
v0x12c3b1330_0 .net "vld", 0 0, L_0x11ae05910;  alias, 1 drivers
L_0x11ae059b0 .part L_0x11ae05d10, 1, 1;
L_0x11ae05b40 .part L_0x11ae05d10, 0, 1;
S_0x12c3b0b10 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c3b0790;
 .timescale -9 -12;
L_0x11ae05a90 .functor NOT 1, L_0x11ae059b0, C4<0>, C4<0>, C4<0>;
L_0x11ae05be0 .functor AND 1, L_0x11ae05a90, L_0x11ae05b40, C4<1>, C4<1>;
v0x12c3b0ce0_0 .net *"_ivl_2", 0 0, L_0x11ae059b0;  1 drivers
v0x12c3b0da0_0 .net *"_ivl_3", 0 0, L_0x11ae05a90;  1 drivers
v0x12c3b0e40_0 .net *"_ivl_5", 0 0, L_0x11ae05b40;  1 drivers
L_0x11ae05910 .reduce/or L_0x11ae05d10;
S_0x12c3b0ed0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c3b0790;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c3b0ed0
v0x12c3b1120_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12c3b1120_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c3b1120_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_140.302 ;
    %load/vec4 v0x12c3b1120_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_140.303, 5;
    %load/vec4 v0x12c3b1120_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c3b1120_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_140.302;
T_140.303 ;
    %end;
S_0x12c3b1430 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c3b05c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c3b1600 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c3b1640 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c3b1eb0_0 .net "in", 1 0, L_0x11ae057f0;  1 drivers
v0x12c3b1f70_0 .net "out", 0 0, L_0x11ae056c0;  alias, 1 drivers
v0x12c3b2020_0 .net "vld", 0 0, L_0x11ae053b0;  alias, 1 drivers
L_0x11ae05490 .part L_0x11ae057f0, 1, 1;
L_0x11ae05620 .part L_0x11ae057f0, 0, 1;
S_0x12c3b1810 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c3b1430;
 .timescale -9 -12;
L_0x11ae05570 .functor NOT 1, L_0x11ae05490, C4<0>, C4<0>, C4<0>;
L_0x11ae056c0 .functor AND 1, L_0x11ae05570, L_0x11ae05620, C4<1>, C4<1>;
v0x12c3b19d0_0 .net *"_ivl_2", 0 0, L_0x11ae05490;  1 drivers
v0x12c3b1a90_0 .net *"_ivl_3", 0 0, L_0x11ae05570;  1 drivers
v0x12c3b1b30_0 .net *"_ivl_5", 0 0, L_0x11ae05620;  1 drivers
L_0x11ae053b0 .reduce/or L_0x11ae057f0;
S_0x12c3b1bc0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c3b1430;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c3b1bc0
v0x12c3b1e10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12c3b1e10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c3b1e10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_141.304 ;
    %load/vec4 v0x12c3b1e10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_141.305, 5;
    %load/vec4 v0x12c3b1e10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c3b1e10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_141.304;
T_141.305 ;
    %end;
S_0x12c3b2620 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c3b0240;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c3b2620
v0x12c3b2870_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12c3b2870_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c3b2870_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_142.306 ;
    %load/vec4 v0x12c3b2870_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_142.307, 5;
    %load/vec4 v0x12c3b2870_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c3b2870_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_142.306;
T_142.307 ;
    %end;
S_0x12c3b2b90 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c3b0070;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c3b2d60 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12c3b2da0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12c3b52c0_0 .net "in", 3 0, L_0x11ae05310;  1 drivers
v0x12c3b5380_0 .net "out", 1 0, L_0x11ae051b0;  alias, 1 drivers
v0x12c3b5430_0 .net "vld", 0 0, L_0x11ae04f00;  alias, 1 drivers
L_0x11ae048c0 .part L_0x11ae05310, 0, 2;
L_0x11ae04de0 .part L_0x11ae05310, 2, 2;
S_0x12c3b2f70 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c3b2b90;
 .timescale -9 -12;
L_0x11ae04f00 .functor OR 1, L_0x11ae04480, L_0x11ae049e0, C4<0>, C4<0>;
L_0x1200425c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c3b4ac0_0 .net/2u *"_ivl_4", 0 0, L_0x1200425c0;  1 drivers
v0x12c3b4b80_0 .net *"_ivl_6", 1 0, L_0x11ae04fb0;  1 drivers
v0x12c3b4c20_0 .net *"_ivl_8", 1 0, L_0x11ae05090;  1 drivers
v0x12c3b4cd0_0 .net "out_h", 0 0, L_0x11ae04cb0;  1 drivers
v0x12c3b4d90_0 .net "out_l", 0 0, L_0x11ae04790;  1 drivers
v0x12c3b4e60_0 .net "out_vh", 0 0, L_0x11ae049e0;  1 drivers
v0x12c3b4f10_0 .net "out_vl", 0 0, L_0x11ae04480;  1 drivers
L_0x11ae04fb0 .concat [ 1 1 0 0], L_0x11ae04cb0, L_0x1200425c0;
L_0x11ae05090 .concat [ 1 1 0 0], L_0x11ae04790, L_0x11ae04480;
L_0x11ae051b0 .functor MUXZ 2, L_0x11ae05090, L_0x11ae04fb0, L_0x11ae049e0, C4<>;
S_0x12c3b3130 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c3b2f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c3b2e20 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c3b2e60 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c3b3b60_0 .net "in", 1 0, L_0x11ae04de0;  1 drivers
v0x12c3b3c20_0 .net "out", 0 0, L_0x11ae04cb0;  alias, 1 drivers
v0x12c3b3cd0_0 .net "vld", 0 0, L_0x11ae049e0;  alias, 1 drivers
L_0x11ae04a80 .part L_0x11ae04de0, 1, 1;
L_0x11ae04c10 .part L_0x11ae04de0, 0, 1;
S_0x12c3b34b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c3b3130;
 .timescale -9 -12;
L_0x11ae04b60 .functor NOT 1, L_0x11ae04a80, C4<0>, C4<0>, C4<0>;
L_0x11ae04cb0 .functor AND 1, L_0x11ae04b60, L_0x11ae04c10, C4<1>, C4<1>;
v0x12c3b3680_0 .net *"_ivl_2", 0 0, L_0x11ae04a80;  1 drivers
v0x12c3b3740_0 .net *"_ivl_3", 0 0, L_0x11ae04b60;  1 drivers
v0x12c3b37e0_0 .net *"_ivl_5", 0 0, L_0x11ae04c10;  1 drivers
L_0x11ae049e0 .reduce/or L_0x11ae04de0;
S_0x12c3b3870 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c3b3130;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c3b3870
v0x12c3b3ac0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12c3b3ac0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c3b3ac0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_143.308 ;
    %load/vec4 v0x12c3b3ac0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_143.309, 5;
    %load/vec4 v0x12c3b3ac0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c3b3ac0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_143.308;
T_143.309 ;
    %end;
S_0x12c3b3dd0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c3b2f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c3b3fa0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c3b3fe0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c3b4850_0 .net "in", 1 0, L_0x11ae048c0;  1 drivers
v0x12c3b4910_0 .net "out", 0 0, L_0x11ae04790;  alias, 1 drivers
v0x12c3b49c0_0 .net "vld", 0 0, L_0x11ae04480;  alias, 1 drivers
L_0x11ae04560 .part L_0x11ae048c0, 1, 1;
L_0x11ae046f0 .part L_0x11ae048c0, 0, 1;
S_0x12c3b41b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c3b3dd0;
 .timescale -9 -12;
L_0x11ae04640 .functor NOT 1, L_0x11ae04560, C4<0>, C4<0>, C4<0>;
L_0x11ae04790 .functor AND 1, L_0x11ae04640, L_0x11ae046f0, C4<1>, C4<1>;
v0x12c3b4370_0 .net *"_ivl_2", 0 0, L_0x11ae04560;  1 drivers
v0x12c3b4430_0 .net *"_ivl_3", 0 0, L_0x11ae04640;  1 drivers
v0x12c3b44d0_0 .net *"_ivl_5", 0 0, L_0x11ae046f0;  1 drivers
L_0x11ae04480 .reduce/or L_0x11ae048c0;
S_0x12c3b4560 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c3b3dd0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c3b4560
v0x12c3b47b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12c3b47b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c3b47b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_144.310 ;
    %load/vec4 v0x12c3b47b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_144.311, 5;
    %load/vec4 v0x12c3b47b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c3b47b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_144.310;
T_144.311 ;
    %end;
S_0x12c3b4fc0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c3b2b90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c3b4fc0
v0x12c3b5210_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12c3b5210_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c3b5210_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_145.312 ;
    %load/vec4 v0x12c3b5210_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_145.313, 5;
    %load/vec4 v0x12c3b5210_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c3b5210_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_145.312;
T_145.313 ;
    %end;
S_0x12c3b5a30 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c3afcf0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c3b5a30
v0x12c3b5c80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x12c3b5c80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c3b5c80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_146.314 ;
    %load/vec4 v0x12c3b5c80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_146.315, 5;
    %load/vec4 v0x12c3b5c80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c3b5c80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_146.314;
T_146.315 ;
    %end;
S_0x12c3b5fa0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c3afb20;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c3b6170 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x12c3b61b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x12c3bc030_0 .net "in", 7 0, L_0x11ae043a0;  1 drivers
v0x12c3bc0f0_0 .net "out", 2 0, L_0x11ae04240;  alias, 1 drivers
v0x12c3bc1a0_0 .net "vld", 0 0, L_0x12c3fff00;  alias, 1 drivers
L_0x12c3feef0 .part L_0x11ae043a0, 0, 4;
L_0x12c3ffe20 .part L_0x11ae043a0, 4, 4;
S_0x12c3b6380 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c3b5fa0;
 .timescale -9 -12;
L_0x12c3fff00 .functor OR 1, L_0x12c3feae0, L_0x12c3ffa10, C4<0>, C4<0>;
L_0x120042578 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c3bb830_0 .net/2u *"_ivl_4", 0 0, L_0x120042578;  1 drivers
v0x12c3bb8f0_0 .net *"_ivl_6", 2 0, L_0x11ae04080;  1 drivers
v0x12c3bb990_0 .net *"_ivl_8", 2 0, L_0x11ae04120;  1 drivers
v0x12c3bba40_0 .net "out_h", 1 0, L_0x12c3ffcc0;  1 drivers
v0x12c3bbb00_0 .net "out_l", 1 0, L_0x12c3fed90;  1 drivers
v0x12c3bbbd0_0 .net "out_vh", 0 0, L_0x12c3ffa10;  1 drivers
v0x12c3bbc80_0 .net "out_vl", 0 0, L_0x12c3feae0;  1 drivers
L_0x11ae04080 .concat [ 2 1 0 0], L_0x12c3ffcc0, L_0x120042578;
L_0x11ae04120 .concat [ 2 1 0 0], L_0x12c3fed90, L_0x12c3feae0;
L_0x11ae04240 .functor MUXZ 3, L_0x11ae04120, L_0x11ae04080, L_0x12c3ffa10, C4<>;
S_0x12c3b6540 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c3b6380;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c3b6230 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12c3b6270 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12c3b8c20_0 .net "in", 3 0, L_0x12c3ffe20;  1 drivers
v0x12c3b8ce0_0 .net "out", 1 0, L_0x12c3ffcc0;  alias, 1 drivers
v0x12c3b8d90_0 .net "vld", 0 0, L_0x12c3ffa10;  alias, 1 drivers
L_0x12c3ff3d0 .part L_0x12c3ffe20, 0, 2;
L_0x12c3ff8f0 .part L_0x12c3ffe20, 2, 2;
S_0x12c3b68c0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c3b6540;
 .timescale -9 -12;
L_0x12c3ffa10 .functor OR 1, L_0x12c3fef90, L_0x12c3ff4f0, C4<0>, C4<0>;
L_0x120042530 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c3b8420_0 .net/2u *"_ivl_4", 0 0, L_0x120042530;  1 drivers
v0x12c3b84e0_0 .net *"_ivl_6", 1 0, L_0x12c3ffac0;  1 drivers
v0x12c3b8580_0 .net *"_ivl_8", 1 0, L_0x12c3ffba0;  1 drivers
v0x12c3b8630_0 .net "out_h", 0 0, L_0x12c3ff7c0;  1 drivers
v0x12c3b86f0_0 .net "out_l", 0 0, L_0x12c3ff2a0;  1 drivers
v0x12c3b87c0_0 .net "out_vh", 0 0, L_0x12c3ff4f0;  1 drivers
v0x12c3b8870_0 .net "out_vl", 0 0, L_0x12c3fef90;  1 drivers
L_0x12c3ffac0 .concat [ 1 1 0 0], L_0x12c3ff7c0, L_0x120042530;
L_0x12c3ffba0 .concat [ 1 1 0 0], L_0x12c3ff2a0, L_0x12c3fef90;
L_0x12c3ffcc0 .functor MUXZ 2, L_0x12c3ffba0, L_0x12c3ffac0, L_0x12c3ff4f0, C4<>;
S_0x12c3b6a90 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c3b68c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c3b6750 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c3b6790 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c3b74c0_0 .net "in", 1 0, L_0x12c3ff8f0;  1 drivers
v0x12c3b7580_0 .net "out", 0 0, L_0x12c3ff7c0;  alias, 1 drivers
v0x12c3b7630_0 .net "vld", 0 0, L_0x12c3ff4f0;  alias, 1 drivers
L_0x12c3ff590 .part L_0x12c3ff8f0, 1, 1;
L_0x12c3ff720 .part L_0x12c3ff8f0, 0, 1;
S_0x12c3b6e10 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c3b6a90;
 .timescale -9 -12;
L_0x12c3ff670 .functor NOT 1, L_0x12c3ff590, C4<0>, C4<0>, C4<0>;
L_0x12c3ff7c0 .functor AND 1, L_0x12c3ff670, L_0x12c3ff720, C4<1>, C4<1>;
v0x12c3b6fe0_0 .net *"_ivl_2", 0 0, L_0x12c3ff590;  1 drivers
v0x12c3b70a0_0 .net *"_ivl_3", 0 0, L_0x12c3ff670;  1 drivers
v0x12c3b7140_0 .net *"_ivl_5", 0 0, L_0x12c3ff720;  1 drivers
L_0x12c3ff4f0 .reduce/or L_0x12c3ff8f0;
S_0x12c3b71d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c3b6a90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c3b71d0
v0x12c3b7420_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12c3b7420_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c3b7420_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_147.316 ;
    %load/vec4 v0x12c3b7420_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_147.317, 5;
    %load/vec4 v0x12c3b7420_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c3b7420_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_147.316;
T_147.317 ;
    %end;
S_0x12c3b7730 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c3b68c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c3b7900 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c3b7940 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c3b81b0_0 .net "in", 1 0, L_0x12c3ff3d0;  1 drivers
v0x12c3b8270_0 .net "out", 0 0, L_0x12c3ff2a0;  alias, 1 drivers
v0x12c3b8320_0 .net "vld", 0 0, L_0x12c3fef90;  alias, 1 drivers
L_0x12c3ff070 .part L_0x12c3ff3d0, 1, 1;
L_0x12c3ff200 .part L_0x12c3ff3d0, 0, 1;
S_0x12c3b7b10 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c3b7730;
 .timescale -9 -12;
L_0x12c3ff150 .functor NOT 1, L_0x12c3ff070, C4<0>, C4<0>, C4<0>;
L_0x12c3ff2a0 .functor AND 1, L_0x12c3ff150, L_0x12c3ff200, C4<1>, C4<1>;
v0x12c3b7cd0_0 .net *"_ivl_2", 0 0, L_0x12c3ff070;  1 drivers
v0x12c3b7d90_0 .net *"_ivl_3", 0 0, L_0x12c3ff150;  1 drivers
v0x12c3b7e30_0 .net *"_ivl_5", 0 0, L_0x12c3ff200;  1 drivers
L_0x12c3fef90 .reduce/or L_0x12c3ff3d0;
S_0x12c3b7ec0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c3b7730;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c3b7ec0
v0x12c3b8110_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12c3b8110_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c3b8110_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_148.318 ;
    %load/vec4 v0x12c3b8110_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_148.319, 5;
    %load/vec4 v0x12c3b8110_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c3b8110_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_148.318;
T_148.319 ;
    %end;
S_0x12c3b8920 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c3b6540;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c3b8920
v0x12c3b8b70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12c3b8b70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c3b8b70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_149.320 ;
    %load/vec4 v0x12c3b8b70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_149.321, 5;
    %load/vec4 v0x12c3b8b70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c3b8b70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_149.320;
T_149.321 ;
    %end;
S_0x12c3b8e90 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c3b6380;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c3b9060 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12c3b90a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12c3bb5c0_0 .net "in", 3 0, L_0x12c3feef0;  1 drivers
v0x12c3bb680_0 .net "out", 1 0, L_0x12c3fed90;  alias, 1 drivers
v0x12c3bb730_0 .net "vld", 0 0, L_0x12c3feae0;  alias, 1 drivers
L_0x12c3fe4a0 .part L_0x12c3feef0, 0, 2;
L_0x12c3fe9c0 .part L_0x12c3feef0, 2, 2;
S_0x12c3b9270 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12c3b8e90;
 .timescale -9 -12;
L_0x12c3feae0 .functor OR 1, L_0x12c3fe060, L_0x12c3fe5c0, C4<0>, C4<0>;
L_0x1200424e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c3badc0_0 .net/2u *"_ivl_4", 0 0, L_0x1200424e8;  1 drivers
v0x12c3bae80_0 .net *"_ivl_6", 1 0, L_0x12c3feb90;  1 drivers
v0x12c3baf20_0 .net *"_ivl_8", 1 0, L_0x12c3fec70;  1 drivers
v0x12c3bafd0_0 .net "out_h", 0 0, L_0x12c3fe890;  1 drivers
v0x12c3bb090_0 .net "out_l", 0 0, L_0x12c3fe370;  1 drivers
v0x12c3bb160_0 .net "out_vh", 0 0, L_0x12c3fe5c0;  1 drivers
v0x12c3bb210_0 .net "out_vl", 0 0, L_0x12c3fe060;  1 drivers
L_0x12c3feb90 .concat [ 1 1 0 0], L_0x12c3fe890, L_0x1200424e8;
L_0x12c3fec70 .concat [ 1 1 0 0], L_0x12c3fe370, L_0x12c3fe060;
L_0x12c3fed90 .functor MUXZ 2, L_0x12c3fec70, L_0x12c3feb90, L_0x12c3fe5c0, C4<>;
S_0x12c3b9430 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12c3b9270;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c3b9120 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c3b9160 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c3b9e60_0 .net "in", 1 0, L_0x12c3fe9c0;  1 drivers
v0x12c3b9f20_0 .net "out", 0 0, L_0x12c3fe890;  alias, 1 drivers
v0x12c3b9fd0_0 .net "vld", 0 0, L_0x12c3fe5c0;  alias, 1 drivers
L_0x12c3fe660 .part L_0x12c3fe9c0, 1, 1;
L_0x12c3fe7f0 .part L_0x12c3fe9c0, 0, 1;
S_0x12c3b97b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c3b9430;
 .timescale -9 -12;
L_0x12c3fe740 .functor NOT 1, L_0x12c3fe660, C4<0>, C4<0>, C4<0>;
L_0x12c3fe890 .functor AND 1, L_0x12c3fe740, L_0x12c3fe7f0, C4<1>, C4<1>;
v0x12c3b9980_0 .net *"_ivl_2", 0 0, L_0x12c3fe660;  1 drivers
v0x12c3b9a40_0 .net *"_ivl_3", 0 0, L_0x12c3fe740;  1 drivers
v0x12c3b9ae0_0 .net *"_ivl_5", 0 0, L_0x12c3fe7f0;  1 drivers
L_0x12c3fe5c0 .reduce/or L_0x12c3fe9c0;
S_0x12c3b9b70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c3b9430;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c3b9b70
v0x12c3b9dc0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12c3b9dc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c3b9dc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_150.322 ;
    %load/vec4 v0x12c3b9dc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_150.323, 5;
    %load/vec4 v0x12c3b9dc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c3b9dc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_150.322;
T_150.323 ;
    %end;
S_0x12c3ba0d0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12c3b9270;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12c3ba2a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12c3ba2e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12c3bab50_0 .net "in", 1 0, L_0x12c3fe4a0;  1 drivers
v0x12c3bac10_0 .net "out", 0 0, L_0x12c3fe370;  alias, 1 drivers
v0x12c3bacc0_0 .net "vld", 0 0, L_0x12c3fe060;  alias, 1 drivers
L_0x12c3fe140 .part L_0x12c3fe4a0, 1, 1;
L_0x12c3fe2d0 .part L_0x12c3fe4a0, 0, 1;
S_0x12c3ba4b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12c3ba0d0;
 .timescale -9 -12;
L_0x12c3fe220 .functor NOT 1, L_0x12c3fe140, C4<0>, C4<0>, C4<0>;
L_0x12c3fe370 .functor AND 1, L_0x12c3fe220, L_0x12c3fe2d0, C4<1>, C4<1>;
v0x12c3ba670_0 .net *"_ivl_2", 0 0, L_0x12c3fe140;  1 drivers
v0x12c3ba730_0 .net *"_ivl_3", 0 0, L_0x12c3fe220;  1 drivers
v0x12c3ba7d0_0 .net *"_ivl_5", 0 0, L_0x12c3fe2d0;  1 drivers
L_0x12c3fe060 .reduce/or L_0x12c3fe4a0;
S_0x12c3ba860 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c3ba0d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c3ba860
v0x12c3baab0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12c3baab0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c3baab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_151.324 ;
    %load/vec4 v0x12c3baab0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_151.325, 5;
    %load/vec4 v0x12c3baab0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c3baab0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_151.324;
T_151.325 ;
    %end;
S_0x12c3bb2c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c3b8e90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c3bb2c0
v0x12c3bb510_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12c3bb510_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c3bb510_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_152.326 ;
    %load/vec4 v0x12c3bb510_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_152.327, 5;
    %load/vec4 v0x12c3bb510_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c3bb510_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_152.326;
T_152.327 ;
    %end;
S_0x12c3bbd30 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c3b5fa0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c3bbd30
v0x12c3bbf80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x12c3bbf80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c3bbf80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_153.328 ;
    %load/vec4 v0x12c3bbf80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_153.329, 5;
    %load/vec4 v0x12c3bbf80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c3bbf80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_153.328;
T_153.329 ;
    %end;
S_0x12c3bc7a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12c3af7a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c3bc7a0
v0x12c3bc9f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.log2 ;
    %load/vec4 v0x12c3bc9f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c3bc9f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_154.330 ;
    %load/vec4 v0x12c3bc9f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_154.331, 5;
    %load/vec4 v0x12c3bc9f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c3bc9f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_154.330;
T_154.331 ;
    %end;
S_0x12c3bcd10 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x12c3af3f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12c3bcd10
v0x12c3bcf70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.log2 ;
    %load/vec4 v0x12c3bcf70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12c3bcf70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_155.332 ;
    %load/vec4 v0x12c3bcf70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_155.333, 5;
    %load/vec4 v0x12c3bcf70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c3bcf70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_155.332;
T_155.333 ;
    %end;
S_0x12c3bdfa0 .scope module, "uut_ediff" "sub_N" 4 72, 4 194 0, S_0x12c383050;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x12c3be260 .param/l "N" 0 4 195, C4<0000000000000000000000000000000111>;
L_0x120042b18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c3be820_0 .net/2u *"_ivl_0", 0 0, L_0x120042b18;  1 drivers
L_0x120042b60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c3be8e0_0 .net/2u *"_ivl_4", 0 0, L_0x120042b60;  1 drivers
v0x12c3be980_0 .net "a", 6 0, L_0x11ae0a4a0;  1 drivers
v0x12c3bea30_0 .net "ain", 7 0, L_0x11ae0a160;  1 drivers
v0x12c3beaf0_0 .net "b", 6 0, L_0x11ae097a0;  1 drivers
v0x12c3bebd0_0 .net "bin", 7 0, L_0x11ae0a280;  1 drivers
v0x12c3bec70_0 .net "c", 7 0, L_0x11ae0a3a0;  alias, 1 drivers
L_0x11ae0a160 .concat [ 7 1 0 0], L_0x11ae0a4a0, L_0x120042b18;
L_0x11ae0a280 .concat [ 7 1 0 0], L_0x11ae097a0, L_0x120042b60;
S_0x12c3be370 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x12c3bdfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x12c3be530 .param/l "N" 0 4 215, C4<0000000000000000000000000000000111>;
v0x12c3be2e0_0 .net "a", 7 0, L_0x11ae0a160;  alias, 1 drivers
v0x12c3be660_0 .net "b", 7 0, L_0x11ae0a280;  alias, 1 drivers
v0x12c3be710_0 .net "c", 7 0, L_0x11ae0a3a0;  alias, 1 drivers
L_0x11ae0a3a0 .arith/sub 8, L_0x11ae0a160, L_0x11ae0a280;
S_0x12c3bed60 .scope module, "uut_reg_ro" "reg_exp_op" 4 119, 4 269 0, S_0x12c383050;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "exp_o";
    .port_info 1 /OUTPUT 2 "e_o";
    .port_info 2 /OUTPUT 4 "r_o";
P_0x12c3bef20 .param/l "Bs" 0 4 271, C4<00000000000000000000000000000100>;
P_0x12c3bef60 .param/l "es" 0 4 270, +C4<00000000000000000000000000000010>;
L_0x11ae13440 .functor NOT 7, L_0x11ae13f60, C4<0000000>, C4<0000000>, C4<0000000>;
L_0x11ae137d0 .functor NOT 1, L_0x11ae13730, C4<0>, C4<0>, C4<0>;
L_0x11ae13a00 .functor OR 1, L_0x11ae137d0, L_0x11ae13920, C4<0>, C4<0>;
v0x12c3bf5d0_0 .net *"_ivl_10", 0 0, L_0x11ae137d0;  1 drivers
v0x12c3bf680_0 .net *"_ivl_13", 1 0, L_0x11ae13840;  1 drivers
v0x12c3bf730_0 .net *"_ivl_15", 0 0, L_0x11ae13920;  1 drivers
v0x12c3bf7e0_0 .net *"_ivl_17", 0 0, L_0x11ae13a00;  1 drivers
v0x12c3bf880_0 .net *"_ivl_19", 3 0, L_0x11ae13af0;  1 drivers
L_0x1200432f8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x12c3bf970_0 .net/2u *"_ivl_20", 3 0, L_0x1200432f8;  1 drivers
v0x12c3bfa20_0 .net *"_ivl_22", 3 0, L_0x11ae13bd0;  1 drivers
v0x12c3bfad0_0 .net *"_ivl_25", 3 0, L_0x11ae13d10;  1 drivers
v0x12c3bfb80_0 .net *"_ivl_5", 0 0, L_0x11ae13530;  1 drivers
v0x12c3bfc90_0 .net *"_ivl_9", 0 0, L_0x11ae13730;  1 drivers
v0x12c3bfd40_0 .net "e_o", 1 0, L_0x11ae12e50;  alias, 1 drivers
v0x12c3bfdf0_0 .net "exp_o", 6 0, L_0x11ae13f60;  1 drivers
v0x12c3bfea0_0 .net "exp_oN", 6 0, L_0x11ae135d0;  1 drivers
v0x12c3bff50_0 .net "exp_oN_tmp", 6 0, L_0x11ae12ef0;  1 drivers
v0x12c3c0010_0 .net "r_o", 3 0, L_0x11ae13e80;  alias, 1 drivers
L_0x11ae12e50 .part L_0x11ae13f60, 0, 2;
L_0x11ae13530 .part L_0x11ae13f60, 6, 1;
L_0x11ae135d0 .functor MUXZ 7, L_0x11ae13f60, L_0x11ae12ef0, L_0x11ae13530, C4<>;
L_0x11ae13730 .part L_0x11ae13f60, 6, 1;
L_0x11ae13840 .part L_0x11ae135d0, 0, 2;
L_0x11ae13920 .reduce/or L_0x11ae13840;
L_0x11ae13af0 .part L_0x11ae135d0, 2, 4;
L_0x11ae13bd0 .arith/sum 4, L_0x11ae13af0, L_0x1200432f8;
L_0x11ae13d10 .part L_0x11ae135d0, 2, 4;
L_0x11ae13e80 .functor MUXZ 4, L_0x11ae13d10, L_0x11ae13bd0, L_0x11ae13a00, C4<>;
S_0x12c3bf130 .scope module, "uut_conv_2c1" "conv_2c" 4 279, 4 262 0, S_0x12c3bed60;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /OUTPUT 7 "c";
P_0x12c3bf300 .param/l "N" 0 4 263, C4<000000000000000000000000000000110>;
L_0x1200432b0 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0x12c3bf380_0 .net/2u *"_ivl_0", 6 0, L_0x1200432b0;  1 drivers
v0x12c3bf440_0 .net "a", 6 0, L_0x11ae13440;  1 drivers
v0x12c3bf4e0_0 .net "c", 6 0, L_0x11ae12ef0;  alias, 1 drivers
L_0x11ae12ef0 .arith/sum 7, L_0x11ae13440, L_0x1200432b0;
S_0x12c3c55c0 .scope function.vec4.s16, "trunc_posit" "trunc_posit" 3 39, 3 39 0, S_0x12c1f1a50;
 .timescale -9 -12;
v0x12c3c5800_0 .var "P", 31 0;
; Variable trunc_posit is vec4 return value of scope S_0x12c3c55c0
TD_fault_checker_tb.dut.trunc_posit ;
    %load/vec4 v0x12c3c5800_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %ret/vec4 0, 0, 16;  Assign to trunc_posit (store_vec4_to_lval)
    %end;
    .scope S_0x12c1f1a50;
T_157 ;
    %wait E_0x12c03b8c0;
    %load/vec4 v0x12c3c5920_0;
    %store/vec4 v0x12c3827a0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.posit_abs_32, S_0x12c3825e0;
    %load/vec4 v0x12c3c59b0_0;
    %store/vec4 v0x12c3827a0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.posit_abs_32, S_0x12c3825e0;
    %pushi/vec4 32, 0, 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x12c382f00_0, 0, 32;
    %store/vec4 v0x12c382cb0_0, 0, 32;
    %store/vec4 v0x12c382bf0_0, 0, 32;
    %store/vec4 v0x12c382b40_0, 0, 32;
    %store/vec4 v0x12c382a80_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.posit_trunc_check, S_0x12c3828c0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c3c6060_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x12c3c5cb0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c3c65b0_0, 0, 32;
    %jmp T_157.1;
T_157.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c3c6060_0, 0, 1;
    %load/vec4 v0x12c3c5bd0_0;
    %store/vec4 v0x12c3c65b0_0, 0, 32;
T_157.1 ;
    %load/vec4 v0x12c3c5bd0_0;
    %store/vec4 v0x12c3c6180_0, 0, 32;
    %load/vec4 v0x12c3c5bd0_0;
    %pushi/vec4 32, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x12c381970_0, 0, 32;
    %store/vec4 v0x12c381670_0, 0, 32;
    %store/vec4 v0x12c381520_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x12c3812a0;
    %store/vec4 v0x12c3c60f0_0, 0, 7;
    %load/vec4 v0x12c3c6060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.2, 8;
    %load/vec4 v0x12c3c65b0_0;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x12c381970_0, 0, 32;
    %store/vec4 v0x12c381670_0, 0, 32;
    %store/vec4 v0x12c381520_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x12c3812a0;
    %store/vec4 v0x12c3c6420_0, 0, 7;
    %jmp T_157.3;
T_157.2 ;
    %load/vec4 v0x12c3c65b0_0;
    %pushi/vec4 32, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x12c381970_0, 0, 32;
    %store/vec4 v0x12c381670_0, 0, 32;
    %store/vec4 v0x12c381520_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x12c3812a0;
    %store/vec4 v0x12c3c6420_0, 0, 7;
T_157.3 ;
    %load/vec4 v0x12c3c6420_0;
    %load/vec4 v0x12c3c60f0_0;
    %cmp/u;
    %jmp/0xz  T_157.4, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x12c3c60f0_0;
    %pad/u 32;
    %load/vec4 v0x12c3c6420_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x12c3c5d60_0, 0, 1;
    %jmp T_157.5;
T_157.4 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x12c3c6420_0;
    %pad/u 32;
    %load/vec4 v0x12c3c60f0_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x12c3c5d60_0, 0, 1;
T_157.5 ;
    %jmp T_157;
    .thread T_157, $push;
    .scope S_0x12c1f20d0;
T_158 ;
    %vpi_call 2 42 "$display", "Starting fault_checker testbench." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12c3c6710_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12c3c67a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 48 "$display", "Test 1: A=%h, B=%h, true_sum=%h, used_sum=%h, true_scale=%h, used_scale=%h, fault=%b, mode=%b", v0x12c3c6710_0, v0x12c3c67a0_0, v0x12c3c6b60_0, v0x12c3c6d40_0, v0x12c3c6ab0_0, v0x12c3c6c10_0, v0x12c3c6830_0, v0x12c3c6a20_0 {0 0 0};
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v0x12c3c6710_0, 0, 32;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v0x12c3c67a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 55 "$display", "Test 2: A=%h, B=%h, true_sum=%h, used_sum=%h, true_scale=%h, used_scale=%h, fault=%b, mode=%b", v0x12c3c6710_0, v0x12c3c67a0_0, v0x12c3c6b60_0, v0x12c3c6d40_0, v0x12c3c6ab0_0, v0x12c3c6c10_0, v0x12c3c6830_0, v0x12c3c6a20_0 {0 0 0};
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v0x12c3c6710_0, 0, 32;
    %pushi/vec4 1207959552, 0, 32;
    %store/vec4 v0x12c3c67a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 62 "$display", "Test 3: A=%h, B=%h, true_sum=%h, used_sum=%h, true_scale=%h, used_scale=%h, fault=%b, mode=%b", v0x12c3c6710_0, v0x12c3c67a0_0, v0x12c3c6b60_0, v0x12c3c6d40_0, v0x12c3c6ab0_0, v0x12c3c6c10_0, v0x12c3c6830_0, v0x12c3c6a20_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12c3c68c0_0, 0, 32;
T_158.0 ;
    %load/vec4 v0x12c3c68c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_158.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12c3c6950_0, 0, 32;
T_158.2 ;
    %load/vec4 v0x12c3c6950_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_158.3, 5;
    %load/vec4 v0x12c3c68c0_0;
    %store/vec4 v0x12c3c6710_0, 0, 32;
    %load/vec4 v0x12c3c6950_0;
    %store/vec4 v0x12c3c67a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 71 "$display", "Loop Test: A=%h, B=%h, true_sum=%h, used_sum=%h, true_scale=%h, used_scale=%h, fault=%b, mode=%b", v0x12c3c6710_0, v0x12c3c67a0_0, v0x12c3c6b60_0, v0x12c3c6d40_0, v0x12c3c6ab0_0, v0x12c3c6c10_0, v0x12c3c6830_0, v0x12c3c6a20_0 {0 0 0};
    %load/vec4 v0x12c3c6950_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12c3c6950_0, 0, 32;
    %jmp T_158.2;
T_158.3 ;
    %load/vec4 v0x12c3c68c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12c3c68c0_0, 0, 32;
    %jmp T_158.0;
T_158.1 ;
    %vpi_call 2 76 "$display", "Testbench finished." {0 0 0};
    %vpi_call 2 77 "$finish" {0 0 0};
    %end;
    .thread T_158;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "fault_checker_tb.v";
    "fault_checker.v";
    "posit_add.v";
