Protel Design System Design Rule Check
PCB File : D:\Git\StepStick Tester\stepstickTester.PcbDoc
Date     : 3/12/2017
Time     : 3:41:24 PM

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
   Violation between Clearance Constraint: (Collision < 0.254mm) Between Area Fill (110.998mm,52.908mm) (111.252mm,53.741mm) on Top Layer And Pad J4-2(111.252mm,52.908mm) on Top Layer 
   Violation between Clearance Constraint: (0.198mm < 0.254mm) Between Pad J4-1(111.252mm,53.741mm) on Top Layer And Pad J4-2(111.252mm,52.908mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.254mm) Between Area Fill (110.998mm,52.908mm) (111.252mm,53.741mm) on Top Layer And Pad J4-1(111.252mm,53.741mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.254mm) Between Area Fill (110.998mm,52.908mm) (111.252mm,53.741mm) on Top Layer And Track (109.908mm,52.908mm)(111.252mm,52.908mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.254mm) Between Area Fill (110.998mm,52.908mm) (111.252mm,53.741mm) on Top Layer And Track (109.639mm,53.741mm)(111.252mm,53.741mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.254mm) Between Area Fill (110.998mm,52.908mm) (111.252mm,53.741mm) on Top Layer And Track (111.252mm,53.741mm)(112.669mm,53.741mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.254mm) Between Area Fill (110.998mm,52.908mm) (111.252mm,53.741mm) on Top Layer And Track (111.252mm,52.908mm)(112.446mm,52.908mm) on Top Layer 
Rule Violations :7

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
   Violation between Short-Circuit Constraint: Between Pad S1-0(116.488mm,22.512mm) on Multi-Layer And Pad S1-0(117.479mm,23.502mm) on Multi-Layer Location : [X = 176.983mm][Y = 88.007mm]
   Violation between Short-Circuit Constraint: Between Pad S1-0(122.99mm,17.991mm) on Multi-Layer And Pad S1-0(122mm,17mm) on Multi-Layer Location : [X = 182.495mm][Y = 82.495mm]
   Violation between Short-Circuit Constraint: Between Pad S1-0(124.489mm,17.751mm) on Multi-Layer And Pad S1-0(125.989mm,17.751mm) on Multi-Layer Location : [X = 185.239mm][Y = 82.751mm]
   Violation between Short-Circuit Constraint: Between Pad S1-0(114.989mm,22.751mm) on Multi-Layer And Pad S1-0(113.489mm,22.751mm) on Multi-Layer Location : [X = 174.239mm][Y = 87.751mm]
   Violation between Short-Circuit Constraint: Between Pad S1-0(124.489mm,17.751mm) on Multi-Layer And Pad S1-0(122.99mm,17.991mm) on Multi-Layer Location : [X = 183.71mm][Y = 82.877mm]
   Violation between Short-Circuit Constraint: Between Pad S1-0(114.989mm,22.751mm) on Multi-Layer And Pad S1-0(116.488mm,22.512mm) on Multi-Layer Location : [X = 175.769mm][Y = 87.625mm]
   Violation between Short-Circuit Constraint: Between Area Fill (110.998mm,52.908mm) (111.252mm,53.741mm) on Top Layer And Pad J4-2(111.252mm,52.908mm) on Top Layer Location : [X = 171.125mm][Y = 118.067mm]
   Violation between Short-Circuit Constraint: Between Area Fill (110.998mm,52.908mm) (111.252mm,53.741mm) on Top Layer And Pad J4-1(111.252mm,53.741mm) on Top Layer Location : [X = 171.125mm][Y = 118.582mm]
   Violation between Short-Circuit Constraint: Between Area Fill (110.998mm,52.908mm) (111.252mm,53.741mm) on Top Layer And Track (109.908mm,52.908mm)(111.252mm,52.908mm) on Top Layer Location : [X = 171.125mm][Y = 117.973mm]
   Violation between Short-Circuit Constraint: Between Area Fill (110.998mm,52.908mm) (111.252mm,53.741mm) on Top Layer And Track (109.639mm,53.741mm)(111.252mm,53.741mm) on Top Layer Location : [X = 171.125mm][Y = 118.676mm]
   Violation between Short-Circuit Constraint: Between Area Fill (110.998mm,52.908mm) (111.252mm,53.741mm) on Top Layer And Track (111.252mm,53.741mm)(112.669mm,53.741mm) on Top Layer Location : [X = 171.187mm][Y = 118.676mm]
   Violation between Short-Circuit Constraint: Between Area Fill (110.998mm,52.908mm) (111.252mm,53.741mm) on Top Layer And Track (111.252mm,52.908mm)(112.446mm,52.908mm) on Top Layer Location : [X = 171.187mm][Y = 117.973mm]
Rule Violations :12

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net NetJ3_1 Between Pad U2-20(18.7mm,12.76mm) on Multi-Layer And Pad U2-20(18.7mm,15.3mm) on Multi-Layer 
Rule Violations :1

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=1mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=3.5mm) (All)
   Violation between Hole Size Constraint: (3.81mm > 3.5mm) Pad J2-P$1(20mm,72mm) on Multi-Layer Actual Hole Size = 3.81mm
   Violation between Hole Size Constraint: (3.81mm > 3.5mm) Pad J1-P$1(35mm,72mm) on Multi-Layer Actual Hole Size = 3.81mm
Rule Violations :2

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U1-5(13.46mm,48.95mm) on Top Layer And Pad U1-6(13.46mm,48mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U1-2(15.835mm,48.95mm) on Top Layer And Pad U1-1(15.835mm,48mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U1-3(15.835mm,49.9mm) on Top Layer And Pad U1-2(15.835mm,48.95mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U1-5(13.46mm,48.95mm) on Top Layer And Pad U1-4(13.485mm,49.9mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
Rule Violations :4

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Arc (20mm,72mm) on Top Overlay And Pad J2-P$1(20mm,72mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Arc (35mm,72mm) on Top Overlay And Pad J1-P$1(35mm,72mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Arc (5mm,75mm) on Top Overlay And Pad MH1-M3(5mm,75mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Arc (135mm,5mm) on Top Overlay And Pad MH3-M3(135mm,5mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Arc (135mm,75mm) on Top Overlay And Pad MH4-M3(135mm,75mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Arc (5mm,5mm) on Top Overlay And Pad MH2-M3(5mm,5mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Arc (21.047mm,39mm) on Top Overlay And Pad C3-1(18.659mm,39mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Arc (21.047mm,39mm) on Top Overlay And Pad C3-2(23.46mm,39mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Arc (21.047mm,39mm) on Top Overlay And Pad C3-1(18.659mm,39mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Arc (21.047mm,39mm) on Top Overlay And Pad C3-2(23.46mm,39mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Arc (23.072mm,61mm) on Top Overlay And Pad C2-2(20.659mm,61mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Arc (23.072mm,61mm) on Top Overlay And Pad C2-1(25.46mm,61mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Arc (23.072mm,61mm) on Top Overlay And Pad C2-2(20.659mm,61mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Arc (23.072mm,61mm) on Top Overlay And Pad C2-1(25.46mm,61mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Arc (5mm,75mm) on Bottom Overlay And Pad MH1-M3(5mm,75mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Arc (135mm,5mm) on Bottom Overlay And Pad MH3-M3(135mm,5mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Arc (135mm,75mm) on Bottom Overlay And Pad MH4-M3(135mm,75mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Arc (5mm,5mm) on Bottom Overlay And Pad MH2-M3(5mm,5mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Region (0 hole(s)) Top Overlay And Pad MH1-M3(5mm,75mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Region (0 hole(s)) Top Overlay And Pad MH1-M3(5mm,75mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Pad MH1-M3(5mm,75mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Pad MH1-M3(5mm,75mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Region (0 hole(s)) Top Overlay And Pad MH3-M3(135mm,5mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Region (0 hole(s)) Top Overlay And Pad MH3-M3(135mm,5mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Pad MH3-M3(135mm,5mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Pad MH3-M3(135mm,5mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Region (0 hole(s)) Top Overlay And Pad MH4-M3(135mm,75mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Region (0 hole(s)) Top Overlay And Pad MH4-M3(135mm,75mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Pad MH4-M3(135mm,75mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Pad MH4-M3(135mm,75mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Region (0 hole(s)) Top Overlay And Pad MH2-M3(5mm,5mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Region (0 hole(s)) Top Overlay And Pad MH2-M3(5mm,5mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Pad MH2-M3(5mm,5mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Pad MH2-M3(5mm,5mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (127.589mm,45.697mm)(127.589mm,65.763mm) on Top Overlay And Pad X1-16(126.7mm,64.62mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (127.589mm,45.697mm)(127.589mm,65.763mm) on Top Overlay And Pad X1-10(126.7mm,49.38mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (113.111mm,45.697mm)(113.111mm,65.763mm) on Top Overlay And Pad X1-7(114mm,49.38mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (113.111mm,45.697mm)(113.111mm,65.763mm) on Top Overlay And Pad X1-6(114mm,51.92mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (113.111mm,45.697mm)(113.111mm,65.763mm) on Top Overlay And Pad X1-5(114mm,54.46mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (113.111mm,45.697mm)(113.111mm,65.763mm) on Top Overlay And Pad X1-4(114mm,57mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (113.111mm,45.697mm)(113.111mm,65.763mm) on Top Overlay And Pad X1-3(114mm,59.54mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (113.111mm,45.697mm)(113.111mm,65.763mm) on Top Overlay And Pad X1-2(114mm,62.08mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (127.589mm,45.697mm)(127.589mm,65.763mm) on Top Overlay And Pad X1-15(126.7mm,62.08mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (127.589mm,45.697mm)(127.589mm,65.763mm) on Top Overlay And Pad X1-9(126.7mm,46.84mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (113.111mm,45.697mm)(113.111mm,65.763mm) on Top Overlay And Pad X1-1(114mm,64.62mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (113.111mm,45.697mm)(113.111mm,65.763mm) on Top Overlay And Pad X1-8(114mm,46.84mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (127.589mm,45.697mm)(127.589mm,65.763mm) on Top Overlay And Pad X1-14(126.7mm,59.54mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (127.589mm,45.697mm)(127.589mm,65.763mm) on Top Overlay And Pad X1-13(126.7mm,57mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (127.589mm,45.697mm)(127.589mm,65.763mm) on Top Overlay And Pad X1-11(126.7mm,51.92mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (127.589mm,45.697mm)(127.589mm,65.763mm) on Top Overlay And Pad X1-12(126.7mm,54.46mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (34.885mm,38.307mm)(34.95mm,38.242mm) on Top Overlay And Pad R22-1(35.56mm,38.992mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (36.17mm,38.242mm)(36.235mm,38.307mm) on Top Overlay And Pad R22-1(35.56mm,38.992mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (34.885mm,38.307mm)(34.885mm,39.442mm) on Top Overlay And Pad R22-1(35.56mm,38.992mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (36.235mm,38.307mm)(36.235mm,39.442mm) on Top Overlay And Pad R22-1(35.56mm,38.992mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (34.95mm,38.242mm)(36.17mm,38.242mm) on Top Overlay And Pad R22-1(35.56mm,38.992mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (34.885mm,41.377mm)(34.95mm,41.442mm) on Top Overlay And Pad R22-2(35.56mm,40.692mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (36.17mm,41.442mm)(36.235mm,41.377mm) on Top Overlay And Pad R22-2(35.56mm,40.692mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (34.885mm,40.242mm)(34.885mm,41.377mm) on Top Overlay And Pad R22-2(35.56mm,40.692mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (36.235mm,40.217mm)(36.235mm,41.377mm) on Top Overlay And Pad R22-2(35.56mm,40.692mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (34.95mm,41.442mm)(36.17mm,41.442mm) on Top Overlay And Pad R22-2(35.56mm,40.692mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (27.02mm,7.03mm)(27.02mm,8.33mm) on Top Overlay And Pad C10-2(26.32mm,7.68mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (23.92mm,7.03mm)(27.02mm,7.03mm) on Top Overlay And Pad C10-2(26.32mm,7.68mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (23.92mm,8.33mm)(27.02mm,8.33mm) on Top Overlay And Pad C10-2(26.32mm,7.68mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (23.92mm,7.03mm)(23.92mm,8.33mm) on Top Overlay And Pad C10-1(24.62mm,7.68mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (23.92mm,7.03mm)(27.02mm,7.03mm) on Top Overlay And Pad C10-1(24.62mm,7.68mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (23.92mm,8.33mm)(27.02mm,8.33mm) on Top Overlay And Pad C10-1(24.62mm,7.68mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (27.005mm,4.465mm)(27.07mm,4.53mm) on Top Overlay And Pad R26-1(26.32mm,5.14mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (25.87mm,4.465mm)(27.005mm,4.465mm) on Top Overlay And Pad R26-1(26.32mm,5.14mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (25.87mm,5.815mm)(27.005mm,5.815mm) on Top Overlay And Pad R26-1(26.32mm,5.14mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (27.005mm,5.815mm)(27.07mm,5.75mm) on Top Overlay And Pad R26-1(26.32mm,5.14mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (27.07mm,4.53mm)(27.07mm,5.75mm) on Top Overlay And Pad R26-1(26.32mm,5.14mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (23.87mm,4.53mm)(23.87mm,5.75mm) on Top Overlay And Pad R26-2(24.62mm,5.14mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (23.87mm,5.75mm)(23.935mm,5.815mm) on Top Overlay And Pad R26-2(24.62mm,5.14mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (23.935mm,5.815mm)(25.095mm,5.815mm) on Top Overlay And Pad R26-2(24.62mm,5.14mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (23.935mm,4.465mm)(25.07mm,4.465mm) on Top Overlay And Pad R26-2(24.62mm,5.14mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (23.87mm,4.53mm)(23.935mm,4.465mm) on Top Overlay And Pad R26-2(24.62mm,5.14mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (18.447mm,4.465mm)(18.512mm,4.53mm) on Top Overlay And Pad R25-1(17.762mm,5.14mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (17.312mm,4.465mm)(18.447mm,4.465mm) on Top Overlay And Pad R25-1(17.762mm,5.14mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (17.312mm,5.815mm)(18.447mm,5.815mm) on Top Overlay And Pad R25-1(17.762mm,5.14mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (18.447mm,5.815mm)(18.512mm,5.75mm) on Top Overlay And Pad R25-1(17.762mm,5.14mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (18.512mm,4.53mm)(18.512mm,5.75mm) on Top Overlay And Pad R25-1(17.762mm,5.14mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (15.312mm,4.53mm)(15.312mm,5.75mm) on Top Overlay And Pad R25-2(16.062mm,5.14mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (15.312mm,5.75mm)(15.377mm,5.815mm) on Top Overlay And Pad R25-2(16.062mm,5.14mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (15.377mm,5.815mm)(16.537mm,5.815mm) on Top Overlay And Pad R25-2(16.062mm,5.14mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (15.377mm,4.465mm)(16.512mm,4.465mm) on Top Overlay And Pad R25-2(16.062mm,5.14mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (15.312mm,4.53mm)(15.377mm,4.465mm) on Top Overlay And Pad R25-2(16.062mm,5.14mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (133.1mm,61.43mm)(133.1mm,62.73mm) on Top Overlay And Pad C6-2(132.4mm,62.08mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (130mm,62.73mm)(133.1mm,62.73mm) on Top Overlay And Pad C6-2(132.4mm,62.08mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (130mm,61.43mm)(133.1mm,61.43mm) on Top Overlay And Pad C6-2(132.4mm,62.08mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (130mm,61.43mm)(130mm,62.73mm) on Top Overlay And Pad C6-1(130.7mm,62.08mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (130mm,62.73mm)(133.1mm,62.73mm) on Top Overlay And Pad C6-1(130.7mm,62.08mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (130mm,61.43mm)(133.1mm,61.43mm) on Top Overlay And Pad C6-1(130.7mm,62.08mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (133.1mm,46.19mm)(133.1mm,47.49mm) on Top Overlay And Pad C7-2(132.4mm,46.84mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (130mm,46.19mm)(133.1mm,46.19mm) on Top Overlay And Pad C7-2(132.4mm,46.84mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (130mm,47.49mm)(133.1mm,47.49mm) on Top Overlay And Pad C7-2(132.4mm,46.84mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (130mm,46.19mm)(130mm,47.49mm) on Top Overlay And Pad C7-1(130.7mm,46.84mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (130mm,46.19mm)(133.1mm,46.19mm) on Top Overlay And Pad C7-1(130.7mm,46.84mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (130mm,47.49mm)(133.1mm,47.49mm) on Top Overlay And Pad C7-1(130.7mm,46.84mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (99.426mm,35.534mm)(99.426mm,38.634mm) on Top Overlay And Pad C8-2(100.076mm,36.234mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (100.726mm,35.534mm)(100.726mm,38.634mm) on Top Overlay And Pad C8-2(100.076mm,36.234mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (99.426mm,35.534mm)(100.726mm,35.534mm) on Top Overlay And Pad C8-2(100.076mm,36.234mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (99.426mm,35.534mm)(99.426mm,38.634mm) on Top Overlay And Pad C8-1(100.076mm,37.934mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (100.726mm,35.534mm)(100.726mm,38.634mm) on Top Overlay And Pad C8-1(100.076mm,37.934mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (99.426mm,38.634mm)(100.726mm,38.634mm) on Top Overlay And Pad C8-1(100.076mm,37.934mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (101.687mm,35.549mm)(101.752mm,35.484mm) on Top Overlay And Pad R18-1(102.362mm,36.234mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (102.972mm,35.484mm)(103.037mm,35.549mm) on Top Overlay And Pad R18-1(102.362mm,36.234mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (101.687mm,35.549mm)(101.687mm,36.684mm) on Top Overlay And Pad R18-1(102.362mm,36.234mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (103.037mm,35.549mm)(103.037mm,36.684mm) on Top Overlay And Pad R18-1(102.362mm,36.234mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (101.752mm,35.484mm)(102.972mm,35.484mm) on Top Overlay And Pad R18-1(102.362mm,36.234mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (101.687mm,37.484mm)(101.687mm,38.619mm) on Top Overlay And Pad R18-2(102.362mm,37.934mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (101.687mm,38.619mm)(101.752mm,38.684mm) on Top Overlay And Pad R18-2(102.362mm,37.934mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (102.972mm,38.684mm)(103.037mm,38.619mm) on Top Overlay And Pad R18-2(102.362mm,37.934mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (103.037mm,37.459mm)(103.037mm,38.619mm) on Top Overlay And Pad R18-2(102.362mm,37.934mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (101.752mm,38.684mm)(102.972mm,38.684mm) on Top Overlay And Pad R18-2(102.362mm,37.934mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (103.973mm,37.484mm)(103.973mm,38.619mm) on Top Overlay And Pad R2-1(104.648mm,37.934mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (103.973mm,38.619mm)(104.038mm,38.684mm) on Top Overlay And Pad R2-1(104.648mm,37.934mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (105.258mm,38.684mm)(105.323mm,38.619mm) on Top Overlay And Pad R2-1(104.648mm,37.934mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (105.323mm,37.484mm)(105.323mm,38.619mm) on Top Overlay And Pad R2-1(104.648mm,37.934mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (104.038mm,38.684mm)(105.258mm,38.684mm) on Top Overlay And Pad R2-1(104.648mm,37.934mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (103.973mm,35.549mm)(104.038mm,35.484mm) on Top Overlay And Pad R2-2(104.648mm,36.234mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (105.258mm,35.484mm)(105.323mm,35.549mm) on Top Overlay And Pad R2-2(104.648mm,36.234mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (103.973mm,35.549mm)(103.973mm,36.709mm) on Top Overlay And Pad R2-2(104.648mm,36.234mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (105.323mm,35.549mm)(105.323mm,36.684mm) on Top Overlay And Pad R2-2(104.648mm,36.234mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (104.038mm,35.484mm)(105.258mm,35.484mm) on Top Overlay And Pad R2-2(104.648mm,36.234mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (102.793mm,25.233mm)(102.858mm,25.298mm) on Top Overlay And Pad R1-1(102.108mm,25.908mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (102.793mm,26.583mm)(102.858mm,26.518mm) on Top Overlay And Pad R1-1(102.108mm,25.908mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (102.858mm,25.298mm)(102.858mm,26.518mm) on Top Overlay And Pad R1-1(102.108mm,25.908mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (101.658mm,25.233mm)(102.793mm,25.233mm) on Top Overlay And Pad R1-1(102.108mm,25.908mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (101.658mm,26.583mm)(102.793mm,26.583mm) on Top Overlay And Pad R1-1(102.108mm,25.908mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (99.658mm,25.298mm)(99.723mm,25.233mm) on Top Overlay And Pad R1-2(100.408mm,25.908mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (99.658mm,26.518mm)(99.723mm,26.583mm) on Top Overlay And Pad R1-2(100.408mm,25.908mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (99.658mm,25.298mm)(99.658mm,26.518mm) on Top Overlay And Pad R1-2(100.408mm,25.908mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (99.723mm,25.233mm)(100.858mm,25.233mm) on Top Overlay And Pad R1-2(100.408mm,25.908mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (99.723mm,26.583mm)(100.883mm,26.583mm) on Top Overlay And Pad R1-2(100.408mm,25.908mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (105.537mm,28.448mm)(105.537mm,29.464mm) on Top Overlay And Pad F1-1(104.648mm,27.506mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (105.537mm,28.448mm)(105.537mm,29.464mm) on Top Overlay And Pad F1-2(104.648mm,30.406mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Text "." (99.542mm,27.864mm) on Top Overlay And Pad Q1-1(100.142mm,28.314mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (99.642mm,29.083mm)(102.542mm,29.083mm) on Top Overlay And Pad Q1-1(100.142mm,28.314mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (99.642mm,29.083mm)(102.542mm,29.083mm) on Top Overlay And Pad Q1-2(102.042mm,28.314mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (99.642mm,29.845mm)(102.542mm,29.845mm) on Top Overlay And Pad Q1-3(101.092mm,30.614mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (90.501mm,25.233mm)(91.636mm,25.233mm) on Top Overlay And Pad R21-1(91.186mm,25.908mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (90.436mm,25.298mm)(90.501mm,25.233mm) on Top Overlay And Pad R21-1(91.186mm,25.908mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (90.436mm,26.518mm)(90.501mm,26.583mm) on Top Overlay And Pad R21-1(91.186mm,25.908mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (90.501mm,26.583mm)(91.636mm,26.583mm) on Top Overlay And Pad R21-1(91.186mm,25.908mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (90.436mm,25.298mm)(90.436mm,26.518mm) on Top Overlay And Pad R21-1(91.186mm,25.908mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (93.571mm,25.233mm)(93.636mm,25.298mm) on Top Overlay And Pad R21-2(92.886mm,25.908mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (93.571mm,26.583mm)(93.636mm,26.518mm) on Top Overlay And Pad R21-2(92.886mm,25.908mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (93.636mm,25.298mm)(93.636mm,26.518mm) on Top Overlay And Pad R21-2(92.886mm,25.908mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (92.411mm,25.233mm)(93.571mm,25.233mm) on Top Overlay And Pad R21-2(92.886mm,25.908mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (92.436mm,26.583mm)(93.571mm,26.583mm) on Top Overlay And Pad R21-2(92.886mm,25.908mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (96.393mm,28.448mm)(96.393mm,29.464mm) on Top Overlay And Pad F2-1(95.504mm,27.506mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (96.393mm,28.448mm)(96.393mm,29.464mm) on Top Overlay And Pad F2-2(95.504mm,30.406mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Text "." (90.398mm,27.864mm) on Top Overlay And Pad Q2-1(90.998mm,28.314mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (90.498mm,29.083mm)(93.398mm,29.083mm) on Top Overlay And Pad Q2-1(90.998mm,28.314mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (90.498mm,29.083mm)(93.398mm,29.083mm) on Top Overlay And Pad Q2-2(92.898mm,28.314mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (90.498mm,29.845mm)(93.398mm,29.845mm) on Top Overlay And Pad Q2-3(91.948mm,30.614mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (90.282mm,35.534mm)(90.282mm,38.634mm) on Top Overlay And Pad C9-2(90.932mm,36.234mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (91.582mm,35.534mm)(91.582mm,38.634mm) on Top Overlay And Pad C9-2(90.932mm,36.234mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (90.282mm,35.534mm)(91.582mm,35.534mm) on Top Overlay And Pad C9-2(90.932mm,36.234mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (90.282mm,35.534mm)(90.282mm,38.634mm) on Top Overlay And Pad C9-1(90.932mm,37.934mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (91.582mm,35.534mm)(91.582mm,38.634mm) on Top Overlay And Pad C9-1(90.932mm,37.934mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (90.282mm,38.634mm)(91.582mm,38.634mm) on Top Overlay And Pad C9-1(90.932mm,37.934mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (92.543mm,35.549mm)(92.608mm,35.484mm) on Top Overlay And Pad R20-1(93.218mm,36.234mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (93.828mm,35.484mm)(93.893mm,35.549mm) on Top Overlay And Pad R20-1(93.218mm,36.234mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (92.608mm,35.484mm)(93.828mm,35.484mm) on Top Overlay And Pad R20-1(93.218mm,36.234mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (92.543mm,35.549mm)(92.543mm,36.684mm) on Top Overlay And Pad R20-1(93.218mm,36.234mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (93.893mm,35.549mm)(93.893mm,36.684mm) on Top Overlay And Pad R20-1(93.218mm,36.234mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (92.608mm,38.684mm)(93.828mm,38.684mm) on Top Overlay And Pad R20-2(93.218mm,37.934mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (93.828mm,38.684mm)(93.893mm,38.619mm) on Top Overlay And Pad R20-2(93.218mm,37.934mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (93.893mm,37.459mm)(93.893mm,38.619mm) on Top Overlay And Pad R20-2(93.218mm,37.934mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (92.543mm,37.484mm)(92.543mm,38.619mm) on Top Overlay And Pad R20-2(93.218mm,37.934mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (92.543mm,38.619mm)(92.608mm,38.684mm) on Top Overlay And Pad R20-2(93.218mm,37.934mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (94.894mm,38.684mm)(96.114mm,38.684mm) on Top Overlay And Pad R19-1(95.504mm,37.934mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (96.114mm,38.684mm)(96.179mm,38.619mm) on Top Overlay And Pad R19-1(95.504mm,37.934mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (96.179mm,37.484mm)(96.179mm,38.619mm) on Top Overlay And Pad R19-1(95.504mm,37.934mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (94.829mm,37.484mm)(94.829mm,38.619mm) on Top Overlay And Pad R19-1(95.504mm,37.934mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (94.829mm,38.619mm)(94.894mm,38.684mm) on Top Overlay And Pad R19-1(95.504mm,37.934mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (94.894mm,35.484mm)(96.114mm,35.484mm) on Top Overlay And Pad R19-2(95.504mm,36.234mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (94.829mm,35.549mm)(94.894mm,35.484mm) on Top Overlay And Pad R19-2(95.504mm,36.234mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (96.114mm,35.484mm)(96.179mm,35.549mm) on Top Overlay And Pad R19-2(95.504mm,36.234mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (94.829mm,35.549mm)(94.829mm,36.709mm) on Top Overlay And Pad R19-2(95.504mm,36.234mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (96.179mm,35.549mm)(96.179mm,36.684mm) on Top Overlay And Pad R19-2(95.504mm,36.234mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (37.09mm,9.7mm)(37.155mm,9.635mm) on Top Overlay And Pad R17-1(36.48mm,8.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (37.155mm,8.5mm)(37.155mm,9.635mm) on Top Overlay And Pad R17-1(36.48mm,8.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (35.805mm,8.5mm)(35.805mm,9.635mm) on Top Overlay And Pad R17-1(36.48mm,8.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (35.805mm,9.635mm)(35.87mm,9.7mm) on Top Overlay And Pad R17-1(36.48mm,8.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (35.87mm,9.7mm)(37.09mm,9.7mm) on Top Overlay And Pad R17-1(36.48mm,8.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (35.87mm,6.5mm)(37.09mm,6.5mm) on Top Overlay And Pad R17-2(36.48mm,7.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (35.805mm,6.565mm)(35.87mm,6.5mm) on Top Overlay And Pad R17-2(36.48mm,7.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (35.805mm,6.565mm)(35.805mm,7.725mm) on Top Overlay And Pad R17-2(36.48mm,7.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (37.155mm,6.565mm)(37.155mm,7.7mm) on Top Overlay And Pad R17-2(36.48mm,7.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (37.09mm,6.5mm)(37.155mm,6.565mm) on Top Overlay And Pad R17-2(36.48mm,7.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (33.265mm,8.5mm)(33.265mm,9.635mm) on Top Overlay And Pad R16-1(33.94mm,8.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (33.265mm,9.635mm)(33.33mm,9.7mm) on Top Overlay And Pad R16-1(33.94mm,8.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (34.55mm,9.7mm)(34.615mm,9.635mm) on Top Overlay And Pad R16-1(33.94mm,8.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (34.615mm,8.5mm)(34.615mm,9.635mm) on Top Overlay And Pad R16-1(33.94mm,8.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (33.33mm,9.7mm)(34.55mm,9.7mm) on Top Overlay And Pad R16-1(33.94mm,8.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (33.265mm,6.565mm)(33.33mm,6.5mm) on Top Overlay And Pad R16-2(33.94mm,7.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (33.265mm,6.565mm)(33.265mm,7.725mm) on Top Overlay And Pad R16-2(33.94mm,7.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (34.615mm,6.565mm)(34.615mm,7.7mm) on Top Overlay And Pad R16-2(33.94mm,7.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (34.55mm,6.5mm)(34.615mm,6.565mm) on Top Overlay And Pad R16-2(33.94mm,7.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (33.33mm,6.5mm)(34.55mm,6.5mm) on Top Overlay And Pad R16-2(33.94mm,7.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Track (117.85mm,33.167mm)(117.85mm,34.115mm) on Top Overlay And Pad LD5-2(117.199mm,33.641mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (116.799mm,32.966mm)(117.699mm,32.966mm) on Top Overlay And Pad LD5-2(117.199mm,33.641mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (116.799mm,34.316mm)(117.699mm,34.316mm) on Top Overlay And Pad LD5-2(117.199mm,33.641mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (114.799mm,32.966mm)(114.799mm,34.316mm) on Top Overlay And Pad LD5-1(115.499mm,33.641mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (114.799mm,32.966mm)(115.899mm,32.966mm) on Top Overlay And Pad LD5-1(115.499mm,33.641mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (114.799mm,34.316mm)(115.899mm,34.316mm) on Top Overlay And Pad LD5-1(115.499mm,33.641mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (127.389mm,32.966mm)(128.289mm,32.966mm) on Top Overlay And Pad LD6-2(127.789mm,33.641mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (127.389mm,34.316mm)(128.289mm,34.316mm) on Top Overlay And Pad LD6-2(127.789mm,33.641mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Track (128.44mm,33.167mm)(128.44mm,34.115mm) on Top Overlay And Pad LD6-2(127.789mm,33.641mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (125.389mm,32.966mm)(125.389mm,34.316mm) on Top Overlay And Pad LD6-1(126.089mm,33.641mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (125.389mm,32.966mm)(126.489mm,32.966mm) on Top Overlay And Pad LD6-1(126.089mm,33.641mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (125.389mm,34.316mm)(126.489mm,34.316mm) on Top Overlay And Pad LD6-1(126.089mm,33.641mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (114.074mm,32.966mm)(114.14mm,33.032mm) on Top Overlay And Pad R23-1(113.389mm,33.641mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (112.939mm,32.966mm)(114.074mm,32.966mm) on Top Overlay And Pad R23-1(113.389mm,33.641mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (112.939mm,34.316mm)(114.074mm,34.316mm) on Top Overlay And Pad R23-1(113.389mm,33.641mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (114.074mm,34.316mm)(114.14mm,34.251mm) on Top Overlay And Pad R23-1(113.389mm,33.641mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (114.14mm,33.032mm)(114.14mm,34.251mm) on Top Overlay And Pad R23-1(113.389mm,33.641mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (110.939mm,33.032mm)(110.939mm,34.251mm) on Top Overlay And Pad R23-2(111.689mm,33.641mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (110.939mm,34.251mm)(111.004mm,34.316mm) on Top Overlay And Pad R23-2(111.689mm,33.641mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (111.004mm,34.316mm)(112.164mm,34.316mm) on Top Overlay And Pad R23-2(111.689mm,33.641mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (111.004mm,32.966mm)(112.139mm,32.966mm) on Top Overlay And Pad R23-2(111.689mm,33.641mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (110.939mm,33.032mm)(111.004mm,32.966mm) on Top Overlay And Pad R23-2(111.689mm,33.641mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (124.664mm,32.966mm)(124.73mm,33.032mm) on Top Overlay And Pad R24-1(123.979mm,33.641mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (123.529mm,32.966mm)(124.664mm,32.966mm) on Top Overlay And Pad R24-1(123.979mm,33.641mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (123.529mm,34.316mm)(124.664mm,34.316mm) on Top Overlay And Pad R24-1(123.979mm,33.641mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (124.664mm,34.316mm)(124.73mm,34.251mm) on Top Overlay And Pad R24-1(123.979mm,33.641mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (124.73mm,33.032mm)(124.73mm,34.251mm) on Top Overlay And Pad R24-1(123.979mm,33.641mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (121.529mm,33.032mm)(121.529mm,34.251mm) on Top Overlay And Pad R24-2(122.279mm,33.641mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (121.529mm,34.251mm)(121.594mm,34.316mm) on Top Overlay And Pad R24-2(122.279mm,33.641mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (121.594mm,34.316mm)(122.754mm,34.316mm) on Top Overlay And Pad R24-2(122.279mm,33.641mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (121.594mm,32.966mm)(122.729mm,32.966mm) on Top Overlay And Pad R24-2(122.279mm,33.641mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (121.529mm,33.032mm)(121.594mm,32.966mm) on Top Overlay And Pad R24-2(122.279mm,33.641mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Track (109.188mm,64.214mm)(109.492mm,64.214mm) on Top Overlay And Pad R10-1(108.49mm,64.62mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Track (109.188mm,65.026mm)(109.492mm,65.026mm) on Top Overlay And Pad R10-1(108.49mm,64.62mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Track (109.188mm,64.214mm)(109.492mm,64.214mm) on Top Overlay And Pad R10-2(110.19mm,64.62mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Track (109.188mm,65.026mm)(109.492mm,65.026mm) on Top Overlay And Pad R10-2(110.19mm,64.62mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Track (109.188mm,61.674mm)(109.492mm,61.674mm) on Top Overlay And Pad R11-1(108.49mm,62.08mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Track (109.188mm,62.486mm)(109.492mm,62.486mm) on Top Overlay And Pad R11-1(108.49mm,62.08mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Track (109.188mm,61.674mm)(109.492mm,61.674mm) on Top Overlay And Pad R11-2(110.19mm,62.08mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Track (109.188mm,62.486mm)(109.492mm,62.486mm) on Top Overlay And Pad R11-2(110.19mm,62.08mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Track (109.188mm,59.134mm)(109.492mm,59.134mm) on Top Overlay And Pad R12-1(108.49mm,59.54mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Track (109.188mm,59.946mm)(109.492mm,59.946mm) on Top Overlay And Pad R12-1(108.49mm,59.54mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Track (109.188mm,59.134mm)(109.492mm,59.134mm) on Top Overlay And Pad R12-2(110.19mm,59.54mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Track (109.188mm,59.946mm)(109.492mm,59.946mm) on Top Overlay And Pad R12-2(110.19mm,59.54mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Track (109.188mm,56.594mm)(109.492mm,56.594mm) on Top Overlay And Pad R13-1(108.49mm,57mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Track (109.188mm,57.406mm)(109.492mm,57.406mm) on Top Overlay And Pad R13-1(108.49mm,57mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Track (109.188mm,56.594mm)(109.492mm,56.594mm) on Top Overlay And Pad R13-2(110.19mm,57mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Track (109.188mm,57.406mm)(109.492mm,57.406mm) on Top Overlay And Pad R13-2(110.19mm,57mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Track (109.188mm,48.974mm)(109.492mm,48.974mm) on Top Overlay And Pad R14-1(108.49mm,49.38mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Track (109.188mm,49.786mm)(109.492mm,49.786mm) on Top Overlay And Pad R14-1(108.49mm,49.38mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Track (109.188mm,48.974mm)(109.492mm,48.974mm) on Top Overlay And Pad R14-2(110.19mm,49.38mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Track (109.188mm,49.786mm)(109.492mm,49.786mm) on Top Overlay And Pad R14-2(110.19mm,49.38mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Track (109.188mm,46.434mm)(109.492mm,46.434mm) on Top Overlay And Pad R15-1(108.49mm,46.84mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Track (109.188mm,47.246mm)(109.492mm,47.246mm) on Top Overlay And Pad R15-1(108.49mm,46.84mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Track (109.188mm,46.434mm)(109.492mm,46.434mm) on Top Overlay And Pad R15-2(110.19mm,46.84mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Track (109.188mm,47.246mm)(109.492mm,47.246mm) on Top Overlay And Pad R15-2(110.19mm,46.84mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (12.489mm,64.312mm)(12.789mm,64.462mm) on Top Overlay And Pad D3-K(12.7mm,63.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (12.489mm,64.312mm)(12.489mm,64.612mm) on Top Overlay And Pad D3-K(12.7mm,63.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (12.789mm,64.312mm)(12.789mm,64.612mm) on Top Overlay And Pad D3-K(12.7mm,63.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (109.561mm,17.007mm)(109.626mm,16.942mm) on Top Overlay And Pad R3-1(110.236mm,17.692mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (109.561mm,17.007mm)(109.561mm,18.142mm) on Top Overlay And Pad R3-1(110.236mm,17.692mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (110.911mm,17.007mm)(110.911mm,18.142mm) on Top Overlay And Pad R3-1(110.236mm,17.692mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (110.846mm,16.942mm)(110.911mm,17.007mm) on Top Overlay And Pad R3-1(110.236mm,17.692mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (109.626mm,16.942mm)(110.846mm,16.942mm) on Top Overlay And Pad R3-1(110.236mm,17.692mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (109.561mm,18.942mm)(109.561mm,20.077mm) on Top Overlay And Pad R3-2(110.236mm,19.392mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (109.561mm,20.077mm)(109.626mm,20.142mm) on Top Overlay And Pad R3-2(110.236mm,19.392mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (110.846mm,20.142mm)(110.911mm,20.077mm) on Top Overlay And Pad R3-2(110.236mm,19.392mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (110.911mm,18.917mm)(110.911mm,20.077mm) on Top Overlay And Pad R3-2(110.236mm,19.392mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (109.626mm,20.142mm)(110.846mm,20.142mm) on Top Overlay And Pad R3-2(110.236mm,19.392mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (24.298mm,35.749mm)(24.298mm,38.035mm) on Top Overlay And Pad C3-2(23.46mm,39mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Track (24.298mm,39.94mm)(24.298mm,42.226mm) on Top Overlay And Pad C3-2(23.46mm,39mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (17.821mm,37.425mm)(17.821mm,38.035mm) on Top Overlay And Pad C3-1(18.659mm,39mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Track (17.821mm,39.94mm)(17.821mm,40.549mm) on Top Overlay And Pad C3-1(18.659mm,39mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Track (17.135mm,39.975mm)(17.135mm,41.025mm) on Top Overlay And Pad C3-1(18.659mm,39mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (16.91mm,44.35mm)(16.91mm,45.65mm) on Top Overlay And Pad C5-2(17.61mm,45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (16.91mm,44.35mm)(20.01mm,44.35mm) on Top Overlay And Pad C5-2(17.61mm,45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (16.91mm,45.65mm)(20.01mm,45.65mm) on Top Overlay And Pad C5-2(17.61mm,45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (20.01mm,44.35mm)(20.01mm,45.65mm) on Top Overlay And Pad C5-1(19.31mm,45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (16.91mm,44.35mm)(20.01mm,44.35mm) on Top Overlay And Pad C5-1(19.31mm,45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (16.91mm,45.65mm)(20.01mm,45.65mm) on Top Overlay And Pad C5-1(19.31mm,45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (18.785mm,53.385mm)(18.85mm,53.45mm) on Top Overlay And Pad R9-1(19.46mm,52.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (20.07mm,53.45mm)(20.135mm,53.385mm) on Top Overlay And Pad R9-1(19.46mm,52.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (18.785mm,52.25mm)(18.785mm,53.385mm) on Top Overlay And Pad R9-1(19.46mm,52.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (20.135mm,52.25mm)(20.135mm,53.385mm) on Top Overlay And Pad R9-1(19.46mm,52.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (18.85mm,53.45mm)(20.07mm,53.45mm) on Top Overlay And Pad R9-1(19.46mm,52.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (18.785mm,50.315mm)(18.85mm,50.25mm) on Top Overlay And Pad R9-2(19.46mm,51mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (20.07mm,50.25mm)(20.135mm,50.315mm) on Top Overlay And Pad R9-2(19.46mm,51mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (18.785mm,50.315mm)(18.785mm,51.475mm) on Top Overlay And Pad R9-2(19.46mm,51mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (20.135mm,50.315mm)(20.135mm,51.45mm) on Top Overlay And Pad R9-2(19.46mm,51mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (18.85mm,50.25mm)(20.07mm,50.25mm) on Top Overlay And Pad R9-2(19.46mm,51mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (18.785mm,49.535mm)(18.85mm,49.6mm) on Top Overlay And Pad R4-1(19.46mm,48.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (20.07mm,49.6mm)(20.135mm,49.535mm) on Top Overlay And Pad R4-1(19.46mm,48.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (18.785mm,48.4mm)(18.785mm,49.535mm) on Top Overlay And Pad R4-1(19.46mm,48.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (20.135mm,48.4mm)(20.135mm,49.535mm) on Top Overlay And Pad R4-1(19.46mm,48.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (18.85mm,49.6mm)(20.07mm,49.6mm) on Top Overlay And Pad R4-1(19.46mm,48.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (18.785mm,46.465mm)(18.85mm,46.4mm) on Top Overlay And Pad R4-2(19.46mm,47.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (20.07mm,46.4mm)(20.135mm,46.465mm) on Top Overlay And Pad R4-2(19.46mm,47.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (18.785mm,46.465mm)(18.785mm,47.625mm) on Top Overlay And Pad R4-2(19.46mm,47.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (20.135mm,46.465mm)(20.135mm,47.6mm) on Top Overlay And Pad R4-2(19.46mm,47.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (18.85mm,46.4mm)(20.07mm,46.4mm) on Top Overlay And Pad R4-2(19.46mm,47.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (16.01mm,44.35mm)(16.01mm,45.65mm) on Top Overlay And Pad C1-2(15.31mm,45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (12.91mm,44.35mm)(16.01mm,44.35mm) on Top Overlay And Pad C1-2(15.31mm,45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (12.91mm,45.65mm)(16.01mm,45.65mm) on Top Overlay And Pad C1-2(15.31mm,45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (12.91mm,44.35mm)(12.91mm,45.65mm) on Top Overlay And Pad C1-1(13.61mm,45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (12.91mm,44.35mm)(16.01mm,44.35mm) on Top Overlay And Pad C1-1(13.61mm,45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (12.91mm,45.65mm)(16.01mm,45.65mm) on Top Overlay And Pad C1-1(13.61mm,45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (35.812mm,60.821mm)(36.112mm,60.821mm) on Top Overlay And Pad D1-K(35mm,60.91mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (35.812mm,61.121mm)(36.112mm,61.121mm) on Top Overlay And Pad D1-K(35mm,60.91mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (35.812mm,61.121mm)(35.962mm,60.821mm) on Top Overlay And Pad D1-K(35mm,60.91mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (12.56mm,47.1mm)(12.56mm,50.775mm) on Top Overlay And Pad U1-6(13.46mm,48mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.76mm,47.45mm)(16.76mm,48.65mm) on Top Overlay And Pad U1-1(15.835mm,48mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.76mm,47.45mm)(16.76mm,48.65mm) on Top Overlay And Pad U1-2(15.835mm,48.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.76mm,48.65mm)(16.76mm,50.775mm) on Top Overlay And Pad U1-2(15.835mm,48.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.76mm,48.65mm)(16.76mm,50.775mm) on Top Overlay And Pad U1-3(15.835mm,49.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (12.56mm,47.1mm)(12.56mm,50.775mm) on Top Overlay And Pad U1-4(13.485mm,49.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (12.56mm,47.1mm)(12.56mm,50.775mm) on Top Overlay And Pad U1-5(13.46mm,48.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (14.61mm,35.95mm)(14.61mm,36.25mm) on Top Overlay And Pad L1-2(13.535mm,39mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (14.61mm,41.75mm)(14.61mm,42.05mm) on Top Overlay And Pad L1-2(13.535mm,39mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (8.31mm,35.95mm)(8.31mm,36.25mm) on Top Overlay And Pad L1-1(9.385mm,39mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (8.31mm,41.75mm)(8.31mm,42.05mm) on Top Overlay And Pad L1-1(9.385mm,39mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (133.15mm,48.77mm)(133.15mm,49.99mm) on Top Overlay And Pad R8-1(132.4mm,49.38mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (131.95mm,48.705mm)(133.085mm,48.705mm) on Top Overlay And Pad R8-1(132.4mm,49.38mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (133.085mm,50.055mm)(133.15mm,49.99mm) on Top Overlay And Pad R8-1(132.4mm,49.38mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (131.95mm,50.055mm)(133.085mm,50.055mm) on Top Overlay And Pad R8-1(132.4mm,49.38mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (133.085mm,48.705mm)(133.15mm,48.77mm) on Top Overlay And Pad R8-1(132.4mm,49.38mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (129.95mm,49.99mm)(130.015mm,50.055mm) on Top Overlay And Pad R8-2(130.7mm,49.38mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (129.95mm,48.77mm)(130.015mm,48.705mm) on Top Overlay And Pad R8-2(130.7mm,49.38mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (129.95mm,48.77mm)(129.95mm,49.99mm) on Top Overlay And Pad R8-2(130.7mm,49.38mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (130.015mm,48.705mm)(131.15mm,48.705mm) on Top Overlay And Pad R8-2(130.7mm,49.38mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (130.015mm,50.055mm)(131.175mm,50.055mm) on Top Overlay And Pad R8-2(130.7mm,49.38mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (10.01mm,31.39mm)(10.075mm,31.325mm) on Top Overlay And Pad R7-1(10.76mm,32mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (10.01mm,32.61mm)(10.075mm,32.675mm) on Top Overlay And Pad R7-1(10.76mm,32mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (10.01mm,31.39mm)(10.01mm,32.61mm) on Top Overlay And Pad R7-1(10.76mm,32mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (10.075mm,31.325mm)(11.21mm,31.325mm) on Top Overlay And Pad R7-1(10.76mm,32mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (10.075mm,32.675mm)(11.21mm,32.675mm) on Top Overlay And Pad R7-1(10.76mm,32mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (13.21mm,31.39mm)(13.21mm,32.61mm) on Top Overlay And Pad R7-2(12.46mm,32mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (13.145mm,31.325mm)(13.21mm,31.39mm) on Top Overlay And Pad R7-2(12.46mm,32mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (11.985mm,31.325mm)(13.145mm,31.325mm) on Top Overlay And Pad R7-2(12.46mm,32mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (12.01mm,32.675mm)(13.145mm,32.675mm) on Top Overlay And Pad R7-2(12.46mm,32mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (13.145mm,32.675mm)(13.21mm,32.61mm) on Top Overlay And Pad R7-2(12.46mm,32mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (133.15mm,64.01mm)(133.15mm,65.23mm) on Top Overlay And Pad R6-1(132.4mm,64.62mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (133.085mm,63.945mm)(133.15mm,64.01mm) on Top Overlay And Pad R6-1(132.4mm,64.62mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (131.95mm,63.945mm)(133.085mm,63.945mm) on Top Overlay And Pad R6-1(132.4mm,64.62mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (131.95mm,65.295mm)(133.085mm,65.295mm) on Top Overlay And Pad R6-1(132.4mm,64.62mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (133.085mm,65.295mm)(133.15mm,65.23mm) on Top Overlay And Pad R6-1(132.4mm,64.62mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (129.95mm,64.01mm)(130.015mm,63.945mm) on Top Overlay And Pad R6-2(130.7mm,64.62mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (129.95mm,65.23mm)(130.015mm,65.295mm) on Top Overlay And Pad R6-2(130.7mm,64.62mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (129.95mm,64.01mm)(129.95mm,65.23mm) on Top Overlay And Pad R6-2(130.7mm,64.62mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (130.015mm,63.945mm)(131.15mm,63.945mm) on Top Overlay And Pad R6-2(130.7mm,64.62mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (130.015mm,65.295mm)(131.175mm,65.295mm) on Top Overlay And Pad R6-2(130.7mm,64.62mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (10.01mm,58.39mm)(10.075mm,58.325mm) on Top Overlay And Pad R5-1(10.76mm,59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (10.01mm,59.61mm)(10.075mm,59.675mm) on Top Overlay And Pad R5-1(10.76mm,59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (10.01mm,58.39mm)(10.01mm,59.61mm) on Top Overlay And Pad R5-1(10.76mm,59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (10.075mm,58.325mm)(11.21mm,58.325mm) on Top Overlay And Pad R5-1(10.76mm,59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (10.075mm,59.675mm)(11.21mm,59.675mm) on Top Overlay And Pad R5-1(10.76mm,59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (13.21mm,58.39mm)(13.21mm,59.61mm) on Top Overlay And Pad R5-2(12.46mm,59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (13.145mm,58.325mm)(13.21mm,58.39mm) on Top Overlay And Pad R5-2(12.46mm,59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (11.985mm,58.325mm)(13.145mm,58.325mm) on Top Overlay And Pad R5-2(12.46mm,59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (12.01mm,59.675mm)(13.145mm,59.675mm) on Top Overlay And Pad R5-2(12.46mm,59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (13.145mm,59.675mm)(13.21mm,59.61mm) on Top Overlay And Pad R5-2(12.46mm,59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (19.821mm,61.965mm)(19.821mm,64.251mm) on Top Overlay And Pad C2-2(20.659mm,61mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Track (19.821mm,57.774mm)(19.821mm,60.06mm) on Top Overlay And Pad C2-2(20.659mm,61mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Track (26.298mm,59.451mm)(26.298mm,60.06mm) on Top Overlay And Pad C2-1(25.46mm,61mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (26.298mm,61.965mm)(26.298mm,62.575mm) on Top Overlay And Pad C2-1(25.46mm,61mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Track (26.984mm,58.975mm)(26.984mm,60.025mm) on Top Overlay And Pad C2-1(25.46mm,61mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (14.01mm,53.35mm)(14.01mm,54.65mm) on Top Overlay And Pad C4-2(13.31mm,54mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (10.91mm,54.65mm)(14.01mm,54.65mm) on Top Overlay And Pad C4-2(13.31mm,54mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (10.91mm,53.35mm)(14.01mm,53.35mm) on Top Overlay And Pad C4-2(13.31mm,54mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (10.91mm,53.35mm)(10.91mm,54.65mm) on Top Overlay And Pad C4-1(11.61mm,54mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (10.91mm,54.65mm)(14.01mm,54.65mm) on Top Overlay And Pad C4-1(11.61mm,54mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (10.91mm,53.35mm)(14.01mm,53.35mm) on Top Overlay And Pad C4-1(11.61mm,54mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (10.272mm,48.111mm)(10.422mm,47.811mm) on Top Overlay And Pad D2-K(9.46mm,47.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (10.272mm,48.111mm)(10.572mm,48.111mm) on Top Overlay And Pad D2-K(9.46mm,47.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (10.272mm,47.811mm)(10.572mm,47.811mm) on Top Overlay And Pad D2-K(9.46mm,47.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (136mm,48.705mm)(136.9mm,48.705mm) on Top Overlay And Pad LD4-2(136.4mm,49.38mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (136mm,50.055mm)(136.9mm,50.055mm) on Top Overlay And Pad LD4-2(136.4mm,49.38mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Track (137.051mm,48.906mm)(137.051mm,49.854mm) on Top Overlay And Pad LD4-2(136.4mm,49.38mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (134mm,48.705mm)(134mm,50.055mm) on Top Overlay And Pad LD4-1(134.7mm,49.38mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (134mm,48.705mm)(135.1mm,48.705mm) on Top Overlay And Pad LD4-1(134.7mm,49.38mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (134mm,50.055mm)(135.1mm,50.055mm) on Top Overlay And Pad LD4-1(134.7mm,49.38mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Track (5.959mm,31.526mm)(5.959mm,32.474mm) on Top Overlay And Pad LD3-2(6.61mm,32mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (6.11mm,31.325mm)(7.01mm,31.325mm) on Top Overlay And Pad LD3-2(6.61mm,32mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (6.11mm,32.675mm)(7.01mm,32.675mm) on Top Overlay And Pad LD3-2(6.61mm,32mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (7.91mm,31.325mm)(9.01mm,31.325mm) on Top Overlay And Pad LD3-1(8.31mm,32mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (7.91mm,32.675mm)(9.01mm,32.675mm) on Top Overlay And Pad LD3-1(8.31mm,32mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (9.01mm,31.325mm)(9.01mm,32.675mm) on Top Overlay And Pad LD3-1(8.31mm,32mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (136mm,63.945mm)(136.9mm,63.945mm) on Top Overlay And Pad LD2-2(136.4mm,64.62mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (136mm,65.295mm)(136.9mm,65.295mm) on Top Overlay And Pad LD2-2(136.4mm,64.62mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Track (137.051mm,64.146mm)(137.051mm,65.094mm) on Top Overlay And Pad LD2-2(136.4mm,64.62mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (134mm,63.945mm)(134mm,65.295mm) on Top Overlay And Pad LD2-1(134.7mm,64.62mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (134mm,63.945mm)(135.1mm,63.945mm) on Top Overlay And Pad LD2-1(134.7mm,64.62mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (134mm,65.295mm)(135.1mm,65.295mm) on Top Overlay And Pad LD2-1(134.7mm,64.62mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Track (5.959mm,58.526mm)(5.959mm,59.474mm) on Top Overlay And Pad LD1-2(6.61mm,59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (6.11mm,58.325mm)(7.01mm,58.325mm) on Top Overlay And Pad LD1-2(6.61mm,59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (6.11mm,59.675mm)(7.01mm,59.675mm) on Top Overlay And Pad LD1-2(6.61mm,59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (7.91mm,58.325mm)(9.01mm,58.325mm) on Top Overlay And Pad LD1-1(8.31mm,59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (7.91mm,59.675mm)(9.01mm,59.675mm) on Top Overlay And Pad LD1-1(8.31mm,59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (9.01mm,58.325mm)(9.01mm,59.675mm) on Top Overlay And Pad LD1-1(8.31mm,59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
Rule Violations :400

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "R9" (20.46mm,51mm) on Top Overlay And Track (20.135mm,50.315mm)(20.135mm,51.45mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "R4" (20.46mm,48mm) on Top Overlay And Track (20.135mm,48.4mm)(20.135mm,49.535mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
Rule Violations :2

Processing Rule : Net Antennae (Tolerance=0mm) (All)
   Violation between Net Antennae: Arc (119.739mm,20.251mm) on Top Layer 
   Violation between Net Antennae: Track (117.339mm,20.251mm)(120.989mm,20.251mm) on Top Layer 
   Violation between Net Antennae: Track (117.739mm,21.551mm)(120.739mm,21.551mm) on Top Layer 
   Violation between Net Antennae: Track (117.739mm,18.951mm)(120.739mm,18.951mm) on Top Layer 
Rule Violations :4

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 432
Time Elapsed        : 00:00:01