// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [5:0] data_0_V_read;
input  [5:0] data_1_V_read;
input  [5:0] data_2_V_read;
input  [5:0] data_3_V_read;
input  [5:0] data_4_V_read;
output  [13:0] ap_return_0;
output  [13:0] ap_return_1;
output  [13:0] ap_return_2;
output  [13:0] ap_return_3;
output  [13:0] ap_return_4;
output  [13:0] ap_return_5;
output  [13:0] ap_return_6;
output  [13:0] ap_return_7;
output  [13:0] ap_return_8;
output  [13:0] ap_return_9;
output  [13:0] ap_return_10;
output  [13:0] ap_return_11;
output  [13:0] ap_return_12;
output  [13:0] ap_return_13;
output  [13:0] ap_return_14;
output  [13:0] ap_return_15;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[13:0] ap_return_0;
reg[13:0] ap_return_1;
reg[13:0] ap_return_2;
reg[13:0] ap_return_3;
reg[13:0] ap_return_4;
reg[13:0] ap_return_5;
reg[13:0] ap_return_6;
reg[13:0] ap_return_7;
reg[13:0] ap_return_8;
reg[13:0] ap_return_9;
reg[13:0] ap_return_10;
reg[13:0] ap_return_11;
reg[13:0] ap_return_12;
reg[13:0] ap_return_13;
reg[13:0] ap_return_14;
reg[13:0] ap_return_15;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln151_fu_875_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_pp0_stage0_11001;
wire   [4:0] outidx_address0;
reg    outidx_ce0;
wire   [1:0] outidx_q0;
wire   [4:0] w22_V_address0;
reg    w22_V_ce0;
wire   [23:0] w22_V_q0;
reg   [0:0] do_init_reg_152;
reg   [31:0] in_index_0_i_i50_reg_168;
reg   [4:0] w_index49_reg_183;
reg   [5:0] data_0_V_read51_rewind_reg_197;
reg   [5:0] data_1_V_read52_rewind_reg_211;
reg   [5:0] data_2_V_read53_rewind_reg_225;
reg   [5:0] data_3_V_read54_rewind_reg_239;
reg   [5:0] data_4_V_read55_rewind_reg_253;
reg   [5:0] data_0_V_read51_phi_reg_267;
reg   [5:0] data_1_V_read52_phi_reg_279;
reg   [5:0] data_2_V_read53_phi_reg_291;
reg   [5:0] data_3_V_read54_phi_reg_303;
reg   [5:0] data_4_V_read55_phi_reg_315;
reg   [13:0] res_15_V_write_assign48_reg_327;
reg   [13:0] res_14_V_write_assign46_reg_342;
reg   [13:0] res_13_V_write_assign44_reg_357;
reg   [13:0] res_12_V_write_assign42_reg_372;
reg   [13:0] res_11_V_write_assign40_reg_387;
reg   [13:0] res_10_V_write_assign38_reg_402;
reg   [13:0] res_9_V_write_assign36_reg_417;
reg   [13:0] res_8_V_write_assign34_reg_432;
reg   [13:0] res_7_V_write_assign32_reg_447;
reg   [13:0] res_6_V_write_assign30_reg_462;
reg   [13:0] res_5_V_write_assign28_reg_477;
reg   [13:0] res_4_V_write_assign26_reg_492;
reg   [13:0] res_3_V_write_assign24_reg_507;
reg   [13:0] res_2_V_write_assign22_reg_521;
reg   [13:0] res_1_V_write_assign20_reg_535;
reg   [13:0] res_0_V_write_assign18_reg_549;
reg   [0:0] ap_phi_mux_do_init_phi_fu_156_p6;
wire   [4:0] w_index_fu_857_p2;
reg   [4:0] w_index_reg_1335;
wire   [31:0] in_index_fu_863_p2;
reg   [31:0] in_index_reg_1340;
wire   [0:0] icmp_ln168_fu_869_p2;
reg   [0:0] icmp_ln168_reg_1345;
reg   [0:0] icmp_ln151_reg_1350;
reg   [0:0] icmp_ln151_reg_1350_pp0_iter1_reg;
reg   [0:0] icmp_ln151_reg_1350_pp0_iter2_reg;
reg   [1:0] out_index_reg_1354;
reg   [1:0] out_index_reg_1354_pp0_iter2_reg;
wire   [5:0] tmp_6_fu_885_p7;
reg   [5:0] tmp_6_reg_1361;
wire   [5:0] trunc_ln160_1_fu_901_p1;
reg   [5:0] trunc_ln160_1_reg_1366;
reg   [5:0] tmp_2_reg_1371;
reg   [5:0] tmp_3_reg_1376;
reg   [5:0] tmp_4_reg_1381;
wire   [31:0] select_ln168_fu_935_p3;
reg    ap_enable_reg_pp0_iter1;
reg   [9:0] trunc_ln8_reg_1391;
wire   [13:0] acc_4_V_fu_1027_p2;
reg   [13:0] acc_4_V_reg_1396;
wire   [3:0] or_ln_fu_1056_p3;
reg   [3:0] or_ln_reg_1404;
wire   [13:0] acc_8_V_fu_1101_p2;
reg   [13:0] acc_8_V_reg_1408;
wire   [13:0] acc_12_V_fu_1168_p2;
reg   [13:0] acc_12_V_reg_1416;
wire    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
wire    ap_block_pp0_stage0;
reg   [31:0] ap_phi_mux_in_index_0_i_i50_phi_fu_172_p6;
reg   [4:0] ap_phi_mux_w_index49_phi_fu_187_p6;
reg   [5:0] ap_phi_mux_data_0_V_read51_rewind_phi_fu_201_p6;
reg   [5:0] ap_phi_mux_data_1_V_read52_rewind_phi_fu_215_p6;
reg   [5:0] ap_phi_mux_data_2_V_read53_rewind_phi_fu_229_p6;
reg   [5:0] ap_phi_mux_data_3_V_read54_rewind_phi_fu_243_p6;
reg   [5:0] ap_phi_mux_data_4_V_read55_rewind_phi_fu_257_p6;
reg   [5:0] ap_phi_mux_data_0_V_read51_phi_phi_fu_271_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_data_0_V_read51_phi_reg_267;
reg   [5:0] ap_phi_reg_pp0_iter1_data_0_V_read51_phi_reg_267;
reg   [5:0] ap_phi_mux_data_1_V_read52_phi_phi_fu_283_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_data_1_V_read52_phi_reg_279;
reg   [5:0] ap_phi_reg_pp0_iter1_data_1_V_read52_phi_reg_279;
reg   [5:0] ap_phi_mux_data_2_V_read53_phi_phi_fu_295_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_data_2_V_read53_phi_reg_291;
reg   [5:0] ap_phi_reg_pp0_iter1_data_2_V_read53_phi_reg_291;
reg   [5:0] ap_phi_mux_data_3_V_read54_phi_phi_fu_307_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_data_3_V_read54_phi_reg_303;
reg   [5:0] ap_phi_reg_pp0_iter1_data_3_V_read54_phi_reg_303;
reg   [5:0] ap_phi_mux_data_4_V_read55_phi_phi_fu_319_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_data_4_V_read55_phi_reg_315;
reg   [5:0] ap_phi_reg_pp0_iter1_data_4_V_read55_phi_reg_315;
reg   [13:0] ap_phi_mux_res_15_V_write_assign48_phi_fu_331_p6;
reg   [13:0] ap_phi_mux_acc_V_15_1_phi_fu_837_p8;
reg   [13:0] ap_phi_mux_res_14_V_write_assign46_phi_fu_346_p6;
reg   [13:0] ap_phi_mux_acc_V_14_1_phi_fu_819_p8;
reg   [13:0] ap_phi_mux_res_13_V_write_assign44_phi_fu_361_p6;
reg   [13:0] ap_phi_mux_acc_V_13_1_phi_fu_801_p8;
reg   [13:0] ap_phi_mux_res_12_V_write_assign42_phi_fu_376_p6;
reg   [13:0] ap_phi_mux_acc_V_12_1_phi_fu_783_p8;
reg   [13:0] ap_phi_mux_res_11_V_write_assign40_phi_fu_391_p6;
reg   [13:0] ap_phi_mux_acc_V_11_1_phi_fu_765_p8;
reg   [13:0] ap_phi_mux_res_10_V_write_assign38_phi_fu_406_p6;
reg   [13:0] ap_phi_mux_acc_V_10_1_phi_fu_747_p8;
reg   [13:0] ap_phi_mux_res_9_V_write_assign36_phi_fu_421_p6;
reg   [13:0] ap_phi_mux_acc_V_9_1_phi_fu_729_p8;
reg   [13:0] ap_phi_mux_res_8_V_write_assign34_phi_fu_436_p6;
reg   [13:0] ap_phi_mux_acc_V_8_1_phi_fu_711_p8;
reg   [13:0] ap_phi_mux_res_7_V_write_assign32_phi_fu_451_p6;
reg   [13:0] ap_phi_mux_acc_V_7_1_phi_fu_693_p8;
reg   [13:0] ap_phi_mux_res_6_V_write_assign30_phi_fu_466_p6;
reg   [13:0] ap_phi_mux_acc_V_6_1_phi_fu_675_p8;
reg   [13:0] ap_phi_mux_res_5_V_write_assign28_phi_fu_481_p6;
reg   [13:0] ap_phi_mux_acc_V_5_1_phi_fu_657_p8;
reg   [13:0] ap_phi_mux_res_4_V_write_assign26_phi_fu_496_p6;
reg   [13:0] ap_phi_mux_acc_V_4_1_phi_fu_639_p8;
reg   [13:0] ap_phi_mux_acc_V_3_1_phi_fu_621_p8;
reg   [13:0] ap_phi_mux_acc_V_2_1_phi_fu_603_p8;
reg   [13:0] ap_phi_mux_acc_V_1_1_phi_fu_585_p8;
reg   [13:0] ap_phi_mux_acc_V_0_1_phi_fu_567_p8;
wire   [13:0] ap_phi_reg_pp0_iter3_acc_V_0_1_reg_563;
wire   [13:0] acc_0_V_fu_1190_p2;
wire   [13:0] ap_phi_reg_pp0_iter3_acc_V_1_1_reg_581;
wire   [13:0] ap_phi_reg_pp0_iter3_acc_V_2_1_reg_599;
wire   [13:0] ap_phi_reg_pp0_iter3_acc_V_3_1_reg_617;
wire   [13:0] ap_phi_reg_pp0_iter3_acc_V_4_1_reg_635;
wire   [13:0] ap_phi_reg_pp0_iter3_acc_V_5_1_reg_653;
wire   [13:0] ap_phi_reg_pp0_iter3_acc_V_6_1_reg_671;
wire   [13:0] ap_phi_reg_pp0_iter3_acc_V_7_1_reg_689;
wire   [13:0] ap_phi_reg_pp0_iter3_acc_V_8_1_reg_707;
wire   [13:0] ap_phi_reg_pp0_iter3_acc_V_9_1_reg_725;
wire   [13:0] ap_phi_reg_pp0_iter3_acc_V_10_1_reg_743;
wire   [13:0] ap_phi_reg_pp0_iter3_acc_V_11_1_reg_761;
wire   [13:0] ap_phi_reg_pp0_iter3_acc_V_12_1_reg_779;
wire   [13:0] ap_phi_reg_pp0_iter3_acc_V_13_1_reg_797;
wire   [13:0] ap_phi_reg_pp0_iter3_acc_V_14_1_reg_815;
wire   [13:0] ap_phi_reg_pp0_iter3_acc_V_15_1_reg_833;
wire   [63:0] zext_ln155_fu_851_p1;
wire   [2:0] tmp_6_fu_885_p6;
wire  signed [5:0] mul_ln1118_fu_947_p0;
wire  signed [5:0] mul_ln1118_fu_947_p1;
wire  signed [11:0] sext_ln1116_fu_941_p1;
wire   [11:0] mul_ln1118_fu_947_p2;
wire  signed [5:0] mul_ln1118_24_fu_969_p0;
wire  signed [5:0] mul_ln1118_24_fu_969_p1;
wire   [11:0] mul_ln1118_24_fu_969_p2;
wire   [9:0] trunc_ln708_s_fu_975_p4;
wire   [3:0] zext_ln1265_fu_963_p1;
wire   [13:0] phi_ln1265_1_fu_989_p18;
wire  signed [13:0] sext_ln708_1_fu_985_p1;
wire  signed [5:0] mul_ln1118_25_fu_1036_p0;
wire  signed [5:0] mul_ln1118_25_fu_1036_p1;
wire   [11:0] mul_ln1118_25_fu_1036_p2;
wire   [9:0] trunc_ln708_61_fu_1042_p4;
wire   [3:0] phi_ln1265_2_fu_1063_p17;
wire   [13:0] phi_ln1265_2_fu_1063_p18;
wire  signed [13:0] sext_ln708_2_fu_1052_p1;
wire  signed [5:0] mul_ln1118_26_fu_1110_p0;
wire  signed [5:0] mul_ln1118_26_fu_1110_p1;
wire   [11:0] mul_ln1118_26_fu_1110_p2;
wire   [9:0] trunc_ln708_62_fu_1116_p4;
wire   [13:0] phi_ln1265_3_fu_1130_p18;
wire  signed [13:0] sext_ln708_3_fu_1126_p1;
wire   [13:0] phi_ln_fu_1177_p6;
wire  signed [13:0] sext_ln708_fu_1174_p1;
reg   [13:0] ap_return_0_preg;
reg   [13:0] ap_return_1_preg;
reg   [13:0] ap_return_2_preg;
reg   [13:0] ap_return_3_preg;
reg   [13:0] ap_return_4_preg;
reg   [13:0] ap_return_5_preg;
reg   [13:0] ap_return_6_preg;
reg   [13:0] ap_return_7_preg;
reg   [13:0] ap_return_8_preg;
reg   [13:0] ap_return_9_preg;
reg   [13:0] ap_return_10_preg;
reg   [13:0] ap_return_11_preg;
reg   [13:0] ap_return_12_preg;
reg   [13:0] ap_return_13_preg;
reg   [13:0] ap_return_14_preg;
reg   [13:0] ap_return_15_preg;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_242;
reg    ap_condition_41;
reg    ap_condition_217;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_return_0_preg = 14'd0;
#0 ap_return_1_preg = 14'd0;
#0 ap_return_2_preg = 14'd0;
#0 ap_return_3_preg = 14'd0;
#0 ap_return_4_preg = 14'd0;
#0 ap_return_5_preg = 14'd0;
#0 ap_return_6_preg = 14'd0;
#0 ap_return_7_preg = 14'd0;
#0 ap_return_8_preg = 14'd0;
#0 ap_return_9_preg = 14'd0;
#0 ap_return_10_preg = 14'd0;
#0 ap_return_11_preg = 14'd0;
#0 ap_return_12_preg = 14'd0;
#0 ap_return_13_preg = 14'd0;
#0 ap_return_14_preg = 14'd0;
#0 ap_return_15_preg = 14'd0;
end

dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_outb0s #(
    .DataWidth( 2 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
outidx_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(outidx_address0),
    .ce0(outidx_ce0),
    .q0(outidx_q0)
);

dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_w22_V #(
    .DataWidth( 24 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
w22_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w22_V_address0),
    .ce0(w22_V_ce0),
    .q0(w22_V_q0)
);

myproject_axi_mux_53_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 6 ),
    .din3_WIDTH( 6 ),
    .din4_WIDTH( 6 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
myproject_axi_mux_53_6_1_1_U2147(
    .din0(ap_phi_mux_data_0_V_read51_phi_phi_fu_271_p4),
    .din1(ap_phi_mux_data_1_V_read52_phi_phi_fu_283_p4),
    .din2(ap_phi_mux_data_2_V_read53_phi_phi_fu_295_p4),
    .din3(ap_phi_mux_data_3_V_read54_phi_phi_fu_307_p4),
    .din4(ap_phi_mux_data_4_V_read55_phi_phi_fu_319_p4),
    .din5(tmp_6_fu_885_p6),
    .dout(tmp_6_fu_885_p7)
);

myproject_axi_mux_164_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 14 ),
    .din3_WIDTH( 14 ),
    .din4_WIDTH( 14 ),
    .din5_WIDTH( 14 ),
    .din6_WIDTH( 14 ),
    .din7_WIDTH( 14 ),
    .din8_WIDTH( 14 ),
    .din9_WIDTH( 14 ),
    .din10_WIDTH( 14 ),
    .din11_WIDTH( 14 ),
    .din12_WIDTH( 14 ),
    .din13_WIDTH( 14 ),
    .din14_WIDTH( 14 ),
    .din15_WIDTH( 14 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 14 ))
myproject_axi_mux_164_14_1_1_U2148(
    .din0(ap_phi_mux_res_4_V_write_assign26_phi_fu_496_p6),
    .din1(ap_phi_mux_res_5_V_write_assign28_phi_fu_481_p6),
    .din2(ap_phi_mux_res_6_V_write_assign30_phi_fu_466_p6),
    .din3(ap_phi_mux_res_7_V_write_assign32_phi_fu_451_p6),
    .din4(ap_phi_mux_res_7_V_write_assign32_phi_fu_451_p6),
    .din5(ap_phi_mux_res_7_V_write_assign32_phi_fu_451_p6),
    .din6(ap_phi_mux_res_7_V_write_assign32_phi_fu_451_p6),
    .din7(ap_phi_mux_res_7_V_write_assign32_phi_fu_451_p6),
    .din8(ap_phi_mux_res_7_V_write_assign32_phi_fu_451_p6),
    .din9(ap_phi_mux_res_7_V_write_assign32_phi_fu_451_p6),
    .din10(ap_phi_mux_res_7_V_write_assign32_phi_fu_451_p6),
    .din11(ap_phi_mux_res_7_V_write_assign32_phi_fu_451_p6),
    .din12(ap_phi_mux_res_7_V_write_assign32_phi_fu_451_p6),
    .din13(ap_phi_mux_res_7_V_write_assign32_phi_fu_451_p6),
    .din14(ap_phi_mux_res_7_V_write_assign32_phi_fu_451_p6),
    .din15(ap_phi_mux_res_7_V_write_assign32_phi_fu_451_p6),
    .din16(zext_ln1265_fu_963_p1),
    .dout(phi_ln1265_1_fu_989_p18)
);

myproject_axi_mux_164_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 14 ),
    .din3_WIDTH( 14 ),
    .din4_WIDTH( 14 ),
    .din5_WIDTH( 14 ),
    .din6_WIDTH( 14 ),
    .din7_WIDTH( 14 ),
    .din8_WIDTH( 14 ),
    .din9_WIDTH( 14 ),
    .din10_WIDTH( 14 ),
    .din11_WIDTH( 14 ),
    .din12_WIDTH( 14 ),
    .din13_WIDTH( 14 ),
    .din14_WIDTH( 14 ),
    .din15_WIDTH( 14 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 14 ))
myproject_axi_mux_164_14_1_1_U2149(
    .din0(ap_phi_mux_res_11_V_write_assign40_phi_fu_391_p6),
    .din1(ap_phi_mux_res_11_V_write_assign40_phi_fu_391_p6),
    .din2(ap_phi_mux_res_11_V_write_assign40_phi_fu_391_p6),
    .din3(ap_phi_mux_res_11_V_write_assign40_phi_fu_391_p6),
    .din4(ap_phi_mux_res_11_V_write_assign40_phi_fu_391_p6),
    .din5(ap_phi_mux_res_11_V_write_assign40_phi_fu_391_p6),
    .din6(ap_phi_mux_res_11_V_write_assign40_phi_fu_391_p6),
    .din7(ap_phi_mux_res_11_V_write_assign40_phi_fu_391_p6),
    .din8(ap_phi_mux_res_8_V_write_assign34_phi_fu_436_p6),
    .din9(ap_phi_mux_res_9_V_write_assign36_phi_fu_421_p6),
    .din10(ap_phi_mux_res_10_V_write_assign38_phi_fu_406_p6),
    .din11(ap_phi_mux_res_11_V_write_assign40_phi_fu_391_p6),
    .din12(ap_phi_mux_res_11_V_write_assign40_phi_fu_391_p6),
    .din13(ap_phi_mux_res_11_V_write_assign40_phi_fu_391_p6),
    .din14(ap_phi_mux_res_11_V_write_assign40_phi_fu_391_p6),
    .din15(ap_phi_mux_res_11_V_write_assign40_phi_fu_391_p6),
    .din16(phi_ln1265_2_fu_1063_p17),
    .dout(phi_ln1265_2_fu_1063_p18)
);

myproject_axi_mux_164_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 14 ),
    .din3_WIDTH( 14 ),
    .din4_WIDTH( 14 ),
    .din5_WIDTH( 14 ),
    .din6_WIDTH( 14 ),
    .din7_WIDTH( 14 ),
    .din8_WIDTH( 14 ),
    .din9_WIDTH( 14 ),
    .din10_WIDTH( 14 ),
    .din11_WIDTH( 14 ),
    .din12_WIDTH( 14 ),
    .din13_WIDTH( 14 ),
    .din14_WIDTH( 14 ),
    .din15_WIDTH( 14 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 14 ))
myproject_axi_mux_164_14_1_1_U2150(
    .din0(ap_phi_mux_res_12_V_write_assign42_phi_fu_376_p6),
    .din1(ap_phi_mux_res_13_V_write_assign44_phi_fu_361_p6),
    .din2(ap_phi_mux_res_14_V_write_assign46_phi_fu_346_p6),
    .din3(ap_phi_mux_res_15_V_write_assign48_phi_fu_331_p6),
    .din4(ap_phi_mux_res_15_V_write_assign48_phi_fu_331_p6),
    .din5(ap_phi_mux_res_15_V_write_assign48_phi_fu_331_p6),
    .din6(ap_phi_mux_res_15_V_write_assign48_phi_fu_331_p6),
    .din7(ap_phi_mux_res_15_V_write_assign48_phi_fu_331_p6),
    .din8(ap_phi_mux_res_15_V_write_assign48_phi_fu_331_p6),
    .din9(ap_phi_mux_res_15_V_write_assign48_phi_fu_331_p6),
    .din10(ap_phi_mux_res_15_V_write_assign48_phi_fu_331_p6),
    .din11(ap_phi_mux_res_15_V_write_assign48_phi_fu_331_p6),
    .din12(ap_phi_mux_res_15_V_write_assign48_phi_fu_331_p6),
    .din13(ap_phi_mux_res_15_V_write_assign48_phi_fu_331_p6),
    .din14(ap_phi_mux_res_15_V_write_assign48_phi_fu_331_p6),
    .din15(ap_phi_mux_res_15_V_write_assign48_phi_fu_331_p6),
    .din16(zext_ln1265_fu_963_p1),
    .dout(phi_ln1265_3_fu_1130_p18)
);

myproject_axi_mux_42_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 14 ),
    .din3_WIDTH( 14 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 14 ))
myproject_axi_mux_42_14_1_1_U2151(
    .din0(res_0_V_write_assign18_reg_549),
    .din1(res_1_V_write_assign20_reg_535),
    .din2(res_2_V_write_assign22_reg_521),
    .din3(res_3_V_write_assign24_reg_507),
    .din4(out_index_reg_1354_pp0_iter2_reg),
    .dout(phi_ln_fu_1177_p6)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 14'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            ap_return_0_preg <= ap_phi_mux_acc_V_0_1_phi_fu_567_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_10_preg <= 14'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            ap_return_10_preg <= ap_phi_mux_acc_V_10_1_phi_fu_747_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_11_preg <= 14'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            ap_return_11_preg <= ap_phi_mux_acc_V_11_1_phi_fu_765_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_12_preg <= 14'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            ap_return_12_preg <= ap_phi_mux_acc_V_12_1_phi_fu_783_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_13_preg <= 14'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            ap_return_13_preg <= ap_phi_mux_acc_V_13_1_phi_fu_801_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_14_preg <= 14'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            ap_return_14_preg <= ap_phi_mux_acc_V_14_1_phi_fu_819_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_15_preg <= 14'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            ap_return_15_preg <= ap_phi_mux_acc_V_15_1_phi_fu_837_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 14'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            ap_return_1_preg <= ap_phi_mux_acc_V_1_1_phi_fu_585_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 14'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            ap_return_2_preg <= ap_phi_mux_acc_V_2_1_phi_fu_603_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 14'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            ap_return_3_preg <= ap_phi_mux_acc_V_3_1_phi_fu_621_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_4_preg <= 14'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            ap_return_4_preg <= ap_phi_mux_acc_V_4_1_phi_fu_639_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_5_preg <= 14'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            ap_return_5_preg <= ap_phi_mux_acc_V_5_1_phi_fu_657_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_6_preg <= 14'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            ap_return_6_preg <= ap_phi_mux_acc_V_6_1_phi_fu_675_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_7_preg <= 14'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            ap_return_7_preg <= ap_phi_mux_acc_V_7_1_phi_fu_693_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_8_preg <= 14'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            ap_return_8_preg <= ap_phi_mux_acc_V_8_1_phi_fu_711_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_9_preg <= 14'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            ap_return_9_preg <= ap_phi_mux_acc_V_9_1_phi_fu_729_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_41)) begin
        if ((ap_phi_mux_do_init_phi_fu_156_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_0_V_read51_phi_reg_267 <= data_0_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_0_V_read51_phi_reg_267 <= ap_phi_reg_pp0_iter0_data_0_V_read51_phi_reg_267;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_41)) begin
        if ((ap_phi_mux_do_init_phi_fu_156_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_1_V_read52_phi_reg_279 <= data_1_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_1_V_read52_phi_reg_279 <= ap_phi_reg_pp0_iter0_data_1_V_read52_phi_reg_279;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_41)) begin
        if ((ap_phi_mux_do_init_phi_fu_156_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_2_V_read53_phi_reg_291 <= data_2_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_2_V_read53_phi_reg_291 <= ap_phi_reg_pp0_iter0_data_2_V_read53_phi_reg_291;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_41)) begin
        if ((ap_phi_mux_do_init_phi_fu_156_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_3_V_read54_phi_reg_303 <= data_3_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_3_V_read54_phi_reg_303 <= ap_phi_reg_pp0_iter0_data_3_V_read54_phi_reg_303;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_41)) begin
        if ((ap_phi_mux_do_init_phi_fu_156_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_4_V_read55_phi_reg_315 <= data_4_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_4_V_read55_phi_reg_315 <= ap_phi_reg_pp0_iter0_data_4_V_read55_phi_reg_315;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_217)) begin
        if ((do_init_reg_152 == 1'd0)) begin
            data_0_V_read51_phi_reg_267 <= ap_phi_mux_data_0_V_read51_rewind_phi_fu_201_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_0_V_read51_phi_reg_267 <= ap_phi_reg_pp0_iter1_data_0_V_read51_phi_reg_267;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_217)) begin
        if ((do_init_reg_152 == 1'd0)) begin
            data_1_V_read52_phi_reg_279 <= ap_phi_mux_data_1_V_read52_rewind_phi_fu_215_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_1_V_read52_phi_reg_279 <= ap_phi_reg_pp0_iter1_data_1_V_read52_phi_reg_279;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_217)) begin
        if ((do_init_reg_152 == 1'd0)) begin
            data_2_V_read53_phi_reg_291 <= ap_phi_mux_data_2_V_read53_rewind_phi_fu_229_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_2_V_read53_phi_reg_291 <= ap_phi_reg_pp0_iter1_data_2_V_read53_phi_reg_291;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_217)) begin
        if ((do_init_reg_152 == 1'd0)) begin
            data_3_V_read54_phi_reg_303 <= ap_phi_mux_data_3_V_read54_rewind_phi_fu_243_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_3_V_read54_phi_reg_303 <= ap_phi_reg_pp0_iter1_data_3_V_read54_phi_reg_303;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_217)) begin
        if ((do_init_reg_152 == 1'd0)) begin
            data_4_V_read55_phi_reg_315 <= ap_phi_mux_data_4_V_read55_rewind_phi_fu_257_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_4_V_read55_phi_reg_315 <= ap_phi_reg_pp0_iter1_data_4_V_read55_phi_reg_315;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln151_reg_1350 == 1'd0))) begin
        do_init_reg_152 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        do_init_reg_152 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln151_reg_1350 == 1'd0))) begin
        in_index_0_i_i50_reg_168 <= select_ln168_fu_935_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        in_index_0_i_i50_reg_168 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd0))) begin
        res_0_V_write_assign18_reg_549 <= ap_phi_mux_acc_V_0_1_phi_fu_567_p8;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_0_V_write_assign18_reg_549 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd0))) begin
        res_10_V_write_assign38_reg_402 <= ap_phi_mux_acc_V_10_1_phi_fu_747_p8;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_10_V_write_assign38_reg_402 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd0))) begin
        res_11_V_write_assign40_reg_387 <= ap_phi_mux_acc_V_11_1_phi_fu_765_p8;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_11_V_write_assign40_reg_387 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd0))) begin
        res_12_V_write_assign42_reg_372 <= ap_phi_mux_acc_V_12_1_phi_fu_783_p8;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_12_V_write_assign42_reg_372 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd0))) begin
        res_13_V_write_assign44_reg_357 <= ap_phi_mux_acc_V_13_1_phi_fu_801_p8;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_13_V_write_assign44_reg_357 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd0))) begin
        res_14_V_write_assign46_reg_342 <= ap_phi_mux_acc_V_14_1_phi_fu_819_p8;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_14_V_write_assign46_reg_342 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd0))) begin
        res_15_V_write_assign48_reg_327 <= ap_phi_mux_acc_V_15_1_phi_fu_837_p8;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_15_V_write_assign48_reg_327 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd0))) begin
        res_1_V_write_assign20_reg_535 <= ap_phi_mux_acc_V_1_1_phi_fu_585_p8;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_1_V_write_assign20_reg_535 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd0))) begin
        res_2_V_write_assign22_reg_521 <= ap_phi_mux_acc_V_2_1_phi_fu_603_p8;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_2_V_write_assign22_reg_521 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd0))) begin
        res_3_V_write_assign24_reg_507 <= ap_phi_mux_acc_V_3_1_phi_fu_621_p8;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_3_V_write_assign24_reg_507 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd0))) begin
        res_4_V_write_assign26_reg_492 <= ap_phi_mux_acc_V_4_1_phi_fu_639_p8;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_4_V_write_assign26_reg_492 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd0))) begin
        res_5_V_write_assign28_reg_477 <= ap_phi_mux_acc_V_5_1_phi_fu_657_p8;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_5_V_write_assign28_reg_477 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd0))) begin
        res_6_V_write_assign30_reg_462 <= ap_phi_mux_acc_V_6_1_phi_fu_675_p8;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_6_V_write_assign30_reg_462 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd0))) begin
        res_7_V_write_assign32_reg_447 <= ap_phi_mux_acc_V_7_1_phi_fu_693_p8;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_7_V_write_assign32_reg_447 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd0))) begin
        res_8_V_write_assign34_reg_432 <= ap_phi_mux_acc_V_8_1_phi_fu_711_p8;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_8_V_write_assign34_reg_432 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd0))) begin
        res_9_V_write_assign36_reg_417 <= ap_phi_mux_acc_V_9_1_phi_fu_729_p8;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_9_V_write_assign36_reg_417 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln151_reg_1350 == 1'd0))) begin
        w_index49_reg_183 <= w_index_reg_1335;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        w_index49_reg_183 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        acc_12_V_reg_1416 <= acc_12_V_fu_1168_p2;
        acc_4_V_reg_1396 <= acc_4_V_fu_1027_p2;
        acc_8_V_reg_1408 <= acc_8_V_fu_1101_p2;
        icmp_ln151_reg_1350_pp0_iter2_reg <= icmp_ln151_reg_1350_pp0_iter1_reg;
        or_ln_reg_1404[1 : 0] <= or_ln_fu_1056_p3[1 : 0];
        out_index_reg_1354_pp0_iter2_reg <= out_index_reg_1354;
        trunc_ln8_reg_1391 <= {{mul_ln1118_fu_947_p2[11:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln151_reg_1350_pp0_iter1_reg == 1'd0))) begin
        data_0_V_read51_rewind_reg_197 <= data_0_V_read51_phi_reg_267;
        data_1_V_read52_rewind_reg_211 <= data_1_V_read52_phi_reg_279;
        data_2_V_read53_rewind_reg_225 <= data_2_V_read53_phi_reg_291;
        data_3_V_read54_rewind_reg_239 <= data_3_V_read54_phi_reg_303;
        data_4_V_read55_rewind_reg_253 <= data_4_V_read55_phi_reg_315;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln151_reg_1350 <= icmp_ln151_fu_875_p2;
        icmp_ln151_reg_1350_pp0_iter1_reg <= icmp_ln151_reg_1350;
        icmp_ln168_reg_1345 <= icmp_ln168_fu_869_p2;
        in_index_reg_1340 <= in_index_fu_863_p2;
        out_index_reg_1354 <= outidx_q0;
        tmp_2_reg_1371 <= {{w22_V_q0[11:6]}};
        tmp_3_reg_1376 <= {{w22_V_q0[17:12]}};
        tmp_4_reg_1381 <= {{w22_V_q0[23:18]}};
        tmp_6_reg_1361 <= tmp_6_fu_885_p7;
        trunc_ln160_1_reg_1366 <= trunc_ln160_1_fu_901_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_index_reg_1335 <= w_index_fu_857_p2;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_acc_V_0_1_phi_fu_567_p8 = acc_0_V_fu_1190_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_acc_V_0_1_phi_fu_567_p8 = res_0_V_write_assign18_reg_549;
    end else begin
        ap_phi_mux_acc_V_0_1_phi_fu_567_p8 = ap_phi_reg_pp0_iter3_acc_V_0_1_reg_563;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (or_ln_reg_1404 == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_acc_V_10_1_phi_fu_747_p8 = acc_8_V_reg_1408;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (or_ln_reg_1404 == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | (~(or_ln_reg_1404 == 4'd10) & ~(or_ln_reg_1404 == 4'd9) & ~(or_ln_reg_1404 == 4'd8) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (or_ln_reg_1404 == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_acc_V_10_1_phi_fu_747_p8 = res_10_V_write_assign38_reg_402;
    end else begin
        ap_phi_mux_acc_V_10_1_phi_fu_747_p8 = ap_phi_reg_pp0_iter3_acc_V_10_1_reg_743;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (or_ln_reg_1404 == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (or_ln_reg_1404 == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (or_ln_reg_1404 == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_acc_V_11_1_phi_fu_765_p8 = res_11_V_write_assign40_reg_387;
    end else if ((~(or_ln_reg_1404 == 4'd10) & ~(or_ln_reg_1404 == 4'd9) & ~(or_ln_reg_1404 == 4'd8) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_acc_V_11_1_phi_fu_765_p8 = acc_8_V_reg_1408;
    end else begin
        ap_phi_mux_acc_V_11_1_phi_fu_765_p8 = ap_phi_reg_pp0_iter3_acc_V_11_1_reg_761;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_acc_V_12_1_phi_fu_783_p8 = acc_12_V_reg_1416;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_acc_V_12_1_phi_fu_783_p8 = res_12_V_write_assign42_reg_372;
    end else begin
        ap_phi_mux_acc_V_12_1_phi_fu_783_p8 = ap_phi_reg_pp0_iter3_acc_V_12_1_reg_779;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_acc_V_13_1_phi_fu_801_p8 = acc_12_V_reg_1416;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_acc_V_13_1_phi_fu_801_p8 = res_13_V_write_assign44_reg_357;
    end else begin
        ap_phi_mux_acc_V_13_1_phi_fu_801_p8 = ap_phi_reg_pp0_iter3_acc_V_13_1_reg_797;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd2) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_acc_V_14_1_phi_fu_819_p8 = acc_12_V_reg_1416;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_acc_V_14_1_phi_fu_819_p8 = res_14_V_write_assign46_reg_342;
    end else begin
        ap_phi_mux_acc_V_14_1_phi_fu_819_p8 = ap_phi_reg_pp0_iter3_acc_V_14_1_reg_815;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_acc_V_15_1_phi_fu_837_p8 = res_15_V_write_assign48_reg_327;
    end else if (((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd3) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_acc_V_15_1_phi_fu_837_p8 = acc_12_V_reg_1416;
    end else begin
        ap_phi_mux_acc_V_15_1_phi_fu_837_p8 = ap_phi_reg_pp0_iter3_acc_V_15_1_reg_833;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_acc_V_1_1_phi_fu_585_p8 = acc_0_V_fu_1190_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_acc_V_1_1_phi_fu_585_p8 = res_1_V_write_assign20_reg_535;
    end else begin
        ap_phi_mux_acc_V_1_1_phi_fu_585_p8 = ap_phi_reg_pp0_iter3_acc_V_1_1_reg_581;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd2) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_acc_V_2_1_phi_fu_603_p8 = acc_0_V_fu_1190_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_acc_V_2_1_phi_fu_603_p8 = res_2_V_write_assign22_reg_521;
    end else begin
        ap_phi_mux_acc_V_2_1_phi_fu_603_p8 = ap_phi_reg_pp0_iter3_acc_V_2_1_reg_599;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_acc_V_3_1_phi_fu_621_p8 = res_3_V_write_assign24_reg_507;
    end else if (((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd3) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_acc_V_3_1_phi_fu_621_p8 = acc_0_V_fu_1190_p2;
    end else begin
        ap_phi_mux_acc_V_3_1_phi_fu_621_p8 = ap_phi_reg_pp0_iter3_acc_V_3_1_reg_617;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_acc_V_4_1_phi_fu_639_p8 = acc_4_V_reg_1396;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_acc_V_4_1_phi_fu_639_p8 = res_4_V_write_assign26_reg_492;
    end else begin
        ap_phi_mux_acc_V_4_1_phi_fu_639_p8 = ap_phi_reg_pp0_iter3_acc_V_4_1_reg_635;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_acc_V_5_1_phi_fu_657_p8 = acc_4_V_reg_1396;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_acc_V_5_1_phi_fu_657_p8 = res_5_V_write_assign28_reg_477;
    end else begin
        ap_phi_mux_acc_V_5_1_phi_fu_657_p8 = ap_phi_reg_pp0_iter3_acc_V_5_1_reg_653;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd2) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_acc_V_6_1_phi_fu_675_p8 = acc_4_V_reg_1396;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_acc_V_6_1_phi_fu_675_p8 = res_6_V_write_assign30_reg_462;
    end else begin
        ap_phi_mux_acc_V_6_1_phi_fu_675_p8 = ap_phi_reg_pp0_iter3_acc_V_6_1_reg_671;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_acc_V_7_1_phi_fu_693_p8 = res_7_V_write_assign32_reg_447;
    end else if (((1'b0 == ap_block_pp0_stage0) & (out_index_reg_1354_pp0_iter2_reg == 2'd3) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_acc_V_7_1_phi_fu_693_p8 = acc_4_V_reg_1396;
    end else begin
        ap_phi_mux_acc_V_7_1_phi_fu_693_p8 = ap_phi_reg_pp0_iter3_acc_V_7_1_reg_689;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (or_ln_reg_1404 == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_acc_V_8_1_phi_fu_711_p8 = acc_8_V_reg_1408;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (or_ln_reg_1404 == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (or_ln_reg_1404 == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | (~(or_ln_reg_1404 == 4'd10) & ~(or_ln_reg_1404 == 4'd9) & ~(or_ln_reg_1404 == 4'd8) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_acc_V_8_1_phi_fu_711_p8 = res_8_V_write_assign34_reg_432;
    end else begin
        ap_phi_mux_acc_V_8_1_phi_fu_711_p8 = ap_phi_reg_pp0_iter3_acc_V_8_1_reg_707;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (or_ln_reg_1404 == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_acc_V_9_1_phi_fu_729_p8 = acc_8_V_reg_1408;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (or_ln_reg_1404 == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | (~(or_ln_reg_1404 == 4'd10) & ~(or_ln_reg_1404 == 4'd9) & ~(or_ln_reg_1404 == 4'd8) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (or_ln_reg_1404 == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_acc_V_9_1_phi_fu_729_p8 = res_9_V_write_assign36_reg_417;
    end else begin
        ap_phi_mux_acc_V_9_1_phi_fu_729_p8 = ap_phi_reg_pp0_iter3_acc_V_9_1_reg_725;
    end
end

always @ (*) begin
    if (((do_init_reg_152 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_data_0_V_read51_phi_phi_fu_271_p4 = ap_phi_mux_data_0_V_read51_rewind_phi_fu_201_p6;
    end else begin
        ap_phi_mux_data_0_V_read51_phi_phi_fu_271_p4 = ap_phi_reg_pp0_iter1_data_0_V_read51_phi_reg_267;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln151_reg_1350_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_data_0_V_read51_rewind_phi_fu_201_p6 = data_0_V_read51_phi_reg_267;
    end else begin
        ap_phi_mux_data_0_V_read51_rewind_phi_fu_201_p6 = data_0_V_read51_rewind_reg_197;
    end
end

always @ (*) begin
    if (((do_init_reg_152 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_data_1_V_read52_phi_phi_fu_283_p4 = ap_phi_mux_data_1_V_read52_rewind_phi_fu_215_p6;
    end else begin
        ap_phi_mux_data_1_V_read52_phi_phi_fu_283_p4 = ap_phi_reg_pp0_iter1_data_1_V_read52_phi_reg_279;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln151_reg_1350_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_data_1_V_read52_rewind_phi_fu_215_p6 = data_1_V_read52_phi_reg_279;
    end else begin
        ap_phi_mux_data_1_V_read52_rewind_phi_fu_215_p6 = data_1_V_read52_rewind_reg_211;
    end
end

always @ (*) begin
    if (((do_init_reg_152 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_data_2_V_read53_phi_phi_fu_295_p4 = ap_phi_mux_data_2_V_read53_rewind_phi_fu_229_p6;
    end else begin
        ap_phi_mux_data_2_V_read53_phi_phi_fu_295_p4 = ap_phi_reg_pp0_iter1_data_2_V_read53_phi_reg_291;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln151_reg_1350_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_data_2_V_read53_rewind_phi_fu_229_p6 = data_2_V_read53_phi_reg_291;
    end else begin
        ap_phi_mux_data_2_V_read53_rewind_phi_fu_229_p6 = data_2_V_read53_rewind_reg_225;
    end
end

always @ (*) begin
    if (((do_init_reg_152 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_data_3_V_read54_phi_phi_fu_307_p4 = ap_phi_mux_data_3_V_read54_rewind_phi_fu_243_p6;
    end else begin
        ap_phi_mux_data_3_V_read54_phi_phi_fu_307_p4 = ap_phi_reg_pp0_iter1_data_3_V_read54_phi_reg_303;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln151_reg_1350_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_data_3_V_read54_rewind_phi_fu_243_p6 = data_3_V_read54_phi_reg_303;
    end else begin
        ap_phi_mux_data_3_V_read54_rewind_phi_fu_243_p6 = data_3_V_read54_rewind_reg_239;
    end
end

always @ (*) begin
    if (((do_init_reg_152 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_data_4_V_read55_phi_phi_fu_319_p4 = ap_phi_mux_data_4_V_read55_rewind_phi_fu_257_p6;
    end else begin
        ap_phi_mux_data_4_V_read55_phi_phi_fu_319_p4 = ap_phi_reg_pp0_iter1_data_4_V_read55_phi_reg_315;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln151_reg_1350_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_data_4_V_read55_rewind_phi_fu_257_p6 = data_4_V_read55_phi_reg_315;
    end else begin
        ap_phi_mux_data_4_V_read55_rewind_phi_fu_257_p6 = data_4_V_read55_rewind_reg_253;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_242)) begin
        if ((icmp_ln151_reg_1350 == 1'd1)) begin
            ap_phi_mux_do_init_phi_fu_156_p6 = 1'd1;
        end else if ((icmp_ln151_reg_1350 == 1'd0)) begin
            ap_phi_mux_do_init_phi_fu_156_p6 = 1'd0;
        end else begin
            ap_phi_mux_do_init_phi_fu_156_p6 = do_init_reg_152;
        end
    end else begin
        ap_phi_mux_do_init_phi_fu_156_p6 = do_init_reg_152;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_242)) begin
        if ((icmp_ln151_reg_1350 == 1'd1)) begin
            ap_phi_mux_in_index_0_i_i50_phi_fu_172_p6 = 32'd0;
        end else if ((icmp_ln151_reg_1350 == 1'd0)) begin
            ap_phi_mux_in_index_0_i_i50_phi_fu_172_p6 = select_ln168_fu_935_p3;
        end else begin
            ap_phi_mux_in_index_0_i_i50_phi_fu_172_p6 = in_index_0_i_i50_reg_168;
        end
    end else begin
        ap_phi_mux_in_index_0_i_i50_phi_fu_172_p6 = in_index_0_i_i50_reg_168;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_res_10_V_write_assign38_phi_fu_406_p6 = 14'd0;
        end else if ((icmp_ln151_reg_1350_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_res_10_V_write_assign38_phi_fu_406_p6 = ap_phi_mux_acc_V_10_1_phi_fu_747_p8;
        end else begin
            ap_phi_mux_res_10_V_write_assign38_phi_fu_406_p6 = res_10_V_write_assign38_reg_402;
        end
    end else begin
        ap_phi_mux_res_10_V_write_assign38_phi_fu_406_p6 = res_10_V_write_assign38_reg_402;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_res_11_V_write_assign40_phi_fu_391_p6 = 14'd0;
        end else if ((icmp_ln151_reg_1350_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_res_11_V_write_assign40_phi_fu_391_p6 = ap_phi_mux_acc_V_11_1_phi_fu_765_p8;
        end else begin
            ap_phi_mux_res_11_V_write_assign40_phi_fu_391_p6 = res_11_V_write_assign40_reg_387;
        end
    end else begin
        ap_phi_mux_res_11_V_write_assign40_phi_fu_391_p6 = res_11_V_write_assign40_reg_387;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_res_12_V_write_assign42_phi_fu_376_p6 = 14'd0;
        end else if ((icmp_ln151_reg_1350_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_res_12_V_write_assign42_phi_fu_376_p6 = ap_phi_mux_acc_V_12_1_phi_fu_783_p8;
        end else begin
            ap_phi_mux_res_12_V_write_assign42_phi_fu_376_p6 = res_12_V_write_assign42_reg_372;
        end
    end else begin
        ap_phi_mux_res_12_V_write_assign42_phi_fu_376_p6 = res_12_V_write_assign42_reg_372;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_res_13_V_write_assign44_phi_fu_361_p6 = 14'd0;
        end else if ((icmp_ln151_reg_1350_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_res_13_V_write_assign44_phi_fu_361_p6 = ap_phi_mux_acc_V_13_1_phi_fu_801_p8;
        end else begin
            ap_phi_mux_res_13_V_write_assign44_phi_fu_361_p6 = res_13_V_write_assign44_reg_357;
        end
    end else begin
        ap_phi_mux_res_13_V_write_assign44_phi_fu_361_p6 = res_13_V_write_assign44_reg_357;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_res_14_V_write_assign46_phi_fu_346_p6 = 14'd0;
        end else if ((icmp_ln151_reg_1350_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_res_14_V_write_assign46_phi_fu_346_p6 = ap_phi_mux_acc_V_14_1_phi_fu_819_p8;
        end else begin
            ap_phi_mux_res_14_V_write_assign46_phi_fu_346_p6 = res_14_V_write_assign46_reg_342;
        end
    end else begin
        ap_phi_mux_res_14_V_write_assign46_phi_fu_346_p6 = res_14_V_write_assign46_reg_342;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_res_15_V_write_assign48_phi_fu_331_p6 = 14'd0;
        end else if ((icmp_ln151_reg_1350_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_res_15_V_write_assign48_phi_fu_331_p6 = ap_phi_mux_acc_V_15_1_phi_fu_837_p8;
        end else begin
            ap_phi_mux_res_15_V_write_assign48_phi_fu_331_p6 = res_15_V_write_assign48_reg_327;
        end
    end else begin
        ap_phi_mux_res_15_V_write_assign48_phi_fu_331_p6 = res_15_V_write_assign48_reg_327;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_res_4_V_write_assign26_phi_fu_496_p6 = 14'd0;
        end else if ((icmp_ln151_reg_1350_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_res_4_V_write_assign26_phi_fu_496_p6 = ap_phi_mux_acc_V_4_1_phi_fu_639_p8;
        end else begin
            ap_phi_mux_res_4_V_write_assign26_phi_fu_496_p6 = res_4_V_write_assign26_reg_492;
        end
    end else begin
        ap_phi_mux_res_4_V_write_assign26_phi_fu_496_p6 = res_4_V_write_assign26_reg_492;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_res_5_V_write_assign28_phi_fu_481_p6 = 14'd0;
        end else if ((icmp_ln151_reg_1350_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_res_5_V_write_assign28_phi_fu_481_p6 = ap_phi_mux_acc_V_5_1_phi_fu_657_p8;
        end else begin
            ap_phi_mux_res_5_V_write_assign28_phi_fu_481_p6 = res_5_V_write_assign28_reg_477;
        end
    end else begin
        ap_phi_mux_res_5_V_write_assign28_phi_fu_481_p6 = res_5_V_write_assign28_reg_477;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_res_6_V_write_assign30_phi_fu_466_p6 = 14'd0;
        end else if ((icmp_ln151_reg_1350_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_res_6_V_write_assign30_phi_fu_466_p6 = ap_phi_mux_acc_V_6_1_phi_fu_675_p8;
        end else begin
            ap_phi_mux_res_6_V_write_assign30_phi_fu_466_p6 = res_6_V_write_assign30_reg_462;
        end
    end else begin
        ap_phi_mux_res_6_V_write_assign30_phi_fu_466_p6 = res_6_V_write_assign30_reg_462;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_res_7_V_write_assign32_phi_fu_451_p6 = 14'd0;
        end else if ((icmp_ln151_reg_1350_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_res_7_V_write_assign32_phi_fu_451_p6 = ap_phi_mux_acc_V_7_1_phi_fu_693_p8;
        end else begin
            ap_phi_mux_res_7_V_write_assign32_phi_fu_451_p6 = res_7_V_write_assign32_reg_447;
        end
    end else begin
        ap_phi_mux_res_7_V_write_assign32_phi_fu_451_p6 = res_7_V_write_assign32_reg_447;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_res_8_V_write_assign34_phi_fu_436_p6 = 14'd0;
        end else if ((icmp_ln151_reg_1350_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_res_8_V_write_assign34_phi_fu_436_p6 = ap_phi_mux_acc_V_8_1_phi_fu_711_p8;
        end else begin
            ap_phi_mux_res_8_V_write_assign34_phi_fu_436_p6 = res_8_V_write_assign34_reg_432;
        end
    end else begin
        ap_phi_mux_res_8_V_write_assign34_phi_fu_436_p6 = res_8_V_write_assign34_reg_432;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_res_9_V_write_assign36_phi_fu_421_p6 = 14'd0;
        end else if ((icmp_ln151_reg_1350_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_res_9_V_write_assign36_phi_fu_421_p6 = ap_phi_mux_acc_V_9_1_phi_fu_729_p8;
        end else begin
            ap_phi_mux_res_9_V_write_assign36_phi_fu_421_p6 = res_9_V_write_assign36_reg_417;
        end
    end else begin
        ap_phi_mux_res_9_V_write_assign36_phi_fu_421_p6 = res_9_V_write_assign36_reg_417;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_242)) begin
        if ((icmp_ln151_reg_1350 == 1'd1)) begin
            ap_phi_mux_w_index49_phi_fu_187_p6 = 5'd0;
        end else if ((icmp_ln151_reg_1350 == 1'd0)) begin
            ap_phi_mux_w_index49_phi_fu_187_p6 = w_index_reg_1335;
        end else begin
            ap_phi_mux_w_index49_phi_fu_187_p6 = w_index49_reg_183;
        end
    end else begin
        ap_phi_mux_w_index49_phi_fu_187_p6 = w_index49_reg_183;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_fu_875_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_return_0 = ap_phi_mux_acc_V_0_1_phi_fu_567_p8;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_return_1 = ap_phi_mux_acc_V_1_1_phi_fu_585_p8;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_return_10 = ap_phi_mux_acc_V_10_1_phi_fu_747_p8;
    end else begin
        ap_return_10 = ap_return_10_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_return_11 = ap_phi_mux_acc_V_11_1_phi_fu_765_p8;
    end else begin
        ap_return_11 = ap_return_11_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_return_12 = ap_phi_mux_acc_V_12_1_phi_fu_783_p8;
    end else begin
        ap_return_12 = ap_return_12_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_return_13 = ap_phi_mux_acc_V_13_1_phi_fu_801_p8;
    end else begin
        ap_return_13 = ap_return_13_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_return_14 = ap_phi_mux_acc_V_14_1_phi_fu_819_p8;
    end else begin
        ap_return_14 = ap_return_14_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_return_15 = ap_phi_mux_acc_V_15_1_phi_fu_837_p8;
    end else begin
        ap_return_15 = ap_return_15_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_return_2 = ap_phi_mux_acc_V_2_1_phi_fu_603_p8;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_return_3 = ap_phi_mux_acc_V_3_1_phi_fu_621_p8;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_return_4 = ap_phi_mux_acc_V_4_1_phi_fu_639_p8;
    end else begin
        ap_return_4 = ap_return_4_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_return_5 = ap_phi_mux_acc_V_5_1_phi_fu_657_p8;
    end else begin
        ap_return_5 = ap_return_5_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_return_6 = ap_phi_mux_acc_V_6_1_phi_fu_675_p8;
    end else begin
        ap_return_6 = ap_return_6_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_return_7 = ap_phi_mux_acc_V_7_1_phi_fu_693_p8;
    end else begin
        ap_return_7 = ap_return_7_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_return_8 = ap_phi_mux_acc_V_8_1_phi_fu_711_p8;
    end else begin
        ap_return_8 = ap_return_8_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln151_reg_1350_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_return_9 = ap_phi_mux_acc_V_9_1_phi_fu_729_p8;
    end else begin
        ap_return_9 = ap_return_9_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outidx_ce0 = 1'b1;
    end else begin
        outidx_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w22_V_ce0 = 1'b1;
    end else begin
        w22_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_0_V_fu_1190_p2 = ($signed(phi_ln_fu_1177_p6) + $signed(sext_ln708_fu_1174_p1));

assign acc_12_V_fu_1168_p2 = ($signed(phi_ln1265_3_fu_1130_p18) + $signed(sext_ln708_3_fu_1126_p1));

assign acc_4_V_fu_1027_p2 = ($signed(phi_ln1265_1_fu_989_p18) + $signed(sext_ln708_1_fu_985_p1));

assign acc_8_V_fu_1101_p2 = ($signed(phi_ln1265_2_fu_1063_p18) + $signed(sext_ln708_2_fu_1052_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_217 = ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_242 = ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_41 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_data_0_V_read51_phi_reg_267 = 'bx;

assign ap_phi_reg_pp0_iter0_data_1_V_read52_phi_reg_279 = 'bx;

assign ap_phi_reg_pp0_iter0_data_2_V_read53_phi_reg_291 = 'bx;

assign ap_phi_reg_pp0_iter0_data_3_V_read54_phi_reg_303 = 'bx;

assign ap_phi_reg_pp0_iter0_data_4_V_read55_phi_reg_315 = 'bx;

assign ap_phi_reg_pp0_iter3_acc_V_0_1_reg_563 = 'bx;

assign ap_phi_reg_pp0_iter3_acc_V_10_1_reg_743 = 'bx;

assign ap_phi_reg_pp0_iter3_acc_V_11_1_reg_761 = 'bx;

assign ap_phi_reg_pp0_iter3_acc_V_12_1_reg_779 = 'bx;

assign ap_phi_reg_pp0_iter3_acc_V_13_1_reg_797 = 'bx;

assign ap_phi_reg_pp0_iter3_acc_V_14_1_reg_815 = 'bx;

assign ap_phi_reg_pp0_iter3_acc_V_15_1_reg_833 = 'bx;

assign ap_phi_reg_pp0_iter3_acc_V_1_1_reg_581 = 'bx;

assign ap_phi_reg_pp0_iter3_acc_V_2_1_reg_599 = 'bx;

assign ap_phi_reg_pp0_iter3_acc_V_3_1_reg_617 = 'bx;

assign ap_phi_reg_pp0_iter3_acc_V_4_1_reg_635 = 'bx;

assign ap_phi_reg_pp0_iter3_acc_V_5_1_reg_653 = 'bx;

assign ap_phi_reg_pp0_iter3_acc_V_6_1_reg_671 = 'bx;

assign ap_phi_reg_pp0_iter3_acc_V_7_1_reg_689 = 'bx;

assign ap_phi_reg_pp0_iter3_acc_V_8_1_reg_707 = 'bx;

assign ap_phi_reg_pp0_iter3_acc_V_9_1_reg_725 = 'bx;

assign icmp_ln151_fu_875_p2 = ((ap_phi_mux_w_index49_phi_fu_187_p6 == 5'd19) ? 1'b1 : 1'b0);

assign icmp_ln168_fu_869_p2 = (($signed(in_index_fu_863_p2) > $signed(32'd4)) ? 1'b1 : 1'b0);

assign in_index_fu_863_p2 = (ap_phi_mux_in_index_0_i_i50_phi_fu_172_p6 + 32'd1);

assign mul_ln1118_24_fu_969_p0 = sext_ln1116_fu_941_p1;

assign mul_ln1118_24_fu_969_p1 = tmp_2_reg_1371;

assign mul_ln1118_24_fu_969_p2 = ($signed(mul_ln1118_24_fu_969_p0) * $signed(mul_ln1118_24_fu_969_p1));

assign mul_ln1118_25_fu_1036_p0 = tmp_3_reg_1376;

assign mul_ln1118_25_fu_1036_p1 = sext_ln1116_fu_941_p1;

assign mul_ln1118_25_fu_1036_p2 = ($signed(mul_ln1118_25_fu_1036_p0) * $signed(mul_ln1118_25_fu_1036_p1));

assign mul_ln1118_26_fu_1110_p0 = sext_ln1116_fu_941_p1;

assign mul_ln1118_26_fu_1110_p1 = tmp_4_reg_1381;

assign mul_ln1118_26_fu_1110_p2 = ($signed(mul_ln1118_26_fu_1110_p0) * $signed(mul_ln1118_26_fu_1110_p1));

assign mul_ln1118_fu_947_p0 = trunc_ln160_1_reg_1366;

assign mul_ln1118_fu_947_p1 = sext_ln1116_fu_941_p1;

assign mul_ln1118_fu_947_p2 = ($signed(mul_ln1118_fu_947_p0) * $signed(mul_ln1118_fu_947_p1));

assign or_ln_fu_1056_p3 = {{2'd2}, {out_index_reg_1354}};

assign outidx_address0 = zext_ln155_fu_851_p1;

assign phi_ln1265_2_fu_1063_p17 = {{2'd2}, {out_index_reg_1354}};

assign select_ln168_fu_935_p3 = ((icmp_ln168_reg_1345[0:0] === 1'b1) ? 32'd0 : in_index_reg_1340);

assign sext_ln1116_fu_941_p1 = $signed(tmp_6_reg_1361);

assign sext_ln708_1_fu_985_p1 = $signed(trunc_ln708_s_fu_975_p4);

assign sext_ln708_2_fu_1052_p1 = $signed(trunc_ln708_61_fu_1042_p4);

assign sext_ln708_3_fu_1126_p1 = $signed(trunc_ln708_62_fu_1116_p4);

assign sext_ln708_fu_1174_p1 = $signed(trunc_ln8_reg_1391);

assign tmp_6_fu_885_p6 = in_index_0_i_i50_reg_168[2:0];

assign trunc_ln160_1_fu_901_p1 = w22_V_q0[5:0];

assign trunc_ln708_61_fu_1042_p4 = {{mul_ln1118_25_fu_1036_p2[11:2]}};

assign trunc_ln708_62_fu_1116_p4 = {{mul_ln1118_26_fu_1110_p2[11:2]}};

assign trunc_ln708_s_fu_975_p4 = {{mul_ln1118_24_fu_969_p2[11:2]}};

assign w22_V_address0 = zext_ln155_fu_851_p1;

assign w_index_fu_857_p2 = (5'd1 + ap_phi_mux_w_index49_phi_fu_187_p6);

assign zext_ln1265_fu_963_p1 = out_index_reg_1354;

assign zext_ln155_fu_851_p1 = ap_phi_mux_w_index49_phi_fu_187_p6;

always @ (posedge ap_clk) begin
    or_ln_reg_1404[3:2] <= 2'b10;
end

endmodule //dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s
