// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module Arbiter6_WriteVecCtrl(	// src/main/scala/chisel3/util/Arbiter.scala:133:7
  input         io_in_0_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [31:0] io_in_0_bits_wb_wvd_rd_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_wb_wvd_rd_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_wb_wvd_rd_2,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_wb_wvd_rd_3,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_wb_wvd_rd_4,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_wb_wvd_rd_5,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_wb_wvd_rd_6,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_wb_wvd_rd_7,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_wb_wvd_rd_8,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_wb_wvd_rd_9,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_wb_wvd_rd_10,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_wb_wvd_rd_11,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_wb_wvd_rd_12,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_wb_wvd_rd_13,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_wb_wvd_rd_14,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_wb_wvd_rd_15,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_0_bits_wvd_mask_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_wvd_mask_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_wvd_mask_2,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_wvd_mask_3,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_wvd_mask_4,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_wvd_mask_5,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_wvd_mask_6,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_wvd_mask_7,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_wvd_mask_8,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_wvd_mask_9,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_wvd_mask_10,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_wvd_mask_11,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_wvd_mask_12,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_wvd_mask_13,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_wvd_mask_14,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_wvd_mask_15,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_wvd,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [7:0]  io_in_0_bits_reg_idxw,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [1:0]  io_in_0_bits_warp_id,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [7:0]  io_in_0_bits_spike_info_sm_id,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [31:0] io_in_0_bits_spike_info_pc,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_spike_info_inst,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output        io_in_1_ready,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_1_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [31:0] io_in_1_bits_wb_wvd_rd_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_wb_wvd_rd_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_wb_wvd_rd_2,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_wb_wvd_rd_3,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_wb_wvd_rd_4,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_wb_wvd_rd_5,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_wb_wvd_rd_6,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_wb_wvd_rd_7,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_wb_wvd_rd_8,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_wb_wvd_rd_9,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_wb_wvd_rd_10,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_wb_wvd_rd_11,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_wb_wvd_rd_12,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_wb_wvd_rd_13,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_wb_wvd_rd_14,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_wb_wvd_rd_15,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_1_bits_wvd_mask_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_wvd_mask_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_wvd_mask_2,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_wvd_mask_3,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_wvd_mask_4,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_wvd_mask_5,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_wvd_mask_6,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_wvd_mask_7,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_wvd_mask_8,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_wvd_mask_9,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_wvd_mask_10,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_wvd_mask_11,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_wvd_mask_12,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_wvd_mask_13,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_wvd_mask_14,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_wvd_mask_15,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_wvd,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [7:0]  io_in_1_bits_reg_idxw,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [1:0]  io_in_1_bits_warp_id,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [7:0]  io_in_1_bits_spike_info_sm_id,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [31:0] io_in_1_bits_spike_info_pc,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_spike_info_inst,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output        io_in_2_ready,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_2_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [31:0] io_in_2_bits_wb_wvd_rd_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_wb_wvd_rd_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_wb_wvd_rd_2,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_wb_wvd_rd_3,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_wb_wvd_rd_4,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_wb_wvd_rd_5,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_wb_wvd_rd_6,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_wb_wvd_rd_7,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_wb_wvd_rd_8,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_wb_wvd_rd_9,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_wb_wvd_rd_10,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_wb_wvd_rd_11,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_wb_wvd_rd_12,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_wb_wvd_rd_13,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_wb_wvd_rd_14,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_wb_wvd_rd_15,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_2_bits_wvd_mask_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_wvd_mask_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_wvd_mask_2,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_wvd_mask_3,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_wvd_mask_4,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_wvd_mask_5,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_wvd_mask_6,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_wvd_mask_7,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_wvd_mask_8,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_wvd_mask_9,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_wvd_mask_10,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_wvd_mask_11,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_wvd_mask_12,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_wvd_mask_13,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_wvd_mask_14,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_wvd_mask_15,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_wvd,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [7:0]  io_in_2_bits_reg_idxw,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [1:0]  io_in_2_bits_warp_id,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [7:0]  io_in_2_bits_spike_info_sm_id,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [31:0] io_in_2_bits_spike_info_pc,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_spike_info_inst,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output        io_in_3_ready,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_3_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [31:0] io_in_3_bits_wb_wvd_rd_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_3_bits_wb_wvd_rd_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_3_bits_wb_wvd_rd_2,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_3_bits_wb_wvd_rd_3,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_3_bits_wb_wvd_rd_4,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_3_bits_wb_wvd_rd_5,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_3_bits_wb_wvd_rd_6,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_3_bits_wb_wvd_rd_7,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_3_bits_wb_wvd_rd_8,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_3_bits_wb_wvd_rd_9,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_3_bits_wb_wvd_rd_10,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_3_bits_wb_wvd_rd_11,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_3_bits_wb_wvd_rd_12,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_3_bits_wb_wvd_rd_13,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_3_bits_wb_wvd_rd_14,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_3_bits_wb_wvd_rd_15,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_3_bits_wvd_mask_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_3_bits_wvd_mask_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_3_bits_wvd_mask_2,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_3_bits_wvd_mask_3,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_3_bits_wvd_mask_4,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_3_bits_wvd_mask_5,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_3_bits_wvd_mask_6,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_3_bits_wvd_mask_7,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_3_bits_wvd_mask_8,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_3_bits_wvd_mask_9,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_3_bits_wvd_mask_10,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_3_bits_wvd_mask_11,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_3_bits_wvd_mask_12,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_3_bits_wvd_mask_13,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_3_bits_wvd_mask_14,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_3_bits_wvd_mask_15,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_3_bits_wvd,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [7:0]  io_in_3_bits_reg_idxw,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [1:0]  io_in_3_bits_warp_id,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [7:0]  io_in_3_bits_spike_info_sm_id,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [31:0] io_in_3_bits_spike_info_pc,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_3_bits_spike_info_inst,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output        io_in_4_ready,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_4_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [31:0] io_in_4_bits_wb_wvd_rd_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_4_bits_wb_wvd_rd_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_4_bits_wb_wvd_rd_2,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_4_bits_wb_wvd_rd_3,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_4_bits_wb_wvd_rd_4,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_4_bits_wb_wvd_rd_5,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_4_bits_wb_wvd_rd_6,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_4_bits_wb_wvd_rd_7,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_4_bits_wb_wvd_rd_8,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_4_bits_wb_wvd_rd_9,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_4_bits_wb_wvd_rd_10,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_4_bits_wb_wvd_rd_11,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_4_bits_wb_wvd_rd_12,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_4_bits_wb_wvd_rd_13,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_4_bits_wb_wvd_rd_14,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_4_bits_wb_wvd_rd_15,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_4_bits_wvd_mask_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_4_bits_wvd_mask_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_4_bits_wvd_mask_2,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_4_bits_wvd_mask_3,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_4_bits_wvd_mask_4,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_4_bits_wvd_mask_5,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_4_bits_wvd_mask_6,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_4_bits_wvd_mask_7,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_4_bits_wvd_mask_8,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_4_bits_wvd_mask_9,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_4_bits_wvd_mask_10,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_4_bits_wvd_mask_11,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_4_bits_wvd_mask_12,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_4_bits_wvd_mask_13,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_4_bits_wvd_mask_14,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_4_bits_wvd_mask_15,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_4_bits_wvd,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [7:0]  io_in_4_bits_reg_idxw,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [1:0]  io_in_4_bits_warp_id,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [7:0]  io_in_4_bits_spike_info_sm_id,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [31:0] io_in_4_bits_spike_info_pc,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_4_bits_spike_info_inst,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output        io_in_5_ready,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_5_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [31:0] io_in_5_bits_wb_wvd_rd_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_5_bits_wb_wvd_rd_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_5_bits_wb_wvd_rd_2,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_5_bits_wb_wvd_rd_3,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_5_bits_wb_wvd_rd_4,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_5_bits_wb_wvd_rd_5,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_5_bits_wb_wvd_rd_6,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_5_bits_wb_wvd_rd_7,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_5_bits_wb_wvd_rd_8,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_5_bits_wb_wvd_rd_9,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_5_bits_wb_wvd_rd_10,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_5_bits_wb_wvd_rd_11,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_5_bits_wb_wvd_rd_12,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_5_bits_wb_wvd_rd_13,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_5_bits_wb_wvd_rd_14,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_5_bits_wb_wvd_rd_15,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_5_bits_wvd_mask_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_5_bits_wvd_mask_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_5_bits_wvd_mask_2,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_5_bits_wvd_mask_3,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_5_bits_wvd_mask_4,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_5_bits_wvd_mask_5,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_5_bits_wvd_mask_6,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_5_bits_wvd_mask_7,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_5_bits_wvd_mask_8,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_5_bits_wvd_mask_9,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_5_bits_wvd_mask_10,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_5_bits_wvd_mask_11,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_5_bits_wvd_mask_12,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_5_bits_wvd_mask_13,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_5_bits_wvd_mask_14,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_5_bits_wvd_mask_15,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_5_bits_wvd,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [7:0]  io_in_5_bits_reg_idxw,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [1:0]  io_in_5_bits_warp_id,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [7:0]  io_in_5_bits_spike_info_sm_id,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [31:0] io_in_5_bits_spike_info_pc,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_5_bits_spike_info_inst,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output        io_out_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [31:0] io_out_bits_wb_wvd_rd_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_wb_wvd_rd_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_wb_wvd_rd_2,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_wb_wvd_rd_3,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_wb_wvd_rd_4,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_wb_wvd_rd_5,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_wb_wvd_rd_6,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_wb_wvd_rd_7,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_wb_wvd_rd_8,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_wb_wvd_rd_9,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_wb_wvd_rd_10,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_wb_wvd_rd_11,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_wb_wvd_rd_12,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_wb_wvd_rd_13,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_wb_wvd_rd_14,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_wb_wvd_rd_15,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output        io_out_bits_wvd_mask_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_wvd_mask_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_wvd_mask_2,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_wvd_mask_3,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_wvd_mask_4,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_wvd_mask_5,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_wvd_mask_6,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_wvd_mask_7,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_wvd_mask_8,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_wvd_mask_9,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_wvd_mask_10,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_wvd_mask_11,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_wvd_mask_12,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_wvd_mask_13,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_wvd_mask_14,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_wvd_mask_15,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_wvd,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [7:0]  io_out_bits_reg_idxw,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [1:0]  io_out_bits_warp_id,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [7:0]  io_out_bits_spike_info_sm_id,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [31:0] io_out_bits_spike_info_pc,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_spike_info_inst	// src/main/scala/chisel3/util/Arbiter.scala:140:14
);

  wire _grant_T = io_in_0_valid | io_in_1_valid;	// src/main/scala/chisel3/util/Arbiter.scala:45:68
  wire _grant_T_1 = _grant_T | io_in_2_valid;	// src/main/scala/chisel3/util/Arbiter.scala:45:68
  wire _grant_T_2 = _grant_T_1 | io_in_3_valid;	// src/main/scala/chisel3/util/Arbiter.scala:45:68
  wire _io_out_valid_T = _grant_T_2 | io_in_4_valid;	// src/main/scala/chisel3/util/Arbiter.scala:45:68
  assign io_in_1_ready = ~io_in_0_valid;	// src/main/scala/chisel3/util/Arbiter.scala:45:78, :133:7
  assign io_in_2_ready = ~_grant_T;	// src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :133:7
  assign io_in_3_ready = ~_grant_T_1;	// src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :133:7
  assign io_in_4_ready = ~_grant_T_2;	// src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :133:7
  assign io_in_5_ready = ~_io_out_valid_T;	// src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :133:7
  assign io_out_valid = _io_out_valid_T | io_in_5_valid;	// src/main/scala/chisel3/util/Arbiter.scala:45:68, :133:7, :154:31
  assign io_out_bits_wb_wvd_rd_0 =
    io_in_0_valid
      ? io_in_0_bits_wb_wvd_rd_0
      : io_in_1_valid
          ? io_in_1_bits_wb_wvd_rd_0
          : io_in_2_valid
              ? io_in_2_bits_wb_wvd_rd_0
              : io_in_3_valid
                  ? io_in_3_bits_wb_wvd_rd_0
                  : io_in_4_valid ? io_in_4_bits_wb_wvd_rd_0 : io_in_5_bits_wb_wvd_rd_0;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_wb_wvd_rd_1 =
    io_in_0_valid
      ? io_in_0_bits_wb_wvd_rd_1
      : io_in_1_valid
          ? io_in_1_bits_wb_wvd_rd_1
          : io_in_2_valid
              ? io_in_2_bits_wb_wvd_rd_1
              : io_in_3_valid
                  ? io_in_3_bits_wb_wvd_rd_1
                  : io_in_4_valid ? io_in_4_bits_wb_wvd_rd_1 : io_in_5_bits_wb_wvd_rd_1;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_wb_wvd_rd_2 =
    io_in_0_valid
      ? io_in_0_bits_wb_wvd_rd_2
      : io_in_1_valid
          ? io_in_1_bits_wb_wvd_rd_2
          : io_in_2_valid
              ? io_in_2_bits_wb_wvd_rd_2
              : io_in_3_valid
                  ? io_in_3_bits_wb_wvd_rd_2
                  : io_in_4_valid ? io_in_4_bits_wb_wvd_rd_2 : io_in_5_bits_wb_wvd_rd_2;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_wb_wvd_rd_3 =
    io_in_0_valid
      ? io_in_0_bits_wb_wvd_rd_3
      : io_in_1_valid
          ? io_in_1_bits_wb_wvd_rd_3
          : io_in_2_valid
              ? io_in_2_bits_wb_wvd_rd_3
              : io_in_3_valid
                  ? io_in_3_bits_wb_wvd_rd_3
                  : io_in_4_valid ? io_in_4_bits_wb_wvd_rd_3 : io_in_5_bits_wb_wvd_rd_3;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_wb_wvd_rd_4 =
    io_in_0_valid
      ? io_in_0_bits_wb_wvd_rd_4
      : io_in_1_valid
          ? io_in_1_bits_wb_wvd_rd_4
          : io_in_2_valid
              ? io_in_2_bits_wb_wvd_rd_4
              : io_in_3_valid
                  ? io_in_3_bits_wb_wvd_rd_4
                  : io_in_4_valid ? io_in_4_bits_wb_wvd_rd_4 : io_in_5_bits_wb_wvd_rd_4;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_wb_wvd_rd_5 =
    io_in_0_valid
      ? io_in_0_bits_wb_wvd_rd_5
      : io_in_1_valid
          ? io_in_1_bits_wb_wvd_rd_5
          : io_in_2_valid
              ? io_in_2_bits_wb_wvd_rd_5
              : io_in_3_valid
                  ? io_in_3_bits_wb_wvd_rd_5
                  : io_in_4_valid ? io_in_4_bits_wb_wvd_rd_5 : io_in_5_bits_wb_wvd_rd_5;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_wb_wvd_rd_6 =
    io_in_0_valid
      ? io_in_0_bits_wb_wvd_rd_6
      : io_in_1_valid
          ? io_in_1_bits_wb_wvd_rd_6
          : io_in_2_valid
              ? io_in_2_bits_wb_wvd_rd_6
              : io_in_3_valid
                  ? io_in_3_bits_wb_wvd_rd_6
                  : io_in_4_valid ? io_in_4_bits_wb_wvd_rd_6 : io_in_5_bits_wb_wvd_rd_6;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_wb_wvd_rd_7 =
    io_in_0_valid
      ? io_in_0_bits_wb_wvd_rd_7
      : io_in_1_valid
          ? io_in_1_bits_wb_wvd_rd_7
          : io_in_2_valid
              ? io_in_2_bits_wb_wvd_rd_7
              : io_in_3_valid
                  ? io_in_3_bits_wb_wvd_rd_7
                  : io_in_4_valid ? io_in_4_bits_wb_wvd_rd_7 : io_in_5_bits_wb_wvd_rd_7;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_wb_wvd_rd_8 =
    io_in_0_valid
      ? io_in_0_bits_wb_wvd_rd_8
      : io_in_1_valid
          ? io_in_1_bits_wb_wvd_rd_8
          : io_in_2_valid
              ? io_in_2_bits_wb_wvd_rd_8
              : io_in_3_valid
                  ? io_in_3_bits_wb_wvd_rd_8
                  : io_in_4_valid ? io_in_4_bits_wb_wvd_rd_8 : io_in_5_bits_wb_wvd_rd_8;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_wb_wvd_rd_9 =
    io_in_0_valid
      ? io_in_0_bits_wb_wvd_rd_9
      : io_in_1_valid
          ? io_in_1_bits_wb_wvd_rd_9
          : io_in_2_valid
              ? io_in_2_bits_wb_wvd_rd_9
              : io_in_3_valid
                  ? io_in_3_bits_wb_wvd_rd_9
                  : io_in_4_valid ? io_in_4_bits_wb_wvd_rd_9 : io_in_5_bits_wb_wvd_rd_9;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_wb_wvd_rd_10 =
    io_in_0_valid
      ? io_in_0_bits_wb_wvd_rd_10
      : io_in_1_valid
          ? io_in_1_bits_wb_wvd_rd_10
          : io_in_2_valid
              ? io_in_2_bits_wb_wvd_rd_10
              : io_in_3_valid
                  ? io_in_3_bits_wb_wvd_rd_10
                  : io_in_4_valid ? io_in_4_bits_wb_wvd_rd_10 : io_in_5_bits_wb_wvd_rd_10;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_wb_wvd_rd_11 =
    io_in_0_valid
      ? io_in_0_bits_wb_wvd_rd_11
      : io_in_1_valid
          ? io_in_1_bits_wb_wvd_rd_11
          : io_in_2_valid
              ? io_in_2_bits_wb_wvd_rd_11
              : io_in_3_valid
                  ? io_in_3_bits_wb_wvd_rd_11
                  : io_in_4_valid ? io_in_4_bits_wb_wvd_rd_11 : io_in_5_bits_wb_wvd_rd_11;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_wb_wvd_rd_12 =
    io_in_0_valid
      ? io_in_0_bits_wb_wvd_rd_12
      : io_in_1_valid
          ? io_in_1_bits_wb_wvd_rd_12
          : io_in_2_valid
              ? io_in_2_bits_wb_wvd_rd_12
              : io_in_3_valid
                  ? io_in_3_bits_wb_wvd_rd_12
                  : io_in_4_valid ? io_in_4_bits_wb_wvd_rd_12 : io_in_5_bits_wb_wvd_rd_12;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_wb_wvd_rd_13 =
    io_in_0_valid
      ? io_in_0_bits_wb_wvd_rd_13
      : io_in_1_valid
          ? io_in_1_bits_wb_wvd_rd_13
          : io_in_2_valid
              ? io_in_2_bits_wb_wvd_rd_13
              : io_in_3_valid
                  ? io_in_3_bits_wb_wvd_rd_13
                  : io_in_4_valid ? io_in_4_bits_wb_wvd_rd_13 : io_in_5_bits_wb_wvd_rd_13;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_wb_wvd_rd_14 =
    io_in_0_valid
      ? io_in_0_bits_wb_wvd_rd_14
      : io_in_1_valid
          ? io_in_1_bits_wb_wvd_rd_14
          : io_in_2_valid
              ? io_in_2_bits_wb_wvd_rd_14
              : io_in_3_valid
                  ? io_in_3_bits_wb_wvd_rd_14
                  : io_in_4_valid ? io_in_4_bits_wb_wvd_rd_14 : io_in_5_bits_wb_wvd_rd_14;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_wb_wvd_rd_15 =
    io_in_0_valid
      ? io_in_0_bits_wb_wvd_rd_15
      : io_in_1_valid
          ? io_in_1_bits_wb_wvd_rd_15
          : io_in_2_valid
              ? io_in_2_bits_wb_wvd_rd_15
              : io_in_3_valid
                  ? io_in_3_bits_wb_wvd_rd_15
                  : io_in_4_valid ? io_in_4_bits_wb_wvd_rd_15 : io_in_5_bits_wb_wvd_rd_15;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_wvd_mask_0 =
    io_in_0_valid
      ? io_in_0_bits_wvd_mask_0
      : io_in_1_valid
          ? io_in_1_bits_wvd_mask_0
          : io_in_2_valid
              ? io_in_2_bits_wvd_mask_0
              : io_in_3_valid
                  ? io_in_3_bits_wvd_mask_0
                  : io_in_4_valid ? io_in_4_bits_wvd_mask_0 : io_in_5_bits_wvd_mask_0;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_wvd_mask_1 =
    io_in_0_valid
      ? io_in_0_bits_wvd_mask_1
      : io_in_1_valid
          ? io_in_1_bits_wvd_mask_1
          : io_in_2_valid
              ? io_in_2_bits_wvd_mask_1
              : io_in_3_valid
                  ? io_in_3_bits_wvd_mask_1
                  : io_in_4_valid ? io_in_4_bits_wvd_mask_1 : io_in_5_bits_wvd_mask_1;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_wvd_mask_2 =
    io_in_0_valid
      ? io_in_0_bits_wvd_mask_2
      : io_in_1_valid
          ? io_in_1_bits_wvd_mask_2
          : io_in_2_valid
              ? io_in_2_bits_wvd_mask_2
              : io_in_3_valid
                  ? io_in_3_bits_wvd_mask_2
                  : io_in_4_valid ? io_in_4_bits_wvd_mask_2 : io_in_5_bits_wvd_mask_2;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_wvd_mask_3 =
    io_in_0_valid
      ? io_in_0_bits_wvd_mask_3
      : io_in_1_valid
          ? io_in_1_bits_wvd_mask_3
          : io_in_2_valid
              ? io_in_2_bits_wvd_mask_3
              : io_in_3_valid
                  ? io_in_3_bits_wvd_mask_3
                  : io_in_4_valid ? io_in_4_bits_wvd_mask_3 : io_in_5_bits_wvd_mask_3;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_wvd_mask_4 =
    io_in_0_valid
      ? io_in_0_bits_wvd_mask_4
      : io_in_1_valid
          ? io_in_1_bits_wvd_mask_4
          : io_in_2_valid
              ? io_in_2_bits_wvd_mask_4
              : io_in_3_valid
                  ? io_in_3_bits_wvd_mask_4
                  : io_in_4_valid ? io_in_4_bits_wvd_mask_4 : io_in_5_bits_wvd_mask_4;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_wvd_mask_5 =
    io_in_0_valid
      ? io_in_0_bits_wvd_mask_5
      : io_in_1_valid
          ? io_in_1_bits_wvd_mask_5
          : io_in_2_valid
              ? io_in_2_bits_wvd_mask_5
              : io_in_3_valid
                  ? io_in_3_bits_wvd_mask_5
                  : io_in_4_valid ? io_in_4_bits_wvd_mask_5 : io_in_5_bits_wvd_mask_5;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_wvd_mask_6 =
    io_in_0_valid
      ? io_in_0_bits_wvd_mask_6
      : io_in_1_valid
          ? io_in_1_bits_wvd_mask_6
          : io_in_2_valid
              ? io_in_2_bits_wvd_mask_6
              : io_in_3_valid
                  ? io_in_3_bits_wvd_mask_6
                  : io_in_4_valid ? io_in_4_bits_wvd_mask_6 : io_in_5_bits_wvd_mask_6;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_wvd_mask_7 =
    io_in_0_valid
      ? io_in_0_bits_wvd_mask_7
      : io_in_1_valid
          ? io_in_1_bits_wvd_mask_7
          : io_in_2_valid
              ? io_in_2_bits_wvd_mask_7
              : io_in_3_valid
                  ? io_in_3_bits_wvd_mask_7
                  : io_in_4_valid ? io_in_4_bits_wvd_mask_7 : io_in_5_bits_wvd_mask_7;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_wvd_mask_8 =
    io_in_0_valid
      ? io_in_0_bits_wvd_mask_8
      : io_in_1_valid
          ? io_in_1_bits_wvd_mask_8
          : io_in_2_valid
              ? io_in_2_bits_wvd_mask_8
              : io_in_3_valid
                  ? io_in_3_bits_wvd_mask_8
                  : io_in_4_valid ? io_in_4_bits_wvd_mask_8 : io_in_5_bits_wvd_mask_8;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_wvd_mask_9 =
    io_in_0_valid
      ? io_in_0_bits_wvd_mask_9
      : io_in_1_valid
          ? io_in_1_bits_wvd_mask_9
          : io_in_2_valid
              ? io_in_2_bits_wvd_mask_9
              : io_in_3_valid
                  ? io_in_3_bits_wvd_mask_9
                  : io_in_4_valid ? io_in_4_bits_wvd_mask_9 : io_in_5_bits_wvd_mask_9;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_wvd_mask_10 =
    io_in_0_valid
      ? io_in_0_bits_wvd_mask_10
      : io_in_1_valid
          ? io_in_1_bits_wvd_mask_10
          : io_in_2_valid
              ? io_in_2_bits_wvd_mask_10
              : io_in_3_valid
                  ? io_in_3_bits_wvd_mask_10
                  : io_in_4_valid ? io_in_4_bits_wvd_mask_10 : io_in_5_bits_wvd_mask_10;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_wvd_mask_11 =
    io_in_0_valid
      ? io_in_0_bits_wvd_mask_11
      : io_in_1_valid
          ? io_in_1_bits_wvd_mask_11
          : io_in_2_valid
              ? io_in_2_bits_wvd_mask_11
              : io_in_3_valid
                  ? io_in_3_bits_wvd_mask_11
                  : io_in_4_valid ? io_in_4_bits_wvd_mask_11 : io_in_5_bits_wvd_mask_11;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_wvd_mask_12 =
    io_in_0_valid
      ? io_in_0_bits_wvd_mask_12
      : io_in_1_valid
          ? io_in_1_bits_wvd_mask_12
          : io_in_2_valid
              ? io_in_2_bits_wvd_mask_12
              : io_in_3_valid
                  ? io_in_3_bits_wvd_mask_12
                  : io_in_4_valid ? io_in_4_bits_wvd_mask_12 : io_in_5_bits_wvd_mask_12;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_wvd_mask_13 =
    io_in_0_valid
      ? io_in_0_bits_wvd_mask_13
      : io_in_1_valid
          ? io_in_1_bits_wvd_mask_13
          : io_in_2_valid
              ? io_in_2_bits_wvd_mask_13
              : io_in_3_valid
                  ? io_in_3_bits_wvd_mask_13
                  : io_in_4_valid ? io_in_4_bits_wvd_mask_13 : io_in_5_bits_wvd_mask_13;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_wvd_mask_14 =
    io_in_0_valid
      ? io_in_0_bits_wvd_mask_14
      : io_in_1_valid
          ? io_in_1_bits_wvd_mask_14
          : io_in_2_valid
              ? io_in_2_bits_wvd_mask_14
              : io_in_3_valid
                  ? io_in_3_bits_wvd_mask_14
                  : io_in_4_valid ? io_in_4_bits_wvd_mask_14 : io_in_5_bits_wvd_mask_14;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_wvd_mask_15 =
    io_in_0_valid
      ? io_in_0_bits_wvd_mask_15
      : io_in_1_valid
          ? io_in_1_bits_wvd_mask_15
          : io_in_2_valid
              ? io_in_2_bits_wvd_mask_15
              : io_in_3_valid
                  ? io_in_3_bits_wvd_mask_15
                  : io_in_4_valid ? io_in_4_bits_wvd_mask_15 : io_in_5_bits_wvd_mask_15;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_wvd =
    io_in_0_valid
      ? io_in_0_bits_wvd
      : io_in_1_valid
          ? io_in_1_bits_wvd
          : io_in_2_valid
              ? io_in_2_bits_wvd
              : io_in_3_valid
                  ? io_in_3_bits_wvd
                  : io_in_4_valid ? io_in_4_bits_wvd : io_in_5_bits_wvd;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_reg_idxw =
    io_in_0_valid
      ? io_in_0_bits_reg_idxw
      : io_in_1_valid
          ? io_in_1_bits_reg_idxw
          : io_in_2_valid
              ? io_in_2_bits_reg_idxw
              : io_in_3_valid
                  ? io_in_3_bits_reg_idxw
                  : io_in_4_valid ? io_in_4_bits_reg_idxw : io_in_5_bits_reg_idxw;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_warp_id =
    io_in_0_valid
      ? io_in_0_bits_warp_id
      : io_in_1_valid
          ? io_in_1_bits_warp_id
          : io_in_2_valid
              ? io_in_2_bits_warp_id
              : io_in_3_valid
                  ? io_in_3_bits_warp_id
                  : io_in_4_valid ? io_in_4_bits_warp_id : io_in_5_bits_warp_id;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_spike_info_sm_id =
    io_in_0_valid
      ? io_in_0_bits_spike_info_sm_id
      : io_in_1_valid
          ? io_in_1_bits_spike_info_sm_id
          : io_in_2_valid
              ? io_in_2_bits_spike_info_sm_id
              : io_in_3_valid
                  ? io_in_3_bits_spike_info_sm_id
                  : io_in_4_valid
                      ? io_in_4_bits_spike_info_sm_id
                      : io_in_5_bits_spike_info_sm_id;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_spike_info_pc =
    io_in_0_valid
      ? io_in_0_bits_spike_info_pc
      : io_in_1_valid
          ? io_in_1_bits_spike_info_pc
          : io_in_2_valid
              ? io_in_2_bits_spike_info_pc
              : io_in_3_valid
                  ? io_in_3_bits_spike_info_pc
                  : io_in_4_valid
                      ? io_in_4_bits_spike_info_pc
                      : io_in_5_bits_spike_info_pc;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_spike_info_inst =
    io_in_0_valid
      ? io_in_0_bits_spike_info_inst
      : io_in_1_valid
          ? io_in_1_bits_spike_info_inst
          : io_in_2_valid
              ? io_in_2_bits_spike_info_inst
              : io_in_3_valid
                  ? io_in_3_bits_spike_info_inst
                  : io_in_4_valid
                      ? io_in_4_bits_spike_info_inst
                      : io_in_5_bits_spike_info_inst;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
endmodule

