{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687962822647 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687962822648 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 28 17:33:41 2023 " "Processing started: Wed Jun 28 17:33:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687962822648 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962822648 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ipselector -c ipselector " "Command: quartus_map --read_settings_files=on --write_settings_files=off ipselector -c ipselector" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962822648 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1687962823294 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687962823294 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "ipselector.qsys " "Elaborating Platform Designer system entity \"ipselector.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962832189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.28.17:33:56 Progress: Loading ipselector/ipselector.qsys " "2023.06.28.17:33:56 Progress: Loading ipselector/ipselector.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962836085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.28.17:33:57 Progress: Reading input file " "2023.06.28.17:33:57 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962837255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.28.17:33:57 Progress: Adding button \[altera_avalon_pio 22.1\] " "2023.06.28.17:33:57 Progress: Adding button \[altera_avalon_pio 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962837324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.28.17:33:57 Progress: Parameterizing module button " "2023.06.28.17:33:57 Progress: Parameterizing module button" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962837385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.28.17:33:57 Progress: Adding clk_0 \[clock_source 22.1\] " "2023.06.28.17:33:57 Progress: Adding clk_0 \[clock_source 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962837387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.28.17:33:57 Progress: Parameterizing module clk_0 " "2023.06.28.17:33:57 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962837907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.28.17:33:57 Progress: Adding debug \[altera_avalon_jtag_uart 22.1\] " "2023.06.28.17:33:57 Progress: Adding debug \[altera_avalon_jtag_uart 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962837908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.28.17:33:57 Progress: Parameterizing module debug " "2023.06.28.17:33:57 Progress: Parameterizing module debug" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962837925 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.28.17:33:57 Progress: Adding ipselector \[altera_nios2_gen2 22.1\] " "2023.06.28.17:33:57 Progress: Adding ipselector \[altera_nios2_gen2 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962837926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.28.17:33:58 Progress: Parameterizing module ipselector " "2023.06.28.17:33:58 Progress: Parameterizing module ipselector" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962838120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.28.17:33:58 Progress: Adding nios_top \[nios_top 1.0\] " "2023.06.28.17:33:58 Progress: Adding nios_top \[nios_top 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962838122 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.28.17:33:58 Progress: Parameterizing module nios_top " "2023.06.28.17:33:58 Progress: Parameterizing module nios_top" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962838388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.28.17:33:58 Progress: Adding sdram \[altera_avalon_onchip_memory2 22.1\] " "2023.06.28.17:33:58 Progress: Adding sdram \[altera_avalon_onchip_memory2 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962838388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.28.17:33:58 Progress: Parameterizing module sdram " "2023.06.28.17:33:58 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962838407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.28.17:33:58 Progress: Adding seg7 \[altera_avalon_pio 22.1\] " "2023.06.28.17:33:58 Progress: Adding seg7 \[altera_avalon_pio 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962838408 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.28.17:33:58 Progress: Parameterizing module seg7 " "2023.06.28.17:33:58 Progress: Parameterizing module seg7" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962838408 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.28.17:33:58 Progress: Building connections " "2023.06.28.17:33:58 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962838409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.28.17:33:58 Progress: Parameterizing connections " "2023.06.28.17:33:58 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962838448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.28.17:33:58 Progress: Validating " "2023.06.28.17:33:58 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962838449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.28.17:33:59 Progress: Done reading input file " "2023.06.28.17:33:59 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962839760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ipselector.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Ipselector.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962841691 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ipselector.debug: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Ipselector.debug: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962841691 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ipselector: Generating ipselector \"ipselector\" for QUARTUS_SYNTH " "Ipselector: Generating ipselector \"ipselector\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962842328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: Starting RTL generation for module 'ipselector_button' " "Button: Starting RTL generation for module 'ipselector_button'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962851031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ipselector_button --dir=C:/Users/minut/AppData/Local/Temp/alt9536_3211563388144258126.dir/0002_button_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/minut/AppData/Local/Temp/alt9536_3211563388144258126.dir/0002_button_gen//ipselector_button_component_configuration.pl  --do_build_sim=0  \] " "Button:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ipselector_button --dir=C:/Users/minut/AppData/Local/Temp/alt9536_3211563388144258126.dir/0002_button_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/minut/AppData/Local/Temp/alt9536_3211563388144258126.dir/0002_button_gen//ipselector_button_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962851032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: Done RTL generation for module 'ipselector_button' " "Button: Done RTL generation for module 'ipselector_button'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962851350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: \"ipselector\" instantiated altera_avalon_pio \"button\" " "Button: \"ipselector\" instantiated altera_avalon_pio \"button\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962851357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Debug: Starting RTL generation for module 'ipselector_debug' " "Debug: Starting RTL generation for module 'ipselector_debug'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962851365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Debug:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=ipselector_debug --dir=C:/Users/minut/AppData/Local/Temp/alt9536_3211563388144258126.dir/0003_debug_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/minut/AppData/Local/Temp/alt9536_3211563388144258126.dir/0003_debug_gen//ipselector_debug_component_configuration.pl  --do_build_sim=0  \] " "Debug:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=ipselector_debug --dir=C:/Users/minut/AppData/Local/Temp/alt9536_3211563388144258126.dir/0003_debug_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/minut/AppData/Local/Temp/alt9536_3211563388144258126.dir/0003_debug_gen//ipselector_debug_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962851365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Debug: Done RTL generation for module 'ipselector_debug' " "Debug: Done RTL generation for module 'ipselector_debug'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962851672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Debug: \"ipselector\" instantiated altera_avalon_jtag_uart \"debug\" " "Debug: \"ipselector\" instantiated altera_avalon_jtag_uart \"debug\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962851685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ipselector: \"ipselector\" instantiated altera_nios2_gen2 \"ipselector\" " "Ipselector: \"ipselector\" instantiated altera_nios2_gen2 \"ipselector\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962853376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_top: \"ipselector\" instantiated nios_top \"nios_top\" " "Nios_top: \"ipselector\" instantiated nios_top \"nios_top\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962853379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'ipselector_sdram' " "Sdram: Starting RTL generation for module 'ipselector_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962853385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ipselector_sdram --dir=C:/Users/minut/AppData/Local/Temp/alt9536_3211563388144258126.dir/0005_sdram_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/minut/AppData/Local/Temp/alt9536_3211563388144258126.dir/0005_sdram_gen//ipselector_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ipselector_sdram --dir=C:/Users/minut/AppData/Local/Temp/alt9536_3211563388144258126.dir/0005_sdram_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/minut/AppData/Local/Temp/alt9536_3211563388144258126.dir/0005_sdram_gen//ipselector_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962853385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'ipselector_sdram' " "Sdram: Done RTL generation for module 'ipselector_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962853707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"ipselector\" instantiated altera_avalon_onchip_memory2 \"sdram\" " "Sdram: \"ipselector\" instantiated altera_avalon_onchip_memory2 \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962853723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Seg7: Starting RTL generation for module 'ipselector_seg7' " "Seg7: Starting RTL generation for module 'ipselector_seg7'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962853730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Seg7:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ipselector_seg7 --dir=C:/Users/minut/AppData/Local/Temp/alt9536_3211563388144258126.dir/0006_seg7_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/minut/AppData/Local/Temp/alt9536_3211563388144258126.dir/0006_seg7_gen//ipselector_seg7_component_configuration.pl  --do_build_sim=0  \] " "Seg7:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ipselector_seg7 --dir=C:/Users/minut/AppData/Local/Temp/alt9536_3211563388144258126.dir/0006_seg7_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/minut/AppData/Local/Temp/alt9536_3211563388144258126.dir/0006_seg7_gen//ipselector_seg7_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962853730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Seg7: Done RTL generation for module 'ipselector_seg7' " "Seg7: Done RTL generation for module 'ipselector_seg7'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962853955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Seg7: \"ipselector\" instantiated altera_avalon_pio \"seg7\" " "Seg7: \"ipselector\" instantiated altera_avalon_pio \"seg7\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962853958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962862839 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962863702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962864566 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962865420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962866276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962867161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"ipselector\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"ipselector\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962873227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"ipselector\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"ipselector\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962873235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"ipselector\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"ipselector\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962873241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'ipselector_ipselector_cpu' " "Cpu: Starting RTL generation for module 'ipselector_ipselector_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962873258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/22.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/22.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=ipselector_ipselector_cpu --dir=C:/Users/minut/AppData/Local/Temp/alt9536_3211563388144258126.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/22.1std/quartus/bin64/ --verilog --config=C:/Users/minut/AppData/Local/Temp/alt9536_3211563388144258126.dir/0009_cpu_gen//ipselector_ipselector_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/22.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/22.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=ipselector_ipselector_cpu --dir=C:/Users/minut/AppData/Local/Temp/alt9536_3211563388144258126.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/22.1std/quartus/bin64/ --verilog --config=C:/Users/minut/AppData/Local/Temp/alt9536_3211563388144258126.dir/0009_cpu_gen//ipselector_ipselector_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962873258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.06.28 17:34:33 (*) Starting Nios II generation " "Cpu: # 2023.06.28 17:34:33 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962875088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.06.28 17:34:33 (*)   Elaborating CPU configuration settings " "Cpu: # 2023.06.28 17:34:33 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962875089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.06.28 17:34:33 (*)   Creating all objects for CPU " "Cpu: # 2023.06.28 17:34:33 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962875089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.06.28 17:34:34 (*)   Generating RTL from CPU objects " "Cpu: # 2023.06.28 17:34:34 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962875089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.06.28 17:34:34 (*)   Creating plain-text RTL " "Cpu: # 2023.06.28 17:34:34 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962875089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.06.28 17:34:35 (*) Done Nios II generation " "Cpu: # 2023.06.28 17:34:35 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962875090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'ipselector_ipselector_cpu' " "Cpu: Done RTL generation for module 'ipselector_ipselector_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962875091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"ipselector\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"ipselector\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962875142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ipselector_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"ipselector_data_master_translator\" " "Ipselector_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"ipselector_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962875147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Debug_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"debug_avalon_jtag_slave_translator\" " "Debug_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"debug_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962875149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ipselector_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"ipselector_data_master_agent\" " "Ipselector_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"ipselector_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962875151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Debug_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"debug_avalon_jtag_slave_agent\" " "Debug_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"debug_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962875153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Debug_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"debug_avalon_jtag_slave_agent_rsp_fifo\" " "Debug_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"debug_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962875156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962875175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962875187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962875198 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962875209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962875221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962875232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_top_avalon_slave_0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"nios_top_avalon_slave_0_burst_adapter\" " "Nios_top_avalon_slave_0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"nios_top_avalon_slave_0_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962875239 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962875248 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962875252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962875269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962875291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962875302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962875307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962875322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962875323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962875344 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962875345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_top_avalon_slave_0_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"nios_top_avalon_slave_0_rsp_width_adapter\" " "Nios_top_avalon_slave_0_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"nios_top_avalon_slave_0_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962875348 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962875361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962875371 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962877067 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962878779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_003\" " "Avalon_st_adapter_003: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962880471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962880477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962880482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_003\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_003\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962880488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ipselector: Done \"ipselector\" with 37 modules, 59 files " "Ipselector: Done \"ipselector\" with 37 modules, 59 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962880488 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "ipselector.qsys " "Finished elaborating Platform Designer system entity \"ipselector.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962881423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/minut/desktop/licentaaaa/lenet-5_fpga-main/lenet-5_fpga-main/src/lenet_verilog/lenet_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/minut/desktop/licentaaaa/lenet-5_fpga-main/lenet-5_fpga-main/src/lenet_verilog/lenet_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lenet_top " "Found entity 1: lenet_top" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/minut/desktop/licentaaaa/lenet-5_fpga-main/lenet-5_fpga-main/src/lenet_verilog/x7seg/x7seg_scan.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/minut/desktop/licentaaaa/lenet-5_fpga-main/lenet-5_fpga-main/src/lenet_verilog/x7seg/x7seg_scan.sv" { { "Info" "ISGN_ENTITY_NAME" "1 x7seg_scan " "Found entity 1: x7seg_scan" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/x7seg/x7seg_scan.sv" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/x7seg/x7seg_scan.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/minut/desktop/licentaaaa/lenet-5_fpga-main/lenet-5_fpga-main/src/lenet_verilog/x7seg/x7seg_dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/minut/desktop/licentaaaa/lenet-5_fpga-main/lenet-5_fpga-main/src/lenet_verilog/x7seg/x7seg_dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 x7seg_dec " "Found entity 1: x7seg_dec" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/x7seg/x7seg_dec.sv" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/x7seg/x7seg_dec.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/minut/desktop/licentaaaa/lenet-5_fpga-main/lenet-5_fpga-main/src/lenet_verilog/layers/relu_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/minut/desktop/licentaaaa/lenet-5_fpga-main/lenet-5_fpga-main/src/lenet_verilog/layers/relu_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 relu_1 " "Found entity 1: relu_1" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/relu_1.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/relu_1.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881590 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pool_2.v(71) " "Verilog HDL information at pool_2.v(71): always construct contains both blocking and non-blocking assignments" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/pool_2.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/pool_2.v" 71 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1687962881593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/minut/desktop/licentaaaa/lenet-5_fpga-main/lenet-5_fpga-main/src/lenet_verilog/layers/pool_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/minut/desktop/licentaaaa/lenet-5_fpga-main/lenet-5_fpga-main/src/lenet_verilog/layers/pool_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pool_2 " "Found entity 1: pool_2" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/pool_2.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/pool_2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881593 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "CONV1_DEEP ../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v 14 pool_1.v(24) " "Verilog HDL macro warning at pool_1.v(24): overriding existing definition for macro \"CONV1_DEEP\", which was defined in \"../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v\", line 14" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/pool_1.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/pool_1.v" 24 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1687962881595 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DATA_SIZE ../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v 32 pool_1.v(28) " "Verilog HDL macro warning at pool_1.v(28): overriding existing definition for macro \"DATA_SIZE\", which was defined in \"../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v\", line 32" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/pool_1.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/pool_1.v" 28 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1687962881595 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pool_1.v(77) " "Verilog HDL information at pool_1.v(77): always construct contains both blocking and non-blocking assignments" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/pool_1.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/pool_1.v" 77 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1687962881596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/minut/desktop/licentaaaa/lenet-5_fpga-main/lenet-5_fpga-main/src/lenet_verilog/layers/pool_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/minut/desktop/licentaaaa/lenet-5_fpga-main/lenet-5_fpga-main/src/lenet_verilog/layers/pool_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pool_1 " "Found entity 1: pool_1" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/pool_1.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/pool_1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881597 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DATA_SIZE ../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v 32 multi_add.v(25) " "Verilog HDL macro warning at multi_add.v(25): overriding existing definition for macro \"DATA_SIZE\", which was defined in \"../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v\", line 32" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 25 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1687962881599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/minut/desktop/licentaaaa/lenet-5_fpga-main/lenet-5_fpga-main/src/lenet_verilog/layers/multi_add.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/minut/desktop/licentaaaa/lenet-5_fpga-main/lenet-5_fpga-main/src/lenet_verilog/layers/multi_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 multi_add " "Found entity 1: multi_add" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881599 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DATA_SIZE ../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v 32 max_pool.v(23) " "Verilog HDL macro warning at max_pool.v(23): overriding existing definition for macro \"DATA_SIZE\", which was defined in \"../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v\", line 32" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/max_pool.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/max_pool.v" 23 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1687962881602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/minut/desktop/licentaaaa/lenet-5_fpga-main/lenet-5_fpga-main/src/lenet_verilog/layers/max_pool.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/minut/desktop/licentaaaa/lenet-5_fpga-main/lenet-5_fpga-main/src/lenet_verilog/layers/max_pool.v" { { "Info" "ISGN_ENTITY_NAME" "1 max_pool " "Found entity 1: max_pool" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/max_pool.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/max_pool.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/minut/desktop/licentaaaa/lenet-5_fpga-main/lenet-5_fpga-main/src/lenet_verilog/layers/max_index_10.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/minut/desktop/licentaaaa/lenet-5_fpga-main/lenet-5_fpga-main/src/lenet_verilog/layers/max_index_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 max_index_10 " "Found entity 1: max_index_10" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/max_index_10.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/max_index_10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/minut/desktop/licentaaaa/lenet-5_fpga-main/lenet-5_fpga-main/src/lenet_verilog/layers/larger_index.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/minut/desktop/licentaaaa/lenet-5_fpga-main/lenet-5_fpga-main/src/lenet_verilog/layers/larger_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 larger_index " "Found entity 1: larger_index" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/larger_index.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/larger_index.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881609 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DATA_SIZE ../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v 32 fc_2.v(25) " "Verilog HDL macro warning at fc_2.v(25): overriding existing definition for macro \"DATA_SIZE\", which was defined in \"../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v\", line 32" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_2.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_2.v" 25 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1687962881611 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fc_2.v(81) " "Verilog HDL information at fc_2.v(81): always construct contains both blocking and non-blocking assignments" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_2.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_2.v" 81 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1687962881612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/minut/desktop/licentaaaa/lenet-5_fpga-main/lenet-5_fpga-main/src/lenet_verilog/layers/fc_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/minut/desktop/licentaaaa/lenet-5_fpga-main/lenet-5_fpga-main/src/lenet_verilog/layers/fc_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fc_2 " "Found entity 1: fc_2" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_2.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_2.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881613 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fc_1.v(86) " "Verilog HDL information at fc_1.v(86): always construct contains both blocking and non-blocking assignments" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_1.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_1.v" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1687962881615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/minut/desktop/licentaaaa/lenet-5_fpga-main/lenet-5_fpga-main/src/lenet_verilog/layers/fc_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/minut/desktop/licentaaaa/lenet-5_fpga-main/lenet-5_fpga-main/src/lenet_verilog/layers/fc_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 fc_1 " "Found entity 1: fc_1" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_1.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_1.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881616 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "conv_3.v(92) " "Verilog HDL information at conv_3.v(92): always construct contains both blocking and non-blocking assignments" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" 92 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1687962881618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/minut/desktop/licentaaaa/lenet-5_fpga-main/lenet-5_fpga-main/src/lenet_verilog/layers/conv_3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/minut/desktop/licentaaaa/lenet-5_fpga-main/lenet-5_fpga-main/src/lenet_verilog/layers/conv_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv_3 " "Found entity 1: conv_3" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881619 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "CONV1_DEEP ../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v 14 conv_2.v(23) " "Verilog HDL macro warning at conv_2.v(23): overriding existing definition for macro \"CONV1_DEEP\", which was defined in \"../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v\", line 14" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_2.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_2.v" 23 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1687962881621 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "conv_2.v(91) " "Verilog HDL information at conv_2.v(91): always construct contains both blocking and non-blocking assignments" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_2.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_2.v" 91 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1687962881622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/minut/desktop/licentaaaa/lenet-5_fpga-main/lenet-5_fpga-main/src/lenet_verilog/layers/conv_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/minut/desktop/licentaaaa/lenet-5_fpga-main/lenet-5_fpga-main/src/lenet_verilog/layers/conv_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv_2 " "Found entity 1: conv_2" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_2.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881623 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "CONV1_SIZE ../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v 15 conv_1.v(8) " "Verilog HDL macro warning at conv_1.v(8): overriding existing definition for macro \"CONV1_SIZE\", which was defined in \"../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v\", line 15" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_1.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_1.v" 8 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1687962881625 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "conv_1.v(81) " "Verilog HDL information at conv_1.v(81): always construct contains both blocking and non-blocking assignments" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_1.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_1.v" 81 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1687962881626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/minut/desktop/licentaaaa/lenet-5_fpga-main/lenet-5_fpga-main/src/lenet_verilog/layers/conv_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/minut/desktop/licentaaaa/lenet-5_fpga-main/lenet-5_fpga-main/src/lenet_verilog/layers/conv_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv_1 " "Found entity 1: conv_1" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_1.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_1.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blk_mem_gen_0.v 1 1 " "Found 1 design units, including 1 entities, in source file blk_mem_gen_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 blk_mem_gen_0 " "Found entity 1: blk_mem_gen_0" {  } { { "blk_mem_gen_0.v" "" { Text "C:/Users/minut/Desktop/ipselector/blk_mem_gen_0.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blk_mem_gen_1.v 1 1 " "Found 1 design units, including 1 entities, in source file blk_mem_gen_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 blk_mem_gen_1 " "Found entity 1: blk_mem_gen_1" {  } { { "blk_mem_gen_1.v" "" { Text "C:/Users/minut/Desktop/ipselector/blk_mem_gen_1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blk_mem_gen_2.v 1 1 " "Found 1 design units, including 1 entities, in source file blk_mem_gen_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 blk_mem_gen_2 " "Found entity 1: blk_mem_gen_2" {  } { { "blk_mem_gen_2.v" "" { Text "C:/Users/minut/Desktop/ipselector/blk_mem_gen_2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/ipselector.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/ipselector.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector " "Found entity 1: ipselector" {  } { { "db/ip/ipselector/ipselector.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/ipselector.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/ipselector/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/ipselector/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/ipselector/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/ipselector/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/ipselector/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/ipselector/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ipselector/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/ipselector/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881712 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/ipselector/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/ipselector/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/ipselector/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/ipselector/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881743 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/ipselector/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881743 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/ipselector/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881743 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/ipselector/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881743 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/ipselector/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881743 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/ipselector/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687962881763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/ipselector/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/ipselector/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/ipselector/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/ipselector/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/ipselector/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/ipselector/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/ipselector/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/ipselector/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/ipselector/submodules/altera_reset_controller.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/ipselector/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881854 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/ipselector/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687962881864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/ipselector/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_button.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_button " "Found entity 1: ipselector_button" {  } { { "db/ip/ipselector/submodules/ipselector_button.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_debug.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/ipselector/submodules/ipselector_debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_debug_sim_scfifo_w " "Found entity 1: ipselector_debug_sim_scfifo_w" {  } { { "db/ip/ipselector/submodules/ipselector_debug.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_debug.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881880 ""} { "Info" "ISGN_ENTITY_NAME" "2 ipselector_debug_scfifo_w " "Found entity 2: ipselector_debug_scfifo_w" {  } { { "db/ip/ipselector/submodules/ipselector_debug.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_debug.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881880 ""} { "Info" "ISGN_ENTITY_NAME" "3 ipselector_debug_sim_scfifo_r " "Found entity 3: ipselector_debug_sim_scfifo_r" {  } { { "db/ip/ipselector/submodules/ipselector_debug.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_debug.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881880 ""} { "Info" "ISGN_ENTITY_NAME" "4 ipselector_debug_scfifo_r " "Found entity 4: ipselector_debug_scfifo_r" {  } { { "db/ip/ipselector/submodules/ipselector_debug.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_debug.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881880 ""} { "Info" "ISGN_ENTITY_NAME" "5 ipselector_debug " "Found entity 5: ipselector_debug" {  } { { "db/ip/ipselector/submodules/ipselector_debug.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_debug.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_ipselector.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_ipselector.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_ipselector " "Found entity 1: ipselector_ipselector" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_ipselector_cpu_register_bank_a_module " "Found entity 1: ipselector_ipselector_cpu_register_bank_a_module" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881905 ""} { "Info" "ISGN_ENTITY_NAME" "2 ipselector_ipselector_cpu_register_bank_b_module " "Found entity 2: ipselector_ipselector_cpu_register_bank_b_module" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881905 ""} { "Info" "ISGN_ENTITY_NAME" "3 ipselector_ipselector_cpu_nios2_oci_debug " "Found entity 3: ipselector_ipselector_cpu_nios2_oci_debug" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881905 ""} { "Info" "ISGN_ENTITY_NAME" "4 ipselector_ipselector_cpu_nios2_oci_break " "Found entity 4: ipselector_ipselector_cpu_nios2_oci_break" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881905 ""} { "Info" "ISGN_ENTITY_NAME" "5 ipselector_ipselector_cpu_nios2_oci_xbrk " "Found entity 5: ipselector_ipselector_cpu_nios2_oci_xbrk" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881905 ""} { "Info" "ISGN_ENTITY_NAME" "6 ipselector_ipselector_cpu_nios2_oci_dbrk " "Found entity 6: ipselector_ipselector_cpu_nios2_oci_dbrk" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881905 ""} { "Info" "ISGN_ENTITY_NAME" "7 ipselector_ipselector_cpu_nios2_oci_itrace " "Found entity 7: ipselector_ipselector_cpu_nios2_oci_itrace" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881905 ""} { "Info" "ISGN_ENTITY_NAME" "8 ipselector_ipselector_cpu_nios2_oci_td_mode " "Found entity 8: ipselector_ipselector_cpu_nios2_oci_td_mode" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 1136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881905 ""} { "Info" "ISGN_ENTITY_NAME" "9 ipselector_ipselector_cpu_nios2_oci_dtrace " "Found entity 9: ipselector_ipselector_cpu_nios2_oci_dtrace" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 1204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881905 ""} { "Info" "ISGN_ENTITY_NAME" "10 ipselector_ipselector_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: ipselector_ipselector_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881905 ""} { "Info" "ISGN_ENTITY_NAME" "11 ipselector_ipselector_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: ipselector_ipselector_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 1358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881905 ""} { "Info" "ISGN_ENTITY_NAME" "12 ipselector_ipselector_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: ipselector_ipselector_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 1401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881905 ""} { "Info" "ISGN_ENTITY_NAME" "13 ipselector_ipselector_cpu_nios2_oci_fifo " "Found entity 13: ipselector_ipselector_cpu_nios2_oci_fifo" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 1448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881905 ""} { "Info" "ISGN_ENTITY_NAME" "14 ipselector_ipselector_cpu_nios2_oci_pib " "Found entity 14: ipselector_ipselector_cpu_nios2_oci_pib" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 1934 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881905 ""} { "Info" "ISGN_ENTITY_NAME" "15 ipselector_ipselector_cpu_nios2_oci_im " "Found entity 15: ipselector_ipselector_cpu_nios2_oci_im" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881905 ""} { "Info" "ISGN_ENTITY_NAME" "16 ipselector_ipselector_cpu_nios2_performance_monitors " "Found entity 16: ipselector_ipselector_cpu_nios2_performance_monitors" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881905 ""} { "Info" "ISGN_ENTITY_NAME" "17 ipselector_ipselector_cpu_nios2_avalon_reg " "Found entity 17: ipselector_ipselector_cpu_nios2_avalon_reg" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2044 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881905 ""} { "Info" "ISGN_ENTITY_NAME" "18 ipselector_ipselector_cpu_ociram_sp_ram_module " "Found entity 18: ipselector_ipselector_cpu_ociram_sp_ram_module" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881905 ""} { "Info" "ISGN_ENTITY_NAME" "19 ipselector_ipselector_cpu_nios2_ocimem " "Found entity 19: ipselector_ipselector_cpu_nios2_ocimem" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881905 ""} { "Info" "ISGN_ENTITY_NAME" "20 ipselector_ipselector_cpu_nios2_oci " "Found entity 20: ipselector_ipselector_cpu_nios2_oci" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881905 ""} { "Info" "ISGN_ENTITY_NAME" "21 ipselector_ipselector_cpu " "Found entity 21: ipselector_ipselector_cpu" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_ipselector_cpu_debug_slave_sysclk " "Found entity 1: ipselector_ipselector_cpu_debug_slave_sysclk" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_ipselector_cpu_debug_slave_tck " "Found entity 1: ipselector_ipselector_cpu_debug_slave_tck" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_tck.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_ipselector_cpu_debug_slave_wrapper " "Found entity 1: ipselector_ipselector_cpu_debug_slave_wrapper" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_ipselector_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_ipselector_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_ipselector_cpu_test_bench " "Found entity 1: ipselector_ipselector_cpu_test_bench" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu_test_bench.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_irq_mapper " "Found entity 1: ipselector_irq_mapper" {  } { { "db/ip/ipselector/submodules/ipselector_irq_mapper.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0 " "Found entity 1: ipselector_mm_interconnect_0" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_avalon_st_adapter " "Found entity 1: ipselector_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: ipselector_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: ipselector_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962881997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962881997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_003.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_003.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_avalon_st_adapter_003 " "Found entity 1: ipselector_mm_interconnect_0_avalon_st_adapter_003" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_003.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_003.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962882007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962882007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 " "Found entity 1: ipselector_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962882011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962882011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: ipselector_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962882021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962882021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_cmd_demux " "Found entity 1: ipselector_mm_interconnect_0_cmd_demux" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962882032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962882032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_cmd_demux_001 " "Found entity 1: ipselector_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962882034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962882034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_cmd_mux " "Found entity 1: ipselector_mm_interconnect_0_cmd_mux" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962882037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962882037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_cmd_mux_002 " "Found entity 1: ipselector_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962882048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962882048 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ipselector_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at ipselector_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687962882058 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ipselector_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at ipselector_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687962882058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_router_default_decode " "Found entity 1: ipselector_mm_interconnect_0_router_default_decode" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962882059 ""} { "Info" "ISGN_ENTITY_NAME" "2 ipselector_mm_interconnect_0_router " "Found entity 2: ipselector_mm_interconnect_0_router" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962882059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962882059 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ipselector_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at ipselector_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687962882062 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ipselector_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at ipselector_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687962882062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_router_001_default_decode " "Found entity 1: ipselector_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962882063 ""} { "Info" "ISGN_ENTITY_NAME" "2 ipselector_mm_interconnect_0_router_001 " "Found entity 2: ipselector_mm_interconnect_0_router_001" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962882063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962882063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ipselector_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at ipselector_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687962882065 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ipselector_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at ipselector_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687962882065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_router_002_default_decode " "Found entity 1: ipselector_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962882066 ""} { "Info" "ISGN_ENTITY_NAME" "2 ipselector_mm_interconnect_0_router_002 " "Found entity 2: ipselector_mm_interconnect_0_router_002" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962882066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962882066 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ipselector_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at ipselector_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687962882069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ipselector_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at ipselector_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687962882069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_router_003_default_decode " "Found entity 1: ipselector_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962882070 ""} { "Info" "ISGN_ENTITY_NAME" "2 ipselector_mm_interconnect_0_router_003 " "Found entity 2: ipselector_mm_interconnect_0_router_003" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962882070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962882070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ipselector_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at ipselector_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687962882073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ipselector_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at ipselector_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687962882073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_router_004_default_decode " "Found entity 1: ipselector_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962882074 ""} { "Info" "ISGN_ENTITY_NAME" "2 ipselector_mm_interconnect_0_router_004 " "Found entity 2: ipselector_mm_interconnect_0_router_004" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962882074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962882074 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ipselector_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at ipselector_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687962882077 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ipselector_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at ipselector_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687962882077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_router_005_default_decode " "Found entity 1: ipselector_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962882078 ""} { "Info" "ISGN_ENTITY_NAME" "2 ipselector_mm_interconnect_0_router_005 " "Found entity 2: ipselector_mm_interconnect_0_router_005" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962882078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962882078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_rsp_demux " "Found entity 1: ipselector_mm_interconnect_0_rsp_demux" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962882081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962882081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_rsp_mux " "Found entity 1: ipselector_mm_interconnect_0_rsp_mux" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962882091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962882091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_rsp_mux_001 " "Found entity 1: ipselector_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962882103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962882103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_sdram " "Found entity 1: ipselector_sdram" {  } { { "db/ip/ipselector/submodules/ipselector_sdram.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962882106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962882106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_seg7 " "Found entity 1: ipselector_seg7" {  } { { "db/ip/ipselector/submodules/ipselector_seg7.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_seg7.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962882109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962882109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/tops.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/tops.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tops " "Found entity 1: tops" {  } { { "db/ip/ipselector/submodules/tops.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/tops.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962882118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962882118 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ipselector " "Elaborating entity \"ipselector\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687962882284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_button ipselector_button:button " "Elaborating entity \"ipselector_button\" for hierarchy \"ipselector_button:button\"" {  } { { "db/ip/ipselector/ipselector.v" "button" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/ipselector.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962882304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_debug ipselector_debug:debug " "Elaborating entity \"ipselector_debug\" for hierarchy \"ipselector_debug:debug\"" {  } { { "db/ip/ipselector/ipselector.v" "debug" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/ipselector.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962882312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_debug_scfifo_w ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w " "Elaborating entity \"ipselector_debug_scfifo_w\" for hierarchy \"ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\"" {  } { { "db/ip/ipselector/submodules/ipselector_debug.v" "the_ipselector_debug_scfifo_w" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_debug.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962882322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/ipselector/submodules/ipselector_debug.v" "wfifo" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_debug.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962882515 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/ipselector/submodules/ipselector_debug.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_debug.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962882522 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962882522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962882522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962882522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962882522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962882522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962882522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962882522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962882522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962882522 ""}  } { { "db/ip/ipselector/submodules/ipselector_debug.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_debug.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687962882522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/minut/Desktop/ipselector/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962882568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962882568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962882569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/minut/Desktop/ipselector/db/a_dpfifo_bb01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962882586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962882586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/minut/Desktop/ipselector/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962882587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/minut/Desktop/ipselector/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962882603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962882603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/minut/Desktop/ipselector/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962882605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/minut/Desktop/ipselector/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962882652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962882652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/minut/Desktop/ipselector/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962882654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/minut/Desktop/ipselector/db/altsyncram_dtn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962882704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962882704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/minut/Desktop/ipselector/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962882705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/minut/Desktop/ipselector/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962882757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962882757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/minut/Desktop/ipselector/db/a_dpfifo_bb01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962882758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_debug_scfifo_r ipselector_debug:debug\|ipselector_debug_scfifo_r:the_ipselector_debug_scfifo_r " "Elaborating entity \"ipselector_debug_scfifo_r\" for hierarchy \"ipselector_debug:debug\|ipselector_debug_scfifo_r:the_ipselector_debug_scfifo_r\"" {  } { { "db/ip/ipselector/submodules/ipselector_debug.v" "the_ipselector_debug_scfifo_r" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_debug.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962882766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic ipselector_debug:debug\|alt_jtag_atlantic:ipselector_debug_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"ipselector_debug:debug\|alt_jtag_atlantic:ipselector_debug_alt_jtag_atlantic\"" {  } { { "db/ip/ipselector/submodules/ipselector_debug.v" "ipselector_debug_alt_jtag_atlantic" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_debug.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962883047 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ipselector_debug:debug\|alt_jtag_atlantic:ipselector_debug_alt_jtag_atlantic " "Elaborated megafunction instantiation \"ipselector_debug:debug\|alt_jtag_atlantic:ipselector_debug_alt_jtag_atlantic\"" {  } { { "db/ip/ipselector/submodules/ipselector_debug.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_debug.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962883066 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ipselector_debug:debug\|alt_jtag_atlantic:ipselector_debug_alt_jtag_atlantic " "Instantiated megafunction \"ipselector_debug:debug\|alt_jtag_atlantic:ipselector_debug_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962883066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962883066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962883066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962883066 ""}  } { { "db/ip/ipselector/submodules/ipselector_debug.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_debug.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687962883066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ipselector_debug:debug\|alt_jtag_atlantic:ipselector_debug_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ipselector_debug:debug\|alt_jtag_atlantic:ipselector_debug_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962883567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ipselector_debug:debug\|alt_jtag_atlantic:ipselector_debug_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ipselector_debug:debug\|alt_jtag_atlantic:ipselector_debug_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962883703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector ipselector_ipselector:ipselector " "Elaborating entity \"ipselector_ipselector\" for hierarchy \"ipselector_ipselector:ipselector\"" {  } { { "db/ip/ipselector/ipselector.v" "ipselector" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/ipselector.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962883745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu " "Elaborating entity \"ipselector_ipselector_cpu\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector.v" "cpu" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962883756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_test_bench ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_test_bench:the_ipselector_ipselector_cpu_test_bench " "Elaborating entity \"ipselector_ipselector_cpu_test_bench\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_test_bench:the_ipselector_ipselector_cpu_test_bench\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_test_bench" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 3566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962883863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_register_bank_a_module ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_register_bank_a_module:ipselector_ipselector_cpu_register_bank_a " "Elaborating entity \"ipselector_ipselector_cpu_register_bank_a_module\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_register_bank_a_module:ipselector_ipselector_cpu_register_bank_a\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "ipselector_ipselector_cpu_register_bank_a" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 4082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962883876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_register_bank_a_module:ipselector_ipselector_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_register_bank_a_module:ipselector_ipselector_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_altsyncram" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962883928 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_register_bank_a_module:ipselector_ipselector_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_register_bank_a_module:ipselector_ipselector_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962883940 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_register_bank_a_module:ipselector_ipselector_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_register_bank_a_module:ipselector_ipselector_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962883940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962883940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962883940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962883940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962883940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962883940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962883940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962883940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962883940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962883940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962883940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962883940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962883940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962883940 ""}  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687962883940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/minut/Desktop/ipselector/db/altsyncram_s0c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962883989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962883989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_register_bank_a_module:ipselector_ipselector_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_register_bank_a_module:ipselector_ipselector_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962883990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_register_bank_b_module ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_register_bank_b_module:ipselector_ipselector_cpu_register_bank_b " "Elaborating entity \"ipselector_ipselector_cpu_register_bank_b_module\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_register_bank_b_module:ipselector_ipselector_cpu_register_bank_b\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "ipselector_ipselector_cpu_register_bank_b" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 4100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962884008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_oci ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci " "Elaborating entity \"ipselector_ipselector_cpu_nios2_oci\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_nios2_oci" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 4596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962884026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_oci_debug ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_debug:the_ipselector_ipselector_cpu_nios2_oci_debug " "Elaborating entity \"ipselector_ipselector_cpu_nios2_oci_debug\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_debug:the_ipselector_ipselector_cpu_nios2_oci_debug\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_nios2_oci_debug" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962884052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_debug:the_ipselector_ipselector_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_debug:the_ipselector_ipselector_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962884080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_debug:the_ipselector_ipselector_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_debug:the_ipselector_ipselector_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 222 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962884086 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_debug:the_ipselector_ipselector_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_debug:the_ipselector_ipselector_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962884086 ""}  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 222 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687962884086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_oci_break ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_break:the_ipselector_ipselector_cpu_nios2_oci_break " "Elaborating entity \"ipselector_ipselector_cpu_nios2_oci_break\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_break:the_ipselector_ipselector_cpu_nios2_oci_break\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_nios2_oci_break" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962884090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_oci_xbrk ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_xbrk:the_ipselector_ipselector_cpu_nios2_oci_xbrk " "Elaborating entity \"ipselector_ipselector_cpu_nios2_oci_xbrk\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_xbrk:the_ipselector_ipselector_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_nios2_oci_xbrk" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962884130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_oci_dbrk ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_dbrk:the_ipselector_ipselector_cpu_nios2_oci_dbrk " "Elaborating entity \"ipselector_ipselector_cpu_nios2_oci_dbrk\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_dbrk:the_ipselector_ipselector_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_nios2_oci_dbrk" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962884138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_oci_itrace ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_itrace:the_ipselector_ipselector_cpu_nios2_oci_itrace " "Elaborating entity \"ipselector_ipselector_cpu_nios2_oci_itrace\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_itrace:the_ipselector_ipselector_cpu_nios2_oci_itrace\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_nios2_oci_itrace" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962884146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_oci_dtrace ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_dtrace:the_ipselector_ipselector_cpu_nios2_oci_dtrace " "Elaborating entity \"ipselector_ipselector_cpu_nios2_oci_dtrace\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_dtrace:the_ipselector_ipselector_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_nios2_oci_dtrace" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962884155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_oci_td_mode ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_dtrace:the_ipselector_ipselector_cpu_nios2_oci_dtrace\|ipselector_ipselector_cpu_nios2_oci_td_mode:ipselector_ipselector_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"ipselector_ipselector_cpu_nios2_oci_td_mode\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_dtrace:the_ipselector_ipselector_cpu_nios2_oci_dtrace\|ipselector_ipselector_cpu_nios2_oci_td_mode:ipselector_ipselector_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "ipselector_ipselector_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 1254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962884202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_oci_fifo ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_fifo:the_ipselector_ipselector_cpu_nios2_oci_fifo " "Elaborating entity \"ipselector_ipselector_cpu_nios2_oci_fifo\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_fifo:the_ipselector_ipselector_cpu_nios2_oci_fifo\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_nios2_oci_fifo" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962884208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_oci_compute_input_tm_cnt ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_fifo:the_ipselector_ipselector_cpu_nios2_oci_fifo\|ipselector_ipselector_cpu_nios2_oci_compute_input_tm_cnt:the_ipselector_ipselector_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"ipselector_ipselector_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_fifo:the_ipselector_ipselector_cpu_nios2_oci_fifo\|ipselector_ipselector_cpu_nios2_oci_compute_input_tm_cnt:the_ipselector_ipselector_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 1567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962884238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_oci_fifo_wrptr_inc ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_fifo:the_ipselector_ipselector_cpu_nios2_oci_fifo\|ipselector_ipselector_cpu_nios2_oci_fifo_wrptr_inc:the_ipselector_ipselector_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"ipselector_ipselector_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_fifo:the_ipselector_ipselector_cpu_nios2_oci_fifo\|ipselector_ipselector_cpu_nios2_oci_fifo_wrptr_inc:the_ipselector_ipselector_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 1576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962884245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_oci_fifo_cnt_inc ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_fifo:the_ipselector_ipselector_cpu_nios2_oci_fifo\|ipselector_ipselector_cpu_nios2_oci_fifo_cnt_inc:the_ipselector_ipselector_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"ipselector_ipselector_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_fifo:the_ipselector_ipselector_cpu_nios2_oci_fifo\|ipselector_ipselector_cpu_nios2_oci_fifo_cnt_inc:the_ipselector_ipselector_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 1585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962884251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_oci_pib ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_pib:the_ipselector_ipselector_cpu_nios2_oci_pib " "Elaborating entity \"ipselector_ipselector_cpu_nios2_oci_pib\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_pib:the_ipselector_ipselector_cpu_nios2_oci_pib\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_nios2_oci_pib" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962884258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_oci_im ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_im:the_ipselector_ipselector_cpu_nios2_oci_im " "Elaborating entity \"ipselector_ipselector_cpu_nios2_oci_im\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_im:the_ipselector_ipselector_cpu_nios2_oci_im\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_nios2_oci_im" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962884263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_avalon_reg ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_avalon_reg:the_ipselector_ipselector_cpu_nios2_avalon_reg " "Elaborating entity \"ipselector_ipselector_cpu_nios2_avalon_reg\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_avalon_reg:the_ipselector_ipselector_cpu_nios2_avalon_reg\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_nios2_avalon_reg" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962884272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_ocimem ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_ocimem:the_ipselector_ipselector_cpu_nios2_ocimem " "Elaborating entity \"ipselector_ipselector_cpu_nios2_ocimem\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_ocimem:the_ipselector_ipselector_cpu_nios2_ocimem\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_nios2_ocimem" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962884282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_ociram_sp_ram_module ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_ocimem:the_ipselector_ipselector_cpu_nios2_ocimem\|ipselector_ipselector_cpu_ociram_sp_ram_module:ipselector_ipselector_cpu_ociram_sp_ram " "Elaborating entity \"ipselector_ipselector_cpu_ociram_sp_ram_module\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_ocimem:the_ipselector_ipselector_cpu_nios2_ocimem\|ipselector_ipselector_cpu_ociram_sp_ram_module:ipselector_ipselector_cpu_ociram_sp_ram\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "ipselector_ipselector_cpu_ociram_sp_ram" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962884301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_ocimem:the_ipselector_ipselector_cpu_nios2_ocimem\|ipselector_ipselector_cpu_ociram_sp_ram_module:ipselector_ipselector_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_ocimem:the_ipselector_ipselector_cpu_nios2_ocimem\|ipselector_ipselector_cpu_ociram_sp_ram_module:ipselector_ipselector_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_altsyncram" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962884314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_ocimem:the_ipselector_ipselector_cpu_nios2_ocimem\|ipselector_ipselector_cpu_ociram_sp_ram_module:ipselector_ipselector_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_ocimem:the_ipselector_ipselector_cpu_nios2_ocimem\|ipselector_ipselector_cpu_ociram_sp_ram_module:ipselector_ipselector_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2177 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962884325 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_ocimem:the_ipselector_ipselector_cpu_nios2_ocimem\|ipselector_ipselector_cpu_ociram_sp_ram_module:ipselector_ipselector_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_ocimem:the_ipselector_ipselector_cpu_nios2_ocimem\|ipselector_ipselector_cpu_ociram_sp_ram_module:ipselector_ipselector_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962884325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962884325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962884325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962884325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962884325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962884325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962884325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962884325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962884325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962884325 ""}  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2177 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687962884325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/minut/Desktop/ipselector/db/altsyncram_0n61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962884373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_ocimem:the_ipselector_ipselector_cpu_nios2_ocimem\|ipselector_ipselector_cpu_ociram_sp_ram_module:ipselector_ipselector_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_ocimem:the_ipselector_ipselector_cpu_nios2_ocimem\|ipselector_ipselector_cpu_ociram_sp_ram_module:ipselector_ipselector_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962884374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_debug_slave_wrapper ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper " "Elaborating entity \"ipselector_ipselector_cpu_debug_slave_wrapper\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_debug_slave_wrapper" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962884391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_debug_slave_tck ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|ipselector_ipselector_cpu_debug_slave_tck:the_ipselector_ipselector_cpu_debug_slave_tck " "Elaborating entity \"ipselector_ipselector_cpu_debug_slave_tck\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|ipselector_ipselector_cpu_debug_slave_tck:the_ipselector_ipselector_cpu_debug_slave_tck\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v" "the_ipselector_ipselector_cpu_debug_slave_tck" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962884401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_debug_slave_sysclk ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|ipselector_ipselector_cpu_debug_slave_sysclk:the_ipselector_ipselector_cpu_debug_slave_sysclk " "Elaborating entity \"ipselector_ipselector_cpu_debug_slave_sysclk\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|ipselector_ipselector_cpu_debug_slave_sysclk:the_ipselector_ipselector_cpu_debug_slave_sysclk\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v" "the_ipselector_ipselector_cpu_debug_slave_sysclk" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962884443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v" "ipselector_ipselector_cpu_debug_slave_phy" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962884500 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962884506 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy " "Instantiated megafunction \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962884506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962884506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962884506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962884506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962884506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962884506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962884506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962884506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962884506 ""}  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687962884506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962884509 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962884517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962884519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962884531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tops tops:nios_top " "Elaborating entity \"tops\" for hierarchy \"tops:nios_top\"" {  } { { "db/ip/ipselector/ipselector.v" "nios_top" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/ipselector.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962884545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "x7seg_dec tops:nios_top\|x7seg_dec:x7seg_dec " "Elaborating entity \"x7seg_dec\" for hierarchy \"tops:nios_top\|x7seg_dec:x7seg_dec\"" {  } { { "db/ip/ipselector/submodules/tops.sv" "x7seg_dec" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/tops.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962884554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lenet_top tops:nios_top\|lenet_top:lenet_top " "Elaborating entity \"lenet_top\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\"" {  } { { "db/ip/ipselector/submodules/tops.sv" "lenet_top" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/tops.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962884564 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bias_weights_bram_dina lenet_top.v(146) " "Verilog HDL or VHDL warning at lenet_top.v(146): object \"bias_weights_bram_dina\" assigned a value but never read" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687962884565 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "input_bram_dina lenet_top.v(158) " "Verilog HDL or VHDL warning at lenet_top.v(158): object \"input_bram_dina\" assigned a value but never read" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687962884565 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lenet_top.v(539) " "Verilog HDL Case Statement information at lenet_top.v(539): all case item expressions in this case statement are onehot" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1687962884573 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bias_weights_bram_addra lenet_top.v(532) " "Verilog HDL Always Construct warning at lenet_top.v(532): inferring latch(es) for variable \"bias_weights_bram_addra\", which holds its previous value in one or more paths through the always construct" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 532 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687962884574 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "conv_1_bias_weights_bram_douta lenet_top.v(532) " "Verilog HDL Always Construct warning at lenet_top.v(532): inferring latch(es) for variable \"conv_1_bias_weights_bram_douta\", which holds its previous value in one or more paths through the always construct" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 532 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687962884574 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "conv_2_bias_weights_bram_douta lenet_top.v(532) " "Verilog HDL Always Construct warning at lenet_top.v(532): inferring latch(es) for variable \"conv_2_bias_weights_bram_douta\", which holds its previous value in one or more paths through the always construct" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 532 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687962884575 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "conv_3_bias_weights_bram_douta lenet_top.v(532) " "Verilog HDL Always Construct warning at lenet_top.v(532): inferring latch(es) for variable \"conv_3_bias_weights_bram_douta\", which holds its previous value in one or more paths through the always construct" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 532 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687962884575 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fc_1_bias_weights_bram_douta lenet_top.v(532) " "Verilog HDL Always Construct warning at lenet_top.v(532): inferring latch(es) for variable \"fc_1_bias_weights_bram_douta\", which holds its previous value in one or more paths through the always construct" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 532 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687962884575 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fc_2_bias_weights_bram_douta lenet_top.v(532) " "Verilog HDL Always Construct warning at lenet_top.v(532): inferring latch(es) for variable \"fc_2_bias_weights_bram_douta\", which holds its previous value in one or more paths through the always construct" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 532 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687962884575 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lenet_top.v(634) " "Verilog HDL Case Statement warning at lenet_top.v(634): case item expression covers a value already covered by a previous case item" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 634 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1687962884576 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lenet_top.v(594) " "Verilog HDL Case Statement information at lenet_top.v(594): all case item expressions in this case statement are onehot" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1687962884576 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result_bram_addra lenet_top.v(587) " "Verilog HDL Always Construct warning at lenet_top.v(587): inferring latch(es) for variable \"result_bram_addra\", which holds its previous value in one or more paths through the always construct" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 587 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687962884578 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result_bram_dina lenet_top.v(587) " "Verilog HDL Always Construct warning at lenet_top.v(587): inferring latch(es) for variable \"result_bram_dina\", which holds its previous value in one or more paths through the always construct" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 587 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687962884578 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pool_1_result_bram_douta lenet_top.v(587) " "Verilog HDL Always Construct warning at lenet_top.v(587): inferring latch(es) for variable \"pool_1_result_bram_douta\", which holds its previous value in one or more paths through the always construct" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 587 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687962884578 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "conv_2_result_bram_douta lenet_top.v(587) " "Verilog HDL Always Construct warning at lenet_top.v(587): inferring latch(es) for variable \"conv_2_result_bram_douta\", which holds its previous value in one or more paths through the always construct" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 587 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687962884578 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "conv_3_result_bram_douta lenet_top.v(587) " "Verilog HDL Always Construct warning at lenet_top.v(587): inferring latch(es) for variable \"conv_3_result_bram_douta\", which holds its previous value in one or more paths through the always construct" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 587 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687962884578 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pool_2_result_bram_douta lenet_top.v(587) " "Verilog HDL Always Construct warning at lenet_top.v(587): inferring latch(es) for variable \"pool_2_result_bram_douta\", which holds its previous value in one or more paths through the always construct" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 587 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687962884578 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fc_1_result_bram_douta lenet_top.v(587) " "Verilog HDL Always Construct warning at lenet_top.v(587): inferring latch(es) for variable \"fc_1_result_bram_douta\", which holds its previous value in one or more paths through the always construct" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 587 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687962884578 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fc_2_result_bram_douta lenet_top.v(587) " "Verilog HDL Always Construct warning at lenet_top.v(587): inferring latch(es) for variable \"fc_2_result_bram_douta\", which holds its previous value in one or more paths through the always construct" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 587 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687962884579 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "input_bram_addra lenet_top.v(671) " "Verilog HDL Always Construct warning at lenet_top.v(671): inferring latch(es) for variable \"input_bram_addra\", which holds its previous value in one or more paths through the always construct" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 671 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687962884579 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "conv_1_input_bram_douta lenet_top.v(671) " "Verilog HDL Always Construct warning at lenet_top.v(671): inferring latch(es) for variable \"conv_1_input_bram_douta\", which holds its previous value in one or more paths through the always construct" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 671 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687962884579 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_input_bram_douta\[0\] lenet_top.v(678) " "Inferred latch for \"conv_1_input_bram_douta\[0\]\" at lenet_top.v(678)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884584 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_input_bram_douta\[1\] lenet_top.v(678) " "Inferred latch for \"conv_1_input_bram_douta\[1\]\" at lenet_top.v(678)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884584 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_input_bram_douta\[2\] lenet_top.v(678) " "Inferred latch for \"conv_1_input_bram_douta\[2\]\" at lenet_top.v(678)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884585 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_input_bram_douta\[3\] lenet_top.v(678) " "Inferred latch for \"conv_1_input_bram_douta\[3\]\" at lenet_top.v(678)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884585 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_input_bram_douta\[4\] lenet_top.v(678) " "Inferred latch for \"conv_1_input_bram_douta\[4\]\" at lenet_top.v(678)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884585 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_input_bram_douta\[5\] lenet_top.v(678) " "Inferred latch for \"conv_1_input_bram_douta\[5\]\" at lenet_top.v(678)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884585 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_input_bram_douta\[6\] lenet_top.v(678) " "Inferred latch for \"conv_1_input_bram_douta\[6\]\" at lenet_top.v(678)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884585 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_input_bram_douta\[7\] lenet_top.v(678) " "Inferred latch for \"conv_1_input_bram_douta\[7\]\" at lenet_top.v(678)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884585 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_input_bram_douta\[8\] lenet_top.v(678) " "Inferred latch for \"conv_1_input_bram_douta\[8\]\" at lenet_top.v(678)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884585 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_input_bram_douta\[9\] lenet_top.v(678) " "Inferred latch for \"conv_1_input_bram_douta\[9\]\" at lenet_top.v(678)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884585 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_input_bram_douta\[10\] lenet_top.v(678) " "Inferred latch for \"conv_1_input_bram_douta\[10\]\" at lenet_top.v(678)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884585 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_input_bram_douta\[11\] lenet_top.v(678) " "Inferred latch for \"conv_1_input_bram_douta\[11\]\" at lenet_top.v(678)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884586 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_input_bram_douta\[12\] lenet_top.v(678) " "Inferred latch for \"conv_1_input_bram_douta\[12\]\" at lenet_top.v(678)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884586 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_input_bram_douta\[13\] lenet_top.v(678) " "Inferred latch for \"conv_1_input_bram_douta\[13\]\" at lenet_top.v(678)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884586 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_input_bram_douta\[14\] lenet_top.v(678) " "Inferred latch for \"conv_1_input_bram_douta\[14\]\" at lenet_top.v(678)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884586 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_input_bram_douta\[15\] lenet_top.v(678) " "Inferred latch for \"conv_1_input_bram_douta\[15\]\" at lenet_top.v(678)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884586 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_bram_addra\[0\] lenet_top.v(678) " "Inferred latch for \"input_bram_addra\[0\]\" at lenet_top.v(678)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884586 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_bram_addra\[1\] lenet_top.v(678) " "Inferred latch for \"input_bram_addra\[1\]\" at lenet_top.v(678)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884587 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_bram_addra\[2\] lenet_top.v(678) " "Inferred latch for \"input_bram_addra\[2\]\" at lenet_top.v(678)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884587 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_bram_addra\[3\] lenet_top.v(678) " "Inferred latch for \"input_bram_addra\[3\]\" at lenet_top.v(678)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884587 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_bram_addra\[4\] lenet_top.v(678) " "Inferred latch for \"input_bram_addra\[4\]\" at lenet_top.v(678)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884587 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_bram_addra\[5\] lenet_top.v(678) " "Inferred latch for \"input_bram_addra\[5\]\" at lenet_top.v(678)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884587 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_bram_addra\[6\] lenet_top.v(678) " "Inferred latch for \"input_bram_addra\[6\]\" at lenet_top.v(678)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884587 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_bram_addra\[7\] lenet_top.v(678) " "Inferred latch for \"input_bram_addra\[7\]\" at lenet_top.v(678)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884587 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_bram_addra\[8\] lenet_top.v(678) " "Inferred latch for \"input_bram_addra\[8\]\" at lenet_top.v(678)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884588 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_bram_addra\[9\] lenet_top.v(678) " "Inferred latch for \"input_bram_addra\[9\]\" at lenet_top.v(678)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884588 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_bram_addra\[10\] lenet_top.v(678) " "Inferred latch for \"input_bram_addra\[10\]\" at lenet_top.v(678)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884588 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_bram_addra\[11\] lenet_top.v(678) " "Inferred latch for \"input_bram_addra\[11\]\" at lenet_top.v(678)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884588 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_bram_addra\[12\] lenet_top.v(678) " "Inferred latch for \"input_bram_addra\[12\]\" at lenet_top.v(678)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884588 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_bram_addra\[13\] lenet_top.v(678) " "Inferred latch for \"input_bram_addra\[13\]\" at lenet_top.v(678)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884588 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_result_bram_douta\[0\] lenet_top.v(594) " "Inferred latch for \"fc_2_result_bram_douta\[0\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884589 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_result_bram_douta\[1\] lenet_top.v(594) " "Inferred latch for \"fc_2_result_bram_douta\[1\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884589 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_result_bram_douta\[2\] lenet_top.v(594) " "Inferred latch for \"fc_2_result_bram_douta\[2\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884589 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_result_bram_douta\[3\] lenet_top.v(594) " "Inferred latch for \"fc_2_result_bram_douta\[3\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884589 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_result_bram_douta\[4\] lenet_top.v(594) " "Inferred latch for \"fc_2_result_bram_douta\[4\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884589 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_result_bram_douta\[5\] lenet_top.v(594) " "Inferred latch for \"fc_2_result_bram_douta\[5\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884589 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_result_bram_douta\[6\] lenet_top.v(594) " "Inferred latch for \"fc_2_result_bram_douta\[6\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884589 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_result_bram_douta\[7\] lenet_top.v(594) " "Inferred latch for \"fc_2_result_bram_douta\[7\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884590 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_result_bram_douta\[8\] lenet_top.v(594) " "Inferred latch for \"fc_2_result_bram_douta\[8\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884590 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_result_bram_douta\[9\] lenet_top.v(594) " "Inferred latch for \"fc_2_result_bram_douta\[9\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884590 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_result_bram_douta\[10\] lenet_top.v(594) " "Inferred latch for \"fc_2_result_bram_douta\[10\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884590 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_result_bram_douta\[11\] lenet_top.v(594) " "Inferred latch for \"fc_2_result_bram_douta\[11\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884590 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_result_bram_douta\[12\] lenet_top.v(594) " "Inferred latch for \"fc_2_result_bram_douta\[12\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884590 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_result_bram_douta\[13\] lenet_top.v(594) " "Inferred latch for \"fc_2_result_bram_douta\[13\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884591 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_result_bram_douta\[14\] lenet_top.v(594) " "Inferred latch for \"fc_2_result_bram_douta\[14\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884591 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_result_bram_douta\[15\] lenet_top.v(594) " "Inferred latch for \"fc_2_result_bram_douta\[15\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884591 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_result_bram_douta\[0\] lenet_top.v(594) " "Inferred latch for \"fc_1_result_bram_douta\[0\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884591 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_result_bram_douta\[1\] lenet_top.v(594) " "Inferred latch for \"fc_1_result_bram_douta\[1\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884591 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_result_bram_douta\[2\] lenet_top.v(594) " "Inferred latch for \"fc_1_result_bram_douta\[2\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884591 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_result_bram_douta\[3\] lenet_top.v(594) " "Inferred latch for \"fc_1_result_bram_douta\[3\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884592 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_result_bram_douta\[4\] lenet_top.v(594) " "Inferred latch for \"fc_1_result_bram_douta\[4\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884592 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_result_bram_douta\[5\] lenet_top.v(594) " "Inferred latch for \"fc_1_result_bram_douta\[5\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884592 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_result_bram_douta\[6\] lenet_top.v(594) " "Inferred latch for \"fc_1_result_bram_douta\[6\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884592 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_result_bram_douta\[7\] lenet_top.v(594) " "Inferred latch for \"fc_1_result_bram_douta\[7\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884592 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_result_bram_douta\[8\] lenet_top.v(594) " "Inferred latch for \"fc_1_result_bram_douta\[8\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884592 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_result_bram_douta\[9\] lenet_top.v(594) " "Inferred latch for \"fc_1_result_bram_douta\[9\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884593 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_result_bram_douta\[10\] lenet_top.v(594) " "Inferred latch for \"fc_1_result_bram_douta\[10\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884593 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_result_bram_douta\[11\] lenet_top.v(594) " "Inferred latch for \"fc_1_result_bram_douta\[11\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884593 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_result_bram_douta\[12\] lenet_top.v(594) " "Inferred latch for \"fc_1_result_bram_douta\[12\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884593 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_result_bram_douta\[13\] lenet_top.v(594) " "Inferred latch for \"fc_1_result_bram_douta\[13\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884593 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_result_bram_douta\[14\] lenet_top.v(594) " "Inferred latch for \"fc_1_result_bram_douta\[14\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884594 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_result_bram_douta\[15\] lenet_top.v(594) " "Inferred latch for \"fc_1_result_bram_douta\[15\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884594 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_2_result_bram_douta\[0\] lenet_top.v(594) " "Inferred latch for \"pool_2_result_bram_douta\[0\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884594 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_2_result_bram_douta\[1\] lenet_top.v(594) " "Inferred latch for \"pool_2_result_bram_douta\[1\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884594 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_2_result_bram_douta\[2\] lenet_top.v(594) " "Inferred latch for \"pool_2_result_bram_douta\[2\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884594 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_2_result_bram_douta\[3\] lenet_top.v(594) " "Inferred latch for \"pool_2_result_bram_douta\[3\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884594 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_2_result_bram_douta\[4\] lenet_top.v(594) " "Inferred latch for \"pool_2_result_bram_douta\[4\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884595 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_2_result_bram_douta\[5\] lenet_top.v(594) " "Inferred latch for \"pool_2_result_bram_douta\[5\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884595 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_2_result_bram_douta\[6\] lenet_top.v(594) " "Inferred latch for \"pool_2_result_bram_douta\[6\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884595 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_2_result_bram_douta\[7\] lenet_top.v(594) " "Inferred latch for \"pool_2_result_bram_douta\[7\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884595 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_2_result_bram_douta\[8\] lenet_top.v(594) " "Inferred latch for \"pool_2_result_bram_douta\[8\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884595 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_2_result_bram_douta\[9\] lenet_top.v(594) " "Inferred latch for \"pool_2_result_bram_douta\[9\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884595 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_2_result_bram_douta\[10\] lenet_top.v(594) " "Inferred latch for \"pool_2_result_bram_douta\[10\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884595 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_2_result_bram_douta\[11\] lenet_top.v(594) " "Inferred latch for \"pool_2_result_bram_douta\[11\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884596 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_2_result_bram_douta\[12\] lenet_top.v(594) " "Inferred latch for \"pool_2_result_bram_douta\[12\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884596 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_2_result_bram_douta\[13\] lenet_top.v(594) " "Inferred latch for \"pool_2_result_bram_douta\[13\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884596 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_2_result_bram_douta\[14\] lenet_top.v(594) " "Inferred latch for \"pool_2_result_bram_douta\[14\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884596 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_2_result_bram_douta\[15\] lenet_top.v(594) " "Inferred latch for \"pool_2_result_bram_douta\[15\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884596 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_result_bram_douta\[0\] lenet_top.v(594) " "Inferred latch for \"conv_3_result_bram_douta\[0\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884597 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_result_bram_douta\[1\] lenet_top.v(594) " "Inferred latch for \"conv_3_result_bram_douta\[1\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884597 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_result_bram_douta\[2\] lenet_top.v(594) " "Inferred latch for \"conv_3_result_bram_douta\[2\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884597 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_result_bram_douta\[3\] lenet_top.v(594) " "Inferred latch for \"conv_3_result_bram_douta\[3\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884597 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_result_bram_douta\[4\] lenet_top.v(594) " "Inferred latch for \"conv_3_result_bram_douta\[4\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884597 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_result_bram_douta\[5\] lenet_top.v(594) " "Inferred latch for \"conv_3_result_bram_douta\[5\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884598 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_result_bram_douta\[6\] lenet_top.v(594) " "Inferred latch for \"conv_3_result_bram_douta\[6\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884598 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_result_bram_douta\[7\] lenet_top.v(594) " "Inferred latch for \"conv_3_result_bram_douta\[7\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884598 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_result_bram_douta\[8\] lenet_top.v(594) " "Inferred latch for \"conv_3_result_bram_douta\[8\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884598 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_result_bram_douta\[9\] lenet_top.v(594) " "Inferred latch for \"conv_3_result_bram_douta\[9\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884598 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_result_bram_douta\[10\] lenet_top.v(594) " "Inferred latch for \"conv_3_result_bram_douta\[10\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884598 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_result_bram_douta\[11\] lenet_top.v(594) " "Inferred latch for \"conv_3_result_bram_douta\[11\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884599 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_result_bram_douta\[12\] lenet_top.v(594) " "Inferred latch for \"conv_3_result_bram_douta\[12\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884599 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_result_bram_douta\[13\] lenet_top.v(594) " "Inferred latch for \"conv_3_result_bram_douta\[13\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884599 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_result_bram_douta\[14\] lenet_top.v(594) " "Inferred latch for \"conv_3_result_bram_douta\[14\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884599 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_result_bram_douta\[15\] lenet_top.v(594) " "Inferred latch for \"conv_3_result_bram_douta\[15\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884599 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_result_bram_douta\[0\] lenet_top.v(594) " "Inferred latch for \"conv_2_result_bram_douta\[0\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884599 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_result_bram_douta\[1\] lenet_top.v(594) " "Inferred latch for \"conv_2_result_bram_douta\[1\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884599 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_result_bram_douta\[2\] lenet_top.v(594) " "Inferred latch for \"conv_2_result_bram_douta\[2\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884600 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_result_bram_douta\[3\] lenet_top.v(594) " "Inferred latch for \"conv_2_result_bram_douta\[3\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884600 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_result_bram_douta\[4\] lenet_top.v(594) " "Inferred latch for \"conv_2_result_bram_douta\[4\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884600 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_result_bram_douta\[5\] lenet_top.v(594) " "Inferred latch for \"conv_2_result_bram_douta\[5\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884601 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_result_bram_douta\[6\] lenet_top.v(594) " "Inferred latch for \"conv_2_result_bram_douta\[6\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884601 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_result_bram_douta\[7\] lenet_top.v(594) " "Inferred latch for \"conv_2_result_bram_douta\[7\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884601 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_result_bram_douta\[8\] lenet_top.v(594) " "Inferred latch for \"conv_2_result_bram_douta\[8\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884601 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_result_bram_douta\[9\] lenet_top.v(594) " "Inferred latch for \"conv_2_result_bram_douta\[9\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884601 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_result_bram_douta\[10\] lenet_top.v(594) " "Inferred latch for \"conv_2_result_bram_douta\[10\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884601 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_result_bram_douta\[11\] lenet_top.v(594) " "Inferred latch for \"conv_2_result_bram_douta\[11\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884601 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_result_bram_douta\[12\] lenet_top.v(594) " "Inferred latch for \"conv_2_result_bram_douta\[12\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884601 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_result_bram_douta\[13\] lenet_top.v(594) " "Inferred latch for \"conv_2_result_bram_douta\[13\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884602 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_result_bram_douta\[14\] lenet_top.v(594) " "Inferred latch for \"conv_2_result_bram_douta\[14\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884602 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_result_bram_douta\[15\] lenet_top.v(594) " "Inferred latch for \"conv_2_result_bram_douta\[15\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884602 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_1_result_bram_douta\[0\] lenet_top.v(594) " "Inferred latch for \"pool_1_result_bram_douta\[0\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884602 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_1_result_bram_douta\[1\] lenet_top.v(594) " "Inferred latch for \"pool_1_result_bram_douta\[1\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884602 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_1_result_bram_douta\[2\] lenet_top.v(594) " "Inferred latch for \"pool_1_result_bram_douta\[2\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884602 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_1_result_bram_douta\[3\] lenet_top.v(594) " "Inferred latch for \"pool_1_result_bram_douta\[3\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884602 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_1_result_bram_douta\[4\] lenet_top.v(594) " "Inferred latch for \"pool_1_result_bram_douta\[4\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884603 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_1_result_bram_douta\[5\] lenet_top.v(594) " "Inferred latch for \"pool_1_result_bram_douta\[5\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884603 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_1_result_bram_douta\[6\] lenet_top.v(594) " "Inferred latch for \"pool_1_result_bram_douta\[6\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884603 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_1_result_bram_douta\[7\] lenet_top.v(594) " "Inferred latch for \"pool_1_result_bram_douta\[7\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884603 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_1_result_bram_douta\[8\] lenet_top.v(594) " "Inferred latch for \"pool_1_result_bram_douta\[8\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884603 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_1_result_bram_douta\[9\] lenet_top.v(594) " "Inferred latch for \"pool_1_result_bram_douta\[9\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884603 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_1_result_bram_douta\[10\] lenet_top.v(594) " "Inferred latch for \"pool_1_result_bram_douta\[10\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884604 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_1_result_bram_douta\[11\] lenet_top.v(594) " "Inferred latch for \"pool_1_result_bram_douta\[11\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884604 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_1_result_bram_douta\[12\] lenet_top.v(594) " "Inferred latch for \"pool_1_result_bram_douta\[12\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884604 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_1_result_bram_douta\[13\] lenet_top.v(594) " "Inferred latch for \"pool_1_result_bram_douta\[13\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884604 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_1_result_bram_douta\[14\] lenet_top.v(594) " "Inferred latch for \"pool_1_result_bram_douta\[14\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884604 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_1_result_bram_douta\[15\] lenet_top.v(594) " "Inferred latch for \"pool_1_result_bram_douta\[15\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884604 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_dina\[0\] lenet_top.v(594) " "Inferred latch for \"result_bram_dina\[0\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884604 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_dina\[1\] lenet_top.v(594) " "Inferred latch for \"result_bram_dina\[1\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884605 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_dina\[2\] lenet_top.v(594) " "Inferred latch for \"result_bram_dina\[2\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884605 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_dina\[3\] lenet_top.v(594) " "Inferred latch for \"result_bram_dina\[3\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884605 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_dina\[4\] lenet_top.v(594) " "Inferred latch for \"result_bram_dina\[4\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884605 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_dina\[5\] lenet_top.v(594) " "Inferred latch for \"result_bram_dina\[5\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884605 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_dina\[6\] lenet_top.v(594) " "Inferred latch for \"result_bram_dina\[6\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884605 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_dina\[7\] lenet_top.v(594) " "Inferred latch for \"result_bram_dina\[7\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884605 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_dina\[8\] lenet_top.v(594) " "Inferred latch for \"result_bram_dina\[8\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884606 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_dina\[9\] lenet_top.v(594) " "Inferred latch for \"result_bram_dina\[9\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884606 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_dina\[10\] lenet_top.v(594) " "Inferred latch for \"result_bram_dina\[10\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884606 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_dina\[11\] lenet_top.v(594) " "Inferred latch for \"result_bram_dina\[11\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884606 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_dina\[12\] lenet_top.v(594) " "Inferred latch for \"result_bram_dina\[12\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884606 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_dina\[13\] lenet_top.v(594) " "Inferred latch for \"result_bram_dina\[13\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884606 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_dina\[14\] lenet_top.v(594) " "Inferred latch for \"result_bram_dina\[14\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884606 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_dina\[15\] lenet_top.v(594) " "Inferred latch for \"result_bram_dina\[15\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884607 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_addra\[0\] lenet_top.v(594) " "Inferred latch for \"result_bram_addra\[0\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884607 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_addra\[1\] lenet_top.v(594) " "Inferred latch for \"result_bram_addra\[1\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884607 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_addra\[2\] lenet_top.v(594) " "Inferred latch for \"result_bram_addra\[2\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884607 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_addra\[3\] lenet_top.v(594) " "Inferred latch for \"result_bram_addra\[3\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884607 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_addra\[4\] lenet_top.v(594) " "Inferred latch for \"result_bram_addra\[4\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884607 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_addra\[5\] lenet_top.v(594) " "Inferred latch for \"result_bram_addra\[5\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884607 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_addra\[6\] lenet_top.v(594) " "Inferred latch for \"result_bram_addra\[6\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884608 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_addra\[7\] lenet_top.v(594) " "Inferred latch for \"result_bram_addra\[7\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884608 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_addra\[8\] lenet_top.v(594) " "Inferred latch for \"result_bram_addra\[8\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884608 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_addra\[9\] lenet_top.v(594) " "Inferred latch for \"result_bram_addra\[9\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884608 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_addra\[10\] lenet_top.v(594) " "Inferred latch for \"result_bram_addra\[10\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884608 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_addra\[11\] lenet_top.v(594) " "Inferred latch for \"result_bram_addra\[11\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884608 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_addra\[12\] lenet_top.v(594) " "Inferred latch for \"result_bram_addra\[12\]\" at lenet_top.v(594)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884608 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_bias_weights_bram_douta\[0\] lenet_top.v(539) " "Inferred latch for \"fc_2_bias_weights_bram_douta\[0\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884609 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_bias_weights_bram_douta\[1\] lenet_top.v(539) " "Inferred latch for \"fc_2_bias_weights_bram_douta\[1\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884609 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_bias_weights_bram_douta\[2\] lenet_top.v(539) " "Inferred latch for \"fc_2_bias_weights_bram_douta\[2\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884609 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_bias_weights_bram_douta\[3\] lenet_top.v(539) " "Inferred latch for \"fc_2_bias_weights_bram_douta\[3\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884609 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_bias_weights_bram_douta\[4\] lenet_top.v(539) " "Inferred latch for \"fc_2_bias_weights_bram_douta\[4\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884609 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_bias_weights_bram_douta\[5\] lenet_top.v(539) " "Inferred latch for \"fc_2_bias_weights_bram_douta\[5\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884609 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_bias_weights_bram_douta\[6\] lenet_top.v(539) " "Inferred latch for \"fc_2_bias_weights_bram_douta\[6\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884609 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_bias_weights_bram_douta\[7\] lenet_top.v(539) " "Inferred latch for \"fc_2_bias_weights_bram_douta\[7\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884610 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_bias_weights_bram_douta\[8\] lenet_top.v(539) " "Inferred latch for \"fc_2_bias_weights_bram_douta\[8\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884610 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_bias_weights_bram_douta\[9\] lenet_top.v(539) " "Inferred latch for \"fc_2_bias_weights_bram_douta\[9\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884610 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_bias_weights_bram_douta\[10\] lenet_top.v(539) " "Inferred latch for \"fc_2_bias_weights_bram_douta\[10\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884610 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_bias_weights_bram_douta\[11\] lenet_top.v(539) " "Inferred latch for \"fc_2_bias_weights_bram_douta\[11\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884610 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_bias_weights_bram_douta\[12\] lenet_top.v(539) " "Inferred latch for \"fc_2_bias_weights_bram_douta\[12\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884610 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_bias_weights_bram_douta\[13\] lenet_top.v(539) " "Inferred latch for \"fc_2_bias_weights_bram_douta\[13\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884610 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_bias_weights_bram_douta\[14\] lenet_top.v(539) " "Inferred latch for \"fc_2_bias_weights_bram_douta\[14\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884610 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_bias_weights_bram_douta\[15\] lenet_top.v(539) " "Inferred latch for \"fc_2_bias_weights_bram_douta\[15\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884611 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_bias_weights_bram_douta\[0\] lenet_top.v(539) " "Inferred latch for \"fc_1_bias_weights_bram_douta\[0\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884611 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_bias_weights_bram_douta\[1\] lenet_top.v(539) " "Inferred latch for \"fc_1_bias_weights_bram_douta\[1\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884611 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_bias_weights_bram_douta\[2\] lenet_top.v(539) " "Inferred latch for \"fc_1_bias_weights_bram_douta\[2\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884611 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_bias_weights_bram_douta\[3\] lenet_top.v(539) " "Inferred latch for \"fc_1_bias_weights_bram_douta\[3\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884611 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_bias_weights_bram_douta\[4\] lenet_top.v(539) " "Inferred latch for \"fc_1_bias_weights_bram_douta\[4\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884611 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_bias_weights_bram_douta\[5\] lenet_top.v(539) " "Inferred latch for \"fc_1_bias_weights_bram_douta\[5\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884611 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_bias_weights_bram_douta\[6\] lenet_top.v(539) " "Inferred latch for \"fc_1_bias_weights_bram_douta\[6\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884612 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_bias_weights_bram_douta\[7\] lenet_top.v(539) " "Inferred latch for \"fc_1_bias_weights_bram_douta\[7\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884612 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_bias_weights_bram_douta\[8\] lenet_top.v(539) " "Inferred latch for \"fc_1_bias_weights_bram_douta\[8\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884612 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_bias_weights_bram_douta\[9\] lenet_top.v(539) " "Inferred latch for \"fc_1_bias_weights_bram_douta\[9\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884612 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_bias_weights_bram_douta\[10\] lenet_top.v(539) " "Inferred latch for \"fc_1_bias_weights_bram_douta\[10\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884612 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_bias_weights_bram_douta\[11\] lenet_top.v(539) " "Inferred latch for \"fc_1_bias_weights_bram_douta\[11\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884612 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_bias_weights_bram_douta\[12\] lenet_top.v(539) " "Inferred latch for \"fc_1_bias_weights_bram_douta\[12\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884612 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_bias_weights_bram_douta\[13\] lenet_top.v(539) " "Inferred latch for \"fc_1_bias_weights_bram_douta\[13\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884612 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_bias_weights_bram_douta\[14\] lenet_top.v(539) " "Inferred latch for \"fc_1_bias_weights_bram_douta\[14\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884613 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_bias_weights_bram_douta\[15\] lenet_top.v(539) " "Inferred latch for \"fc_1_bias_weights_bram_douta\[15\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884613 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_bias_weights_bram_douta\[0\] lenet_top.v(539) " "Inferred latch for \"conv_3_bias_weights_bram_douta\[0\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884613 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_bias_weights_bram_douta\[1\] lenet_top.v(539) " "Inferred latch for \"conv_3_bias_weights_bram_douta\[1\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884613 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_bias_weights_bram_douta\[2\] lenet_top.v(539) " "Inferred latch for \"conv_3_bias_weights_bram_douta\[2\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884613 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_bias_weights_bram_douta\[3\] lenet_top.v(539) " "Inferred latch for \"conv_3_bias_weights_bram_douta\[3\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884613 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_bias_weights_bram_douta\[4\] lenet_top.v(539) " "Inferred latch for \"conv_3_bias_weights_bram_douta\[4\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884613 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_bias_weights_bram_douta\[5\] lenet_top.v(539) " "Inferred latch for \"conv_3_bias_weights_bram_douta\[5\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884614 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_bias_weights_bram_douta\[6\] lenet_top.v(539) " "Inferred latch for \"conv_3_bias_weights_bram_douta\[6\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884614 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_bias_weights_bram_douta\[7\] lenet_top.v(539) " "Inferred latch for \"conv_3_bias_weights_bram_douta\[7\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884614 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_bias_weights_bram_douta\[8\] lenet_top.v(539) " "Inferred latch for \"conv_3_bias_weights_bram_douta\[8\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884614 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_bias_weights_bram_douta\[9\] lenet_top.v(539) " "Inferred latch for \"conv_3_bias_weights_bram_douta\[9\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884614 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_bias_weights_bram_douta\[10\] lenet_top.v(539) " "Inferred latch for \"conv_3_bias_weights_bram_douta\[10\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884614 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_bias_weights_bram_douta\[11\] lenet_top.v(539) " "Inferred latch for \"conv_3_bias_weights_bram_douta\[11\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884614 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_bias_weights_bram_douta\[12\] lenet_top.v(539) " "Inferred latch for \"conv_3_bias_weights_bram_douta\[12\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884614 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_bias_weights_bram_douta\[13\] lenet_top.v(539) " "Inferred latch for \"conv_3_bias_weights_bram_douta\[13\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884615 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_bias_weights_bram_douta\[14\] lenet_top.v(539) " "Inferred latch for \"conv_3_bias_weights_bram_douta\[14\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884615 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_bias_weights_bram_douta\[15\] lenet_top.v(539) " "Inferred latch for \"conv_3_bias_weights_bram_douta\[15\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884615 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_bias_weights_bram_douta\[0\] lenet_top.v(539) " "Inferred latch for \"conv_2_bias_weights_bram_douta\[0\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884615 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_bias_weights_bram_douta\[1\] lenet_top.v(539) " "Inferred latch for \"conv_2_bias_weights_bram_douta\[1\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884615 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_bias_weights_bram_douta\[2\] lenet_top.v(539) " "Inferred latch for \"conv_2_bias_weights_bram_douta\[2\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884615 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_bias_weights_bram_douta\[3\] lenet_top.v(539) " "Inferred latch for \"conv_2_bias_weights_bram_douta\[3\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884615 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_bias_weights_bram_douta\[4\] lenet_top.v(539) " "Inferred latch for \"conv_2_bias_weights_bram_douta\[4\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884615 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_bias_weights_bram_douta\[5\] lenet_top.v(539) " "Inferred latch for \"conv_2_bias_weights_bram_douta\[5\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884616 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_bias_weights_bram_douta\[6\] lenet_top.v(539) " "Inferred latch for \"conv_2_bias_weights_bram_douta\[6\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884616 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_bias_weights_bram_douta\[7\] lenet_top.v(539) " "Inferred latch for \"conv_2_bias_weights_bram_douta\[7\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884616 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_bias_weights_bram_douta\[8\] lenet_top.v(539) " "Inferred latch for \"conv_2_bias_weights_bram_douta\[8\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884616 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_bias_weights_bram_douta\[9\] lenet_top.v(539) " "Inferred latch for \"conv_2_bias_weights_bram_douta\[9\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884616 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_bias_weights_bram_douta\[10\] lenet_top.v(539) " "Inferred latch for \"conv_2_bias_weights_bram_douta\[10\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884616 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_bias_weights_bram_douta\[11\] lenet_top.v(539) " "Inferred latch for \"conv_2_bias_weights_bram_douta\[11\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884616 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_bias_weights_bram_douta\[12\] lenet_top.v(539) " "Inferred latch for \"conv_2_bias_weights_bram_douta\[12\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884616 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_bias_weights_bram_douta\[13\] lenet_top.v(539) " "Inferred latch for \"conv_2_bias_weights_bram_douta\[13\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884617 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_bias_weights_bram_douta\[14\] lenet_top.v(539) " "Inferred latch for \"conv_2_bias_weights_bram_douta\[14\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884617 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_bias_weights_bram_douta\[15\] lenet_top.v(539) " "Inferred latch for \"conv_2_bias_weights_bram_douta\[15\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884617 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_bias_weights_bram_douta\[0\] lenet_top.v(539) " "Inferred latch for \"conv_1_bias_weights_bram_douta\[0\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884617 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_bias_weights_bram_douta\[1\] lenet_top.v(539) " "Inferred latch for \"conv_1_bias_weights_bram_douta\[1\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884617 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_bias_weights_bram_douta\[2\] lenet_top.v(539) " "Inferred latch for \"conv_1_bias_weights_bram_douta\[2\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884617 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_bias_weights_bram_douta\[3\] lenet_top.v(539) " "Inferred latch for \"conv_1_bias_weights_bram_douta\[3\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884617 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_bias_weights_bram_douta\[4\] lenet_top.v(539) " "Inferred latch for \"conv_1_bias_weights_bram_douta\[4\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884617 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_bias_weights_bram_douta\[5\] lenet_top.v(539) " "Inferred latch for \"conv_1_bias_weights_bram_douta\[5\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884618 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_bias_weights_bram_douta\[6\] lenet_top.v(539) " "Inferred latch for \"conv_1_bias_weights_bram_douta\[6\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884618 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_bias_weights_bram_douta\[7\] lenet_top.v(539) " "Inferred latch for \"conv_1_bias_weights_bram_douta\[7\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884618 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_bias_weights_bram_douta\[8\] lenet_top.v(539) " "Inferred latch for \"conv_1_bias_weights_bram_douta\[8\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884618 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_bias_weights_bram_douta\[9\] lenet_top.v(539) " "Inferred latch for \"conv_1_bias_weights_bram_douta\[9\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884618 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_bias_weights_bram_douta\[10\] lenet_top.v(539) " "Inferred latch for \"conv_1_bias_weights_bram_douta\[10\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884618 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_bias_weights_bram_douta\[11\] lenet_top.v(539) " "Inferred latch for \"conv_1_bias_weights_bram_douta\[11\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884618 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_bias_weights_bram_douta\[12\] lenet_top.v(539) " "Inferred latch for \"conv_1_bias_weights_bram_douta\[12\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884619 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_bias_weights_bram_douta\[13\] lenet_top.v(539) " "Inferred latch for \"conv_1_bias_weights_bram_douta\[13\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884619 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_bias_weights_bram_douta\[14\] lenet_top.v(539) " "Inferred latch for \"conv_1_bias_weights_bram_douta\[14\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884619 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_bias_weights_bram_douta\[15\] lenet_top.v(539) " "Inferred latch for \"conv_1_bias_weights_bram_douta\[15\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884619 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bias_weights_bram_addra\[0\] lenet_top.v(539) " "Inferred latch for \"bias_weights_bram_addra\[0\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884619 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bias_weights_bram_addra\[1\] lenet_top.v(539) " "Inferred latch for \"bias_weights_bram_addra\[1\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884619 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bias_weights_bram_addra\[2\] lenet_top.v(539) " "Inferred latch for \"bias_weights_bram_addra\[2\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884619 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bias_weights_bram_addra\[3\] lenet_top.v(539) " "Inferred latch for \"bias_weights_bram_addra\[3\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884619 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bias_weights_bram_addra\[4\] lenet_top.v(539) " "Inferred latch for \"bias_weights_bram_addra\[4\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884620 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bias_weights_bram_addra\[5\] lenet_top.v(539) " "Inferred latch for \"bias_weights_bram_addra\[5\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884620 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bias_weights_bram_addra\[6\] lenet_top.v(539) " "Inferred latch for \"bias_weights_bram_addra\[6\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884620 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bias_weights_bram_addra\[7\] lenet_top.v(539) " "Inferred latch for \"bias_weights_bram_addra\[7\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884620 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bias_weights_bram_addra\[8\] lenet_top.v(539) " "Inferred latch for \"bias_weights_bram_addra\[8\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884620 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bias_weights_bram_addra\[9\] lenet_top.v(539) " "Inferred latch for \"bias_weights_bram_addra\[9\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884620 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bias_weights_bram_addra\[10\] lenet_top.v(539) " "Inferred latch for \"bias_weights_bram_addra\[10\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884620 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bias_weights_bram_addra\[11\] lenet_top.v(539) " "Inferred latch for \"bias_weights_bram_addra\[11\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884621 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bias_weights_bram_addra\[12\] lenet_top.v(539) " "Inferred latch for \"bias_weights_bram_addra\[12\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884621 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bias_weights_bram_addra\[13\] lenet_top.v(539) " "Inferred latch for \"bias_weights_bram_addra\[13\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884621 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bias_weights_bram_addra\[14\] lenet_top.v(539) " "Inferred latch for \"bias_weights_bram_addra\[14\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884621 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bias_weights_bram_addra\[15\] lenet_top.v(539) " "Inferred latch for \"bias_weights_bram_addra\[15\]\" at lenet_top.v(539)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884621 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blk_mem_gen_0 tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_0:bias_weights_bram " "Elaborating entity \"blk_mem_gen_0\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_0:bias_weights_bram\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "bias_weights_bram" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962884690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_0:bias_weights_bram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_0:bias_weights_bram\|altsyncram:altsyncram_component\"" {  } { { "blk_mem_gen_0.v" "altsyncram_component" { Text "C:/Users/minut/Desktop/ipselector/blk_mem_gen_0.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962884709 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_0:bias_weights_bram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_0:bias_weights_bram\|altsyncram:altsyncram_component\"" {  } { { "blk_mem_gen_0.v" "" { Text "C:/Users/minut/Desktop/ipselector/blk_mem_gen_0.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962884722 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_0:bias_weights_bram\|altsyncram:altsyncram_component " "Instantiated megafunction \"tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_0:bias_weights_bram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962884723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962884723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./initialization_mem_0/blk_mem_gen_0.mif " "Parameter \"init_file\" = \"./initialization_mem_0/blk_mem_gen_0.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962884723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962884723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962884723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962884723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962884723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962884723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962884723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962884723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962884723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962884723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962884723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962884723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962884723 ""}  } { { "blk_mem_gen_0.v" "" { Text "C:/Users/minut/Desktop/ipselector/blk_mem_gen_0.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687962884723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lrk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lrk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lrk1 " "Found entity 1: altsyncram_lrk1" {  } { { "db/altsyncram_lrk1.tdf" "" { Text "C:/Users/minut/Desktop/ipselector/db/altsyncram_lrk1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962884780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962884780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lrk1 tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_0:bias_weights_bram\|altsyncram:altsyncram_component\|altsyncram_lrk1:auto_generated " "Elaborating entity \"altsyncram_lrk1\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_0:bias_weights_bram\|altsyncram:altsyncram_component\|altsyncram_lrk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962884781 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "12 32768 0 1 1 " "12 out of 32768 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "32756 32767 " "Addresses ranging from 32756 to 32767 are not initialized" {  } { { "C:/Users/minut/Desktop/ipselector/initialization_mem_0/blk_mem_gen_0.mif" "" { Text "C:/Users/minut/Desktop/ipselector/initialization_mem_0/blk_mem_gen_0.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1687962884928 ""}  } { { "C:/Users/minut/Desktop/ipselector/initialization_mem_0/blk_mem_gen_0.mif" "" { Text "C:/Users/minut/Desktop/ipselector/initialization_mem_0/blk_mem_gen_0.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1687962884928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c7a " "Found entity 1: decode_c7a" {  } { { "db/decode_c7a.tdf" "" { Text "C:/Users/minut/Desktop/ipselector/db/decode_c7a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962885264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962885264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c7a tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_0:bias_weights_bram\|altsyncram:altsyncram_component\|altsyncram_lrk1:auto_generated\|decode_c7a:decode3 " "Elaborating entity \"decode_c7a\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_0:bias_weights_bram\|altsyncram:altsyncram_component\|altsyncram_lrk1:auto_generated\|decode_c7a:decode3\"" {  } { { "db/altsyncram_lrk1.tdf" "decode3" { Text "C:/Users/minut/Desktop/ipselector/db/altsyncram_lrk1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962885265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_b3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_b3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_b3b " "Found entity 1: mux_b3b" {  } { { "db/mux_b3b.tdf" "" { Text "C:/Users/minut/Desktop/ipselector/db/mux_b3b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962885320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962885320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_b3b tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_0:bias_weights_bram\|altsyncram:altsyncram_component\|altsyncram_lrk1:auto_generated\|mux_b3b:mux2 " "Elaborating entity \"mux_b3b\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_0:bias_weights_bram\|altsyncram:altsyncram_component\|altsyncram_lrk1:auto_generated\|mux_b3b:mux2\"" {  } { { "db/altsyncram_lrk1.tdf" "mux2" { Text "C:/Users/minut/Desktop/ipselector/db/altsyncram_lrk1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962885321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blk_mem_gen_1 tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_1:result_bram " "Elaborating entity \"blk_mem_gen_1\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_1:result_bram\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "result_bram" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962885359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_1:result_bram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_1:result_bram\|altsyncram:altsyncram_component\"" {  } { { "blk_mem_gen_1.v" "altsyncram_component" { Text "C:/Users/minut/Desktop/ipselector/blk_mem_gen_1.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962885371 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_1:result_bram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_1:result_bram\|altsyncram:altsyncram_component\"" {  } { { "blk_mem_gen_1.v" "" { Text "C:/Users/minut/Desktop/ipselector/blk_mem_gen_1.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962885381 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_1:result_bram\|altsyncram:altsyncram_component " "Instantiated megafunction \"tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_1:result_bram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962885381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962885381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962885381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962885381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962885381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962885381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962885381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962885381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962885381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962885381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962885381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962885381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962885381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962885381 ""}  } { { "blk_mem_gen_1.v" "" { Text "C:/Users/minut/Desktop/ipselector/blk_mem_gen_1.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687962885381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_maf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_maf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_maf1 " "Found entity 1: altsyncram_maf1" {  } { { "db/altsyncram_maf1.tdf" "" { Text "C:/Users/minut/Desktop/ipselector/db/altsyncram_maf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962885428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962885428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_maf1 tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_1:result_bram\|altsyncram:altsyncram_component\|altsyncram_maf1:auto_generated " "Elaborating entity \"altsyncram_maf1\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_1:result_bram\|altsyncram:altsyncram_component\|altsyncram_maf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962885428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blk_mem_gen_2 tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_2:input_bram " "Elaborating entity \"blk_mem_gen_2\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_2:input_bram\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "input_bram" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962885445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_2:input_bram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_2:input_bram\|altsyncram:altsyncram_component\"" {  } { { "blk_mem_gen_2.v" "altsyncram_component" { Text "C:/Users/minut/Desktop/ipselector/blk_mem_gen_2.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962885457 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_2:input_bram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_2:input_bram\|altsyncram:altsyncram_component\"" {  } { { "blk_mem_gen_2.v" "" { Text "C:/Users/minut/Desktop/ipselector/blk_mem_gen_2.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962885467 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_2:input_bram\|altsyncram:altsyncram_component " "Instantiated megafunction \"tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_2:input_bram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962885467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962885467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./initialization_mem_2/blk_mem_gen_2.mif " "Parameter \"init_file\" = \"./initialization_mem_2/blk_mem_gen_2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962885467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962885467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962885467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962885467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962885467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962885467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962885467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962885467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962885467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962885467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962885467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962885467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962885467 ""}  } { { "blk_mem_gen_2.v" "" { Text "C:/Users/minut/Desktop/ipselector/blk_mem_gen_2.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687962885467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_krk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_krk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_krk1 " "Found entity 1: altsyncram_krk1" {  } { { "db/altsyncram_krk1.tdf" "" { Text "C:/Users/minut/Desktop/ipselector/db/altsyncram_krk1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962885517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962885517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_krk1 tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_2:input_bram\|altsyncram:altsyncram_component\|altsyncram_krk1:auto_generated " "Elaborating entity \"altsyncram_krk1\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_2:input_bram\|altsyncram:altsyncram_component\|altsyncram_krk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962885518 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "12 16384 0 1 1 " "12 out of 16384 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "16372 16383 " "Addresses ranging from 16372 to 16383 are not initialized" {  } { { "C:/Users/minut/Desktop/ipselector/initialization_mem_2/blk_mem_gen_2.mif" "" { Text "C:/Users/minut/Desktop/ipselector/initialization_mem_2/blk_mem_gen_2.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1687962885587 ""}  } { { "C:/Users/minut/Desktop/ipselector/initialization_mem_2/blk_mem_gen_2.mif" "" { Text "C:/Users/minut/Desktop/ipselector/initialization_mem_2/blk_mem_gen_2.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1687962885587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "C:/Users/minut/Desktop/ipselector/db/decode_97a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962885741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962885741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_97a tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_2:input_bram\|altsyncram:altsyncram_component\|altsyncram_krk1:auto_generated\|decode_97a:decode3 " "Elaborating entity \"decode_97a\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_2:input_bram\|altsyncram:altsyncram_component\|altsyncram_krk1:auto_generated\|decode_97a:decode3\"" {  } { { "db/altsyncram_krk1.tdf" "decode3" { Text "C:/Users/minut/Desktop/ipselector/db/altsyncram_krk1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962885742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_83b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_83b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_83b " "Found entity 1: mux_83b" {  } { { "db/mux_83b.tdf" "" { Text "C:/Users/minut/Desktop/ipselector/db/mux_83b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962885788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962885788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_83b tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_2:input_bram\|altsyncram:altsyncram_component\|altsyncram_krk1:auto_generated\|mux_83b:mux2 " "Elaborating entity \"mux_83b\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_2:input_bram\|altsyncram:altsyncram_component\|altsyncram_krk1:auto_generated\|mux_83b:mux2\"" {  } { { "db/altsyncram_krk1.tdf" "mux2" { Text "C:/Users/minut/Desktop/ipselector/db/altsyncram_krk1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962885789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_1 tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1 " "Elaborating entity \"conv_1\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "u_conv_1" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962885807 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 conv_1.v(141) " "Verilog HDL assignment warning at conv_1.v(141): truncated value with size 32 to match size of target (16)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_1.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_1.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687962885810 "|ipselector|tops:nios_top|lenet_top:lenet_top|conv_1:u_conv_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 conv_1.v(173) " "Verilog HDL assignment warning at conv_1.v(173): truncated value with size 32 to match size of target (16)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_1.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_1.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687962885871 "|ipselector|tops:nios_top|lenet_top:lenet_top|conv_1:u_conv_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 conv_1.v(198) " "Verilog HDL assignment warning at conv_1.v(198): truncated value with size 32 to match size of target (14)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_1.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_1.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687962885872 "|ipselector|tops:nios_top|lenet_top:lenet_top|conv_1:u_conv_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 conv_1.v(249) " "Verilog HDL assignment warning at conv_1.v(249): truncated value with size 32 to match size of target (13)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_1.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_1.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687962885930 "|ipselector|tops:nios_top|lenet_top:lenet_top|conv_1:u_conv_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi_add tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma " "Elaborating entity \"multi_add\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_1.v" "conv_1_ma" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_1.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962887071 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sign multi_add.v(39) " "Verilog HDL or VHDL warning at multi_add.v(39): object \"sign\" assigned a value but never read" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687962887071 "|ipselector|tops:nios_top|lenet_top:lenet_top|conv_1:u_conv_1|multi_add:conv_1_ma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 multi_add.v(86) " "Verilog HDL assignment warning at multi_add.v(86): truncated value with size 32 to match size of target (16)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687962887077 "|ipselector|tops:nios_top|lenet_top:lenet_top|conv_1:u_conv_1|multi_add:conv_1_ma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relu_1 tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|relu_1:ma_relu " "Elaborating entity \"relu_1\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|relu_1:ma_relu\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_1.v" "ma_relu" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_1.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962887095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pool_1 tops:nios_top\|lenet_top:lenet_top\|pool_1:u_pool_1 " "Elaborating entity \"pool_1\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|pool_1:u_pool_1\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "u_pool_1" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962887104 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 pool_1.v(131) " "Verilog HDL assignment warning at pool_1.v(131): truncated value with size 32 to match size of target (13)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/pool_1.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/pool_1.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687962887106 "|ipselector|tops:nios_top|lenet_top:lenet_top|pool_1:u_pool_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 pool_1.v(171) " "Verilog HDL assignment warning at pool_1.v(171): truncated value with size 32 to match size of target (13)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/pool_1.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/pool_1.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687962887110 "|ipselector|tops:nios_top|lenet_top:lenet_top|pool_1:u_pool_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max_pool tops:nios_top\|lenet_top:lenet_top\|pool_1:u_pool_1\|max_pool:pool_1_mp " "Elaborating entity \"max_pool\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|pool_1:u_pool_1\|max_pool:pool_1_mp\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/pool_1.v" "pool_1_mp" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/pool_1.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962887188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_2 tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2 " "Elaborating entity \"conv_2\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "u_conv_2" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962887196 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 conv_2.v(144) " "Verilog HDL assignment warning at conv_2.v(144): truncated value with size 32 to match size of target (16)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_2.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_2.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687962887199 "|ipselector|tops:nios_top|lenet_top:lenet_top|conv_2:u_conv_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 conv_2.v(174) " "Verilog HDL assignment warning at conv_2.v(174): truncated value with size 32 to match size of target (16)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_2.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_2.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687962887249 "|ipselector|tops:nios_top|lenet_top:lenet_top|conv_2:u_conv_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 conv_2.v(203) " "Verilog HDL assignment warning at conv_2.v(203): truncated value with size 32 to match size of target (13)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_2.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_2.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687962887250 "|ipselector|tops:nios_top|lenet_top:lenet_top|conv_2:u_conv_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 conv_2.v(248) " "Verilog HDL assignment warning at conv_2.v(248): truncated value with size 32 to match size of target (13)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_2.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_2.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687962887300 "|ipselector|tops:nios_top|lenet_top:lenet_top|conv_2:u_conv_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pool_2 tops:nios_top\|lenet_top:lenet_top\|pool_2:u_pool_2 " "Elaborating entity \"pool_2\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|pool_2:u_pool_2\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "u_pool_2" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962888584 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 pool_2.v(118) " "Verilog HDL assignment warning at pool_2.v(118): truncated value with size 32 to match size of target (13)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/pool_2.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/pool_2.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687962888586 "|ipselector|tops:nios_top|lenet_top:lenet_top|pool_2:u_pool_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 pool_2.v(153) " "Verilog HDL assignment warning at pool_2.v(153): truncated value with size 32 to match size of target (13)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/pool_2.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/pool_2.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687962888589 "|ipselector|tops:nios_top|lenet_top:lenet_top|pool_2:u_pool_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_3 tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3 " "Elaborating entity \"conv_3\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "u_conv_3" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962888673 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 conv_3.v(145) " "Verilog HDL assignment warning at conv_3.v(145): truncated value with size 32 to match size of target (16)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687962888676 "|ipselector|tops:nios_top|lenet_top:lenet_top|conv_3:u_conv_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 conv_3.v(175) " "Verilog HDL assignment warning at conv_3.v(175): truncated value with size 32 to match size of target (16)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687962888728 "|ipselector|tops:nios_top|lenet_top:lenet_top|conv_3:u_conv_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 conv_3.v(204) " "Verilog HDL assignment warning at conv_3.v(204): truncated value with size 32 to match size of target (13)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687962888729 "|ipselector|tops:nios_top|lenet_top:lenet_top|conv_3:u_conv_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 conv_3.v(249) " "Verilog HDL assignment warning at conv_3.v(249): truncated value with size 32 to match size of target (13)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687962888781 "|ipselector|tops:nios_top|lenet_top:lenet_top|conv_3:u_conv_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fc_1 tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1 " "Elaborating entity \"fc_1\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "u_fc_1" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962889965 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fc_1.v(138) " "Verilog HDL assignment warning at fc_1.v(138): truncated value with size 32 to match size of target (16)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_1.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_1.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687962889968 "|ipselector|tops:nios_top|lenet_top:lenet_top|fc_1:u_fc_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fc_1.v(170) " "Verilog HDL assignment warning at fc_1.v(170): truncated value with size 32 to match size of target (16)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_1.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_1.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687962890020 "|ipselector|tops:nios_top|lenet_top:lenet_top|fc_1:u_fc_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 fc_1.v(199) " "Verilog HDL assignment warning at fc_1.v(199): truncated value with size 32 to match size of target (13)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_1.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_1.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687962890021 "|ipselector|tops:nios_top|lenet_top:lenet_top|fc_1:u_fc_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 fc_1.v(245) " "Verilog HDL assignment warning at fc_1.v(245): truncated value with size 32 to match size of target (13)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_1.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_1.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687962890072 "|ipselector|tops:nios_top|lenet_top:lenet_top|fc_1:u_fc_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fc_2 tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2 " "Elaborating entity \"fc_2\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "u_fc_2" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962891205 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fc_2.v(133) " "Verilog HDL assignment warning at fc_2.v(133): truncated value with size 32 to match size of target (16)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_2.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_2.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687962891208 "|ipselector|tops:nios_top|lenet_top:lenet_top|fc_2:u_fc_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fc_2.v(165) " "Verilog HDL assignment warning at fc_2.v(165): truncated value with size 32 to match size of target (16)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_2.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_2.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687962891259 "|ipselector|tops:nios_top|lenet_top:lenet_top|fc_2:u_fc_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 fc_2.v(194) " "Verilog HDL assignment warning at fc_2.v(194): truncated value with size 32 to match size of target (13)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_2.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_2.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687962891260 "|ipselector|tops:nios_top|lenet_top:lenet_top|fc_2:u_fc_2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "result_bram_dina fc_2.v(43) " "Output port \"result_bram_dina\" at fc_2.v(43) has no driver" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_2.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_2.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1687962891378 "|ipselector|tops:nios_top|lenet_top:lenet_top|fc_2:u_fc_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max_index_10 tops:nios_top\|lenet_top:lenet_top\|max_index_10:find_max " "Elaborating entity \"max_index_10\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|max_index_10:find_max\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "find_max" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962892654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "larger_index tops:nios_top\|lenet_top:lenet_top\|max_index_10:find_max\|larger_index:larger_comp1\[0\].FIND_LARGER_1 " "Elaborating entity \"larger_index\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|max_index_10:find_max\|larger_index:larger_comp1\[0\].FIND_LARGER_1\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/max_index_10.v" "larger_comp1\[0\].FIND_LARGER_1" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/max_index_10.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962892669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "x7seg_scan tops:nios_top\|x7seg_scan:x7seg_scan " "Elaborating entity \"x7seg_scan\" for hierarchy \"tops:nios_top\|x7seg_scan:x7seg_scan\"" {  } { { "db/ip/ipselector/submodules/tops.sv" "x7seg_scan" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/tops.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962892681 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 x7seg_scan.sv(31) " "Verilog HDL assignment warning at x7seg_scan.sv(31): truncated value with size 32 to match size of target (17)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/x7seg/x7seg_scan.sv" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/x7seg/x7seg_scan.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687962892681 "|ipselector|tops:nios_top|x7seg_scan:x7seg_scan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 x7seg_scan.sv(45) " "Verilog HDL assignment warning at x7seg_scan.sv(45): truncated value with size 32 to match size of target (3)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/x7seg/x7seg_scan.sv" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/x7seg/x7seg_scan.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687962892682 "|ipselector|tops:nios_top|x7seg_scan:x7seg_scan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 x7seg_scan.sv(74) " "Verilog HDL assignment warning at x7seg_scan.sv(74): truncated value with size 32 to match size of target (4)" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/x7seg/x7seg_scan.sv" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/x7seg/x7seg_scan.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687962892682 "|ipselector|tops:nios_top|x7seg_scan:x7seg_scan"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_sdram ipselector_sdram:sdram " "Elaborating entity \"ipselector_sdram\" for hierarchy \"ipselector_sdram:sdram\"" {  } { { "db/ip/ipselector/ipselector.v" "sdram" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/ipselector.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962892690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ipselector_sdram:sdram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ipselector_sdram:sdram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ipselector/submodules/ipselector_sdram.v" "the_altsyncram" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_sdram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962892706 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ipselector_sdram:sdram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ipselector_sdram:sdram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ipselector/submodules/ipselector_sdram.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_sdram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962892716 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ipselector_sdram:sdram\|altsyncram:the_altsyncram " "Instantiated megafunction \"ipselector_sdram:sdram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962892716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ipselector_sdram.hex " "Parameter \"init_file\" = \"ipselector_sdram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962892716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962892716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 20480 " "Parameter \"maximum_depth\" = \"20480\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962892716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 20480 " "Parameter \"numwords_a\" = \"20480\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962892716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962892716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962892716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962892716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962892716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962892716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962892716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962892716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962892716 ""}  } { { "db/ip/ipselector/submodules/ipselector_sdram.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_sdram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687962892716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6sf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6sf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6sf1 " "Found entity 1: altsyncram_6sf1" {  } { { "db/altsyncram_6sf1.tdf" "" { Text "C:/Users/minut/Desktop/ipselector/db/altsyncram_6sf1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962892767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962892767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6sf1 ipselector_sdram:sdram\|altsyncram:the_altsyncram\|altsyncram_6sf1:auto_generated " "Elaborating entity \"altsyncram_6sf1\" for hierarchy \"ipselector_sdram:sdram\|altsyncram:the_altsyncram\|altsyncram_6sf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962892768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_b7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_b7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_b7a " "Found entity 1: decode_b7a" {  } { { "db/decode_b7a.tdf" "" { Text "C:/Users/minut/Desktop/ipselector/db/decode_b7a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962893056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962893056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_b7a ipselector_sdram:sdram\|altsyncram:the_altsyncram\|altsyncram_6sf1:auto_generated\|decode_b7a:decode3 " "Elaborating entity \"decode_b7a\" for hierarchy \"ipselector_sdram:sdram\|altsyncram:the_altsyncram\|altsyncram_6sf1:auto_generated\|decode_b7a:decode3\"" {  } { { "db/altsyncram_6sf1.tdf" "decode3" { Text "C:/Users/minut/Desktop/ipselector/db/altsyncram_6sf1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962893057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_a3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_a3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_a3b " "Found entity 1: mux_a3b" {  } { { "db/mux_a3b.tdf" "" { Text "C:/Users/minut/Desktop/ipselector/db/mux_a3b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962893104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962893104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_a3b ipselector_sdram:sdram\|altsyncram:the_altsyncram\|altsyncram_6sf1:auto_generated\|mux_a3b:mux2 " "Elaborating entity \"mux_a3b\" for hierarchy \"ipselector_sdram:sdram\|altsyncram:the_altsyncram\|altsyncram_6sf1:auto_generated\|mux_a3b:mux2\"" {  } { { "db/altsyncram_6sf1.tdf" "mux2" { Text "C:/Users/minut/Desktop/ipselector/db/altsyncram_6sf1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962893105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_seg7 ipselector_seg7:seg7 " "Elaborating entity \"ipselector_seg7\" for hierarchy \"ipselector_seg7:seg7\"" {  } { { "db/ip/ipselector/ipselector.v" "seg7" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/ipselector.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962893186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0 ipselector_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"ipselector_mm_interconnect_0\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/ipselector/ipselector.v" "mm_interconnect_0" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/ipselector.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962893193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:ipselector_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:ipselector_data_master_translator\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "ipselector_data_master_translator" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962893386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:ipselector_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:ipselector_instruction_master_translator\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "ipselector_instruction_master_translator" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962893400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "debug_avalon_jtag_slave_translator" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962893413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_top_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_top_avalon_slave_0_translator\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "nios_top_avalon_slave_0_translator" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962893428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ipselector_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ipselector_debug_mem_slave_translator\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "ipselector_debug_mem_slave_translator" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962893440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962893455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:button_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:button_s1_translator\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "button_s1_translator" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962893468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:ipselector_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:ipselector_data_master_agent\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "ipselector_data_master_agent" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 1102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962893489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:ipselector_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:ipselector_instruction_master_agent\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "ipselector_instruction_master_agent" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 1183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962893503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "debug_avalon_jtag_slave_agent" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 1267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962893515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/ipselector/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962893533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ipselector_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "debug_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 1308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962893549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_top_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_top_avalon_slave_0_agent\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "nios_top_avalon_slave_0_agent" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 1392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962893578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_top_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_top_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/ipselector/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962893595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ipselector_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios_top_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios_top_avalon_slave_0_agent_rsp_fifo\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "nios_top_avalon_slave_0_agent_rsp_fifo" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 1433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962893611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 1642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962893637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/ipselector/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962893652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ipselector_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 1683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962893665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_router ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router:router " "Elaborating entity \"ipselector_mm_interconnect_0_router\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router:router\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "router" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 1949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962893701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_router_default_decode ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router:router\|ipselector_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"ipselector_mm_interconnect_0_router_default_decode\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router:router\|ipselector_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962893728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_router_001 ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"ipselector_mm_interconnect_0_router_001\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "router_001" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 1965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962893736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_router_001_default_decode ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_001:router_001\|ipselector_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"ipselector_mm_interconnect_0_router_001_default_decode\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_001:router_001\|ipselector_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962893767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_router_002 ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"ipselector_mm_interconnect_0_router_002\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "router_002" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 1981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962893776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_router_002_default_decode ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_002:router_002\|ipselector_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"ipselector_mm_interconnect_0_router_002_default_decode\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_002:router_002\|ipselector_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962893791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_router_003 ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"ipselector_mm_interconnect_0_router_003\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "router_003" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 1997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962893800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_router_003_default_decode ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_003:router_003\|ipselector_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"ipselector_mm_interconnect_0_router_003_default_decode\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_003:router_003\|ipselector_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962893813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_router_004 ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"ipselector_mm_interconnect_0_router_004\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "router_004" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962893822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_router_004_default_decode ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_004:router_004\|ipselector_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"ipselector_mm_interconnect_0_router_004_default_decode\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_004:router_004\|ipselector_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962893835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_router_005 ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"ipselector_mm_interconnect_0_router_005\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "router_005" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962893845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_router_005_default_decode ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_005:router_005\|ipselector_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"ipselector_mm_interconnect_0_router_005_default_decode\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_005:router_005\|ipselector_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962893854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:nios_top_avalon_slave_0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:nios_top_avalon_slave_0_burst_adapter\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "nios_top_avalon_slave_0_burst_adapter" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962893868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:nios_top_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:nios_top_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/ipselector/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962893879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962893887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/ipselector/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962893896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_cmd_demux ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"ipselector_mm_interconnect_0_cmd_demux\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962893904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_cmd_demux_001 ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"ipselector_mm_interconnect_0_cmd_demux_001\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962893920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_cmd_mux ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"ipselector_mm_interconnect_0_cmd_mux\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962893931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_cmd_mux_002 ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"ipselector_mm_interconnect_0_cmd_mux_002\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962893941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962893957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/ipselector/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962893966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_rsp_demux ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"ipselector_mm_interconnect_0_rsp_demux\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962893980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_rsp_mux ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"ipselector_mm_interconnect_0_rsp_mux\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962893992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962894018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/ipselector/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962894025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_rsp_mux_001 ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"ipselector_mm_interconnect_0_rsp_mux_001\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962894032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962894046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios_top_avalon_slave_0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios_top_avalon_slave_0_rsp_width_adapter\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "nios_top_avalon_slave_0_rsp_width_adapter" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962894054 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/ipselector/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687962894063 "|ipselector|ipselector_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios_top_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/ipselector/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687962894064 "|ipselector|ipselector_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios_top_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/ipselector/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687962894064 "|ipselector|ipselector_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios_top_avalon_slave_0_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962894098 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/ipselector/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687962894107 "|ipselector|ipselector_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/ipselector/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687962894107 "|ipselector|ipselector_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/ipselector/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687962894107 "|ipselector|ipselector_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios_top_avalon_slave_0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios_top_avalon_slave_0_cmd_width_adapter\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "nios_top_avalon_slave_0_cmd_width_adapter" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962894141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962894173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_avalon_st_adapter ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"ipselector_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962894203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_avalon_st_adapter_error_adapter_0 ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ipselector_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"ipselector_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ipselector_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962894211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_avalon_st_adapter_001 ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"ipselector_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962894219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|ipselector_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"ipselector_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|ipselector_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962894226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_avalon_st_adapter_003 ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003 " "Elaborating entity \"ipselector_mm_interconnect_0_avalon_st_adapter_003\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "avalon_st_adapter_003" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962894235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\|ipselector_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0 " "Elaborating entity \"ipselector_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\|ipselector_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_003.v" "error_adapter_0" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_003.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962894242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_irq_mapper ipselector_irq_mapper:irq_mapper " "Elaborating entity \"ipselector_irq_mapper\" for hierarchy \"ipselector_irq_mapper:irq_mapper\"" {  } { { "db/ip/ipselector/ipselector.v" "irq_mapper" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/ipselector.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962894253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "db/ip/ipselector/ipselector.v" "rst_controller" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/ipselector.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962894261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/ipselector/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962894270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/ipselector/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962894277 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1687962896057 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.06.28.17:34:59 Progress: Loading sld23a2fced/alt_sld_fab_wrapper_hw.tcl " "2023.06.28.17:34:59 Progress: Loading sld23a2fced/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962899731 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962903989 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962904095 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962910263 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962910497 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962910740 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962911001 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962911005 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962911006 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1687962911737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld23a2fced/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld23a2fced/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld23a2fced/alt_sld_fab.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/sld23a2fced/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962911955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962911955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld23a2fced/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld23a2fced/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld23a2fced/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/sld23a2fced/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962912047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962912047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld23a2fced/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld23a2fced/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld23a2fced/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/sld23a2fced/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962912060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962912060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld23a2fced/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld23a2fced/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld23a2fced/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/sld23a2fced/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962912121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962912121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld23a2fced/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld23a2fced/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld23a2fced/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/sld23a2fced/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962912209 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld23a2fced/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/sld23a2fced/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962912209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962912209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld23a2fced/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld23a2fced/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld23a2fced/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/sld23a2fced/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962912276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962912276 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "143 " "Inferred 143 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tops:nios_top\|x7seg_scan:x7seg_scan\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tops:nios_top\|x7seg_scan:x7seg_scan\|Mod0\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/x7seg/x7seg_scan.sv" "Mod0" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/x7seg/x7seg_scan.sv" 74 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult23\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult23" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult24 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult24\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult24" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|Mod1\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_2.v" "Mod1" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_2.v" 239 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult20\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult20" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult21\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult21" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult22 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult22\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult22" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|pool_2:u_pool_2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|pool_2:u_pool_2\|Mod0\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/pool_2.v" "Mod0" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/pool_2.v" 168 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|pool_2:u_pool_2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|pool_2:u_pool_2\|Mod1\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/pool_2.v" "Mod1" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/pool_2.v" 170 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|pool_1:u_pool_1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|pool_1:u_pool_1\|Mod0\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/pool_1.v" "Mod0" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/pool_1.v" 188 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|pool_1:u_pool_1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|pool_1:u_pool_1\|Mod1\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/pool_1.v" "Mod1" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/pool_1.v" 190 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|Mod1\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_1.v" "Mod1" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_1.v" 266 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|Mod2\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_1.v" "Mod2" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_1.v" 268 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult18\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult18" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult19\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult19" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|Mod2\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_2.v" "Mod2" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_2.v" 263 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|Mod3\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_2.v" "Mod3" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_2.v" 265 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult16\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult16" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult17\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult17" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult14\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult14" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult15\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult15" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult12\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult12" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult13\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult13" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Mod0\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" "Mod0" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" 204 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|Mod0\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_2.v" "Mod0" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_2.v" 203 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|Mult0\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_1.v" "Mult0" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_1.v" 138 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|Mult0\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_2.v" "Mult0" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_2.v" 133 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult10\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult10" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult11\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult11" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Div0\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" "Div0" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" 204 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult9\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult9" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult8\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult8" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|Div0\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_2.v" "Div0" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_2.v" 203 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult7\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult7" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult4\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult4" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult23\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult23" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult24 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult24\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult24" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult23\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult23" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult24 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult24\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult24" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult23\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult23" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult24 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult24\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult24" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult23\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult23" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult24 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult24\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult24" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult5\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult5" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult6\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult6" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult20\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult20" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult21\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult21" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult22 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult22\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult22" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult20\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult20" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult21\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult21" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult22 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult22\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult22" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult20\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult20" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult21\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult21" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult22 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult22\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult22" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult20\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult20" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult21\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult21" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult22 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult22\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult22" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult2\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult2" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult3\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult3" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult0\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult0" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult1\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult1" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult18\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult18" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult19\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult19" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult18\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult18" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult19\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult19" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult18\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult18" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult19\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult19" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult18\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult18" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult19\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult19" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult16\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult16" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult17\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult17" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult16\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult16" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult17\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult17" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult16\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult16" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult17\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult17" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult16\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult16" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult17\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult17" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult14\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult14" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult15\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult15" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult14\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult14" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult15\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult15" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult14\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult14" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult15\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult15" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult14\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult14" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult15\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult15" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|Mod0\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_1.v" "Mod0" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_1.v" 198 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult12\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult12" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult13\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult13" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult12\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult12" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult13\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult13" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult12\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult12" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult13\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult13" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult12\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult12" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult13\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult13" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult10\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult10" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult11\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult11" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult10\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult10" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult11\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult11" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult10\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult10" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult11\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult11" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult10\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult10" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult11\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult11" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|Div0\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_1.v" "Div0" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_1.v" 198 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult9\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult9" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult8\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult8" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult9\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult9" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult8\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult8" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult9\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult9" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult8\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult8" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult9\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult9" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult8\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult8" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult7\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult7" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult4\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult4" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult7\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult7" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult4\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult4" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult7\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult7" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult4\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult4" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult7\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult7" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult4\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult4" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult5\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult5" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult6\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult6" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult5\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult5" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult6\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult6" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult5\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult5" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult6\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult6" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult5\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult5" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult6\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult6" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult2\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult2" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult3\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult3" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult0\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult0" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult1\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult1" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult2\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult2" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult3\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult3" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult0\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult0" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult1\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult1" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult2\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult2" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult3\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult3" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult0\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult0" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult1\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult1" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult2\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult2" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult3\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult3" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult0\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult0" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult1\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "Mult1" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962940965 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1687962940965 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tops:nios_top\|x7seg_scan:x7seg_scan\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"tops:nios_top\|x7seg_scan:x7seg_scan\|lpm_divide:Mod0\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/x7seg/x7seg_scan.sv" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/x7seg/x7seg_scan.sv" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962941027 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tops:nios_top\|x7seg_scan:x7seg_scan\|lpm_divide:Mod0 " "Instantiated megafunction \"tops:nios_top\|x7seg_scan:x7seg_scan\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962941027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962941027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962941027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962941027 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/x7seg/x7seg_scan.sv" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/x7seg/x7seg_scan.sv" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687962941027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9kl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9kl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9kl " "Found entity 1: lpm_divide_9kl" {  } { { "db/lpm_divide_9kl.tdf" "" { Text "C:/Users/minut/Desktop/ipselector/db/lpm_divide_9kl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962941072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962941072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "C:/Users/minut/Desktop/ipselector/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962941089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962941089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qee " "Found entity 1: alt_u_div_qee" {  } { { "db/alt_u_div_qee.tdf" "" { Text "C:/Users/minut/Desktop/ipselector/db/alt_u_div_qee.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962941107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962941107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/minut/Desktop/ipselector/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962941160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962941160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/minut/Desktop/ipselector/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962941208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962941208 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|lpm_mult:Mult23 " "Elaborated megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|lpm_mult:Mult23\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962941256 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|lpm_mult:Mult23 " "Instantiated megafunction \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|lpm_mult:Mult23\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962941257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962941257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962941257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962941257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962941257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962941257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962941257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962941257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962941257 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v" 79 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687962941257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_pgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_pgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_pgs " "Found entity 1: mult_pgs" {  } { { "db/mult_pgs.tdf" "" { Text "C:/Users/minut/Desktop/ipselector/db/mult_pgs.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962941301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962941301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|lpm_divide:Mod1\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_2.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_2.v" 239 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962941327 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|lpm_divide:Mod1 " "Instantiated megafunction \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962941327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962941327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962941327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962941327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962941327 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_2.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_2.v" 239 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687962941327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h3o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h3o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h3o " "Found entity 1: lpm_divide_h3o" {  } { { "db/lpm_divide_h3o.tdf" "" { Text "C:/Users/minut/Desktop/ipselector/db/lpm_divide_h3o.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962941374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962941374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_jbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_jbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_jbg " "Found entity 1: abs_divider_jbg" {  } { { "db/abs_divider_jbg.tdf" "" { Text "C:/Users/minut/Desktop/ipselector/db/abs_divider_jbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962941392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962941392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qhe " "Found entity 1: alt_u_div_qhe" {  } { { "db/alt_u_div_qhe.tdf" "" { Text "C:/Users/minut/Desktop/ipselector/db/alt_u_div_qhe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962941432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962941432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_n99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_n99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_n99 " "Found entity 1: lpm_abs_n99" {  } { { "db/lpm_abs_n99.tdf" "" { Text "C:/Users/minut/Desktop/ipselector/db/lpm_abs_n99.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962941500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962941500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "C:/Users/minut/Desktop/ipselector/db/lpm_abs_8b9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962941517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962941517 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tops:nios_top\|lenet_top:lenet_top\|pool_2:u_pool_2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|pool_2:u_pool_2\|lpm_divide:Mod0\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/pool_2.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/pool_2.v" 168 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962941551 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tops:nios_top\|lenet_top:lenet_top\|pool_2:u_pool_2\|lpm_divide:Mod0 " "Instantiated megafunction \"tops:nios_top\|lenet_top:lenet_top\|pool_2:u_pool_2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962941551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962941551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962941551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962941551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962941551 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/pool_2.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/pool_2.v" 168 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687962941551 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tops:nios_top\|lenet_top:lenet_top\|pool_1:u_pool_1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|pool_1:u_pool_1\|lpm_divide:Mod0\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/pool_1.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/pool_1.v" 188 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962941586 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tops:nios_top\|lenet_top:lenet_top\|pool_1:u_pool_1\|lpm_divide:Mod0 " "Instantiated megafunction \"tops:nios_top\|lenet_top:lenet_top\|pool_1:u_pool_1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962941586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962941586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962941586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962941586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962941586 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/pool_1.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/pool_1.v" 188 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687962941586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_i3o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_i3o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_i3o " "Found entity 1: lpm_divide_i3o" {  } { { "db/lpm_divide_i3o.tdf" "" { Text "C:/Users/minut/Desktop/ipselector/db/lpm_divide_i3o.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962941630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962941630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/Users/minut/Desktop/ipselector/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962941648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962941648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_she.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_she " "Found entity 1: alt_u_div_she" {  } { { "db/alt_u_div_she.tdf" "" { Text "C:/Users/minut/Desktop/ipselector/db/alt_u_div_she.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962941691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962941691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_o99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_o99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_o99 " "Found entity 1: lpm_abs_o99" {  } { { "db/lpm_abs_o99.tdf" "" { Text "C:/Users/minut/Desktop/ipselector/db/lpm_abs_o99.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962941762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962941762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|lpm_divide:Mod1\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_1.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_1.v" 266 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962941795 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|lpm_divide:Mod1 " "Instantiated megafunction \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962941795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962941795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962941795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962941795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962941795 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_1.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_1.v" 266 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687962941795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_j3o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_j3o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_j3o " "Found entity 1: lpm_divide_j3o" {  } { { "db/lpm_divide_j3o.tdf" "" { Text "C:/Users/minut/Desktop/ipselector/db/lpm_divide_j3o.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962941839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962941839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_lbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_lbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_lbg " "Found entity 1: abs_divider_lbg" {  } { { "db/abs_divider_lbg.tdf" "" { Text "C:/Users/minut/Desktop/ipselector/db/abs_divider_lbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962941858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962941858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uhe " "Found entity 1: alt_u_div_uhe" {  } { { "db/alt_u_div_uhe.tdf" "" { Text "C:/Users/minut/Desktop/ipselector/db/alt_u_div_uhe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962941903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962941903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_p99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_p99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_p99 " "Found entity 1: lpm_abs_p99" {  } { { "db/lpm_abs_p99.tdf" "" { Text "C:/Users/minut/Desktop/ipselector/db/lpm_abs_p99.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962941979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962941979 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|lpm_divide:Mod2\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_2.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_2.v" 263 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962942024 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|lpm_divide:Mod2 " "Instantiated megafunction \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962942024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962942024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962942024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962942024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962942024 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_2.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_2.v" 263 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687962942024 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_1.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_1.v" 138 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962942150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0 " "Instantiated megafunction \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962942150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962942150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962942150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962942150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962942150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962942150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962942150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962942150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962942150 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_1.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_1.v" 138 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687962942150 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0\|multcore:mult_core tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_1.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_1.v" 138 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962942235 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_1.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_1.v" 138 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962942280 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_1.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_1.v" 138 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962942326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2vg " "Found entity 1: add_sub_2vg" {  } { { "db/add_sub_2vg.tdf" "" { Text "C:/Users/minut/Desktop/ipselector/db/add_sub_2vg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962942375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962942375 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_1.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_1.v" 138 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962942398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8kg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8kg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8kg " "Found entity 1: add_sub_8kg" {  } { { "db/add_sub_8kg.tdf" "" { Text "C:/Users/minut/Desktop/ipselector/db/add_sub_8kg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962942445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962942445 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_1.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_1.v" 138 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962942459 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_1.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_1.v" 138 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962942471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6vg " "Found entity 1: add_sub_6vg" {  } { { "db/add_sub_6vg.tdf" "" { Text "C:/Users/minut/Desktop/ipselector/db/add_sub_6vg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962942516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962942516 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0\|altshift:external_latency_ffs tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_1.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_1.v" 138 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962942544 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|lpm_mult:Mult0\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_2.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_2.v" 133 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962942566 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|lpm_mult:Mult0 " "Instantiated megafunction \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962942566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962942566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962942566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962942566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962942566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962942566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962942566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962942566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962942566 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_2.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_2.v" 133 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687962942566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|lpm_divide:Div0\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" 204 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962942623 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|lpm_divide:Div0 " "Instantiated megafunction \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962942624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962942624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962942624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962942624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962942624 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" 204 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687962942624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ebo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ebo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ebo " "Found entity 1: lpm_divide_ebo" {  } { { "db/lpm_divide_ebo.tdf" "" { Text "C:/Users/minut/Desktop/ipselector/db/lpm_divide_ebo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962942672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962942672 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|lpm_divide:Div0\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_2.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_2.v" 203 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962942713 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|lpm_divide:Div0 " "Instantiated megafunction \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962942713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962942713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962942713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962942713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962942713 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_2.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_2.v" 203 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687962942713 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|lpm_divide:Mod0\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_1.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_1.v" 198 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962943027 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|lpm_divide:Mod0 " "Instantiated megafunction \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962943027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962943027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962943027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962943027 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_1.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_1.v" 198 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687962943027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_oll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_oll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_oll " "Found entity 1: lpm_divide_oll" {  } { { "db/lpm_divide_oll.tdf" "" { Text "C:/Users/minut/Desktop/ipselector/db/lpm_divide_oll.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962943074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962943074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/minut/Desktop/ipselector/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962943093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962943093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ohe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ohe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ohe " "Found entity 1: alt_u_div_ohe" {  } { { "db/alt_u_div_ohe.tdf" "" { Text "C:/Users/minut/Desktop/ipselector/db/alt_u_div_ohe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962943132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962943132 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|lpm_divide:Div0\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_1.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_1.v" 198 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962943289 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|lpm_divide:Div0 " "Instantiated megafunction \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962943289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962943289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962943289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687962943289 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_1.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_1.v" 198 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687962943289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ltl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ltl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ltl " "Found entity 1: lpm_divide_ltl" {  } { { "db/lpm_divide_ltl.tdf" "" { Text "C:/Users/minut/Desktop/ipselector/db/lpm_divide_ltl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687962943335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962943335 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "13 " "13 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1687962947635 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "168 " "Ignored 168 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "168 " "Ignored 168 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1687962947858 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1687962947858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[0\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687962947970 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687962947970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[0\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687962947970 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687962947970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[1\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687962947970 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687962947970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[2\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687962947970 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687962947970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[3\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687962947970 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687962947970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[4\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687962947970 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687962947970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[5\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687962947970 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687962947970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[6\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687962947970 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687962947970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[7\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687962947970 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687962947970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[8\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687962947970 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687962947970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[9\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687962947970 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687962947970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[10\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687962947971 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687962947971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[11\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687962947971 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687962947971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[12\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687962947971 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687962947971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[1\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687962947971 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687962947971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[2\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687962947971 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687962947971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[3\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687962947971 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687962947971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[4\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687962947971 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687962947971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[5\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687962947971 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687962947971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[6\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687962947971 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687962947971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[7\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687962947971 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687962947971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[8\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687962947971 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687962947971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[9\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687962947971 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687962947971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[10\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687962947972 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687962947972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[11\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687962947972 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687962947972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[12\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687962947972 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687962947972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[13\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687962947972 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687962947972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[14\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687962947972 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687962947972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[15\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_2 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_2" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687962947972 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687962947972 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/ipselector/submodules/ipselector_debug.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_debug.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/ipselector/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2899 -1 0 } } { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 3899 -1 0 } } { "db/ip/ipselector/submodules/ipselector_debug.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_debug.v" 398 -1 0 } } { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 3521 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2120 -1 0 } } { "db/ip/ipselector/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1687962948121 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1687962948121 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962960833 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "179 " "179 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1687962968812 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~0 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~0\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" "Add0~0" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962968890 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~2 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~2\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" "Add0~2" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962968890 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~4 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~4\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" "Add0~4" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962968890 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~6 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~6\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" "Add0~6" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962968890 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~8 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~8\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" "Add0~8" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962968890 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~10 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~10\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" "Add0~10" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962968890 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~12 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~12\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" "Add0~12" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962968890 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~14 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~14\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" "Add0~14" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962968890 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~16 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~16\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" "Add0~16" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962968890 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~18 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~18\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" "Add0~18" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962968890 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~20 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~20\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" "Add0~20" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962968890 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~22 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~22\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" "Add0~22" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962968890 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~24 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~24\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" "Add0~24" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962968890 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~26 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~26\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" "Add0~26" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962968890 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~28 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~28\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" "Add0~28" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962968890 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~30 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~30\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" "Add0~30" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962968890 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~32 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~32\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" "Add0~32" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962968890 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~34 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~34\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" "Add0~34" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962968890 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~36 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~36\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" "Add0~36" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962968890 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~38 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~38\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" "Add0~38" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962968890 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~40 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~40\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" "Add0~40" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962968890 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~42 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~42\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" "Add0~42" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962968890 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~44 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~44\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" "Add0~44" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962968890 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~46 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~46\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" "Add0~46" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962968890 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~48 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~48\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" "Add0~48" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962968890 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~50 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~50\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" "Add0~50" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962968890 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~52 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~52\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" "Add0~52" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962968890 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~54 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~54\"" {  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" "Add0~54" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962968890 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|lpm_divide:Mod1\|lpm_divide_h3o:auto_generated\|abs_divider_jbg:divider\|alt_u_div_qhe:divider\|add_sub_31_result_int\[0\]~10 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|lpm_divide:Mod1\|lpm_divide_h3o:auto_generated\|abs_divider_jbg:divider\|alt_u_div_qhe:divider\|add_sub_31_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_31_result_int\[0\]~10" { Text "C:/Users/minut/Desktop/ipselector/db/alt_u_div_qhe.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962968890 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|lpm_divide:Mod2\|lpm_divide_j3o:auto_generated\|abs_divider_lbg:divider\|alt_u_div_uhe:divider\|add_sub_31_result_int\[0\]~12 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|lpm_divide:Mod2\|lpm_divide_j3o:auto_generated\|abs_divider_lbg:divider\|alt_u_div_uhe:divider\|add_sub_31_result_int\[0\]~12\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_31_result_int\[0\]~12" { Text "C:/Users/minut/Desktop/ipselector/db/alt_u_div_uhe.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962968890 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|lpm_divide:Mod1\|lpm_divide_j3o:auto_generated\|abs_divider_lbg:divider\|alt_u_div_uhe:divider\|add_sub_31_result_int\[0\]~12 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|lpm_divide:Mod1\|lpm_divide_j3o:auto_generated\|abs_divider_lbg:divider\|alt_u_div_uhe:divider\|add_sub_31_result_int\[0\]~12\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_31_result_int\[0\]~12" { Text "C:/Users/minut/Desktop/ipselector/db/alt_u_div_uhe.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962968890 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|lpm_divide:Mod3\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_31_result_int\[0\]~12 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|lpm_divide:Mod3\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_31_result_int\[0\]~12\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_31_result_int\[0\]~12" { Text "C:/Users/minut/Desktop/ipselector/db/alt_u_div_she.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962968890 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|lpm_divide:Mod2\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_31_result_int\[0\]~12 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|lpm_divide:Mod2\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_31_result_int\[0\]~12\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_31_result_int\[0\]~12" { Text "C:/Users/minut/Desktop/ipselector/db/alt_u_div_she.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962968890 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|pool_1:u_pool_1\|lpm_divide:Mod1\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_31_result_int\[0\]~12 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|pool_1:u_pool_1\|lpm_divide:Mod1\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_31_result_int\[0\]~12\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_31_result_int\[0\]~12" { Text "C:/Users/minut/Desktop/ipselector/db/alt_u_div_she.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962968890 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|pool_1:u_pool_1\|lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_31_result_int\[0\]~12 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|pool_1:u_pool_1\|lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_31_result_int\[0\]~12\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_31_result_int\[0\]~12" { Text "C:/Users/minut/Desktop/ipselector/db/alt_u_div_she.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687962968890 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1687962968890 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/minut/Desktop/ipselector/output_files/ipselector.map.smsg " "Generated suppressed messages file C:/Users/minut/Desktop/ipselector/output_files/ipselector.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962969786 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1687962971585 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687962971585 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18062 " "Implemented 18062 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1687962972826 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1687962972826 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17525 " "Implemented 17525 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1687962972826 ""} { "Info" "ICUT_CUT_TM_RAMS" "272 " "Implemented 272 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1687962972826 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "250 " "Implemented 250 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1687962972826 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1687962972826 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 125 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 125 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5137 " "Peak virtual memory: 5137 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687962973003 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 28 17:36:13 2023 " "Processing ended: Wed Jun 28 17:36:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687962973003 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:32 " "Elapsed time: 00:02:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687962973003 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:03 " "Total CPU time (on all processors): 00:03:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687962973003 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687962973003 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1687962975439 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687962975440 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 28 17:36:14 2023 " "Processing started: Wed Jun 28 17:36:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687962975440 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1687962975440 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ipselector -c ipselector " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ipselector -c ipselector" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1687962975440 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1687962976726 ""}
{ "Info" "0" "" "Project  = ipselector" {  } {  } 0 0 "Project  = ipselector" 0 0 "Fitter" 0 0 1687962976726 ""}
{ "Info" "0" "" "Revision = ipselector" {  } {  } 0 0 "Revision = ipselector" 0 0 "Fitter" 0 0 1687962976727 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1687962977029 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1687962977030 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ipselector 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"ipselector\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1687962977150 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1687962977193 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1687962977193 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_0:bias_weights_bram\|altsyncram:altsyncram_component\|altsyncram_lrk1:auto_generated\|ram_block1a47 " "Atom \"tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_0:bias_weights_bram\|altsyncram:altsyncram_component\|altsyncram_lrk1:auto_generated\|ram_block1a47\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1687962977250 "|ipselector|tops:nios_top|lenet_top:lenet_top|blk_mem_gen_0:bias_weights_bram|altsyncram:altsyncram_component|altsyncram_lrk1:auto_generated|ram_block1a47"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1687962977250 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1687962977578 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1687962977607 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1687962978707 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1687962978707 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1687962978707 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1687962978707 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1687962978707 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1687962978707 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1687962978707 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1687962978707 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1687962978707 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1687962978707 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1687962978707 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1687962978707 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1687962978707 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1687962978707 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/minut/Desktop/ipselector/" { { 0 { 0 ""} 0 46629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1687962978767 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/minut/Desktop/ipselector/" { { 0 { 0 ""} 0 46631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1687962978767 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/minut/Desktop/ipselector/" { { 0 { 0 ""} 0 46633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1687962978767 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/minut/Desktop/ipselector/" { { 0 { 0 ""} 0 46635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1687962978767 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1687962978767 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1687962978768 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1687962978768 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1687962978768 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1687962978768 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1687962978784 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1687962980211 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "250 " "The Timing Analyzer is analyzing 250 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1687962983266 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687962983284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687962983284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687962983284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687962983284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687962983284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687962983284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687962983284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687962983284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687962983284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687962983284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687962983284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687962983284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687962983284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687962983284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687962983284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687962983284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687962983284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687962983284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687962983284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687962983284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687962983284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687962983284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687962983284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687962983284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687962983284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687962983284 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1687962983284 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687962983284 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1687962983284 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687962983284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687962983284 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1687962983284 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1687962983284 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/minut/desktop/ipselector/db/ip/ipselector/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/minut/desktop/ipselector/db/ip/ipselector/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1687962983372 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/minut/desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.sdc " "Reading SDC File: 'c:/users/minut/desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1687962983399 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|hbreak_enabled clk_clk " "Register ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|hbreak_enabled is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687962983481 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1687962983481 "|ipselector|clk_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|fc_2_result_bram_douta\[0\] tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2 " "Latch tops:nios_top\|lenet_top:lenet_top\|fc_2_result_bram_douta\[0\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687962983481 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1687962983481 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_FC_2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_1 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|bias_weights_bram_addra\[14\] tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_1 " "Latch tops:nios_top\|lenet_top:lenet_top\|bias_weights_bram_addra\[14\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687962983481 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1687962983481 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_POOL_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_2 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|pool_2_result_bram_douta\[0\] tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_2 " "Latch tops:nios_top\|lenet_top:lenet_top\|pool_2_result_bram_douta\[0\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687962983481 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1687962983481 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_POOL_2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|fc_1_bias_weights_bram_douta\[0\] tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 " "Latch tops:nios_top\|lenet_top:lenet_top\|fc_1_bias_weights_bram_douta\[0\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687962983481 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1687962983481 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_FC_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_1 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|conv_1_bias_weights_bram_douta\[14\] tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_1 " "Latch tops:nios_top\|lenet_top:lenet_top\|conv_1_bias_weights_bram_douta\[14\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687962983481 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1687962983481 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_CONV_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_3 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|conv_3_result_bram_douta\[0\] tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_3 " "Latch tops:nios_top\|lenet_top:lenet_top\|conv_3_result_bram_douta\[0\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687962983481 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1687962983481 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_CONV_3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_2 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|conv_2_bias_weights_bram_douta\[14\] tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_2 " "Latch tops:nios_top\|lenet_top:lenet_top\|conv_2_bias_weights_bram_douta\[14\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687962983481 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1687962983481 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_CONV_2"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687962983482 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1687962983482 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1687962983640 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1687962983640 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1687962983640 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1687962983640 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1687962983640 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1687962983640 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1687962983640 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1687962983640 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1687962983640 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk_clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1687962984935 ""}  } { { "db/ip/ipselector/ipselector.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/ipselector.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/minut/Desktop/ipselector/" { { 0 { 0 ""} 0 46619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687962984935 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1687962984935 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/minut/Desktop/ipselector/" { { 0 { 0 ""} 0 46168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687962984935 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tops:nios_top\|lenet_top:lenet_top\|input_bram_addra\[13\]~0  " "Automatically promoted node tops:nios_top\|lenet_top:lenet_top\|input_bram_addra\[13\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1687962984936 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 678 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/minut/Desktop/ipselector/" { { 0 { 0 ""} 0 36198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687962984936 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tops:nios_top\|lenet_top:lenet_top\|conv_2_bias_weights_bram_douta\[0\]~0  " "Automatically promoted node tops:nios_top\|lenet_top:lenet_top\|conv_2_bias_weights_bram_douta\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1687962984936 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/minut/Desktop/ipselector/" { { 0 { 0 ""} 0 36196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687962984936 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tops:nios_top\|lenet_top:lenet_top\|conv_3_bias_weights_bram_douta\[0\]~0  " "Automatically promoted node tops:nios_top\|lenet_top:lenet_top\|conv_3_bias_weights_bram_douta\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1687962984936 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/minut/Desktop/ipselector/" { { 0 { 0 ""} 0 36195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687962984936 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tops:nios_top\|lenet_top:lenet_top\|fc_1_bias_weights_bram_douta\[0\]~0  " "Automatically promoted node tops:nios_top\|lenet_top:lenet_top\|fc_1_bias_weights_bram_douta\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1687962984936 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/minut/Desktop/ipselector/" { { 0 { 0 ""} 0 36194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687962984936 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tops:nios_top\|lenet_top:lenet_top\|fc_2_bias_weights_bram_douta\[0\]~0  " "Automatically promoted node tops:nios_top\|lenet_top:lenet_top\|fc_2_bias_weights_bram_douta\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1687962984936 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/minut/Desktop/ipselector/" { { 0 { 0 ""} 0 23228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687962984936 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[0\]~2  " "Automatically promoted node tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[0\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1687962984936 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/minut/Desktop/ipselector/" { { 0 { 0 ""} 0 28403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687962984936 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tops:nios_top\|lenet_top:lenet_top\|pool_1_result_bram_douta\[0\]~0  " "Automatically promoted node tops:nios_top\|lenet_top:lenet_top\|pool_1_result_bram_douta\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1687962984936 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/minut/Desktop/ipselector/" { { 0 { 0 ""} 0 36197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687962984936 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tops:nios_top\|lenet_top:lenet_top\|pool_2_result_bram_douta\[0\]~0  " "Automatically promoted node tops:nios_top\|lenet_top:lenet_top\|pool_2_result_bram_douta\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1687962984936 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 594 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/minut/Desktop/ipselector/" { { 0 { 0 ""} 0 36193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687962984936 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tops:nios_top\|lenet_top:lenet_top\|bias_weights_bram_addra\[0\]~0  " "Automatically promoted node tops:nios_top\|lenet_top:lenet_top\|bias_weights_bram_addra\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1687962984936 ""}  } { { "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v" 539 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/minut/Desktop/ipselector/" { { 0 { 0 ""} 0 25526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687962984936 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1687962984936 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "db/ip/ipselector/submodules/altera_reset_controller.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/minut/Desktop/ipselector/" { { 0 { 0 ""} 0 19855 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1687962984936 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|W_rf_wren " "Destination node ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|W_rf_wren" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 3472 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/minut/Desktop/ipselector/" { { 0 { 0 ""} 0 9013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1687962984936 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_debug:the_ipselector_ipselector_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_debug:the_ipselector_ipselector_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_debug:the_ipselector_ipselector_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/minut/Desktop/ipselector/" { { 0 { 0 ""} 0 8258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1687962984936 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1687962984936 ""}  } { { "db/ip/ipselector/submodules/altera_reset_controller.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/minut/Desktop/ipselector/" { { 0 { 0 ""} 0 687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687962984936 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_debug:the_ipselector_ipselector_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_debug:the_ipselector_ipselector_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1687962984936 ""}  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 186 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_debug:the_ipselector_ipselector_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "C:/Users/minut/Desktop/ipselector/" { { 0 { 0 ""} 0 8263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687962984936 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1687962986895 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1687962986917 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1687962986919 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1687962986951 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1687962986995 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1687962987037 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1687962987870 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1687962987892 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "4000 Embedded multiplier block " "Packed 4000 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1687962987892 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "4000 " "Created 4000 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1687962987892 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1687962987892 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687962989634 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1687962989671 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1687962993002 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687962997058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1687962997381 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1687963004769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687963004769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1687963008080 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "31 X56_Y11 X66_Y21 " "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X56_Y11 to location X66_Y21" {  } { { "loc" "" { Generic "C:/Users/minut/Desktop/ipselector/" { { 1 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X56_Y11 to location X66_Y21"} { { 12 { 0 ""} 56 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1687963013878 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1687963013878 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1687963014917 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1687963014917 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1687963014917 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687963014922 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.87 " "Total time spent on timing analysis during the Fitter is 1.87 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1687963015454 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1687963015621 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1687963022051 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1687963022060 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1687963029354 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:17 " "Fitter post-fit operations ending: elapsed time is 00:00:17" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687963032975 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/minut/Desktop/ipselector/output_files/ipselector.fit.smsg " "Generated suppressed messages file C:/Users/minut/Desktop/ipselector/output_files/ipselector.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1687963036448 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5899 " "Peak virtual memory: 5899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687963040117 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 28 17:37:20 2023 " "Processing ended: Wed Jun 28 17:37:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687963040117 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687963040117 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:01 " "Total CPU time (on all processors): 00:02:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687963040117 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1687963040117 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1687963042198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687963042198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 28 17:37:21 2023 " "Processing started: Wed Jun 28 17:37:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687963042198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1687963042198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ipselector -c ipselector " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ipselector -c ipselector" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1687963042198 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1687963042973 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1687963046130 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1687963046269 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687963047858 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 28 17:37:27 2023 " "Processing ended: Wed Jun 28 17:37:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687963047858 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687963047858 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687963047858 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1687963047858 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1687963048702 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1687963050071 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687963050072 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 28 17:37:28 2023 " "Processing started: Wed Jun 28 17:37:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687963050072 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1687963050072 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ipselector -c ipselector " "Command: quartus_sta ipselector -c ipselector" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1687963050072 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1687963050207 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1687963050889 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1687963050890 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687963050931 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687963050931 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "250 " "The Timing Analyzer is analyzing 250 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1687963051665 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687963052492 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687963052492 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687963052492 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687963052492 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687963052492 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687963052492 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687963052492 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687963052492 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687963052492 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687963052492 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687963052492 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687963052492 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687963052492 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687963052492 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687963052492 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687963052492 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687963052492 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687963052492 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687963052492 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687963052492 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687963052492 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687963052492 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687963052492 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687963052492 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687963052492 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687963052492 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1687963052492 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687963052492 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1687963052492 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687963052492 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687963052492 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1687963052492 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1687963052492 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/minut/desktop/ipselector/db/ip/ipselector/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/minut/desktop/ipselector/db/ip/ipselector/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1687963052593 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/minut/desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.sdc " "Reading SDC File: 'c:/users/minut/desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1687963052624 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|hbreak_enabled clk_clk " "Register ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|hbreak_enabled is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687963052708 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687963052708 "|ipselector|clk_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|fc_2_bias_weights_bram_douta\[14\] tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2 " "Latch tops:nios_top\|lenet_top:lenet_top\|fc_2_bias_weights_bram_douta\[14\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687963052708 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687963052708 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_FC_2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_1 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|bias_weights_bram_addra\[14\] tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_1 " "Latch tops:nios_top\|lenet_top:lenet_top\|bias_weights_bram_addra\[14\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687963052708 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687963052708 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_POOL_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_2 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|pool_2_result_bram_douta\[0\] tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_2 " "Latch tops:nios_top\|lenet_top:lenet_top\|pool_2_result_bram_douta\[0\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687963052708 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687963052708 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_POOL_2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|fc_1_bias_weights_bram_douta\[0\] tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 " "Latch tops:nios_top\|lenet_top:lenet_top\|fc_1_bias_weights_bram_douta\[0\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687963052708 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687963052708 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_FC_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_1 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|conv_1_bias_weights_bram_douta\[0\] tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_1 " "Latch tops:nios_top\|lenet_top:lenet_top\|conv_1_bias_weights_bram_douta\[0\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687963052708 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687963052708 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_CONV_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_3 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|conv_3_bias_weights_bram_douta\[0\] tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_3 " "Latch tops:nios_top\|lenet_top:lenet_top\|conv_3_bias_weights_bram_douta\[0\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687963052708 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687963052708 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_CONV_3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_2 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|conv_2_bias_weights_bram_douta\[14\] tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_2 " "Latch tops:nios_top\|lenet_top:lenet_top\|conv_2_bias_weights_bram_douta\[14\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687963052709 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687963052709 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_CONV_2"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687963052709 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1687963052709 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1687963052839 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1687963052839 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1687963052839 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1687963052839 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1687963052841 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1687963052893 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1687963052902 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.059 " "Worst-case setup slack is 46.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687963052908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687963052908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.059               0.000 altera_reserved_tck  " "   46.059               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687963052908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687963052908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687963052915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687963052915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 altera_reserved_tck  " "    0.340               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687963052915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687963052915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.741 " "Worst-case recovery slack is 47.741" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687963052920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687963052920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.741               0.000 altera_reserved_tck  " "   47.741               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687963052920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687963052920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.067 " "Worst-case removal slack is 1.067" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687963052928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687963052928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.067               0.000 altera_reserved_tck  " "    1.067               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687963052928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687963052928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.625 " "Worst-case minimum pulse width slack is 49.625" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687963052933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687963052933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.625               0.000 altera_reserved_tck  " "   49.625               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687963052933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687963052933 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687963052996 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687963052996 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687963052996 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687963052996 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687963052996 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.116 ns " "Worst Case Available Settling Time: 197.116 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687963052996 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687963052996 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687963052996 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687963052996 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687963052996 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687963052996 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687963052996 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1687963053000 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1687963053049 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1687963061496 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|hbreak_enabled clk_clk " "Register ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|hbreak_enabled is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687963062167 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687963062167 "|ipselector|clk_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|fc_2_bias_weights_bram_douta\[14\] tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2 " "Latch tops:nios_top\|lenet_top:lenet_top\|fc_2_bias_weights_bram_douta\[14\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687963062167 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687963062167 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_FC_2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_1 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|bias_weights_bram_addra\[14\] tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_1 " "Latch tops:nios_top\|lenet_top:lenet_top\|bias_weights_bram_addra\[14\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687963062167 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687963062167 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_POOL_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_2 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|pool_2_result_bram_douta\[0\] tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_2 " "Latch tops:nios_top\|lenet_top:lenet_top\|pool_2_result_bram_douta\[0\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687963062167 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687963062167 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_POOL_2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|fc_1_bias_weights_bram_douta\[0\] tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 " "Latch tops:nios_top\|lenet_top:lenet_top\|fc_1_bias_weights_bram_douta\[0\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687963062167 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687963062167 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_FC_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_1 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|conv_1_bias_weights_bram_douta\[0\] tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_1 " "Latch tops:nios_top\|lenet_top:lenet_top\|conv_1_bias_weights_bram_douta\[0\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687963062167 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687963062167 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_CONV_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_3 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|conv_3_bias_weights_bram_douta\[0\] tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_3 " "Latch tops:nios_top\|lenet_top:lenet_top\|conv_3_bias_weights_bram_douta\[0\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687963062167 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687963062167 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_CONV_3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_2 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|conv_2_bias_weights_bram_douta\[14\] tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_2 " "Latch tops:nios_top\|lenet_top:lenet_top\|conv_2_bias_weights_bram_douta\[14\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687963062167 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687963062167 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_CONV_2"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687963062168 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1687963062168 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1687963062185 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1687963062185 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1687963062185 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1687963062185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.384 " "Worst-case setup slack is 46.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687963062203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687963062203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.384               0.000 altera_reserved_tck  " "   46.384               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687963062203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687963062203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687963062207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687963062207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 altera_reserved_tck  " "    0.305               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687963062207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687963062207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.935 " "Worst-case recovery slack is 47.935" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687963062215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687963062215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.935               0.000 altera_reserved_tck  " "   47.935               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687963062215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687963062215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.989 " "Worst-case removal slack is 0.989" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687963062219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687963062219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.989               0.000 altera_reserved_tck  " "    0.989               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687963062219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687963062219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.654 " "Worst-case minimum pulse width slack is 49.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687963062227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687963062227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.654               0.000 altera_reserved_tck  " "   49.654               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687963062227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687963062227 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687963062284 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687963062284 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687963062284 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687963062284 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687963062284 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.384 ns " "Worst Case Available Settling Time: 197.384 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687963062284 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687963062284 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687963062284 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687963062284 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687963062284 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687963062284 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687963062284 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1687963062289 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|hbreak_enabled clk_clk " "Register ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|hbreak_enabled is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687963062878 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687963062878 "|ipselector|clk_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|fc_2_bias_weights_bram_douta\[14\] tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2 " "Latch tops:nios_top\|lenet_top:lenet_top\|fc_2_bias_weights_bram_douta\[14\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687963062878 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687963062878 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_FC_2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_1 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|bias_weights_bram_addra\[14\] tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_1 " "Latch tops:nios_top\|lenet_top:lenet_top\|bias_weights_bram_addra\[14\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687963062878 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687963062878 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_POOL_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_2 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|pool_2_result_bram_douta\[0\] tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_2 " "Latch tops:nios_top\|lenet_top:lenet_top\|pool_2_result_bram_douta\[0\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687963062878 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687963062878 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_POOL_2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|fc_1_bias_weights_bram_douta\[0\] tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 " "Latch tops:nios_top\|lenet_top:lenet_top\|fc_1_bias_weights_bram_douta\[0\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687963062878 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687963062878 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_FC_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_1 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|conv_1_bias_weights_bram_douta\[0\] tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_1 " "Latch tops:nios_top\|lenet_top:lenet_top\|conv_1_bias_weights_bram_douta\[0\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687963062878 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687963062878 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_CONV_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_3 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|conv_3_bias_weights_bram_douta\[0\] tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_3 " "Latch tops:nios_top\|lenet_top:lenet_top\|conv_3_bias_weights_bram_douta\[0\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687963062878 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687963062878 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_CONV_3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_2 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|conv_2_bias_weights_bram_douta\[14\] tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_2 " "Latch tops:nios_top\|lenet_top:lenet_top\|conv_2_bias_weights_bram_douta\[14\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687963062878 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687963062878 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_CONV_2"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687963062879 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1687963062879 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1687963062897 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1687963062897 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1687963062897 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1687963062897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.656 " "Worst-case setup slack is 48.656" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687963062903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687963062903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.656               0.000 altera_reserved_tck  " "   48.656               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687963062903 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687963062903 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687963062911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687963062911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 altera_reserved_tck  " "    0.148               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687963062911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687963062911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.227 " "Worst-case recovery slack is 49.227" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687963062916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687963062916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.227               0.000 altera_reserved_tck  " "   49.227               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687963062916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687963062916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.464 " "Worst-case removal slack is 0.464" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687963062924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687963062924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.464               0.000 altera_reserved_tck  " "    0.464               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687963062924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687963062924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.417 " "Worst-case minimum pulse width slack is 49.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687963062928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687963062928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.417               0.000 altera_reserved_tck  " "   49.417               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687963062928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687963062928 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687963062984 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687963062984 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687963062984 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687963062984 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687963062984 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.797 ns " "Worst Case Available Settling Time: 198.797 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687963062984 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687963062984 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687963062984 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687963062984 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687963062984 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687963062984 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687963062984 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1687963063679 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1687963063681 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 38 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5014 " "Peak virtual memory: 5014 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687963063852 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 28 17:37:43 2023 " "Processing ended: Wed Jun 28 17:37:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687963063852 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687963063852 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687963063852 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1687963063852 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1687963065813 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687963065813 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 28 17:37:45 2023 " "Processing started: Wed Jun 28 17:37:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687963065813 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1687963065813 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ipselector -c ipselector " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ipselector -c ipselector" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1687963065813 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1687963066859 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ipselector.vo C:/Users/minut/Desktop/ipselector/simulation/questa/ simulation " "Generated file ipselector.vo in folder \"C:/Users/minut/Desktop/ipselector/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1687963070125 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687963071095 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 28 17:37:51 2023 " "Processing ended: Wed Jun 28 17:37:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687963071095 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687963071095 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687963071095 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1687963071095 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 182 s " "Quartus Prime Full Compilation was successful. 0 errors, 182 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1687963071951 ""}
