/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 64 304 232 320)
	(text "INPUT" (rect 125 0 161 13)(font "Arial" (font_size 6)))
	(text "CLOCK_50" (rect 5 0 80 15)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 152 20)(font "Arial" (font_size 6)))
)
(pin
	(output)
	(rect 832 304 1008 320)
	(text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6)))
	(text "LEDR[7..0]" (rect 90 0 156 19)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
	(annotation_block (location)(rect 1008 320 1080 344))
)
(symbol
	(rect 616 280 816 360)
	(text "ROM_16_8" (rect 5 0 78 15)(font "Arial" ))
	(text "inst" (rect 8 64 31 79)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "address[3..0]" (rect 0 0 84 15)(font "Arial" ))
		(text "address[3..0]" (rect 21 27 105 42)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 200 32)
		(output)
		(text "dataOut[7..0]" (rect 0 0 81 15)(font "Arial" ))
		(text "dataOut[7..0]" (rect 111 27 192 42)(font "Arial" ))
		(line (pt 200 32)(pt 184 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 184 64))
	)
)
(symbol
	(rect 416 280 568 360)
	(text "Counter16" (rect 5 0 73 15)(font "Arial" ))
	(text "inst2" (rect 8 64 39 83)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 17 15)(font "Arial" ))
		(text "clk" (rect 21 27 38 42)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 152 32)
		(output)
		(text "c_out[3..0]" (rect 0 0 66 15)(font "Arial" ))
		(text "c_out[3..0]" (rect 76 27 142 42)(font "Arial" ))
		(line (pt 152 32)(pt 136 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 136 64))
	)
)
(symbol
	(rect 264 280 408 360)
	(text "ClkDividerN" (rect 5 0 81 15)(font "Arial" ))
	(text "inst3" (rect 8 64 39 83)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "clkIn" (rect 0 0 29 15)(font "Arial" ))
		(text "clkIn" (rect 21 27 50 42)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 144 32)
		(output)
		(text "clkOut" (rect 0 0 40 15)(font "Arial" ))
		(text "clkOut" (rect 90 27 130 42)(font "Arial" ))
		(line (pt 144 32)(pt 128 32))
	)
	(parameter
		"divFactor"
		"50000000"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 128 64))
	)
	(annotation_block (parameter)(rect 408 240 635 280))
)
(connector
	(pt 232 312)
	(pt 264 312)
)
(connector
	(pt 408 312)
	(pt 416 312)
)
(connector
	(pt 568 312)
	(pt 616 312)
	(bus)
)
(connector
	(pt 816 312)
	(pt 832 312)
	(bus)
)
