12:40:26 INFO  : Registering command handlers for SDK TCF services
12:40:28 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\temp_xsdb_launch_script.tcl
12:40:38 INFO  : XSCT server has started successfully.
12:40:40 INFO  : Successfully done setting XSCT server connection channel  
12:40:40 INFO  : Processing command line option -hwspec C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper.hdf.
12:40:40 INFO  : Successfully done setting SDK workspace  
12:58:49 ERROR : The Hardware Project referenced by this BSP (standalone_bsp_0) was not found in this workspace. As a result, this BSP will not build properly. To fix this error, please import the associated hardware project or recreate a new BSP targeting an existing hardware platform.
14:04:15 ERROR : Unexpected error occurred during generating bsp sources
java.lang.reflect.InvocationTargetException
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:398)
	at org.eclipse.jface.dialogs.ProgressMonitorDialog.run(ProgressMonitorDialog.java:481)
	at org.eclipse.ui.internal.progress.ProgressMonitorJobsDialog.run(ProgressMonitorJobsDialog.java:242)
	at org.eclipse.ui.internal.progress.ProgressManager$3.run(ProgressManager.java:895)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:70)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:930)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:905)
	at org.eclipse.ui.internal.progress.ProgressManager.run(ProgressManager.java:1078)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:125)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:79)
	at org.eclipse.ui.internal.handlers.HandlerProxy.execute(HandlerProxy.java:295)
	at org.eclipse.ui.internal.handlers.E4HandlerProxy.execute(E4HandlerProxy.java:90)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:55)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invokeUsingClass(InjectorImpl.java:282)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invoke(InjectorImpl.java:264)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.invoke(ContextInjectionFactory.java:132)
	at org.eclipse.e4.core.commands.internal.HandlerServiceHandler.execute(HandlerServiceHandler.java:152)
	at org.eclipse.core.commands.Command.executeWithChecks(Command.java:494)
	at org.eclipse.core.commands.ParameterizedCommand.executeWithChecks(ParameterizedCommand.java:488)
	at org.eclipse.e4.core.commands.internal.HandlerServiceImpl.executeHandler(HandlerServiceImpl.java:210)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.executeItem(HandledContributionItem.java:433)
	at org.eclipse.e4.ui.workbench.renderers.swt.AbstractContributionItem.handleWidgetSelection(AbstractContributionItem.java:454)
	at org.eclipse.e4.ui.workbench.renderers.swt.AbstractContributionItem$3.handleEvent(AbstractContributionItem.java:482)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4410)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1079)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4228)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3816)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
Caused by: java.lang.NullPointerException
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:136)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
20:36:01 INFO  : Registering command handlers for SDK TCF services
20:36:02 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\temp_xsdb_launch_script.tcl
20:36:04 INFO  : XSCT server has started successfully.
20:36:04 INFO  : Successfully done setting XSCT server connection channel  
20:36:05 INFO  : Successfully done setting SDK workspace  
20:36:05 INFO  : Processing command line option -hwspec C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper.hdf.
20:36:05 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:37:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
18:37:36 INFO  : FPGA configured successfully with bitstream "C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:38:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
18:38:00 INFO  : 'fpga -state' command is executed.
18:38:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:00 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
18:38:00 INFO  : 'jtag frequency' command is executed.
18:38:00 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:38:00 INFO  : Context for 'APU' is selected.
18:38:00 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:38:00 INFO  : 'configparams force-mem-access 1' command is executed.
18:38:00 INFO  : Context for 'APU' is selected.
18:38:01 INFO  : 'stop' command is executed.
18:38:01 INFO  : 'ps7_init' command is executed.
18:38:01 INFO  : 'ps7_post_config' command is executed.
18:38:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:38:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:02 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:38:02 INFO  : 'configparams force-mem-access 0' command is executed.
18:38:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

18:38:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:02 INFO  : 'con' command is executed.
18:38:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

18:38:02 INFO  : Disconnected from the channel tcfchan#1.
18:40:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
18:40:23 INFO  : FPGA configured successfully with bitstream "C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:40:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
18:40:48 INFO  : 'fpga -state' command is executed.
18:40:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:48 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
18:40:48 INFO  : 'jtag frequency' command is executed.
18:40:48 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:40:49 INFO  : Context for 'APU' is selected.
18:40:49 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:40:49 INFO  : 'configparams force-mem-access 1' command is executed.
18:40:49 INFO  : Context for 'APU' is selected.
18:40:49 INFO  : 'stop' command is executed.
18:40:49 INFO  : 'ps7_init' command is executed.
18:40:49 INFO  : 'ps7_post_config' command is executed.
18:40:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:40:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:50 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:40:50 INFO  : 'configparams force-mem-access 0' command is executed.
18:40:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

18:40:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:50 INFO  : 'con' command is executed.
18:40:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

18:40:50 INFO  : Disconnected from the channel tcfchan#2.
18:41:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
18:41:12 INFO  : 'fpga -state' command is executed.
18:41:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:12 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
18:41:12 INFO  : 'jtag frequency' command is executed.
18:41:12 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:41:12 INFO  : Context for 'APU' is selected.
18:41:12 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:41:12 INFO  : 'configparams force-mem-access 1' command is executed.
18:41:12 INFO  : Context for 'APU' is selected.
18:41:12 INFO  : 'stop' command is executed.
18:41:13 INFO  : 'ps7_init' command is executed.
18:41:13 INFO  : 'ps7_post_config' command is executed.
18:41:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:41:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:14 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:41:14 INFO  : 'configparams force-mem-access 0' command is executed.
18:41:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

18:41:16 INFO  : Disconnected from the channel tcfchan#3.
18:43:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:43:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
18:43:41 INFO  : FPGA configured successfully with bitstream "C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:43:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
18:43:49 INFO  : 'fpga -state' command is executed.
18:43:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:43:50 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
18:43:50 INFO  : 'jtag frequency' command is executed.
18:43:50 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:43:50 INFO  : Context for 'APU' is selected.
18:43:50 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:43:50 INFO  : 'configparams force-mem-access 1' command is executed.
18:43:50 INFO  : Context for 'APU' is selected.
18:43:50 INFO  : 'stop' command is executed.
18:43:51 INFO  : 'ps7_init' command is executed.
18:43:51 INFO  : 'ps7_post_config' command is executed.
18:43:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:43:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:51 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:43:51 INFO  : 'configparams force-mem-access 0' command is executed.
18:43:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

18:43:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:51 INFO  : 'con' command is executed.
18:43:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

18:43:51 INFO  : Disconnected from the channel tcfchan#4.
18:44:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
18:44:06 INFO  : 'fpga -state' command is executed.
18:44:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:44:07 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
18:44:07 INFO  : 'jtag frequency' command is executed.
18:44:07 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:44:07 INFO  : Context for 'APU' is selected.
18:44:07 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:44:07 INFO  : 'configparams force-mem-access 1' command is executed.
18:44:07 INFO  : Context for 'APU' is selected.
18:44:07 INFO  : 'stop' command is executed.
18:44:08 INFO  : 'ps7_init' command is executed.
18:44:08 INFO  : 'ps7_post_config' command is executed.
18:44:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:44:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:08 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:44:08 INFO  : 'configparams force-mem-access 0' command is executed.
18:44:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

18:44:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:08 INFO  : 'con' command is executed.
18:44:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

18:44:08 INFO  : Disconnected from the channel tcfchan#5.
18:47:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
18:47:48 INFO  : FPGA configured successfully with bitstream "C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:47:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
18:47:57 INFO  : 'fpga -state' command is executed.
18:47:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:58 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
18:47:58 INFO  : 'jtag frequency' command is executed.
18:47:58 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:47:58 INFO  : Context for 'APU' is selected.
18:47:58 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:47:58 INFO  : 'configparams force-mem-access 1' command is executed.
18:47:58 INFO  : Context for 'APU' is selected.
18:47:58 INFO  : 'stop' command is executed.
18:48:00 INFO  : 'ps7_init' command is executed.
18:48:00 INFO  : 'ps7_post_config' command is executed.
18:48:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:48:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:01 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:48:01 INFO  : 'configparams force-mem-access 0' command is executed.
18:48:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

18:48:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:01 INFO  : 'con' command is executed.
18:48:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

18:48:01 INFO  : Disconnected from the channel tcfchan#6.
18:48:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
18:48:30 INFO  : 'fpga -state' command is executed.
18:48:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:30 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
18:48:30 INFO  : 'jtag frequency' command is executed.
18:48:30 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:48:30 INFO  : Context for 'APU' is selected.
18:48:31 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:48:31 INFO  : 'configparams force-mem-access 1' command is executed.
18:48:31 INFO  : Context for 'APU' is selected.
18:48:31 INFO  : 'stop' command is executed.
18:48:32 INFO  : 'ps7_init' command is executed.
18:48:32 INFO  : 'ps7_post_config' command is executed.
18:48:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:48:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:32 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:48:32 INFO  : 'configparams force-mem-access 0' command is executed.
18:48:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

18:48:33 INFO  : Memory regions updated for context APU
18:48:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:33 INFO  : 'con' command is executed.
18:48:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

18:48:33 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
18:50:51 INFO  : Disconnected from the channel tcfchan#7.
18:50:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
18:50:53 INFO  : 'fpga -state' command is executed.
18:50:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:53 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
18:50:53 INFO  : 'jtag frequency' command is executed.
18:50:53 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:50:53 INFO  : Context for 'APU' is selected.
18:50:56 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:50:56 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:56 INFO  : Context for 'APU' is selected.
18:50:56 INFO  : 'stop' command is executed.
18:50:58 INFO  : 'ps7_init' command is executed.
18:50:58 INFO  : 'ps7_post_config' command is executed.
18:50:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:50:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:58 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:50:58 INFO  : 'configparams force-mem-access 0' command is executed.
18:50:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

18:50:58 INFO  : Memory regions updated for context APU
18:50:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:58 INFO  : 'con' command is executed.
18:50:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

18:50:58 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
18:53:00 INFO  : Disconnected from the channel tcfchan#8.
18:53:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
18:53:01 INFO  : 'fpga -state' command is executed.
18:53:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:01 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
18:53:01 INFO  : 'jtag frequency' command is executed.
18:53:01 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:53:01 INFO  : Context for 'APU' is selected.
18:53:04 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:53:04 INFO  : 'configparams force-mem-access 1' command is executed.
18:53:04 INFO  : Context for 'APU' is selected.
18:53:04 INFO  : 'stop' command is executed.
18:53:05 INFO  : 'ps7_init' command is executed.
18:53:05 INFO  : 'ps7_post_config' command is executed.
18:53:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:53:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:06 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:53:06 INFO  : 'configparams force-mem-access 0' command is executed.
18:53:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

18:53:06 INFO  : Memory regions updated for context APU
18:53:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:06 INFO  : 'con' command is executed.
18:53:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

18:53:06 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
19:04:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:04:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
19:04:54 INFO  : FPGA configured successfully with bitstream "C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:05:27 INFO  : Disconnected from the channel tcfchan#9.
19:05:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
19:05:29 INFO  : 'fpga -state' command is executed.
19:05:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:05:29 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
19:05:29 INFO  : 'jtag frequency' command is executed.
19:05:29 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:05:29 INFO  : Context for 'APU' is selected.
19:05:33 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:05:33 INFO  : 'configparams force-mem-access 1' command is executed.
19:05:33 INFO  : Context for 'APU' is selected.
19:05:33 INFO  : 'stop' command is executed.
19:05:35 INFO  : 'ps7_init' command is executed.
19:05:35 INFO  : 'ps7_post_config' command is executed.
19:05:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:05:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:36 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:05:36 INFO  : 'configparams force-mem-access 0' command is executed.
19:05:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

19:05:36 INFO  : Memory regions updated for context APU
19:05:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:36 INFO  : 'con' command is executed.
19:05:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

19:05:36 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
19:11:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:11:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
19:11:56 INFO  : FPGA configured successfully with bitstream "C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:12:41 INFO  : Disconnected from the channel tcfchan#10.
19:12:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
19:12:42 INFO  : 'fpga -state' command is executed.
19:12:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:12:42 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
19:12:42 INFO  : 'jtag frequency' command is executed.
19:12:42 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:12:42 INFO  : Context for 'APU' is selected.
19:12:45 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:12:45 INFO  : 'configparams force-mem-access 1' command is executed.
19:12:45 INFO  : Context for 'APU' is selected.
19:12:45 INFO  : 'stop' command is executed.
19:12:47 INFO  : 'ps7_init' command is executed.
19:12:47 INFO  : 'ps7_post_config' command is executed.
19:12:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:12:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:47 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:12:47 INFO  : 'configparams force-mem-access 0' command is executed.
19:12:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

19:12:47 INFO  : Memory regions updated for context APU
19:12:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:48 INFO  : 'con' command is executed.
19:12:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

19:12:48 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
19:40:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:40:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
19:40:20 INFO  : FPGA configured successfully with bitstream "C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:40:37 INFO  : Disconnected from the channel tcfchan#11.
19:40:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
19:40:39 INFO  : 'fpga -state' command is executed.
19:40:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:40:39 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
19:40:39 INFO  : 'jtag frequency' command is executed.
19:40:39 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:40:39 INFO  : Context for 'APU' is selected.
19:40:41 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:40:41 INFO  : 'configparams force-mem-access 1' command is executed.
19:40:41 INFO  : Context for 'APU' is selected.
19:40:42 INFO  : 'stop' command is executed.
19:40:43 INFO  : 'ps7_init' command is executed.
19:40:43 INFO  : 'ps7_post_config' command is executed.
19:40:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:40:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:44 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:40:44 INFO  : 'configparams force-mem-access 0' command is executed.
19:40:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

19:40:44 INFO  : Memory regions updated for context APU
19:40:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:44 INFO  : 'con' command is executed.
19:40:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

19:40:44 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
19:44:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
19:44:03 INFO  : FPGA configured successfully with bitstream "C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:44:19 INFO  : Disconnected from the channel tcfchan#12.
19:44:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
19:44:20 INFO  : 'fpga -state' command is executed.
19:44:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:21 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
19:44:21 INFO  : 'jtag frequency' command is executed.
19:44:21 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:44:21 INFO  : Context for 'APU' is selected.
19:44:23 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:44:23 INFO  : 'configparams force-mem-access 1' command is executed.
19:44:24 INFO  : Context for 'APU' is selected.
19:44:24 INFO  : 'stop' command is executed.
19:44:25 INFO  : 'ps7_init' command is executed.
19:44:25 INFO  : 'ps7_post_config' command is executed.
19:44:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:44:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:26 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:44:26 INFO  : 'configparams force-mem-access 0' command is executed.
19:44:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

19:44:26 INFO  : Memory regions updated for context APU
19:44:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:26 INFO  : 'con' command is executed.
19:44:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

19:44:26 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
19:45:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:45:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
19:45:48 INFO  : FPGA configured successfully with bitstream "C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:46:02 INFO  : Disconnected from the channel tcfchan#13.
19:46:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
19:46:04 INFO  : 'fpga -state' command is executed.
19:46:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:46:04 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
19:46:04 INFO  : 'jtag frequency' command is executed.
19:46:04 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:46:04 INFO  : Context for 'APU' is selected.
19:46:07 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:46:07 INFO  : 'configparams force-mem-access 1' command is executed.
19:46:07 INFO  : Context for 'APU' is selected.
19:46:07 INFO  : 'stop' command is executed.
19:46:09 INFO  : 'ps7_init' command is executed.
19:46:09 INFO  : 'ps7_post_config' command is executed.
19:46:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:46:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:09 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:46:09 INFO  : 'configparams force-mem-access 0' command is executed.
19:46:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

19:46:09 INFO  : Memory regions updated for context APU
19:46:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:10 INFO  : 'con' command is executed.
19:46:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

19:46:10 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
20:04:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
20:04:56 INFO  : FPGA configured successfully with bitstream "C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:05:19 INFO  : Disconnected from the channel tcfchan#14.
20:05:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
20:05:20 INFO  : 'fpga -state' command is executed.
20:05:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:20 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
20:05:20 INFO  : 'jtag frequency' command is executed.
20:05:20 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:05:20 INFO  : Context for 'APU' is selected.
20:05:23 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:05:23 INFO  : 'configparams force-mem-access 1' command is executed.
20:05:23 INFO  : Context for 'APU' is selected.
20:05:24 INFO  : 'stop' command is executed.
20:05:25 INFO  : 'ps7_init' command is executed.
20:05:25 INFO  : 'ps7_post_config' command is executed.
20:05:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:05:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:26 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:05:26 INFO  : 'configparams force-mem-access 0' command is executed.
20:05:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

20:05:26 INFO  : Memory regions updated for context APU
20:05:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:26 INFO  : 'con' command is executed.
20:05:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

20:05:26 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
20:10:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
20:10:44 INFO  : FPGA configured successfully with bitstream "C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:11:00 INFO  : Disconnected from the channel tcfchan#15.
20:11:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
20:11:01 INFO  : 'fpga -state' command is executed.
20:11:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:11:01 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
20:11:01 INFO  : 'jtag frequency' command is executed.
20:11:01 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:11:01 INFO  : Context for 'APU' is selected.
20:11:04 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:11:04 INFO  : 'configparams force-mem-access 1' command is executed.
20:11:04 INFO  : Context for 'APU' is selected.
20:11:04 INFO  : 'stop' command is executed.
20:11:05 INFO  : 'ps7_init' command is executed.
20:11:05 INFO  : 'ps7_post_config' command is executed.
20:11:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:11:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:06 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:11:06 INFO  : 'configparams force-mem-access 0' command is executed.
20:11:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

20:11:06 INFO  : Memory regions updated for context APU
20:11:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:06 INFO  : 'con' command is executed.
20:11:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

20:11:06 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
20:13:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:13:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
20:13:30 INFO  : FPGA configured successfully with bitstream "C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:13:55 INFO  : Disconnected from the channel tcfchan#16.
20:13:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
20:13:57 INFO  : 'fpga -state' command is executed.
20:13:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:13:57 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
20:13:57 INFO  : 'jtag frequency' command is executed.
20:13:57 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:13:57 INFO  : Context for 'APU' is selected.
20:14:01 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:14:01 INFO  : 'configparams force-mem-access 1' command is executed.
20:14:01 INFO  : Context for 'APU' is selected.
20:14:01 INFO  : 'stop' command is executed.
20:14:03 INFO  : 'ps7_init' command is executed.
20:14:03 INFO  : 'ps7_post_config' command is executed.
20:14:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:14:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:04 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:14:04 INFO  : 'configparams force-mem-access 0' command is executed.
20:14:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

20:14:04 INFO  : Memory regions updated for context APU
20:14:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:04 INFO  : 'con' command is executed.
20:14:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

20:14:04 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
20:19:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:19:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
20:19:59 INFO  : FPGA configured successfully with bitstream "C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:20:15 INFO  : Disconnected from the channel tcfchan#17.
20:20:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
20:20:16 INFO  : 'fpga -state' command is executed.
20:20:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:20:16 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
20:20:16 INFO  : 'jtag frequency' command is executed.
20:20:16 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:20:16 INFO  : Context for 'APU' is selected.
20:20:19 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:20:19 INFO  : 'configparams force-mem-access 1' command is executed.
20:20:19 INFO  : Context for 'APU' is selected.
20:20:19 INFO  : 'stop' command is executed.
20:20:21 INFO  : 'ps7_init' command is executed.
20:20:21 INFO  : 'ps7_post_config' command is executed.
20:20:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:20:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:22 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:20:22 INFO  : 'configparams force-mem-access 0' command is executed.
20:20:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

20:20:22 INFO  : Memory regions updated for context APU
20:20:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:22 INFO  : 'con' command is executed.
20:20:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

20:20:22 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
20:22:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
20:22:38 INFO  : FPGA configured successfully with bitstream "C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:22:50 INFO  : Disconnected from the channel tcfchan#18.
20:22:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
20:22:51 INFO  : 'fpga -state' command is executed.
20:22:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:51 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
20:22:51 INFO  : 'jtag frequency' command is executed.
20:22:51 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:22:51 INFO  : Context for 'APU' is selected.
20:22:54 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:22:54 INFO  : 'configparams force-mem-access 1' command is executed.
20:22:55 INFO  : Context for 'APU' is selected.
20:22:55 INFO  : 'stop' command is executed.
20:22:56 INFO  : 'ps7_init' command is executed.
20:22:56 INFO  : 'ps7_post_config' command is executed.
20:22:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:22:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:57 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:22:57 INFO  : 'configparams force-mem-access 0' command is executed.
20:22:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

20:22:57 INFO  : Memory regions updated for context APU
20:22:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:57 INFO  : 'con' command is executed.
20:22:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

20:22:57 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
20:42:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:42:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
20:42:39 INFO  : FPGA configured successfully with bitstream "C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:42:53 INFO  : Disconnected from the channel tcfchan#19.
20:42:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
20:42:54 INFO  : 'fpga -state' command is executed.
20:42:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:42:54 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
20:42:54 INFO  : 'jtag frequency' command is executed.
20:42:54 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:42:54 INFO  : Context for 'APU' is selected.
20:42:55 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:42:55 INFO  : 'configparams force-mem-access 1' command is executed.
20:42:55 INFO  : Context for 'APU' is selected.
20:42:55 INFO  : 'stop' command is executed.
20:42:56 INFO  : 'ps7_init' command is executed.
20:42:56 INFO  : 'ps7_post_config' command is executed.
20:42:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:42:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:56 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:42:56 INFO  : 'configparams force-mem-access 0' command is executed.
20:42:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

20:42:56 INFO  : Memory regions updated for context APU
20:42:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:56 INFO  : 'con' command is executed.
20:42:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

20:42:56 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
20:50:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:50:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
20:50:14 INFO  : FPGA configured successfully with bitstream "C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:50:33 INFO  : Disconnected from the channel tcfchan#20.
20:50:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
20:50:34 INFO  : 'fpga -state' command is executed.
20:50:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:50:35 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
20:50:35 INFO  : 'jtag frequency' command is executed.
20:50:35 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:50:35 INFO  : Context for 'APU' is selected.
20:50:37 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:50:37 INFO  : 'configparams force-mem-access 1' command is executed.
20:50:37 INFO  : Context for 'APU' is selected.
20:50:37 INFO  : 'stop' command is executed.
20:50:37 INFO  : 'ps7_init' command is executed.
20:50:37 INFO  : 'ps7_post_config' command is executed.
20:50:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:50:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:38 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:50:38 INFO  : 'configparams force-mem-access 0' command is executed.
20:50:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

20:50:38 INFO  : Memory regions updated for context APU
20:50:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:38 INFO  : 'con' command is executed.
20:50:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

20:50:38 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
21:57:23 INFO  : Disconnected from the channel tcfchan#21.
21:58:46 INFO  : Registering command handlers for SDK TCF services
21:58:47 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\temp_xsdb_launch_script.tcl
21:58:54 INFO  : XSCT server has started successfully.
21:58:56 INFO  : Successfully done setting XSCT server connection channel  
21:58:56 INFO  : Processing command line option -hwspec C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper.hdf.
21:58:56 INFO  : Successfully done setting SDK workspace  
21:58:56 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:59:09 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1702266869362,  Project:1702060591552
21:59:09 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper.hdf.
21:59:09 INFO  : Copied contents of C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
21:59:14 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:59:21 INFO  : 
21:59:22 INFO  : Updating hardware inferred compiler options for final_project.
21:59:22 INFO  : Clearing existing target manager status.
21:59:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:59:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
21:59:39 INFO  : FPGA configured successfully with bitstream "C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:59:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
21:59:56 INFO  : 'fpga -state' command is executed.
21:59:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:59:56 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
21:59:56 INFO  : 'jtag frequency' command is executed.
21:59:56 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:59:56 INFO  : Context for 'APU' is selected.
21:59:57 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:59:57 INFO  : 'configparams force-mem-access 1' command is executed.
21:59:57 INFO  : Context for 'APU' is selected.
21:59:57 INFO  : 'stop' command is executed.
21:59:57 INFO  : 'ps7_init' command is executed.
21:59:57 INFO  : 'ps7_post_config' command is executed.
21:59:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:59:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:58 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:59:58 INFO  : 'configparams force-mem-access 0' command is executed.
21:59:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

21:59:58 INFO  : Memory regions updated for context APU
21:59:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:58 INFO  : 'con' command is executed.
21:59:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

21:59:58 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
22:09:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:09:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
22:09:19 INFO  : FPGA configured successfully with bitstream "C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:09:47 INFO  : Disconnected from the channel tcfchan#1.
22:09:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
22:09:49 INFO  : 'fpga -state' command is executed.
22:09:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:09:49 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
22:09:49 INFO  : 'jtag frequency' command is executed.
22:09:49 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:09:49 INFO  : Context for 'APU' is selected.
22:09:51 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:09:51 INFO  : 'configparams force-mem-access 1' command is executed.
22:09:51 INFO  : Context for 'APU' is selected.
22:09:51 INFO  : 'stop' command is executed.
22:09:52 INFO  : 'ps7_init' command is executed.
22:09:52 INFO  : 'ps7_post_config' command is executed.
22:09:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:09:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:53 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:09:53 INFO  : 'configparams force-mem-access 0' command is executed.
22:09:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

22:09:53 INFO  : Memory regions updated for context APU
22:09:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:53 INFO  : 'con' command is executed.
22:09:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

22:09:53 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
23:12:17 INFO  : Disconnected from the channel tcfchan#2.
23:24:43 INFO  : Registering command handlers for SDK TCF services
23:24:45 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\temp_xsdb_launch_script.tcl
23:24:53 INFO  : XSCT server has started successfully.
23:24:55 INFO  : Successfully done setting XSCT server connection channel  
23:24:55 INFO  : Processing command line option -hwspec C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper.hdf.
23:24:55 INFO  : Successfully done setting SDK workspace  
23:24:56 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
23:25:25 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1702272215585,  Project:1702266869362
23:25:25 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper.hdf.
23:25:25 INFO  : Copied contents of C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:25:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:25:44 INFO  : 
23:25:45 INFO  : Updating hardware inferred compiler options for final_project.
23:25:45 INFO  : Clearing existing target manager status.
00:06:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:06:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
00:06:21 INFO  : FPGA configured successfully with bitstream "C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:06:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
00:06:49 INFO  : 'fpga -state' command is executed.
00:06:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:06:50 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
00:06:50 INFO  : 'jtag frequency' command is executed.
00:06:50 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:06:50 INFO  : Context for 'APU' is selected.
00:06:50 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:06:50 INFO  : 'configparams force-mem-access 1' command is executed.
00:06:50 INFO  : Context for 'APU' is selected.
00:06:50 INFO  : 'stop' command is executed.
00:06:52 INFO  : 'ps7_init' command is executed.
00:06:52 INFO  : 'ps7_post_config' command is executed.
00:06:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:06:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:53 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:06:53 INFO  : 'configparams force-mem-access 0' command is executed.
00:06:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

00:06:53 INFO  : Memory regions updated for context APU
00:06:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:53 INFO  : 'con' command is executed.
00:06:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

00:06:54 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
00:07:04 INFO  : Disconnected from the channel tcfchan#1.
00:07:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
00:07:06 INFO  : 'fpga -state' command is executed.
00:07:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:07:06 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
00:07:06 INFO  : 'jtag frequency' command is executed.
00:07:06 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:07:06 INFO  : Context for 'APU' is selected.
00:07:10 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:07:10 INFO  : 'configparams force-mem-access 1' command is executed.
00:07:10 INFO  : Context for 'APU' is selected.
00:07:11 INFO  : 'stop' command is executed.
00:07:12 INFO  : 'ps7_init' command is executed.
00:07:12 INFO  : 'ps7_post_config' command is executed.
00:07:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:07:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:07:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:07:13 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:07:13 INFO  : 'configparams force-mem-access 0' command is executed.
00:07:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

00:07:13 INFO  : Memory regions updated for context APU
00:07:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:07:14 INFO  : 'con' command is executed.
00:07:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

00:07:14 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
00:10:34 INFO  : Disconnected from the channel tcfchan#2.
00:10:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
00:10:35 INFO  : 'fpga -state' command is executed.
00:10:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:10:36 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
00:10:36 INFO  : 'jtag frequency' command is executed.
00:10:36 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:10:36 INFO  : Context for 'APU' is selected.
00:10:36 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:10:36 INFO  : 'configparams force-mem-access 1' command is executed.
00:10:36 INFO  : Context for 'APU' is selected.
00:10:36 INFO  : 'stop' command is executed.
00:10:38 INFO  : 'ps7_init' command is executed.
00:10:38 INFO  : 'ps7_post_config' command is executed.
00:10:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:10:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:39 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:10:39 INFO  : 'configparams force-mem-access 0' command is executed.
00:10:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

00:10:39 INFO  : Memory regions updated for context APU
00:10:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:40 INFO  : 'con' command is executed.
00:10:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

00:10:40 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
00:23:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:23:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
00:23:17 INFO  : FPGA configured successfully with bitstream "C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:23:35 INFO  : Disconnected from the channel tcfchan#3.
00:23:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
00:23:37 INFO  : 'fpga -state' command is executed.
00:23:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:23:37 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
00:23:37 INFO  : 'jtag frequency' command is executed.
00:23:37 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:23:37 INFO  : Context for 'APU' is selected.
00:23:37 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:23:37 INFO  : 'configparams force-mem-access 1' command is executed.
00:23:37 INFO  : Context for 'APU' is selected.
00:23:37 INFO  : 'stop' command is executed.
00:23:37 INFO  : 'ps7_init' command is executed.
00:23:37 INFO  : 'ps7_post_config' command is executed.
00:23:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:23:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:38 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:23:38 INFO  : 'configparams force-mem-access 0' command is executed.
00:23:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

00:23:38 INFO  : Memory regions updated for context APU
00:23:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:38 INFO  : 'con' command is executed.
00:23:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

00:23:38 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
00:28:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:28:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
00:28:42 INFO  : FPGA configured successfully with bitstream "C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:28:52 INFO  : Disconnected from the channel tcfchan#4.
00:28:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
00:28:53 INFO  : 'fpga -state' command is executed.
00:28:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:28:53 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
00:28:53 INFO  : 'jtag frequency' command is executed.
00:28:53 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:28:53 INFO  : Context for 'APU' is selected.
00:28:53 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:28:53 INFO  : 'configparams force-mem-access 1' command is executed.
00:28:53 INFO  : Context for 'APU' is selected.
00:28:53 INFO  : 'stop' command is executed.
00:28:54 INFO  : 'ps7_init' command is executed.
00:28:54 INFO  : 'ps7_post_config' command is executed.
00:28:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:28:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:54 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:28:54 INFO  : 'configparams force-mem-access 0' command is executed.
00:28:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

00:28:54 INFO  : Memory regions updated for context APU
00:28:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:54 INFO  : 'con' command is executed.
00:28:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

00:28:54 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
16:44:49 INFO  : Disconnected from the channel tcfchan#5.
16:45:13 INFO  : Registering command handlers for SDK TCF services
16:45:14 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\temp_xsdb_launch_script.tcl
16:45:19 INFO  : XSCT server has started successfully.
16:45:21 INFO  : Successfully done setting XSCT server connection channel  
16:45:21 INFO  : Processing command line option -hwspec C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper.hdf.
16:45:21 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:45:21 INFO  : Successfully done setting SDK workspace  
16:45:29 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1702315971802,  Project:1702272215585
16:45:29 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper.hdf.
16:45:29 INFO  : Copied contents of C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
16:45:32 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:45:41 INFO  : 
16:45:41 INFO  : Updating hardware inferred compiler options for final_project.
16:45:41 INFO  : Clearing existing target manager status.
16:46:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:46:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
16:46:48 INFO  : FPGA configured successfully with bitstream "C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:47:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
16:47:25 INFO  : 'fpga -state' command is executed.
16:47:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:26 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
16:47:26 INFO  : 'jtag frequency' command is executed.
16:47:26 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:47:26 INFO  : Context for 'APU' is selected.
16:47:26 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:47:26 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:26 INFO  : Context for 'APU' is selected.
16:47:26 INFO  : 'stop' command is executed.
16:47:27 INFO  : 'ps7_init' command is executed.
16:47:27 INFO  : 'ps7_post_config' command is executed.
16:47:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:47:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:27 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:47:27 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:28 INFO  : Memory regions updated for context APU
16:47:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:28 INFO  : 'con' command is executed.
16:47:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

16:47:28 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
16:48:43 INFO  : Disconnected from the channel tcfchan#1.
16:48:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
16:48:44 INFO  : 'fpga -state' command is executed.
16:48:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:44 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
16:48:44 INFO  : 'jtag frequency' command is executed.
16:48:44 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:48:45 INFO  : Context for 'APU' is selected.
16:48:47 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:48:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:48:47 INFO  : Context for 'APU' is selected.
16:48:47 INFO  : 'stop' command is executed.
16:48:47 INFO  : 'ps7_init' command is executed.
16:48:47 INFO  : 'ps7_post_config' command is executed.
16:48:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:48:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:48 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:48:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:48:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

16:48:48 INFO  : Memory regions updated for context APU
16:48:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:48 INFO  : 'con' command is executed.
16:48:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

16:48:48 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
17:15:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:15:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
17:15:58 INFO  : FPGA configured successfully with bitstream "C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:50:09 INFO  : Disconnected from the channel tcfchan#2.
17:50:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
17:50:10 INFO  : 'fpga -state' command is executed.
17:50:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:50:11 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
17:50:11 INFO  : 'jtag frequency' command is executed.
17:50:11 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:50:11 INFO  : Context for 'APU' is selected.
17:50:11 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:50:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:50:11 INFO  : Context for 'APU' is selected.
17:50:11 INFO  : 'stop' command is executed.
17:50:12 INFO  : 'ps7_init' command is executed.
17:50:12 INFO  : 'ps7_post_config' command is executed.
17:50:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:50:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:13 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:50:13 INFO  : 'configparams force-mem-access 0' command is executed.
17:50:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

17:50:13 INFO  : Memory regions updated for context APU
17:50:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:13 INFO  : 'con' command is executed.
17:50:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

17:50:13 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
17:52:26 INFO  : Disconnected from the channel tcfchan#3.
17:52:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
17:52:28 INFO  : 'fpga -state' command is executed.
17:52:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:28 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
17:52:28 INFO  : 'jtag frequency' command is executed.
17:52:28 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:52:28 INFO  : Context for 'APU' is selected.
17:52:28 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:52:28 INFO  : 'configparams force-mem-access 1' command is executed.
17:52:28 INFO  : Context for 'APU' is selected.
17:52:28 INFO  : 'stop' command is executed.
17:52:30 INFO  : 'ps7_init' command is executed.
17:52:30 INFO  : 'ps7_post_config' command is executed.
17:52:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:52:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:30 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:52:30 INFO  : 'configparams force-mem-access 0' command is executed.
17:52:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

17:52:31 INFO  : Memory regions updated for context APU
17:52:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:31 INFO  : 'con' command is executed.
17:52:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

17:52:31 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
18:00:59 INFO  : Disconnected from the channel tcfchan#4.
18:01:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
18:01:01 INFO  : 'fpga -state' command is executed.
18:01:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:01 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
18:01:01 INFO  : 'jtag frequency' command is executed.
18:01:01 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:01:01 INFO  : Context for 'APU' is selected.
18:01:01 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:01:01 INFO  : 'configparams force-mem-access 1' command is executed.
18:01:01 INFO  : Context for 'APU' is selected.
18:01:01 INFO  : 'stop' command is executed.
18:01:03 INFO  : 'ps7_init' command is executed.
18:01:03 INFO  : 'ps7_post_config' command is executed.
18:01:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:01:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:03 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:01:03 INFO  : 'configparams force-mem-access 0' command is executed.
18:01:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

18:01:03 INFO  : Memory regions updated for context APU
18:01:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:04 INFO  : 'con' command is executed.
18:01:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

18:01:04 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
18:01:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
18:01:25 INFO  : 'fpga -state' command is executed.
18:01:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:25 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
18:01:25 INFO  : 'jtag frequency' command is executed.
18:01:25 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:01:25 INFO  : Context for 'APU' is selected.
18:01:25 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:01:25 INFO  : 'configparams force-mem-access 1' command is executed.
18:01:25 INFO  : Context for 'APU' is selected.
18:01:25 INFO  : 'stop' command is executed.
18:01:27 INFO  : 'ps7_init' command is executed.
18:01:27 INFO  : 'ps7_post_config' command is executed.
18:01:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:01:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:27 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:01:27 INFO  : 'configparams force-mem-access 0' command is executed.
18:01:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

18:01:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:27 INFO  : 'con' command is executed.
18:01:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

18:01:27 INFO  : Disconnected from the channel tcfchan#5.
18:05:06 WARN  : channel "tcfchan#5" closed
18:05:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
18:05:07 INFO  : 'fpga -state' command is executed.
18:05:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:07 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
18:05:07 INFO  : 'jtag frequency' command is executed.
18:05:07 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:05:07 INFO  : Context for 'APU' is selected.
18:05:07 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:05:07 INFO  : 'configparams force-mem-access 1' command is executed.
18:05:07 INFO  : Context for 'APU' is selected.
18:05:07 INFO  : 'stop' command is executed.
18:05:09 INFO  : 'ps7_init' command is executed.
18:05:09 INFO  : 'ps7_post_config' command is executed.
18:05:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:05:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:09 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:05:09 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:10 INFO  : Memory regions updated for context APU
18:05:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:10 INFO  : 'con' command is executed.
18:05:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

18:05:10 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
18:08:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
18:08:06 INFO  : 'fpga -state' command is executed.
18:08:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:06 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
18:08:06 INFO  : 'jtag frequency' command is executed.
18:08:06 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:08:06 INFO  : Context for 'APU' is selected.
18:08:06 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:08:06 INFO  : 'configparams force-mem-access 1' command is executed.
18:08:07 INFO  : Context for 'APU' is selected.
18:08:07 INFO  : 'stop' command is executed.
18:08:07 INFO  : 'ps7_init' command is executed.
18:08:07 INFO  : 'ps7_post_config' command is executed.
18:08:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:08:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:08 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:08:08 INFO  : 'configparams force-mem-access 0' command is executed.
18:08:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

18:08:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:08 INFO  : 'con' command is executed.
18:08:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

18:08:08 INFO  : Disconnected from the channel tcfchan#6.
18:18:02 WARN  : channel "tcfchan#6" closed
18:18:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
18:18:03 INFO  : 'fpga -state' command is executed.
18:18:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:04 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
18:18:04 INFO  : 'jtag frequency' command is executed.
18:18:04 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:18:04 INFO  : Context for 'APU' is selected.
18:18:04 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:18:04 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:04 INFO  : Context for 'APU' is selected.
18:18:04 INFO  : 'stop' command is executed.
18:18:05 INFO  : 'ps7_init' command is executed.
18:18:05 INFO  : 'ps7_post_config' command is executed.
18:18:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:18:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:06 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:06 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:06 INFO  : Memory regions updated for context APU
18:18:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:06 INFO  : 'con' command is executed.
18:18:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

18:18:06 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
18:25:21 INFO  : Disconnected from the channel tcfchan#7.
18:25:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
18:25:22 INFO  : 'fpga -state' command is executed.
18:25:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:22 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
18:25:22 INFO  : 'jtag frequency' command is executed.
18:25:22 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:25:22 INFO  : Context for 'APU' is selected.
18:25:22 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:25:22 INFO  : 'configparams force-mem-access 1' command is executed.
18:25:22 INFO  : Context for 'APU' is selected.
18:25:22 INFO  : 'stop' command is executed.
18:25:23 INFO  : 'ps7_init' command is executed.
18:25:23 INFO  : 'ps7_post_config' command is executed.
18:25:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:25:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:24 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:25:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:25:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

18:25:24 INFO  : Memory regions updated for context APU
18:25:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:24 INFO  : 'con' command is executed.
18:25:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

18:25:24 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
18:26:13 INFO  : Disconnected from the channel tcfchan#8.
18:26:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
18:26:15 INFO  : 'fpga -state' command is executed.
18:26:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:15 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
18:26:15 INFO  : 'jtag frequency' command is executed.
18:26:15 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:26:15 INFO  : Context for 'APU' is selected.
18:26:15 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:26:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:26:15 INFO  : Context for 'APU' is selected.
18:26:15 INFO  : 'stop' command is executed.
18:26:17 INFO  : 'ps7_init' command is executed.
18:26:17 INFO  : 'ps7_post_config' command is executed.
18:26:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:26:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:17 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:26:17 INFO  : 'configparams force-mem-access 0' command is executed.
18:26:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

18:26:17 INFO  : Memory regions updated for context APU
18:26:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:17 INFO  : 'con' command is executed.
18:26:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

18:26:17 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
18:26:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
18:26:32 INFO  : 'fpga -state' command is executed.
18:26:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:32 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
18:26:32 INFO  : 'jtag frequency' command is executed.
18:26:32 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:26:32 INFO  : Context for 'APU' is selected.
18:26:33 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:26:33 INFO  : 'configparams force-mem-access 1' command is executed.
18:26:33 INFO  : Context for 'APU' is selected.
18:26:33 INFO  : 'stop' command is executed.
18:26:34 INFO  : 'ps7_init' command is executed.
18:26:34 INFO  : 'ps7_post_config' command is executed.
18:26:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:26:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:34 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:26:34 INFO  : 'configparams force-mem-access 0' command is executed.
18:26:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

18:26:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:34 INFO  : 'con' command is executed.
18:26:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

18:26:34 INFO  : Disconnected from the channel tcfchan#9.
18:26:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
18:27:02 INFO  : FPGA configured successfully with bitstream "C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:27:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
18:27:11 INFO  : 'fpga -state' command is executed.
18:27:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:11 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
18:27:11 INFO  : 'jtag frequency' command is executed.
18:27:11 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:27:11 INFO  : Context for 'APU' is selected.
18:27:11 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:27:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:27:11 INFO  : Context for 'APU' is selected.
18:27:11 INFO  : 'stop' command is executed.
18:27:12 INFO  : 'ps7_init' command is executed.
18:27:12 INFO  : 'ps7_post_config' command is executed.
18:27:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:27:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:13 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:27:13 INFO  : 'configparams force-mem-access 0' command is executed.
18:27:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

18:27:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:13 INFO  : 'con' command is executed.
18:27:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

18:27:13 INFO  : Disconnected from the channel tcfchan#10.
20:33:33 WARN  : channel "tcfchan#9" closed
20:33:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
20:33:34 INFO  : 'fpga -state' command is executed.
20:33:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:33:34 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
20:33:34 INFO  : 'jtag frequency' command is executed.
20:33:34 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:33:34 INFO  : Context for 'APU' is selected.
20:33:34 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:33:34 INFO  : 'configparams force-mem-access 1' command is executed.
20:33:34 INFO  : Context for 'APU' is selected.
20:33:34 INFO  : 'stop' command is executed.
20:33:35 INFO  : 'ps7_init' command is executed.
20:33:35 INFO  : 'ps7_post_config' command is executed.
20:33:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:33:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:36 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:33:36 INFO  : 'configparams force-mem-access 0' command is executed.
20:33:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

20:33:36 INFO  : Memory regions updated for context APU
20:33:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:36 INFO  : 'con' command is executed.
20:33:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

20:33:36 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
20:41:06 INFO  : Disconnected from the channel tcfchan#11.
20:41:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
20:41:07 INFO  : 'fpga -state' command is executed.
20:41:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:41:07 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
20:41:07 INFO  : 'jtag frequency' command is executed.
20:41:07 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:41:07 INFO  : Context for 'APU' is selected.
20:41:08 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:41:08 INFO  : 'configparams force-mem-access 1' command is executed.
20:41:08 INFO  : Context for 'APU' is selected.
20:41:08 INFO  : 'stop' command is executed.
20:41:09 INFO  : 'ps7_init' command is executed.
20:41:09 INFO  : 'ps7_post_config' command is executed.
20:41:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:41:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:10 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:41:10 INFO  : 'configparams force-mem-access 0' command is executed.
20:41:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

20:41:10 INFO  : Memory regions updated for context APU
20:41:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:10 INFO  : 'con' command is executed.
20:41:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

20:41:10 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
20:43:34 INFO  : Disconnected from the channel tcfchan#12.
20:43:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
20:43:36 INFO  : 'fpga -state' command is executed.
20:43:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:36 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
20:43:36 INFO  : 'jtag frequency' command is executed.
20:43:36 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:43:36 INFO  : Context for 'APU' is selected.
20:43:36 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:43:36 INFO  : 'configparams force-mem-access 1' command is executed.
20:43:36 INFO  : Context for 'APU' is selected.
20:43:36 INFO  : 'stop' command is executed.
20:43:38 INFO  : 'ps7_init' command is executed.
20:43:38 INFO  : 'ps7_post_config' command is executed.
20:43:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:43:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:39 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:43:39 INFO  : 'configparams force-mem-access 0' command is executed.
20:43:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

20:43:40 INFO  : Memory regions updated for context APU
20:43:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:40 INFO  : 'con' command is executed.
20:43:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

20:43:40 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
20:43:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
20:43:58 INFO  : 'fpga -state' command is executed.
20:43:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:58 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
20:43:58 INFO  : 'jtag frequency' command is executed.
20:43:58 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:43:59 INFO  : Context for 'APU' is selected.
20:43:59 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:43:59 INFO  : 'configparams force-mem-access 1' command is executed.
20:43:59 INFO  : Context for 'APU' is selected.
20:43:59 INFO  : 'stop' command is executed.
20:44:00 INFO  : 'ps7_init' command is executed.
20:44:00 INFO  : 'ps7_post_config' command is executed.
20:44:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:44:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:01 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:44:01 INFO  : 'configparams force-mem-access 0' command is executed.
20:44:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

20:44:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:01 INFO  : 'con' command is executed.
20:44:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

20:44:01 INFO  : Disconnected from the channel tcfchan#13.
20:48:19 WARN  : channel "tcfchan#13" closed
20:48:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
20:48:20 INFO  : 'fpga -state' command is executed.
20:48:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:48:21 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
20:48:21 INFO  : 'jtag frequency' command is executed.
20:48:21 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:48:21 INFO  : Context for 'APU' is selected.
20:48:21 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:48:21 INFO  : 'configparams force-mem-access 1' command is executed.
20:48:21 INFO  : Context for 'APU' is selected.
20:48:21 INFO  : 'stop' command is executed.
20:48:23 INFO  : 'ps7_init' command is executed.
20:48:23 INFO  : 'ps7_post_config' command is executed.
20:48:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:48:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:24 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:48:24 INFO  : 'configparams force-mem-access 0' command is executed.
20:48:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

20:48:24 INFO  : Memory regions updated for context APU
20:48:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:24 INFO  : 'con' command is executed.
20:48:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

20:48:24 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
20:49:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
20:49:11 INFO  : 'fpga -state' command is executed.
20:49:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:49:11 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
20:49:11 INFO  : 'jtag frequency' command is executed.
20:49:12 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:49:12 INFO  : Context for 'APU' is selected.
20:49:12 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:49:12 INFO  : 'configparams force-mem-access 1' command is executed.
20:49:12 INFO  : Context for 'APU' is selected.
20:49:12 INFO  : 'stop' command is executed.
20:49:14 INFO  : 'ps7_init' command is executed.
20:49:14 INFO  : 'ps7_post_config' command is executed.
20:49:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:49:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:15 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:49:15 INFO  : 'configparams force-mem-access 0' command is executed.
20:49:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

20:49:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:15 INFO  : 'con' command is executed.
20:49:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

20:49:15 INFO  : Disconnected from the channel tcfchan#14.
20:52:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
20:52:33 INFO  : 'fpga -state' command is executed.
20:52:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:52:34 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
20:52:34 INFO  : 'jtag frequency' command is executed.
20:52:34 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:52:34 INFO  : Context for 'APU' is selected.
20:52:34 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:52:34 INFO  : 'configparams force-mem-access 1' command is executed.
20:52:34 INFO  : Context for 'APU' is selected.
20:52:34 INFO  : 'stop' command is executed.
20:52:36 INFO  : 'ps7_init' command is executed.
20:52:36 INFO  : 'ps7_post_config' command is executed.
20:52:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:52:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:37 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:52:37 INFO  : 'configparams force-mem-access 0' command is executed.
20:52:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

20:52:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:37 INFO  : 'con' command is executed.
20:52:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

20:52:37 INFO  : Disconnected from the channel tcfchan#15.
21:02:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
21:02:06 INFO  : 'fpga -state' command is executed.
21:02:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:02:07 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
21:02:07 INFO  : 'jtag frequency' command is executed.
21:02:07 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:02:07 INFO  : Context for 'APU' is selected.
21:02:07 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:02:07 INFO  : 'configparams force-mem-access 1' command is executed.
21:02:07 INFO  : Context for 'APU' is selected.
21:02:07 INFO  : 'stop' command is executed.
21:02:09 INFO  : 'ps7_init' command is executed.
21:02:09 INFO  : 'ps7_post_config' command is executed.
21:02:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:02:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:10 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:02:10 INFO  : 'configparams force-mem-access 0' command is executed.
21:02:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

21:02:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:10 INFO  : 'con' command is executed.
21:02:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

21:02:10 INFO  : Disconnected from the channel tcfchan#16.
21:02:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
21:02:29 INFO  : 'fpga -state' command is executed.
21:02:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:02:30 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
21:02:30 INFO  : 'jtag frequency' command is executed.
21:02:30 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:02:30 INFO  : Context for 'APU' is selected.
21:02:30 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:02:30 INFO  : 'configparams force-mem-access 1' command is executed.
21:02:30 INFO  : Context for 'APU' is selected.
21:02:30 INFO  : 'stop' command is executed.
21:02:32 INFO  : 'ps7_init' command is executed.
21:02:32 INFO  : 'ps7_post_config' command is executed.
21:02:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:02:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:33 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:02:33 INFO  : 'configparams force-mem-access 0' command is executed.
21:02:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

21:02:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:33 INFO  : 'con' command is executed.
21:02:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

21:02:33 INFO  : Disconnected from the channel tcfchan#17.
21:19:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
21:19:19 INFO  : 'fpga -state' command is executed.
21:19:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:19:20 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
21:19:20 INFO  : 'jtag frequency' command is executed.
21:19:20 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:19:20 INFO  : Context for 'APU' is selected.
21:19:20 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:19:20 INFO  : 'configparams force-mem-access 1' command is executed.
21:19:20 INFO  : Context for 'APU' is selected.
21:19:20 INFO  : 'stop' command is executed.
21:19:22 INFO  : 'ps7_init' command is executed.
21:19:22 INFO  : 'ps7_post_config' command is executed.
21:19:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:19:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:22 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:19:22 INFO  : 'configparams force-mem-access 0' command is executed.
21:19:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

21:19:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:23 INFO  : 'con' command is executed.
21:19:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

21:19:23 INFO  : Disconnected from the channel tcfchan#18.
21:22:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
21:22:42 INFO  : 'fpga -state' command is executed.
21:22:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:22:42 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
21:22:42 INFO  : 'jtag frequency' command is executed.
21:22:43 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:22:43 INFO  : Context for 'APU' is selected.
21:22:43 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:22:43 INFO  : 'configparams force-mem-access 1' command is executed.
21:22:43 INFO  : Context for 'APU' is selected.
21:22:43 INFO  : 'stop' command is executed.
21:22:44 INFO  : 'ps7_init' command is executed.
21:22:44 INFO  : 'ps7_post_config' command is executed.
21:22:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:22:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:22:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:22:45 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:22:45 INFO  : 'configparams force-mem-access 0' command is executed.
21:22:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

21:22:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:22:45 INFO  : 'con' command is executed.
21:22:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

21:22:45 INFO  : Disconnected from the channel tcfchan#19.
21:26:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
21:26:33 INFO  : 'fpga -state' command is executed.
21:26:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:33 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
21:26:33 INFO  : 'jtag frequency' command is executed.
21:26:33 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:26:34 INFO  : Context for 'APU' is selected.
21:26:34 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:26:34 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:34 INFO  : Context for 'APU' is selected.
21:26:34 INFO  : 'stop' command is executed.
21:26:35 INFO  : 'ps7_init' command is executed.
21:26:35 INFO  : 'ps7_post_config' command is executed.
21:26:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:26:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:36 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:26:36 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:36 INFO  : 'con' command is executed.
21:26:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

21:26:36 INFO  : Disconnected from the channel tcfchan#20.
21:28:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
21:28:22 INFO  : 'fpga -state' command is executed.
21:28:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:22 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
21:28:22 INFO  : 'jtag frequency' command is executed.
21:28:22 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:28:22 INFO  : Context for 'APU' is selected.
21:28:22 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:28:22 INFO  : 'configparams force-mem-access 1' command is executed.
21:28:22 INFO  : Context for 'APU' is selected.
21:28:22 INFO  : 'stop' command is executed.
21:28:23 INFO  : 'ps7_init' command is executed.
21:28:23 INFO  : 'ps7_post_config' command is executed.
21:28:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:28:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:23 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:28:23 INFO  : 'configparams force-mem-access 0' command is executed.
21:28:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

21:28:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:23 INFO  : 'con' command is executed.
21:28:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

21:28:23 INFO  : Disconnected from the channel tcfchan#21.
21:30:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
21:30:55 INFO  : 'fpga -state' command is executed.
21:30:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:30:55 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
21:30:55 INFO  : 'jtag frequency' command is executed.
21:30:56 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:30:56 INFO  : Context for 'APU' is selected.
21:30:56 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:30:56 INFO  : 'configparams force-mem-access 1' command is executed.
21:30:56 INFO  : Context for 'APU' is selected.
21:30:56 INFO  : 'stop' command is executed.
21:30:57 INFO  : 'ps7_init' command is executed.
21:30:57 INFO  : 'ps7_post_config' command is executed.
21:30:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:30:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:57 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:30:57 INFO  : 'configparams force-mem-access 0' command is executed.
21:30:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

21:30:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:57 INFO  : 'con' command is executed.
21:30:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

21:30:57 INFO  : Disconnected from the channel tcfchan#22.
21:35:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
21:35:06 INFO  : 'fpga -state' command is executed.
21:35:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:06 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
21:35:06 INFO  : 'jtag frequency' command is executed.
21:35:07 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:35:07 INFO  : Context for 'APU' is selected.
21:35:07 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:35:07 INFO  : 'configparams force-mem-access 1' command is executed.
21:35:07 INFO  : Context for 'APU' is selected.
21:35:07 INFO  : 'stop' command is executed.
21:35:08 INFO  : 'ps7_init' command is executed.
21:35:08 INFO  : 'ps7_post_config' command is executed.
21:35:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:35:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:09 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:35:09 INFO  : 'configparams force-mem-access 0' command is executed.
21:35:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

21:35:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:09 INFO  : 'con' command is executed.
21:35:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

21:35:09 INFO  : Disconnected from the channel tcfchan#23.
21:35:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
21:35:34 INFO  : 'fpga -state' command is executed.
21:35:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:34 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
21:35:34 INFO  : 'jtag frequency' command is executed.
21:35:34 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:35:34 INFO  : Context for 'APU' is selected.
21:35:35 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:35:35 INFO  : 'configparams force-mem-access 1' command is executed.
21:35:35 INFO  : Context for 'APU' is selected.
21:35:35 INFO  : 'stop' command is executed.
21:35:35 INFO  : 'ps7_init' command is executed.
21:35:35 INFO  : 'ps7_post_config' command is executed.
21:35:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:35:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:36 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:35:36 INFO  : 'configparams force-mem-access 0' command is executed.
21:35:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

21:35:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:36 INFO  : 'con' command is executed.
21:35:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

21:35:36 INFO  : Disconnected from the channel tcfchan#24.
21:35:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
21:35:49 INFO  : 'fpga -state' command is executed.
21:35:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:49 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
21:35:49 INFO  : 'jtag frequency' command is executed.
21:35:49 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:35:49 INFO  : Context for 'APU' is selected.
21:35:49 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:35:49 INFO  : 'configparams force-mem-access 1' command is executed.
21:35:49 INFO  : Context for 'APU' is selected.
21:35:50 INFO  : 'stop' command is executed.
21:35:50 INFO  : 'ps7_init' command is executed.
21:35:50 INFO  : 'ps7_post_config' command is executed.
21:35:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:35:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:51 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:35:51 INFO  : 'configparams force-mem-access 0' command is executed.
21:35:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

21:35:53 INFO  : Disconnected from the channel tcfchan#25.
21:36:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
21:36:11 INFO  : 'fpga -state' command is executed.
21:36:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:36:11 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
21:36:11 INFO  : 'jtag frequency' command is executed.
21:36:11 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:36:11 INFO  : Context for 'APU' is selected.
21:36:11 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:36:11 INFO  : 'configparams force-mem-access 1' command is executed.
21:36:12 INFO  : Context for 'APU' is selected.
21:36:12 INFO  : 'stop' command is executed.
21:36:12 INFO  : 'ps7_init' command is executed.
21:36:12 INFO  : 'ps7_post_config' command is executed.
21:36:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:36:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:13 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:36:13 INFO  : 'configparams force-mem-access 0' command is executed.
21:36:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

21:36:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:13 INFO  : 'con' command is executed.
21:36:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

21:36:13 INFO  : Disconnected from the channel tcfchan#26.
21:39:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
21:39:03 INFO  : 'fpga -state' command is executed.
21:39:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:03 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
21:39:03 INFO  : 'jtag frequency' command is executed.
21:39:03 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:39:03 INFO  : Context for 'APU' is selected.
21:39:03 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:39:03 INFO  : 'configparams force-mem-access 1' command is executed.
21:39:03 INFO  : Context for 'APU' is selected.
21:39:03 INFO  : 'stop' command is executed.
21:39:04 INFO  : 'ps7_init' command is executed.
21:39:04 INFO  : 'ps7_post_config' command is executed.
21:39:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:39:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:05 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:39:05 INFO  : 'configparams force-mem-access 0' command is executed.
21:39:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

21:39:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:05 INFO  : 'con' command is executed.
21:39:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

21:39:05 INFO  : Disconnected from the channel tcfchan#27.
21:39:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
21:39:21 INFO  : 'fpga -state' command is executed.
21:39:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:21 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
21:39:21 INFO  : 'jtag frequency' command is executed.
21:39:21 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:39:21 INFO  : Context for 'APU' is selected.
21:39:21 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:39:21 INFO  : 'configparams force-mem-access 1' command is executed.
21:39:21 INFO  : Context for 'APU' is selected.
21:39:21 INFO  : 'stop' command is executed.
21:39:22 INFO  : 'ps7_init' command is executed.
21:39:22 INFO  : 'ps7_post_config' command is executed.
21:39:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:39:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:23 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:39:23 INFO  : 'configparams force-mem-access 0' command is executed.
21:39:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

21:39:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:23 INFO  : 'con' command is executed.
21:39:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

21:39:23 INFO  : Disconnected from the channel tcfchan#28.
21:41:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
21:41:37 INFO  : 'fpga -state' command is executed.
21:41:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:41:37 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
21:41:37 INFO  : 'jtag frequency' command is executed.
21:41:37 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:41:37 INFO  : Context for 'APU' is selected.
21:41:37 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:41:37 INFO  : 'configparams force-mem-access 1' command is executed.
21:41:37 INFO  : Context for 'APU' is selected.
21:41:37 INFO  : 'stop' command is executed.
21:41:38 INFO  : 'ps7_init' command is executed.
21:41:38 INFO  : 'ps7_post_config' command is executed.
21:41:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:41:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:39 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:41:39 INFO  : 'configparams force-mem-access 0' command is executed.
21:41:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

21:41:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:39 INFO  : 'con' command is executed.
21:41:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

21:41:39 INFO  : Disconnected from the channel tcfchan#29.
21:42:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
21:42:46 INFO  : 'fpga -state' command is executed.
21:42:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:46 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
21:42:46 INFO  : 'jtag frequency' command is executed.
21:42:46 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:42:46 INFO  : Context for 'APU' is selected.
21:42:46 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:42:46 INFO  : 'configparams force-mem-access 1' command is executed.
21:42:46 INFO  : Context for 'APU' is selected.
21:42:46 INFO  : 'stop' command is executed.
21:42:47 INFO  : 'ps7_init' command is executed.
21:42:47 INFO  : 'ps7_post_config' command is executed.
21:42:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:42:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:48 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:42:48 INFO  : 'configparams force-mem-access 0' command is executed.
21:42:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

21:42:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:48 INFO  : 'con' command is executed.
21:42:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

21:42:48 INFO  : Disconnected from the channel tcfchan#30.
21:46:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
21:46:11 INFO  : 'fpga -state' command is executed.
21:46:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:12 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
21:46:12 INFO  : 'jtag frequency' command is executed.
21:46:12 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:46:12 INFO  : Context for 'APU' is selected.
21:46:12 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:46:12 INFO  : 'configparams force-mem-access 1' command is executed.
21:46:12 INFO  : Context for 'APU' is selected.
21:46:12 INFO  : 'stop' command is executed.
21:46:14 INFO  : 'ps7_init' command is executed.
21:46:14 INFO  : 'ps7_post_config' command is executed.
21:46:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:46:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:15 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:46:15 INFO  : 'configparams force-mem-access 0' command is executed.
21:46:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

21:46:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:15 INFO  : 'con' command is executed.
21:46:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

21:46:15 INFO  : Disconnected from the channel tcfchan#31.
21:46:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
21:46:27 INFO  : 'fpga -state' command is executed.
21:46:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:27 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
21:46:27 INFO  : 'jtag frequency' command is executed.
21:46:28 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:46:28 INFO  : Context for 'APU' is selected.
21:46:28 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:46:28 INFO  : 'configparams force-mem-access 1' command is executed.
21:46:28 INFO  : Context for 'APU' is selected.
21:46:28 INFO  : 'stop' command is executed.
21:46:30 INFO  : 'ps7_init' command is executed.
21:46:30 INFO  : 'ps7_post_config' command is executed.
21:46:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:46:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:31 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:46:31 INFO  : 'configparams force-mem-access 0' command is executed.
21:46:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

21:46:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:31 INFO  : 'con' command is executed.
21:46:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

21:46:31 INFO  : Disconnected from the channel tcfchan#32.
21:59:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
21:59:56 INFO  : 'fpga -state' command is executed.
21:59:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:59:56 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
21:59:56 INFO  : 'jtag frequency' command is executed.
21:59:57 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:59:57 INFO  : Context for 'APU' is selected.
21:59:57 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:59:57 INFO  : 'configparams force-mem-access 1' command is executed.
21:59:57 INFO  : Context for 'APU' is selected.
21:59:57 INFO  : 'stop' command is executed.
21:59:59 INFO  : 'ps7_init' command is executed.
21:59:59 INFO  : 'ps7_post_config' command is executed.
21:59:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:59:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:59 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:59:59 INFO  : 'configparams force-mem-access 0' command is executed.
21:59:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

22:00:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:00 INFO  : 'con' command is executed.
22:00:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

22:00:00 INFO  : Disconnected from the channel tcfchan#33.
22:00:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
22:00:11 INFO  : 'fpga -state' command is executed.
22:00:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:00:11 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
22:00:11 INFO  : 'jtag frequency' command is executed.
22:00:11 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:00:11 INFO  : Context for 'APU' is selected.
22:00:11 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:00:11 INFO  : 'configparams force-mem-access 1' command is executed.
22:00:12 INFO  : Context for 'APU' is selected.
22:00:12 INFO  : 'stop' command is executed.
22:00:13 INFO  : 'ps7_init' command is executed.
22:00:13 INFO  : 'ps7_post_config' command is executed.
22:00:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:00:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:14 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:00:14 INFO  : 'configparams force-mem-access 0' command is executed.
22:00:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

22:00:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:14 INFO  : 'con' command is executed.
22:00:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

22:00:14 INFO  : Disconnected from the channel tcfchan#34.
22:01:20 WARN  : channel "tcfchan#14" closed
22:01:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
22:01:21 INFO  : 'fpga -state' command is executed.
22:01:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:21 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
22:01:21 INFO  : 'jtag frequency' command is executed.
22:01:21 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:01:21 INFO  : Context for 'APU' is selected.
22:01:21 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:01:21 INFO  : 'configparams force-mem-access 1' command is executed.
22:01:21 INFO  : Context for 'APU' is selected.
22:01:21 INFO  : 'stop' command is executed.
22:01:23 INFO  : 'ps7_init' command is executed.
22:01:23 INFO  : 'ps7_post_config' command is executed.
22:01:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:01:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:24 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:01:24 INFO  : 'configparams force-mem-access 0' command is executed.
22:01:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

22:01:24 INFO  : Memory regions updated for context APU
22:01:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:24 INFO  : 'con' command is executed.
22:01:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

22:01:24 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
22:03:50 INFO  : Disconnected from the channel tcfchan#35.
22:03:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
22:03:51 INFO  : 'fpga -state' command is executed.
22:03:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:03:51 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
22:03:51 INFO  : 'jtag frequency' command is executed.
22:03:52 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:03:52 INFO  : Context for 'APU' is selected.
22:03:52 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:03:52 INFO  : 'configparams force-mem-access 1' command is executed.
22:03:52 INFO  : Context for 'APU' is selected.
22:03:52 INFO  : 'stop' command is executed.
22:03:54 INFO  : 'ps7_init' command is executed.
22:03:54 INFO  : 'ps7_post_config' command is executed.
22:03:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:03:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:55 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:03:55 INFO  : 'configparams force-mem-access 0' command is executed.
22:03:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

22:03:55 INFO  : Memory regions updated for context APU
22:03:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:55 INFO  : 'con' command is executed.
22:03:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

22:03:55 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
22:06:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
22:06:20 INFO  : 'fpga -state' command is executed.
22:06:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:06:20 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
22:06:20 INFO  : 'jtag frequency' command is executed.
22:06:20 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:06:20 INFO  : Context for 'APU' is selected.
22:06:20 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:06:20 INFO  : 'configparams force-mem-access 1' command is executed.
22:06:20 INFO  : Context for 'APU' is selected.
22:06:20 INFO  : 'stop' command is executed.
22:06:22 INFO  : 'ps7_init' command is executed.
22:06:22 INFO  : 'ps7_post_config' command is executed.
22:06:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:06:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:23 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:06:23 INFO  : 'configparams force-mem-access 0' command is executed.
22:06:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

22:06:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:23 INFO  : 'con' command is executed.
22:06:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

22:06:23 INFO  : Disconnected from the channel tcfchan#36.
22:10:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
22:10:07 INFO  : 'fpga -state' command is executed.
22:10:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:10:08 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
22:10:08 INFO  : 'jtag frequency' command is executed.
22:10:08 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:10:08 INFO  : Context for 'APU' is selected.
22:10:08 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:10:08 INFO  : 'configparams force-mem-access 1' command is executed.
22:10:08 INFO  : Context for 'APU' is selected.
22:10:08 INFO  : 'stop' command is executed.
22:10:09 INFO  : 'ps7_init' command is executed.
22:10:09 INFO  : 'ps7_post_config' command is executed.
22:10:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:10:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:11 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:10:11 INFO  : 'configparams force-mem-access 0' command is executed.
22:10:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

22:10:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:11 INFO  : 'con' command is executed.
22:10:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

22:10:11 INFO  : Disconnected from the channel tcfchan#37.
22:10:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
22:10:33 INFO  : 'fpga -state' command is executed.
22:10:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:10:33 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
22:10:33 INFO  : 'jtag frequency' command is executed.
22:10:34 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:10:34 INFO  : Context for 'APU' is selected.
22:10:34 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:10:34 INFO  : 'configparams force-mem-access 1' command is executed.
22:10:34 INFO  : Context for 'APU' is selected.
22:10:34 INFO  : 'stop' command is executed.
22:10:35 INFO  : 'ps7_init' command is executed.
22:10:35 INFO  : 'ps7_post_config' command is executed.
22:10:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:10:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:36 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:10:36 INFO  : 'configparams force-mem-access 0' command is executed.
22:10:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

22:10:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:37 INFO  : 'con' command is executed.
22:10:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

22:10:37 INFO  : Disconnected from the channel tcfchan#38.
22:41:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
22:41:42 INFO  : 'fpga -state' command is executed.
22:41:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:41:42 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
22:41:42 INFO  : 'jtag frequency' command is executed.
22:41:42 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:41:42 INFO  : Context for 'APU' is selected.
22:41:42 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:41:42 INFO  : 'configparams force-mem-access 1' command is executed.
22:41:42 INFO  : Context for 'APU' is selected.
22:41:42 INFO  : 'stop' command is executed.
22:41:43 INFO  : 'ps7_init' command is executed.
22:41:43 INFO  : 'ps7_post_config' command is executed.
22:41:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:41:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:44 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:41:44 INFO  : 'configparams force-mem-access 0' command is executed.
22:41:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

22:41:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:44 INFO  : 'con' command is executed.
22:41:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

22:41:44 INFO  : Disconnected from the channel tcfchan#39.
06:27:40 WARN  : channel "tcfchan#36" closed
06:30:35 INFO  : Registering command handlers for SDK TCF services
06:30:35 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\temp_xsdb_launch_script.tcl
06:30:41 INFO  : XSCT server has started successfully.
06:30:44 INFO  : Successfully done setting XSCT server connection channel  
06:30:44 INFO  : Processing command line option -hwspec C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper.hdf.
06:30:44 INFO  : Successfully done setting SDK workspace  
06:30:44 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
06:30:54 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1702383917308,  Project:1702315971802
06:30:54 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper.hdf.
06:30:54 INFO  : Copied contents of C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
06:30:56 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
06:31:12 INFO  : 
06:31:13 INFO  : Updating hardware inferred compiler options for final_project.
06:31:13 INFO  : Clearing existing target manager status.
07:00:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:01:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
07:01:03 INFO  : FPGA configured successfully with bitstream "C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:10:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
07:10:49 INFO  : 'fpga -state' command is executed.
07:10:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:10:49 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
07:10:49 INFO  : 'jtag frequency' command is executed.
07:10:49 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:10:49 INFO  : Context for 'APU' is selected.
07:10:49 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
07:10:49 INFO  : 'configparams force-mem-access 1' command is executed.
07:10:49 INFO  : Context for 'APU' is selected.
07:10:49 INFO  : 'stop' command is executed.
07:10:50 INFO  : 'ps7_init' command is executed.
07:10:50 INFO  : 'ps7_post_config' command is executed.
07:10:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:10:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
07:10:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:10:50 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:10:50 INFO  : 'configparams force-mem-access 0' command is executed.
07:10:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

07:10:51 INFO  : Memory regions updated for context APU
07:10:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:10:51 INFO  : 'con' command is executed.
07:10:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

07:10:51 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
08:29:58 INFO  : Disconnected from the channel tcfchan#1.
19:12:15 INFO  : Registering command handlers for SDK TCF services
19:12:17 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\temp_xsdb_launch_script.tcl
19:12:28 INFO  : XSCT server has started successfully.
19:12:28 INFO  : Successfully done setting XSCT server connection channel  
19:12:32 INFO  : Processing command line option -hwspec C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper.hdf.
19:12:32 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:12:32 INFO  : Successfully done setting SDK workspace  
19:12:56 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1702393812811,  Project:1702383917308
19:12:56 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper.hdf.
19:12:56 INFO  : Copied contents of C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
19:12:59 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:13:28 INFO  : 
19:13:29 INFO  : Updating hardware inferred compiler options for final_project.
19:13:29 INFO  : Clearing existing target manager status.
19:16:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:16:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
19:16:51 INFO  : FPGA configured successfully with bitstream "C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:17:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
19:17:40 INFO  : 'fpga -state' command is executed.
19:17:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:17:40 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
19:17:40 INFO  : 'jtag frequency' command is executed.
19:17:40 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:17:40 INFO  : Context for 'APU' is selected.
19:17:40 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:17:40 INFO  : 'configparams force-mem-access 1' command is executed.
19:17:40 INFO  : Context for 'APU' is selected.
19:17:41 INFO  : 'stop' command is executed.
19:17:41 INFO  : 'ps7_init' command is executed.
19:17:41 INFO  : 'ps7_post_config' command is executed.
19:17:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:17:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:42 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:17:42 INFO  : 'configparams force-mem-access 0' command is executed.
19:17:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

19:17:42 INFO  : Memory regions updated for context APU
19:17:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:42 INFO  : 'con' command is executed.
19:17:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

19:17:42 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
19:20:13 INFO  : Disconnected from the channel tcfchan#1.
19:20:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
19:20:14 INFO  : 'fpga -state' command is executed.
19:20:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:20:15 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
19:20:15 INFO  : 'jtag frequency' command is executed.
19:20:15 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:20:15 INFO  : Context for 'APU' is selected.
19:20:18 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:20:18 INFO  : 'configparams force-mem-access 1' command is executed.
19:20:18 INFO  : Context for 'APU' is selected.
19:20:18 INFO  : 'stop' command is executed.
19:20:20 INFO  : 'ps7_init' command is executed.
19:20:20 INFO  : 'ps7_post_config' command is executed.
19:20:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:20:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:21 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:20:21 INFO  : 'configparams force-mem-access 0' command is executed.
19:20:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

19:20:21 INFO  : Memory regions updated for context APU
19:20:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:21 INFO  : 'con' command is executed.
19:20:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

19:20:21 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
20:13:04 INFO  : Disconnected from the channel tcfchan#2.
20:13:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
20:13:06 INFO  : 'fpga -state' command is executed.
20:13:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:13:06 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
20:13:06 INFO  : 'jtag frequency' command is executed.
20:13:06 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:13:06 INFO  : Context for 'APU' is selected.
20:13:06 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:13:06 INFO  : 'configparams force-mem-access 1' command is executed.
20:13:06 INFO  : Context for 'APU' is selected.
20:13:06 INFO  : 'stop' command is executed.
20:13:08 INFO  : 'ps7_init' command is executed.
20:13:08 INFO  : 'ps7_post_config' command is executed.
20:13:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:13:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:09 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:13:09 INFO  : 'configparams force-mem-access 0' command is executed.
20:13:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

20:13:09 INFO  : Memory regions updated for context APU
20:13:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:09 INFO  : 'con' command is executed.
20:13:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

20:13:09 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
20:14:20 INFO  : Disconnected from the channel tcfchan#3.
20:14:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
20:14:21 INFO  : 'fpga -state' command is executed.
20:14:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:21 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
20:14:21 INFO  : 'jtag frequency' command is executed.
20:14:21 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:14:21 INFO  : Context for 'APU' is selected.
20:14:21 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:14:21 INFO  : 'configparams force-mem-access 1' command is executed.
20:14:22 INFO  : Context for 'APU' is selected.
20:14:22 INFO  : 'stop' command is executed.
20:14:23 INFO  : 'ps7_init' command is executed.
20:14:23 INFO  : 'ps7_post_config' command is executed.
20:14:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:14:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:24 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:14:24 INFO  : 'configparams force-mem-access 0' command is executed.
20:14:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

20:14:24 INFO  : Memory regions updated for context APU
20:14:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:24 INFO  : 'con' command is executed.
20:14:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

20:14:24 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
20:15:04 INFO  : Disconnected from the channel tcfchan#4.
20:15:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
20:15:05 INFO  : 'fpga -state' command is executed.
20:15:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:15:06 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
20:15:06 INFO  : 'jtag frequency' command is executed.
20:15:06 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:15:06 INFO  : Context for 'APU' is selected.
20:15:06 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:15:06 INFO  : 'configparams force-mem-access 1' command is executed.
20:15:06 INFO  : Context for 'APU' is selected.
20:15:06 INFO  : 'stop' command is executed.
20:15:07 INFO  : 'ps7_init' command is executed.
20:15:07 INFO  : 'ps7_post_config' command is executed.
20:15:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:15:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:08 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:15:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:15:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

20:15:08 INFO  : Memory regions updated for context APU
20:15:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:08 INFO  : 'con' command is executed.
20:15:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

20:15:08 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
20:32:15 INFO  : Disconnected from the channel tcfchan#5.
20:32:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
20:32:16 INFO  : 'fpga -state' command is executed.
20:32:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:32:16 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
20:32:16 INFO  : 'jtag frequency' command is executed.
20:32:17 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:32:17 INFO  : Context for 'APU' is selected.
20:32:17 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:32:17 INFO  : 'configparams force-mem-access 1' command is executed.
20:32:17 INFO  : Context for 'APU' is selected.
20:32:17 INFO  : 'stop' command is executed.
20:32:18 INFO  : 'ps7_init' command is executed.
20:32:19 INFO  : 'ps7_post_config' command is executed.
20:32:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:32:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:19 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:32:19 INFO  : 'configparams force-mem-access 0' command is executed.
20:32:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

20:32:20 INFO  : Memory regions updated for context APU
20:32:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:20 INFO  : 'con' command is executed.
20:32:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

20:32:20 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
20:42:08 INFO  : Disconnected from the channel tcfchan#6.
20:42:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
20:42:09 INFO  : 'fpga -state' command is executed.
20:42:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:42:10 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
20:42:10 INFO  : 'jtag frequency' command is executed.
20:42:10 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:42:10 INFO  : Context for 'APU' is selected.
20:42:10 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:42:10 INFO  : 'configparams force-mem-access 1' command is executed.
20:42:10 INFO  : Context for 'APU' is selected.
20:42:10 INFO  : 'stop' command is executed.
20:42:11 INFO  : 'ps7_init' command is executed.
20:42:11 INFO  : 'ps7_post_config' command is executed.
20:42:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:42:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:13 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:42:13 INFO  : 'configparams force-mem-access 0' command is executed.
20:42:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

20:42:13 INFO  : Memory regions updated for context APU
20:42:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:13 INFO  : 'con' command is executed.
20:42:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

20:42:13 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
20:51:12 INFO  : Disconnected from the channel tcfchan#7.
20:51:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
20:51:14 INFO  : 'fpga -state' command is executed.
20:51:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:51:14 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
20:51:14 INFO  : 'jtag frequency' command is executed.
20:51:14 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:51:14 INFO  : Context for 'APU' is selected.
20:51:14 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:51:14 INFO  : 'configparams force-mem-access 1' command is executed.
20:51:14 INFO  : Context for 'APU' is selected.
20:51:14 INFO  : 'stop' command is executed.
20:51:16 INFO  : 'ps7_init' command is executed.
20:51:16 INFO  : 'ps7_post_config' command is executed.
20:51:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:51:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:17 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:51:17 INFO  : 'configparams force-mem-access 0' command is executed.
20:51:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

20:51:17 INFO  : Memory regions updated for context APU
20:51:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:18 INFO  : 'con' command is executed.
20:51:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

20:51:18 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
21:07:18 INFO  : Disconnected from the channel tcfchan#8.
21:07:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
21:07:19 INFO  : 'fpga -state' command is executed.
21:07:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:07:20 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
21:07:20 INFO  : 'jtag frequency' command is executed.
21:07:20 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:07:20 INFO  : Context for 'APU' is selected.
21:07:20 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:07:20 INFO  : 'configparams force-mem-access 1' command is executed.
21:07:20 INFO  : Context for 'APU' is selected.
21:07:20 INFO  : 'stop' command is executed.
21:07:20 INFO  : 'ps7_init' command is executed.
21:07:20 INFO  : 'ps7_post_config' command is executed.
21:07:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:07:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:21 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:07:21 INFO  : 'configparams force-mem-access 0' command is executed.
21:07:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

21:07:21 INFO  : Memory regions updated for context APU
21:07:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:21 INFO  : 'con' command is executed.
21:07:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

21:07:21 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
21:08:27 INFO  : Disconnected from the channel tcfchan#9.
21:08:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
21:08:28 INFO  : 'fpga -state' command is executed.
21:08:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:08:29 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
21:08:29 INFO  : 'jtag frequency' command is executed.
21:08:29 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:08:29 INFO  : Context for 'APU' is selected.
21:08:29 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:08:29 INFO  : 'configparams force-mem-access 1' command is executed.
21:08:29 INFO  : Context for 'APU' is selected.
21:08:29 INFO  : 'stop' command is executed.
21:08:31 INFO  : 'ps7_init' command is executed.
21:08:31 INFO  : 'ps7_post_config' command is executed.
21:08:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:08:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:31 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:08:31 INFO  : 'configparams force-mem-access 0' command is executed.
21:08:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

21:08:32 INFO  : Memory regions updated for context APU
21:08:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:32 INFO  : 'con' command is executed.
21:08:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

21:08:32 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
21:37:03 INFO  : Disconnected from the channel tcfchan#10.
21:37:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
21:37:04 INFO  : 'fpga -state' command is executed.
21:37:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:37:05 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
21:37:05 INFO  : 'jtag frequency' command is executed.
21:37:05 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:37:05 INFO  : Context for 'APU' is selected.
21:37:05 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:37:05 INFO  : 'configparams force-mem-access 1' command is executed.
21:37:05 INFO  : Context for 'APU' is selected.
21:37:05 INFO  : 'stop' command is executed.
21:37:07 INFO  : 'ps7_init' command is executed.
21:37:07 INFO  : 'ps7_post_config' command is executed.
21:37:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:37:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:08 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:37:08 INFO  : 'configparams force-mem-access 0' command is executed.
21:37:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

21:37:08 INFO  : Memory regions updated for context APU
21:37:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:09 INFO  : 'con' command is executed.
21:37:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

21:37:09 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
21:42:04 INFO  : Disconnected from the channel tcfchan#11.
21:42:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
21:42:05 INFO  : 'fpga -state' command is executed.
21:42:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:06 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
21:42:06 INFO  : 'jtag frequency' command is executed.
21:42:06 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:42:06 INFO  : Context for 'APU' is selected.
21:42:06 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:42:06 INFO  : 'configparams force-mem-access 1' command is executed.
21:42:06 INFO  : Context for 'APU' is selected.
21:42:06 INFO  : 'stop' command is executed.
21:42:08 INFO  : 'ps7_init' command is executed.
21:42:08 INFO  : 'ps7_post_config' command is executed.
21:42:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:42:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:08 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:42:08 INFO  : 'configparams force-mem-access 0' command is executed.
21:42:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

21:42:09 INFO  : Memory regions updated for context APU
21:42:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:09 INFO  : 'con' command is executed.
21:42:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

21:42:09 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
22:07:22 INFO  : Disconnected from the channel tcfchan#12.
22:07:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
22:07:23 INFO  : 'fpga -state' command is executed.
22:07:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:23 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
22:07:23 INFO  : 'jtag frequency' command is executed.
22:07:24 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:07:24 INFO  : Context for 'APU' is selected.
22:07:24 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:07:24 INFO  : 'configparams force-mem-access 1' command is executed.
22:07:24 INFO  : Context for 'APU' is selected.
22:07:24 INFO  : 'stop' command is executed.
22:07:25 INFO  : 'ps7_init' command is executed.
22:07:25 INFO  : 'ps7_post_config' command is executed.
22:07:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:07:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:26 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:07:26 INFO  : 'configparams force-mem-access 0' command is executed.
22:07:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

22:07:26 INFO  : Memory regions updated for context APU
22:07:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:26 INFO  : 'con' command is executed.
22:07:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

22:07:26 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
22:43:30 INFO  : Disconnected from the channel tcfchan#13.
22:43:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
22:43:31 INFO  : 'fpga -state' command is executed.
22:43:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:31 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
22:43:31 INFO  : 'jtag frequency' command is executed.
22:43:32 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:43:32 INFO  : Context for 'APU' is selected.
22:43:32 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:43:32 INFO  : 'configparams force-mem-access 1' command is executed.
22:43:32 INFO  : Context for 'APU' is selected.
22:43:32 INFO  : 'stop' command is executed.
22:43:33 INFO  : 'ps7_init' command is executed.
22:43:33 INFO  : 'ps7_post_config' command is executed.
22:43:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:43:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:34 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:43:34 INFO  : 'configparams force-mem-access 0' command is executed.
22:43:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

22:43:34 INFO  : Memory regions updated for context APU
22:43:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:34 INFO  : 'con' command is executed.
22:43:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

22:43:34 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
22:45:37 INFO  : Disconnected from the channel tcfchan#14.
22:45:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
22:45:38 INFO  : 'fpga -state' command is executed.
22:45:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:45:38 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
22:45:38 INFO  : 'jtag frequency' command is executed.
22:45:38 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:45:38 INFO  : Context for 'APU' is selected.
22:45:39 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:45:39 INFO  : 'configparams force-mem-access 1' command is executed.
22:45:39 INFO  : Context for 'APU' is selected.
22:45:39 INFO  : 'stop' command is executed.
22:45:40 INFO  : 'ps7_init' command is executed.
22:45:40 INFO  : 'ps7_post_config' command is executed.
22:45:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:45:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:45:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:45:41 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:45:41 INFO  : 'configparams force-mem-access 0' command is executed.
22:45:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

22:45:41 INFO  : Memory regions updated for context APU
22:45:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:45:41 INFO  : 'con' command is executed.
22:45:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

22:45:41 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
22:50:45 INFO  : Disconnected from the channel tcfchan#15.
22:50:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
22:50:46 INFO  : 'fpga -state' command is executed.
22:50:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:50:46 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
22:50:46 INFO  : 'jtag frequency' command is executed.
22:50:47 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:50:47 INFO  : Context for 'APU' is selected.
22:50:47 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:50:47 INFO  : 'configparams force-mem-access 1' command is executed.
22:50:47 INFO  : Context for 'APU' is selected.
22:50:47 INFO  : 'stop' command is executed.
22:50:48 INFO  : 'ps7_init' command is executed.
22:50:48 INFO  : 'ps7_post_config' command is executed.
22:50:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:50:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:49 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:50:49 INFO  : 'configparams force-mem-access 0' command is executed.
22:50:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

22:50:49 INFO  : Memory regions updated for context APU
22:50:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:49 INFO  : 'con' command is executed.
22:50:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

22:50:49 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
04:10:04 WARN  : channel "tcfchan#16" closed
02:06:57 INFO  : Registering command handlers for SDK TCF services
02:06:57 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\temp_xsdb_launch_script.tcl
02:07:00 INFO  : XSCT server has started successfully.
02:07:01 INFO  : Successfully done setting XSCT server connection channel  
02:07:01 INFO  : Processing command line option -hwspec C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper.hdf.
02:07:01 INFO  : Successfully done setting SDK workspace  
02:07:01 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
02:07:06 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1702538311196,  Project:1702393812811
02:07:06 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper.hdf.
02:07:06 INFO  : Copied contents of C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
02:07:32 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
02:07:40 INFO  : 
02:07:41 INFO  : Updating hardware inferred compiler options for final_project.
02:07:41 INFO  : Clearing existing target manager status.
02:12:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:12:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
02:12:53 INFO  : FPGA configured successfully with bitstream "C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:13:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
02:13:06 INFO  : 'fpga -state' command is executed.
02:13:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:13:07 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
02:13:07 INFO  : 'jtag frequency' command is executed.
02:13:07 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:13:07 INFO  : Context for 'APU' is selected.
02:13:07 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:13:07 INFO  : 'configparams force-mem-access 1' command is executed.
02:13:07 INFO  : Context for 'APU' is selected.
02:13:07 INFO  : 'stop' command is executed.
02:13:07 INFO  : 'ps7_init' command is executed.
02:13:07 INFO  : 'ps7_post_config' command is executed.
02:13:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:13:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:13:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:13:08 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:13:08 INFO  : 'configparams force-mem-access 0' command is executed.
02:13:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

02:13:08 INFO  : Memory regions updated for context APU
02:13:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:13:08 INFO  : 'con' command is executed.
02:13:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

02:13:08 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
02:45:56 INFO  : Disconnected from the channel tcfchan#1.
02:46:36 INFO  : Registering command handlers for SDK TCF services
02:46:36 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\temp_xsdb_launch_script.tcl
02:46:39 INFO  : XSCT server has started successfully.
02:46:39 INFO  : Successfully done setting XSCT server connection channel  
02:46:40 INFO  : Processing command line option -hwspec C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper.hdf.
02:46:40 INFO  : Successfully done setting SDK workspace  
02:46:40 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
02:46:45 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1702543383402,  Project:1702538311196
02:46:45 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper.hdf.
02:46:45 INFO  : Copied contents of C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
02:46:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
02:46:52 INFO  : 
02:46:53 INFO  : Updating hardware inferred compiler options for final_project.
02:46:53 INFO  : Clearing existing target manager status.
02:51:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:51:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
02:51:25 INFO  : FPGA configured successfully with bitstream "C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:51:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
02:51:38 INFO  : 'fpga -state' command is executed.
02:51:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:51:39 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
02:51:39 INFO  : 'jtag frequency' command is executed.
02:51:39 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:51:39 INFO  : Context for 'APU' is selected.
02:51:39 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:51:39 INFO  : 'configparams force-mem-access 1' command is executed.
02:51:39 INFO  : Context for 'APU' is selected.
02:51:39 INFO  : 'stop' command is executed.
02:51:39 INFO  : 'ps7_init' command is executed.
02:51:39 INFO  : 'ps7_post_config' command is executed.
02:51:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:51:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:51:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:51:40 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:51:40 INFO  : 'configparams force-mem-access 0' command is executed.
02:51:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

02:51:40 INFO  : Memory regions updated for context APU
02:51:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:51:40 INFO  : 'con' command is executed.
02:51:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

02:51:40 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
02:52:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:52:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
02:52:51 INFO  : FPGA configured successfully with bitstream "C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:53:00 INFO  : Disconnected from the channel tcfchan#1.
02:53:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
02:53:01 INFO  : 'fpga -state' command is executed.
02:53:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:53:02 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
02:53:02 INFO  : 'jtag frequency' command is executed.
02:53:02 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:53:02 INFO  : Context for 'APU' is selected.
02:53:03 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:53:03 INFO  : 'configparams force-mem-access 1' command is executed.
02:53:03 INFO  : Context for 'APU' is selected.
02:53:03 INFO  : 'stop' command is executed.
02:53:03 INFO  : 'ps7_init' command is executed.
02:53:03 INFO  : 'ps7_post_config' command is executed.
02:53:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:53:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:53:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:53:04 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:53:04 INFO  : 'configparams force-mem-access 0' command is executed.
02:53:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

02:53:04 INFO  : Memory regions updated for context APU
02:53:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:53:04 INFO  : 'con' command is executed.
02:53:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

02:53:04 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
02:55:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
02:55:16 INFO  : 'fpga -state' command is executed.
02:55:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:55:16 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
02:55:16 INFO  : 'jtag frequency' command is executed.
02:55:16 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:55:16 INFO  : Context for 'APU' is selected.
02:55:16 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:55:16 INFO  : 'configparams force-mem-access 1' command is executed.
02:55:16 INFO  : Context for 'APU' is selected.
02:55:16 INFO  : 'stop' command is executed.
02:55:17 INFO  : 'ps7_init' command is executed.
02:55:17 INFO  : 'ps7_post_config' command is executed.
02:55:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:55:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:55:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:55:17 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:55:17 INFO  : 'configparams force-mem-access 0' command is executed.
02:55:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

02:55:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:55:17 INFO  : 'con' command is executed.
02:55:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

02:55:17 INFO  : Disconnected from the channel tcfchan#2.
02:56:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
02:56:07 INFO  : 'fpga -state' command is executed.
02:56:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:56:07 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
02:56:07 INFO  : 'jtag frequency' command is executed.
02:56:07 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:56:07 INFO  : Context for 'APU' is selected.
02:56:07 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:56:07 INFO  : 'configparams force-mem-access 1' command is executed.
02:56:07 INFO  : Context for 'APU' is selected.
02:56:07 INFO  : 'stop' command is executed.
02:56:07 INFO  : 'ps7_init' command is executed.
02:56:07 INFO  : 'ps7_post_config' command is executed.
02:56:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:56:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:56:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:56:08 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:56:08 INFO  : 'configparams force-mem-access 0' command is executed.
02:56:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

02:56:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:56:08 INFO  : 'con' command is executed.
02:56:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

02:56:08 INFO  : Disconnected from the channel tcfchan#3.
02:57:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
02:57:46 INFO  : 'fpga -state' command is executed.
02:57:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:57:47 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
02:57:47 INFO  : 'jtag frequency' command is executed.
02:57:47 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:57:47 INFO  : Context for 'APU' is selected.
02:57:47 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:57:47 INFO  : 'configparams force-mem-access 1' command is executed.
02:57:47 INFO  : Context for 'APU' is selected.
02:57:47 INFO  : 'stop' command is executed.
02:57:47 INFO  : 'ps7_init' command is executed.
02:57:47 INFO  : 'ps7_post_config' command is executed.
02:57:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:57:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:57:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:57:48 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:57:48 INFO  : 'configparams force-mem-access 0' command is executed.
02:57:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

02:57:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:57:48 INFO  : 'con' command is executed.
02:57:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

02:57:48 INFO  : Disconnected from the channel tcfchan#4.
02:58:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
02:58:13 INFO  : 'fpga -state' command is executed.
02:58:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:58:13 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
02:58:13 INFO  : 'jtag frequency' command is executed.
02:58:13 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:58:13 INFO  : Context for 'APU' is selected.
02:58:13 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:58:13 INFO  : 'configparams force-mem-access 1' command is executed.
02:58:13 INFO  : Context for 'APU' is selected.
02:58:13 INFO  : 'stop' command is executed.
02:58:13 INFO  : 'ps7_init' command is executed.
02:58:13 INFO  : 'ps7_post_config' command is executed.
02:58:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:58:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:58:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:58:14 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:58:14 INFO  : 'configparams force-mem-access 0' command is executed.
02:58:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

02:58:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:58:14 INFO  : 'con' command is executed.
02:58:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

02:58:14 INFO  : Disconnected from the channel tcfchan#5.
02:59:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
02:59:36 INFO  : 'fpga -state' command is executed.
02:59:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:59:37 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
02:59:37 INFO  : 'jtag frequency' command is executed.
02:59:37 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:59:37 INFO  : Context for 'APU' is selected.
02:59:37 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:59:37 INFO  : 'configparams force-mem-access 1' command is executed.
02:59:37 INFO  : Context for 'APU' is selected.
02:59:37 INFO  : 'stop' command is executed.
02:59:37 INFO  : 'ps7_init' command is executed.
02:59:37 INFO  : 'ps7_post_config' command is executed.
02:59:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:59:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:59:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:59:38 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:59:38 INFO  : 'configparams force-mem-access 0' command is executed.
02:59:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

02:59:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:59:38 INFO  : 'con' command is executed.
02:59:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

02:59:38 INFO  : Disconnected from the channel tcfchan#6.
02:59:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
02:59:47 INFO  : 'fpga -state' command is executed.
02:59:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:59:47 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
02:59:47 INFO  : 'jtag frequency' command is executed.
02:59:47 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:59:47 INFO  : Context for 'APU' is selected.
02:59:47 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:59:47 INFO  : 'configparams force-mem-access 1' command is executed.
02:59:47 INFO  : Context for 'APU' is selected.
02:59:47 INFO  : 'stop' command is executed.
02:59:47 INFO  : 'ps7_init' command is executed.
02:59:47 INFO  : 'ps7_post_config' command is executed.
02:59:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:59:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:59:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:59:48 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:59:48 INFO  : 'configparams force-mem-access 0' command is executed.
02:59:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

02:59:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:59:48 INFO  : 'con' command is executed.
02:59:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

02:59:48 INFO  : Disconnected from the channel tcfchan#7.
03:38:33 WARN  : channel "tcfchan#2" closed
03:39:14 INFO  : Registering command handlers for SDK TCF services
03:39:15 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\temp_xsdb_launch_script.tcl
03:39:18 INFO  : XSCT server has started successfully.
03:39:19 INFO  : Successfully done setting XSCT server connection channel  
03:39:19 INFO  : Processing command line option -hwspec C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper.hdf.
03:39:19 INFO  : Successfully done setting SDK workspace  
03:39:19 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
03:39:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1702546667814,  Project:1702543383402
03:39:24 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper.hdf.
03:39:24 INFO  : Copied contents of C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
03:39:26 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
03:39:31 INFO  : 
03:39:32 INFO  : Updating hardware inferred compiler options for final_project.
03:39:32 INFO  : Clearing existing target manager status.
03:40:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:40:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
03:40:43 INFO  : FPGA configured successfully with bitstream "C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:40:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
03:40:52 INFO  : 'fpga -state' command is executed.
03:40:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:40:52 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
03:40:52 INFO  : 'jtag frequency' command is executed.
03:40:52 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:40:52 INFO  : Context for 'APU' is selected.
03:40:52 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:40:52 INFO  : 'configparams force-mem-access 1' command is executed.
03:40:52 INFO  : Context for 'APU' is selected.
03:40:53 INFO  : 'stop' command is executed.
03:40:53 INFO  : 'ps7_init' command is executed.
03:40:53 INFO  : 'ps7_post_config' command is executed.
03:40:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:40:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:40:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:40:53 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:40:53 INFO  : 'configparams force-mem-access 0' command is executed.
03:40:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

03:40:53 INFO  : Memory regions updated for context APU
03:40:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:40:53 INFO  : 'con' command is executed.
03:40:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

03:40:53 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
03:42:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
03:42:56 INFO  : 'fpga -state' command is executed.
03:42:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:42:56 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
03:42:56 INFO  : 'jtag frequency' command is executed.
03:42:56 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:42:56 INFO  : Context for 'APU' is selected.
03:42:56 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:42:56 INFO  : 'configparams force-mem-access 1' command is executed.
03:42:56 INFO  : Context for 'APU' is selected.
03:42:56 INFO  : 'stop' command is executed.
03:42:56 INFO  : 'ps7_init' command is executed.
03:42:56 INFO  : 'ps7_post_config' command is executed.
03:42:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:42:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:42:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:42:57 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:42:57 INFO  : 'configparams force-mem-access 0' command is executed.
03:42:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

03:42:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:42:57 INFO  : 'con' command is executed.
03:42:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

03:42:57 INFO  : Disconnected from the channel tcfchan#1.
03:43:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
03:43:08 INFO  : 'fpga -state' command is executed.
03:43:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:43:09 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
03:43:09 INFO  : 'jtag frequency' command is executed.
03:43:09 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:43:09 INFO  : Context for 'APU' is selected.
03:43:09 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:43:09 INFO  : 'configparams force-mem-access 1' command is executed.
03:43:09 INFO  : Context for 'APU' is selected.
03:43:09 INFO  : 'stop' command is executed.
03:43:09 INFO  : 'ps7_init' command is executed.
03:43:09 INFO  : 'ps7_post_config' command is executed.
03:43:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:43:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:43:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:43:10 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:43:10 INFO  : 'configparams force-mem-access 0' command is executed.
03:43:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

03:43:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:43:10 INFO  : 'con' command is executed.
03:43:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

03:43:10 INFO  : Disconnected from the channel tcfchan#2.
03:43:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
03:43:45 INFO  : 'fpga -state' command is executed.
03:43:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:43:45 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
03:43:45 INFO  : 'jtag frequency' command is executed.
03:43:45 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:43:45 INFO  : Context for 'APU' is selected.
03:43:45 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:43:45 INFO  : 'configparams force-mem-access 1' command is executed.
03:43:45 INFO  : Context for 'APU' is selected.
03:43:45 INFO  : 'stop' command is executed.
03:43:45 INFO  : 'ps7_init' command is executed.
03:43:45 INFO  : 'ps7_post_config' command is executed.
03:43:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:43:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:43:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:43:46 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:43:46 INFO  : 'configparams force-mem-access 0' command is executed.
03:43:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

03:43:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:43:46 INFO  : 'con' command is executed.
03:43:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

03:43:46 INFO  : Disconnected from the channel tcfchan#3.
03:43:57 WARN  : channel "tcfchan#1" closed
03:43:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
03:43:58 INFO  : 'fpga -state' command is executed.
03:43:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:43:58 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
03:43:58 INFO  : 'jtag frequency' command is executed.
03:43:58 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:43:58 INFO  : Context for 'APU' is selected.
03:43:58 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:43:58 INFO  : 'configparams force-mem-access 1' command is executed.
03:43:58 INFO  : Context for 'APU' is selected.
03:43:58 INFO  : 'stop' command is executed.
03:43:59 INFO  : 'ps7_init' command is executed.
03:43:59 INFO  : 'ps7_post_config' command is executed.
03:43:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:43:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:43:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:43:59 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:43:59 INFO  : 'configparams force-mem-access 0' command is executed.
03:43:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

03:43:59 INFO  : Memory regions updated for context APU
03:43:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:43:59 INFO  : 'con' command is executed.
03:43:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

03:43:59 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
18:56:19 INFO  : Disconnected from the channel tcfchan#4.
18:56:48 INFO  : Registering command handlers for SDK TCF services
18:56:48 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\temp_xsdb_launch_script.tcl
18:56:54 INFO  : XSCT server has started successfully.
18:56:54 INFO  : Successfully done setting XSCT server connection channel  
18:56:55 INFO  : Processing command line option -hwspec C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper.hdf.
18:56:55 INFO  : Successfully done setting SDK workspace  
18:56:55 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:57:03 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1702573424347,  Project:1702546667814
18:57:03 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper.hdf.
18:57:03 INFO  : Copied contents of C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
18:57:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:57:19 INFO  : 
18:57:20 INFO  : Updating hardware inferred compiler options for final_project.
18:57:20 INFO  : Clearing existing target manager status.
19:01:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
19:01:43 INFO  : FPGA configured successfully with bitstream "C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:02:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
19:02:20 INFO  : 'fpga -state' command is executed.
19:02:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:02:20 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
19:02:20 INFO  : 'jtag frequency' command is executed.
19:02:20 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:02:20 INFO  : Context for 'APU' is selected.
19:02:20 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:02:20 INFO  : 'configparams force-mem-access 1' command is executed.
19:02:20 INFO  : Context for 'APU' is selected.
19:02:20 INFO  : 'stop' command is executed.
19:02:20 INFO  : 'ps7_init' command is executed.
19:02:20 INFO  : 'ps7_post_config' command is executed.
19:02:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:02:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:21 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:02:21 INFO  : 'configparams force-mem-access 0' command is executed.
19:02:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

19:02:21 INFO  : Memory regions updated for context APU
19:02:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:21 INFO  : 'con' command is executed.
19:02:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

19:02:21 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
19:03:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:03:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
19:03:06 INFO  : FPGA configured successfully with bitstream "C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:03:31 INFO  : Disconnected from the channel tcfchan#1.
19:03:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
19:03:32 INFO  : 'fpga -state' command is executed.
19:03:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:03:32 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
19:03:32 INFO  : 'jtag frequency' command is executed.
19:03:32 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:03:32 INFO  : Context for 'APU' is selected.
19:03:33 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:03:33 INFO  : 'configparams force-mem-access 1' command is executed.
19:03:33 INFO  : Context for 'APU' is selected.
19:03:33 INFO  : 'stop' command is executed.
19:03:33 INFO  : 'ps7_init' command is executed.
19:03:33 INFO  : 'ps7_post_config' command is executed.
19:03:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:03:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:34 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:03:34 INFO  : 'configparams force-mem-access 0' command is executed.
19:03:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

19:03:34 INFO  : Memory regions updated for context APU
19:03:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:34 INFO  : 'con' command is executed.
19:03:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

19:03:34 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
19:42:34 INFO  : Disconnected from the channel tcfchan#2.
19:42:56 INFO  : Registering command handlers for SDK TCF services
19:42:56 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\temp_xsdb_launch_script.tcl
19:43:01 INFO  : XSCT server has started successfully.
19:43:01 INFO  : Successfully done setting XSCT server connection channel  
19:43:02 INFO  : Processing command line option -hwspec C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper.hdf.
19:43:02 INFO  : Successfully done setting SDK workspace  
19:43:02 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:43:11 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1702604466968,  Project:1702573424347
19:43:11 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper.hdf.
19:43:12 INFO  : Copied contents of C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
19:43:14 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:43:27 INFO  : 
19:43:28 INFO  : Updating hardware inferred compiler options for final_project.
19:43:28 INFO  : Clearing existing target manager status.
19:44:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
19:44:18 INFO  : FPGA configured successfully with bitstream "C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:44:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
19:44:27 INFO  : 'fpga -state' command is executed.
19:44:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:27 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
19:44:27 INFO  : 'jtag frequency' command is executed.
19:44:27 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:44:27 INFO  : Context for 'APU' is selected.
19:44:27 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:44:27 INFO  : 'configparams force-mem-access 1' command is executed.
19:44:27 INFO  : Context for 'APU' is selected.
19:44:28 INFO  : 'stop' command is executed.
19:44:28 INFO  : 'ps7_init' command is executed.
19:44:28 INFO  : 'ps7_post_config' command is executed.
19:44:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:44:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:28 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:44:28 INFO  : 'configparams force-mem-access 0' command is executed.
19:44:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

19:44:29 INFO  : Memory regions updated for context APU
19:44:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:29 INFO  : 'con' command is executed.
19:44:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

19:44:29 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
20:40:31 INFO  : Disconnected from the channel tcfchan#1.
20:41:13 INFO  : Registering command handlers for SDK TCF services
20:41:13 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\temp_xsdb_launch_script.tcl
20:41:19 INFO  : XSCT server has started successfully.
20:41:19 INFO  : Successfully done setting XSCT server connection channel  
20:41:21 INFO  : Processing command line option -hwspec C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper.hdf.
20:41:21 INFO  : Successfully done setting SDK workspace  
20:41:21 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:41:30 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1702608002306,  Project:1702604466968
20:41:30 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper.hdf.
20:41:30 INFO  : Copied contents of C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:42:03 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:42:25 INFO  : 
20:42:26 INFO  : Updating hardware inferred compiler options for final_project.
20:42:26 INFO  : Clearing existing target manager status.
20:42:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:42:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
20:42:56 INFO  : FPGA configured successfully with bitstream "C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:43:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
20:43:06 INFO  : 'fpga -state' command is executed.
20:43:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:06 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
20:43:06 INFO  : 'jtag frequency' command is executed.
20:43:06 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:43:06 INFO  : Context for 'APU' is selected.
20:43:06 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:43:06 INFO  : 'configparams force-mem-access 1' command is executed.
20:43:06 INFO  : Context for 'APU' is selected.
20:43:07 INFO  : 'stop' command is executed.
20:43:07 INFO  : 'ps7_init' command is executed.
20:43:07 INFO  : 'ps7_post_config' command is executed.
20:43:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:43:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:07 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:43:07 INFO  : 'configparams force-mem-access 0' command is executed.
20:43:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

20:43:08 INFO  : Memory regions updated for context APU
20:43:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:08 INFO  : 'con' command is executed.
20:43:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

20:43:08 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
20:48:40 INFO  : Disconnected from the channel tcfchan#1.
20:48:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
20:48:41 INFO  : 'fpga -state' command is executed.
20:48:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:48:41 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
20:48:41 INFO  : 'jtag frequency' command is executed.
20:48:42 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:48:42 INFO  : Context for 'APU' is selected.
20:48:43 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:48:43 INFO  : 'configparams force-mem-access 1' command is executed.
20:48:43 INFO  : Context for 'APU' is selected.
20:48:43 INFO  : 'stop' command is executed.
20:48:44 INFO  : 'ps7_init' command is executed.
20:48:44 INFO  : 'ps7_post_config' command is executed.
20:48:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:48:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:44 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:48:44 INFO  : 'configparams force-mem-access 0' command is executed.
20:48:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

20:48:44 INFO  : Memory regions updated for context APU
20:48:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:44 INFO  : 'con' command is executed.
20:48:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

20:48:44 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
20:48:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
20:48:56 INFO  : 'fpga -state' command is executed.
20:48:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:48:56 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
20:48:56 INFO  : 'jtag frequency' command is executed.
20:48:56 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:48:56 INFO  : Context for 'APU' is selected.
20:48:56 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:48:56 INFO  : 'configparams force-mem-access 1' command is executed.
20:48:56 INFO  : Context for 'APU' is selected.
20:48:56 INFO  : 'stop' command is executed.
20:48:57 INFO  : 'ps7_init' command is executed.
20:48:57 INFO  : 'ps7_post_config' command is executed.
20:48:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:48:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:57 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:48:57 INFO  : 'configparams force-mem-access 0' command is executed.
20:48:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

20:48:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:57 INFO  : 'con' command is executed.
20:48:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

20:48:57 INFO  : Disconnected from the channel tcfchan#2.
20:55:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
20:55:48 INFO  : 'fpga -state' command is executed.
20:55:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:55:48 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
20:55:48 INFO  : 'jtag frequency' command is executed.
20:55:48 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:55:48 INFO  : Context for 'APU' is selected.
20:55:48 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:55:48 INFO  : 'configparams force-mem-access 1' command is executed.
20:55:48 INFO  : Context for 'APU' is selected.
20:55:48 INFO  : 'stop' command is executed.
20:55:49 INFO  : 'ps7_init' command is executed.
20:55:49 INFO  : 'ps7_post_config' command is executed.
20:55:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:55:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:49 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:55:49 INFO  : 'configparams force-mem-access 0' command is executed.
20:55:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

20:55:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:49 INFO  : 'con' command is executed.
20:55:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

20:55:49 INFO  : Disconnected from the channel tcfchan#3.
20:56:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
20:56:03 INFO  : 'fpga -state' command is executed.
20:56:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:56:03 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
20:56:03 INFO  : 'jtag frequency' command is executed.
20:56:03 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:56:03 INFO  : Context for 'APU' is selected.
20:56:03 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:56:03 INFO  : 'configparams force-mem-access 1' command is executed.
20:56:03 INFO  : Context for 'APU' is selected.
20:56:03 INFO  : 'stop' command is executed.
20:56:04 INFO  : 'ps7_init' command is executed.
20:56:04 INFO  : 'ps7_post_config' command is executed.
20:56:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:56:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:04 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:56:04 INFO  : 'configparams force-mem-access 0' command is executed.
20:56:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

20:56:06 INFO  : Disconnected from the channel tcfchan#4.
20:56:18 WARN  : channel "tcfchan#2" closed
20:56:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
20:56:19 INFO  : 'fpga -state' command is executed.
20:56:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:56:20 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
20:56:20 INFO  : 'jtag frequency' command is executed.
20:56:20 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:56:20 INFO  : Context for 'APU' is selected.
20:56:20 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:56:20 INFO  : 'configparams force-mem-access 1' command is executed.
20:56:20 INFO  : Context for 'APU' is selected.
20:56:20 INFO  : 'stop' command is executed.
20:56:20 INFO  : 'ps7_init' command is executed.
20:56:20 INFO  : 'ps7_post_config' command is executed.
20:56:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:56:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:21 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:56:21 INFO  : 'configparams force-mem-access 0' command is executed.
20:56:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

20:56:21 INFO  : Memory regions updated for context APU
20:56:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:21 INFO  : 'con' command is executed.
20:56:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

20:56:21 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
21:16:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
21:16:52 INFO  : 'fpga -state' command is executed.
21:16:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:16:53 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
21:16:53 INFO  : 'jtag frequency' command is executed.
21:16:53 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:16:53 INFO  : Context for 'APU' is selected.
21:16:53 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:16:53 INFO  : 'configparams force-mem-access 1' command is executed.
21:16:53 INFO  : Context for 'APU' is selected.
21:16:53 INFO  : 'stop' command is executed.
21:16:54 INFO  : 'ps7_init' command is executed.
21:16:54 INFO  : 'ps7_post_config' command is executed.
21:16:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:16:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:54 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:16:54 INFO  : 'configparams force-mem-access 0' command is executed.
21:16:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

21:16:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:54 INFO  : 'con' command is executed.
21:16:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

21:16:54 INFO  : Disconnected from the channel tcfchan#5.
21:17:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:17:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
21:17:09 INFO  : FPGA configured successfully with bitstream "C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:17:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
21:17:22 INFO  : 'fpga -state' command is executed.
21:17:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:17:22 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
21:17:22 INFO  : 'jtag frequency' command is executed.
21:17:22 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:17:22 INFO  : Context for 'APU' is selected.
21:17:22 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:17:22 INFO  : 'configparams force-mem-access 1' command is executed.
21:17:22 INFO  : Context for 'APU' is selected.
21:17:23 INFO  : 'stop' command is executed.
21:17:23 INFO  : 'ps7_init' command is executed.
21:17:23 INFO  : 'ps7_post_config' command is executed.
21:17:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:17:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:24 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:17:24 INFO  : 'configparams force-mem-access 0' command is executed.
21:17:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

21:17:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:24 INFO  : 'con' command is executed.
21:17:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

21:17:24 INFO  : Disconnected from the channel tcfchan#6.
22:42:00 WARN  : channel "tcfchan#5" closed
22:42:39 INFO  : Registering command handlers for SDK TCF services
22:42:40 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\temp_xsdb_launch_script.tcl
22:42:47 INFO  : XSCT server has started successfully.
22:42:47 INFO  : Successfully done setting XSCT server connection channel  
22:42:49 INFO  : Processing command line option -hwspec C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper.hdf.
22:42:49 INFO  : Successfully done setting SDK workspace  
22:42:49 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:43:00 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1702615297314,  Project:1702608002306
22:43:00 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper.hdf.
22:43:00 INFO  : Copied contents of C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:43:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:43:25 INFO  : 
22:43:25 INFO  : Updating hardware inferred compiler options for final_project.
22:43:25 INFO  : Clearing existing target manager status.
22:44:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:44:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
22:44:10 INFO  : FPGA configured successfully with bitstream "C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:45:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
22:45:26 INFO  : 'fpga -state' command is executed.
22:45:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:45:26 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
22:45:26 INFO  : 'jtag frequency' command is executed.
22:45:26 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:45:26 INFO  : Context for 'APU' is selected.
22:45:27 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:45:27 INFO  : 'configparams force-mem-access 1' command is executed.
22:45:27 INFO  : Context for 'APU' is selected.
22:45:27 INFO  : 'stop' command is executed.
22:45:27 INFO  : 'ps7_init' command is executed.
22:45:27 INFO  : 'ps7_post_config' command is executed.
22:45:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:45:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:45:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:45:28 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:45:28 INFO  : 'configparams force-mem-access 0' command is executed.
22:45:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

22:45:28 INFO  : Memory regions updated for context APU
22:45:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:45:28 INFO  : 'con' command is executed.
22:45:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

22:45:28 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
22:45:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:45:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
22:45:54 INFO  : FPGA configured successfully with bitstream "C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:46:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
22:46:18 INFO  : 'fpga -state' command is executed.
22:46:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:46:18 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
22:46:18 INFO  : 'jtag frequency' command is executed.
22:46:18 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:46:18 INFO  : Context for 'APU' is selected.
22:46:18 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:46:18 INFO  : 'configparams force-mem-access 1' command is executed.
22:46:18 INFO  : Context for 'APU' is selected.
22:46:18 INFO  : 'stop' command is executed.
22:46:19 INFO  : 'ps7_init' command is executed.
22:46:19 INFO  : 'ps7_post_config' command is executed.
22:46:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:46:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:19 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:46:19 INFO  : 'configparams force-mem-access 0' command is executed.
22:46:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

22:46:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:19 INFO  : 'con' command is executed.
22:46:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

22:46:19 INFO  : Disconnected from the channel tcfchan#1.
23:50:03 WARN  : channel "tcfchan#1" closed
23:50:40 INFO  : Registering command handlers for SDK TCF services
23:50:40 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\temp_xsdb_launch_script.tcl
23:50:47 INFO  : XSCT server has started successfully.
23:50:49 INFO  : Successfully done setting XSCT server connection channel  
23:50:49 INFO  : Processing command line option -hwspec C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper.hdf.
23:50:49 INFO  : Successfully done setting SDK workspace  
23:50:49 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
23:51:07 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1702619275844,  Project:1702615297314
23:51:07 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper.hdf.
23:51:07 INFO  : Copied contents of C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:51:11 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:51:29 INFO  : 
23:51:30 INFO  : Updating hardware inferred compiler options for final_project.
23:51:30 INFO  : Clearing existing target manager status.
01:40:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:40:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
01:40:09 INFO  : FPGA configured successfully with bitstream "C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:40:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:40:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
01:40:50 INFO  : FPGA configured successfully with bitstream "C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:41:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
01:41:12 INFO  : 'fpga -state' command is executed.
01:41:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:41:12 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
01:41:12 INFO  : 'jtag frequency' command is executed.
01:41:12 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:41:12 INFO  : Context for 'APU' is selected.
01:41:13 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:41:13 INFO  : 'configparams force-mem-access 1' command is executed.
01:41:13 INFO  : Context for 'APU' is selected.
01:41:13 INFO  : 'stop' command is executed.
01:41:13 INFO  : 'ps7_init' command is executed.
01:41:13 INFO  : 'ps7_post_config' command is executed.
01:41:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:41:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:41:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:41:14 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:41:14 INFO  : 'configparams force-mem-access 0' command is executed.
01:41:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

01:41:14 INFO  : Memory regions updated for context APU
01:41:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:41:14 INFO  : 'con' command is executed.
01:41:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

01:41:14 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
01:43:35 INFO  : Disconnected from the channel tcfchan#1.
01:43:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
01:43:36 INFO  : 'fpga -state' command is executed.
01:43:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:43:37 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
01:43:37 INFO  : 'jtag frequency' command is executed.
01:43:37 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:43:37 INFO  : Context for 'APU' is selected.
01:43:39 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:43:39 INFO  : 'configparams force-mem-access 1' command is executed.
01:43:39 INFO  : Context for 'APU' is selected.
01:43:39 INFO  : 'stop' command is executed.
01:43:40 INFO  : 'ps7_init' command is executed.
01:43:40 INFO  : 'ps7_post_config' command is executed.
01:43:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:43:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:43:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:43:41 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:43:41 INFO  : 'configparams force-mem-access 0' command is executed.
01:43:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

01:43:41 INFO  : Memory regions updated for context APU
01:43:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:43:41 INFO  : 'con' command is executed.
01:43:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

01:43:41 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
01:44:46 INFO  : Disconnected from the channel tcfchan#2.
01:44:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
01:44:47 INFO  : 'fpga -state' command is executed.
01:44:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:44:47 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
01:44:47 INFO  : 'jtag frequency' command is executed.
01:44:47 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:44:47 INFO  : Context for 'APU' is selected.
01:44:47 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:44:47 INFO  : 'configparams force-mem-access 1' command is executed.
01:44:48 INFO  : Context for 'APU' is selected.
01:44:48 INFO  : 'stop' command is executed.
01:44:48 INFO  : 'ps7_init' command is executed.
01:44:48 INFO  : 'ps7_post_config' command is executed.
01:44:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:44:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:44:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:44:49 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:44:49 INFO  : 'configparams force-mem-access 0' command is executed.
01:44:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

01:44:49 INFO  : Memory regions updated for context APU
01:44:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:44:49 INFO  : 'con' command is executed.
01:44:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

01:44:49 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
01:49:03 INFO  : Disconnected from the channel tcfchan#3.
01:49:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
01:49:05 INFO  : 'fpga -state' command is executed.
01:49:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:49:05 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
01:49:05 INFO  : 'jtag frequency' command is executed.
01:49:05 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:49:05 INFO  : Context for 'APU' is selected.
01:49:05 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:49:05 INFO  : 'configparams force-mem-access 1' command is executed.
01:49:05 INFO  : Context for 'APU' is selected.
01:49:05 INFO  : 'stop' command is executed.
01:49:06 INFO  : 'ps7_init' command is executed.
01:49:06 INFO  : 'ps7_post_config' command is executed.
01:49:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:49:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:49:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:49:07 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:49:07 INFO  : 'configparams force-mem-access 0' command is executed.
01:49:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

01:49:07 INFO  : Memory regions updated for context APU
01:49:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:49:07 INFO  : 'con' command is executed.
01:49:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

01:49:07 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
02:04:45 INFO  : Disconnected from the channel tcfchan#4.
02:04:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
02:04:46 INFO  : 'fpga -state' command is executed.
02:04:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:04:46 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
02:04:46 INFO  : 'jtag frequency' command is executed.
02:04:46 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:04:46 INFO  : Context for 'APU' is selected.
02:04:47 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:04:47 INFO  : 'configparams force-mem-access 1' command is executed.
02:04:47 INFO  : Context for 'APU' is selected.
02:04:47 INFO  : 'stop' command is executed.
02:04:47 INFO  : 'ps7_init' command is executed.
02:04:47 INFO  : 'ps7_post_config' command is executed.
02:04:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:04:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:04:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:04:48 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:04:48 INFO  : 'configparams force-mem-access 0' command is executed.
02:04:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

02:04:48 INFO  : Memory regions updated for context APU
02:04:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:04:48 INFO  : 'con' command is executed.
02:04:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

02:04:48 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
02:04:56 INFO  : Disconnected from the channel tcfchan#5.
02:04:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
02:04:57 INFO  : 'fpga -state' command is executed.
02:04:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:04:57 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
02:04:57 INFO  : 'jtag frequency' command is executed.
02:04:57 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:04:57 INFO  : Context for 'APU' is selected.
02:04:57 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:04:57 INFO  : 'configparams force-mem-access 1' command is executed.
02:04:57 INFO  : Context for 'APU' is selected.
02:04:57 INFO  : 'stop' command is executed.
02:04:58 INFO  : 'ps7_init' command is executed.
02:04:58 INFO  : 'ps7_post_config' command is executed.
02:04:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:04:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:04:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:04:59 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:04:59 INFO  : 'configparams force-mem-access 0' command is executed.
02:04:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

02:04:59 INFO  : Memory regions updated for context APU
02:04:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:04:59 INFO  : 'con' command is executed.
02:04:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

02:04:59 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
02:05:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
02:05:19 INFO  : 'fpga -state' command is executed.
02:05:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:05:19 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
02:05:19 INFO  : 'jtag frequency' command is executed.
02:05:19 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:05:19 INFO  : Context for 'APU' is selected.
02:05:19 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:05:19 INFO  : 'configparams force-mem-access 1' command is executed.
02:05:20 INFO  : Context for 'APU' is selected.
02:05:20 INFO  : 'stop' command is executed.
02:05:21 INFO  : 'ps7_init' command is executed.
02:05:21 INFO  : 'ps7_post_config' command is executed.
02:05:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:05:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:05:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:05:22 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:05:22 INFO  : 'configparams force-mem-access 0' command is executed.
02:05:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

02:05:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:05:22 INFO  : 'con' command is executed.
02:05:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

02:05:22 INFO  : Disconnected from the channel tcfchan#6.
02:07:43 WARN  : channel "tcfchan#6" closed
02:07:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
02:07:44 INFO  : 'fpga -state' command is executed.
02:07:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:07:44 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
02:07:44 INFO  : 'jtag frequency' command is executed.
02:07:45 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:07:45 INFO  : Context for 'APU' is selected.
02:07:45 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:07:45 INFO  : 'configparams force-mem-access 1' command is executed.
02:07:45 INFO  : Context for 'APU' is selected.
02:07:45 INFO  : 'stop' command is executed.
02:07:46 INFO  : 'ps7_init' command is executed.
02:07:46 INFO  : 'ps7_post_config' command is executed.
02:07:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:07:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:07:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:07:47 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:07:47 INFO  : 'configparams force-mem-access 0' command is executed.
02:07:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

02:07:47 INFO  : Memory regions updated for context APU
02:07:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:07:47 INFO  : 'con' command is executed.
02:07:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

02:07:47 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
02:09:54 INFO  : Disconnected from the channel tcfchan#7.
02:09:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
02:09:56 INFO  : 'fpga -state' command is executed.
02:09:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:09:56 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
02:09:56 INFO  : 'jtag frequency' command is executed.
02:09:56 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:09:56 INFO  : Context for 'APU' is selected.
02:09:56 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:09:56 INFO  : 'configparams force-mem-access 1' command is executed.
02:09:56 INFO  : Context for 'APU' is selected.
02:09:56 INFO  : 'stop' command is executed.
02:09:57 INFO  : 'ps7_init' command is executed.
02:09:57 INFO  : 'ps7_post_config' command is executed.
02:09:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:09:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:09:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:09:57 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:09:57 INFO  : 'configparams force-mem-access 0' command is executed.
02:09:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

02:09:58 INFO  : Memory regions updated for context APU
02:09:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:09:58 INFO  : 'con' command is executed.
02:09:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

02:09:58 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
02:22:48 INFO  : Disconnected from the channel tcfchan#8.
02:22:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
02:22:49 INFO  : 'fpga -state' command is executed.
02:22:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:22:49 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
02:22:49 INFO  : 'jtag frequency' command is executed.
02:22:49 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:22:49 INFO  : Context for 'APU' is selected.
02:22:49 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:22:49 INFO  : 'configparams force-mem-access 1' command is executed.
02:22:49 INFO  : Context for 'APU' is selected.
02:22:49 INFO  : 'stop' command is executed.
02:22:49 INFO  : 'ps7_init' command is executed.
02:22:49 INFO  : 'ps7_post_config' command is executed.
02:22:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:22:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:22:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:22:50 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:22:50 INFO  : 'configparams force-mem-access 0' command is executed.
02:22:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

02:22:50 INFO  : Memory regions updated for context APU
02:22:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:22:50 INFO  : 'con' command is executed.
02:22:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

02:22:50 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
02:23:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:23:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
02:23:35 INFO  : FPGA configured successfully with bitstream "C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:23:45 INFO  : Disconnected from the channel tcfchan#9.
02:23:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0} -index 1' command is executed.
02:23:46 INFO  : 'fpga -state' command is executed.
02:23:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:23:46 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
02:23:46 INFO  : 'jtag frequency' command is executed.
02:23:46 INFO  : Sourcing of 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:23:46 INFO  : Context for 'APU' is selected.
02:23:46 INFO  : Hardware design information is loaded from 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:23:46 INFO  : 'configparams force-mem-access 1' command is executed.
02:23:46 INFO  : Context for 'APU' is selected.
02:23:46 INFO  : 'stop' command is executed.
02:23:47 INFO  : 'ps7_init' command is executed.
02:23:47 INFO  : 'ps7_post_config' command is executed.
02:23:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:23:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:23:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:23:47 INFO  : The application 'C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:23:47 INFO  : 'configparams force-mem-access 0' command is executed.
02:23:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
loadhw -hw C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
dow C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

02:23:47 INFO  : Memory regions updated for context APU
02:23:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:23:47 INFO  : 'con' command is executed.
02:23:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA"} -index 0
con
----------------End of Script----------------

02:23:47 INFO  : Launch script is exported to file 'C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_project.elf_on_local.tcl'
05:04:11 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\temp_xsdb_launch_script.tcl
15:13:33 INFO  : Registering command handlers for SDK TCF services
15:13:34 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ronal\Documents\ECE527MPs\final_project\final_project\final_project.sdk\temp_xsdb_launch_script.tcl
15:13:36 INFO  : XSCT server has started successfully.
15:13:37 INFO  : Successfully done setting XSCT server connection channel  
15:13:37 INFO  : Processing command line option -hwspec C:/Users/ronal/Documents/ECE527MPs/final_project/final_project/final_project.sdk/design_1_wrapper.hdf.
15:13:37 INFO  : Successfully done setting SDK workspace  
15:13:37 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
