<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=iso-8859-1" />
<title>SWAT: Publications</title>
<link href="style/style1.css" rel="stylesheet" type="text/css" />
<style type="text/css">
.style4 {
	font-size: medium;
}
.projects {
	font-size: medium;
}
.style5 {
	border-left-style: solid;
	border-left-width: 1px;
	border-right: 1px solid #C0C0C0;
	border-top-style: solid;
	border-top-width: 1px;
	border-bottom: 1px solid #C0C0C0;
}
ol {
	padding: 0px;
	margin: 0px;
	list-style-type: none;
	position: absolute;
	display: none;

}
td.projects:hover ol, td.projects.over ol {
	display: block;
}
.style9 {
	text-decoration: none;
}
a.style9:hover{
	opacity: 0.8;
	filter:alpha(opacity=80);
}
.style10 {
	color: #CCCCCC;
}
.style11 {
	color: #FFFFFF;
}
.style12 {
	text-align: left;
}
</style>
</head>

<body>
<table width="100%" border="0" cellspacing="0" cellpadding="0">
  <tr>
    <td class="shadow_left">&nbsp;</td>
    <td class="header_column">
	<table width="100%" border="0" cellspacing="10" cellpadding="0">
      <tr>
        <td class="logo_area" style="font-size: x-large; height: 48px;">
          <a class="style9" href="index.html"><span class="style11"><strong>SWAT: Designing Reliable Hardware</strong></span></a></td>
        <th class="logo_area" rowspan="3">
          <img alt="SWAT logo" height="99" src="images/new_logo.jpg" width="150" />
        </th>
        <!-- <td width="300"> -->
        <!--   <form id="form1" name="form1" method="post" action=""> -->
		<!--   	Search the website <br /> -->
        <!--     <input name="search_text" type="text" id="search_text" /> -->
        <!--     <input type="submit" name="Submit" value="Search" /> -->
        <!--   </form> -->
        <!-- </td> -->
      </tr>
      <tr>
        <th class="sub_logo_area" style="font-size: 18px">
           <a class="style9" href="http://rsim.cs.uiuc.edu"><span class="style11"><strong>Sarita Adve's Research Group</strong></span></a>
          </th>
          
      </tr>
      <tr>
        <th class="sub_logo_area">
          <a class="style9" href="http://illinois.edu"><span class="style10">University of Illinois at Urbana-Champaign</span></a></th>
      </tr>
    </table></td>
    <td class="shadow_right">&nbsp;</td>
  </tr>
  <tr>
	  <td class="horizontal_column">&nbsp;</td>
    <td >
	<table width="100%" border="0" cellpadding="0" cellspacing="0" class="linkcontainer">
        <tr>
          <td class="projects">
          <div class="navigation" style="font-size: medium"> <a href="index.html" class="main_link">
				  Home</a></div>

	  </td>
          <!-- <td><div class="navigation"><a href="#" class="main_link">DeNovo Home</a></div></td> -->
          <td class="style4"><div class="navigation" style="font-size: medium"><a class="main_link" href="people.html">
			  People</a></div></td>
          <td><div class="navigation" style="font-size: medium"><a href="pubs.html" class="main_link">
			  Publications</a></div></td>
          <td><div class="navigation" style="font-size: medium">
			  <a href="funding.html" class="main_link" style="width: 100%">
			  Funding</a></div></td>
          <td><div class="navigation" style="font-size: medium"><a href="http://rsim.cs.uiuc.edu/news.html" class="main_link">News</a></div></td>
      </tr>
      </table>

    </td>
    <td class="horizontal_column">&nbsp;</td>
  </tr>
<!--   <tr> -->
<!--     <td class="shadow_left">&nbsp;</td> -->
<!--     <td class="below_header"> -->
<!-- A large part of the complexity and inefficiency in current hardware concurrency mechanisms arguably arises from a software-oblivious approach to hardware design. The DeNovo project seeks to rethink concurrent hardware from the ground up, given the assumption that most future software will use disciplined concurrency models for better dependability. -->
<!--     </td> -->
<!--     <td class="shadow_right">&nbsp;</td> -->
<!--   </tr> -->
  <tr>
    <td class="shadow_left">&nbsp;</td>
    <td class="main_content_box">
	<table width="100%" cellspacing="0" cellpadding="0" class="style5">
      <tr>
        <td class="body_content" style="font-size: small; text-align: center;" valign="top">
		<p></p>
		<p class="style12"><b>
		<span style="font-size: 18pt; font-family: Arial;">Publications</span></b></p>
		<ul>
  



                  <li class="style12" style="">
                    <a href="http://rsim.cs.illinois.edu/Pubs/16-MICRO-approxilyzer.pdf">
		    Approxilyzer: Towards A Systematic Framework for Instruction-Level Approximate Computing and its Applications to Hardware Resiliency</a>, Radha Venkatagiri, Abdulrahman Mahmoud, Siva Kumar Sastry Hari, and Sarita V. Adve, in the 49th IEEE/ACM International Symposium on Microarchitecture (MICRO), October 2016.
		    <br />&nbsp;<br />
		  </li>



                  <li class="style12" style="">
                    <a href="http://rsim.cs.illinois.edu/Pubs/16-IISWC.pdf">
		    Resilience Characterization of a Vision Analytics Application Under Varying Degrees of Approximation</a>, Radha Venkatagiri, Karthik Swaminathan, Chung-Ching Lin, Liang Want, Alper Buyuktosunoglu, Pradip Bose, and Sarita V. Adve, in the 2016 IEEE International Symposium on Workload Characterization (IISWC), September 2016.
		    <br />&nbsp;<br />
		  </li>


                  <li class="style12" style="">
                    <a href="http://rsim.cs.illinois.edu/Pubs/16-WAX-approximate.pdf">
		    Towards More Precision in Approximate Computing</a>, Radha Venkatagiri, Abdulrahman Mahmoud, and Sarita V. Adve, in the 2016 Workshop on Approximate Computing Across the Stack (WAX), April 2016.
		    <br />&nbsp;<br />
		  </li>









    <li class="style12" style="">
        <a href="http://dl.acm.org/citation.cfm?id=2656342&CFID=592643488&CFTOKEN=38058500">
          Hardware Fault Recovery for I/O Intensive Applications</a>,
        Pradeep Ramachandran, Siva Kumar Sastry Hari, Manlap Li, Sarita V. Adve,
        in <i>ACM Transactions on Architecture and Code Optimization (TACO)</i>, 
        October 2014.
        <br /> <br />
      </li>
			<li class="style12" style="">
			<a href="http://rsim.cs.illinois.edu/Pubs/14-ISCA-Hari.pdf">
			GangES: Gang Error Simulation for Hardware Resiliency Evaluation</a>, 
			S. Hari, R. Venkatagiri, S. V. Adve, and H. Naeimi, 
			<i>Proceedings of the International Symposium on Computer Architecture (ISCA)</i>, June 2014. 
			<br /><br />
			</li>

                <li class="style12" style="">
                  <a href="http://rsim.cs.illinois.edu/Pubs/76372.pdf">
                    Addressing Failures in Exascale Computing</a>,
                  M. Snir, R. W. Wisniewski, J. A. Abraham, S. V. Adve, S. Bagchi, P. Balaji, J. Belak, P. Bose, F. Cappello, B. Carlson, A. A. Chien, P. Coteus, N. A. Debardeleben, P. Diniz, C. Engelmann, M. Erez, S. Fazzari, A. Geist, R. Gupta, F. Johnson, S. Krishnamoorthy, S. Leyffer, D. Liberty, S. Mitra, T. Munson, R. Schreiber, J. Stearley, E. V. Hensbergen.  
                  <i>International Journal of High Performance Computing
                  Applications,</i>
                  vol. 28, issue 2, May 2014, pp 129-173, first published
                  online on March 21, 2014. (Preliminary version available
                  as an ANL technical report.) 
                  <br /> <br />
                </li>

	                <li class="style12">
			<a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6487478">Relyzer: Application Resiliency Analyzer for Transient Faults</a>, 
	                  Siva kumar Sastry Hari, Sarita V. Adve, Helia Naeimi, and Pradeep Ramachandran, in <i>IEEE 
	                  Micro, special issue on the Top Picks from the 2012 Computer Architecture 
	                  Conferences</i>, vol. 33, issue 3, May - June 2013. (One of eleven papers chosen.)
	                  <br /><br />
	                </li>

			<li class="style12" style="">
			<a href="http://rsim.cs.illinois.edu/Pubs/12-DSN-Hari.pdf">
			Low-cost Program-level Detectors for Reducing Silent Data Corruptions</a>, 
			Siva Kumar Sastry Hari, Sarita V. Adve, Helia Naeimi, 
			<i>Proceedings of the IEEE/IFIP International
Conference on Dependable Systems and Networks (DSN)</i>, June 2012. 
			<br /><br />
			</li>

			<li class="style12" style="">
			<a href="http://rsim.cs.illinois.edu/~shari2/pubs/12-DATE-Pellegrini.pdf"> CrashTest'ing SWAT: Accurate, Gate-Level Evaluation of Symptom-Based Resiliency Solutions</a>,
			A. Pellegrini, R. Smolinski, X. Fu, L. Chen, S. K. S.  Hari, J.
			Jiang, S. V. Adve, T. Austin, V. Bertacco, <i>Proceedings of
			the Design, Automation and Test in Europe
				(DATE) </i>, March 2012. 
			<br /><br />
			</li>
			<li class="style12" style="">
			<a href="http://rsim.cs.illinois.edu/Pubs/12-ASPLOS-Hari.pdf"> Relyzer: Exploiting Application-Level Fault Equivalence 
			to Analyze Application Resiliency to Transient Faults</a>, 
			Siva Kumar Sastry Hari, Sarita V. Adve, Helia Naeimi, and Pradeep Ramachandran, 
			to appear in the
			<i style="">Proceedings of Architectural Support for Programming Languages and 
			Operating Systems (ASPLOS), </i> March 2012. 
			<br /><br />
			</li>
			<li class="style12" style="">
			<a href="http://rsim.cs.uiuc.edu/Pubs/11SELSE-Ramachandran.pdf">Understanding When Symptom Detectors Work by Studying Data-Only Application Values</a>, 
			Pradeep Ramachandran, Siva Kumar Sastry Hari, Sarita Adve, and Helia Naeimi,
			in the
			<i style="">Proceedings of IEEE Workshop on Silicon Errors in Logic - System Effects (SELSE), 
			</i> March 2011. 
			<br /><br />
			</li>
			<li class="style12" style="">
			<a href="http://rsim.cs.uiuc.edu/Pubs/11SELSE-Hari.pdf">Relyzer: Application Resiliency Analyzer for Transient Faults</a>, 
			Siva Kumar Sastry Hari, Helia Naeimi, Pradeep Ramachandran, and Sarita Adve, 
			in the
			<i style="">Proceedings of IEEE Workshop on Silicon Errors in Logic - System Effects (SELSE), 
			</i> March 2011. 
			<br /><br />
			<li class="style12" style="">
			<a href="http://rsim.cs.illinois.edu/Pubs/11-SELSE-Pellegrini.pdf"> CrashTest'ing SWAT: Accurate, Gate-Level Evaluation of Symptom-Based Resiliency Solutions</a>,
			A. Pellegrini, R. Smolinski, X. Fu, L. Chen, S. K. S.  Hari, J.
			Jiang, S. V. Adve, T. Austin, V. Bertacco, in the
			<i>Proceedings of IEEE Workshop on Silicon Errors in Logic - System Effects
			(SELSE)</i>, March 2011. 
			<br /><br />
			</li>
			<li class="style12" style="">
			<a href="http://rsim.cs.uiuc.edu/Pubs/11DATE.pdf">Architectures for 
			Online Error Detection and Recovery in Multicore Processors</a>, 
			Dimitris Gizopoulos, Mihalis Psarakis, Sarita V. Adve,
			Pradeep Ramachandran, Siva Kumar Sastry Hari, Daniel Sorin, 
			Albert Meixner, Arijit Biswas, and Xavier Vera, 
			to appear in the
			<i style="">Proceedings of the Design, Automation and Test in Europe (DATE), 
			</i> March 2011. 
			<br /><br />
			</li>
			<li class="style12" style="">
			<a href="http://rsim.cs.uiuc.edu/Pubs/09-MICRO-Hari.pdf">mSWAT: 
			Low-Cost Hardware Fault Detection and Diagnosis for Multicore 
			Systems</a>, Siva Kumar Sastry Hari, Man-Lap Li, Pradeep 
			Ramachandran, Byn Choi, and Sarita V. Adve, to appear in the
			<i style="">Proceedings of the 42nd International Symposium on 
			Microarchitecture (MICRO),</i> December 2009. (<a href="http://rsim.cs.uiuc.edu/Talks/10-MICRO-mSWAT.pptx">ppt</a>)
			<br /><br />
			</li>
			<li class="style12" style="">
			<a href="http://rsim.cs.uiuc.edu/Pubs/09HPCA-Li.pdf">Accurate 
			Microarchitecture-Level Fault Modeling for Studying Hardware Faults</a>, 
			Man-Lap Li, Pradeep Ramachandran, Ulya R. Karpuzcu, Siva Kumar 
			Sastry Hari, and Sarita V. Adve, <i style="">Proceedings of the 15th 
			International Symposium on High-Performance Computer Architecture 
			(HPCA),</i> February 2009. <br /><br />
			</li>
			<li class="style12" style="">
			<a href="http://rsim.cs.uiuc.edu/Pubs/08DSN-Li.pdf">Trace-Based 
			Microarchitecture-Level Diagnosis of Permanent Hardware Faults</a>, 
			Man-Lap Li, Pradeep Ramchandran, Swarup Kumar Sahoo, Sarita Adve, 
			Vikram Adve, and Yuanyuan Zhou, <i style="">Proceedings of the 
			International Conference on Dependable Systems and Networks (DSN),</i> 
			June 2008. <br /><br />
			</li>
			<li class="style12" style="">
			<a href="http://rsim.cs.uiuc.edu/Pubs/08DSN-Sahoo.pdf">Using Likely 
			Program Invariants for Hardware Reliability</a>, Swarup Kumar Sahoo, 
			Man-Lap Li, Pradeep Ramchandran, Sarita Adve, Vikram Adve, and 
			Yuanyuan Zhou, <i style="">Proceedings of the International 
			Conference on Dependable Systems and Networks (DSN),</i> June 2008.
			<br /><br />
			</li>
			<li class="style12">
			<a href="http://rsim.cs.uiuc.edu/Pubs/08SELSE-Li.pdf">SWAT: An Error 
			Resilient System</a> , Man-Lap Li, Pradeep Ramchandran, Sarita Adve, 
			Vikram Adve, and Yuanyuan Zhou <i>, to appear in the Fourth Workshop 
			on Silicon Errors in Logic - System Effects (SELSE - IV)</i>, March 
			2008. <br /><br />
			</li>
			<li class="style12">
			<a href="http://rsim.cs.uiuc.edu/Pubs/08ASPLOS.pdf">Understanding 
			the Propagation of Hard Errors to Software and Implications for 
			Resilient System Design</a>, Man-Lap Li, Pradeep Ramchandran, Swarup 
			Kumar Sahoo, Sarita Adve, Vikram Adve, and Yuanyuan Zhou <i>, 
			Proceedings of International Conference on Architectural Support for 
			Programming Languages and Operating Systems (ASPLOS), March 2008 </i>
			.<br /><br />
			</li>
			<li class="style12">
			<a href="http://rsim.cs.uiuc.edu/Pubs/Li-selse07.pdf">Towards a 
			Hardware-Software Co-designed Resilient System</a>, Man-Lap Li, 
			Pradeep Ramchandran, Sarita Adve, Vikram Adve and Yuanyuan Zhou <i>, 
			Third Workshop on Silicon Errors in Logic - System Effects (SELSE - 
			III)</i>, April 2007. <br /><br />
			</li>
		</ul>
		<p class="style12"><b>
		<span style="font-size: 18pt; font-family: Arial;">Talks</span></b></p>
		<ul>
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.uiuc.edu/Talks/15-pradeep-hipeac.pptx">
                    Hardware Fault Recovery for I/O Intensive Applications</a>, High Performance and Embedded Architecture and Compilation, January 2015.
                  </li>
			<li class="style12" style="margin-bottom: 12pt;"> 
			<a href="http://rsim.cs.uiuc.edu/~shari2/talks/12-dsn.pptx">Low-cost Program-level
			Detectors for Reducing Silent Data Corruptions</a> by Siva Hari at DSN, 2012 </li>

			<li class="style12" style="margin-bottom: 12pt;"> 
			<a href="http://rsim.cs.uiuc.edu/~shari2/talks/12-asplos-relyzer.pptx">Relyzer:
			Exploiting Application-Level Fault Equivalence to Analyze Application
			Resiliency to Transient Faults</a> by Siva Hari at ASPLOS, 2012 </li>

			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/Talks/10-MI-swat.pptx">SWAT: Designing Resilient Hardware 
			by Treating Software Anomalies</a>, an invited talk by Sarita Adve 
			at University of Michigan, Feb 2010</li>

			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/Talks/10-MICRO-mSWAT.pptx">mSWAT: Low-Cost Hardware Fault 
			Detection and Diagnosis for Multicore Systems</a>, at the 42nd 
			International Symposium on Microarchitecture (MICRO), Dec 2009</li>
			
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/Talks/09-GSRC-sarita-swat-sep.pptx">Application-Aware 
			SoftWare AnomalyTreatment (SWAT) of Hardware Faults</a> by Sarita Adve at the
			GSRC Annual Symposium, Sep 2009</li>
			
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/Talks/09-pradeep-swat-intel.pptx">SWAT: Designing Resilient 
			Hardware by Treating Software Anomalies</a>, by Pradep Ramachandran at Intel, 
			Oct 2009</li>
			
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/Talks/09-MSWAT-GSRC-EWorkshop.ppt">MSWAT: Hardware Fault Detection 
			and Diagnosis for Multicore Systems</a>, by Siva Hari at the 
			GSRC E-Workshop, July 2009</li>

			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/Talks/08-sahoo-DSN-invariant.ppt">Using Likely Program Invariants 
			to Detect Hardware Errors</a>, by Swarup Sahoo at DSN, 2008</li>

			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/Talks/08-pradeep-SWAT-GSRC.ppt">SWAT: Designing Resilient Hardware 
			by Treating Software Anomalies</a>, by Pradeep Ramachandran at the 
			GSRC Annual Symposium, Sep 2008</li>
			
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/Talks/07-li-selse.ppt">Towards a Hardware-Software
			Co-Designed Resilient System</a>, by Alex Li at SELSE, 2007</li>

		</ul>
		<p class="style12">&nbsp;</p>
		<p class="style12"><b>
		<span style="font-size: 18pt; font-family: Arial;">Posters</span></b></p>
		<ul>
			<li class="style12">
			<div class="style12">
				<a href="http://rsim.cs.uiuc.edu/Posters/MSWAT-poster-GSRC-09.pdf">
				MSWAT: Low-Cost Hardware Fault Detection and Diagnosis for 
				Multicore Systems</a>, Siva Kumar Sastry Hari, Man-Lap Li, 
				Pradeep Ramachandran, Byn Choi, and Sarita Adve, in the <i>
				Giga-Scale Research Center (GSRC) Annual Symposium</i>, 2009<br />
&nbsp;</div>
			</li>
			<li class="style12">
			<div class="style12">
				<a href="http://rsim.cs.uiuc.edu/Posters/SWAT-poster-GSRC-09.pdf">
				Application Aware SoftWare Anomaly Treatment</a>, Pradeep 
				Ramachandran, Siva Kumar Sastry Hari, Man-Lap Li, Sarita Adve, 
				and Shobha Vasudevan, in the <i>Giga-Scale Research Center 
				(GSRC) Annual Symposium</i>, 2009<br />
&nbsp;</div>
			</li>
			<li class="style12">
			<div class="style12">
				<a href="http://rsim.cs.uiuc.edu/Posters/SWAT-poster-GSRC-08.pdf">
				SWAT: Hardware Reliability through Software Anomaly Treatment</a>, 
				Man-Lap Li, Pradeep Ramachandran, Swarup Sahoo, Siva Kumar 
				Sastry Hari, Sarita Adve, Vikram Adve, and Yuanyuan Zhou, in the
				<i>Giga-Scale Research Center (GSRC) Annual Symposium</i>, 2008<br />
&nbsp;</div>
			</li>
			<li class="style12">
			<a href="http://rsim.cs.uiuc.edu/Posters/SWATSim-poster-GSRC-08.pdf">
			SWAT-Sim: Accurate Microarchitecture-level Fault Models</a>, Man-Lap 
			Li, Pradeep Ramachandran, Rahmet Ulya Karpuzcu, Siva Kumar Sastry 
			Hari, and Sarita Adve, in the <i>Giga-Scale Research Center (GSRC) 
			Annual Symposium</i>, 2008<br /><br /> </li>
		</ul>


		<p class="style12"><b>
		<span style="font-size: 18pt; font-family: Arial;">Ph.D. Theses</span></b></p>
		<ul>

			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/Pubs/pradeep-ramachandran-thesis.pdf"> 
			Detecting and Recovering from In-core Hardware Faults through Software 
			Anomaly Treatment</a>, 
			Pradeep Ramachandran, 2011. &nbsp; </li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/Pubs/alex-li-thesis.pdf">SWAT: 
			Designing Resilient Hardware by Treating Software Anomalies</a>, 
			Man-Lap (Alex) Li, 2009. &nbsp; </li>

		</ul>

		  </td>
      </tr>
    </table></td>
    <td class="shadow_right">&nbsp;</td>
  </tr>
  <tr>
    <td class="shadow_left">&nbsp;</td>
    <td class="middle_spacer"><div class="bottom_content"></div></td>
    <td class="shadow_right">&nbsp;</td>
  </tr>
  <tr>
    <td class="shadow_left">&nbsp;</td>
    <td class="bottom_link_container">
      <p>
      </p>
      <p>
        <!-- All Right Reserved &copy; 2006 by bprizze<br /> -->
        <!-- http://heartlessg.4uhost.info Web Master -->
      </p>
      <p/>
    </td>
    <td class="shadow_right">&nbsp;</td>
  </tr>
</table>
</body>
</html>
