<!doctype html>
<html>
<head>
<title>MSGF_MISC_MASK (AXIPCIE_MAIN) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___axipcie_main.html")>AXIPCIE_MAIN Module</a> &gt; MSGF_MISC_MASK (AXIPCIE_MAIN) Register</p><h1>MSGF_MISC_MASK (AXIPCIE_MAIN) Register</h1>
<h2>MSGF_MISC_MASK (AXIPCIE_MAIN) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>MSGF_MISC_MASK</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000404</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD0E0404 (AXIPCIE_MAIN)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Received Interrupt and Message Controller - Miscellaneous Interrupt Status.</td></tr>
</table>
<p></p>
<h2>MSGF_MISC_MASK (AXIPCIE_MAIN) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>pcie_core_event_mask</td><td class="center">31:16</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>PCI Express Core Event Interrupt[15:0] Mask.<br/>Set bit[i] to 1 to allow interrupts to be generated for PCI Express Core Event[i].</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">15:8</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback></td></tr>
<tr valign=top><td>egress_address_translation_error_mask</td><td class="center"> 7</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>egress_address_translation_error Interrupt Mask. Set to 1 to allow interrupts to be generated when egress_address_translation_error == 1.</td></tr>
<tr valign=top><td>ingress_address_translation_error_mask</td><td class="center"> 6</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>ingress_address_translation_error Interrupt Mask. Set to 1 to allow interrupts to be generated when ingress_address_translation_error == 1.</td></tr>
<tr valign=top><td>master_error_mask</td><td class="center"> 5</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>master_error Interrupt Mask. Set to 1 to allow interrupts to be generated when master_error == 1.</td></tr>
<tr valign=top><td>slave_error_mask</td><td class="center"> 4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>slave_error Interrupt Mask. Set to 1 to allow interrupts to be generated when slave_error == 1.</td></tr>
<tr valign=top><td>uncorrectable_write_error_mask</td><td class="center"> 3</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>uncorrectable_write_error Interrupt Mask. Set to 1 to allow interrupts to be generated when uncorrectable_write_error == 1.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center"> 2</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback></td></tr>
<tr valign=top><td>rx_msg_overflow_mask</td><td class="center"> 1</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>rx_msg_overflow Interrupt Mask. Set to 1 to allow interrupts to be generated when rx_msg_overflow == 1.</td></tr>
<tr valign=top><td>rx_msg_avail_mask</td><td class="center"> 0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>rx_msg_avail Interrupt Mask. Set to 1 to allow interrupts to be generated when rx_msg_avail == 1.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>