$date
	Mon Apr  9 13:37:39 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100ns
$end
$scope module bench_cpu_alu $end
$scope module uALU $end
$var wire 1 ! C_I $end
$var wire 1 " C_O $end
$var wire 8 # E_O [7:0] $end
$var wire 3 $ OP_I [2:0] $end
$var wire 1 % P_O $end
$var wire 1 & S_O $end
$var wire 8 ' X_I [7:0] $end
$var wire 8 ( Y_I [7:0] $end
$var wire 1 ) Z_O $end
$var wire 1 * wAdderCin $end
$var wire 1 + wAdderCout $end
$var wire 8 , wAdderE [7:0] $end
$var wire 1 - wOP_AC $end
$var wire 1 . wOP_AD $end
$var wire 1 / wOP_CP $end
$var wire 1 0 wOP_ND $end
$var wire 1 1 wOP_OR $end
$var wire 1 2 wOP_SB $end
$var wire 1 3 wOP_SU $end
$var wire 1 4 wOP_XR $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
04
03
02
01
00
0/
1.
0-
b11111 ,
1+
0*
0)
b1101100 (
b10110011 '
0&
0%
b0 $
b11111 #
0"
0!
$end
#100
1"
0.
1-
b1 $
#200
b1000111 #
b1000111 ,
0"
0.
13
0-
b10 $
#300
03
12
b11 $
#400
1%
b100000 #
b11111 ,
10
02
b100 $
#500
0%
1&
b11011111 #
00
14
b101 $
#600
b11111111 #
00
11
04
b110 $
#700
b10110011 #
b1000111 ,
01
1/
b111 $
#800
