
CAMERA_OV7670_F407VE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008438  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000390  080085c0  080085c0  000185c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008950  08008950  00020030  2**0
                  CONTENTS
  4 .ARM          00000008  08008950  08008950  00018950  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008958  08008958  00020030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008958  08008958  00018958  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800895c  0800895c  0001895c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000030  20000000  08008960  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020030  2**0
                  CONTENTS
 10 .bss          0000986c  20000030  20000030  00020030  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000989c  2000989c  00020030  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020030  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014bed  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002ca0  00000000  00000000  00034c4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010c0  00000000  00000000  000378f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023587  00000000  00000000  000389b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015c17  00000000  00000000  0005bf37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d01be  00000000  00000000  00071b4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00141d0c  2**0
                  CONTENTS, READONLY
 20 .debug_ranges 00000f88  00000000  00000000  00141d60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000045d0  00000000  00000000  00142ce8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000030 	.word	0x20000030
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080085a8 	.word	0x080085a8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000034 	.word	0x20000034
 80001c4:	080085a8 	.word	0x080085a8

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96e 	b.w	80004bc <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	468c      	mov	ip, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	f040 8083 	bne.w	800030e <__udivmoddi4+0x116>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d947      	bls.n	800029e <__udivmoddi4+0xa6>
 800020e:	fab2 f282 	clz	r2, r2
 8000212:	b142      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000214:	f1c2 0020 	rsb	r0, r2, #32
 8000218:	fa24 f000 	lsr.w	r0, r4, r0
 800021c:	4091      	lsls	r1, r2
 800021e:	4097      	lsls	r7, r2
 8000220:	ea40 0c01 	orr.w	ip, r0, r1
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbbc f6f8 	udiv	r6, ip, r8
 8000230:	fa1f fe87 	uxth.w	lr, r7
 8000234:	fb08 c116 	mls	r1, r8, r6, ip
 8000238:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023c:	fb06 f10e 	mul.w	r1, r6, lr
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18fb      	adds	r3, r7, r3
 8000246:	f106 30ff 	add.w	r0, r6, #4294967295
 800024a:	f080 8119 	bcs.w	8000480 <__udivmoddi4+0x288>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8116 	bls.w	8000480 <__udivmoddi4+0x288>
 8000254:	3e02      	subs	r6, #2
 8000256:	443b      	add	r3, r7
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000260:	fb08 3310 	mls	r3, r8, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fe0e 	mul.w	lr, r0, lr
 800026c:	45a6      	cmp	lr, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	193c      	adds	r4, r7, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295
 8000276:	f080 8105 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800027a:	45a6      	cmp	lr, r4
 800027c:	f240 8102 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000280:	3802      	subs	r0, #2
 8000282:	443c      	add	r4, r7
 8000284:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000288:	eba4 040e 	sub.w	r4, r4, lr
 800028c:	2600      	movs	r6, #0
 800028e:	b11d      	cbz	r5, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c5 4300 	strd	r4, r3, [r5]
 8000298:	4631      	mov	r1, r6
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	b902      	cbnz	r2, 80002a2 <__udivmoddi4+0xaa>
 80002a0:	deff      	udf	#255	; 0xff
 80002a2:	fab2 f282 	clz	r2, r2
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d150      	bne.n	800034c <__udivmoddi4+0x154>
 80002aa:	1bcb      	subs	r3, r1, r7
 80002ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002b0:	fa1f f887 	uxth.w	r8, r7
 80002b4:	2601      	movs	r6, #1
 80002b6:	fbb3 fcfe 	udiv	ip, r3, lr
 80002ba:	0c21      	lsrs	r1, r4, #16
 80002bc:	fb0e 331c 	mls	r3, lr, ip, r3
 80002c0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002c4:	fb08 f30c 	mul.w	r3, r8, ip
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d907      	bls.n	80002dc <__udivmoddi4+0xe4>
 80002cc:	1879      	adds	r1, r7, r1
 80002ce:	f10c 30ff 	add.w	r0, ip, #4294967295
 80002d2:	d202      	bcs.n	80002da <__udivmoddi4+0xe2>
 80002d4:	428b      	cmp	r3, r1
 80002d6:	f200 80e9 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 80002da:	4684      	mov	ip, r0
 80002dc:	1ac9      	subs	r1, r1, r3
 80002de:	b2a3      	uxth	r3, r4
 80002e0:	fbb1 f0fe 	udiv	r0, r1, lr
 80002e4:	fb0e 1110 	mls	r1, lr, r0, r1
 80002e8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002ec:	fb08 f800 	mul.w	r8, r8, r0
 80002f0:	45a0      	cmp	r8, r4
 80002f2:	d907      	bls.n	8000304 <__udivmoddi4+0x10c>
 80002f4:	193c      	adds	r4, r7, r4
 80002f6:	f100 33ff 	add.w	r3, r0, #4294967295
 80002fa:	d202      	bcs.n	8000302 <__udivmoddi4+0x10a>
 80002fc:	45a0      	cmp	r8, r4
 80002fe:	f200 80d9 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 8000302:	4618      	mov	r0, r3
 8000304:	eba4 0408 	sub.w	r4, r4, r8
 8000308:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800030c:	e7bf      	b.n	800028e <__udivmoddi4+0x96>
 800030e:	428b      	cmp	r3, r1
 8000310:	d909      	bls.n	8000326 <__udivmoddi4+0x12e>
 8000312:	2d00      	cmp	r5, #0
 8000314:	f000 80b1 	beq.w	800047a <__udivmoddi4+0x282>
 8000318:	2600      	movs	r6, #0
 800031a:	e9c5 0100 	strd	r0, r1, [r5]
 800031e:	4630      	mov	r0, r6
 8000320:	4631      	mov	r1, r6
 8000322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000326:	fab3 f683 	clz	r6, r3
 800032a:	2e00      	cmp	r6, #0
 800032c:	d14a      	bne.n	80003c4 <__udivmoddi4+0x1cc>
 800032e:	428b      	cmp	r3, r1
 8000330:	d302      	bcc.n	8000338 <__udivmoddi4+0x140>
 8000332:	4282      	cmp	r2, r0
 8000334:	f200 80b8 	bhi.w	80004a8 <__udivmoddi4+0x2b0>
 8000338:	1a84      	subs	r4, r0, r2
 800033a:	eb61 0103 	sbc.w	r1, r1, r3
 800033e:	2001      	movs	r0, #1
 8000340:	468c      	mov	ip, r1
 8000342:	2d00      	cmp	r5, #0
 8000344:	d0a8      	beq.n	8000298 <__udivmoddi4+0xa0>
 8000346:	e9c5 4c00 	strd	r4, ip, [r5]
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0xa0>
 800034c:	f1c2 0320 	rsb	r3, r2, #32
 8000350:	fa20 f603 	lsr.w	r6, r0, r3
 8000354:	4097      	lsls	r7, r2
 8000356:	fa01 f002 	lsl.w	r0, r1, r2
 800035a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800035e:	40d9      	lsrs	r1, r3
 8000360:	4330      	orrs	r0, r6
 8000362:	0c03      	lsrs	r3, r0, #16
 8000364:	fbb1 f6fe 	udiv	r6, r1, lr
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000370:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000374:	fb06 f108 	mul.w	r1, r6, r8
 8000378:	4299      	cmp	r1, r3
 800037a:	fa04 f402 	lsl.w	r4, r4, r2
 800037e:	d909      	bls.n	8000394 <__udivmoddi4+0x19c>
 8000380:	18fb      	adds	r3, r7, r3
 8000382:	f106 3cff 	add.w	ip, r6, #4294967295
 8000386:	f080 808d 	bcs.w	80004a4 <__udivmoddi4+0x2ac>
 800038a:	4299      	cmp	r1, r3
 800038c:	f240 808a 	bls.w	80004a4 <__udivmoddi4+0x2ac>
 8000390:	3e02      	subs	r6, #2
 8000392:	443b      	add	r3, r7
 8000394:	1a5b      	subs	r3, r3, r1
 8000396:	b281      	uxth	r1, r0
 8000398:	fbb3 f0fe 	udiv	r0, r3, lr
 800039c:	fb0e 3310 	mls	r3, lr, r0, r3
 80003a0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003a4:	fb00 f308 	mul.w	r3, r0, r8
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x1c4>
 80003ac:	1879      	adds	r1, r7, r1
 80003ae:	f100 3cff 	add.w	ip, r0, #4294967295
 80003b2:	d273      	bcs.n	800049c <__udivmoddi4+0x2a4>
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d971      	bls.n	800049c <__udivmoddi4+0x2a4>
 80003b8:	3802      	subs	r0, #2
 80003ba:	4439      	add	r1, r7
 80003bc:	1acb      	subs	r3, r1, r3
 80003be:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003c2:	e778      	b.n	80002b6 <__udivmoddi4+0xbe>
 80003c4:	f1c6 0c20 	rsb	ip, r6, #32
 80003c8:	fa03 f406 	lsl.w	r4, r3, r6
 80003cc:	fa22 f30c 	lsr.w	r3, r2, ip
 80003d0:	431c      	orrs	r4, r3
 80003d2:	fa20 f70c 	lsr.w	r7, r0, ip
 80003d6:	fa01 f306 	lsl.w	r3, r1, r6
 80003da:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003de:	fa21 f10c 	lsr.w	r1, r1, ip
 80003e2:	431f      	orrs	r7, r3
 80003e4:	0c3b      	lsrs	r3, r7, #16
 80003e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80003ea:	fa1f f884 	uxth.w	r8, r4
 80003ee:	fb0e 1119 	mls	r1, lr, r9, r1
 80003f2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80003f6:	fb09 fa08 	mul.w	sl, r9, r8
 80003fa:	458a      	cmp	sl, r1
 80003fc:	fa02 f206 	lsl.w	r2, r2, r6
 8000400:	fa00 f306 	lsl.w	r3, r0, r6
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x220>
 8000406:	1861      	adds	r1, r4, r1
 8000408:	f109 30ff 	add.w	r0, r9, #4294967295
 800040c:	d248      	bcs.n	80004a0 <__udivmoddi4+0x2a8>
 800040e:	458a      	cmp	sl, r1
 8000410:	d946      	bls.n	80004a0 <__udivmoddi4+0x2a8>
 8000412:	f1a9 0902 	sub.w	r9, r9, #2
 8000416:	4421      	add	r1, r4
 8000418:	eba1 010a 	sub.w	r1, r1, sl
 800041c:	b2bf      	uxth	r7, r7
 800041e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000422:	fb0e 1110 	mls	r1, lr, r0, r1
 8000426:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800042a:	fb00 f808 	mul.w	r8, r0, r8
 800042e:	45b8      	cmp	r8, r7
 8000430:	d907      	bls.n	8000442 <__udivmoddi4+0x24a>
 8000432:	19e7      	adds	r7, r4, r7
 8000434:	f100 31ff 	add.w	r1, r0, #4294967295
 8000438:	d22e      	bcs.n	8000498 <__udivmoddi4+0x2a0>
 800043a:	45b8      	cmp	r8, r7
 800043c:	d92c      	bls.n	8000498 <__udivmoddi4+0x2a0>
 800043e:	3802      	subs	r0, #2
 8000440:	4427      	add	r7, r4
 8000442:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000446:	eba7 0708 	sub.w	r7, r7, r8
 800044a:	fba0 8902 	umull	r8, r9, r0, r2
 800044e:	454f      	cmp	r7, r9
 8000450:	46c6      	mov	lr, r8
 8000452:	4649      	mov	r1, r9
 8000454:	d31a      	bcc.n	800048c <__udivmoddi4+0x294>
 8000456:	d017      	beq.n	8000488 <__udivmoddi4+0x290>
 8000458:	b15d      	cbz	r5, 8000472 <__udivmoddi4+0x27a>
 800045a:	ebb3 020e 	subs.w	r2, r3, lr
 800045e:	eb67 0701 	sbc.w	r7, r7, r1
 8000462:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000466:	40f2      	lsrs	r2, r6
 8000468:	ea4c 0202 	orr.w	r2, ip, r2
 800046c:	40f7      	lsrs	r7, r6
 800046e:	e9c5 2700 	strd	r2, r7, [r5]
 8000472:	2600      	movs	r6, #0
 8000474:	4631      	mov	r1, r6
 8000476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047a:	462e      	mov	r6, r5
 800047c:	4628      	mov	r0, r5
 800047e:	e70b      	b.n	8000298 <__udivmoddi4+0xa0>
 8000480:	4606      	mov	r6, r0
 8000482:	e6e9      	b.n	8000258 <__udivmoddi4+0x60>
 8000484:	4618      	mov	r0, r3
 8000486:	e6fd      	b.n	8000284 <__udivmoddi4+0x8c>
 8000488:	4543      	cmp	r3, r8
 800048a:	d2e5      	bcs.n	8000458 <__udivmoddi4+0x260>
 800048c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000490:	eb69 0104 	sbc.w	r1, r9, r4
 8000494:	3801      	subs	r0, #1
 8000496:	e7df      	b.n	8000458 <__udivmoddi4+0x260>
 8000498:	4608      	mov	r0, r1
 800049a:	e7d2      	b.n	8000442 <__udivmoddi4+0x24a>
 800049c:	4660      	mov	r0, ip
 800049e:	e78d      	b.n	80003bc <__udivmoddi4+0x1c4>
 80004a0:	4681      	mov	r9, r0
 80004a2:	e7b9      	b.n	8000418 <__udivmoddi4+0x220>
 80004a4:	4666      	mov	r6, ip
 80004a6:	e775      	b.n	8000394 <__udivmoddi4+0x19c>
 80004a8:	4630      	mov	r0, r6
 80004aa:	e74a      	b.n	8000342 <__udivmoddi4+0x14a>
 80004ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b0:	4439      	add	r1, r7
 80004b2:	e713      	b.n	80002dc <__udivmoddi4+0xe4>
 80004b4:	3802      	subs	r0, #2
 80004b6:	443c      	add	r4, r7
 80004b8:	e724      	b.n	8000304 <__udivmoddi4+0x10c>
 80004ba:	bf00      	nop

080004bc <__aeabi_idiv0>:
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop

080004c0 <lcd_ILI_init>:
static uint16_t read_data();
static uint16_t rgb565_swap_rb(uint16_t c);

/*** External Function Defines ***/
void lcd_ILI_init()
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b082      	sub	sp, #8
 80004c4:	af02      	add	r7, sp, #8

	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);HAL_Delay(10);
 80004c6:	2201      	movs	r2, #1
 80004c8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004cc:	4868      	ldr	r0, [pc, #416]	; (8000670 <lcd_ILI_init+0x1b0>)
 80004ce:	f004 f90d 	bl	80046ec <HAL_GPIO_WritePin>
 80004d2:	200a      	movs	r0, #10
 80004d4:	f001 fdee 	bl	80020b4 <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);HAL_Delay(10);
 80004d8:	2200      	movs	r2, #0
 80004da:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004de:	4864      	ldr	r0, [pc, #400]	; (8000670 <lcd_ILI_init+0x1b0>)
 80004e0:	f004 f904 	bl	80046ec <HAL_GPIO_WritePin>
 80004e4:	200a      	movs	r0, #10
 80004e6:	f001 fde5 	bl	80020b4 <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);HAL_Delay(10);
 80004ea:	2201      	movs	r2, #1
 80004ec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004f0:	485f      	ldr	r0, [pc, #380]	; (8000670 <lcd_ILI_init+0x1b0>)
 80004f2:	f004 f8fb 	bl	80046ec <HAL_GPIO_WritePin>
 80004f6:	200a      	movs	r0, #10
 80004f8:	f001 fddc 	bl	80020b4 <HAL_Delay>

	write_cmd(0x01); //software reset
 80004fc:	2001      	movs	r0, #1
 80004fe:	f000 fb15 	bl	8000b2c <write_cmd>
	HAL_Delay(50);
 8000502:	2032      	movs	r0, #50	; 0x32
 8000504:	f001 fdd6 	bl	80020b4 <HAL_Delay>
	write_cmd(0x11); //exit sleep
 8000508:	2011      	movs	r0, #17
 800050a:	f000 fb0f 	bl	8000b2c <write_cmd>
	HAL_Delay(50);
 800050e:	2032      	movs	r0, #50	; 0x32
 8000510:	f001 fdd0 	bl	80020b4 <HAL_Delay>

	write_cmd(0xB6);
 8000514:	20b6      	movs	r0, #182	; 0xb6
 8000516:	f000 fb09 	bl	8000b2c <write_cmd>
	write_data(0x0A);
 800051a:	200a      	movs	r0, #10
 800051c:	f000 fb16 	bl	8000b4c <write_data>
	write_data(0xC2);
 8000520:	20c2      	movs	r0, #194	; 0xc2
 8000522:	f000 fb13 	bl	8000b4c <write_data>

	write_cmd(0x36);   // memory access control
 8000526:	2036      	movs	r0, #54	; 0x36
 8000528:	f000 fb00 	bl	8000b2c <write_cmd>
	write_data(0x48);     // BGR -> seems RGB
 800052c:	2048      	movs	r0, #72	; 0x48
 800052e:	f000 fb0d 	bl	8000b4c <write_data>
	//  write_data(0x60);     // RGB -> seems BGR

	write_cmd(0x3A); // pixel format
 8000532:	203a      	movs	r0, #58	; 0x3a
 8000534:	f000 fafa 	bl	8000b2c <write_cmd>
	write_data(0x55); //RGB565 (16bit)
 8000538:	2055      	movs	r0, #85	; 0x55
 800053a:	f000 fb07 	bl	8000b4c <write_data>

	write_cmd(0xE0); //gamma
 800053e:	20e0      	movs	r0, #224	; 0xe0
 8000540:	f000 faf4 	bl	8000b2c <write_cmd>
	write_data(0x10);
 8000544:	2010      	movs	r0, #16
 8000546:	f000 fb01 	bl	8000b4c <write_data>
	write_data(0x10);
 800054a:	2010      	movs	r0, #16
 800054c:	f000 fafe 	bl	8000b4c <write_data>
	write_data(0x10);
 8000550:	2010      	movs	r0, #16
 8000552:	f000 fafb 	bl	8000b4c <write_data>
	write_data(0x08);
 8000556:	2008      	movs	r0, #8
 8000558:	f000 faf8 	bl	8000b4c <write_data>
	write_data(0x0E);
 800055c:	200e      	movs	r0, #14
 800055e:	f000 faf5 	bl	8000b4c <write_data>
	write_data(0x06);
 8000562:	2006      	movs	r0, #6
 8000564:	f000 faf2 	bl	8000b4c <write_data>
	write_data(0x42);
 8000568:	2042      	movs	r0, #66	; 0x42
 800056a:	f000 faef 	bl	8000b4c <write_data>
	write_data(0x28);
 800056e:	2028      	movs	r0, #40	; 0x28
 8000570:	f000 faec 	bl	8000b4c <write_data>
	write_data(0x36);
 8000574:	2036      	movs	r0, #54	; 0x36
 8000576:	f000 fae9 	bl	8000b4c <write_data>
	write_data(0x03);
 800057a:	2003      	movs	r0, #3
 800057c:	f000 fae6 	bl	8000b4c <write_data>
	write_data(0x0E);
 8000580:	200e      	movs	r0, #14
 8000582:	f000 fae3 	bl	8000b4c <write_data>
	write_data(0x04);
 8000586:	2004      	movs	r0, #4
 8000588:	f000 fae0 	bl	8000b4c <write_data>
	write_data(0x13);
 800058c:	2013      	movs	r0, #19
 800058e:	f000 fadd 	bl	8000b4c <write_data>
	write_data(0x0E);
 8000592:	200e      	movs	r0, #14
 8000594:	f000 fada 	bl	8000b4c <write_data>
	write_data(0x0C);
 8000598:	200c      	movs	r0, #12
 800059a:	f000 fad7 	bl	8000b4c <write_data>

	write_cmd(0XE1); //gamma
 800059e:	20e1      	movs	r0, #225	; 0xe1
 80005a0:	f000 fac4 	bl	8000b2c <write_cmd>
	write_data(0x0C);
 80005a4:	200c      	movs	r0, #12
 80005a6:	f000 fad1 	bl	8000b4c <write_data>
	write_data(0x23);
 80005aa:	2023      	movs	r0, #35	; 0x23
 80005ac:	f000 face 	bl	8000b4c <write_data>
	write_data(0x26);
 80005b0:	2026      	movs	r0, #38	; 0x26
 80005b2:	f000 facb 	bl	8000b4c <write_data>
	write_data(0x04);
 80005b6:	2004      	movs	r0, #4
 80005b8:	f000 fac8 	bl	8000b4c <write_data>
	write_data(0x0C);
 80005bc:	200c      	movs	r0, #12
 80005be:	f000 fac5 	bl	8000b4c <write_data>
	write_data(0x04);
 80005c2:	2004      	movs	r0, #4
 80005c4:	f000 fac2 	bl	8000b4c <write_data>
	write_data(0x39);
 80005c8:	2039      	movs	r0, #57	; 0x39
 80005ca:	f000 fabf 	bl	8000b4c <write_data>
	write_data(0x24);
 80005ce:	2024      	movs	r0, #36	; 0x24
 80005d0:	f000 fabc 	bl	8000b4c <write_data>
	write_data(0x4B);
 80005d4:	204b      	movs	r0, #75	; 0x4b
 80005d6:	f000 fab9 	bl	8000b4c <write_data>
	write_data(0x03);
 80005da:	2003      	movs	r0, #3
 80005dc:	f000 fab6 	bl	8000b4c <write_data>
	write_data(0x0B);
 80005e0:	200b      	movs	r0, #11
 80005e2:	f000 fab3 	bl	8000b4c <write_data>
	write_data(0x0B);
 80005e6:	200b      	movs	r0, #11
 80005e8:	f000 fab0 	bl	8000b4c <write_data>
	write_data(0x33);
 80005ec:	2033      	movs	r0, #51	; 0x33
 80005ee:	f000 faad 	bl	8000b4c <write_data>
	write_data(0x37);
 80005f2:	2037      	movs	r0, #55	; 0x37
 80005f4:	f000 faaa 	bl	8000b4c <write_data>
	write_data(0x0F);
 80005f8:	200f      	movs	r0, #15
 80005fa:	f000 faa7 	bl	8000b4c <write_data>

	write_cmd(0x2a);//
 80005fe:	202a      	movs	r0, #42	; 0x2a
 8000600:	f000 fa94 	bl	8000b2c <write_cmd>
	write_data(0x00);
 8000604:	2000      	movs	r0, #0
 8000606:	f000 faa1 	bl	8000b4c <write_data>
	write_data(0x00);
 800060a:	2000      	movs	r0, #0
 800060c:	f000 fa9e 	bl	8000b4c <write_data>
	write_data(0x00);
 8000610:	2000      	movs	r0, #0
 8000612:	f000 fa9b 	bl	8000b4c <write_data>
	write_data(0xef);
 8000616:	20ef      	movs	r0, #239	; 0xef
 8000618:	f000 fa98 	bl	8000b4c <write_data>

	write_cmd(0x2b); //
 800061c:	202b      	movs	r0, #43	; 0x2b
 800061e:	f000 fa85 	bl	8000b2c <write_cmd>
	write_data(0x00);
 8000622:	2000      	movs	r0, #0
 8000624:	f000 fa92 	bl	8000b4c <write_data>
	write_data(0x00);
 8000628:	2000      	movs	r0, #0
 800062a:	f000 fa8f 	bl	8000b4c <write_data>
	write_data(0x01);
 800062e:	2001      	movs	r0, #1
 8000630:	f000 fa8c 	bl	8000b4c <write_data>
	write_data(0x3f);
 8000634:	203f      	movs	r0, #63	; 0x3f
 8000636:	f000 fa89 	bl	8000b4c <write_data>

	write_cmd(0x29);
 800063a:	2029      	movs	r0, #41	; 0x29
 800063c:	f000 fa76 	bl	8000b2c <write_cmd>
	HAL_Delay(10);
 8000640:	200a      	movs	r0, #10
 8000642:	f001 fd37 	bl	80020b4 <HAL_Delay>
	write_cmd(0x2C);
 8000646:	202c      	movs	r0, #44	; 0x2c
 8000648:	f000 fa70 	bl	8000b2c <write_cmd>

	lcd_ILI_draw_rect(0, 0, LCD_ILI_WIDTH, LCD_ILI_HEIGHT, COLOR_BLACK);
 800064c:	2300      	movs	r3, #0
 800064e:	9300      	str	r3, [sp, #0]
 8000650:	2378      	movs	r3, #120	; 0x78
 8000652:	22a0      	movs	r2, #160	; 0xa0
 8000654:	2100      	movs	r1, #0
 8000656:	2000      	movs	r0, #0
 8000658:	f000 f8a6 	bl	80007a8 <lcd_ILI_draw_rect>
	lcd_ILI_set_write_area(0, 0, LCD_ILI_WIDTH - 1, LCD_ILI_HEIGHT - 1);
 800065c:	2377      	movs	r3, #119	; 0x77
 800065e:	229f      	movs	r2, #159	; 0x9f
 8000660:	2100      	movs	r1, #0
 8000662:	2000      	movs	r0, #0
 8000664:	f000 f806 	bl	8000674 <lcd_ILI_set_write_area>

}
 8000668:	bf00      	nop
 800066a:	46bd      	mov	sp, r7
 800066c:	bd80      	pop	{r7, pc}
 800066e:	bf00      	nop
 8000670:	40020800 	.word	0x40020800

08000674 <lcd_ILI_set_write_area>:

void lcd_ILI_set_write_area(uint16_t xStart, uint16_t yStart, uint16_t xEnd, uint16_t yEnd)
{
 8000674:	b590      	push	{r4, r7, lr}
 8000676:	b083      	sub	sp, #12
 8000678:	af00      	add	r7, sp, #0
 800067a:	4604      	mov	r4, r0
 800067c:	4608      	mov	r0, r1
 800067e:	4611      	mov	r1, r2
 8000680:	461a      	mov	r2, r3
 8000682:	4623      	mov	r3, r4
 8000684:	80fb      	strh	r3, [r7, #6]
 8000686:	4603      	mov	r3, r0
 8000688:	80bb      	strh	r3, [r7, #4]
 800068a:	460b      	mov	r3, r1
 800068c:	807b      	strh	r3, [r7, #2]
 800068e:	4613      	mov	r3, r2
 8000690:	803b      	strh	r3, [r7, #0]
	write_cmd(0x2a);
 8000692:	202a      	movs	r0, #42	; 0x2a
 8000694:	f000 fa4a 	bl	8000b2c <write_cmd>
	write_data(xStart >> 8);
 8000698:	88fb      	ldrh	r3, [r7, #6]
 800069a:	0a1b      	lsrs	r3, r3, #8
 800069c:	b29b      	uxth	r3, r3
 800069e:	4618      	mov	r0, r3
 80006a0:	f000 fa54 	bl	8000b4c <write_data>
	write_data(xStart & 0xff);
 80006a4:	88fb      	ldrh	r3, [r7, #6]
 80006a6:	b2db      	uxtb	r3, r3
 80006a8:	b29b      	uxth	r3, r3
 80006aa:	4618      	mov	r0, r3
 80006ac:	f000 fa4e 	bl	8000b4c <write_data>
	write_data(xEnd >> 8);
 80006b0:	887b      	ldrh	r3, [r7, #2]
 80006b2:	0a1b      	lsrs	r3, r3, #8
 80006b4:	b29b      	uxth	r3, r3
 80006b6:	4618      	mov	r0, r3
 80006b8:	f000 fa48 	bl	8000b4c <write_data>
	write_data(xEnd & 0xff);
 80006bc:	887b      	ldrh	r3, [r7, #2]
 80006be:	b2db      	uxtb	r3, r3
 80006c0:	b29b      	uxth	r3, r3
 80006c2:	4618      	mov	r0, r3
 80006c4:	f000 fa42 	bl	8000b4c <write_data>

	write_cmd(0x2b);
 80006c8:	202b      	movs	r0, #43	; 0x2b
 80006ca:	f000 fa2f 	bl	8000b2c <write_cmd>
	write_data(yStart >> 8);
 80006ce:	88bb      	ldrh	r3, [r7, #4]
 80006d0:	0a1b      	lsrs	r3, r3, #8
 80006d2:	b29b      	uxth	r3, r3
 80006d4:	4618      	mov	r0, r3
 80006d6:	f000 fa39 	bl	8000b4c <write_data>
	write_data(yStart & 0xff);
 80006da:	88bb      	ldrh	r3, [r7, #4]
 80006dc:	b2db      	uxtb	r3, r3
 80006de:	b29b      	uxth	r3, r3
 80006e0:	4618      	mov	r0, r3
 80006e2:	f000 fa33 	bl	8000b4c <write_data>
	write_data(yEnd >> 8);
 80006e6:	883b      	ldrh	r3, [r7, #0]
 80006e8:	0a1b      	lsrs	r3, r3, #8
 80006ea:	b29b      	uxth	r3, r3
 80006ec:	4618      	mov	r0, r3
 80006ee:	f000 fa2d 	bl	8000b4c <write_data>
	write_data(yEnd & 0xff);
 80006f2:	883b      	ldrh	r3, [r7, #0]
 80006f4:	b2db      	uxtb	r3, r3
 80006f6:	b29b      	uxth	r3, r3
 80006f8:	4618      	mov	r0, r3
 80006fa:	f000 fa27 	bl	8000b4c <write_data>

	write_cmd(0x2c); // set cmd for writing
 80006fe:	202c      	movs	r0, #44	; 0x2c
 8000700:	f000 fa14 	bl	8000b2c <write_cmd>
}
 8000704:	bf00      	nop
 8000706:	370c      	adds	r7, #12
 8000708:	46bd      	mov	sp, r7
 800070a:	bd90      	pop	{r4, r7, pc}

0800070c <lcd_ILI_set_read_area>:

void lcd_ILI_set_read_area(uint16_t xStart, uint16_t yStart, uint16_t xEnd, uint16_t yEnd)
{
 800070c:	b590      	push	{r4, r7, lr}
 800070e:	b083      	sub	sp, #12
 8000710:	af00      	add	r7, sp, #0
 8000712:	4604      	mov	r4, r0
 8000714:	4608      	mov	r0, r1
 8000716:	4611      	mov	r1, r2
 8000718:	461a      	mov	r2, r3
 800071a:	4623      	mov	r3, r4
 800071c:	80fb      	strh	r3, [r7, #6]
 800071e:	4603      	mov	r3, r0
 8000720:	80bb      	strh	r3, [r7, #4]
 8000722:	460b      	mov	r3, r1
 8000724:	807b      	strh	r3, [r7, #2]
 8000726:	4613      	mov	r3, r2
 8000728:	803b      	strh	r3, [r7, #0]
	write_cmd(0x2a);
 800072a:	202a      	movs	r0, #42	; 0x2a
 800072c:	f000 f9fe 	bl	8000b2c <write_cmd>
	write_data(xStart >> 8);
 8000730:	88fb      	ldrh	r3, [r7, #6]
 8000732:	0a1b      	lsrs	r3, r3, #8
 8000734:	b29b      	uxth	r3, r3
 8000736:	4618      	mov	r0, r3
 8000738:	f000 fa08 	bl	8000b4c <write_data>
	write_data(xStart & 0xff);
 800073c:	88fb      	ldrh	r3, [r7, #6]
 800073e:	b2db      	uxtb	r3, r3
 8000740:	b29b      	uxth	r3, r3
 8000742:	4618      	mov	r0, r3
 8000744:	f000 fa02 	bl	8000b4c <write_data>
	write_data(xEnd >> 8);
 8000748:	887b      	ldrh	r3, [r7, #2]
 800074a:	0a1b      	lsrs	r3, r3, #8
 800074c:	b29b      	uxth	r3, r3
 800074e:	4618      	mov	r0, r3
 8000750:	f000 f9fc 	bl	8000b4c <write_data>
	write_data(xEnd & 0xff);
 8000754:	887b      	ldrh	r3, [r7, #2]
 8000756:	b2db      	uxtb	r3, r3
 8000758:	b29b      	uxth	r3, r3
 800075a:	4618      	mov	r0, r3
 800075c:	f000 f9f6 	bl	8000b4c <write_data>

	write_cmd(0x2b);
 8000760:	202b      	movs	r0, #43	; 0x2b
 8000762:	f000 f9e3 	bl	8000b2c <write_cmd>
	write_data(yStart >> 8);
 8000766:	88bb      	ldrh	r3, [r7, #4]
 8000768:	0a1b      	lsrs	r3, r3, #8
 800076a:	b29b      	uxth	r3, r3
 800076c:	4618      	mov	r0, r3
 800076e:	f000 f9ed 	bl	8000b4c <write_data>
	write_data(yStart & 0xff);
 8000772:	88bb      	ldrh	r3, [r7, #4]
 8000774:	b2db      	uxtb	r3, r3
 8000776:	b29b      	uxth	r3, r3
 8000778:	4618      	mov	r0, r3
 800077a:	f000 f9e7 	bl	8000b4c <write_data>
	write_data(yEnd >> 8);
 800077e:	883b      	ldrh	r3, [r7, #0]
 8000780:	0a1b      	lsrs	r3, r3, #8
 8000782:	b29b      	uxth	r3, r3
 8000784:	4618      	mov	r0, r3
 8000786:	f000 f9e1 	bl	8000b4c <write_data>
	write_data(yEnd & 0xff);
 800078a:	883b      	ldrh	r3, [r7, #0]
 800078c:	b2db      	uxtb	r3, r3
 800078e:	b29b      	uxth	r3, r3
 8000790:	4618      	mov	r0, r3
 8000792:	f000 f9db 	bl	8000b4c <write_data>

	write_cmd(0x2e); // set cmd for reading
 8000796:	202e      	movs	r0, #46	; 0x2e
 8000798:	f000 f9c8 	bl	8000b2c <write_cmd>

	// the first read is invalid
	read_data();
 800079c:	f000 f9e6 	bl	8000b6c <read_data>
}
 80007a0:	bf00      	nop
 80007a2:	370c      	adds	r7, #12
 80007a4:	46bd      	mov	sp, r7
 80007a6:	bd90      	pop	{r4, r7, pc}

080007a8 <lcd_ILI_draw_rect>:

void lcd_ILI_draw_rect(uint16_t xStart, uint16_t yStart, uint16_t width, uint16_t height, uint16_t color)
{
 80007a8:	b590      	push	{r4, r7, lr}
 80007aa:	b085      	sub	sp, #20
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	4604      	mov	r4, r0
 80007b0:	4608      	mov	r0, r1
 80007b2:	4611      	mov	r1, r2
 80007b4:	461a      	mov	r2, r3
 80007b6:	4623      	mov	r3, r4
 80007b8:	80fb      	strh	r3, [r7, #6]
 80007ba:	4603      	mov	r3, r0
 80007bc:	80bb      	strh	r3, [r7, #4]
 80007be:	460b      	mov	r3, r1
 80007c0:	807b      	strh	r3, [r7, #2]
 80007c2:	4613      	mov	r3, r2
 80007c4:	803b      	strh	r3, [r7, #0]
	lcd_ILI_set_write_area(xStart, yStart, xStart + width - 1, yStart + height - 1);
 80007c6:	88fa      	ldrh	r2, [r7, #6]
 80007c8:	887b      	ldrh	r3, [r7, #2]
 80007ca:	4413      	add	r3, r2
 80007cc:	b29b      	uxth	r3, r3
 80007ce:	3b01      	subs	r3, #1
 80007d0:	b29c      	uxth	r4, r3
 80007d2:	88ba      	ldrh	r2, [r7, #4]
 80007d4:	883b      	ldrh	r3, [r7, #0]
 80007d6:	4413      	add	r3, r2
 80007d8:	b29b      	uxth	r3, r3
 80007da:	3b01      	subs	r3, #1
 80007dc:	b29b      	uxth	r3, r3
 80007de:	88b9      	ldrh	r1, [r7, #4]
 80007e0:	88f8      	ldrh	r0, [r7, #6]
 80007e2:	4622      	mov	r2, r4
 80007e4:	f7ff ff46 	bl	8000674 <lcd_ILI_set_write_area>
	for( uint16_t y = 0; y < height; y++ ){
 80007e8:	2300      	movs	r3, #0
 80007ea:	81fb      	strh	r3, [r7, #14]
 80007ec:	e00f      	b.n	800080e <lcd_ILI_draw_rect+0x66>
		for( uint16_t x = 0; x < width; x++ ){
 80007ee:	2300      	movs	r3, #0
 80007f0:	81bb      	strh	r3, [r7, #12]
 80007f2:	e005      	b.n	8000800 <lcd_ILI_draw_rect+0x58>
		//      write_data(color >> 8);
		//      write_data(color);
		  LCD_DATA = color;
 80007f4:	4a0a      	ldr	r2, [pc, #40]	; (8000820 <lcd_ILI_draw_rect+0x78>)
 80007f6:	8c3b      	ldrh	r3, [r7, #32]
 80007f8:	8013      	strh	r3, [r2, #0]
		for( uint16_t x = 0; x < width; x++ ){
 80007fa:	89bb      	ldrh	r3, [r7, #12]
 80007fc:	3301      	adds	r3, #1
 80007fe:	81bb      	strh	r3, [r7, #12]
 8000800:	89ba      	ldrh	r2, [r7, #12]
 8000802:	887b      	ldrh	r3, [r7, #2]
 8000804:	429a      	cmp	r2, r3
 8000806:	d3f5      	bcc.n	80007f4 <lcd_ILI_draw_rect+0x4c>
	for( uint16_t y = 0; y < height; y++ ){
 8000808:	89fb      	ldrh	r3, [r7, #14]
 800080a:	3301      	adds	r3, #1
 800080c:	81fb      	strh	r3, [r7, #14]
 800080e:	89fa      	ldrh	r2, [r7, #14]
 8000810:	883b      	ldrh	r3, [r7, #0]
 8000812:	429a      	cmp	r2, r3
 8000814:	d3eb      	bcc.n	80007ee <lcd_ILI_draw_rect+0x46>
		}
	}
}
 8000816:	bf00      	nop
 8000818:	bf00      	nop
 800081a:	3714      	adds	r7, #20
 800081c:	46bd      	mov	sp, r7
 800081e:	bd90      	pop	{r4, r7, pc}
 8000820:	60100000 	.word	0x60100000

08000824 <lcd_ILI_draw_char>:

/* string displaying */
void lcd_ILI_draw_char(uint16_t x, uint16_t y, char c, uint16_t color, uint16_t bg)
{
 8000824:	b590      	push	{r4, r7, lr}
 8000826:	b085      	sub	sp, #20
 8000828:	af00      	add	r7, sp, #0
 800082a:	4604      	mov	r4, r0
 800082c:	4608      	mov	r0, r1
 800082e:	4611      	mov	r1, r2
 8000830:	461a      	mov	r2, r3
 8000832:	4623      	mov	r3, r4
 8000834:	80fb      	strh	r3, [r7, #6]
 8000836:	4603      	mov	r3, r0
 8000838:	80bb      	strh	r3, [r7, #4]
 800083a:	460b      	mov	r3, r1
 800083c:	70fb      	strb	r3, [r7, #3]
 800083e:	4613      	mov	r3, r2
 8000840:	803b      	strh	r3, [r7, #0]
    if(c < 32 || c > 127) return; // only printable
 8000842:	78fb      	ldrb	r3, [r7, #3]
 8000844:	2b1f      	cmp	r3, #31
 8000846:	d94b      	bls.n	80008e0 <lcd_ILI_draw_char+0xbc>
 8000848:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800084c:	2b00      	cmp	r3, #0
 800084e:	db47      	blt.n	80008e0 <lcd_ILI_draw_char+0xbc>
    c -= 32; // index into font array
 8000850:	78fb      	ldrb	r3, [r7, #3]
 8000852:	3b20      	subs	r3, #32
 8000854:	70fb      	strb	r3, [r7, #3]

    for(uint8_t row = 0; row < 8; row++)
 8000856:	2300      	movs	r3, #0
 8000858:	73fb      	strb	r3, [r7, #15]
 800085a:	e03d      	b.n	80008d8 <lcd_ILI_draw_char+0xb4>
    {
    	unsigned char uc = (unsigned char)c;
 800085c:	78fb      	ldrb	r3, [r7, #3]
 800085e:	737b      	strb	r3, [r7, #13]
    	uint8_t bits = font8x8_basic[uc][row];
 8000860:	7b7a      	ldrb	r2, [r7, #13]
 8000862:	7bfb      	ldrb	r3, [r7, #15]
 8000864:	4920      	ldr	r1, [pc, #128]	; (80008e8 <lcd_ILI_draw_char+0xc4>)
 8000866:	00d2      	lsls	r2, r2, #3
 8000868:	440a      	add	r2, r1
 800086a:	4413      	add	r3, r2
 800086c:	781b      	ldrb	r3, [r3, #0]
 800086e:	733b      	strb	r3, [r7, #12]

        for(uint8_t col = 0; col < 8; col++)
 8000870:	2300      	movs	r3, #0
 8000872:	73bb      	strb	r3, [r7, #14]
 8000874:	e02a      	b.n	80008cc <lcd_ILI_draw_char+0xa8>
        {
            uint16_t pixel_color = (bits & (1 << (7 - col))) ? color : bg;
 8000876:	7b3a      	ldrb	r2, [r7, #12]
 8000878:	7bbb      	ldrb	r3, [r7, #14]
 800087a:	f1c3 0307 	rsb	r3, r3, #7
 800087e:	fa42 f303 	asr.w	r3, r2, r3
 8000882:	f003 0301 	and.w	r3, r3, #1
 8000886:	2b00      	cmp	r3, #0
 8000888:	d001      	beq.n	800088e <lcd_ILI_draw_char+0x6a>
 800088a:	883b      	ldrh	r3, [r7, #0]
 800088c:	e000      	b.n	8000890 <lcd_ILI_draw_char+0x6c>
 800088e:	8c3b      	ldrh	r3, [r7, #32]
 8000890:	817b      	strh	r3, [r7, #10]
            lcd_ILI_set_write_area(x + col, y + row, x + col, y + row);
 8000892:	7bbb      	ldrb	r3, [r7, #14]
 8000894:	b29a      	uxth	r2, r3
 8000896:	88fb      	ldrh	r3, [r7, #6]
 8000898:	4413      	add	r3, r2
 800089a:	b298      	uxth	r0, r3
 800089c:	7bfb      	ldrb	r3, [r7, #15]
 800089e:	b29a      	uxth	r2, r3
 80008a0:	88bb      	ldrh	r3, [r7, #4]
 80008a2:	4413      	add	r3, r2
 80008a4:	b299      	uxth	r1, r3
 80008a6:	7bbb      	ldrb	r3, [r7, #14]
 80008a8:	b29a      	uxth	r2, r3
 80008aa:	88fb      	ldrh	r3, [r7, #6]
 80008ac:	4413      	add	r3, r2
 80008ae:	b29c      	uxth	r4, r3
 80008b0:	7bfb      	ldrb	r3, [r7, #15]
 80008b2:	b29a      	uxth	r2, r3
 80008b4:	88bb      	ldrh	r3, [r7, #4]
 80008b6:	4413      	add	r3, r2
 80008b8:	b29b      	uxth	r3, r3
 80008ba:	4622      	mov	r2, r4
 80008bc:	f7ff feda 	bl	8000674 <lcd_ILI_set_write_area>
            LCD_DATA = pixel_color;
 80008c0:	4a0a      	ldr	r2, [pc, #40]	; (80008ec <lcd_ILI_draw_char+0xc8>)
 80008c2:	897b      	ldrh	r3, [r7, #10]
 80008c4:	8013      	strh	r3, [r2, #0]
        for(uint8_t col = 0; col < 8; col++)
 80008c6:	7bbb      	ldrb	r3, [r7, #14]
 80008c8:	3301      	adds	r3, #1
 80008ca:	73bb      	strb	r3, [r7, #14]
 80008cc:	7bbb      	ldrb	r3, [r7, #14]
 80008ce:	2b07      	cmp	r3, #7
 80008d0:	d9d1      	bls.n	8000876 <lcd_ILI_draw_char+0x52>
    for(uint8_t row = 0; row < 8; row++)
 80008d2:	7bfb      	ldrb	r3, [r7, #15]
 80008d4:	3301      	adds	r3, #1
 80008d6:	73fb      	strb	r3, [r7, #15]
 80008d8:	7bfb      	ldrb	r3, [r7, #15]
 80008da:	2b07      	cmp	r3, #7
 80008dc:	d9be      	bls.n	800085c <lcd_ILI_draw_char+0x38>
 80008de:	e000      	b.n	80008e2 <lcd_ILI_draw_char+0xbe>
    if(c < 32 || c > 127) return; // only printable
 80008e0:	bf00      	nop
        }
    }
}
 80008e2:	3714      	adds	r7, #20
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bd90      	pop	{r4, r7, pc}
 80008e8:	080085d4 	.word	0x080085d4
 80008ec:	60100000 	.word	0x60100000

080008f0 <lcd_ILI_draw_string>:

void lcd_ILI_draw_string(uint16_t x, uint16_t y, const char *str, uint16_t color, uint16_t bg)
{
 80008f0:	b590      	push	{r4, r7, lr}
 80008f2:	b089      	sub	sp, #36	; 0x24
 80008f4:	af02      	add	r7, sp, #8
 80008f6:	60ba      	str	r2, [r7, #8]
 80008f8:	461a      	mov	r2, r3
 80008fa:	4603      	mov	r3, r0
 80008fc:	81fb      	strh	r3, [r7, #14]
 80008fe:	460b      	mov	r3, r1
 8000900:	81bb      	strh	r3, [r7, #12]
 8000902:	4613      	mov	r3, r2
 8000904:	80fb      	strh	r3, [r7, #6]
    uint16_t cursor_x = x;
 8000906:	89fb      	ldrh	r3, [r7, #14]
 8000908:	82fb      	strh	r3, [r7, #22]
    uint16_t cursor_y = y;
 800090a:	89bb      	ldrh	r3, [r7, #12]
 800090c:	82bb      	strh	r3, [r7, #20]

    while(*str)
 800090e:	e019      	b.n	8000944 <lcd_ILI_draw_string+0x54>
    {
        if(*str == '\n')
 8000910:	68bb      	ldr	r3, [r7, #8]
 8000912:	781b      	ldrb	r3, [r3, #0]
 8000914:	2b0a      	cmp	r3, #10
 8000916:	d105      	bne.n	8000924 <lcd_ILI_draw_string+0x34>
        {
            cursor_x = x;
 8000918:	89fb      	ldrh	r3, [r7, #14]
 800091a:	82fb      	strh	r3, [r7, #22]
            cursor_y += 8; // next line
 800091c:	8abb      	ldrh	r3, [r7, #20]
 800091e:	3308      	adds	r3, #8
 8000920:	82bb      	strh	r3, [r7, #20]
 8000922:	e00c      	b.n	800093e <lcd_ILI_draw_string+0x4e>
        }
        else
        {
            lcd_ILI_draw_char(cursor_x, cursor_y, *str, color, bg);
 8000924:	68bb      	ldr	r3, [r7, #8]
 8000926:	781a      	ldrb	r2, [r3, #0]
 8000928:	88fc      	ldrh	r4, [r7, #6]
 800092a:	8ab9      	ldrh	r1, [r7, #20]
 800092c:	8af8      	ldrh	r0, [r7, #22]
 800092e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000930:	9300      	str	r3, [sp, #0]
 8000932:	4623      	mov	r3, r4
 8000934:	f7ff ff76 	bl	8000824 <lcd_ILI_draw_char>
            cursor_x += 8; // next character
 8000938:	8afb      	ldrh	r3, [r7, #22]
 800093a:	3308      	adds	r3, #8
 800093c:	82fb      	strh	r3, [r7, #22]
        }
        str++;
 800093e:	68bb      	ldr	r3, [r7, #8]
 8000940:	3301      	adds	r3, #1
 8000942:	60bb      	str	r3, [r7, #8]
    while(*str)
 8000944:	68bb      	ldr	r3, [r7, #8]
 8000946:	781b      	ldrb	r3, [r3, #0]
 8000948:	2b00      	cmp	r3, #0
 800094a:	d1e1      	bne.n	8000910 <lcd_ILI_draw_string+0x20>
    }
}
 800094c:	bf00      	nop
 800094e:	bf00      	nop
 8000950:	371c      	adds	r7, #28
 8000952:	46bd      	mov	sp, r7
 8000954:	bd90      	pop	{r4, r7, pc}
	...

08000958 <lcd_ILI_display_frame>:


/* frame display at the center of lcd */
void lcd_ILI_display_frame(uint16_t *buf, uint16_t buf_width, uint16_t buf_height)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b086      	sub	sp, #24
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
 8000960:	460b      	mov	r3, r1
 8000962:	807b      	strh	r3, [r7, #2]
 8000964:	4613      	mov	r3, r2
 8000966:	803b      	strh	r3, [r7, #0]
    // Center the frame on the LCD
    uint16_t xStart = (LCD_ILI_WIDTH - buf_width) / 2;
 8000968:	887b      	ldrh	r3, [r7, #2]
 800096a:	f1c3 03a0 	rsb	r3, r3, #160	; 0xa0
 800096e:	0fda      	lsrs	r2, r3, #31
 8000970:	4413      	add	r3, r2
 8000972:	105b      	asrs	r3, r3, #1
 8000974:	827b      	strh	r3, [r7, #18]
    uint16_t yStart = (LCD_ILI_HEIGHT - buf_height) / 2;
 8000976:	883b      	ldrh	r3, [r7, #0]
 8000978:	f1c3 0378 	rsb	r3, r3, #120	; 0x78
 800097c:	0fda      	lsrs	r2, r3, #31
 800097e:	4413      	add	r3, r2
 8000980:	105b      	asrs	r3, r3, #1
 8000982:	823b      	strh	r3, [r7, #16]
    uint16_t xEnd   = xStart + buf_width - 1;
 8000984:	8a7a      	ldrh	r2, [r7, #18]
 8000986:	887b      	ldrh	r3, [r7, #2]
 8000988:	4413      	add	r3, r2
 800098a:	b29b      	uxth	r3, r3
 800098c:	3b01      	subs	r3, #1
 800098e:	81fb      	strh	r3, [r7, #14]
    uint16_t yEnd   = yStart + buf_height - 1;
 8000990:	8a3a      	ldrh	r2, [r7, #16]
 8000992:	883b      	ldrh	r3, [r7, #0]
 8000994:	4413      	add	r3, r2
 8000996:	b29b      	uxth	r3, r3
 8000998:	3b01      	subs	r3, #1
 800099a:	81bb      	strh	r3, [r7, #12]

    // Set write window
    lcd_ILI_set_write_area(xStart, yStart, xEnd, yEnd);
 800099c:	89bb      	ldrh	r3, [r7, #12]
 800099e:	89fa      	ldrh	r2, [r7, #14]
 80009a0:	8a39      	ldrh	r1, [r7, #16]
 80009a2:	8a78      	ldrh	r0, [r7, #18]
 80009a4:	f7ff fe66 	bl	8000674 <lcd_ILI_set_write_area>

    // Copy the buffer to LCD GRAM
    for (uint32_t i = 0; i < buf_width * buf_height; i++)
 80009a8:	2300      	movs	r3, #0
 80009aa:	617b      	str	r3, [r7, #20]
 80009ac:	e009      	b.n	80009c2 <lcd_ILI_display_frame+0x6a>
    {
        LCD_DATA = buf[i];
 80009ae:	697b      	ldr	r3, [r7, #20]
 80009b0:	005b      	lsls	r3, r3, #1
 80009b2:	687a      	ldr	r2, [r7, #4]
 80009b4:	4413      	add	r3, r2
 80009b6:	4a09      	ldr	r2, [pc, #36]	; (80009dc <lcd_ILI_display_frame+0x84>)
 80009b8:	881b      	ldrh	r3, [r3, #0]
 80009ba:	8013      	strh	r3, [r2, #0]
    for (uint32_t i = 0; i < buf_width * buf_height; i++)
 80009bc:	697b      	ldr	r3, [r7, #20]
 80009be:	3301      	adds	r3, #1
 80009c0:	617b      	str	r3, [r7, #20]
 80009c2:	887b      	ldrh	r3, [r7, #2]
 80009c4:	883a      	ldrh	r2, [r7, #0]
 80009c6:	fb02 f303 	mul.w	r3, r2, r3
 80009ca:	461a      	mov	r2, r3
 80009cc:	697b      	ldr	r3, [r7, #20]
 80009ce:	4293      	cmp	r3, r2
 80009d0:	d3ed      	bcc.n	80009ae <lcd_ILI_display_frame+0x56>
    }
}
 80009d2:	bf00      	nop
 80009d4:	bf00      	nop
 80009d6:	3718      	adds	r7, #24
 80009d8:	46bd      	mov	sp, r7
 80009da:	bd80      	pop	{r7, pc}
 80009dc:	60100000 	.word	0x60100000

080009e0 <lcd_ILI_get_draw_addr>:


// fpga comm side
uint16_t* lcd_ILI_get_draw_addr()
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	af00      	add	r7, sp, #0
	lcd_ILI_set_write_area(0, 0, LCD_ILI_WIDTH - 1, LCD_ILI_HEIGHT - 1);
 80009e4:	2377      	movs	r3, #119	; 0x77
 80009e6:	229f      	movs	r2, #159	; 0x9f
 80009e8:	2100      	movs	r1, #0
 80009ea:	2000      	movs	r0, #0
 80009ec:	f7ff fe42 	bl	8000674 <lcd_ILI_set_write_area>
	return (uint16_t*)LCD_DATA_ADDR;
 80009f0:	4b01      	ldr	r3, [pc, #4]	; (80009f8 <lcd_ILI_get_draw_addr+0x18>)
}
 80009f2:	4618      	mov	r0, r3
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	bf00      	nop
 80009f8:	60100000 	.word	0x60100000

080009fc <lcd_ILI_get_subframe_RGB565>:

void lcd_ILI_get_subframe_RGB565(uint16_t *buf, uint16_t w, uint16_t h)
{
 80009fc:	b590      	push	{r4, r7, lr}
 80009fe:	b089      	sub	sp, #36	; 0x24
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
 8000a04:	460b      	mov	r3, r1
 8000a06:	807b      	strh	r3, [r7, #2]
 8000a08:	4613      	mov	r3, r2
 8000a0a:	803b      	strh	r3, [r7, #0]
    uint16_t x0 = (LCD_ILI_WIDTH  - w) / 2;
 8000a0c:	887b      	ldrh	r3, [r7, #2]
 8000a0e:	f1c3 03a0 	rsb	r3, r3, #160	; 0xa0
 8000a12:	0fda      	lsrs	r2, r3, #31
 8000a14:	4413      	add	r3, r2
 8000a16:	105b      	asrs	r3, r3, #1
 8000a18:	833b      	strh	r3, [r7, #24]
    uint16_t y0 = (LCD_ILI_HEIGHT - h) / 2;
 8000a1a:	883b      	ldrh	r3, [r7, #0]
 8000a1c:	f1c3 0378 	rsb	r3, r3, #120	; 0x78
 8000a20:	0fda      	lsrs	r2, r3, #31
 8000a22:	4413      	add	r3, r2
 8000a24:	105b      	asrs	r3, r3, #1
 8000a26:	82fb      	strh	r3, [r7, #22]

    uint32_t idx = 0;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	61fb      	str	r3, [r7, #28]

        lcd_ILI_set_read_area(
            x0, y0,
            x0 + w - 1,
 8000a2c:	8b3a      	ldrh	r2, [r7, #24]
 8000a2e:	887b      	ldrh	r3, [r7, #2]
 8000a30:	4413      	add	r3, r2
 8000a32:	b29b      	uxth	r3, r3
        lcd_ILI_set_read_area(
 8000a34:	3b01      	subs	r3, #1
 8000a36:	b29c      	uxth	r4, r3
			y0 + h - 1
 8000a38:	8afa      	ldrh	r2, [r7, #22]
 8000a3a:	883b      	ldrh	r3, [r7, #0]
 8000a3c:	4413      	add	r3, r2
 8000a3e:	b29b      	uxth	r3, r3
        lcd_ILI_set_read_area(
 8000a40:	3b01      	subs	r3, #1
 8000a42:	b29b      	uxth	r3, r3
 8000a44:	8af9      	ldrh	r1, [r7, #22]
 8000a46:	8b38      	ldrh	r0, [r7, #24]
 8000a48:	4622      	mov	r2, r4
 8000a4a:	f7ff fe5f 	bl	800070c <lcd_ILI_set_read_area>
        );


        for (uint16_t i = 0; i < w*h/2; i++)
 8000a4e:	2300      	movs	r3, #0
 8000a50:	837b      	strh	r3, [r7, #26]
 8000a52:	e05c      	b.n	8000b0e <lcd_ILI_get_subframe_RGB565+0x112>
        {
            /* RGB666 read (3 reads per pixel) */
            uint16_t d0 = read_data();
 8000a54:	f000 f88a 	bl	8000b6c <read_data>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	82bb      	strh	r3, [r7, #20]
            uint16_t d1 = read_data();
 8000a5c:	f000 f886 	bl	8000b6c <read_data>
 8000a60:	4603      	mov	r3, r0
 8000a62:	827b      	strh	r3, [r7, #18]
            uint16_t d2 = read_data();
 8000a64:	f000 f882 	bl	8000b6c <read_data>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	823b      	strh	r3, [r7, #16]

            uint8_t r1 = d0 >> 8;
 8000a6c:	8abb      	ldrh	r3, [r7, #20]
 8000a6e:	0a1b      	lsrs	r3, r3, #8
 8000a70:	b29b      	uxth	r3, r3
 8000a72:	73fb      	strb	r3, [r7, #15]
            uint8_t g1 = d0 & 0xFF;
 8000a74:	8abb      	ldrh	r3, [r7, #20]
 8000a76:	73bb      	strb	r3, [r7, #14]
            uint8_t b1 = d1 >> 8;
 8000a78:	8a7b      	ldrh	r3, [r7, #18]
 8000a7a:	0a1b      	lsrs	r3, r3, #8
 8000a7c:	b29b      	uxth	r3, r3
 8000a7e:	737b      	strb	r3, [r7, #13]

            uint8_t r2 = d1 & 0xFF;
 8000a80:	8a7b      	ldrh	r3, [r7, #18]
 8000a82:	733b      	strb	r3, [r7, #12]
            uint8_t g2 = d2 >> 8;
 8000a84:	8a3b      	ldrh	r3, [r7, #16]
 8000a86:	0a1b      	lsrs	r3, r3, #8
 8000a88:	b29b      	uxth	r3, r3
 8000a8a:	72fb      	strb	r3, [r7, #11]
            uint8_t b2 = d2 & 0xFF;
 8000a8c:	8a3b      	ldrh	r3, [r7, #16]
 8000a8e:	72bb      	strb	r3, [r7, #10]


            buf[idx++] =
                ((r1 & 0xF8) << 8) |
 8000a90:	7bfb      	ldrb	r3, [r7, #15]
 8000a92:	021b      	lsls	r3, r3, #8
 8000a94:	b21b      	sxth	r3, r3
 8000a96:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8000a9a:	f023 0307 	bic.w	r3, r3, #7
 8000a9e:	b21a      	sxth	r2, r3
                ((g1 & 0xFC) << 3) |
 8000aa0:	7bbb      	ldrb	r3, [r7, #14]
 8000aa2:	00db      	lsls	r3, r3, #3
 8000aa4:	b21b      	sxth	r3, r3
 8000aa6:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 8000aaa:	b21b      	sxth	r3, r3
                ((r1 & 0xF8) << 8) |
 8000aac:	4313      	orrs	r3, r2
 8000aae:	b21a      	sxth	r2, r3
                ((g1 & 0xFC) << 3) |
 8000ab0:	7b7b      	ldrb	r3, [r7, #13]
 8000ab2:	08db      	lsrs	r3, r3, #3
 8000ab4:	b2db      	uxtb	r3, r3
 8000ab6:	b21b      	sxth	r3, r3
 8000ab8:	4313      	orrs	r3, r2
 8000aba:	b219      	sxth	r1, r3
            buf[idx++] =
 8000abc:	69fb      	ldr	r3, [r7, #28]
 8000abe:	1c5a      	adds	r2, r3, #1
 8000ac0:	61fa      	str	r2, [r7, #28]
 8000ac2:	005b      	lsls	r3, r3, #1
 8000ac4:	687a      	ldr	r2, [r7, #4]
 8000ac6:	4413      	add	r3, r2
                ((g1 & 0xFC) << 3) |
 8000ac8:	b28a      	uxth	r2, r1
            buf[idx++] =
 8000aca:	801a      	strh	r2, [r3, #0]
                (b1 >> 3);

            buf[idx++] =
                ((r2 & 0xF8) << 8) |
 8000acc:	7b3b      	ldrb	r3, [r7, #12]
 8000ace:	021b      	lsls	r3, r3, #8
 8000ad0:	b21b      	sxth	r3, r3
 8000ad2:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8000ad6:	f023 0307 	bic.w	r3, r3, #7
 8000ada:	b21a      	sxth	r2, r3
                ((g2 & 0xFC) << 3) |
 8000adc:	7afb      	ldrb	r3, [r7, #11]
 8000ade:	00db      	lsls	r3, r3, #3
 8000ae0:	b21b      	sxth	r3, r3
 8000ae2:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 8000ae6:	b21b      	sxth	r3, r3
                ((r2 & 0xF8) << 8) |
 8000ae8:	4313      	orrs	r3, r2
 8000aea:	b21a      	sxth	r2, r3
                ((g2 & 0xFC) << 3) |
 8000aec:	7abb      	ldrb	r3, [r7, #10]
 8000aee:	08db      	lsrs	r3, r3, #3
 8000af0:	b2db      	uxtb	r3, r3
 8000af2:	b21b      	sxth	r3, r3
 8000af4:	4313      	orrs	r3, r2
 8000af6:	b219      	sxth	r1, r3
            buf[idx++] =
 8000af8:	69fb      	ldr	r3, [r7, #28]
 8000afa:	1c5a      	adds	r2, r3, #1
 8000afc:	61fa      	str	r2, [r7, #28]
 8000afe:	005b      	lsls	r3, r3, #1
 8000b00:	687a      	ldr	r2, [r7, #4]
 8000b02:	4413      	add	r3, r2
                ((g2 & 0xFC) << 3) |
 8000b04:	b28a      	uxth	r2, r1
            buf[idx++] =
 8000b06:	801a      	strh	r2, [r3, #0]
        for (uint16_t i = 0; i < w*h/2; i++)
 8000b08:	8b7b      	ldrh	r3, [r7, #26]
 8000b0a:	3301      	adds	r3, #1
 8000b0c:	837b      	strh	r3, [r7, #26]
 8000b0e:	8b7a      	ldrh	r2, [r7, #26]
 8000b10:	887b      	ldrh	r3, [r7, #2]
 8000b12:	8839      	ldrh	r1, [r7, #0]
 8000b14:	fb01 f303 	mul.w	r3, r1, r3
 8000b18:	0fd9      	lsrs	r1, r3, #31
 8000b1a:	440b      	add	r3, r1
 8000b1c:	105b      	asrs	r3, r3, #1
 8000b1e:	429a      	cmp	r2, r3
 8000b20:	db98      	blt.n	8000a54 <lcd_ILI_get_subframe_RGB565+0x58>
                (b2 >> 3);
        }
}
 8000b22:	bf00      	nop
 8000b24:	bf00      	nop
 8000b26:	3724      	adds	r7, #36	; 0x24
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bd90      	pop	{r4, r7, pc}

08000b2c <write_cmd>:
}


/*** Internal Function Defines ***/
inline static void write_cmd(uint16_t cmd)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	b083      	sub	sp, #12
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	4603      	mov	r3, r0
 8000b34:	80fb      	strh	r3, [r7, #6]
	LCD_CMD = cmd;
 8000b36:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8000b3a:	88fb      	ldrh	r3, [r7, #6]
 8000b3c:	8013      	strh	r3, [r2, #0]
}
 8000b3e:	bf00      	nop
 8000b40:	370c      	adds	r7, #12
 8000b42:	46bd      	mov	sp, r7
 8000b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b48:	4770      	bx	lr
	...

08000b4c <write_data>:

inline static void write_data(uint16_t data)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	b083      	sub	sp, #12
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	4603      	mov	r3, r0
 8000b54:	80fb      	strh	r3, [r7, #6]
	LCD_DATA = data;
 8000b56:	4a04      	ldr	r2, [pc, #16]	; (8000b68 <write_data+0x1c>)
 8000b58:	88fb      	ldrh	r3, [r7, #6]
 8000b5a:	8013      	strh	r3, [r2, #0]
}
 8000b5c:	bf00      	nop
 8000b5e:	370c      	adds	r7, #12
 8000b60:	46bd      	mov	sp, r7
 8000b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b66:	4770      	bx	lr
 8000b68:	60100000 	.word	0x60100000

08000b6c <read_data>:

inline static uint16_t read_data()
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	b083      	sub	sp, #12
 8000b70:	af00      	add	r7, sp, #0
	uint16_t data = LCD_DATA;
 8000b72:	4b05      	ldr	r3, [pc, #20]	; (8000b88 <read_data+0x1c>)
 8000b74:	881b      	ldrh	r3, [r3, #0]
 8000b76:	80fb      	strh	r3, [r7, #6]
	return data;
 8000b78:	88fb      	ldrh	r3, [r7, #6]
}
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	370c      	adds	r7, #12
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop
 8000b88:	60100000 	.word	0x60100000

08000b8c <ov7670_init>:
static void ov7670_write(uint8_t regAddr, uint8_t data);
static void ov7670_read(uint8_t regAddr, uint8_t *data);

/*** External Function Defines ***/
void ov7670_init(DCMI_HandleTypeDef *p_hdcmi, DMA_HandleTypeDef *p_hdma_dcmi, I2C_HandleTypeDef *p_hi2c)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b084      	sub	sp, #16
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	60f8      	str	r0, [r7, #12]
 8000b94:	60b9      	str	r1, [r7, #8]
 8000b96:	607a      	str	r2, [r7, #4]
	sp_hdcmi     = p_hdcmi;
 8000b98:	4a14      	ldr	r2, [pc, #80]	; (8000bec <ov7670_init+0x60>)
 8000b9a:	68fb      	ldr	r3, [r7, #12]
 8000b9c:	6013      	str	r3, [r2, #0]
	sp_hdma_dcmi = p_hdma_dcmi;
 8000b9e:	4a14      	ldr	r2, [pc, #80]	; (8000bf0 <ov7670_init+0x64>)
 8000ba0:	68bb      	ldr	r3, [r7, #8]
 8000ba2:	6013      	str	r3, [r2, #0]
	sp_hi2c      = p_hi2c;
 8000ba4:	4a13      	ldr	r2, [pc, #76]	; (8000bf4 <ov7670_init+0x68>)
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	6013      	str	r3, [r2, #0]
	s_destAddressForContiuousMode = 0;
 8000baa:	4b13      	ldr	r3, [pc, #76]	; (8000bf8 <ov7670_init+0x6c>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	601a      	str	r2, [r3, #0]

	HAL_GPIO_WritePin(CAMERA_RESET_GPIO_Port, CAMERA_RESET_Pin, GPIO_PIN_RESET);  // Hold reset
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000bb6:	4811      	ldr	r0, [pc, #68]	; (8000bfc <ov7670_init+0x70>)
 8000bb8:	f003 fd98 	bl	80046ec <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000bbc:	200a      	movs	r0, #10
 8000bbe:	f001 fa79 	bl	80020b4 <HAL_Delay>
	HAL_GPIO_WritePin(CAMERA_RESET_GPIO_Port, CAMERA_RESET_Pin, GPIO_PIN_SET);    // Release
 8000bc2:	2201      	movs	r2, #1
 8000bc4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000bc8:	480c      	ldr	r0, [pc, #48]	; (8000bfc <ov7670_init+0x70>)
 8000bca:	f003 fd8f 	bl	80046ec <HAL_GPIO_WritePin>
	HAL_Delay(100);  // wait
 8000bce:	2064      	movs	r0, #100	; 0x64
 8000bd0:	f001 fa70 	bl	80020b4 <HAL_Delay>


	ov7670_write(0x12, 0x80);  // RESET
 8000bd4:	2180      	movs	r1, #128	; 0x80
 8000bd6:	2012      	movs	r0, #18
 8000bd8:	f000 f8a8 	bl	8000d2c <ov7670_write>
	HAL_Delay(30);
 8000bdc:	201e      	movs	r0, #30
 8000bde:	f001 fa69 	bl	80020b4 <HAL_Delay>

}
 8000be2:	bf00      	nop
 8000be4:	3710      	adds	r7, #16
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	2000004c 	.word	0x2000004c
 8000bf0:	20000050 	.word	0x20000050
 8000bf4:	20000054 	.word	0x20000054
 8000bf8:	20000058 	.word	0x20000058
 8000bfc:	40020c00 	.word	0x40020c00

08000c00 <ov7670_config>:

void ov7670_config()
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b082      	sub	sp, #8
 8000c04:	af00      	add	r7, sp, #0
	ov7670_stopCap();
 8000c06:	f000 f853 	bl	8000cb0 <ov7670_stopCap>
	HAL_Delay(200);
 8000c0a:	20c8      	movs	r0, #200	; 0xc8
 8000c0c:	f001 fa52 	bl	80020b4 <HAL_Delay>
	for(int i = 0; OV7670_reg[i][0] != REG_EXIT; i++)
 8000c10:	2300      	movs	r3, #0
 8000c12:	607b      	str	r3, [r7, #4]
 8000c14:	e012      	b.n	8000c3c <ov7670_config+0x3c>
	{
		ov7670_write(OV7670_reg[i][0], OV7670_reg[i][1]);
 8000c16:	4a0f      	ldr	r2, [pc, #60]	; (8000c54 <ov7670_config+0x54>)
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
 8000c1e:	490d      	ldr	r1, [pc, #52]	; (8000c54 <ov7670_config+0x54>)
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	005b      	lsls	r3, r3, #1
 8000c24:	440b      	add	r3, r1
 8000c26:	785b      	ldrb	r3, [r3, #1]
 8000c28:	4619      	mov	r1, r3
 8000c2a:	4610      	mov	r0, r2
 8000c2c:	f000 f87e 	bl	8000d2c <ov7670_write>
		HAL_Delay(1);
 8000c30:	2001      	movs	r0, #1
 8000c32:	f001 fa3f 	bl	80020b4 <HAL_Delay>
	for(int i = 0; OV7670_reg[i][0] != REG_EXIT; i++)
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	3301      	adds	r3, #1
 8000c3a:	607b      	str	r3, [r7, #4]
 8000c3c:	4a05      	ldr	r2, [pc, #20]	; (8000c54 <ov7670_config+0x54>)
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8000c44:	2bff      	cmp	r3, #255	; 0xff
 8000c46:	d1e6      	bne.n	8000c16 <ov7670_config+0x16>
	}
}
 8000c48:	bf00      	nop
 8000c4a:	bf00      	nop
 8000c4c:	3708      	adds	r7, #8
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	080088d4 	.word	0x080088d4

08000c58 <ov7670_startCap>:

void ov7670_startCap(uint32_t capMode, uint32_t destAddress)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b082      	sub	sp, #8
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
 8000c60:	6039      	str	r1, [r7, #0]
	ov7670_stopCap();
 8000c62:	f000 f825 	bl	8000cb0 <ov7670_stopCap>
	if (capMode == OV7670_CAP_CONTINUOUS) {
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d10b      	bne.n	8000c84 <ov7670_startCap+0x2c>
		/* note: continuous mode automatically invokes DCMI, but DMA needs to be invoked manually */
		s_destAddressForContiuousMode = (uint32_t)destAddress;
 8000c6c:	4a0e      	ldr	r2, [pc, #56]	; (8000ca8 <ov7670_startCap+0x50>)
 8000c6e:	683b      	ldr	r3, [r7, #0]
 8000c70:	6013      	str	r3, [r2, #0]
		HAL_DCMI_Start_DMA(sp_hdcmi,DCMI_MODE_CONTINUOUS,  destAddress, OV7670_WIDTH * OV7670_HEIGHT / 2);
 8000c72:	4b0e      	ldr	r3, [pc, #56]	; (8000cac <ov7670_startCap+0x54>)
 8000c74:	6818      	ldr	r0, [r3, #0]
 8000c76:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8000c7a:	683a      	ldr	r2, [r7, #0]
 8000c7c:	2100      	movs	r1, #0
 8000c7e:	f001 fb4f 	bl	8002320 <HAL_DCMI_Start_DMA>
	else if (capMode == OV7670_CAP_SINGLE_FRAME) {
		s_destAddressForContiuousMode = 0;
		HAL_DCMI_Start_DMA(sp_hdcmi, DCMI_MODE_SNAPSHOT, destAddress, OV7670_WIDTH * OV7670_HEIGHT / 2);
	}

}
 8000c82:	e00d      	b.n	8000ca0 <ov7670_startCap+0x48>
	else if (capMode == OV7670_CAP_SINGLE_FRAME) {
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	2b01      	cmp	r3, #1
 8000c88:	d10a      	bne.n	8000ca0 <ov7670_startCap+0x48>
		s_destAddressForContiuousMode = 0;
 8000c8a:	4b07      	ldr	r3, [pc, #28]	; (8000ca8 <ov7670_startCap+0x50>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	601a      	str	r2, [r3, #0]
		HAL_DCMI_Start_DMA(sp_hdcmi, DCMI_MODE_SNAPSHOT, destAddress, OV7670_WIDTH * OV7670_HEIGHT / 2);
 8000c90:	4b06      	ldr	r3, [pc, #24]	; (8000cac <ov7670_startCap+0x54>)
 8000c92:	6818      	ldr	r0, [r3, #0]
 8000c94:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8000c98:	683a      	ldr	r2, [r7, #0]
 8000c9a:	2102      	movs	r1, #2
 8000c9c:	f001 fb40 	bl	8002320 <HAL_DCMI_Start_DMA>
}
 8000ca0:	bf00      	nop
 8000ca2:	3708      	adds	r7, #8
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bd80      	pop	{r7, pc}
 8000ca8:	20000058 	.word	0x20000058
 8000cac:	2000004c 	.word	0x2000004c

08000cb0 <ov7670_stopCap>:

void ov7670_stopCap()
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	af00      	add	r7, sp, #0
	HAL_DCMI_Stop(sp_hdcmi);
 8000cb4:	4b03      	ldr	r3, [pc, #12]	; (8000cc4 <ov7670_stopCap+0x14>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	4618      	mov	r0, r3
 8000cba:	f001 fbd1 	bl	8002460 <HAL_DCMI_Stop>
	//  HAL_Delay(30);
}
 8000cbe:	bf00      	nop
 8000cc0:	bd80      	pop	{r7, pc}
 8000cc2:	bf00      	nop
 8000cc4:	2000004c 	.word	0x2000004c

08000cc8 <HAL_DCMI_FrameEventCallback>:

void HAL_DCMI_FrameEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b082      	sub	sp, #8
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
	frame_captured = 1;
 8000cd0:	4b12      	ldr	r3, [pc, #72]	; (8000d1c <HAL_DCMI_FrameEventCallback+0x54>)
 8000cd2:	2201      	movs	r2, #1
 8000cd4:	601a      	str	r2, [r3, #0]

	lcd_ILI_set_write_area(0, 0, LCD_ILI_WIDTH - 1, LCD_ILI_HEIGHT - 1); // set the address of lcd back to starting address
 8000cd6:	2377      	movs	r3, #119	; 0x77
 8000cd8:	229f      	movs	r2, #159	; 0x9f
 8000cda:	2100      	movs	r1, #0
 8000cdc:	2000      	movs	r0, #0
 8000cde:	f7ff fcc9 	bl	8000674 <lcd_ILI_set_write_area>

	if(s_destAddressForContiuousMode != 0) {
 8000ce2:	4b0f      	ldr	r3, [pc, #60]	; (8000d20 <HAL_DCMI_FrameEventCallback+0x58>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d00b      	beq.n	8000d02 <HAL_DCMI_FrameEventCallback+0x3a>
	HAL_DMA_Start_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, s_destAddressForContiuousMode, OV7670_WIDTH * OV7670_HEIGHT/2);
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	3328      	adds	r3, #40	; 0x28
 8000cf4:	4619      	mov	r1, r3
 8000cf6:	4b0a      	ldr	r3, [pc, #40]	; (8000d20 <HAL_DCMI_FrameEventCallback+0x58>)
 8000cf8:	681a      	ldr	r2, [r3, #0]
 8000cfa:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8000cfe:	f001 fe6f 	bl	80029e0 <HAL_DMA_Start_IT>
	}
	s_currentV++;
 8000d02:	4b08      	ldr	r3, [pc, #32]	; (8000d24 <HAL_DCMI_FrameEventCallback+0x5c>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	3301      	adds	r3, #1
 8000d08:	4a06      	ldr	r2, [pc, #24]	; (8000d24 <HAL_DCMI_FrameEventCallback+0x5c>)
 8000d0a:	6013      	str	r3, [r2, #0]
	s_currentH = 0;
 8000d0c:	4b06      	ldr	r3, [pc, #24]	; (8000d28 <HAL_DCMI_FrameEventCallback+0x60>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	601a      	str	r2, [r3, #0]
}
 8000d12:	bf00      	nop
 8000d14:	3708      	adds	r7, #8
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	20000068 	.word	0x20000068
 8000d20:	20000058 	.word	0x20000058
 8000d24:	20000060 	.word	0x20000060
 8000d28:	2000005c 	.word	0x2000005c

08000d2c <ov7670_write>:
    if(row == 240) row = 0;
}
*/
/* internal functions */
static void ov7670_write(uint8_t reg, uint8_t val)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b086      	sub	sp, #24
 8000d30:	af02      	add	r7, sp, #8
 8000d32:	4603      	mov	r3, r0
 8000d34:	460a      	mov	r2, r1
 8000d36:	71fb      	strb	r3, [r7, #7]
 8000d38:	4613      	mov	r3, r2
 8000d3a:	71bb      	strb	r3, [r7, #6]
    uint8_t buffer[2] = {reg, val};
 8000d3c:	79fb      	ldrb	r3, [r7, #7]
 8000d3e:	733b      	strb	r3, [r7, #12]
 8000d40:	79bb      	ldrb	r3, [r7, #6]
 8000d42:	737b      	strb	r3, [r7, #13]
    HAL_StatusTypeDef status;

    status = HAL_I2C_Master_Transmit(sp_hi2c, SLAVE_ADDR, buffer, 2, 100);
 8000d44:	4b0a      	ldr	r3, [pc, #40]	; (8000d70 <ov7670_write+0x44>)
 8000d46:	6818      	ldr	r0, [r3, #0]
 8000d48:	f107 020c 	add.w	r2, r7, #12
 8000d4c:	2364      	movs	r3, #100	; 0x64
 8000d4e:	9300      	str	r3, [sp, #0]
 8000d50:	2302      	movs	r3, #2
 8000d52:	2142      	movs	r1, #66	; 0x42
 8000d54:	f003 fe28 	bl	80049a8 <HAL_I2C_Master_Transmit>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	73fb      	strb	r3, [r7, #15]

    // SCCB needs ACK after reg, before data
    if(status == HAL_OK) HAL_Delay(1);  // Critical timing
 8000d5c:	7bfb      	ldrb	r3, [r7, #15]
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d102      	bne.n	8000d68 <ov7670_write+0x3c>
 8000d62:	2001      	movs	r0, #1
 8000d64:	f001 f9a6 	bl	80020b4 <HAL_Delay>

}
 8000d68:	bf00      	nop
 8000d6a:	3710      	adds	r7, #16
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	20000054 	.word	0x20000054

08000d74 <HAL_TIM_IC_CaptureCallback>:
	{GPIOA, GPIO_PIN_1,  &htim8, TIM_CHANNEL_1}
};

// ======================= CALLBACK ===========================
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b086      	sub	sp, #24
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
    // 1) Map htim->Channel (HAL_TIM_ACTIVE_CHANNEL_x)  TIM_CHANNEL_x
    uint32_t active_channel = 0;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	617b      	str	r3, [r7, #20]

    switch(htim->Channel)
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	7f1b      	ldrb	r3, [r3, #28]
 8000d84:	3b01      	subs	r3, #1
 8000d86:	2b07      	cmp	r3, #7
 8000d88:	f200 817a 	bhi.w	8001080 <HAL_TIM_IC_CaptureCallback+0x30c>
 8000d8c:	a201      	add	r2, pc, #4	; (adr r2, 8000d94 <HAL_TIM_IC_CaptureCallback+0x20>)
 8000d8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d92:	bf00      	nop
 8000d94:	08000db5 	.word	0x08000db5
 8000d98:	08000dbb 	.word	0x08000dbb
 8000d9c:	08001081 	.word	0x08001081
 8000da0:	08000dc1 	.word	0x08000dc1
 8000da4:	08001081 	.word	0x08001081
 8000da8:	08001081 	.word	0x08001081
 8000dac:	08001081 	.word	0x08001081
 8000db0:	08000dc7 	.word	0x08000dc7
    {
        case HAL_TIM_ACTIVE_CHANNEL_1: active_channel = TIM_CHANNEL_1; break;
 8000db4:	2300      	movs	r3, #0
 8000db6:	617b      	str	r3, [r7, #20]
 8000db8:	e008      	b.n	8000dcc <HAL_TIM_IC_CaptureCallback+0x58>
        case HAL_TIM_ACTIVE_CHANNEL_2: active_channel = TIM_CHANNEL_2; break;
 8000dba:	2304      	movs	r3, #4
 8000dbc:	617b      	str	r3, [r7, #20]
 8000dbe:	e005      	b.n	8000dcc <HAL_TIM_IC_CaptureCallback+0x58>
        case HAL_TIM_ACTIVE_CHANNEL_3: active_channel = TIM_CHANNEL_3; break;
 8000dc0:	2308      	movs	r3, #8
 8000dc2:	617b      	str	r3, [r7, #20]
 8000dc4:	e002      	b.n	8000dcc <HAL_TIM_IC_CaptureCallback+0x58>
        case HAL_TIM_ACTIVE_CHANNEL_4: active_channel = TIM_CHANNEL_4; break;
 8000dc6:	230c      	movs	r3, #12
 8000dc8:	617b      	str	r3, [r7, #20]
 8000dca:	bf00      	nop
        default: return;    // Khng khp th thot
    }

    // 2) Tm sensor tng ng
    for(int i = 0; i < 1; i++)
 8000dcc:	2300      	movs	r3, #0
 8000dce:	613b      	str	r3, [r7, #16]
 8000dd0:	e151      	b.n	8001076 <HAL_TIM_IC_CaptureCallback+0x302>
    {
        Sensor_t *s = &sensors[i];
 8000dd2:	693a      	ldr	r2, [r7, #16]
 8000dd4:	4613      	mov	r3, r2
 8000dd6:	00db      	lsls	r3, r3, #3
 8000dd8:	4413      	add	r3, r2
 8000dda:	009b      	lsls	r3, r3, #2
 8000ddc:	4a99      	ldr	r2, [pc, #612]	; (8001044 <HAL_TIM_IC_CaptureCallback+0x2d0>)
 8000dde:	4413      	add	r3, r2
 8000de0:	60bb      	str	r3, [r7, #8]

        // so snh timer v channel
        if(htim == s->htim && active_channel == s->TIM_Channel)
 8000de2:	68bb      	ldr	r3, [r7, #8]
 8000de4:	689b      	ldr	r3, [r3, #8]
 8000de6:	687a      	ldr	r2, [r7, #4]
 8000de8:	429a      	cmp	r2, r3
 8000dea:	f040 8141 	bne.w	8001070 <HAL_TIM_IC_CaptureCallback+0x2fc>
 8000dee:	68bb      	ldr	r3, [r7, #8]
 8000df0:	68db      	ldr	r3, [r3, #12]
 8000df2:	697a      	ldr	r2, [r7, #20]
 8000df4:	429a      	cmp	r2, r3
 8000df6:	f040 813b 	bne.w	8001070 <HAL_TIM_IC_CaptureCallback+0x2fc>
        {
            if(s->Is_First_Captured == 0)
 8000dfa:	68bb      	ldr	r3, [r7, #8]
 8000dfc:	7f1b      	ldrb	r3, [r3, #28]
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d16a      	bne.n	8000ed8 <HAL_TIM_IC_CaptureCallback+0x164>
            {
                s->IC_Value1 = HAL_TIM_ReadCapturedValue(htim, s->TIM_Channel);
 8000e02:	68bb      	ldr	r3, [r7, #8]
 8000e04:	68db      	ldr	r3, [r3, #12]
 8000e06:	4619      	mov	r1, r3
 8000e08:	6878      	ldr	r0, [r7, #4]
 8000e0a:	f006 ff55 	bl	8007cb8 <HAL_TIM_ReadCapturedValue>
 8000e0e:	4602      	mov	r2, r0
 8000e10:	68bb      	ldr	r3, [r7, #8]
 8000e12:	611a      	str	r2, [r3, #16]
                s->Is_First_Captured = 1;
 8000e14:	68bb      	ldr	r3, [r7, #8]
 8000e16:	2201      	movs	r2, #1
 8000e18:	771a      	strb	r2, [r3, #28]

                // i sang bt FALLING
                __HAL_TIM_SET_CAPTUREPOLARITY(htim, s->TIM_Channel, TIM_INPUTCHANNELPOLARITY_FALLING);
 8000e1a:	68bb      	ldr	r3, [r7, #8]
 8000e1c:	68db      	ldr	r3, [r3, #12]
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d108      	bne.n	8000e34 <HAL_TIM_IC_CaptureCallback+0xc0>
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	6a1a      	ldr	r2, [r3, #32]
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	f022 020a 	bic.w	r2, r2, #10
 8000e30:	621a      	str	r2, [r3, #32]
 8000e32:	e021      	b.n	8000e78 <HAL_TIM_IC_CaptureCallback+0x104>
 8000e34:	68bb      	ldr	r3, [r7, #8]
 8000e36:	68db      	ldr	r3, [r3, #12]
 8000e38:	2b04      	cmp	r3, #4
 8000e3a:	d108      	bne.n	8000e4e <HAL_TIM_IC_CaptureCallback+0xda>
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	6a1b      	ldr	r3, [r3, #32]
 8000e42:	687a      	ldr	r2, [r7, #4]
 8000e44:	6812      	ldr	r2, [r2, #0]
 8000e46:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8000e4a:	6213      	str	r3, [r2, #32]
 8000e4c:	e014      	b.n	8000e78 <HAL_TIM_IC_CaptureCallback+0x104>
 8000e4e:	68bb      	ldr	r3, [r7, #8]
 8000e50:	68db      	ldr	r3, [r3, #12]
 8000e52:	2b08      	cmp	r3, #8
 8000e54:	d108      	bne.n	8000e68 <HAL_TIM_IC_CaptureCallback+0xf4>
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	6a1b      	ldr	r3, [r3, #32]
 8000e5c:	687a      	ldr	r2, [r7, #4]
 8000e5e:	6812      	ldr	r2, [r2, #0]
 8000e60:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8000e64:	6213      	str	r3, [r2, #32]
 8000e66:	e007      	b.n	8000e78 <HAL_TIM_IC_CaptureCallback+0x104>
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	6a1b      	ldr	r3, [r3, #32]
 8000e6e:	687a      	ldr	r2, [r7, #4]
 8000e70:	6812      	ldr	r2, [r2, #0]
 8000e72:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8000e76:	6213      	str	r3, [r2, #32]
 8000e78:	68bb      	ldr	r3, [r7, #8]
 8000e7a:	68db      	ldr	r3, [r3, #12]
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d108      	bne.n	8000e92 <HAL_TIM_IC_CaptureCallback+0x11e>
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	6a1a      	ldr	r2, [r3, #32]
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	f042 0202 	orr.w	r2, r2, #2
 8000e8e:	621a      	str	r2, [r3, #32]
 8000e90:	e0ee      	b.n	8001070 <HAL_TIM_IC_CaptureCallback+0x2fc>
 8000e92:	68bb      	ldr	r3, [r7, #8]
 8000e94:	68db      	ldr	r3, [r3, #12]
 8000e96:	2b04      	cmp	r3, #4
 8000e98:	d108      	bne.n	8000eac <HAL_TIM_IC_CaptureCallback+0x138>
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	6a1b      	ldr	r3, [r3, #32]
 8000ea0:	687a      	ldr	r2, [r7, #4]
 8000ea2:	6812      	ldr	r2, [r2, #0]
 8000ea4:	f043 0320 	orr.w	r3, r3, #32
 8000ea8:	6213      	str	r3, [r2, #32]
 8000eaa:	e0e1      	b.n	8001070 <HAL_TIM_IC_CaptureCallback+0x2fc>
 8000eac:	68bb      	ldr	r3, [r7, #8]
 8000eae:	68db      	ldr	r3, [r3, #12]
 8000eb0:	2b08      	cmp	r3, #8
 8000eb2:	d108      	bne.n	8000ec6 <HAL_TIM_IC_CaptureCallback+0x152>
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	6a1b      	ldr	r3, [r3, #32]
 8000eba:	687a      	ldr	r2, [r7, #4]
 8000ebc:	6812      	ldr	r2, [r2, #0]
 8000ebe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ec2:	6213      	str	r3, [r2, #32]
 8000ec4:	e0d4      	b.n	8001070 <HAL_TIM_IC_CaptureCallback+0x2fc>
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	6a1b      	ldr	r3, [r3, #32]
 8000ecc:	687a      	ldr	r2, [r7, #4]
 8000ece:	6812      	ldr	r2, [r2, #0]
 8000ed0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000ed4:	6213      	str	r3, [r2, #32]
 8000ed6:	e0cb      	b.n	8001070 <HAL_TIM_IC_CaptureCallback+0x2fc>
            }
            else
            {
                s->IC_Value2 = HAL_TIM_ReadCapturedValue(htim, s->TIM_Channel);
 8000ed8:	68bb      	ldr	r3, [r7, #8]
 8000eda:	68db      	ldr	r3, [r3, #12]
 8000edc:	4619      	mov	r1, r3
 8000ede:	6878      	ldr	r0, [r7, #4]
 8000ee0:	f006 feea 	bl	8007cb8 <HAL_TIM_ReadCapturedValue>
 8000ee4:	4602      	mov	r2, r0
 8000ee6:	68bb      	ldr	r3, [r7, #8]
 8000ee8:	615a      	str	r2, [r3, #20]
                __HAL_TIM_SET_COUNTER(htim, 0);
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	2200      	movs	r2, #0
 8000ef0:	625a      	str	r2, [r3, #36]	; 0x24

                if(s->IC_Value2 >= s->IC_Value1)
 8000ef2:	68bb      	ldr	r3, [r7, #8]
 8000ef4:	695a      	ldr	r2, [r3, #20]
 8000ef6:	68bb      	ldr	r3, [r7, #8]
 8000ef8:	691b      	ldr	r3, [r3, #16]
 8000efa:	429a      	cmp	r2, r3
 8000efc:	d307      	bcc.n	8000f0e <HAL_TIM_IC_CaptureCallback+0x19a>
                    s->Difference = s->IC_Value2 - s->IC_Value1;
 8000efe:	68bb      	ldr	r3, [r7, #8]
 8000f00:	695a      	ldr	r2, [r3, #20]
 8000f02:	68bb      	ldr	r3, [r7, #8]
 8000f04:	691b      	ldr	r3, [r3, #16]
 8000f06:	1ad2      	subs	r2, r2, r3
 8000f08:	68bb      	ldr	r3, [r7, #8]
 8000f0a:	619a      	str	r2, [r3, #24]
 8000f0c:	e009      	b.n	8000f22 <HAL_TIM_IC_CaptureCallback+0x1ae>
                else
                    s->Difference = (0xFFFF - s->IC_Value1) + s->IC_Value2;
 8000f0e:	68bb      	ldr	r3, [r7, #8]
 8000f10:	695a      	ldr	r2, [r3, #20]
 8000f12:	68bb      	ldr	r3, [r7, #8]
 8000f14:	691b      	ldr	r3, [r3, #16]
 8000f16:	1ad3      	subs	r3, r2, r3
 8000f18:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8000f1c:	33ff      	adds	r3, #255	; 0xff
 8000f1e:	68ba      	ldr	r2, [r7, #8]
 8000f20:	6193      	str	r3, [r2, #24]

                s->Distance = s->Difference * 0.034f / 2.0f;
 8000f22:	68bb      	ldr	r3, [r7, #8]
 8000f24:	699b      	ldr	r3, [r3, #24]
 8000f26:	ee07 3a90 	vmov	s15, r3
 8000f2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f2e:	ed9f 7a46 	vldr	s14, [pc, #280]	; 8001048 <HAL_TIM_IC_CaptureCallback+0x2d4>
 8000f32:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000f36:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8000f3a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f3e:	68bb      	ldr	r3, [r7, #8]
 8000f40:	edc3 7a08 	vstr	s15, [r3, #32]
                s->Is_First_Captured = 0;
 8000f44:	68bb      	ldr	r3, [r7, #8]
 8000f46:	2200      	movs	r2, #0
 8000f48:	771a      	strb	r2, [r3, #28]

                // Reset polarity v RISING  chun b cho ln o mi
                __HAL_TIM_SET_CAPTUREPOLARITY(htim, s->TIM_Channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8000f4a:	68bb      	ldr	r3, [r7, #8]
 8000f4c:	68db      	ldr	r3, [r3, #12]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d108      	bne.n	8000f64 <HAL_TIM_IC_CaptureCallback+0x1f0>
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	6a1a      	ldr	r2, [r3, #32]
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	f022 020a 	bic.w	r2, r2, #10
 8000f60:	621a      	str	r2, [r3, #32]
 8000f62:	e021      	b.n	8000fa8 <HAL_TIM_IC_CaptureCallback+0x234>
 8000f64:	68bb      	ldr	r3, [r7, #8]
 8000f66:	68db      	ldr	r3, [r3, #12]
 8000f68:	2b04      	cmp	r3, #4
 8000f6a:	d108      	bne.n	8000f7e <HAL_TIM_IC_CaptureCallback+0x20a>
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	6a1b      	ldr	r3, [r3, #32]
 8000f72:	687a      	ldr	r2, [r7, #4]
 8000f74:	6812      	ldr	r2, [r2, #0]
 8000f76:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8000f7a:	6213      	str	r3, [r2, #32]
 8000f7c:	e014      	b.n	8000fa8 <HAL_TIM_IC_CaptureCallback+0x234>
 8000f7e:	68bb      	ldr	r3, [r7, #8]
 8000f80:	68db      	ldr	r3, [r3, #12]
 8000f82:	2b08      	cmp	r3, #8
 8000f84:	d108      	bne.n	8000f98 <HAL_TIM_IC_CaptureCallback+0x224>
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	6a1b      	ldr	r3, [r3, #32]
 8000f8c:	687a      	ldr	r2, [r7, #4]
 8000f8e:	6812      	ldr	r2, [r2, #0]
 8000f90:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8000f94:	6213      	str	r3, [r2, #32]
 8000f96:	e007      	b.n	8000fa8 <HAL_TIM_IC_CaptureCallback+0x234>
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	6a1b      	ldr	r3, [r3, #32]
 8000f9e:	687a      	ldr	r2, [r7, #4]
 8000fa0:	6812      	ldr	r2, [r2, #0]
 8000fa2:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8000fa6:	6213      	str	r3, [r2, #32]
 8000fa8:	68bb      	ldr	r3, [r7, #8]
 8000faa:	68db      	ldr	r3, [r3, #12]
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d106      	bne.n	8000fbe <HAL_TIM_IC_CaptureCallback+0x24a>
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	681a      	ldr	r2, [r3, #0]
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	6a12      	ldr	r2, [r2, #32]
 8000fba:	621a      	str	r2, [r3, #32]
 8000fbc:	e01b      	b.n	8000ff6 <HAL_TIM_IC_CaptureCallback+0x282>
 8000fbe:	68bb      	ldr	r3, [r7, #8]
 8000fc0:	68db      	ldr	r3, [r3, #12]
 8000fc2:	2b04      	cmp	r3, #4
 8000fc4:	d106      	bne.n	8000fd4 <HAL_TIM_IC_CaptureCallback+0x260>
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	687a      	ldr	r2, [r7, #4]
 8000fcc:	6812      	ldr	r2, [r2, #0]
 8000fce:	6a1b      	ldr	r3, [r3, #32]
 8000fd0:	6213      	str	r3, [r2, #32]
 8000fd2:	e010      	b.n	8000ff6 <HAL_TIM_IC_CaptureCallback+0x282>
 8000fd4:	68bb      	ldr	r3, [r7, #8]
 8000fd6:	68db      	ldr	r3, [r3, #12]
 8000fd8:	2b08      	cmp	r3, #8
 8000fda:	d106      	bne.n	8000fea <HAL_TIM_IC_CaptureCallback+0x276>
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	687a      	ldr	r2, [r7, #4]
 8000fe2:	6812      	ldr	r2, [r2, #0]
 8000fe4:	6a1b      	ldr	r3, [r3, #32]
 8000fe6:	6213      	str	r3, [r2, #32]
 8000fe8:	e005      	b.n	8000ff6 <HAL_TIM_IC_CaptureCallback+0x282>
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	687a      	ldr	r2, [r7, #4]
 8000ff0:	6812      	ldr	r2, [r2, #0]
 8000ff2:	6a1b      	ldr	r3, [r3, #32]
 8000ff4:	6213      	str	r3, [r2, #32]

                // disable interrupt (logic gc ca bn)
                uint32_t it = 0;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	60fb      	str	r3, [r7, #12]
                switch(s->TIM_Channel)
 8000ffa:	68bb      	ldr	r3, [r7, #8]
 8000ffc:	68db      	ldr	r3, [r3, #12]
 8000ffe:	2b0c      	cmp	r3, #12
 8001000:	d82d      	bhi.n	800105e <HAL_TIM_IC_CaptureCallback+0x2ea>
 8001002:	a201      	add	r2, pc, #4	; (adr r2, 8001008 <HAL_TIM_IC_CaptureCallback+0x294>)
 8001004:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001008:	0800103d 	.word	0x0800103d
 800100c:	0800105f 	.word	0x0800105f
 8001010:	0800105f 	.word	0x0800105f
 8001014:	0800105f 	.word	0x0800105f
 8001018:	0800104d 	.word	0x0800104d
 800101c:	0800105f 	.word	0x0800105f
 8001020:	0800105f 	.word	0x0800105f
 8001024:	0800105f 	.word	0x0800105f
 8001028:	08001053 	.word	0x08001053
 800102c:	0800105f 	.word	0x0800105f
 8001030:	0800105f 	.word	0x0800105f
 8001034:	0800105f 	.word	0x0800105f
 8001038:	08001059 	.word	0x08001059
                {
                    case TIM_CHANNEL_1: it = TIM_IT_CC1; break;
 800103c:	2302      	movs	r3, #2
 800103e:	60fb      	str	r3, [r7, #12]
 8001040:	e00d      	b.n	800105e <HAL_TIM_IC_CaptureCallback+0x2ea>
 8001042:	bf00      	nop
 8001044:	20000000 	.word	0x20000000
 8001048:	3d0b4396 	.word	0x3d0b4396
                    case TIM_CHANNEL_2: it = TIM_IT_CC2; break;
 800104c:	2304      	movs	r3, #4
 800104e:	60fb      	str	r3, [r7, #12]
 8001050:	e005      	b.n	800105e <HAL_TIM_IC_CaptureCallback+0x2ea>
                    case TIM_CHANNEL_3: it = TIM_IT_CC3; break;
 8001052:	2308      	movs	r3, #8
 8001054:	60fb      	str	r3, [r7, #12]
 8001056:	e002      	b.n	800105e <HAL_TIM_IC_CaptureCallback+0x2ea>
                    case TIM_CHANNEL_4: it = TIM_IT_CC4; break;
 8001058:	2310      	movs	r3, #16
 800105a:	60fb      	str	r3, [r7, #12]
 800105c:	bf00      	nop
                }
                __HAL_TIM_DISABLE_IT(htim, it);
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	68d9      	ldr	r1, [r3, #12]
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	43da      	mvns	r2, r3
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	400a      	ands	r2, r1
 800106e:	60da      	str	r2, [r3, #12]
    for(int i = 0; i < 1; i++)
 8001070:	693b      	ldr	r3, [r7, #16]
 8001072:	3301      	adds	r3, #1
 8001074:	613b      	str	r3, [r7, #16]
 8001076:	693b      	ldr	r3, [r7, #16]
 8001078:	2b00      	cmp	r3, #0
 800107a:	f77f aeaa 	ble.w	8000dd2 <HAL_TIM_IC_CaptureCallback+0x5e>
 800107e:	e000      	b.n	8001082 <HAL_TIM_IC_CaptureCallback+0x30e>
        default: return;    // Khng khp th thot
 8001080:	bf00      	nop
            }
        }
    }
}
 8001082:	3718      	adds	r7, #24
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}

08001088 <delay>:




void delay(uint16_t time){
 8001088:	b480      	push	{r7}
 800108a:	b083      	sub	sp, #12
 800108c:	af00      	add	r7, sp, #0
 800108e:	4603      	mov	r3, r0
 8001090:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim8, 0);
 8001092:	4b09      	ldr	r3, [pc, #36]	; (80010b8 <delay+0x30>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	2200      	movs	r2, #0
 8001098:	625a      	str	r2, [r3, #36]	; 0x24
	while(__HAL_TIM_GET_COUNTER(&htim8) < time);
 800109a:	bf00      	nop
 800109c:	4b06      	ldr	r3, [pc, #24]	; (80010b8 <delay+0x30>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80010a2:	88fb      	ldrh	r3, [r7, #6]
 80010a4:	429a      	cmp	r2, r3
 80010a6:	d3f9      	bcc.n	800109c <delay+0x14>
}
 80010a8:	bf00      	nop
 80010aa:	bf00      	nop
 80010ac:	370c      	adds	r7, #12
 80010ae:	46bd      	mov	sp, r7
 80010b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b4:	4770      	bx	lr
 80010b6:	bf00      	nop
 80010b8:	2000007c 	.word	0x2000007c

080010bc <HCSR04_GetDis>:

uint8_t HCSR04_GetDis(uint8_t id)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b084      	sub	sp, #16
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	4603      	mov	r3, r0
 80010c4:	71fb      	strb	r3, [r7, #7]
	//__HAL_TIM_SET_COUNTER(&htim1, 0);
	Sensor_t *s = &sensors[id];
 80010c6:	79fa      	ldrb	r2, [r7, #7]
 80010c8:	4613      	mov	r3, r2
 80010ca:	00db      	lsls	r3, r3, #3
 80010cc:	4413      	add	r3, r2
 80010ce:	009b      	lsls	r3, r3, #2
 80010d0:	4a23      	ldr	r2, [pc, #140]	; (8001160 <HCSR04_GetDis+0xa4>)
 80010d2:	4413      	add	r3, r2
 80010d4:	60bb      	str	r3, [r7, #8]

	HAL_GPIO_WritePin(s->TRIG_Port, s->TRIG_Pin, GPIO_PIN_SET); // pull trig pin high
 80010d6:	68bb      	ldr	r3, [r7, #8]
 80010d8:	6818      	ldr	r0, [r3, #0]
 80010da:	68bb      	ldr	r3, [r7, #8]
 80010dc:	889b      	ldrh	r3, [r3, #4]
 80010de:	2201      	movs	r2, #1
 80010e0:	4619      	mov	r1, r3
 80010e2:	f003 fb03 	bl	80046ec <HAL_GPIO_WritePin>
	delay(10); //delay
 80010e6:	200a      	movs	r0, #10
 80010e8:	f7ff ffce 	bl	8001088 <delay>
	HAL_GPIO_WritePin(s->TRIG_Port, s->TRIG_Pin, GPIO_PIN_RESET); // pull trig pin low
 80010ec:	68bb      	ldr	r3, [r7, #8]
 80010ee:	6818      	ldr	r0, [r3, #0]
 80010f0:	68bb      	ldr	r3, [r7, #8]
 80010f2:	889b      	ldrh	r3, [r3, #4]
 80010f4:	2200      	movs	r2, #0
 80010f6:	4619      	mov	r1, r3
 80010f8:	f003 faf8 	bl	80046ec <HAL_GPIO_WritePin>

	//__HAL_TIM_ENABLE_IT(&htim1, TIM_IT_CC1);
	//HAL_Delay(60);
	uint32_t it = 0;
 80010fc:	2300      	movs	r3, #0
 80010fe:	60fb      	str	r3, [r7, #12]
	if (s->TIM_Channel == TIM_CHANNEL_1) it = TIM_IT_CC1;
 8001100:	68bb      	ldr	r3, [r7, #8]
 8001102:	68db      	ldr	r3, [r3, #12]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d101      	bne.n	800110c <HCSR04_GetDis+0x50>
 8001108:	2302      	movs	r3, #2
 800110a:	60fb      	str	r3, [r7, #12]
	if (s->TIM_Channel == TIM_CHANNEL_2) it = TIM_IT_CC2;
 800110c:	68bb      	ldr	r3, [r7, #8]
 800110e:	68db      	ldr	r3, [r3, #12]
 8001110:	2b04      	cmp	r3, #4
 8001112:	d101      	bne.n	8001118 <HCSR04_GetDis+0x5c>
 8001114:	2304      	movs	r3, #4
 8001116:	60fb      	str	r3, [r7, #12]
	if (s->TIM_Channel == TIM_CHANNEL_3) it = TIM_IT_CC3;
 8001118:	68bb      	ldr	r3, [r7, #8]
 800111a:	68db      	ldr	r3, [r3, #12]
 800111c:	2b08      	cmp	r3, #8
 800111e:	d101      	bne.n	8001124 <HCSR04_GetDis+0x68>
 8001120:	2308      	movs	r3, #8
 8001122:	60fb      	str	r3, [r7, #12]
	if (s->TIM_Channel == TIM_CHANNEL_4) it = TIM_IT_CC4;
 8001124:	68bb      	ldr	r3, [r7, #8]
 8001126:	68db      	ldr	r3, [r3, #12]
 8001128:	2b0c      	cmp	r3, #12
 800112a:	d101      	bne.n	8001130 <HCSR04_GetDis+0x74>
 800112c:	2310      	movs	r3, #16
 800112e:	60fb      	str	r3, [r7, #12]

	__HAL_TIM_ENABLE_IT(s->htim, it);
 8001130:	68bb      	ldr	r3, [r7, #8]
 8001132:	689b      	ldr	r3, [r3, #8]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	68d9      	ldr	r1, [r3, #12]
 8001138:	68bb      	ldr	r3, [r7, #8]
 800113a:	689b      	ldr	r3, [r3, #8]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	68fa      	ldr	r2, [r7, #12]
 8001140:	430a      	orrs	r2, r1
 8001142:	60da      	str	r2, [r3, #12]
	return (uint8_t)s->Distance;
 8001144:	68bb      	ldr	r3, [r7, #8]
 8001146:	edd3 7a08 	vldr	s15, [r3, #32]
 800114a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800114e:	edc7 7a00 	vstr	s15, [r7]
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	b2db      	uxtb	r3, r3
}
 8001156:	4618      	mov	r0, r3
 8001158:	3710      	adds	r7, #16
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	20000000 	.word	0x20000000

08001164 <fsm_hcsr04_reading>:

uint8_t fsm_hcsr04_reading()
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0
    uint8_t dis = HCSR04_GetDis(0);
 800116a:	2000      	movs	r0, #0
 800116c:	f7ff ffa6 	bl	80010bc <HCSR04_GetDis>
 8001170:	4603      	mov	r3, r0
 8001172:	71fb      	strb	r3, [r7, #7]

    last_distance = dis;
 8001174:	4a0a      	ldr	r2, [pc, #40]	; (80011a0 <fsm_hcsr04_reading+0x3c>)
 8001176:	79fb      	ldrb	r3, [r7, #7]
 8001178:	7013      	strb	r3, [r2, #0]

    /* Update current object state with hysteresis */
    if (dis < ENTER_DIST_CM)
 800117a:	79fb      	ldrb	r3, [r7, #7]
 800117c:	2b04      	cmp	r3, #4
 800117e:	d803      	bhi.n	8001188 <fsm_hcsr04_reading+0x24>
    {
        obj_state = OBJECT_PRESENT;
 8001180:	4b08      	ldr	r3, [pc, #32]	; (80011a4 <fsm_hcsr04_reading+0x40>)
 8001182:	2201      	movs	r2, #1
 8001184:	701a      	strb	r2, [r3, #0]
 8001186:	e005      	b.n	8001194 <fsm_hcsr04_reading+0x30>
    }
    else if (dis > EXIT_DIST_CM)
 8001188:	79fb      	ldrb	r3, [r7, #7]
 800118a:	2b07      	cmp	r3, #7
 800118c:	d902      	bls.n	8001194 <fsm_hcsr04_reading+0x30>
    {
        obj_state = OBJECT_ABSENT;
 800118e:	4b05      	ldr	r3, [pc, #20]	; (80011a4 <fsm_hcsr04_reading+0x40>)
 8001190:	2200      	movs	r2, #0
 8001192:	701a      	strb	r2, [r3, #0]
    }
    /* else: keep previous state */
    return dis;
 8001194:	79fb      	ldrb	r3, [r7, #7]
}
 8001196:	4618      	mov	r0, r3
 8001198:	3708      	adds	r7, #8
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	20000066 	.word	0x20000066
 80011a4:	20000064 	.word	0x20000064

080011a8 <is_object_arrived>:


int is_object_arrived(void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	b083      	sub	sp, #12
 80011ac:	af00      	add	r7, sp, #0
    int arrived = 0;
 80011ae:	2300      	movs	r3, #0
 80011b0:	607b      	str	r3, [r7, #4]

    if (obj_state == OBJECT_PRESENT &&
 80011b2:	4b0a      	ldr	r3, [pc, #40]	; (80011dc <is_object_arrived+0x34>)
 80011b4:	781b      	ldrb	r3, [r3, #0]
 80011b6:	2b01      	cmp	r3, #1
 80011b8:	d105      	bne.n	80011c6 <is_object_arrived+0x1e>
        last_obj_state == OBJECT_ABSENT)
 80011ba:	4b09      	ldr	r3, [pc, #36]	; (80011e0 <is_object_arrived+0x38>)
 80011bc:	781b      	ldrb	r3, [r3, #0]
    if (obj_state == OBJECT_PRESENT &&
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d101      	bne.n	80011c6 <is_object_arrived+0x1e>
    {
        arrived = 1;
 80011c2:	2301      	movs	r3, #1
 80011c4:	607b      	str	r3, [r7, #4]
    }

    /* Latch state AFTER checking */
    last_obj_state = obj_state;
 80011c6:	4b05      	ldr	r3, [pc, #20]	; (80011dc <is_object_arrived+0x34>)
 80011c8:	781a      	ldrb	r2, [r3, #0]
 80011ca:	4b05      	ldr	r3, [pc, #20]	; (80011e0 <is_object_arrived+0x38>)
 80011cc:	701a      	strb	r2, [r3, #0]

    return arrived;
 80011ce:	687b      	ldr	r3, [r7, #4]
}
 80011d0:	4618      	mov	r0, r3
 80011d2:	370c      	adds	r7, #12
 80011d4:	46bd      	mov	sp, r7
 80011d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011da:	4770      	bx	lr
 80011dc:	20000064 	.word	0x20000064
 80011e0:	20000065 	.word	0x20000065

080011e4 <is_object_present>:

int is_object_present(void)
{
 80011e4:	b480      	push	{r7}
 80011e6:	af00      	add	r7, sp, #0
	return (obj_state == OBJECT_PRESENT);
 80011e8:	4b05      	ldr	r3, [pc, #20]	; (8001200 <is_object_present+0x1c>)
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	2b01      	cmp	r3, #1
 80011ee:	bf0c      	ite	eq
 80011f0:	2301      	moveq	r3, #1
 80011f2:	2300      	movne	r3, #0
 80011f4:	b2db      	uxtb	r3, r3
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	46bd      	mov	sp, r7
 80011fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fe:	4770      	bx	lr
 8001200:	20000064 	.word	0x20000064

08001204 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b084      	sub	sp, #16
 8001208:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800120a:	f000 fee1 	bl	8001fd0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800120e:	f000 f8a1 	bl	8001354 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001212:	f000 fa73 	bl	80016fc <MX_GPIO_Init>
  MX_DMA_Init();
 8001216:	f000 fa51 	bl	80016bc <MX_DMA_Init>
  MX_DCMI_Init();
 800121a:	f000 f909 	bl	8001430 <MX_DCMI_Init>
  MX_FSMC_Init();
 800121e:	f000 fb51 	bl	80018c4 <MX_FSMC_Init>
  MX_I2C2_Init();
 8001222:	f000 f92d 	bl	8001480 <MX_I2C2_Init>
  MX_TIM2_Init();
 8001226:	f000 f959 	bl	80014dc <MX_TIM2_Init>
  MX_TIM8_Init();
 800122a:	f000 f9f1 	bl	8001610 <MX_TIM8_Init>
  MX_TIM3_Init();
 800122e:	f000 f9a1 	bl	8001574 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_IC_Start_IT(&htim8, TIM_CHANNEL_1);
 8001232:	2100      	movs	r1, #0
 8001234:	483d      	ldr	r0, [pc, #244]	; (800132c <main+0x128>)
 8001236:	f006 f9ab 	bl	8007590 <HAL_TIM_IC_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 800123a:	483d      	ldr	r0, [pc, #244]	; (8001330 <main+0x12c>)
 800123c:	f006 f8e8 	bl	8007410 <HAL_TIM_Base_Start_IT>

  uint16_t* pData;
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_SET); //LCD Backlight to 3V3
 8001240:	2201      	movs	r2, #1
 8001242:	2140      	movs	r1, #64	; 0x40
 8001244:	483b      	ldr	r0, [pc, #236]	; (8001334 <main+0x130>)
 8001246:	f003 fa51 	bl	80046ec <HAL_GPIO_WritePin>
  lcd_ILI_init();
 800124a:	f7ff f939 	bl	80004c0 <lcd_ILI_init>
  lcd_ILI_draw_rect(0, 0, LCD_ILI_WIDTH, LCD_ILI_HEIGHT, COLOR_RED);
 800124e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001252:	9300      	str	r3, [sp, #0]
 8001254:	2378      	movs	r3, #120	; 0x78
 8001256:	22a0      	movs	r2, #160	; 0xa0
 8001258:	2100      	movs	r1, #0
 800125a:	2000      	movs	r0, #0
 800125c:	f7ff faa4 	bl	80007a8 <lcd_ILI_draw_rect>
  HAL_Delay(1000);
 8001260:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001264:	f000 ff26 	bl	80020b4 <HAL_Delay>
  ov7670_init(&hdcmi, &hdma_dcmi, &hi2c2);
 8001268:	4a33      	ldr	r2, [pc, #204]	; (8001338 <main+0x134>)
 800126a:	4934      	ldr	r1, [pc, #208]	; (800133c <main+0x138>)
 800126c:	4834      	ldr	r0, [pc, #208]	; (8001340 <main+0x13c>)
 800126e:	f7ff fc8d 	bl	8000b8c <ov7670_init>
  ov7670_config();
 8001272:	f7ff fcc5 	bl	8000c00 <ov7670_config>

  for(int i = 0; i<160*120; i++)
 8001276:	2300      	movs	r3, #0
 8001278:	607b      	str	r3, [r7, #4]
 800127a:	e008      	b.n	800128e <main+0x8a>
  {
	  fpga_buf[i] = COLOR_YELLOW;
 800127c:	4a31      	ldr	r2, [pc, #196]	; (8001344 <main+0x140>)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	f64f 71e0 	movw	r1, #65504	; 0xffe0
 8001284:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for(int i = 0; i<160*120; i++)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	3301      	adds	r3, #1
 800128c:	607b      	str	r3, [r7, #4]
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
 8001294:	dbf2      	blt.n	800127c <main+0x78>
  }
	lcd_ILI_display_frame(fpga_buf, 160, 120);
 8001296:	2278      	movs	r2, #120	; 0x78
 8001298:	21a0      	movs	r1, #160	; 0xa0
 800129a:	482a      	ldr	r0, [pc, #168]	; (8001344 <main+0x140>)
 800129c:	f7ff fb5c 	bl	8000958 <lcd_ILI_display_frame>
	HAL_Delay(1000);
 80012a0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80012a4:	f000 ff06 	bl	80020b4 <HAL_Delay>
  /* USER CODE BEGIN WHILE */

    while (1)
    {

    	if(is_object_arrived() && !cam_busy)
 80012a8:	f7ff ff7e 	bl	80011a8 <is_object_arrived>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d01c      	beq.n	80012ec <main+0xe8>
 80012b2:	4b25      	ldr	r3, [pc, #148]	; (8001348 <main+0x144>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d118      	bne.n	80012ec <main+0xe8>
    	{
    		HAL_GPIO_WritePin(HEART_GPIO_Port, HEART_Pin, 1);
 80012ba:	2201      	movs	r2, #1
 80012bc:	2102      	movs	r1, #2
 80012be:	481d      	ldr	r0, [pc, #116]	; (8001334 <main+0x130>)
 80012c0:	f003 fa14 	bl	80046ec <HAL_GPIO_WritePin>

    		cam_busy = 1;
 80012c4:	4b20      	ldr	r3, [pc, #128]	; (8001348 <main+0x144>)
 80012c6:	2201      	movs	r2, #1
 80012c8:	601a      	str	r2, [r3, #0]
    		lcd_ILI_draw_string(200, 10, "Object Detected!", COLOR_WHITE, COLOR_BLACK);
 80012ca:	2300      	movs	r3, #0
 80012cc:	9300      	str	r3, [sp, #0]
 80012ce:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012d2:	4a1e      	ldr	r2, [pc, #120]	; (800134c <main+0x148>)
 80012d4:	210a      	movs	r1, #10
 80012d6:	20c8      	movs	r0, #200	; 0xc8
 80012d8:	f7ff fb0a 	bl	80008f0 <lcd_ILI_draw_string>
    		pData = lcd_ILI_get_draw_addr();
 80012dc:	f7ff fb80 	bl	80009e0 <lcd_ILI_get_draw_addr>
 80012e0:	6038      	str	r0, [r7, #0]
    		ov7670_startCap(OV7670_CAP_SINGLE_FRAME, (uint32_t)pData);
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	4619      	mov	r1, r3
 80012e6:	2001      	movs	r0, #1
 80012e8:	f7ff fcb6 	bl	8000c58 <ov7670_startCap>
    	}


    	if(frame_captured)
 80012ec:	4b18      	ldr	r3, [pc, #96]	; (8001350 <main+0x14c>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d00f      	beq.n	8001314 <main+0x110>
    	{
    		// display back to lcd for debugging //
    		lcd_ILI_get_subframe_RGB565(fpga_buf, FRAME_WIDTH, FRAME_HEIGHT);
 80012f4:	2278      	movs	r2, #120	; 0x78
 80012f6:	21a0      	movs	r1, #160	; 0xa0
 80012f8:	4812      	ldr	r0, [pc, #72]	; (8001344 <main+0x140>)
 80012fa:	f7ff fb7f 	bl	80009fc <lcd_ILI_get_subframe_RGB565>
    		lcd_ILI_display_frame(fpga_buf, FRAME_WIDTH, FRAME_HEIGHT);
 80012fe:	2278      	movs	r2, #120	; 0x78
 8001300:	21a0      	movs	r1, #160	; 0xa0
 8001302:	4810      	ldr	r0, [pc, #64]	; (8001344 <main+0x140>)
 8001304:	f7ff fb28 	bl	8000958 <lcd_ILI_display_frame>

    		frame_captured = 0;
 8001308:	4b11      	ldr	r3, [pc, #68]	; (8001350 <main+0x14c>)
 800130a:	2200      	movs	r2, #0
 800130c:	601a      	str	r2, [r3, #0]
    		cam_busy = 0;
 800130e:	4b0e      	ldr	r3, [pc, #56]	; (8001348 <main+0x144>)
 8001310:	2200      	movs	r2, #0
 8001312:	601a      	str	r2, [r3, #0]
    	}

    	if(!is_object_present())
 8001314:	f7ff ff66 	bl	80011e4 <is_object_present>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d1c4      	bne.n	80012a8 <main+0xa4>
    	{
    		HAL_GPIO_WritePin(HEART_GPIO_Port, HEART_Pin, 0);
 800131e:	2200      	movs	r2, #0
 8001320:	2102      	movs	r1, #2
 8001322:	4804      	ldr	r0, [pc, #16]	; (8001334 <main+0x130>)
 8001324:	f003 f9e2 	bl	80046ec <HAL_GPIO_WritePin>
    	if(is_object_arrived() && !cam_busy)
 8001328:	e7be      	b.n	80012a8 <main+0xa4>
 800132a:	bf00      	nop
 800132c:	2000007c 	.word	0x2000007c
 8001330:	200097c8 	.word	0x200097c8
 8001334:	40021000 	.word	0x40021000
 8001338:	200096c4 	.word	0x200096c4
 800133c:	20009718 	.word	0x20009718
 8001340:	20009810 	.word	0x20009810
 8001344:	200000c4 	.word	0x200000c4
 8001348:	2000006c 	.word	0x2000006c
 800134c:	080085c0 	.word	0x080085c0
 8001350:	20000068 	.word	0x20000068

08001354 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b094      	sub	sp, #80	; 0x50
 8001358:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800135a:	f107 0320 	add.w	r3, r7, #32
 800135e:	2230      	movs	r2, #48	; 0x30
 8001360:	2100      	movs	r1, #0
 8001362:	4618      	mov	r0, r3
 8001364:	f007 f918 	bl	8008598 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001368:	f107 030c 	add.w	r3, r7, #12
 800136c:	2200      	movs	r2, #0
 800136e:	601a      	str	r2, [r3, #0]
 8001370:	605a      	str	r2, [r3, #4]
 8001372:	609a      	str	r2, [r3, #8]
 8001374:	60da      	str	r2, [r3, #12]
 8001376:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001378:	2300      	movs	r3, #0
 800137a:	60bb      	str	r3, [r7, #8]
 800137c:	4b2a      	ldr	r3, [pc, #168]	; (8001428 <SystemClock_Config+0xd4>)
 800137e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001380:	4a29      	ldr	r2, [pc, #164]	; (8001428 <SystemClock_Config+0xd4>)
 8001382:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001386:	6413      	str	r3, [r2, #64]	; 0x40
 8001388:	4b27      	ldr	r3, [pc, #156]	; (8001428 <SystemClock_Config+0xd4>)
 800138a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800138c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001390:	60bb      	str	r3, [r7, #8]
 8001392:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001394:	2300      	movs	r3, #0
 8001396:	607b      	str	r3, [r7, #4]
 8001398:	4b24      	ldr	r3, [pc, #144]	; (800142c <SystemClock_Config+0xd8>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	4a23      	ldr	r2, [pc, #140]	; (800142c <SystemClock_Config+0xd8>)
 800139e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013a2:	6013      	str	r3, [r2, #0]
 80013a4:	4b21      	ldr	r3, [pc, #132]	; (800142c <SystemClock_Config+0xd8>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013ac:	607b      	str	r3, [r7, #4]
 80013ae:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013b0:	2302      	movs	r3, #2
 80013b2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013b4:	2301      	movs	r3, #1
 80013b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013b8:	2310      	movs	r3, #16
 80013ba:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013bc:	2302      	movs	r3, #2
 80013be:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80013c0:	2300      	movs	r3, #0
 80013c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80013c4:	2308      	movs	r3, #8
 80013c6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80013c8:	23a8      	movs	r3, #168	; 0xa8
 80013ca:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80013cc:	2302      	movs	r3, #2
 80013ce:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80013d0:	2307      	movs	r3, #7
 80013d2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013d4:	f107 0320 	add.w	r3, r7, #32
 80013d8:	4618      	mov	r0, r3
 80013da:	f005 fabd 	bl	8006958 <HAL_RCC_OscConfig>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80013e4:	f000 fb12 	bl	8001a0c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013e8:	230f      	movs	r3, #15
 80013ea:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013ec:	2302      	movs	r3, #2
 80013ee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013f0:	2300      	movs	r3, #0
 80013f2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80013f4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80013f8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80013fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013fe:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001400:	f107 030c 	add.w	r3, r7, #12
 8001404:	2105      	movs	r1, #5
 8001406:	4618      	mov	r0, r3
 8001408:	f005 fd1e 	bl	8006e48 <HAL_RCC_ClockConfig>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d001      	beq.n	8001416 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001412:	f000 fafb 	bl	8001a0c <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 8001416:	2200      	movs	r2, #0
 8001418:	2100      	movs	r1, #0
 800141a:	2000      	movs	r0, #0
 800141c:	f005 fdfa 	bl	8007014 <HAL_RCC_MCOConfig>
}
 8001420:	bf00      	nop
 8001422:	3750      	adds	r7, #80	; 0x50
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}
 8001428:	40023800 	.word	0x40023800
 800142c:	40007000 	.word	0x40007000

08001430 <MX_DCMI_Init>:
  * @brief DCMI Initialization Function
  * @param None
  * @retval None
  */
static void MX_DCMI_Init(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 8001434:	4b10      	ldr	r3, [pc, #64]	; (8001478 <MX_DCMI_Init+0x48>)
 8001436:	4a11      	ldr	r2, [pc, #68]	; (800147c <MX_DCMI_Init+0x4c>)
 8001438:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 800143a:	4b0f      	ldr	r3, [pc, #60]	; (8001478 <MX_DCMI_Init+0x48>)
 800143c:	2200      	movs	r2, #0
 800143e:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_RISING;
 8001440:	4b0d      	ldr	r3, [pc, #52]	; (8001478 <MX_DCMI_Init+0x48>)
 8001442:	2220      	movs	r2, #32
 8001444:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_HIGH;
 8001446:	4b0c      	ldr	r3, [pc, #48]	; (8001478 <MX_DCMI_Init+0x48>)
 8001448:	2280      	movs	r2, #128	; 0x80
 800144a:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 800144c:	4b0a      	ldr	r3, [pc, #40]	; (8001478 <MX_DCMI_Init+0x48>)
 800144e:	2200      	movs	r2, #0
 8001450:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 8001452:	4b09      	ldr	r3, [pc, #36]	; (8001478 <MX_DCMI_Init+0x48>)
 8001454:	2200      	movs	r2, #0
 8001456:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 8001458:	4b07      	ldr	r3, [pc, #28]	; (8001478 <MX_DCMI_Init+0x48>)
 800145a:	2200      	movs	r2, #0
 800145c:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 800145e:	4b06      	ldr	r3, [pc, #24]	; (8001478 <MX_DCMI_Init+0x48>)
 8001460:	2200      	movs	r2, #0
 8001462:	621a      	str	r2, [r3, #32]
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 8001464:	4804      	ldr	r0, [pc, #16]	; (8001478 <MX_DCMI_Init+0x48>)
 8001466:	f001 f99f 	bl	80027a8 <HAL_DCMI_Init>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d001      	beq.n	8001474 <MX_DCMI_Init+0x44>
  {
    Error_Handler();
 8001470:	f000 facc 	bl	8001a0c <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 8001474:	bf00      	nop
 8001476:	bd80      	pop	{r7, pc}
 8001478:	20009810 	.word	0x20009810
 800147c:	50050000 	.word	0x50050000

08001480 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001484:	4b12      	ldr	r3, [pc, #72]	; (80014d0 <MX_I2C2_Init+0x50>)
 8001486:	4a13      	ldr	r2, [pc, #76]	; (80014d4 <MX_I2C2_Init+0x54>)
 8001488:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800148a:	4b11      	ldr	r3, [pc, #68]	; (80014d0 <MX_I2C2_Init+0x50>)
 800148c:	4a12      	ldr	r2, [pc, #72]	; (80014d8 <MX_I2C2_Init+0x58>)
 800148e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001490:	4b0f      	ldr	r3, [pc, #60]	; (80014d0 <MX_I2C2_Init+0x50>)
 8001492:	2200      	movs	r2, #0
 8001494:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001496:	4b0e      	ldr	r3, [pc, #56]	; (80014d0 <MX_I2C2_Init+0x50>)
 8001498:	2200      	movs	r2, #0
 800149a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800149c:	4b0c      	ldr	r3, [pc, #48]	; (80014d0 <MX_I2C2_Init+0x50>)
 800149e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80014a2:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014a4:	4b0a      	ldr	r3, [pc, #40]	; (80014d0 <MX_I2C2_Init+0x50>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80014aa:	4b09      	ldr	r3, [pc, #36]	; (80014d0 <MX_I2C2_Init+0x50>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014b0:	4b07      	ldr	r3, [pc, #28]	; (80014d0 <MX_I2C2_Init+0x50>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014b6:	4b06      	ldr	r3, [pc, #24]	; (80014d0 <MX_I2C2_Init+0x50>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80014bc:	4804      	ldr	r0, [pc, #16]	; (80014d0 <MX_I2C2_Init+0x50>)
 80014be:	f003 f92f 	bl	8004720 <HAL_I2C_Init>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d001      	beq.n	80014cc <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80014c8:	f000 faa0 	bl	8001a0c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80014cc:	bf00      	nop
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	200096c4 	.word	0x200096c4
 80014d4:	40005800 	.word	0x40005800
 80014d8:	000186a0 	.word	0x000186a0

080014dc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b086      	sub	sp, #24
 80014e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014e2:	f107 0308 	add.w	r3, r7, #8
 80014e6:	2200      	movs	r2, #0
 80014e8:	601a      	str	r2, [r3, #0]
 80014ea:	605a      	str	r2, [r3, #4]
 80014ec:	609a      	str	r2, [r3, #8]
 80014ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014f0:	463b      	mov	r3, r7
 80014f2:	2200      	movs	r2, #0
 80014f4:	601a      	str	r2, [r3, #0]
 80014f6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80014f8:	4b1d      	ldr	r3, [pc, #116]	; (8001570 <MX_TIM2_Init+0x94>)
 80014fa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80014fe:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001500:	4b1b      	ldr	r3, [pc, #108]	; (8001570 <MX_TIM2_Init+0x94>)
 8001502:	2200      	movs	r2, #0
 8001504:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001506:	4b1a      	ldr	r3, [pc, #104]	; (8001570 <MX_TIM2_Init+0x94>)
 8001508:	2200      	movs	r2, #0
 800150a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 16;
 800150c:	4b18      	ldr	r3, [pc, #96]	; (8001570 <MX_TIM2_Init+0x94>)
 800150e:	2210      	movs	r2, #16
 8001510:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001512:	4b17      	ldr	r3, [pc, #92]	; (8001570 <MX_TIM2_Init+0x94>)
 8001514:	2200      	movs	r2, #0
 8001516:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001518:	4b15      	ldr	r3, [pc, #84]	; (8001570 <MX_TIM2_Init+0x94>)
 800151a:	2200      	movs	r2, #0
 800151c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800151e:	4814      	ldr	r0, [pc, #80]	; (8001570 <MX_TIM2_Init+0x94>)
 8001520:	f005 ff26 	bl	8007370 <HAL_TIM_Base_Init>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d001      	beq.n	800152e <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 800152a:	f000 fa6f 	bl	8001a0c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800152e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001532:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001534:	f107 0308 	add.w	r3, r7, #8
 8001538:	4619      	mov	r1, r3
 800153a:	480d      	ldr	r0, [pc, #52]	; (8001570 <MX_TIM2_Init+0x94>)
 800153c:	f006 faf4 	bl	8007b28 <HAL_TIM_ConfigClockSource>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 8001546:	f000 fa61 	bl	8001a0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800154a:	2300      	movs	r3, #0
 800154c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800154e:	2300      	movs	r3, #0
 8001550:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001552:	463b      	mov	r3, r7
 8001554:	4619      	mov	r1, r3
 8001556:	4806      	ldr	r0, [pc, #24]	; (8001570 <MX_TIM2_Init+0x94>)
 8001558:	f006 fe9a 	bl	8008290 <HAL_TIMEx_MasterConfigSynchronization>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8001562:	f000 fa53 	bl	8001a0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001566:	bf00      	nop
 8001568:	3718      	adds	r7, #24
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	20009850 	.word	0x20009850

08001574 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b086      	sub	sp, #24
 8001578:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800157a:	f107 0308 	add.w	r3, r7, #8
 800157e:	2200      	movs	r2, #0
 8001580:	601a      	str	r2, [r3, #0]
 8001582:	605a      	str	r2, [r3, #4]
 8001584:	609a      	str	r2, [r3, #8]
 8001586:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001588:	463b      	mov	r3, r7
 800158a:	2200      	movs	r2, #0
 800158c:	601a      	str	r2, [r3, #0]
 800158e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001590:	4b1d      	ldr	r3, [pc, #116]	; (8001608 <MX_TIM3_Init+0x94>)
 8001592:	4a1e      	ldr	r2, [pc, #120]	; (800160c <MX_TIM3_Init+0x98>)
 8001594:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 16799;
 8001596:	4b1c      	ldr	r3, [pc, #112]	; (8001608 <MX_TIM3_Init+0x94>)
 8001598:	f244 129f 	movw	r2, #16799	; 0x419f
 800159c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800159e:	4b1a      	ldr	r3, [pc, #104]	; (8001608 <MX_TIM3_Init+0x94>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 80015a4:	4b18      	ldr	r3, [pc, #96]	; (8001608 <MX_TIM3_Init+0x94>)
 80015a6:	2263      	movs	r2, #99	; 0x63
 80015a8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015aa:	4b17      	ldr	r3, [pc, #92]	; (8001608 <MX_TIM3_Init+0x94>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015b0:	4b15      	ldr	r3, [pc, #84]	; (8001608 <MX_TIM3_Init+0x94>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80015b6:	4814      	ldr	r0, [pc, #80]	; (8001608 <MX_TIM3_Init+0x94>)
 80015b8:	f005 feda 	bl	8007370 <HAL_TIM_Base_Init>
 80015bc:	4603      	mov	r3, r0
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d001      	beq.n	80015c6 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80015c2:	f000 fa23 	bl	8001a0c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015ca:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80015cc:	f107 0308 	add.w	r3, r7, #8
 80015d0:	4619      	mov	r1, r3
 80015d2:	480d      	ldr	r0, [pc, #52]	; (8001608 <MX_TIM3_Init+0x94>)
 80015d4:	f006 faa8 	bl	8007b28 <HAL_TIM_ConfigClockSource>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80015de:	f000 fa15 	bl	8001a0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015e2:	2300      	movs	r3, #0
 80015e4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015e6:	2300      	movs	r3, #0
 80015e8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80015ea:	463b      	mov	r3, r7
 80015ec:	4619      	mov	r1, r3
 80015ee:	4806      	ldr	r0, [pc, #24]	; (8001608 <MX_TIM3_Init+0x94>)
 80015f0:	f006 fe4e 	bl	8008290 <HAL_TIMEx_MasterConfigSynchronization>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d001      	beq.n	80015fe <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80015fa:	f000 fa07 	bl	8001a0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80015fe:	bf00      	nop
 8001600:	3718      	adds	r7, #24
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	200097c8 	.word	0x200097c8
 800160c:	40000400 	.word	0x40000400

08001610 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b086      	sub	sp, #24
 8001614:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001616:	f107 0310 	add.w	r3, r7, #16
 800161a:	2200      	movs	r2, #0
 800161c:	601a      	str	r2, [r3, #0]
 800161e:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001620:	463b      	mov	r3, r7
 8001622:	2200      	movs	r2, #0
 8001624:	601a      	str	r2, [r3, #0]
 8001626:	605a      	str	r2, [r3, #4]
 8001628:	609a      	str	r2, [r3, #8]
 800162a:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800162c:	4b21      	ldr	r3, [pc, #132]	; (80016b4 <MX_TIM8_Init+0xa4>)
 800162e:	4a22      	ldr	r2, [pc, #136]	; (80016b8 <MX_TIM8_Init+0xa8>)
 8001630:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 168-1;
 8001632:	4b20      	ldr	r3, [pc, #128]	; (80016b4 <MX_TIM8_Init+0xa4>)
 8001634:	22a7      	movs	r2, #167	; 0xa7
 8001636:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001638:	4b1e      	ldr	r3, [pc, #120]	; (80016b4 <MX_TIM8_Init+0xa4>)
 800163a:	2200      	movs	r2, #0
 800163c:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 0xffff;
 800163e:	4b1d      	ldr	r3, [pc, #116]	; (80016b4 <MX_TIM8_Init+0xa4>)
 8001640:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001644:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001646:	4b1b      	ldr	r3, [pc, #108]	; (80016b4 <MX_TIM8_Init+0xa4>)
 8001648:	2200      	movs	r2, #0
 800164a:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800164c:	4b19      	ldr	r3, [pc, #100]	; (80016b4 <MX_TIM8_Init+0xa4>)
 800164e:	2200      	movs	r2, #0
 8001650:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001652:	4b18      	ldr	r3, [pc, #96]	; (80016b4 <MX_TIM8_Init+0xa4>)
 8001654:	2200      	movs	r2, #0
 8001656:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim8) != HAL_OK)
 8001658:	4816      	ldr	r0, [pc, #88]	; (80016b4 <MX_TIM8_Init+0xa4>)
 800165a:	f005 ff49 	bl	80074f0 <HAL_TIM_IC_Init>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d001      	beq.n	8001668 <MX_TIM8_Init+0x58>
  {
    Error_Handler();
 8001664:	f000 f9d2 	bl	8001a0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001668:	2300      	movs	r3, #0
 800166a:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800166c:	2300      	movs	r3, #0
 800166e:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001670:	f107 0310 	add.w	r3, r7, #16
 8001674:	4619      	mov	r1, r3
 8001676:	480f      	ldr	r0, [pc, #60]	; (80016b4 <MX_TIM8_Init+0xa4>)
 8001678:	f006 fe0a 	bl	8008290 <HAL_TIMEx_MasterConfigSynchronization>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d001      	beq.n	8001686 <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 8001682:	f000 f9c3 	bl	8001a0c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001686:	2300      	movs	r3, #0
 8001688:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800168a:	2301      	movs	r3, #1
 800168c:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800168e:	2300      	movs	r3, #0
 8001690:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001692:	2300      	movs	r3, #0
 8001694:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001696:	463b      	mov	r3, r7
 8001698:	2200      	movs	r2, #0
 800169a:	4619      	mov	r1, r3
 800169c:	4805      	ldr	r0, [pc, #20]	; (80016b4 <MX_TIM8_Init+0xa4>)
 800169e:	f006 f9a7 	bl	80079f0 <HAL_TIM_IC_ConfigChannel>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <MX_TIM8_Init+0x9c>
  {
    Error_Handler();
 80016a8:	f000 f9b0 	bl	8001a0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80016ac:	bf00      	nop
 80016ae:	3718      	adds	r7, #24
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bd80      	pop	{r7, pc}
 80016b4:	2000007c 	.word	0x2000007c
 80016b8:	40010400 	.word	0x40010400

080016bc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b082      	sub	sp, #8
 80016c0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80016c2:	2300      	movs	r3, #0
 80016c4:	607b      	str	r3, [r7, #4]
 80016c6:	4b0c      	ldr	r3, [pc, #48]	; (80016f8 <MX_DMA_Init+0x3c>)
 80016c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ca:	4a0b      	ldr	r2, [pc, #44]	; (80016f8 <MX_DMA_Init+0x3c>)
 80016cc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80016d0:	6313      	str	r3, [r2, #48]	; 0x30
 80016d2:	4b09      	ldr	r3, [pc, #36]	; (80016f8 <MX_DMA_Init+0x3c>)
 80016d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80016da:	607b      	str	r3, [r7, #4]
 80016dc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 80016de:	2200      	movs	r2, #0
 80016e0:	2100      	movs	r1, #0
 80016e2:	2039      	movs	r0, #57	; 0x39
 80016e4:	f000 fde5 	bl	80022b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80016e8:	2039      	movs	r0, #57	; 0x39
 80016ea:	f000 fdfe 	bl	80022ea <HAL_NVIC_EnableIRQ>

}
 80016ee:	bf00      	nop
 80016f0:	3708      	adds	r7, #8
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	40023800 	.word	0x40023800

080016fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b08c      	sub	sp, #48	; 0x30
 8001700:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001702:	f107 031c 	add.w	r3, r7, #28
 8001706:	2200      	movs	r2, #0
 8001708:	601a      	str	r2, [r3, #0]
 800170a:	605a      	str	r2, [r3, #4]
 800170c:	609a      	str	r2, [r3, #8]
 800170e:	60da      	str	r2, [r3, #12]
 8001710:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001712:	2300      	movs	r3, #0
 8001714:	61bb      	str	r3, [r7, #24]
 8001716:	4b65      	ldr	r3, [pc, #404]	; (80018ac <MX_GPIO_Init+0x1b0>)
 8001718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800171a:	4a64      	ldr	r2, [pc, #400]	; (80018ac <MX_GPIO_Init+0x1b0>)
 800171c:	f043 0310 	orr.w	r3, r3, #16
 8001720:	6313      	str	r3, [r2, #48]	; 0x30
 8001722:	4b62      	ldr	r3, [pc, #392]	; (80018ac <MX_GPIO_Init+0x1b0>)
 8001724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001726:	f003 0310 	and.w	r3, r3, #16
 800172a:	61bb      	str	r3, [r7, #24]
 800172c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800172e:	2300      	movs	r3, #0
 8001730:	617b      	str	r3, [r7, #20]
 8001732:	4b5e      	ldr	r3, [pc, #376]	; (80018ac <MX_GPIO_Init+0x1b0>)
 8001734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001736:	4a5d      	ldr	r2, [pc, #372]	; (80018ac <MX_GPIO_Init+0x1b0>)
 8001738:	f043 0304 	orr.w	r3, r3, #4
 800173c:	6313      	str	r3, [r2, #48]	; 0x30
 800173e:	4b5b      	ldr	r3, [pc, #364]	; (80018ac <MX_GPIO_Init+0x1b0>)
 8001740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001742:	f003 0304 	and.w	r3, r3, #4
 8001746:	617b      	str	r3, [r7, #20]
 8001748:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800174a:	2300      	movs	r3, #0
 800174c:	613b      	str	r3, [r7, #16]
 800174e:	4b57      	ldr	r3, [pc, #348]	; (80018ac <MX_GPIO_Init+0x1b0>)
 8001750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001752:	4a56      	ldr	r2, [pc, #344]	; (80018ac <MX_GPIO_Init+0x1b0>)
 8001754:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001758:	6313      	str	r3, [r2, #48]	; 0x30
 800175a:	4b54      	ldr	r3, [pc, #336]	; (80018ac <MX_GPIO_Init+0x1b0>)
 800175c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800175e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001762:	613b      	str	r3, [r7, #16]
 8001764:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001766:	2300      	movs	r3, #0
 8001768:	60fb      	str	r3, [r7, #12]
 800176a:	4b50      	ldr	r3, [pc, #320]	; (80018ac <MX_GPIO_Init+0x1b0>)
 800176c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800176e:	4a4f      	ldr	r2, [pc, #316]	; (80018ac <MX_GPIO_Init+0x1b0>)
 8001770:	f043 0301 	orr.w	r3, r3, #1
 8001774:	6313      	str	r3, [r2, #48]	; 0x30
 8001776:	4b4d      	ldr	r3, [pc, #308]	; (80018ac <MX_GPIO_Init+0x1b0>)
 8001778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800177a:	f003 0301 	and.w	r3, r3, #1
 800177e:	60fb      	str	r3, [r7, #12]
 8001780:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001782:	2300      	movs	r3, #0
 8001784:	60bb      	str	r3, [r7, #8]
 8001786:	4b49      	ldr	r3, [pc, #292]	; (80018ac <MX_GPIO_Init+0x1b0>)
 8001788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178a:	4a48      	ldr	r2, [pc, #288]	; (80018ac <MX_GPIO_Init+0x1b0>)
 800178c:	f043 0302 	orr.w	r3, r3, #2
 8001790:	6313      	str	r3, [r2, #48]	; 0x30
 8001792:	4b46      	ldr	r3, [pc, #280]	; (80018ac <MX_GPIO_Init+0x1b0>)
 8001794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001796:	f003 0302 	and.w	r3, r3, #2
 800179a:	60bb      	str	r3, [r7, #8]
 800179c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800179e:	2300      	movs	r3, #0
 80017a0:	607b      	str	r3, [r7, #4]
 80017a2:	4b42      	ldr	r3, [pc, #264]	; (80018ac <MX_GPIO_Init+0x1b0>)
 80017a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017a6:	4a41      	ldr	r2, [pc, #260]	; (80018ac <MX_GPIO_Init+0x1b0>)
 80017a8:	f043 0308 	orr.w	r3, r3, #8
 80017ac:	6313      	str	r3, [r2, #48]	; 0x30
 80017ae:	4b3f      	ldr	r3, [pc, #252]	; (80018ac <MX_GPIO_Init+0x1b0>)
 80017b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017b2:	f003 0308 	and.w	r3, r3, #8
 80017b6:	607b      	str	r3, [r7, #4]
 80017b8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, FSMC_BLK_Pin|HEART_Pin, GPIO_PIN_RESET);
 80017ba:	2200      	movs	r2, #0
 80017bc:	2142      	movs	r1, #66	; 0x42
 80017be:	483c      	ldr	r0, [pc, #240]	; (80018b0 <MX_GPIO_Init+0x1b4>)
 80017c0:	f002 ff94 	bl	80046ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 80017c4:	2200      	movs	r2, #0
 80017c6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80017ca:	483a      	ldr	r0, [pc, #232]	; (80018b4 <MX_GPIO_Init+0x1b8>)
 80017cc:	f002 ff8e 	bl	80046ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 80017d0:	2200      	movs	r2, #0
 80017d2:	2102      	movs	r1, #2
 80017d4:	4838      	ldr	r0, [pc, #224]	; (80018b8 <MX_GPIO_Init+0x1bc>)
 80017d6:	f002 ff89 	bl	80046ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_RST_Pin|LCD_BL_Pin, GPIO_PIN_RESET);
 80017da:	2200      	movs	r2, #0
 80017dc:	2103      	movs	r1, #3
 80017de:	4837      	ldr	r0, [pc, #220]	; (80018bc <MX_GPIO_Init+0x1c0>)
 80017e0:	f002 ff84 	bl	80046ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, CAMERA_RESET_Pin|GPIO_PIN_12, GPIO_PIN_RESET);
 80017e4:	2200      	movs	r2, #0
 80017e6:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80017ea:	4835      	ldr	r0, [pc, #212]	; (80018c0 <MX_GPIO_Init+0x1c4>)
 80017ec:	f002 ff7e 	bl	80046ec <HAL_GPIO_WritePin>

  /*Configure GPIO pins : FSMC_BLK_Pin HEART_Pin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin|HEART_Pin;
 80017f0:	2342      	movs	r3, #66	; 0x42
 80017f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017f4:	2301      	movs	r3, #1
 80017f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f8:	2300      	movs	r3, #0
 80017fa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017fc:	2300      	movs	r3, #0
 80017fe:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001800:	f107 031c 	add.w	r3, r7, #28
 8001804:	4619      	mov	r1, r3
 8001806:	482a      	ldr	r0, [pc, #168]	; (80018b0 <MX_GPIO_Init+0x1b4>)
 8001808:	f002 fdd4 	bl	80043b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : FSMC_RES_Pin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 800180c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001810:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001812:	2301      	movs	r3, #1
 8001814:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001816:	2300      	movs	r3, #0
 8001818:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800181a:	2300      	movs	r3, #0
 800181c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 800181e:	f107 031c 	add.w	r3, r7, #28
 8001822:	4619      	mov	r1, r3
 8001824:	4823      	ldr	r0, [pc, #140]	; (80018b4 <MX_GPIO_Init+0x1b8>)
 8001826:	f002 fdc5 	bl	80043b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800182a:	2302      	movs	r3, #2
 800182c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800182e:	2301      	movs	r3, #1
 8001830:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001832:	2300      	movs	r3, #0
 8001834:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001836:	2300      	movs	r3, #0
 8001838:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800183a:	f107 031c 	add.w	r3, r7, #28
 800183e:	4619      	mov	r1, r3
 8001840:	481d      	ldr	r0, [pc, #116]	; (80018b8 <MX_GPIO_Init+0x1bc>)
 8001842:	f002 fdb7 	bl	80043b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_RST_Pin LCD_BL_Pin */
  GPIO_InitStruct.Pin = LCD_RST_Pin|LCD_BL_Pin;
 8001846:	2303      	movs	r3, #3
 8001848:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800184a:	2301      	movs	r3, #1
 800184c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800184e:	2300      	movs	r3, #0
 8001850:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001852:	2300      	movs	r3, #0
 8001854:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001856:	f107 031c 	add.w	r3, r7, #28
 800185a:	4619      	mov	r1, r3
 800185c:	4817      	ldr	r0, [pc, #92]	; (80018bc <MX_GPIO_Init+0x1c0>)
 800185e:	f002 fda9 	bl	80043b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : CAMERA_RESET_Pin PD12 */
  GPIO_InitStruct.Pin = CAMERA_RESET_Pin|GPIO_PIN_12;
 8001862:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001866:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001868:	2301      	movs	r3, #1
 800186a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186c:	2300      	movs	r3, #0
 800186e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001870:	2300      	movs	r3, #0
 8001872:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001874:	f107 031c 	add.w	r3, r7, #28
 8001878:	4619      	mov	r1, r3
 800187a:	4811      	ldr	r0, [pc, #68]	; (80018c0 <MX_GPIO_Init+0x1c4>)
 800187c:	f002 fd9a 	bl	80043b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001880:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001884:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001886:	2302      	movs	r3, #2
 8001888:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800188a:	2301      	movs	r3, #1
 800188c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800188e:	2303      	movs	r3, #3
 8001890:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8001892:	2300      	movs	r3, #0
 8001894:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001896:	f107 031c 	add.w	r3, r7, #28
 800189a:	4619      	mov	r1, r3
 800189c:	4806      	ldr	r0, [pc, #24]	; (80018b8 <MX_GPIO_Init+0x1bc>)
 800189e:	f002 fd89 	bl	80043b4 <HAL_GPIO_Init>

}
 80018a2:	bf00      	nop
 80018a4:	3730      	adds	r7, #48	; 0x30
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	40023800 	.word	0x40023800
 80018b0:	40021000 	.word	0x40021000
 80018b4:	40020800 	.word	0x40020800
 80018b8:	40020000 	.word	0x40020000
 80018bc:	40020400 	.word	0x40020400
 80018c0:	40020c00 	.word	0x40020c00

080018c4 <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b08e      	sub	sp, #56	; 0x38
 80018c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 80018ca:	f107 031c 	add.w	r3, r7, #28
 80018ce:	2200      	movs	r2, #0
 80018d0:	601a      	str	r2, [r3, #0]
 80018d2:	605a      	str	r2, [r3, #4]
 80018d4:	609a      	str	r2, [r3, #8]
 80018d6:	60da      	str	r2, [r3, #12]
 80018d8:	611a      	str	r2, [r3, #16]
 80018da:	615a      	str	r2, [r3, #20]
 80018dc:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 80018de:	463b      	mov	r3, r7
 80018e0:	2200      	movs	r2, #0
 80018e2:	601a      	str	r2, [r3, #0]
 80018e4:	605a      	str	r2, [r3, #4]
 80018e6:	609a      	str	r2, [r3, #8]
 80018e8:	60da      	str	r2, [r3, #12]
 80018ea:	611a      	str	r2, [r3, #16]
 80018ec:	615a      	str	r2, [r3, #20]
 80018ee:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 80018f0:	4b2f      	ldr	r3, [pc, #188]	; (80019b0 <MX_FSMC_Init+0xec>)
 80018f2:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80018f6:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80018f8:	4b2d      	ldr	r3, [pc, #180]	; (80019b0 <MX_FSMC_Init+0xec>)
 80018fa:	4a2e      	ldr	r2, [pc, #184]	; (80019b4 <MX_FSMC_Init+0xf0>)
 80018fc:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 80018fe:	4b2c      	ldr	r3, [pc, #176]	; (80019b0 <MX_FSMC_Init+0xec>)
 8001900:	2200      	movs	r2, #0
 8001902:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8001904:	4b2a      	ldr	r3, [pc, #168]	; (80019b0 <MX_FSMC_Init+0xec>)
 8001906:	2200      	movs	r2, #0
 8001908:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 800190a:	4b29      	ldr	r3, [pc, #164]	; (80019b0 <MX_FSMC_Init+0xec>)
 800190c:	2200      	movs	r2, #0
 800190e:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001910:	4b27      	ldr	r3, [pc, #156]	; (80019b0 <MX_FSMC_Init+0xec>)
 8001912:	2210      	movs	r2, #16
 8001914:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8001916:	4b26      	ldr	r3, [pc, #152]	; (80019b0 <MX_FSMC_Init+0xec>)
 8001918:	2200      	movs	r2, #0
 800191a:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 800191c:	4b24      	ldr	r3, [pc, #144]	; (80019b0 <MX_FSMC_Init+0xec>)
 800191e:	2200      	movs	r2, #0
 8001920:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8001922:	4b23      	ldr	r3, [pc, #140]	; (80019b0 <MX_FSMC_Init+0xec>)
 8001924:	2200      	movs	r2, #0
 8001926:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8001928:	4b21      	ldr	r3, [pc, #132]	; (80019b0 <MX_FSMC_Init+0xec>)
 800192a:	2200      	movs	r2, #0
 800192c:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 800192e:	4b20      	ldr	r3, [pc, #128]	; (80019b0 <MX_FSMC_Init+0xec>)
 8001930:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001934:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8001936:	4b1e      	ldr	r3, [pc, #120]	; (80019b0 <MX_FSMC_Init+0xec>)
 8001938:	2200      	movs	r2, #0
 800193a:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 800193c:	4b1c      	ldr	r3, [pc, #112]	; (80019b0 <MX_FSMC_Init+0xec>)
 800193e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001942:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001944:	4b1a      	ldr	r3, [pc, #104]	; (80019b0 <MX_FSMC_Init+0xec>)
 8001946:	2200      	movs	r2, #0
 8001948:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 800194a:	4b19      	ldr	r3, [pc, #100]	; (80019b0 <MX_FSMC_Init+0xec>)
 800194c:	2200      	movs	r2, #0
 800194e:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8001950:	4b17      	ldr	r3, [pc, #92]	; (80019b0 <MX_FSMC_Init+0xec>)
 8001952:	2200      	movs	r2, #0
 8001954:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 8001956:	230f      	movs	r3, #15
 8001958:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 800195a:	230f      	movs	r3, #15
 800195c:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 800195e:	233c      	movs	r3, #60	; 0x3c
 8001960:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 8001962:	2300      	movs	r3, #0
 8001964:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 8001966:	2310      	movs	r3, #16
 8001968:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 800196a:	2311      	movs	r3, #17
 800196c:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 800196e:	2300      	movs	r3, #0
 8001970:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 8001972:	2308      	movs	r3, #8
 8001974:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8001976:	230f      	movs	r3, #15
 8001978:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 800197a:	2309      	movs	r3, #9
 800197c:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 800197e:	2300      	movs	r3, #0
 8001980:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 8001982:	2310      	movs	r3, #16
 8001984:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 8001986:	2311      	movs	r3, #17
 8001988:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 800198a:	2300      	movs	r3, #0
 800198c:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 800198e:	463a      	mov	r2, r7
 8001990:	f107 031c 	add.w	r3, r7, #28
 8001994:	4619      	mov	r1, r3
 8001996:	4806      	ldr	r0, [pc, #24]	; (80019b0 <MX_FSMC_Init+0xec>)
 8001998:	f005 fca6 	bl	80072e8 <HAL_SRAM_Init>
 800199c:	4603      	mov	r3, r0
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d001      	beq.n	80019a6 <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 80019a2:	f000 f833 	bl	8001a0c <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 80019a6:	bf00      	nop
 80019a8:	3738      	adds	r7, #56	; 0x38
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	20009778 	.word	0x20009778
 80019b4:	a0000104 	.word	0xa0000104

080019b8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
static int count = 0;
float dis = 0;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b082      	sub	sp, #8
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM3){
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4a0e      	ldr	r2, [pc, #56]	; (8001a00 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d115      	bne.n	80019f6 <HAL_TIM_PeriodElapsedCallback+0x3e>
    	count++;
 80019ca:	4b0e      	ldr	r3, [pc, #56]	; (8001a04 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	3301      	adds	r3, #1
 80019d0:	4a0c      	ldr	r2, [pc, #48]	; (8001a04 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 80019d2:	6013      	str	r3, [r2, #0]
    	if(count >= 10)
 80019d4:	4b0b      	ldr	r3, [pc, #44]	; (8001a04 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	2b09      	cmp	r3, #9
 80019da:	dd0c      	ble.n	80019f6 <HAL_TIM_PeriodElapsedCallback+0x3e>
    	{
        	dis = fsm_hcsr04_reading();
 80019dc:	f7ff fbc2 	bl	8001164 <fsm_hcsr04_reading>
 80019e0:	4603      	mov	r3, r0
 80019e2:	ee07 3a90 	vmov	s15, r3
 80019e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80019ea:	4b07      	ldr	r3, [pc, #28]	; (8001a08 <HAL_TIM_PeriodElapsedCallback+0x50>)
 80019ec:	edc3 7a00 	vstr	s15, [r3]
        	count = 0;
 80019f0:	4b04      	ldr	r3, [pc, #16]	; (8001a04 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	601a      	str	r2, [r3, #0]
    	}
    }

}
 80019f6:	bf00      	nop
 80019f8:	3708      	adds	r7, #8
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	40000400 	.word	0x40000400
 8001a04:	20000070 	.word	0x20000070
 8001a08:	20000074 	.word	0x20000074

08001a0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a10:	b672      	cpsid	i
}
 8001a12:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a14:	e7fe      	b.n	8001a14 <Error_Handler+0x8>
	...

08001a18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b083      	sub	sp, #12
 8001a1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a1e:	2300      	movs	r3, #0
 8001a20:	607b      	str	r3, [r7, #4]
 8001a22:	4b10      	ldr	r3, [pc, #64]	; (8001a64 <HAL_MspInit+0x4c>)
 8001a24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a26:	4a0f      	ldr	r2, [pc, #60]	; (8001a64 <HAL_MspInit+0x4c>)
 8001a28:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a2c:	6453      	str	r3, [r2, #68]	; 0x44
 8001a2e:	4b0d      	ldr	r3, [pc, #52]	; (8001a64 <HAL_MspInit+0x4c>)
 8001a30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a32:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a36:	607b      	str	r3, [r7, #4]
 8001a38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	603b      	str	r3, [r7, #0]
 8001a3e:	4b09      	ldr	r3, [pc, #36]	; (8001a64 <HAL_MspInit+0x4c>)
 8001a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a42:	4a08      	ldr	r2, [pc, #32]	; (8001a64 <HAL_MspInit+0x4c>)
 8001a44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a48:	6413      	str	r3, [r2, #64]	; 0x40
 8001a4a:	4b06      	ldr	r3, [pc, #24]	; (8001a64 <HAL_MspInit+0x4c>)
 8001a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a52:	603b      	str	r3, [r7, #0]
 8001a54:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a56:	bf00      	nop
 8001a58:	370c      	adds	r7, #12
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a60:	4770      	bx	lr
 8001a62:	bf00      	nop
 8001a64:	40023800 	.word	0x40023800

08001a68 <HAL_DCMI_MspInit>:
* This function configures the hardware resources used in this example
* @param hdcmi: DCMI handle pointer
* @retval None
*/
void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b08c      	sub	sp, #48	; 0x30
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a70:	f107 031c 	add.w	r3, r7, #28
 8001a74:	2200      	movs	r2, #0
 8001a76:	601a      	str	r2, [r3, #0]
 8001a78:	605a      	str	r2, [r3, #4]
 8001a7a:	609a      	str	r2, [r3, #8]
 8001a7c:	60da      	str	r2, [r3, #12]
 8001a7e:	611a      	str	r2, [r3, #16]
  if(hdcmi->Instance==DCMI)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a54      	ldr	r2, [pc, #336]	; (8001bd8 <HAL_DCMI_MspInit+0x170>)
 8001a86:	4293      	cmp	r3, r2
 8001a88:	f040 80a2 	bne.w	8001bd0 <HAL_DCMI_MspInit+0x168>
  {
  /* USER CODE BEGIN DCMI_MspInit 0 */

  /* USER CODE END DCMI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	61bb      	str	r3, [r7, #24]
 8001a90:	4b52      	ldr	r3, [pc, #328]	; (8001bdc <HAL_DCMI_MspInit+0x174>)
 8001a92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a94:	4a51      	ldr	r2, [pc, #324]	; (8001bdc <HAL_DCMI_MspInit+0x174>)
 8001a96:	f043 0301 	orr.w	r3, r3, #1
 8001a9a:	6353      	str	r3, [r2, #52]	; 0x34
 8001a9c:	4b4f      	ldr	r3, [pc, #316]	; (8001bdc <HAL_DCMI_MspInit+0x174>)
 8001a9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001aa0:	f003 0301 	and.w	r3, r3, #1
 8001aa4:	61bb      	str	r3, [r7, #24]
 8001aa6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	617b      	str	r3, [r7, #20]
 8001aac:	4b4b      	ldr	r3, [pc, #300]	; (8001bdc <HAL_DCMI_MspInit+0x174>)
 8001aae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ab0:	4a4a      	ldr	r2, [pc, #296]	; (8001bdc <HAL_DCMI_MspInit+0x174>)
 8001ab2:	f043 0301 	orr.w	r3, r3, #1
 8001ab6:	6313      	str	r3, [r2, #48]	; 0x30
 8001ab8:	4b48      	ldr	r3, [pc, #288]	; (8001bdc <HAL_DCMI_MspInit+0x174>)
 8001aba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001abc:	f003 0301 	and.w	r3, r3, #1
 8001ac0:	617b      	str	r3, [r7, #20]
 8001ac2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	613b      	str	r3, [r7, #16]
 8001ac8:	4b44      	ldr	r3, [pc, #272]	; (8001bdc <HAL_DCMI_MspInit+0x174>)
 8001aca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001acc:	4a43      	ldr	r2, [pc, #268]	; (8001bdc <HAL_DCMI_MspInit+0x174>)
 8001ace:	f043 0304 	orr.w	r3, r3, #4
 8001ad2:	6313      	str	r3, [r2, #48]	; 0x30
 8001ad4:	4b41      	ldr	r3, [pc, #260]	; (8001bdc <HAL_DCMI_MspInit+0x174>)
 8001ad6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ad8:	f003 0304 	and.w	r3, r3, #4
 8001adc:	613b      	str	r3, [r7, #16]
 8001ade:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	60fb      	str	r3, [r7, #12]
 8001ae4:	4b3d      	ldr	r3, [pc, #244]	; (8001bdc <HAL_DCMI_MspInit+0x174>)
 8001ae6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ae8:	4a3c      	ldr	r2, [pc, #240]	; (8001bdc <HAL_DCMI_MspInit+0x174>)
 8001aea:	f043 0302 	orr.w	r3, r3, #2
 8001aee:	6313      	str	r3, [r2, #48]	; 0x30
 8001af0:	4b3a      	ldr	r3, [pc, #232]	; (8001bdc <HAL_DCMI_MspInit+0x174>)
 8001af2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001af4:	f003 0302 	and.w	r3, r3, #2
 8001af8:	60fb      	str	r3, [r7, #12]
 8001afa:	68fb      	ldr	r3, [r7, #12]
    PB6     ------> DCMI_D5
    PB7     ------> DCMI_VSYNC
    PB8     ------> DCMI_D6
    PB9     ------> DCMI_D7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_9;
 8001afc:	f44f 7314 	mov.w	r3, #592	; 0x250
 8001b00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b02:	2302      	movs	r3, #2
 8001b04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001b06:	2302      	movs	r3, #2
 8001b08:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b0a:	2303      	movs	r3, #3
 8001b0c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001b0e:	230d      	movs	r3, #13
 8001b10:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b12:	f107 031c 	add.w	r3, r7, #28
 8001b16:	4619      	mov	r1, r3
 8001b18:	4831      	ldr	r0, [pc, #196]	; (8001be0 <HAL_DCMI_MspInit+0x178>)
 8001b1a:	f002 fc4b 	bl	80043b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11;
 8001b1e:	f44f 6338 	mov.w	r3, #2944	; 0xb80
 8001b22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b24:	2302      	movs	r3, #2
 8001b26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001b28:	2302      	movs	r3, #2
 8001b2a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b2c:	2303      	movs	r3, #3
 8001b2e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001b30:	230d      	movs	r3, #13
 8001b32:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b34:	f107 031c 	add.w	r3, r7, #28
 8001b38:	4619      	mov	r1, r3
 8001b3a:	482a      	ldr	r0, [pc, #168]	; (8001be4 <HAL_DCMI_MspInit+0x17c>)
 8001b3c:	f002 fc3a 	bl	80043b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001b40:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8001b44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b46:	2302      	movs	r3, #2
 8001b48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001b4a:	2302      	movs	r3, #2
 8001b4c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b4e:	2303      	movs	r3, #3
 8001b50:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001b52:	230d      	movs	r3, #13
 8001b54:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b56:	f107 031c 	add.w	r3, r7, #28
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	4822      	ldr	r0, [pc, #136]	; (8001be8 <HAL_DCMI_MspInit+0x180>)
 8001b5e:	f002 fc29 	bl	80043b4 <HAL_GPIO_Init>

    /* DCMI DMA Init */
    /* DCMI Init */
    hdma_dcmi.Instance = DMA2_Stream1;
 8001b62:	4b22      	ldr	r3, [pc, #136]	; (8001bec <HAL_DCMI_MspInit+0x184>)
 8001b64:	4a22      	ldr	r2, [pc, #136]	; (8001bf0 <HAL_DCMI_MspInit+0x188>)
 8001b66:	601a      	str	r2, [r3, #0]
    hdma_dcmi.Init.Channel = DMA_CHANNEL_1;
 8001b68:	4b20      	ldr	r3, [pc, #128]	; (8001bec <HAL_DCMI_MspInit+0x184>)
 8001b6a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b6e:	605a      	str	r2, [r3, #4]
    hdma_dcmi.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b70:	4b1e      	ldr	r3, [pc, #120]	; (8001bec <HAL_DCMI_MspInit+0x184>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	609a      	str	r2, [r3, #8]
    hdma_dcmi.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b76:	4b1d      	ldr	r3, [pc, #116]	; (8001bec <HAL_DCMI_MspInit+0x184>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	60da      	str	r2, [r3, #12]
    hdma_dcmi.Init.MemInc = DMA_MINC_DISABLE;
 8001b7c:	4b1b      	ldr	r3, [pc, #108]	; (8001bec <HAL_DCMI_MspInit+0x184>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	611a      	str	r2, [r3, #16]
    hdma_dcmi.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001b82:	4b1a      	ldr	r3, [pc, #104]	; (8001bec <HAL_DCMI_MspInit+0x184>)
 8001b84:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001b88:	615a      	str	r2, [r3, #20]
    hdma_dcmi.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001b8a:	4b18      	ldr	r3, [pc, #96]	; (8001bec <HAL_DCMI_MspInit+0x184>)
 8001b8c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001b90:	619a      	str	r2, [r3, #24]
    hdma_dcmi.Init.Mode = DMA_NORMAL;
 8001b92:	4b16      	ldr	r3, [pc, #88]	; (8001bec <HAL_DCMI_MspInit+0x184>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	61da      	str	r2, [r3, #28]
    hdma_dcmi.Init.Priority = DMA_PRIORITY_LOW;
 8001b98:	4b14      	ldr	r3, [pc, #80]	; (8001bec <HAL_DCMI_MspInit+0x184>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	621a      	str	r2, [r3, #32]
    hdma_dcmi.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001b9e:	4b13      	ldr	r3, [pc, #76]	; (8001bec <HAL_DCMI_MspInit+0x184>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dcmi) != HAL_OK)
 8001ba4:	4811      	ldr	r0, [pc, #68]	; (8001bec <HAL_DCMI_MspInit+0x184>)
 8001ba6:	f000 fe6d 	bl	8002884 <HAL_DMA_Init>
 8001baa:	4603      	mov	r3, r0
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d001      	beq.n	8001bb4 <HAL_DCMI_MspInit+0x14c>
    {
      Error_Handler();
 8001bb0:	f7ff ff2c 	bl	8001a0c <Error_Handler>
    }

    __HAL_LINKDMA(hdcmi,DMA_Handle,hdma_dcmi);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	4a0d      	ldr	r2, [pc, #52]	; (8001bec <HAL_DCMI_MspInit+0x184>)
 8001bb8:	639a      	str	r2, [r3, #56]	; 0x38
 8001bba:	4a0c      	ldr	r2, [pc, #48]	; (8001bec <HAL_DCMI_MspInit+0x184>)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	6393      	str	r3, [r2, #56]	; 0x38

    /* DCMI interrupt Init */
    HAL_NVIC_SetPriority(DCMI_IRQn, 0, 0);
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	2100      	movs	r1, #0
 8001bc4:	204e      	movs	r0, #78	; 0x4e
 8001bc6:	f000 fb74 	bl	80022b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DCMI_IRQn);
 8001bca:	204e      	movs	r0, #78	; 0x4e
 8001bcc:	f000 fb8d 	bl	80022ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DCMI_MspInit 1 */

  /* USER CODE END DCMI_MspInit 1 */
  }

}
 8001bd0:	bf00      	nop
 8001bd2:	3730      	adds	r7, #48	; 0x30
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd80      	pop	{r7, pc}
 8001bd8:	50050000 	.word	0x50050000
 8001bdc:	40023800 	.word	0x40023800
 8001be0:	40020000 	.word	0x40020000
 8001be4:	40020800 	.word	0x40020800
 8001be8:	40020400 	.word	0x40020400
 8001bec:	20009718 	.word	0x20009718
 8001bf0:	40026428 	.word	0x40026428

08001bf4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b08a      	sub	sp, #40	; 0x28
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bfc:	f107 0314 	add.w	r3, r7, #20
 8001c00:	2200      	movs	r2, #0
 8001c02:	601a      	str	r2, [r3, #0]
 8001c04:	605a      	str	r2, [r3, #4]
 8001c06:	609a      	str	r2, [r3, #8]
 8001c08:	60da      	str	r2, [r3, #12]
 8001c0a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4a21      	ldr	r2, [pc, #132]	; (8001c98 <HAL_I2C_MspInit+0xa4>)
 8001c12:	4293      	cmp	r3, r2
 8001c14:	d13c      	bne.n	8001c90 <HAL_I2C_MspInit+0x9c>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c16:	2300      	movs	r3, #0
 8001c18:	613b      	str	r3, [r7, #16]
 8001c1a:	4b20      	ldr	r3, [pc, #128]	; (8001c9c <HAL_I2C_MspInit+0xa8>)
 8001c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c1e:	4a1f      	ldr	r2, [pc, #124]	; (8001c9c <HAL_I2C_MspInit+0xa8>)
 8001c20:	f043 0302 	orr.w	r3, r3, #2
 8001c24:	6313      	str	r3, [r2, #48]	; 0x30
 8001c26:	4b1d      	ldr	r3, [pc, #116]	; (8001c9c <HAL_I2C_MspInit+0xa8>)
 8001c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c2a:	f003 0302 	and.w	r3, r3, #2
 8001c2e:	613b      	str	r3, [r7, #16]
 8001c30:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001c32:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001c36:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c38:	2312      	movs	r3, #18
 8001c3a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c40:	2303      	movs	r3, #3
 8001c42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001c44:	2304      	movs	r3, #4
 8001c46:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c48:	f107 0314 	add.w	r3, r7, #20
 8001c4c:	4619      	mov	r1, r3
 8001c4e:	4814      	ldr	r0, [pc, #80]	; (8001ca0 <HAL_I2C_MspInit+0xac>)
 8001c50:	f002 fbb0 	bl	80043b4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001c54:	2300      	movs	r3, #0
 8001c56:	60fb      	str	r3, [r7, #12]
 8001c58:	4b10      	ldr	r3, [pc, #64]	; (8001c9c <HAL_I2C_MspInit+0xa8>)
 8001c5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c5c:	4a0f      	ldr	r2, [pc, #60]	; (8001c9c <HAL_I2C_MspInit+0xa8>)
 8001c5e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001c62:	6413      	str	r3, [r2, #64]	; 0x40
 8001c64:	4b0d      	ldr	r3, [pc, #52]	; (8001c9c <HAL_I2C_MspInit+0xa8>)
 8001c66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c68:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c6c:	60fb      	str	r3, [r7, #12]
 8001c6e:	68fb      	ldr	r3, [r7, #12]
    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 8001c70:	2200      	movs	r2, #0
 8001c72:	2100      	movs	r1, #0
 8001c74:	2021      	movs	r0, #33	; 0x21
 8001c76:	f000 fb1c 	bl	80022b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8001c7a:	2021      	movs	r0, #33	; 0x21
 8001c7c:	f000 fb35 	bl	80022ea <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 8001c80:	2200      	movs	r2, #0
 8001c82:	2100      	movs	r1, #0
 8001c84:	2022      	movs	r0, #34	; 0x22
 8001c86:	f000 fb14 	bl	80022b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8001c8a:	2022      	movs	r0, #34	; 0x22
 8001c8c:	f000 fb2d 	bl	80022ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001c90:	bf00      	nop
 8001c92:	3728      	adds	r7, #40	; 0x28
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}
 8001c98:	40005800 	.word	0x40005800
 8001c9c:	40023800 	.word	0x40023800
 8001ca0:	40020400 	.word	0x40020400

08001ca4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b084      	sub	sp, #16
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001cb4:	d116      	bne.n	8001ce4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	60fb      	str	r3, [r7, #12]
 8001cba:	4b1a      	ldr	r3, [pc, #104]	; (8001d24 <HAL_TIM_Base_MspInit+0x80>)
 8001cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cbe:	4a19      	ldr	r2, [pc, #100]	; (8001d24 <HAL_TIM_Base_MspInit+0x80>)
 8001cc0:	f043 0301 	orr.w	r3, r3, #1
 8001cc4:	6413      	str	r3, [r2, #64]	; 0x40
 8001cc6:	4b17      	ldr	r3, [pc, #92]	; (8001d24 <HAL_TIM_Base_MspInit+0x80>)
 8001cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cca:	f003 0301 	and.w	r3, r3, #1
 8001cce:	60fb      	str	r3, [r7, #12]
 8001cd0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	2100      	movs	r1, #0
 8001cd6:	201c      	movs	r0, #28
 8001cd8:	f000 faeb 	bl	80022b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001cdc:	201c      	movs	r0, #28
 8001cde:	f000 fb04 	bl	80022ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001ce2:	e01a      	b.n	8001d1a <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM3)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4a0f      	ldr	r2, [pc, #60]	; (8001d28 <HAL_TIM_Base_MspInit+0x84>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d115      	bne.n	8001d1a <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001cee:	2300      	movs	r3, #0
 8001cf0:	60bb      	str	r3, [r7, #8]
 8001cf2:	4b0c      	ldr	r3, [pc, #48]	; (8001d24 <HAL_TIM_Base_MspInit+0x80>)
 8001cf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cf6:	4a0b      	ldr	r2, [pc, #44]	; (8001d24 <HAL_TIM_Base_MspInit+0x80>)
 8001cf8:	f043 0302 	orr.w	r3, r3, #2
 8001cfc:	6413      	str	r3, [r2, #64]	; 0x40
 8001cfe:	4b09      	ldr	r3, [pc, #36]	; (8001d24 <HAL_TIM_Base_MspInit+0x80>)
 8001d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d02:	f003 0302 	and.w	r3, r3, #2
 8001d06:	60bb      	str	r3, [r7, #8]
 8001d08:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	2100      	movs	r1, #0
 8001d0e:	201d      	movs	r0, #29
 8001d10:	f000 facf 	bl	80022b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001d14:	201d      	movs	r0, #29
 8001d16:	f000 fae8 	bl	80022ea <HAL_NVIC_EnableIRQ>
}
 8001d1a:	bf00      	nop
 8001d1c:	3710      	adds	r7, #16
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	40023800 	.word	0x40023800
 8001d28:	40000400 	.word	0x40000400

08001d2c <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b08a      	sub	sp, #40	; 0x28
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d34:	f107 0314 	add.w	r3, r7, #20
 8001d38:	2200      	movs	r2, #0
 8001d3a:	601a      	str	r2, [r3, #0]
 8001d3c:	605a      	str	r2, [r3, #4]
 8001d3e:	609a      	str	r2, [r3, #8]
 8001d40:	60da      	str	r2, [r3, #12]
 8001d42:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM8)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4a1d      	ldr	r2, [pc, #116]	; (8001dc0 <HAL_TIM_IC_MspInit+0x94>)
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d133      	bne.n	8001db6 <HAL_TIM_IC_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001d4e:	2300      	movs	r3, #0
 8001d50:	613b      	str	r3, [r7, #16]
 8001d52:	4b1c      	ldr	r3, [pc, #112]	; (8001dc4 <HAL_TIM_IC_MspInit+0x98>)
 8001d54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d56:	4a1b      	ldr	r2, [pc, #108]	; (8001dc4 <HAL_TIM_IC_MspInit+0x98>)
 8001d58:	f043 0302 	orr.w	r3, r3, #2
 8001d5c:	6453      	str	r3, [r2, #68]	; 0x44
 8001d5e:	4b19      	ldr	r3, [pc, #100]	; (8001dc4 <HAL_TIM_IC_MspInit+0x98>)
 8001d60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d62:	f003 0302 	and.w	r3, r3, #2
 8001d66:	613b      	str	r3, [r7, #16]
 8001d68:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	60fb      	str	r3, [r7, #12]
 8001d6e:	4b15      	ldr	r3, [pc, #84]	; (8001dc4 <HAL_TIM_IC_MspInit+0x98>)
 8001d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d72:	4a14      	ldr	r2, [pc, #80]	; (8001dc4 <HAL_TIM_IC_MspInit+0x98>)
 8001d74:	f043 0304 	orr.w	r3, r3, #4
 8001d78:	6313      	str	r3, [r2, #48]	; 0x30
 8001d7a:	4b12      	ldr	r3, [pc, #72]	; (8001dc4 <HAL_TIM_IC_MspInit+0x98>)
 8001d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d7e:	f003 0304 	and.w	r3, r3, #4
 8001d82:	60fb      	str	r3, [r7, #12]
 8001d84:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001d86:	2340      	movs	r3, #64	; 0x40
 8001d88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d8a:	2302      	movs	r3, #2
 8001d8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d92:	2300      	movs	r3, #0
 8001d94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001d96:	2303      	movs	r3, #3
 8001d98:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d9a:	f107 0314 	add.w	r3, r7, #20
 8001d9e:	4619      	mov	r1, r3
 8001da0:	4809      	ldr	r0, [pc, #36]	; (8001dc8 <HAL_TIM_IC_MspInit+0x9c>)
 8001da2:	f002 fb07 	bl	80043b4 <HAL_GPIO_Init>

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 8001da6:	2200      	movs	r2, #0
 8001da8:	2100      	movs	r1, #0
 8001daa:	202e      	movs	r0, #46	; 0x2e
 8001dac:	f000 fa81 	bl	80022b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 8001db0:	202e      	movs	r0, #46	; 0x2e
 8001db2:	f000 fa9a 	bl	80022ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8001db6:	bf00      	nop
 8001db8:	3728      	adds	r7, #40	; 0x28
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	40010400 	.word	0x40010400
 8001dc4:	40023800 	.word	0x40023800
 8001dc8:	40020800 	.word	0x40020800

08001dcc <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b086      	sub	sp, #24
 8001dd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001dd2:	1d3b      	adds	r3, r7, #4
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	601a      	str	r2, [r3, #0]
 8001dd8:	605a      	str	r2, [r3, #4]
 8001dda:	609a      	str	r2, [r3, #8]
 8001ddc:	60da      	str	r2, [r3, #12]
 8001dde:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8001de0:	4b1c      	ldr	r3, [pc, #112]	; (8001e54 <HAL_FSMC_MspInit+0x88>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d131      	bne.n	8001e4c <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 8001de8:	4b1a      	ldr	r3, [pc, #104]	; (8001e54 <HAL_FSMC_MspInit+0x88>)
 8001dea:	2201      	movs	r2, #1
 8001dec:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8001dee:	2300      	movs	r3, #0
 8001df0:	603b      	str	r3, [r7, #0]
 8001df2:	4b19      	ldr	r3, [pc, #100]	; (8001e58 <HAL_FSMC_MspInit+0x8c>)
 8001df4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001df6:	4a18      	ldr	r2, [pc, #96]	; (8001e58 <HAL_FSMC_MspInit+0x8c>)
 8001df8:	f043 0301 	orr.w	r3, r3, #1
 8001dfc:	6393      	str	r3, [r2, #56]	; 0x38
 8001dfe:	4b16      	ldr	r3, [pc, #88]	; (8001e58 <HAL_FSMC_MspInit+0x8c>)
 8001e00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e02:	f003 0301 	and.w	r3, r3, #1
 8001e06:	603b      	str	r3, [r7, #0]
 8001e08:	683b      	ldr	r3, [r7, #0]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 8001e0a:	f64f 7388 	movw	r3, #65416	; 0xff88
 8001e0e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e10:	2302      	movs	r3, #2
 8001e12:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e14:	2300      	movs	r3, #0
 8001e16:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e18:	2303      	movs	r3, #3
 8001e1a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001e1c:	230c      	movs	r3, #12
 8001e1e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e20:	1d3b      	adds	r3, r7, #4
 8001e22:	4619      	mov	r1, r3
 8001e24:	480d      	ldr	r0, [pc, #52]	; (8001e5c <HAL_FSMC_MspInit+0x90>)
 8001e26:	f002 fac5 	bl	80043b4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8001e2a:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 8001e2e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e30:	2302      	movs	r3, #2
 8001e32:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e34:	2300      	movs	r3, #0
 8001e36:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e38:	2303      	movs	r3, #3
 8001e3a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001e3c:	230c      	movs	r3, #12
 8001e3e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e40:	1d3b      	adds	r3, r7, #4
 8001e42:	4619      	mov	r1, r3
 8001e44:	4806      	ldr	r0, [pc, #24]	; (8001e60 <HAL_FSMC_MspInit+0x94>)
 8001e46:	f002 fab5 	bl	80043b4 <HAL_GPIO_Init>
 8001e4a:	e000      	b.n	8001e4e <HAL_FSMC_MspInit+0x82>
    return;
 8001e4c:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8001e4e:	3718      	adds	r7, #24
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bd80      	pop	{r7, pc}
 8001e54:	20000078 	.word	0x20000078
 8001e58:	40023800 	.word	0x40023800
 8001e5c:	40021000 	.word	0x40021000
 8001e60:	40020c00 	.word	0x40020c00

08001e64 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b082      	sub	sp, #8
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001e6c:	f7ff ffae 	bl	8001dcc <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001e70:	bf00      	nop
 8001e72:	3708      	adds	r7, #8
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}

08001e78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e7c:	e7fe      	b.n	8001e7c <NMI_Handler+0x4>

08001e7e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e7e:	b480      	push	{r7}
 8001e80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e82:	e7fe      	b.n	8001e82 <HardFault_Handler+0x4>

08001e84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e84:	b480      	push	{r7}
 8001e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e88:	e7fe      	b.n	8001e88 <MemManage_Handler+0x4>

08001e8a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e8a:	b480      	push	{r7}
 8001e8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e8e:	e7fe      	b.n	8001e8e <BusFault_Handler+0x4>

08001e90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e90:	b480      	push	{r7}
 8001e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e94:	e7fe      	b.n	8001e94 <UsageFault_Handler+0x4>

08001e96 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e96:	b480      	push	{r7}
 8001e98:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e9a:	bf00      	nop
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea2:	4770      	bx	lr

08001ea4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ea8:	bf00      	nop
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb0:	4770      	bx	lr

08001eb2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001eb2:	b480      	push	{r7}
 8001eb4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001eb6:	bf00      	nop
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebe:	4770      	bx	lr

08001ec0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ec4:	f000 f8d6 	bl	8002074 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ec8:	bf00      	nop
 8001eca:	bd80      	pop	{r7, pc}

08001ecc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001ed0:	4802      	ldr	r0, [pc, #8]	; (8001edc <TIM2_IRQHandler+0x10>)
 8001ed2:	f005 fc85 	bl	80077e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001ed6:	bf00      	nop
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	bf00      	nop
 8001edc:	20009850 	.word	0x20009850

08001ee0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001ee4:	4802      	ldr	r0, [pc, #8]	; (8001ef0 <TIM3_IRQHandler+0x10>)
 8001ee6:	f005 fc7b 	bl	80077e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001eea:	bf00      	nop
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	200097c8 	.word	0x200097c8

08001ef4 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8001ef8:	4802      	ldr	r0, [pc, #8]	; (8001f04 <I2C2_EV_IRQHandler+0x10>)
 8001efa:	f002 fe53 	bl	8004ba4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8001efe:	bf00      	nop
 8001f00:	bd80      	pop	{r7, pc}
 8001f02:	bf00      	nop
 8001f04:	200096c4 	.word	0x200096c4

08001f08 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8001f0c:	4802      	ldr	r0, [pc, #8]	; (8001f18 <I2C2_ER_IRQHandler+0x10>)
 8001f0e:	f002 ffba 	bl	8004e86 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 8001f12:	bf00      	nop
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	200096c4 	.word	0x200096c4

08001f1c <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8001f20:	4802      	ldr	r0, [pc, #8]	; (8001f2c <TIM8_CC_IRQHandler+0x10>)
 8001f22:	f005 fc5d 	bl	80077e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 8001f26:	bf00      	nop
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	2000007c 	.word	0x2000007c

08001f30 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dcmi);
 8001f34:	4802      	ldr	r0, [pc, #8]	; (8001f40 <DMA2_Stream1_IRQHandler+0x10>)
 8001f36:	f000 fe3d 	bl	8002bb4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8001f3a:	bf00      	nop
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	20009718 	.word	0x20009718

08001f44 <DCMI_IRQHandler>:

/**
  * @brief This function handles DCMI global interrupt.
  */
void DCMI_IRQHandler(void)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DCMI_IRQn 0 */

  /* USER CODE END DCMI_IRQn 0 */
  HAL_DCMI_IRQHandler(&hdcmi);
 8001f48:	4802      	ldr	r0, [pc, #8]	; (8001f54 <DCMI_IRQHandler+0x10>)
 8001f4a:	f000 fae5 	bl	8002518 <HAL_DCMI_IRQHandler>
  /* USER CODE BEGIN DCMI_IRQn 1 */

  /* USER CODE END DCMI_IRQn 1 */
}
 8001f4e:	bf00      	nop
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	20009810 	.word	0x20009810

08001f58 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f5c:	4b06      	ldr	r3, [pc, #24]	; (8001f78 <SystemInit+0x20>)
 8001f5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f62:	4a05      	ldr	r2, [pc, #20]	; (8001f78 <SystemInit+0x20>)
 8001f64:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001f68:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f6c:	bf00      	nop
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f74:	4770      	bx	lr
 8001f76:	bf00      	nop
 8001f78:	e000ed00 	.word	0xe000ed00

08001f7c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001f7c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001fb4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001f80:	480d      	ldr	r0, [pc, #52]	; (8001fb8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001f82:	490e      	ldr	r1, [pc, #56]	; (8001fbc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001f84:	4a0e      	ldr	r2, [pc, #56]	; (8001fc0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001f86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f88:	e002      	b.n	8001f90 <LoopCopyDataInit>

08001f8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f8e:	3304      	adds	r3, #4

08001f90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f94:	d3f9      	bcc.n	8001f8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f96:	4a0b      	ldr	r2, [pc, #44]	; (8001fc4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001f98:	4c0b      	ldr	r4, [pc, #44]	; (8001fc8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001f9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f9c:	e001      	b.n	8001fa2 <LoopFillZerobss>

08001f9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fa0:	3204      	adds	r2, #4

08001fa2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fa2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fa4:	d3fb      	bcc.n	8001f9e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001fa6:	f7ff ffd7 	bl	8001f58 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001faa:	f006 fad1 	bl	8008550 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001fae:	f7ff f929 	bl	8001204 <main>
  bx  lr    
 8001fb2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001fb4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001fb8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fbc:	20000030 	.word	0x20000030
  ldr r2, =_sidata
 8001fc0:	08008960 	.word	0x08008960
  ldr r2, =_sbss
 8001fc4:	20000030 	.word	0x20000030
  ldr r4, =_ebss
 8001fc8:	2000989c 	.word	0x2000989c

08001fcc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001fcc:	e7fe      	b.n	8001fcc <ADC_IRQHandler>
	...

08001fd0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001fd4:	4b0e      	ldr	r3, [pc, #56]	; (8002010 <HAL_Init+0x40>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4a0d      	ldr	r2, [pc, #52]	; (8002010 <HAL_Init+0x40>)
 8001fda:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001fde:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001fe0:	4b0b      	ldr	r3, [pc, #44]	; (8002010 <HAL_Init+0x40>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	4a0a      	ldr	r2, [pc, #40]	; (8002010 <HAL_Init+0x40>)
 8001fe6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001fea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fec:	4b08      	ldr	r3, [pc, #32]	; (8002010 <HAL_Init+0x40>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4a07      	ldr	r2, [pc, #28]	; (8002010 <HAL_Init+0x40>)
 8001ff2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ff6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ff8:	2003      	movs	r0, #3
 8001ffa:	f000 f94f 	bl	800229c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ffe:	200f      	movs	r0, #15
 8002000:	f000 f808 	bl	8002014 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002004:	f7ff fd08 	bl	8001a18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002008:	2300      	movs	r3, #0
}
 800200a:	4618      	mov	r0, r3
 800200c:	bd80      	pop	{r7, pc}
 800200e:	bf00      	nop
 8002010:	40023c00 	.word	0x40023c00

08002014 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b082      	sub	sp, #8
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800201c:	4b12      	ldr	r3, [pc, #72]	; (8002068 <HAL_InitTick+0x54>)
 800201e:	681a      	ldr	r2, [r3, #0]
 8002020:	4b12      	ldr	r3, [pc, #72]	; (800206c <HAL_InitTick+0x58>)
 8002022:	781b      	ldrb	r3, [r3, #0]
 8002024:	4619      	mov	r1, r3
 8002026:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800202a:	fbb3 f3f1 	udiv	r3, r3, r1
 800202e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002032:	4618      	mov	r0, r3
 8002034:	f000 f967 	bl	8002306 <HAL_SYSTICK_Config>
 8002038:	4603      	mov	r3, r0
 800203a:	2b00      	cmp	r3, #0
 800203c:	d001      	beq.n	8002042 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800203e:	2301      	movs	r3, #1
 8002040:	e00e      	b.n	8002060 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	2b0f      	cmp	r3, #15
 8002046:	d80a      	bhi.n	800205e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002048:	2200      	movs	r2, #0
 800204a:	6879      	ldr	r1, [r7, #4]
 800204c:	f04f 30ff 	mov.w	r0, #4294967295
 8002050:	f000 f92f 	bl	80022b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002054:	4a06      	ldr	r2, [pc, #24]	; (8002070 <HAL_InitTick+0x5c>)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800205a:	2300      	movs	r3, #0
 800205c:	e000      	b.n	8002060 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800205e:	2301      	movs	r3, #1
}
 8002060:	4618      	mov	r0, r3
 8002062:	3708      	adds	r7, #8
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}
 8002068:	20000024 	.word	0x20000024
 800206c:	2000002c 	.word	0x2000002c
 8002070:	20000028 	.word	0x20000028

08002074 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002074:	b480      	push	{r7}
 8002076:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002078:	4b06      	ldr	r3, [pc, #24]	; (8002094 <HAL_IncTick+0x20>)
 800207a:	781b      	ldrb	r3, [r3, #0]
 800207c:	461a      	mov	r2, r3
 800207e:	4b06      	ldr	r3, [pc, #24]	; (8002098 <HAL_IncTick+0x24>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4413      	add	r3, r2
 8002084:	4a04      	ldr	r2, [pc, #16]	; (8002098 <HAL_IncTick+0x24>)
 8002086:	6013      	str	r3, [r2, #0]
}
 8002088:	bf00      	nop
 800208a:	46bd      	mov	sp, r7
 800208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002090:	4770      	bx	lr
 8002092:	bf00      	nop
 8002094:	2000002c 	.word	0x2000002c
 8002098:	20009898 	.word	0x20009898

0800209c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800209c:	b480      	push	{r7}
 800209e:	af00      	add	r7, sp, #0
  return uwTick;
 80020a0:	4b03      	ldr	r3, [pc, #12]	; (80020b0 <HAL_GetTick+0x14>)
 80020a2:	681b      	ldr	r3, [r3, #0]
}
 80020a4:	4618      	mov	r0, r3
 80020a6:	46bd      	mov	sp, r7
 80020a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ac:	4770      	bx	lr
 80020ae:	bf00      	nop
 80020b0:	20009898 	.word	0x20009898

080020b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b084      	sub	sp, #16
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020bc:	f7ff ffee 	bl	800209c <HAL_GetTick>
 80020c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020cc:	d005      	beq.n	80020da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80020ce:	4b0a      	ldr	r3, [pc, #40]	; (80020f8 <HAL_Delay+0x44>)
 80020d0:	781b      	ldrb	r3, [r3, #0]
 80020d2:	461a      	mov	r2, r3
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	4413      	add	r3, r2
 80020d8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80020da:	bf00      	nop
 80020dc:	f7ff ffde 	bl	800209c <HAL_GetTick>
 80020e0:	4602      	mov	r2, r0
 80020e2:	68bb      	ldr	r3, [r7, #8]
 80020e4:	1ad3      	subs	r3, r2, r3
 80020e6:	68fa      	ldr	r2, [r7, #12]
 80020e8:	429a      	cmp	r2, r3
 80020ea:	d8f7      	bhi.n	80020dc <HAL_Delay+0x28>
  {
  }
}
 80020ec:	bf00      	nop
 80020ee:	bf00      	nop
 80020f0:	3710      	adds	r7, #16
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	bf00      	nop
 80020f8:	2000002c 	.word	0x2000002c

080020fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020fc:	b480      	push	{r7}
 80020fe:	b085      	sub	sp, #20
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	f003 0307 	and.w	r3, r3, #7
 800210a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800210c:	4b0c      	ldr	r3, [pc, #48]	; (8002140 <__NVIC_SetPriorityGrouping+0x44>)
 800210e:	68db      	ldr	r3, [r3, #12]
 8002110:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002112:	68ba      	ldr	r2, [r7, #8]
 8002114:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002118:	4013      	ands	r3, r2
 800211a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002120:	68bb      	ldr	r3, [r7, #8]
 8002122:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002124:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002128:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800212c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800212e:	4a04      	ldr	r2, [pc, #16]	; (8002140 <__NVIC_SetPriorityGrouping+0x44>)
 8002130:	68bb      	ldr	r3, [r7, #8]
 8002132:	60d3      	str	r3, [r2, #12]
}
 8002134:	bf00      	nop
 8002136:	3714      	adds	r7, #20
 8002138:	46bd      	mov	sp, r7
 800213a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213e:	4770      	bx	lr
 8002140:	e000ed00 	.word	0xe000ed00

08002144 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002144:	b480      	push	{r7}
 8002146:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002148:	4b04      	ldr	r3, [pc, #16]	; (800215c <__NVIC_GetPriorityGrouping+0x18>)
 800214a:	68db      	ldr	r3, [r3, #12]
 800214c:	0a1b      	lsrs	r3, r3, #8
 800214e:	f003 0307 	and.w	r3, r3, #7
}
 8002152:	4618      	mov	r0, r3
 8002154:	46bd      	mov	sp, r7
 8002156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215a:	4770      	bx	lr
 800215c:	e000ed00 	.word	0xe000ed00

08002160 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002160:	b480      	push	{r7}
 8002162:	b083      	sub	sp, #12
 8002164:	af00      	add	r7, sp, #0
 8002166:	4603      	mov	r3, r0
 8002168:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800216a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800216e:	2b00      	cmp	r3, #0
 8002170:	db0b      	blt.n	800218a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002172:	79fb      	ldrb	r3, [r7, #7]
 8002174:	f003 021f 	and.w	r2, r3, #31
 8002178:	4907      	ldr	r1, [pc, #28]	; (8002198 <__NVIC_EnableIRQ+0x38>)
 800217a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800217e:	095b      	lsrs	r3, r3, #5
 8002180:	2001      	movs	r0, #1
 8002182:	fa00 f202 	lsl.w	r2, r0, r2
 8002186:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800218a:	bf00      	nop
 800218c:	370c      	adds	r7, #12
 800218e:	46bd      	mov	sp, r7
 8002190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002194:	4770      	bx	lr
 8002196:	bf00      	nop
 8002198:	e000e100 	.word	0xe000e100

0800219c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800219c:	b480      	push	{r7}
 800219e:	b083      	sub	sp, #12
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	4603      	mov	r3, r0
 80021a4:	6039      	str	r1, [r7, #0]
 80021a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	db0a      	blt.n	80021c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	b2da      	uxtb	r2, r3
 80021b4:	490c      	ldr	r1, [pc, #48]	; (80021e8 <__NVIC_SetPriority+0x4c>)
 80021b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ba:	0112      	lsls	r2, r2, #4
 80021bc:	b2d2      	uxtb	r2, r2
 80021be:	440b      	add	r3, r1
 80021c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80021c4:	e00a      	b.n	80021dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	b2da      	uxtb	r2, r3
 80021ca:	4908      	ldr	r1, [pc, #32]	; (80021ec <__NVIC_SetPriority+0x50>)
 80021cc:	79fb      	ldrb	r3, [r7, #7]
 80021ce:	f003 030f 	and.w	r3, r3, #15
 80021d2:	3b04      	subs	r3, #4
 80021d4:	0112      	lsls	r2, r2, #4
 80021d6:	b2d2      	uxtb	r2, r2
 80021d8:	440b      	add	r3, r1
 80021da:	761a      	strb	r2, [r3, #24]
}
 80021dc:	bf00      	nop
 80021de:	370c      	adds	r7, #12
 80021e0:	46bd      	mov	sp, r7
 80021e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e6:	4770      	bx	lr
 80021e8:	e000e100 	.word	0xe000e100
 80021ec:	e000ed00 	.word	0xe000ed00

080021f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021f0:	b480      	push	{r7}
 80021f2:	b089      	sub	sp, #36	; 0x24
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	60f8      	str	r0, [r7, #12]
 80021f8:	60b9      	str	r1, [r7, #8]
 80021fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	f003 0307 	and.w	r3, r3, #7
 8002202:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002204:	69fb      	ldr	r3, [r7, #28]
 8002206:	f1c3 0307 	rsb	r3, r3, #7
 800220a:	2b04      	cmp	r3, #4
 800220c:	bf28      	it	cs
 800220e:	2304      	movcs	r3, #4
 8002210:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002212:	69fb      	ldr	r3, [r7, #28]
 8002214:	3304      	adds	r3, #4
 8002216:	2b06      	cmp	r3, #6
 8002218:	d902      	bls.n	8002220 <NVIC_EncodePriority+0x30>
 800221a:	69fb      	ldr	r3, [r7, #28]
 800221c:	3b03      	subs	r3, #3
 800221e:	e000      	b.n	8002222 <NVIC_EncodePriority+0x32>
 8002220:	2300      	movs	r3, #0
 8002222:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002224:	f04f 32ff 	mov.w	r2, #4294967295
 8002228:	69bb      	ldr	r3, [r7, #24]
 800222a:	fa02 f303 	lsl.w	r3, r2, r3
 800222e:	43da      	mvns	r2, r3
 8002230:	68bb      	ldr	r3, [r7, #8]
 8002232:	401a      	ands	r2, r3
 8002234:	697b      	ldr	r3, [r7, #20]
 8002236:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002238:	f04f 31ff 	mov.w	r1, #4294967295
 800223c:	697b      	ldr	r3, [r7, #20]
 800223e:	fa01 f303 	lsl.w	r3, r1, r3
 8002242:	43d9      	mvns	r1, r3
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002248:	4313      	orrs	r3, r2
         );
}
 800224a:	4618      	mov	r0, r3
 800224c:	3724      	adds	r7, #36	; 0x24
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr
	...

08002258 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b082      	sub	sp, #8
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	3b01      	subs	r3, #1
 8002264:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002268:	d301      	bcc.n	800226e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800226a:	2301      	movs	r3, #1
 800226c:	e00f      	b.n	800228e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800226e:	4a0a      	ldr	r2, [pc, #40]	; (8002298 <SysTick_Config+0x40>)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	3b01      	subs	r3, #1
 8002274:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002276:	210f      	movs	r1, #15
 8002278:	f04f 30ff 	mov.w	r0, #4294967295
 800227c:	f7ff ff8e 	bl	800219c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002280:	4b05      	ldr	r3, [pc, #20]	; (8002298 <SysTick_Config+0x40>)
 8002282:	2200      	movs	r2, #0
 8002284:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002286:	4b04      	ldr	r3, [pc, #16]	; (8002298 <SysTick_Config+0x40>)
 8002288:	2207      	movs	r2, #7
 800228a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800228c:	2300      	movs	r3, #0
}
 800228e:	4618      	mov	r0, r3
 8002290:	3708      	adds	r7, #8
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	e000e010 	.word	0xe000e010

0800229c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b082      	sub	sp, #8
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80022a4:	6878      	ldr	r0, [r7, #4]
 80022a6:	f7ff ff29 	bl	80020fc <__NVIC_SetPriorityGrouping>
}
 80022aa:	bf00      	nop
 80022ac:	3708      	adds	r7, #8
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}

080022b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80022b2:	b580      	push	{r7, lr}
 80022b4:	b086      	sub	sp, #24
 80022b6:	af00      	add	r7, sp, #0
 80022b8:	4603      	mov	r3, r0
 80022ba:	60b9      	str	r1, [r7, #8]
 80022bc:	607a      	str	r2, [r7, #4]
 80022be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80022c0:	2300      	movs	r3, #0
 80022c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80022c4:	f7ff ff3e 	bl	8002144 <__NVIC_GetPriorityGrouping>
 80022c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80022ca:	687a      	ldr	r2, [r7, #4]
 80022cc:	68b9      	ldr	r1, [r7, #8]
 80022ce:	6978      	ldr	r0, [r7, #20]
 80022d0:	f7ff ff8e 	bl	80021f0 <NVIC_EncodePriority>
 80022d4:	4602      	mov	r2, r0
 80022d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022da:	4611      	mov	r1, r2
 80022dc:	4618      	mov	r0, r3
 80022de:	f7ff ff5d 	bl	800219c <__NVIC_SetPriority>
}
 80022e2:	bf00      	nop
 80022e4:	3718      	adds	r7, #24
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}

080022ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022ea:	b580      	push	{r7, lr}
 80022ec:	b082      	sub	sp, #8
 80022ee:	af00      	add	r7, sp, #0
 80022f0:	4603      	mov	r3, r0
 80022f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022f8:	4618      	mov	r0, r3
 80022fa:	f7ff ff31 	bl	8002160 <__NVIC_EnableIRQ>
}
 80022fe:	bf00      	nop
 8002300:	3708      	adds	r7, #8
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}

08002306 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002306:	b580      	push	{r7, lr}
 8002308:	b082      	sub	sp, #8
 800230a:	af00      	add	r7, sp, #0
 800230c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800230e:	6878      	ldr	r0, [r7, #4]
 8002310:	f7ff ffa2 	bl	8002258 <SysTick_Config>
 8002314:	4603      	mov	r3, r0
}
 8002316:	4618      	mov	r0, r3
 8002318:	3708      	adds	r7, #8
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
	...

08002320 <HAL_DCMI_Start_DMA>:
  * @param  pData     The destination memory Buffer address (LCD Frame buffer).
  * @param  Length    The length of capture to be transferred.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Start_DMA(DCMI_HandleTypeDef* hdcmi, uint32_t DCMI_Mode, uint32_t pData, uint32_t Length)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b088      	sub	sp, #32
 8002324:	af02      	add	r7, sp, #8
 8002326:	60f8      	str	r0, [r7, #12]
 8002328:	60b9      	str	r1, [r7, #8]
 800232a:	607a      	str	r2, [r7, #4]
 800232c:	603b      	str	r3, [r7, #0]
  /* Initialize the second memory address */
  uint32_t SecondMemAddress = 0U;
 800232e:	2300      	movs	r3, #0
 8002330:	617b      	str	r3, [r7, #20]

  /* Check function parameters */
  assert_param(IS_DCMI_CAPTURE_MODE(DCMI_Mode));

  /* Process Locked */
  __HAL_LOCK(hdcmi);
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002338:	2b01      	cmp	r3, #1
 800233a:	d101      	bne.n	8002340 <HAL_DCMI_Start_DMA+0x20>
 800233c:	2302      	movs	r3, #2
 800233e:	e086      	b.n	800244e <HAL_DCMI_Start_DMA+0x12e>
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	2201      	movs	r2, #1
 8002344:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	2202      	movs	r2, #2
 800234c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  
  /* Enable DCMI by setting DCMIEN bit */
  __HAL_DCMI_ENABLE(hdcmi);
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	681a      	ldr	r2, [r3, #0]
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800235e:	601a      	str	r2, [r3, #0]

  /* Configure the DCMI Mode */
  hdcmi->Instance->CR &= ~(DCMI_CR_CM);
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	681a      	ldr	r2, [r3, #0]
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f022 0202 	bic.w	r2, r2, #2
 800236e:	601a      	str	r2, [r3, #0]
  hdcmi->Instance->CR |=  (uint32_t)(DCMI_Mode);
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	6819      	ldr	r1, [r3, #0]
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	68ba      	ldr	r2, [r7, #8]
 800237c:	430a      	orrs	r2, r1
 800237e:	601a      	str	r2, [r3, #0]

  /* Set the DMA memory0 conversion complete callback */
  hdcmi->DMA_Handle->XferCpltCallback = DCMI_DMAXferCplt;
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002384:	4a34      	ldr	r2, [pc, #208]	; (8002458 <HAL_DCMI_Start_DMA+0x138>)
 8002386:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hdcmi->DMA_Handle->XferErrorCallback = DCMI_DMAError;
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800238c:	4a33      	ldr	r2, [pc, #204]	; (800245c <HAL_DCMI_Start_DMA+0x13c>)
 800238e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the dma abort callback */
  hdcmi->DMA_Handle->XferAbortCallback = NULL;
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002394:	2200      	movs	r2, #0
 8002396:	651a      	str	r2, [r3, #80]	; 0x50
  
  /* Reset transfer counters value */ 
  hdcmi->XferCount = 0U;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	2200      	movs	r2, #0
 800239c:	629a      	str	r2, [r3, #40]	; 0x28
  hdcmi->XferTransferNumber = 0U;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	2200      	movs	r2, #0
 80023a2:	631a      	str	r2, [r3, #48]	; 0x30

  if(Length <= 0xFFFFU)
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023aa:	d20a      	bcs.n	80023c2 <HAL_DCMI_Start_DMA+0xa2>
  {
    /* Enable the DMA Stream */
    HAL_DMA_Start_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, Length);
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	3328      	adds	r3, #40	; 0x28
 80023b6:	4619      	mov	r1, r3
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	687a      	ldr	r2, [r7, #4]
 80023bc:	f000 fb10 	bl	80029e0 <HAL_DMA_Start_IT>
 80023c0:	e038      	b.n	8002434 <HAL_DCMI_Start_DMA+0x114>
  }
  else /* DCMI_DOUBLE_BUFFER Mode */
  {
    /* Set the DMA memory1 conversion complete callback */
    hdcmi->DMA_Handle->XferM1CpltCallback = DCMI_DMAXferCplt;
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023c6:	4a24      	ldr	r2, [pc, #144]	; (8002458 <HAL_DCMI_Start_DMA+0x138>)
 80023c8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize transfer parameters */
    hdcmi->XferCount = 1U;
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	2201      	movs	r2, #1
 80023ce:	629a      	str	r2, [r3, #40]	; 0x28
    hdcmi->XferSize = Length;
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	683a      	ldr	r2, [r7, #0]
 80023d4:	62da      	str	r2, [r3, #44]	; 0x2c
    hdcmi->pBuffPtr = pData;
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	687a      	ldr	r2, [r7, #4]
 80023da:	635a      	str	r2, [r3, #52]	; 0x34

    /* Get the number of buffer */
    while(hdcmi->XferSize > 0xFFFFU)
 80023dc:	e009      	b.n	80023f2 <HAL_DCMI_Start_DMA+0xd2>
    {
      hdcmi->XferSize = (hdcmi->XferSize/2U);
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023e2:	085a      	lsrs	r2, r3, #1
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	62da      	str	r2, [r3, #44]	; 0x2c
      hdcmi->XferCount = hdcmi->XferCount*2U;
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023ec:	005a      	lsls	r2, r3, #1
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	629a      	str	r2, [r3, #40]	; 0x28
    while(hdcmi->XferSize > 0xFFFFU)
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023fa:	d2f0      	bcs.n	80023de <HAL_DCMI_Start_DMA+0xbe>
    }

    /* Update DCMI counter  and transfer number*/
    hdcmi->XferCount = (hdcmi->XferCount - 2U);
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002400:	1e9a      	subs	r2, r3, #2
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	629a      	str	r2, [r3, #40]	; 0x28
    hdcmi->XferTransferNumber = hdcmi->XferCount;
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Update second memory address */
    SecondMemAddress = (uint32_t)(pData + (4U*hdcmi->XferSize));
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002412:	009b      	lsls	r3, r3, #2
 8002414:	687a      	ldr	r2, [r7, #4]
 8002416:	4413      	add	r3, r2
 8002418:	617b      	str	r3, [r7, #20]

    /* Start DMA multi buffer transfer */
    HAL_DMAEx_MultiBufferStart_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, SecondMemAddress, hdcmi->XferSize);
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	3328      	adds	r3, #40	; 0x28
 8002424:	4619      	mov	r1, r3
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800242a:	9300      	str	r3, [sp, #0]
 800242c:	697b      	ldr	r3, [r7, #20]
 800242e:	687a      	ldr	r2, [r7, #4]
 8002430:	f000 fe38 	bl	80030a4 <HAL_DMAEx_MultiBufferStart_IT>
  }

  /* Enable Capture */
  hdcmi->Instance->CR |= DCMI_CR_CAPTURE;
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	681a      	ldr	r2, [r3, #0]
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f042 0201 	orr.w	r2, r2, #1
 8002442:	601a      	str	r2, [r3, #0]

  /* Release Lock */
  __HAL_UNLOCK(hdcmi);
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	2200      	movs	r2, #0
 8002448:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Return function status */
  return HAL_OK;
 800244c:	2300      	movs	r3, #0
}
 800244e:	4618      	mov	r0, r3
 8002450:	3718      	adds	r7, #24
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	08002651 	.word	0x08002651
 800245c:	0800277b 	.word	0x0800277b

08002460 <HAL_DCMI_Stop>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Stop(DCMI_HandleTypeDef* hdcmi)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b084      	sub	sp, #16
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = SystemCoreClock / HAL_TIMEOUT_DCMI_STOP;
 8002468:	4b29      	ldr	r3, [pc, #164]	; (8002510 <HAL_DCMI_Stop+0xb0>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	085b      	lsrs	r3, r3, #1
 800246e:	4a29      	ldr	r2, [pc, #164]	; (8002514 <HAL_DCMI_Stop+0xb4>)
 8002470:	fba2 2303 	umull	r2, r3, r2, r3
 8002474:	089b      	lsrs	r3, r3, #2
 8002476:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002478:	2300      	movs	r3, #0
 800247a:	73fb      	strb	r3, [r7, #15]

  /* Process locked */
  __HAL_LOCK(hdcmi);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002482:	2b01      	cmp	r3, #1
 8002484:	d101      	bne.n	800248a <HAL_DCMI_Stop+0x2a>
 8002486:	2302      	movs	r3, #2
 8002488:	e03e      	b.n	8002508 <HAL_DCMI_Stop+0xa8>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	2201      	movs	r2, #1
 800248e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2202      	movs	r2, #2
 8002496:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Disable Capture */
  hdcmi->Instance->CR &= ~(DCMI_CR_CAPTURE);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	681a      	ldr	r2, [r3, #0]
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f022 0201 	bic.w	r2, r2, #1
 80024a8:	601a      	str	r2, [r3, #0]

  /* Check if the DCMI capture effectively disabled */
  do
  {
    if (count-- == 0U)
 80024aa:	68bb      	ldr	r3, [r7, #8]
 80024ac:	1e5a      	subs	r2, r3, #1
 80024ae:	60ba      	str	r2, [r7, #8]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d108      	bne.n	80024c6 <HAL_DCMI_Stop+0x66>
    {
      /* Update error code */
      hdcmi->ErrorCode |= HAL_DCMI_ERROR_TIMEOUT;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024b8:	f043 0220 	orr.w	r2, r3, #32
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	63da      	str	r2, [r3, #60]	; 0x3c

      status = HAL_TIMEOUT;
 80024c0:	2303      	movs	r3, #3
 80024c2:	73fb      	strb	r3, [r7, #15]
      break;
 80024c4:	e006      	b.n	80024d4 <HAL_DCMI_Stop+0x74>
    }
  }
  while((hdcmi->Instance->CR & DCMI_CR_CAPTURE) != 0U);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f003 0301 	and.w	r3, r3, #1
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d1ea      	bne.n	80024aa <HAL_DCMI_Stop+0x4a>

  /* Disable the DCMI */
  __HAL_DCMI_DISABLE(hdcmi);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	681a      	ldr	r2, [r3, #0]
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80024e2:	601a      	str	r2, [r3, #0]

  /* Disable the DMA */
  HAL_DMA_Abort(hdcmi->DMA_Handle);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024e8:	4618      	mov	r0, r3
 80024ea:	f000 fad1 	bl	8002a90 <HAL_DMA_Abort>

  /* Update error code */
  hdcmi->ErrorCode |= HAL_DCMI_ERROR_NONE;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Change DCMI state */
  hdcmi->State = HAL_DCMI_STATE_READY;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2201      	movs	r2, #1
 80024fa:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdcmi);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2200      	movs	r2, #0
 8002502:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Return function status */
  return status;
 8002506:	7bfb      	ldrb	r3, [r7, #15]
}
 8002508:	4618      	mov	r0, r3
 800250a:	3710      	adds	r7, #16
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}
 8002510:	20000024 	.word	0x20000024
 8002514:	92492493 	.word	0x92492493

08002518 <HAL_DCMI_IRQHandler>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for the DCMI.
  * @retval None
  */
void HAL_DCMI_IRQHandler(DCMI_HandleTypeDef *hdcmi)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b084      	sub	sp, #16
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  uint32_t isr_value = READ_REG(hdcmi->Instance->MISR);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	691b      	ldr	r3, [r3, #16]
 8002526:	60fb      	str	r3, [r7, #12]

  /* Synchronization error interrupt management *******************************/
  if((isr_value & DCMI_FLAG_ERRRI) == DCMI_FLAG_ERRRI)
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	f003 0304 	and.w	r3, r3, #4
 800252e:	2b00      	cmp	r3, #0
 8002530:	d016      	beq.n	8002560 <HAL_DCMI_IRQHandler+0x48>
  {
    /* Clear the Synchronization error flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_ERRRI);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	2204      	movs	r2, #4
 8002538:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_SYNC;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800253e:	f043 0202 	orr.w	r2, r3, #2
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2204      	movs	r2, #4
 800254a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    
    /* Set the synchronization error callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002552:	4a2f      	ldr	r2, [pc, #188]	; (8002610 <HAL_DCMI_IRQHandler+0xf8>)
 8002554:	651a      	str	r2, [r3, #80]	; 0x50

    /* Abort the DMA Transfer */
    HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800255a:	4618      	mov	r0, r3
 800255c:	f000 fb08 	bl	8002b70 <HAL_DMA_Abort_IT>
  }
  /* Overflow interrupt management ********************************************/
  if((isr_value & DCMI_FLAG_OVRRI) == DCMI_FLAG_OVRRI)
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	f003 0302 	and.w	r3, r3, #2
 8002566:	2b00      	cmp	r3, #0
 8002568:	d016      	beq.n	8002598 <HAL_DCMI_IRQHandler+0x80>
  {
    /* Clear the Overflow flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_OVRRI);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	2202      	movs	r2, #2
 8002570:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_OVR;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002576:	f043 0201 	orr.w	r2, r3, #1
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	2204      	movs	r2, #4
 8002582:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    
    /* Set the overflow callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800258a:	4a21      	ldr	r2, [pc, #132]	; (8002610 <HAL_DCMI_IRQHandler+0xf8>)
 800258c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Abort the DMA Transfer */
    HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002592:	4618      	mov	r0, r3
 8002594:	f000 faec 	bl	8002b70 <HAL_DMA_Abort_IT>
  }
  /* Line Interrupt management ************************************************/
  if((isr_value & DCMI_FLAG_LINERI) == DCMI_FLAG_LINERI)
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	f003 0310 	and.w	r3, r3, #16
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d006      	beq.n	80025b0 <HAL_DCMI_IRQHandler+0x98>
  {
    /* Clear the Line interrupt flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_LINERI);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	2210      	movs	r2, #16
 80025a8:	615a      	str	r2, [r3, #20]
    /* Line interrupt Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI line event callback*/
    hdcmi->LineEventCallback(hdcmi);
#else  
    HAL_DCMI_LineEventCallback(hdcmi);
 80025aa:	6878      	ldr	r0, [r7, #4]
 80025ac:	f000 f83c 	bl	8002628 <HAL_DCMI_LineEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */     
  }
  /* VSYNC interrupt management ***********************************************/
  if((isr_value & DCMI_FLAG_VSYNCRI) == DCMI_FLAG_VSYNCRI)
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	f003 0308 	and.w	r3, r3, #8
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d006      	beq.n	80025c8 <HAL_DCMI_IRQHandler+0xb0>
  {
    /* Clear the VSYNC flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_VSYNCRI);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	2208      	movs	r2, #8
 80025c0:	615a      	str	r2, [r3, #20]
    /* VSYNC Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI vsync event callback*/
    hdcmi->VsyncEventCallback(hdcmi);
#else  
    HAL_DCMI_VsyncEventCallback(hdcmi);
 80025c2:	6878      	ldr	r0, [r7, #4]
 80025c4:	f000 f83a 	bl	800263c <HAL_DCMI_VsyncEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */ 
  }
  /* FRAME interrupt management ***********************************************/
  if((isr_value & DCMI_FLAG_FRAMERI) == DCMI_FLAG_FRAMERI)
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	f003 0301 	and.w	r3, r3, #1
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d019      	beq.n	8002606 <HAL_DCMI_IRQHandler+0xee>
  {
    /* When snapshot mode, disable Vsync, Error and Overrun interrupts */
    if((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f003 0302 	and.w	r3, r3, #2
 80025dc:	2b02      	cmp	r3, #2
 80025de:	d107      	bne.n	80025f0 <HAL_DCMI_IRQHandler+0xd8>
    { 
      /* Disable the Line, Vsync, Error and Overrun interrupts */
      __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	68da      	ldr	r2, [r3, #12]
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f022 021e 	bic.w	r2, r2, #30
 80025ee:	60da      	str	r2, [r3, #12]
    }

    /* Disable the Frame interrupt */
    __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_FRAME);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	68da      	ldr	r2, [r3, #12]
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f022 0201 	bic.w	r2, r2, #1
 80025fe:	60da      	str	r2, [r3, #12]
    /* Frame Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI frame event callback*/
    hdcmi->FrameEventCallback(hdcmi);
#else  
    HAL_DCMI_FrameEventCallback(hdcmi);
 8002600:	6878      	ldr	r0, [r7, #4]
 8002602:	f7fe fb61 	bl	8000cc8 <HAL_DCMI_FrameEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */      
  }
}
 8002606:	bf00      	nop
 8002608:	3710      	adds	r7, #16
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}
 800260e:	bf00      	nop
 8002610:	0800277b 	.word	0x0800277b

08002614 <HAL_DCMI_ErrorCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_ErrorCallback(DCMI_HandleTypeDef *hdcmi)
{
 8002614:	b480      	push	{r7}
 8002616:	b083      	sub	sp, #12
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_ErrorCallback could be implemented in the user file
   */
}
 800261c:	bf00      	nop
 800261e:	370c      	adds	r7, #12
 8002620:	46bd      	mov	sp, r7
 8002622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002626:	4770      	bx	lr

08002628 <HAL_DCMI_LineEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_LineEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8002628:	b480      	push	{r7}
 800262a:	b083      	sub	sp, #12
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_LineEventCallback could be implemented in the user file
   */
}
 8002630:	bf00      	nop
 8002632:	370c      	adds	r7, #12
 8002634:	46bd      	mov	sp, r7
 8002636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263a:	4770      	bx	lr

0800263c <HAL_DCMI_VsyncEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_VsyncEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 800263c:	b480      	push	{r7}
 800263e:	b083      	sub	sp, #12
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_VsyncEventCallback could be implemented in the user file
   */
}
 8002644:	bf00      	nop
 8002646:	370c      	adds	r7, #12
 8002648:	46bd      	mov	sp, r7
 800264a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264e:	4770      	bx	lr

08002650 <DCMI_DMAXferCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b084      	sub	sp, #16
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002658:	2300      	movs	r3, #0
 800265a:	60fb      	str	r3, [r7, #12]
 
  DCMI_HandleTypeDef* hdcmi = ( DCMI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002660:	60bb      	str	r3, [r7, #8]
  
  if(hdcmi->XferCount != 0U)
 8002662:	68bb      	ldr	r3, [r7, #8]
 8002664:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002666:	2b00      	cmp	r3, #0
 8002668:	d043      	beq.n	80026f2 <DCMI_DMAXferCplt+0xa2>
  {
    /* Update memory 0 address location */
    tmp = ((hdcmi->DMA_Handle->Instance->CR) & DMA_SxCR_CT);
 800266a:	68bb      	ldr	r3, [r7, #8]
 800266c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002676:	60fb      	str	r3, [r7, #12]
    if(((hdcmi->XferCount % 2U) == 0U) && (tmp != 0U))
 8002678:	68bb      	ldr	r3, [r7, #8]
 800267a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800267c:	f003 0301 	and.w	r3, r3, #1
 8002680:	2b00      	cmp	r3, #0
 8002682:	d118      	bne.n	80026b6 <DCMI_DMAXferCplt+0x66>
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d015      	beq.n	80026b6 <DCMI_DMAXferCplt+0x66>
    {
      tmp = hdcmi->DMA_Handle->Instance->M0AR;
 800268a:	68bb      	ldr	r3, [r7, #8]
 800268c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	68db      	ldr	r3, [r3, #12]
 8002692:	60fb      	str	r3, [r7, #12]
      HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U*hdcmi->XferSize)), MEMORY0);
 8002694:	68bb      	ldr	r3, [r7, #8]
 8002696:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002698:	68bb      	ldr	r3, [r7, #8]
 800269a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800269c:	00da      	lsls	r2, r3, #3
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	4413      	add	r3, r2
 80026a2:	2200      	movs	r2, #0
 80026a4:	4619      	mov	r1, r3
 80026a6:	f001 fe45 	bl	8004334 <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 80026aa:	68bb      	ldr	r3, [r7, #8]
 80026ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026ae:	1e5a      	subs	r2, r3, #1
 80026b0:	68bb      	ldr	r3, [r7, #8]
 80026b2:	629a      	str	r2, [r3, #40]	; 0x28
 80026b4:	e044      	b.n	8002740 <DCMI_DMAXferCplt+0xf0>
    }
    /* Update memory 1 address location */
    else if((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) == 0U)
 80026b6:	68bb      	ldr	r3, [r7, #8]
 80026b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d13c      	bne.n	8002740 <DCMI_DMAXferCplt+0xf0>
    {
      tmp = hdcmi->DMA_Handle->Instance->M1AR;
 80026c6:	68bb      	ldr	r3, [r7, #8]
 80026c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	691b      	ldr	r3, [r3, #16]
 80026ce:	60fb      	str	r3, [r7, #12]
      HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U*hdcmi->XferSize)), MEMORY1);
 80026d0:	68bb      	ldr	r3, [r7, #8]
 80026d2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80026d4:	68bb      	ldr	r3, [r7, #8]
 80026d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026d8:	00da      	lsls	r2, r3, #3
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	4413      	add	r3, r2
 80026de:	2201      	movs	r2, #1
 80026e0:	4619      	mov	r1, r3
 80026e2:	f001 fe27 	bl	8004334 <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 80026e6:	68bb      	ldr	r3, [r7, #8]
 80026e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026ea:	1e5a      	subs	r2, r3, #1
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	629a      	str	r2, [r3, #40]	; 0x28
 80026f0:	e026      	b.n	8002740 <DCMI_DMAXferCplt+0xf0>
    }
  }
  /* Update memory 0 address location */
  else if((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) != 0U)
 80026f2:	68bb      	ldr	r3, [r7, #8]
 80026f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d006      	beq.n	8002710 <DCMI_DMAXferCplt+0xc0>
  {
    hdcmi->DMA_Handle->Instance->M0AR = hdcmi->pBuffPtr;
 8002702:	68bb      	ldr	r3, [r7, #8]
 8002704:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	68ba      	ldr	r2, [r7, #8]
 800270a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800270c:	60da      	str	r2, [r3, #12]
 800270e:	e017      	b.n	8002740 <DCMI_DMAXferCplt+0xf0>
  }
  /* Update memory 1 address location */
  else if((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) == 0U)
 8002710:	68bb      	ldr	r3, [r7, #8]
 8002712:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800271c:	2b00      	cmp	r3, #0
 800271e:	d10f      	bne.n	8002740 <DCMI_DMAXferCplt+0xf0>
  {
    tmp = hdcmi->pBuffPtr;
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002724:	60fb      	str	r3, [r7, #12]
    hdcmi->DMA_Handle->Instance->M1AR = (tmp + (4U*hdcmi->XferSize));
 8002726:	68bb      	ldr	r3, [r7, #8]
 8002728:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800272a:	0099      	lsls	r1, r3, #2
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	68fa      	ldr	r2, [r7, #12]
 8002734:	440a      	add	r2, r1
 8002736:	611a      	str	r2, [r3, #16]
    hdcmi->XferCount = hdcmi->XferTransferNumber;
 8002738:	68bb      	ldr	r3, [r7, #8]
 800273a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800273c:	68bb      	ldr	r3, [r7, #8]
 800273e:	629a      	str	r2, [r3, #40]	; 0x28
  }
  
  /* Check if the frame is transferred */
  if(hdcmi->XferCount == hdcmi->XferTransferNumber)
 8002740:	68bb      	ldr	r3, [r7, #8]
 8002742:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002744:	68bb      	ldr	r3, [r7, #8]
 8002746:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002748:	429a      	cmp	r2, r3
 800274a:	d112      	bne.n	8002772 <DCMI_DMAXferCplt+0x122>
  {
    /* Enable the Frame interrupt */
    __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_FRAME);
 800274c:	68bb      	ldr	r3, [r7, #8]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	68da      	ldr	r2, [r3, #12]
 8002752:	68bb      	ldr	r3, [r7, #8]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f042 0201 	orr.w	r2, r2, #1
 800275a:	60da      	str	r2, [r3, #12]
    
    /* When snapshot mode, set dcmi state to ready */
    if((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 800275c:	68bb      	ldr	r3, [r7, #8]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f003 0302 	and.w	r3, r3, #2
 8002766:	2b02      	cmp	r3, #2
 8002768:	d103      	bne.n	8002772 <DCMI_DMAXferCplt+0x122>
    {  
      hdcmi->State= HAL_DCMI_STATE_READY;
 800276a:	68bb      	ldr	r3, [r7, #8]
 800276c:	2201      	movs	r2, #1
 800276e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
  }
}
 8002772:	bf00      	nop
 8002774:	3710      	adds	r7, #16
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}

0800277a <DCMI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAError(DMA_HandleTypeDef *hdma)
{
 800277a:	b580      	push	{r7, lr}
 800277c:	b084      	sub	sp, #16
 800277e:	af00      	add	r7, sp, #0
 8002780:	6078      	str	r0, [r7, #4]
  DCMI_HandleTypeDef* hdcmi = ( DCMI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002786:	60fb      	str	r3, [r7, #12]
  
  if(hdcmi->DMA_Handle->ErrorCode != HAL_DMA_ERROR_FE)
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800278c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800278e:	2b02      	cmp	r3, #2
 8002790:	d003      	beq.n	800279a <DCMI_DMAError+0x20>
  {
    /* Initialize the DCMI state*/
    hdcmi->State = HAL_DCMI_STATE_READY;
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	2201      	movs	r2, #1
 8002796:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  /* DCMI error Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI error callback*/
    hdcmi->ErrorCallback(hdcmi);
#else  
  HAL_DCMI_ErrorCallback(hdcmi);
 800279a:	68f8      	ldr	r0, [r7, #12]
 800279c:	f7ff ff3a 	bl	8002614 <HAL_DCMI_ErrorCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */   

}
 80027a0:	bf00      	nop
 80027a2:	3710      	adds	r7, #16
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}

080027a8 <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b082      	sub	sp, #8
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if(hdcmi == NULL)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d101      	bne.n	80027ba <HAL_DCMI_Init+0x12>
  {
     return HAL_ERROR;
 80027b6:	2301      	movs	r3, #1
 80027b8:	e05f      	b.n	800287a <HAL_DCMI_Init+0xd2>
  assert_param(IS_DCMI_BYTE_SELECT_MODE(hdcmi->Init.ByteSelectMode));
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));
#endif /* STM32F446xx || STM32F469xx || STM32F479xx */
  if(hdcmi->State == HAL_DCMI_STATE_RESET)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80027c0:	b2db      	uxtb	r3, r3
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d109      	bne.n	80027da <HAL_DCMI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hdcmi->Lock = HAL_UNLOCKED;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2200      	movs	r2, #0
 80027ca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 80027ce:	6878      	ldr	r0, [r7, #4]
 80027d0:	f7ff f94a 	bl	8001a68 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
    HAL_DCMI_MspInit(hdcmi);
 80027d4:	6878      	ldr	r0, [r7, #4]
 80027d6:	f7ff f947 	bl	8001a68 <HAL_DCMI_MspInit>
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2202      	movs	r2, #2
 80027de:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
                          /* Configures the HS, VS, DE and PC polarity */
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 |\
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	687a      	ldr	r2, [r7, #4]
 80027ea:	6812      	ldr	r2, [r2, #0]
 80027ec:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80027f0:	f023 0308 	bic.w	r3, r3, #8
 80027f4:	6013      	str	r3, [r2, #0]
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
                           | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS |\
                           DCMI_CR_LSM | DCMI_CR_OELS
#endif /* STM32F446xx || STM32F469xx || STM32F479xx */
                           );
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	6819      	ldr	r1, [r3, #0]
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	685a      	ldr	r2, [r3, #4]
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	695b      	ldr	r3, [r3, #20]
 8002804:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 800280a:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	691b      	ldr	r3, [r3, #16]
 8002810:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	689b      	ldr	r3, [r3, #8]
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8002816:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	699b      	ldr	r3, [r3, #24]
 800281c:	431a      	orrs	r2, r3
                                     hdcmi->Init.JPEGMode
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6a1b      	ldr	r3, [r3, #32]
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8002822:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	430a      	orrs	r2, r1
 800282a:	601a      	str	r2, [r3, #0]
                                     | hdcmi->Init.ByteSelectMode |\
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
                                     hdcmi->Init.LineSelectStart
#endif /* STM32F446xx || STM32F469xx || STM32F479xx */
                                     );
  if(hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	2b10      	cmp	r3, #16
 8002832:	d112      	bne.n	800285a <HAL_DCMI_Init+0xb2>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	7f1b      	ldrb	r3, [r3, #28]
 8002838:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_POSITION_ESCR_LSC)|
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	7f5b      	ldrb	r3, [r3, #29]
 800283e:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 8002840:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_POSITION_ESCR_LEC) |
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	7f9b      	ldrb	r3, [r3, #30]
 8002846:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_POSITION_ESCR_LSC)|
 8002848:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_POSITION_ESCR_FEC));
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	7fdb      	ldrb	r3, [r3, #31]
 8002850:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_POSITION_ESCR_LEC) |
 8002856:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 8002858:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	68da      	ldr	r2, [r3, #12]
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f042 021e 	orr.w	r2, r2, #30
 8002868:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2200      	movs	r2, #0
 800286e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2201      	movs	r2, #1
 8002874:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  return HAL_OK;
 8002878:	2300      	movs	r3, #0
}
 800287a:	4618      	mov	r0, r3
 800287c:	3708      	adds	r7, #8
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}
	...

08002884 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b086      	sub	sp, #24
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800288c:	2300      	movs	r3, #0
 800288e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002890:	f7ff fc04 	bl	800209c <HAL_GetTick>
 8002894:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d101      	bne.n	80028a0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800289c:	2301      	movs	r3, #1
 800289e:	e099      	b.n	80029d4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2202      	movs	r2, #2
 80028a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2200      	movs	r2, #0
 80028ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	681a      	ldr	r2, [r3, #0]
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f022 0201 	bic.w	r2, r2, #1
 80028be:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80028c0:	e00f      	b.n	80028e2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80028c2:	f7ff fbeb 	bl	800209c <HAL_GetTick>
 80028c6:	4602      	mov	r2, r0
 80028c8:	693b      	ldr	r3, [r7, #16]
 80028ca:	1ad3      	subs	r3, r2, r3
 80028cc:	2b05      	cmp	r3, #5
 80028ce:	d908      	bls.n	80028e2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2220      	movs	r2, #32
 80028d4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2203      	movs	r2, #3
 80028da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80028de:	2303      	movs	r3, #3
 80028e0:	e078      	b.n	80029d4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f003 0301 	and.w	r3, r3, #1
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d1e8      	bne.n	80028c2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80028f8:	697a      	ldr	r2, [r7, #20]
 80028fa:	4b38      	ldr	r3, [pc, #224]	; (80029dc <HAL_DMA_Init+0x158>)
 80028fc:	4013      	ands	r3, r2
 80028fe:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	685a      	ldr	r2, [r3, #4]
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	689b      	ldr	r3, [r3, #8]
 8002908:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800290e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	691b      	ldr	r3, [r3, #16]
 8002914:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800291a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	699b      	ldr	r3, [r3, #24]
 8002920:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002926:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6a1b      	ldr	r3, [r3, #32]
 800292c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800292e:	697a      	ldr	r2, [r7, #20]
 8002930:	4313      	orrs	r3, r2
 8002932:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002938:	2b04      	cmp	r3, #4
 800293a:	d107      	bne.n	800294c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002944:	4313      	orrs	r3, r2
 8002946:	697a      	ldr	r2, [r7, #20]
 8002948:	4313      	orrs	r3, r2
 800294a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	697a      	ldr	r2, [r7, #20]
 8002952:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	695b      	ldr	r3, [r3, #20]
 800295a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800295c:	697b      	ldr	r3, [r7, #20]
 800295e:	f023 0307 	bic.w	r3, r3, #7
 8002962:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002968:	697a      	ldr	r2, [r7, #20]
 800296a:	4313      	orrs	r3, r2
 800296c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002972:	2b04      	cmp	r3, #4
 8002974:	d117      	bne.n	80029a6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800297a:	697a      	ldr	r2, [r7, #20]
 800297c:	4313      	orrs	r3, r2
 800297e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002984:	2b00      	cmp	r3, #0
 8002986:	d00e      	beq.n	80029a6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002988:	6878      	ldr	r0, [r7, #4]
 800298a:	f000 fb0f 	bl	8002fac <DMA_CheckFifoParam>
 800298e:	4603      	mov	r3, r0
 8002990:	2b00      	cmp	r3, #0
 8002992:	d008      	beq.n	80029a6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2240      	movs	r2, #64	; 0x40
 8002998:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	2201      	movs	r2, #1
 800299e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80029a2:	2301      	movs	r3, #1
 80029a4:	e016      	b.n	80029d4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	697a      	ldr	r2, [r7, #20]
 80029ac:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80029ae:	6878      	ldr	r0, [r7, #4]
 80029b0:	f000 fac6 	bl	8002f40 <DMA_CalcBaseAndBitshift>
 80029b4:	4603      	mov	r3, r0
 80029b6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029bc:	223f      	movs	r2, #63	; 0x3f
 80029be:	409a      	lsls	r2, r3
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2200      	movs	r2, #0
 80029c8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2201      	movs	r2, #1
 80029ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80029d2:	2300      	movs	r3, #0
}
 80029d4:	4618      	mov	r0, r3
 80029d6:	3718      	adds	r7, #24
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd80      	pop	{r7, pc}
 80029dc:	f010803f 	.word	0xf010803f

080029e0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b086      	sub	sp, #24
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	60f8      	str	r0, [r7, #12]
 80029e8:	60b9      	str	r1, [r7, #8]
 80029ea:	607a      	str	r2, [r7, #4]
 80029ec:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80029ee:	2300      	movs	r3, #0
 80029f0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029f6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80029fe:	2b01      	cmp	r3, #1
 8002a00:	d101      	bne.n	8002a06 <HAL_DMA_Start_IT+0x26>
 8002a02:	2302      	movs	r3, #2
 8002a04:	e040      	b.n	8002a88 <HAL_DMA_Start_IT+0xa8>
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	2201      	movs	r2, #1
 8002a0a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002a14:	b2db      	uxtb	r3, r3
 8002a16:	2b01      	cmp	r3, #1
 8002a18:	d12f      	bne.n	8002a7a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	2202      	movs	r2, #2
 8002a1e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	2200      	movs	r2, #0
 8002a26:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	687a      	ldr	r2, [r7, #4]
 8002a2c:	68b9      	ldr	r1, [r7, #8]
 8002a2e:	68f8      	ldr	r0, [r7, #12]
 8002a30:	f000 fa58 	bl	8002ee4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a38:	223f      	movs	r2, #63	; 0x3f
 8002a3a:	409a      	lsls	r2, r3
 8002a3c:	693b      	ldr	r3, [r7, #16]
 8002a3e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	681a      	ldr	r2, [r3, #0]
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f042 0216 	orr.w	r2, r2, #22
 8002a4e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d007      	beq.n	8002a68 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	681a      	ldr	r2, [r3, #0]
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f042 0208 	orr.w	r2, r2, #8
 8002a66:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	681a      	ldr	r2, [r3, #0]
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f042 0201 	orr.w	r2, r2, #1
 8002a76:	601a      	str	r2, [r3, #0]
 8002a78:	e005      	b.n	8002a86 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002a82:	2302      	movs	r3, #2
 8002a84:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002a86:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a88:	4618      	mov	r0, r3
 8002a8a:	3718      	adds	r7, #24
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bd80      	pop	{r7, pc}

08002a90 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b084      	sub	sp, #16
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a9c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002a9e:	f7ff fafd 	bl	800209c <HAL_GetTick>
 8002aa2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002aaa:	b2db      	uxtb	r3, r3
 8002aac:	2b02      	cmp	r3, #2
 8002aae:	d008      	beq.n	8002ac2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2280      	movs	r2, #128	; 0x80
 8002ab4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2200      	movs	r2, #0
 8002aba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	e052      	b.n	8002b68 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	681a      	ldr	r2, [r3, #0]
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f022 0216 	bic.w	r2, r2, #22
 8002ad0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	695a      	ldr	r2, [r3, #20]
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002ae0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d103      	bne.n	8002af2 <HAL_DMA_Abort+0x62>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d007      	beq.n	8002b02 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	681a      	ldr	r2, [r3, #0]
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f022 0208 	bic.w	r2, r2, #8
 8002b00:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	681a      	ldr	r2, [r3, #0]
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f022 0201 	bic.w	r2, r2, #1
 8002b10:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b12:	e013      	b.n	8002b3c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002b14:	f7ff fac2 	bl	800209c <HAL_GetTick>
 8002b18:	4602      	mov	r2, r0
 8002b1a:	68bb      	ldr	r3, [r7, #8]
 8002b1c:	1ad3      	subs	r3, r2, r3
 8002b1e:	2b05      	cmp	r3, #5
 8002b20:	d90c      	bls.n	8002b3c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2220      	movs	r2, #32
 8002b26:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2203      	movs	r2, #3
 8002b2c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2200      	movs	r2, #0
 8002b34:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002b38:	2303      	movs	r3, #3
 8002b3a:	e015      	b.n	8002b68 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f003 0301 	and.w	r3, r3, #1
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d1e4      	bne.n	8002b14 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b4e:	223f      	movs	r2, #63	; 0x3f
 8002b50:	409a      	lsls	r2, r3
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2201      	movs	r2, #1
 8002b5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	2200      	movs	r2, #0
 8002b62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002b66:	2300      	movs	r3, #0
}
 8002b68:	4618      	mov	r0, r3
 8002b6a:	3710      	adds	r7, #16
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	bd80      	pop	{r7, pc}

08002b70 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002b70:	b480      	push	{r7}
 8002b72:	b083      	sub	sp, #12
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002b7e:	b2db      	uxtb	r3, r3
 8002b80:	2b02      	cmp	r3, #2
 8002b82:	d004      	beq.n	8002b8e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2280      	movs	r2, #128	; 0x80
 8002b88:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	e00c      	b.n	8002ba8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2205      	movs	r2, #5
 8002b92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	681a      	ldr	r2, [r3, #0]
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f022 0201 	bic.w	r2, r2, #1
 8002ba4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002ba6:	2300      	movs	r3, #0
}
 8002ba8:	4618      	mov	r0, r3
 8002baa:	370c      	adds	r7, #12
 8002bac:	46bd      	mov	sp, r7
 8002bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb2:	4770      	bx	lr

08002bb4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b086      	sub	sp, #24
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002bc0:	4b92      	ldr	r3, [pc, #584]	; (8002e0c <HAL_DMA_IRQHandler+0x258>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4a92      	ldr	r2, [pc, #584]	; (8002e10 <HAL_DMA_IRQHandler+0x25c>)
 8002bc6:	fba2 2303 	umull	r2, r3, r2, r3
 8002bca:	0a9b      	lsrs	r3, r3, #10
 8002bcc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bd2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002bd4:	693b      	ldr	r3, [r7, #16]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bde:	2208      	movs	r2, #8
 8002be0:	409a      	lsls	r2, r3
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	4013      	ands	r3, r2
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d01a      	beq.n	8002c20 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f003 0304 	and.w	r3, r3, #4
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d013      	beq.n	8002c20 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	681a      	ldr	r2, [r3, #0]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f022 0204 	bic.w	r2, r2, #4
 8002c06:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c0c:	2208      	movs	r2, #8
 8002c0e:	409a      	lsls	r2, r3
 8002c10:	693b      	ldr	r3, [r7, #16]
 8002c12:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c18:	f043 0201 	orr.w	r2, r3, #1
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c24:	2201      	movs	r2, #1
 8002c26:	409a      	lsls	r2, r3
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	4013      	ands	r3, r2
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d012      	beq.n	8002c56 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	695b      	ldr	r3, [r3, #20]
 8002c36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d00b      	beq.n	8002c56 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c42:	2201      	movs	r2, #1
 8002c44:	409a      	lsls	r2, r3
 8002c46:	693b      	ldr	r3, [r7, #16]
 8002c48:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c4e:	f043 0202 	orr.w	r2, r3, #2
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c5a:	2204      	movs	r2, #4
 8002c5c:	409a      	lsls	r2, r3
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	4013      	ands	r3, r2
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d012      	beq.n	8002c8c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f003 0302 	and.w	r3, r3, #2
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d00b      	beq.n	8002c8c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c78:	2204      	movs	r2, #4
 8002c7a:	409a      	lsls	r2, r3
 8002c7c:	693b      	ldr	r3, [r7, #16]
 8002c7e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c84:	f043 0204 	orr.w	r2, r3, #4
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c90:	2210      	movs	r2, #16
 8002c92:	409a      	lsls	r2, r3
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	4013      	ands	r3, r2
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d043      	beq.n	8002d24 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f003 0308 	and.w	r3, r3, #8
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d03c      	beq.n	8002d24 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cae:	2210      	movs	r2, #16
 8002cb0:	409a      	lsls	r2, r3
 8002cb2:	693b      	ldr	r3, [r7, #16]
 8002cb4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d018      	beq.n	8002cf6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d108      	bne.n	8002ce4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d024      	beq.n	8002d24 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cde:	6878      	ldr	r0, [r7, #4]
 8002ce0:	4798      	blx	r3
 8002ce2:	e01f      	b.n	8002d24 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d01b      	beq.n	8002d24 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002cf0:	6878      	ldr	r0, [r7, #4]
 8002cf2:	4798      	blx	r3
 8002cf4:	e016      	b.n	8002d24 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d107      	bne.n	8002d14 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	681a      	ldr	r2, [r3, #0]
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f022 0208 	bic.w	r2, r2, #8
 8002d12:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d003      	beq.n	8002d24 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d20:	6878      	ldr	r0, [r7, #4]
 8002d22:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d28:	2220      	movs	r2, #32
 8002d2a:	409a      	lsls	r2, r3
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	4013      	ands	r3, r2
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	f000 808e 	beq.w	8002e52 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f003 0310 	and.w	r3, r3, #16
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	f000 8086 	beq.w	8002e52 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d4a:	2220      	movs	r2, #32
 8002d4c:	409a      	lsls	r2, r3
 8002d4e:	693b      	ldr	r3, [r7, #16]
 8002d50:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d58:	b2db      	uxtb	r3, r3
 8002d5a:	2b05      	cmp	r3, #5
 8002d5c:	d136      	bne.n	8002dcc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	681a      	ldr	r2, [r3, #0]
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f022 0216 	bic.w	r2, r2, #22
 8002d6c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	695a      	ldr	r2, [r3, #20]
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002d7c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d103      	bne.n	8002d8e <HAL_DMA_IRQHandler+0x1da>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d007      	beq.n	8002d9e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	681a      	ldr	r2, [r3, #0]
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f022 0208 	bic.w	r2, r2, #8
 8002d9c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002da2:	223f      	movs	r2, #63	; 0x3f
 8002da4:	409a      	lsls	r2, r3
 8002da6:	693b      	ldr	r3, [r7, #16]
 8002da8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	2201      	movs	r2, #1
 8002dae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2200      	movs	r2, #0
 8002db6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d07d      	beq.n	8002ebe <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002dc6:	6878      	ldr	r0, [r7, #4]
 8002dc8:	4798      	blx	r3
        }
        return;
 8002dca:	e078      	b.n	8002ebe <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d01c      	beq.n	8002e14 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d108      	bne.n	8002dfa <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d030      	beq.n	8002e52 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002df4:	6878      	ldr	r0, [r7, #4]
 8002df6:	4798      	blx	r3
 8002df8:	e02b      	b.n	8002e52 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d027      	beq.n	8002e52 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e06:	6878      	ldr	r0, [r7, #4]
 8002e08:	4798      	blx	r3
 8002e0a:	e022      	b.n	8002e52 <HAL_DMA_IRQHandler+0x29e>
 8002e0c:	20000024 	.word	0x20000024
 8002e10:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d10f      	bne.n	8002e42 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	681a      	ldr	r2, [r3, #0]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f022 0210 	bic.w	r2, r2, #16
 8002e30:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2201      	movs	r2, #1
 8002e36:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d003      	beq.n	8002e52 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e4e:	6878      	ldr	r0, [r7, #4]
 8002e50:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d032      	beq.n	8002ec0 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e5e:	f003 0301 	and.w	r3, r3, #1
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d022      	beq.n	8002eac <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2205      	movs	r2, #5
 8002e6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f022 0201 	bic.w	r2, r2, #1
 8002e7c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002e7e:	68bb      	ldr	r3, [r7, #8]
 8002e80:	3301      	adds	r3, #1
 8002e82:	60bb      	str	r3, [r7, #8]
 8002e84:	697a      	ldr	r2, [r7, #20]
 8002e86:	429a      	cmp	r2, r3
 8002e88:	d307      	bcc.n	8002e9a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f003 0301 	and.w	r3, r3, #1
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d1f2      	bne.n	8002e7e <HAL_DMA_IRQHandler+0x2ca>
 8002e98:	e000      	b.n	8002e9c <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002e9a:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2201      	movs	r2, #1
 8002ea0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d005      	beq.n	8002ec0 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002eb8:	6878      	ldr	r0, [r7, #4]
 8002eba:	4798      	blx	r3
 8002ebc:	e000      	b.n	8002ec0 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002ebe:	bf00      	nop
    }
  }
}
 8002ec0:	3718      	adds	r7, #24
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	bf00      	nop

08002ec8 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b083      	sub	sp, #12
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ed6:	b2db      	uxtb	r3, r3
}
 8002ed8:	4618      	mov	r0, r3
 8002eda:	370c      	adds	r7, #12
 8002edc:	46bd      	mov	sp, r7
 8002ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee2:	4770      	bx	lr

08002ee4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b085      	sub	sp, #20
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	60f8      	str	r0, [r7, #12]
 8002eec:	60b9      	str	r1, [r7, #8]
 8002eee:	607a      	str	r2, [r7, #4]
 8002ef0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	681a      	ldr	r2, [r3, #0]
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002f00:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	683a      	ldr	r2, [r7, #0]
 8002f08:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	689b      	ldr	r3, [r3, #8]
 8002f0e:	2b40      	cmp	r3, #64	; 0x40
 8002f10:	d108      	bne.n	8002f24 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	687a      	ldr	r2, [r7, #4]
 8002f18:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	68ba      	ldr	r2, [r7, #8]
 8002f20:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002f22:	e007      	b.n	8002f34 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	68ba      	ldr	r2, [r7, #8]
 8002f2a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	687a      	ldr	r2, [r7, #4]
 8002f32:	60da      	str	r2, [r3, #12]
}
 8002f34:	bf00      	nop
 8002f36:	3714      	adds	r7, #20
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3e:	4770      	bx	lr

08002f40 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002f40:	b480      	push	{r7}
 8002f42:	b085      	sub	sp, #20
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	3b10      	subs	r3, #16
 8002f50:	4a14      	ldr	r2, [pc, #80]	; (8002fa4 <DMA_CalcBaseAndBitshift+0x64>)
 8002f52:	fba2 2303 	umull	r2, r3, r2, r3
 8002f56:	091b      	lsrs	r3, r3, #4
 8002f58:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002f5a:	4a13      	ldr	r2, [pc, #76]	; (8002fa8 <DMA_CalcBaseAndBitshift+0x68>)
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	4413      	add	r3, r2
 8002f60:	781b      	ldrb	r3, [r3, #0]
 8002f62:	461a      	mov	r2, r3
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	2b03      	cmp	r3, #3
 8002f6c:	d909      	bls.n	8002f82 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002f76:	f023 0303 	bic.w	r3, r3, #3
 8002f7a:	1d1a      	adds	r2, r3, #4
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	659a      	str	r2, [r3, #88]	; 0x58
 8002f80:	e007      	b.n	8002f92 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002f8a:	f023 0303 	bic.w	r3, r3, #3
 8002f8e:	687a      	ldr	r2, [r7, #4]
 8002f90:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002f96:	4618      	mov	r0, r3
 8002f98:	3714      	adds	r7, #20
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa0:	4770      	bx	lr
 8002fa2:	bf00      	nop
 8002fa4:	aaaaaaab 	.word	0xaaaaaaab
 8002fa8:	08008948 	.word	0x08008948

08002fac <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002fac:	b480      	push	{r7}
 8002fae:	b085      	sub	sp, #20
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fbc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	699b      	ldr	r3, [r3, #24]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d11f      	bne.n	8003006 <DMA_CheckFifoParam+0x5a>
 8002fc6:	68bb      	ldr	r3, [r7, #8]
 8002fc8:	2b03      	cmp	r3, #3
 8002fca:	d856      	bhi.n	800307a <DMA_CheckFifoParam+0xce>
 8002fcc:	a201      	add	r2, pc, #4	; (adr r2, 8002fd4 <DMA_CheckFifoParam+0x28>)
 8002fce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fd2:	bf00      	nop
 8002fd4:	08002fe5 	.word	0x08002fe5
 8002fd8:	08002ff7 	.word	0x08002ff7
 8002fdc:	08002fe5 	.word	0x08002fe5
 8002fe0:	0800307b 	.word	0x0800307b
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fe8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d046      	beq.n	800307e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ff4:	e043      	b.n	800307e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ffa:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002ffe:	d140      	bne.n	8003082 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003000:	2301      	movs	r3, #1
 8003002:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003004:	e03d      	b.n	8003082 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	699b      	ldr	r3, [r3, #24]
 800300a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800300e:	d121      	bne.n	8003054 <DMA_CheckFifoParam+0xa8>
 8003010:	68bb      	ldr	r3, [r7, #8]
 8003012:	2b03      	cmp	r3, #3
 8003014:	d837      	bhi.n	8003086 <DMA_CheckFifoParam+0xda>
 8003016:	a201      	add	r2, pc, #4	; (adr r2, 800301c <DMA_CheckFifoParam+0x70>)
 8003018:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800301c:	0800302d 	.word	0x0800302d
 8003020:	08003033 	.word	0x08003033
 8003024:	0800302d 	.word	0x0800302d
 8003028:	08003045 	.word	0x08003045
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800302c:	2301      	movs	r3, #1
 800302e:	73fb      	strb	r3, [r7, #15]
      break;
 8003030:	e030      	b.n	8003094 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003036:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800303a:	2b00      	cmp	r3, #0
 800303c:	d025      	beq.n	800308a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800303e:	2301      	movs	r3, #1
 8003040:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003042:	e022      	b.n	800308a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003048:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800304c:	d11f      	bne.n	800308e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800304e:	2301      	movs	r3, #1
 8003050:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003052:	e01c      	b.n	800308e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003054:	68bb      	ldr	r3, [r7, #8]
 8003056:	2b02      	cmp	r3, #2
 8003058:	d903      	bls.n	8003062 <DMA_CheckFifoParam+0xb6>
 800305a:	68bb      	ldr	r3, [r7, #8]
 800305c:	2b03      	cmp	r3, #3
 800305e:	d003      	beq.n	8003068 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003060:	e018      	b.n	8003094 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	73fb      	strb	r3, [r7, #15]
      break;
 8003066:	e015      	b.n	8003094 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800306c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003070:	2b00      	cmp	r3, #0
 8003072:	d00e      	beq.n	8003092 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003074:	2301      	movs	r3, #1
 8003076:	73fb      	strb	r3, [r7, #15]
      break;
 8003078:	e00b      	b.n	8003092 <DMA_CheckFifoParam+0xe6>
      break;
 800307a:	bf00      	nop
 800307c:	e00a      	b.n	8003094 <DMA_CheckFifoParam+0xe8>
      break;
 800307e:	bf00      	nop
 8003080:	e008      	b.n	8003094 <DMA_CheckFifoParam+0xe8>
      break;
 8003082:	bf00      	nop
 8003084:	e006      	b.n	8003094 <DMA_CheckFifoParam+0xe8>
      break;
 8003086:	bf00      	nop
 8003088:	e004      	b.n	8003094 <DMA_CheckFifoParam+0xe8>
      break;
 800308a:	bf00      	nop
 800308c:	e002      	b.n	8003094 <DMA_CheckFifoParam+0xe8>
      break;   
 800308e:	bf00      	nop
 8003090:	e000      	b.n	8003094 <DMA_CheckFifoParam+0xe8>
      break;
 8003092:	bf00      	nop
    }
  } 
  
  return status; 
 8003094:	7bfb      	ldrb	r3, [r7, #15]
}
 8003096:	4618      	mov	r0, r3
 8003098:	3714      	adds	r7, #20
 800309a:	46bd      	mov	sp, r7
 800309c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a0:	4770      	bx	lr
 80030a2:	bf00      	nop

080030a4 <HAL_DMAEx_MultiBufferStart_IT>:
  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b086      	sub	sp, #24
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	60f8      	str	r0, [r7, #12]
 80030ac:	60b9      	str	r1, [r7, #8]
 80030ae:	607a      	str	r2, [r7, #4]
 80030b0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80030b2:	2300      	movs	r3, #0
 80030b4:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	689b      	ldr	r3, [r3, #8]
 80030ba:	2b80      	cmp	r3, #128	; 0x80
 80030bc:	d106      	bne.n	80030cc <HAL_DMAEx_MultiBufferStart_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80030c4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80030c6:	2301      	movs	r3, #1
 80030c8:	f001 b913 	b.w	80042f2 <HAL_DMAEx_MultiBufferStart_IT+0x124e>
  }
  
  /* Check callback functions */
  if ((NULL == hdma->XferCpltCallback) || (NULL == hdma->XferM1CpltCallback) || (NULL == hdma->XferErrorCallback))
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d007      	beq.n	80030e4 <HAL_DMAEx_MultiBufferStart_IT+0x40>
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d003      	beq.n	80030e4 <HAL_DMAEx_MultiBufferStart_IT+0x40>
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d105      	bne.n	80030f0 <HAL_DMAEx_MultiBufferStart_IT+0x4c>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	2240      	movs	r2, #64	; 0x40
 80030e8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80030ea:	2301      	movs	r3, #1
 80030ec:	f001 b901 	b.w	80042f2 <HAL_DMAEx_MultiBufferStart_IT+0x124e>
  }
  
  /* Process locked */
  __HAL_LOCK(hdma);
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80030f6:	2b01      	cmp	r3, #1
 80030f8:	d102      	bne.n	8003100 <HAL_DMAEx_MultiBufferStart_IT+0x5c>
 80030fa:	2302      	movs	r3, #2
 80030fc:	f001 b8f9 	b.w	80042f2 <HAL_DMAEx_MultiBufferStart_IT+0x124e>
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	2201      	movs	r2, #1
 8003104:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800310e:	b2db      	uxtb	r3, r3
 8003110:	2b01      	cmp	r3, #1
 8003112:	f041 80e7 	bne.w	80042e4 <HAL_DMAEx_MultiBufferStart_IT+0x1240>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	2202      	movs	r2, #2
 800311a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	2200      	movs	r2, #0
 8003122:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Enable the Double buffer mode */
    hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	681a      	ldr	r2, [r3, #0]
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003132:	601a      	str	r2, [r3, #0]
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M1AR = SecondMemAddress;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	683a      	ldr	r2, [r7, #0]
 800313a:	611a      	str	r2, [r3, #16]
    
    /* Configure the source, destination address and the data length */
    DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength); 
 800313c:	6a3b      	ldr	r3, [r7, #32]
 800313e:	687a      	ldr	r2, [r7, #4]
 8003140:	68b9      	ldr	r1, [r7, #8]
 8003142:	68f8      	ldr	r0, [r7, #12]
 8003144:	f001 f910 	bl	8004368 <DMA_MultiBufferSetConfig>
    
    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	461a      	mov	r2, r3
 800314e:	4b99      	ldr	r3, [pc, #612]	; (80033b4 <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 8003150:	429a      	cmp	r2, r3
 8003152:	d960      	bls.n	8003216 <HAL_DMAEx_MultiBufferStart_IT+0x172>
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4a97      	ldr	r2, [pc, #604]	; (80033b8 <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 800315a:	4293      	cmp	r3, r2
 800315c:	d057      	beq.n	800320e <HAL_DMAEx_MultiBufferStart_IT+0x16a>
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4a96      	ldr	r2, [pc, #600]	; (80033bc <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 8003164:	4293      	cmp	r3, r2
 8003166:	d050      	beq.n	800320a <HAL_DMAEx_MultiBufferStart_IT+0x166>
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4a94      	ldr	r2, [pc, #592]	; (80033c0 <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d049      	beq.n	8003206 <HAL_DMAEx_MultiBufferStart_IT+0x162>
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4a93      	ldr	r2, [pc, #588]	; (80033c4 <HAL_DMAEx_MultiBufferStart_IT+0x320>)
 8003178:	4293      	cmp	r3, r2
 800317a:	d042      	beq.n	8003202 <HAL_DMAEx_MultiBufferStart_IT+0x15e>
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4a91      	ldr	r2, [pc, #580]	; (80033c8 <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d03a      	beq.n	80031fc <HAL_DMAEx_MultiBufferStart_IT+0x158>
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4a90      	ldr	r2, [pc, #576]	; (80033cc <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 800318c:	4293      	cmp	r3, r2
 800318e:	d032      	beq.n	80031f6 <HAL_DMAEx_MultiBufferStart_IT+0x152>
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a8e      	ldr	r2, [pc, #568]	; (80033d0 <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d02a      	beq.n	80031f0 <HAL_DMAEx_MultiBufferStart_IT+0x14c>
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a8d      	ldr	r2, [pc, #564]	; (80033d4 <HAL_DMAEx_MultiBufferStart_IT+0x330>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d022      	beq.n	80031ea <HAL_DMAEx_MultiBufferStart_IT+0x146>
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4a8b      	ldr	r2, [pc, #556]	; (80033d8 <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d01a      	beq.n	80031e4 <HAL_DMAEx_MultiBufferStart_IT+0x140>
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4a8a      	ldr	r2, [pc, #552]	; (80033dc <HAL_DMAEx_MultiBufferStart_IT+0x338>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d012      	beq.n	80031de <HAL_DMAEx_MultiBufferStart_IT+0x13a>
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a88      	ldr	r2, [pc, #544]	; (80033e0 <HAL_DMAEx_MultiBufferStart_IT+0x33c>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d00a      	beq.n	80031d8 <HAL_DMAEx_MultiBufferStart_IT+0x134>
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4a87      	ldr	r2, [pc, #540]	; (80033e4 <HAL_DMAEx_MultiBufferStart_IT+0x340>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d102      	bne.n	80031d2 <HAL_DMAEx_MultiBufferStart_IT+0x12e>
 80031cc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80031d0:	e01e      	b.n	8003210 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80031d2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80031d6:	e01b      	b.n	8003210 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80031d8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80031dc:	e018      	b.n	8003210 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80031de:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80031e2:	e015      	b.n	8003210 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80031e4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80031e8:	e012      	b.n	8003210 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80031ea:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80031ee:	e00f      	b.n	8003210 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80031f0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80031f4:	e00c      	b.n	8003210 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80031f6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80031fa:	e009      	b.n	8003210 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80031fc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003200:	e006      	b.n	8003210 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003202:	2320      	movs	r3, #32
 8003204:	e004      	b.n	8003210 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003206:	2320      	movs	r3, #32
 8003208:	e002      	b.n	8003210 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800320a:	2320      	movs	r3, #32
 800320c:	e000      	b.n	8003210 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800320e:	2320      	movs	r3, #32
 8003210:	4a75      	ldr	r2, [pc, #468]	; (80033e8 <HAL_DMAEx_MultiBufferStart_IT+0x344>)
 8003212:	60d3      	str	r3, [r2, #12]
 8003214:	e150      	b.n	80034b8 <HAL_DMAEx_MultiBufferStart_IT+0x414>
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	461a      	mov	r2, r3
 800321c:	4b73      	ldr	r3, [pc, #460]	; (80033ec <HAL_DMAEx_MultiBufferStart_IT+0x348>)
 800321e:	429a      	cmp	r2, r3
 8003220:	d960      	bls.n	80032e4 <HAL_DMAEx_MultiBufferStart_IT+0x240>
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4a64      	ldr	r2, [pc, #400]	; (80033b8 <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 8003228:	4293      	cmp	r3, r2
 800322a:	d057      	beq.n	80032dc <HAL_DMAEx_MultiBufferStart_IT+0x238>
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4a62      	ldr	r2, [pc, #392]	; (80033bc <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d050      	beq.n	80032d8 <HAL_DMAEx_MultiBufferStart_IT+0x234>
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a61      	ldr	r2, [pc, #388]	; (80033c0 <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d049      	beq.n	80032d4 <HAL_DMAEx_MultiBufferStart_IT+0x230>
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4a5f      	ldr	r2, [pc, #380]	; (80033c4 <HAL_DMAEx_MultiBufferStart_IT+0x320>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d042      	beq.n	80032d0 <HAL_DMAEx_MultiBufferStart_IT+0x22c>
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a5e      	ldr	r2, [pc, #376]	; (80033c8 <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d03a      	beq.n	80032ca <HAL_DMAEx_MultiBufferStart_IT+0x226>
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a5c      	ldr	r2, [pc, #368]	; (80033cc <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d032      	beq.n	80032c4 <HAL_DMAEx_MultiBufferStart_IT+0x220>
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4a5b      	ldr	r2, [pc, #364]	; (80033d0 <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d02a      	beq.n	80032be <HAL_DMAEx_MultiBufferStart_IT+0x21a>
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a59      	ldr	r2, [pc, #356]	; (80033d4 <HAL_DMAEx_MultiBufferStart_IT+0x330>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d022      	beq.n	80032b8 <HAL_DMAEx_MultiBufferStart_IT+0x214>
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4a58      	ldr	r2, [pc, #352]	; (80033d8 <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 8003278:	4293      	cmp	r3, r2
 800327a:	d01a      	beq.n	80032b2 <HAL_DMAEx_MultiBufferStart_IT+0x20e>
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4a56      	ldr	r2, [pc, #344]	; (80033dc <HAL_DMAEx_MultiBufferStart_IT+0x338>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d012      	beq.n	80032ac <HAL_DMAEx_MultiBufferStart_IT+0x208>
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4a55      	ldr	r2, [pc, #340]	; (80033e0 <HAL_DMAEx_MultiBufferStart_IT+0x33c>)
 800328c:	4293      	cmp	r3, r2
 800328e:	d00a      	beq.n	80032a6 <HAL_DMAEx_MultiBufferStart_IT+0x202>
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4a53      	ldr	r2, [pc, #332]	; (80033e4 <HAL_DMAEx_MultiBufferStart_IT+0x340>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d102      	bne.n	80032a0 <HAL_DMAEx_MultiBufferStart_IT+0x1fc>
 800329a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800329e:	e01e      	b.n	80032de <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80032a0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80032a4:	e01b      	b.n	80032de <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80032a6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80032aa:	e018      	b.n	80032de <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80032ac:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80032b0:	e015      	b.n	80032de <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80032b2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80032b6:	e012      	b.n	80032de <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80032b8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80032bc:	e00f      	b.n	80032de <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80032be:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80032c2:	e00c      	b.n	80032de <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80032c4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80032c8:	e009      	b.n	80032de <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80032ca:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80032ce:	e006      	b.n	80032de <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80032d0:	2320      	movs	r3, #32
 80032d2:	e004      	b.n	80032de <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80032d4:	2320      	movs	r3, #32
 80032d6:	e002      	b.n	80032de <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80032d8:	2320      	movs	r3, #32
 80032da:	e000      	b.n	80032de <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80032dc:	2320      	movs	r3, #32
 80032de:	4a42      	ldr	r2, [pc, #264]	; (80033e8 <HAL_DMAEx_MultiBufferStart_IT+0x344>)
 80032e0:	6093      	str	r3, [r2, #8]
 80032e2:	e0e9      	b.n	80034b8 <HAL_DMAEx_MultiBufferStart_IT+0x414>
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	461a      	mov	r2, r3
 80032ea:	4b41      	ldr	r3, [pc, #260]	; (80033f0 <HAL_DMAEx_MultiBufferStart_IT+0x34c>)
 80032ec:	429a      	cmp	r2, r3
 80032ee:	f240 8083 	bls.w	80033f8 <HAL_DMAEx_MultiBufferStart_IT+0x354>
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4a30      	ldr	r2, [pc, #192]	; (80033b8 <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d057      	beq.n	80033ac <HAL_DMAEx_MultiBufferStart_IT+0x308>
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a2e      	ldr	r2, [pc, #184]	; (80033bc <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d050      	beq.n	80033a8 <HAL_DMAEx_MultiBufferStart_IT+0x304>
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	4a2d      	ldr	r2, [pc, #180]	; (80033c0 <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 800330c:	4293      	cmp	r3, r2
 800330e:	d049      	beq.n	80033a4 <HAL_DMAEx_MultiBufferStart_IT+0x300>
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4a2b      	ldr	r2, [pc, #172]	; (80033c4 <HAL_DMAEx_MultiBufferStart_IT+0x320>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d042      	beq.n	80033a0 <HAL_DMAEx_MultiBufferStart_IT+0x2fc>
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	4a2a      	ldr	r2, [pc, #168]	; (80033c8 <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 8003320:	4293      	cmp	r3, r2
 8003322:	d03a      	beq.n	800339a <HAL_DMAEx_MultiBufferStart_IT+0x2f6>
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a28      	ldr	r2, [pc, #160]	; (80033cc <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d032      	beq.n	8003394 <HAL_DMAEx_MultiBufferStart_IT+0x2f0>
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4a27      	ldr	r2, [pc, #156]	; (80033d0 <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 8003334:	4293      	cmp	r3, r2
 8003336:	d02a      	beq.n	800338e <HAL_DMAEx_MultiBufferStart_IT+0x2ea>
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4a25      	ldr	r2, [pc, #148]	; (80033d4 <HAL_DMAEx_MultiBufferStart_IT+0x330>)
 800333e:	4293      	cmp	r3, r2
 8003340:	d022      	beq.n	8003388 <HAL_DMAEx_MultiBufferStart_IT+0x2e4>
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	4a24      	ldr	r2, [pc, #144]	; (80033d8 <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 8003348:	4293      	cmp	r3, r2
 800334a:	d01a      	beq.n	8003382 <HAL_DMAEx_MultiBufferStart_IT+0x2de>
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4a22      	ldr	r2, [pc, #136]	; (80033dc <HAL_DMAEx_MultiBufferStart_IT+0x338>)
 8003352:	4293      	cmp	r3, r2
 8003354:	d012      	beq.n	800337c <HAL_DMAEx_MultiBufferStart_IT+0x2d8>
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4a21      	ldr	r2, [pc, #132]	; (80033e0 <HAL_DMAEx_MultiBufferStart_IT+0x33c>)
 800335c:	4293      	cmp	r3, r2
 800335e:	d00a      	beq.n	8003376 <HAL_DMAEx_MultiBufferStart_IT+0x2d2>
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4a1f      	ldr	r2, [pc, #124]	; (80033e4 <HAL_DMAEx_MultiBufferStart_IT+0x340>)
 8003366:	4293      	cmp	r3, r2
 8003368:	d102      	bne.n	8003370 <HAL_DMAEx_MultiBufferStart_IT+0x2cc>
 800336a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800336e:	e01e      	b.n	80033ae <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003370:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003374:	e01b      	b.n	80033ae <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003376:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800337a:	e018      	b.n	80033ae <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 800337c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003380:	e015      	b.n	80033ae <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003382:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003386:	e012      	b.n	80033ae <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003388:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800338c:	e00f      	b.n	80033ae <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 800338e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003392:	e00c      	b.n	80033ae <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003394:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003398:	e009      	b.n	80033ae <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 800339a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800339e:	e006      	b.n	80033ae <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80033a0:	2320      	movs	r3, #32
 80033a2:	e004      	b.n	80033ae <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80033a4:	2320      	movs	r3, #32
 80033a6:	e002      	b.n	80033ae <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80033a8:	2320      	movs	r3, #32
 80033aa:	e000      	b.n	80033ae <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80033ac:	2320      	movs	r3, #32
 80033ae:	4a11      	ldr	r2, [pc, #68]	; (80033f4 <HAL_DMAEx_MultiBufferStart_IT+0x350>)
 80033b0:	60d3      	str	r3, [r2, #12]
 80033b2:	e081      	b.n	80034b8 <HAL_DMAEx_MultiBufferStart_IT+0x414>
 80033b4:	40026458 	.word	0x40026458
 80033b8:	40026010 	.word	0x40026010
 80033bc:	40026410 	.word	0x40026410
 80033c0:	40026070 	.word	0x40026070
 80033c4:	40026470 	.word	0x40026470
 80033c8:	40026028 	.word	0x40026028
 80033cc:	40026428 	.word	0x40026428
 80033d0:	40026088 	.word	0x40026088
 80033d4:	40026488 	.word	0x40026488
 80033d8:	40026040 	.word	0x40026040
 80033dc:	40026440 	.word	0x40026440
 80033e0:	400260a0 	.word	0x400260a0
 80033e4:	400264a0 	.word	0x400264a0
 80033e8:	40026400 	.word	0x40026400
 80033ec:	400260b8 	.word	0x400260b8
 80033f0:	40026058 	.word	0x40026058
 80033f4:	40026000 	.word	0x40026000
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a96      	ldr	r2, [pc, #600]	; (8003658 <HAL_DMAEx_MultiBufferStart_IT+0x5b4>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d057      	beq.n	80034b2 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	4a95      	ldr	r2, [pc, #596]	; (800365c <HAL_DMAEx_MultiBufferStart_IT+0x5b8>)
 8003408:	4293      	cmp	r3, r2
 800340a:	d050      	beq.n	80034ae <HAL_DMAEx_MultiBufferStart_IT+0x40a>
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a93      	ldr	r2, [pc, #588]	; (8003660 <HAL_DMAEx_MultiBufferStart_IT+0x5bc>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d049      	beq.n	80034aa <HAL_DMAEx_MultiBufferStart_IT+0x406>
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4a92      	ldr	r2, [pc, #584]	; (8003664 <HAL_DMAEx_MultiBufferStart_IT+0x5c0>)
 800341c:	4293      	cmp	r3, r2
 800341e:	d042      	beq.n	80034a6 <HAL_DMAEx_MultiBufferStart_IT+0x402>
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a90      	ldr	r2, [pc, #576]	; (8003668 <HAL_DMAEx_MultiBufferStart_IT+0x5c4>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d03a      	beq.n	80034a0 <HAL_DMAEx_MultiBufferStart_IT+0x3fc>
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4a8f      	ldr	r2, [pc, #572]	; (800366c <HAL_DMAEx_MultiBufferStart_IT+0x5c8>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d032      	beq.n	800349a <HAL_DMAEx_MultiBufferStart_IT+0x3f6>
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a8d      	ldr	r2, [pc, #564]	; (8003670 <HAL_DMAEx_MultiBufferStart_IT+0x5cc>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d02a      	beq.n	8003494 <HAL_DMAEx_MultiBufferStart_IT+0x3f0>
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4a8c      	ldr	r2, [pc, #560]	; (8003674 <HAL_DMAEx_MultiBufferStart_IT+0x5d0>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d022      	beq.n	800348e <HAL_DMAEx_MultiBufferStart_IT+0x3ea>
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4a8a      	ldr	r2, [pc, #552]	; (8003678 <HAL_DMAEx_MultiBufferStart_IT+0x5d4>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d01a      	beq.n	8003488 <HAL_DMAEx_MultiBufferStart_IT+0x3e4>
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4a89      	ldr	r2, [pc, #548]	; (800367c <HAL_DMAEx_MultiBufferStart_IT+0x5d8>)
 8003458:	4293      	cmp	r3, r2
 800345a:	d012      	beq.n	8003482 <HAL_DMAEx_MultiBufferStart_IT+0x3de>
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a87      	ldr	r2, [pc, #540]	; (8003680 <HAL_DMAEx_MultiBufferStart_IT+0x5dc>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d00a      	beq.n	800347c <HAL_DMAEx_MultiBufferStart_IT+0x3d8>
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a86      	ldr	r2, [pc, #536]	; (8003684 <HAL_DMAEx_MultiBufferStart_IT+0x5e0>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d102      	bne.n	8003476 <HAL_DMAEx_MultiBufferStart_IT+0x3d2>
 8003470:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003474:	e01e      	b.n	80034b4 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003476:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800347a:	e01b      	b.n	80034b4 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 800347c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003480:	e018      	b.n	80034b4 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003482:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003486:	e015      	b.n	80034b4 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003488:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800348c:	e012      	b.n	80034b4 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 800348e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003492:	e00f      	b.n	80034b4 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003494:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003498:	e00c      	b.n	80034b4 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 800349a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800349e:	e009      	b.n	80034b4 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80034a0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80034a4:	e006      	b.n	80034b4 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80034a6:	2320      	movs	r3, #32
 80034a8:	e004      	b.n	80034b4 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80034aa:	2320      	movs	r3, #32
 80034ac:	e002      	b.n	80034b4 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80034ae:	2320      	movs	r3, #32
 80034b0:	e000      	b.n	80034b4 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80034b2:	2320      	movs	r3, #32
 80034b4:	4a74      	ldr	r2, [pc, #464]	; (8003688 <HAL_DMAEx_MultiBufferStart_IT+0x5e4>)
 80034b6:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	461a      	mov	r2, r3
 80034be:	4b73      	ldr	r3, [pc, #460]	; (800368c <HAL_DMAEx_MultiBufferStart_IT+0x5e8>)
 80034c0:	429a      	cmp	r2, r3
 80034c2:	d960      	bls.n	8003586 <HAL_DMAEx_MultiBufferStart_IT+0x4e2>
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4a63      	ldr	r2, [pc, #396]	; (8003658 <HAL_DMAEx_MultiBufferStart_IT+0x5b4>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d057      	beq.n	800357e <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a62      	ldr	r2, [pc, #392]	; (800365c <HAL_DMAEx_MultiBufferStart_IT+0x5b8>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d050      	beq.n	800357a <HAL_DMAEx_MultiBufferStart_IT+0x4d6>
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a60      	ldr	r2, [pc, #384]	; (8003660 <HAL_DMAEx_MultiBufferStart_IT+0x5bc>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d049      	beq.n	8003576 <HAL_DMAEx_MultiBufferStart_IT+0x4d2>
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4a5f      	ldr	r2, [pc, #380]	; (8003664 <HAL_DMAEx_MultiBufferStart_IT+0x5c0>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d042      	beq.n	8003572 <HAL_DMAEx_MultiBufferStart_IT+0x4ce>
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a5d      	ldr	r2, [pc, #372]	; (8003668 <HAL_DMAEx_MultiBufferStart_IT+0x5c4>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d03a      	beq.n	800356c <HAL_DMAEx_MultiBufferStart_IT+0x4c8>
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4a5c      	ldr	r2, [pc, #368]	; (800366c <HAL_DMAEx_MultiBufferStart_IT+0x5c8>)
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d032      	beq.n	8003566 <HAL_DMAEx_MultiBufferStart_IT+0x4c2>
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a5a      	ldr	r2, [pc, #360]	; (8003670 <HAL_DMAEx_MultiBufferStart_IT+0x5cc>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d02a      	beq.n	8003560 <HAL_DMAEx_MultiBufferStart_IT+0x4bc>
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	4a59      	ldr	r2, [pc, #356]	; (8003674 <HAL_DMAEx_MultiBufferStart_IT+0x5d0>)
 8003510:	4293      	cmp	r3, r2
 8003512:	d022      	beq.n	800355a <HAL_DMAEx_MultiBufferStart_IT+0x4b6>
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a57      	ldr	r2, [pc, #348]	; (8003678 <HAL_DMAEx_MultiBufferStart_IT+0x5d4>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d01a      	beq.n	8003554 <HAL_DMAEx_MultiBufferStart_IT+0x4b0>
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	4a56      	ldr	r2, [pc, #344]	; (800367c <HAL_DMAEx_MultiBufferStart_IT+0x5d8>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d012      	beq.n	800354e <HAL_DMAEx_MultiBufferStart_IT+0x4aa>
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a54      	ldr	r2, [pc, #336]	; (8003680 <HAL_DMAEx_MultiBufferStart_IT+0x5dc>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d00a      	beq.n	8003548 <HAL_DMAEx_MultiBufferStart_IT+0x4a4>
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	4a53      	ldr	r2, [pc, #332]	; (8003684 <HAL_DMAEx_MultiBufferStart_IT+0x5e0>)
 8003538:	4293      	cmp	r3, r2
 800353a:	d102      	bne.n	8003542 <HAL_DMAEx_MultiBufferStart_IT+0x49e>
 800353c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003540:	e01e      	b.n	8003580 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003542:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003546:	e01b      	b.n	8003580 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003548:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800354c:	e018      	b.n	8003580 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 800354e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003552:	e015      	b.n	8003580 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003554:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003558:	e012      	b.n	8003580 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 800355a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800355e:	e00f      	b.n	8003580 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003560:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003564:	e00c      	b.n	8003580 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003566:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800356a:	e009      	b.n	8003580 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 800356c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003570:	e006      	b.n	8003580 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003572:	2310      	movs	r3, #16
 8003574:	e004      	b.n	8003580 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003576:	2310      	movs	r3, #16
 8003578:	e002      	b.n	8003580 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 800357a:	2310      	movs	r3, #16
 800357c:	e000      	b.n	8003580 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 800357e:	2310      	movs	r3, #16
 8003580:	4a43      	ldr	r2, [pc, #268]	; (8003690 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>)
 8003582:	60d3      	str	r3, [r2, #12]
 8003584:	e14f      	b.n	8003826 <HAL_DMAEx_MultiBufferStart_IT+0x782>
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	461a      	mov	r2, r3
 800358c:	4b41      	ldr	r3, [pc, #260]	; (8003694 <HAL_DMAEx_MultiBufferStart_IT+0x5f0>)
 800358e:	429a      	cmp	r2, r3
 8003590:	f240 8082 	bls.w	8003698 <HAL_DMAEx_MultiBufferStart_IT+0x5f4>
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4a2f      	ldr	r2, [pc, #188]	; (8003658 <HAL_DMAEx_MultiBufferStart_IT+0x5b4>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d057      	beq.n	800364e <HAL_DMAEx_MultiBufferStart_IT+0x5aa>
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4a2e      	ldr	r2, [pc, #184]	; (800365c <HAL_DMAEx_MultiBufferStart_IT+0x5b8>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d050      	beq.n	800364a <HAL_DMAEx_MultiBufferStart_IT+0x5a6>
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4a2c      	ldr	r2, [pc, #176]	; (8003660 <HAL_DMAEx_MultiBufferStart_IT+0x5bc>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d049      	beq.n	8003646 <HAL_DMAEx_MultiBufferStart_IT+0x5a2>
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4a2b      	ldr	r2, [pc, #172]	; (8003664 <HAL_DMAEx_MultiBufferStart_IT+0x5c0>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d042      	beq.n	8003642 <HAL_DMAEx_MultiBufferStart_IT+0x59e>
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a29      	ldr	r2, [pc, #164]	; (8003668 <HAL_DMAEx_MultiBufferStart_IT+0x5c4>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d03a      	beq.n	800363c <HAL_DMAEx_MultiBufferStart_IT+0x598>
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4a28      	ldr	r2, [pc, #160]	; (800366c <HAL_DMAEx_MultiBufferStart_IT+0x5c8>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d032      	beq.n	8003636 <HAL_DMAEx_MultiBufferStart_IT+0x592>
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a26      	ldr	r2, [pc, #152]	; (8003670 <HAL_DMAEx_MultiBufferStart_IT+0x5cc>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d02a      	beq.n	8003630 <HAL_DMAEx_MultiBufferStart_IT+0x58c>
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4a25      	ldr	r2, [pc, #148]	; (8003674 <HAL_DMAEx_MultiBufferStart_IT+0x5d0>)
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d022      	beq.n	800362a <HAL_DMAEx_MultiBufferStart_IT+0x586>
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4a23      	ldr	r2, [pc, #140]	; (8003678 <HAL_DMAEx_MultiBufferStart_IT+0x5d4>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d01a      	beq.n	8003624 <HAL_DMAEx_MultiBufferStart_IT+0x580>
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4a22      	ldr	r2, [pc, #136]	; (800367c <HAL_DMAEx_MultiBufferStart_IT+0x5d8>)
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d012      	beq.n	800361e <HAL_DMAEx_MultiBufferStart_IT+0x57a>
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4a20      	ldr	r2, [pc, #128]	; (8003680 <HAL_DMAEx_MultiBufferStart_IT+0x5dc>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d00a      	beq.n	8003618 <HAL_DMAEx_MultiBufferStart_IT+0x574>
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4a1f      	ldr	r2, [pc, #124]	; (8003684 <HAL_DMAEx_MultiBufferStart_IT+0x5e0>)
 8003608:	4293      	cmp	r3, r2
 800360a:	d102      	bne.n	8003612 <HAL_DMAEx_MultiBufferStart_IT+0x56e>
 800360c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003610:	e01e      	b.n	8003650 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003612:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003616:	e01b      	b.n	8003650 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003618:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800361c:	e018      	b.n	8003650 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 800361e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003622:	e015      	b.n	8003650 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003624:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003628:	e012      	b.n	8003650 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 800362a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800362e:	e00f      	b.n	8003650 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003630:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003634:	e00c      	b.n	8003650 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003636:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800363a:	e009      	b.n	8003650 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 800363c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003640:	e006      	b.n	8003650 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003642:	2310      	movs	r3, #16
 8003644:	e004      	b.n	8003650 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003646:	2310      	movs	r3, #16
 8003648:	e002      	b.n	8003650 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 800364a:	2310      	movs	r3, #16
 800364c:	e000      	b.n	8003650 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 800364e:	2310      	movs	r3, #16
 8003650:	4a0f      	ldr	r2, [pc, #60]	; (8003690 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>)
 8003652:	6093      	str	r3, [r2, #8]
 8003654:	e0e7      	b.n	8003826 <HAL_DMAEx_MultiBufferStart_IT+0x782>
 8003656:	bf00      	nop
 8003658:	40026010 	.word	0x40026010
 800365c:	40026410 	.word	0x40026410
 8003660:	40026070 	.word	0x40026070
 8003664:	40026470 	.word	0x40026470
 8003668:	40026028 	.word	0x40026028
 800366c:	40026428 	.word	0x40026428
 8003670:	40026088 	.word	0x40026088
 8003674:	40026488 	.word	0x40026488
 8003678:	40026040 	.word	0x40026040
 800367c:	40026440 	.word	0x40026440
 8003680:	400260a0 	.word	0x400260a0
 8003684:	400264a0 	.word	0x400264a0
 8003688:	40026000 	.word	0x40026000
 800368c:	40026458 	.word	0x40026458
 8003690:	40026400 	.word	0x40026400
 8003694:	400260b8 	.word	0x400260b8
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	461a      	mov	r2, r3
 800369e:	4b96      	ldr	r3, [pc, #600]	; (80038f8 <HAL_DMAEx_MultiBufferStart_IT+0x854>)
 80036a0:	429a      	cmp	r2, r3
 80036a2:	d960      	bls.n	8003766 <HAL_DMAEx_MultiBufferStart_IT+0x6c2>
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a94      	ldr	r2, [pc, #592]	; (80038fc <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d057      	beq.n	800375e <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	4a93      	ldr	r2, [pc, #588]	; (8003900 <HAL_DMAEx_MultiBufferStart_IT+0x85c>)
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d050      	beq.n	800375a <HAL_DMAEx_MultiBufferStart_IT+0x6b6>
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4a91      	ldr	r2, [pc, #580]	; (8003904 <HAL_DMAEx_MultiBufferStart_IT+0x860>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d049      	beq.n	8003756 <HAL_DMAEx_MultiBufferStart_IT+0x6b2>
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a90      	ldr	r2, [pc, #576]	; (8003908 <HAL_DMAEx_MultiBufferStart_IT+0x864>)
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d042      	beq.n	8003752 <HAL_DMAEx_MultiBufferStart_IT+0x6ae>
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4a8e      	ldr	r2, [pc, #568]	; (800390c <HAL_DMAEx_MultiBufferStart_IT+0x868>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d03a      	beq.n	800374c <HAL_DMAEx_MultiBufferStart_IT+0x6a8>
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4a8d      	ldr	r2, [pc, #564]	; (8003910 <HAL_DMAEx_MultiBufferStart_IT+0x86c>)
 80036dc:	4293      	cmp	r3, r2
 80036de:	d032      	beq.n	8003746 <HAL_DMAEx_MultiBufferStart_IT+0x6a2>
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4a8b      	ldr	r2, [pc, #556]	; (8003914 <HAL_DMAEx_MultiBufferStart_IT+0x870>)
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d02a      	beq.n	8003740 <HAL_DMAEx_MultiBufferStart_IT+0x69c>
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4a8a      	ldr	r2, [pc, #552]	; (8003918 <HAL_DMAEx_MultiBufferStart_IT+0x874>)
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d022      	beq.n	800373a <HAL_DMAEx_MultiBufferStart_IT+0x696>
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4a88      	ldr	r2, [pc, #544]	; (800391c <HAL_DMAEx_MultiBufferStart_IT+0x878>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d01a      	beq.n	8003734 <HAL_DMAEx_MultiBufferStart_IT+0x690>
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4a87      	ldr	r2, [pc, #540]	; (8003920 <HAL_DMAEx_MultiBufferStart_IT+0x87c>)
 8003704:	4293      	cmp	r3, r2
 8003706:	d012      	beq.n	800372e <HAL_DMAEx_MultiBufferStart_IT+0x68a>
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4a85      	ldr	r2, [pc, #532]	; (8003924 <HAL_DMAEx_MultiBufferStart_IT+0x880>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d00a      	beq.n	8003728 <HAL_DMAEx_MultiBufferStart_IT+0x684>
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	4a84      	ldr	r2, [pc, #528]	; (8003928 <HAL_DMAEx_MultiBufferStart_IT+0x884>)
 8003718:	4293      	cmp	r3, r2
 800371a:	d102      	bne.n	8003722 <HAL_DMAEx_MultiBufferStart_IT+0x67e>
 800371c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003720:	e01e      	b.n	8003760 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003722:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003726:	e01b      	b.n	8003760 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003728:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800372c:	e018      	b.n	8003760 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 800372e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003732:	e015      	b.n	8003760 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003734:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003738:	e012      	b.n	8003760 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 800373a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800373e:	e00f      	b.n	8003760 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003740:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003744:	e00c      	b.n	8003760 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003746:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800374a:	e009      	b.n	8003760 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 800374c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003750:	e006      	b.n	8003760 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003752:	2310      	movs	r3, #16
 8003754:	e004      	b.n	8003760 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003756:	2310      	movs	r3, #16
 8003758:	e002      	b.n	8003760 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 800375a:	2310      	movs	r3, #16
 800375c:	e000      	b.n	8003760 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 800375e:	2310      	movs	r3, #16
 8003760:	4a72      	ldr	r2, [pc, #456]	; (800392c <HAL_DMAEx_MultiBufferStart_IT+0x888>)
 8003762:	60d3      	str	r3, [r2, #12]
 8003764:	e05f      	b.n	8003826 <HAL_DMAEx_MultiBufferStart_IT+0x782>
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4a64      	ldr	r2, [pc, #400]	; (80038fc <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d057      	beq.n	8003820 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a62      	ldr	r2, [pc, #392]	; (8003900 <HAL_DMAEx_MultiBufferStart_IT+0x85c>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d050      	beq.n	800381c <HAL_DMAEx_MultiBufferStart_IT+0x778>
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4a61      	ldr	r2, [pc, #388]	; (8003904 <HAL_DMAEx_MultiBufferStart_IT+0x860>)
 8003780:	4293      	cmp	r3, r2
 8003782:	d049      	beq.n	8003818 <HAL_DMAEx_MultiBufferStart_IT+0x774>
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4a5f      	ldr	r2, [pc, #380]	; (8003908 <HAL_DMAEx_MultiBufferStart_IT+0x864>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d042      	beq.n	8003814 <HAL_DMAEx_MultiBufferStart_IT+0x770>
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4a5e      	ldr	r2, [pc, #376]	; (800390c <HAL_DMAEx_MultiBufferStart_IT+0x868>)
 8003794:	4293      	cmp	r3, r2
 8003796:	d03a      	beq.n	800380e <HAL_DMAEx_MultiBufferStart_IT+0x76a>
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a5c      	ldr	r2, [pc, #368]	; (8003910 <HAL_DMAEx_MultiBufferStart_IT+0x86c>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d032      	beq.n	8003808 <HAL_DMAEx_MultiBufferStart_IT+0x764>
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	4a5b      	ldr	r2, [pc, #364]	; (8003914 <HAL_DMAEx_MultiBufferStart_IT+0x870>)
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d02a      	beq.n	8003802 <HAL_DMAEx_MultiBufferStart_IT+0x75e>
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a59      	ldr	r2, [pc, #356]	; (8003918 <HAL_DMAEx_MultiBufferStart_IT+0x874>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d022      	beq.n	80037fc <HAL_DMAEx_MultiBufferStart_IT+0x758>
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	4a58      	ldr	r2, [pc, #352]	; (800391c <HAL_DMAEx_MultiBufferStart_IT+0x878>)
 80037bc:	4293      	cmp	r3, r2
 80037be:	d01a      	beq.n	80037f6 <HAL_DMAEx_MultiBufferStart_IT+0x752>
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	4a56      	ldr	r2, [pc, #344]	; (8003920 <HAL_DMAEx_MultiBufferStart_IT+0x87c>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d012      	beq.n	80037f0 <HAL_DMAEx_MultiBufferStart_IT+0x74c>
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	4a55      	ldr	r2, [pc, #340]	; (8003924 <HAL_DMAEx_MultiBufferStart_IT+0x880>)
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d00a      	beq.n	80037ea <HAL_DMAEx_MultiBufferStart_IT+0x746>
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4a53      	ldr	r2, [pc, #332]	; (8003928 <HAL_DMAEx_MultiBufferStart_IT+0x884>)
 80037da:	4293      	cmp	r3, r2
 80037dc:	d102      	bne.n	80037e4 <HAL_DMAEx_MultiBufferStart_IT+0x740>
 80037de:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80037e2:	e01e      	b.n	8003822 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 80037e4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80037e8:	e01b      	b.n	8003822 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 80037ea:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80037ee:	e018      	b.n	8003822 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 80037f0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80037f4:	e015      	b.n	8003822 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 80037f6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80037fa:	e012      	b.n	8003822 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 80037fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003800:	e00f      	b.n	8003822 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003802:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003806:	e00c      	b.n	8003822 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003808:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800380c:	e009      	b.n	8003822 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 800380e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003812:	e006      	b.n	8003822 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003814:	2310      	movs	r3, #16
 8003816:	e004      	b.n	8003822 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003818:	2310      	movs	r3, #16
 800381a:	e002      	b.n	8003822 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 800381c:	2310      	movs	r3, #16
 800381e:	e000      	b.n	8003822 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003820:	2310      	movs	r3, #16
 8003822:	4a42      	ldr	r2, [pc, #264]	; (800392c <HAL_DMAEx_MultiBufferStart_IT+0x888>)
 8003824:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	461a      	mov	r2, r3
 800382c:	4b40      	ldr	r3, [pc, #256]	; (8003930 <HAL_DMAEx_MultiBufferStart_IT+0x88c>)
 800382e:	429a      	cmp	r2, r3
 8003830:	f240 8082 	bls.w	8003938 <HAL_DMAEx_MultiBufferStart_IT+0x894>
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a30      	ldr	r2, [pc, #192]	; (80038fc <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d057      	beq.n	80038ee <HAL_DMAEx_MultiBufferStart_IT+0x84a>
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4a2f      	ldr	r2, [pc, #188]	; (8003900 <HAL_DMAEx_MultiBufferStart_IT+0x85c>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d050      	beq.n	80038ea <HAL_DMAEx_MultiBufferStart_IT+0x846>
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a2d      	ldr	r2, [pc, #180]	; (8003904 <HAL_DMAEx_MultiBufferStart_IT+0x860>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d049      	beq.n	80038e6 <HAL_DMAEx_MultiBufferStart_IT+0x842>
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a2c      	ldr	r2, [pc, #176]	; (8003908 <HAL_DMAEx_MultiBufferStart_IT+0x864>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d042      	beq.n	80038e2 <HAL_DMAEx_MultiBufferStart_IT+0x83e>
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a2a      	ldr	r2, [pc, #168]	; (800390c <HAL_DMAEx_MultiBufferStart_IT+0x868>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d03a      	beq.n	80038dc <HAL_DMAEx_MultiBufferStart_IT+0x838>
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4a29      	ldr	r2, [pc, #164]	; (8003910 <HAL_DMAEx_MultiBufferStart_IT+0x86c>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d032      	beq.n	80038d6 <HAL_DMAEx_MultiBufferStart_IT+0x832>
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4a27      	ldr	r2, [pc, #156]	; (8003914 <HAL_DMAEx_MultiBufferStart_IT+0x870>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d02a      	beq.n	80038d0 <HAL_DMAEx_MultiBufferStart_IT+0x82c>
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a26      	ldr	r2, [pc, #152]	; (8003918 <HAL_DMAEx_MultiBufferStart_IT+0x874>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d022      	beq.n	80038ca <HAL_DMAEx_MultiBufferStart_IT+0x826>
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a24      	ldr	r2, [pc, #144]	; (800391c <HAL_DMAEx_MultiBufferStart_IT+0x878>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d01a      	beq.n	80038c4 <HAL_DMAEx_MultiBufferStart_IT+0x820>
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4a23      	ldr	r2, [pc, #140]	; (8003920 <HAL_DMAEx_MultiBufferStart_IT+0x87c>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d012      	beq.n	80038be <HAL_DMAEx_MultiBufferStart_IT+0x81a>
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4a21      	ldr	r2, [pc, #132]	; (8003924 <HAL_DMAEx_MultiBufferStart_IT+0x880>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d00a      	beq.n	80038b8 <HAL_DMAEx_MultiBufferStart_IT+0x814>
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4a20      	ldr	r2, [pc, #128]	; (8003928 <HAL_DMAEx_MultiBufferStart_IT+0x884>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d102      	bne.n	80038b2 <HAL_DMAEx_MultiBufferStart_IT+0x80e>
 80038ac:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80038b0:	e01e      	b.n	80038f0 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 80038b2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80038b6:	e01b      	b.n	80038f0 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 80038b8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80038bc:	e018      	b.n	80038f0 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 80038be:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80038c2:	e015      	b.n	80038f0 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 80038c4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80038c8:	e012      	b.n	80038f0 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 80038ca:	f44f 7300 	mov.w	r3, #512	; 0x200
 80038ce:	e00f      	b.n	80038f0 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 80038d0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80038d4:	e00c      	b.n	80038f0 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 80038d6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80038da:	e009      	b.n	80038f0 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 80038dc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80038e0:	e006      	b.n	80038f0 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 80038e2:	2308      	movs	r3, #8
 80038e4:	e004      	b.n	80038f0 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 80038e6:	2308      	movs	r3, #8
 80038e8:	e002      	b.n	80038f0 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 80038ea:	2308      	movs	r3, #8
 80038ec:	e000      	b.n	80038f0 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 80038ee:	2308      	movs	r3, #8
 80038f0:	4a10      	ldr	r2, [pc, #64]	; (8003934 <HAL_DMAEx_MultiBufferStart_IT+0x890>)
 80038f2:	60d3      	str	r3, [r2, #12]
 80038f4:	e16f      	b.n	8003bd6 <HAL_DMAEx_MultiBufferStart_IT+0xb32>
 80038f6:	bf00      	nop
 80038f8:	40026058 	.word	0x40026058
 80038fc:	40026010 	.word	0x40026010
 8003900:	40026410 	.word	0x40026410
 8003904:	40026070 	.word	0x40026070
 8003908:	40026470 	.word	0x40026470
 800390c:	40026028 	.word	0x40026028
 8003910:	40026428 	.word	0x40026428
 8003914:	40026088 	.word	0x40026088
 8003918:	40026488 	.word	0x40026488
 800391c:	40026040 	.word	0x40026040
 8003920:	40026440 	.word	0x40026440
 8003924:	400260a0 	.word	0x400260a0
 8003928:	400264a0 	.word	0x400264a0
 800392c:	40026000 	.word	0x40026000
 8003930:	40026458 	.word	0x40026458
 8003934:	40026400 	.word	0x40026400
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	461a      	mov	r2, r3
 800393e:	4b94      	ldr	r3, [pc, #592]	; (8003b90 <HAL_DMAEx_MultiBufferStart_IT+0xaec>)
 8003940:	429a      	cmp	r2, r3
 8003942:	d960      	bls.n	8003a06 <HAL_DMAEx_MultiBufferStart_IT+0x962>
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a92      	ldr	r2, [pc, #584]	; (8003b94 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d057      	beq.n	80039fe <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4a91      	ldr	r2, [pc, #580]	; (8003b98 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8003954:	4293      	cmp	r3, r2
 8003956:	d050      	beq.n	80039fa <HAL_DMAEx_MultiBufferStart_IT+0x956>
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a8f      	ldr	r2, [pc, #572]	; (8003b9c <HAL_DMAEx_MultiBufferStart_IT+0xaf8>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d049      	beq.n	80039f6 <HAL_DMAEx_MultiBufferStart_IT+0x952>
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	4a8e      	ldr	r2, [pc, #568]	; (8003ba0 <HAL_DMAEx_MultiBufferStart_IT+0xafc>)
 8003968:	4293      	cmp	r3, r2
 800396a:	d042      	beq.n	80039f2 <HAL_DMAEx_MultiBufferStart_IT+0x94e>
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a8c      	ldr	r2, [pc, #560]	; (8003ba4 <HAL_DMAEx_MultiBufferStart_IT+0xb00>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d03a      	beq.n	80039ec <HAL_DMAEx_MultiBufferStart_IT+0x948>
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	4a8b      	ldr	r2, [pc, #556]	; (8003ba8 <HAL_DMAEx_MultiBufferStart_IT+0xb04>)
 800397c:	4293      	cmp	r3, r2
 800397e:	d032      	beq.n	80039e6 <HAL_DMAEx_MultiBufferStart_IT+0x942>
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4a89      	ldr	r2, [pc, #548]	; (8003bac <HAL_DMAEx_MultiBufferStart_IT+0xb08>)
 8003986:	4293      	cmp	r3, r2
 8003988:	d02a      	beq.n	80039e0 <HAL_DMAEx_MultiBufferStart_IT+0x93c>
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4a88      	ldr	r2, [pc, #544]	; (8003bb0 <HAL_DMAEx_MultiBufferStart_IT+0xb0c>)
 8003990:	4293      	cmp	r3, r2
 8003992:	d022      	beq.n	80039da <HAL_DMAEx_MultiBufferStart_IT+0x936>
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4a86      	ldr	r2, [pc, #536]	; (8003bb4 <HAL_DMAEx_MultiBufferStart_IT+0xb10>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d01a      	beq.n	80039d4 <HAL_DMAEx_MultiBufferStart_IT+0x930>
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4a85      	ldr	r2, [pc, #532]	; (8003bb8 <HAL_DMAEx_MultiBufferStart_IT+0xb14>)
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d012      	beq.n	80039ce <HAL_DMAEx_MultiBufferStart_IT+0x92a>
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a83      	ldr	r2, [pc, #524]	; (8003bbc <HAL_DMAEx_MultiBufferStart_IT+0xb18>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d00a      	beq.n	80039c8 <HAL_DMAEx_MultiBufferStart_IT+0x924>
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4a82      	ldr	r2, [pc, #520]	; (8003bc0 <HAL_DMAEx_MultiBufferStart_IT+0xb1c>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d102      	bne.n	80039c2 <HAL_DMAEx_MultiBufferStart_IT+0x91e>
 80039bc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80039c0:	e01e      	b.n	8003a00 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 80039c2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80039c6:	e01b      	b.n	8003a00 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 80039c8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80039cc:	e018      	b.n	8003a00 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 80039ce:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80039d2:	e015      	b.n	8003a00 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 80039d4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80039d8:	e012      	b.n	8003a00 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 80039da:	f44f 7300 	mov.w	r3, #512	; 0x200
 80039de:	e00f      	b.n	8003a00 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 80039e0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80039e4:	e00c      	b.n	8003a00 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 80039e6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80039ea:	e009      	b.n	8003a00 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 80039ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80039f0:	e006      	b.n	8003a00 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 80039f2:	2308      	movs	r3, #8
 80039f4:	e004      	b.n	8003a00 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 80039f6:	2308      	movs	r3, #8
 80039f8:	e002      	b.n	8003a00 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 80039fa:	2308      	movs	r3, #8
 80039fc:	e000      	b.n	8003a00 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 80039fe:	2308      	movs	r3, #8
 8003a00:	4a70      	ldr	r2, [pc, #448]	; (8003bc4 <HAL_DMAEx_MultiBufferStart_IT+0xb20>)
 8003a02:	6093      	str	r3, [r2, #8]
 8003a04:	e0e7      	b.n	8003bd6 <HAL_DMAEx_MultiBufferStart_IT+0xb32>
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	461a      	mov	r2, r3
 8003a0c:	4b6e      	ldr	r3, [pc, #440]	; (8003bc8 <HAL_DMAEx_MultiBufferStart_IT+0xb24>)
 8003a0e:	429a      	cmp	r2, r3
 8003a10:	d960      	bls.n	8003ad4 <HAL_DMAEx_MultiBufferStart_IT+0xa30>
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4a5f      	ldr	r2, [pc, #380]	; (8003b94 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	d057      	beq.n	8003acc <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4a5d      	ldr	r2, [pc, #372]	; (8003b98 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d050      	beq.n	8003ac8 <HAL_DMAEx_MultiBufferStart_IT+0xa24>
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4a5c      	ldr	r2, [pc, #368]	; (8003b9c <HAL_DMAEx_MultiBufferStart_IT+0xaf8>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d049      	beq.n	8003ac4 <HAL_DMAEx_MultiBufferStart_IT+0xa20>
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a5a      	ldr	r2, [pc, #360]	; (8003ba0 <HAL_DMAEx_MultiBufferStart_IT+0xafc>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d042      	beq.n	8003ac0 <HAL_DMAEx_MultiBufferStart_IT+0xa1c>
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a59      	ldr	r2, [pc, #356]	; (8003ba4 <HAL_DMAEx_MultiBufferStart_IT+0xb00>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d03a      	beq.n	8003aba <HAL_DMAEx_MultiBufferStart_IT+0xa16>
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a57      	ldr	r2, [pc, #348]	; (8003ba8 <HAL_DMAEx_MultiBufferStart_IT+0xb04>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d032      	beq.n	8003ab4 <HAL_DMAEx_MultiBufferStart_IT+0xa10>
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4a56      	ldr	r2, [pc, #344]	; (8003bac <HAL_DMAEx_MultiBufferStart_IT+0xb08>)
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d02a      	beq.n	8003aae <HAL_DMAEx_MultiBufferStart_IT+0xa0a>
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4a54      	ldr	r2, [pc, #336]	; (8003bb0 <HAL_DMAEx_MultiBufferStart_IT+0xb0c>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d022      	beq.n	8003aa8 <HAL_DMAEx_MultiBufferStart_IT+0xa04>
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4a53      	ldr	r2, [pc, #332]	; (8003bb4 <HAL_DMAEx_MultiBufferStart_IT+0xb10>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d01a      	beq.n	8003aa2 <HAL_DMAEx_MultiBufferStart_IT+0x9fe>
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4a51      	ldr	r2, [pc, #324]	; (8003bb8 <HAL_DMAEx_MultiBufferStart_IT+0xb14>)
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d012      	beq.n	8003a9c <HAL_DMAEx_MultiBufferStart_IT+0x9f8>
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	4a50      	ldr	r2, [pc, #320]	; (8003bbc <HAL_DMAEx_MultiBufferStart_IT+0xb18>)
 8003a7c:	4293      	cmp	r3, r2
 8003a7e:	d00a      	beq.n	8003a96 <HAL_DMAEx_MultiBufferStart_IT+0x9f2>
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	4a4e      	ldr	r2, [pc, #312]	; (8003bc0 <HAL_DMAEx_MultiBufferStart_IT+0xb1c>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d102      	bne.n	8003a90 <HAL_DMAEx_MultiBufferStart_IT+0x9ec>
 8003a8a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003a8e:	e01e      	b.n	8003ace <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003a90:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003a94:	e01b      	b.n	8003ace <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003a96:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003a9a:	e018      	b.n	8003ace <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003a9c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003aa0:	e015      	b.n	8003ace <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003aa2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003aa6:	e012      	b.n	8003ace <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003aa8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003aac:	e00f      	b.n	8003ace <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003aae:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003ab2:	e00c      	b.n	8003ace <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003ab4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003ab8:	e009      	b.n	8003ace <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003aba:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003abe:	e006      	b.n	8003ace <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003ac0:	2308      	movs	r3, #8
 8003ac2:	e004      	b.n	8003ace <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003ac4:	2308      	movs	r3, #8
 8003ac6:	e002      	b.n	8003ace <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003ac8:	2308      	movs	r3, #8
 8003aca:	e000      	b.n	8003ace <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003acc:	2308      	movs	r3, #8
 8003ace:	4a3f      	ldr	r2, [pc, #252]	; (8003bcc <HAL_DMAEx_MultiBufferStart_IT+0xb28>)
 8003ad0:	60d3      	str	r3, [r2, #12]
 8003ad2:	e080      	b.n	8003bd6 <HAL_DMAEx_MultiBufferStart_IT+0xb32>
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4a2e      	ldr	r2, [pc, #184]	; (8003b94 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d078      	beq.n	8003bd0 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	4a2d      	ldr	r2, [pc, #180]	; (8003b98 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8003ae4:	4293      	cmp	r3, r2
 8003ae6:	d050      	beq.n	8003b8a <HAL_DMAEx_MultiBufferStart_IT+0xae6>
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	4a2b      	ldr	r2, [pc, #172]	; (8003b9c <HAL_DMAEx_MultiBufferStart_IT+0xaf8>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d049      	beq.n	8003b86 <HAL_DMAEx_MultiBufferStart_IT+0xae2>
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	4a2a      	ldr	r2, [pc, #168]	; (8003ba0 <HAL_DMAEx_MultiBufferStart_IT+0xafc>)
 8003af8:	4293      	cmp	r3, r2
 8003afa:	d042      	beq.n	8003b82 <HAL_DMAEx_MultiBufferStart_IT+0xade>
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4a28      	ldr	r2, [pc, #160]	; (8003ba4 <HAL_DMAEx_MultiBufferStart_IT+0xb00>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d03a      	beq.n	8003b7c <HAL_DMAEx_MultiBufferStart_IT+0xad8>
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4a27      	ldr	r2, [pc, #156]	; (8003ba8 <HAL_DMAEx_MultiBufferStart_IT+0xb04>)
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d032      	beq.n	8003b76 <HAL_DMAEx_MultiBufferStart_IT+0xad2>
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	4a25      	ldr	r2, [pc, #148]	; (8003bac <HAL_DMAEx_MultiBufferStart_IT+0xb08>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d02a      	beq.n	8003b70 <HAL_DMAEx_MultiBufferStart_IT+0xacc>
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	4a24      	ldr	r2, [pc, #144]	; (8003bb0 <HAL_DMAEx_MultiBufferStart_IT+0xb0c>)
 8003b20:	4293      	cmp	r3, r2
 8003b22:	d022      	beq.n	8003b6a <HAL_DMAEx_MultiBufferStart_IT+0xac6>
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	4a22      	ldr	r2, [pc, #136]	; (8003bb4 <HAL_DMAEx_MultiBufferStart_IT+0xb10>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d01a      	beq.n	8003b64 <HAL_DMAEx_MultiBufferStart_IT+0xac0>
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4a21      	ldr	r2, [pc, #132]	; (8003bb8 <HAL_DMAEx_MultiBufferStart_IT+0xb14>)
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d012      	beq.n	8003b5e <HAL_DMAEx_MultiBufferStart_IT+0xaba>
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4a1f      	ldr	r2, [pc, #124]	; (8003bbc <HAL_DMAEx_MultiBufferStart_IT+0xb18>)
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d00a      	beq.n	8003b58 <HAL_DMAEx_MultiBufferStart_IT+0xab4>
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4a1e      	ldr	r2, [pc, #120]	; (8003bc0 <HAL_DMAEx_MultiBufferStart_IT+0xb1c>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d102      	bne.n	8003b52 <HAL_DMAEx_MultiBufferStart_IT+0xaae>
 8003b4c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003b50:	e03f      	b.n	8003bd2 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003b52:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003b56:	e03c      	b.n	8003bd2 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003b58:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003b5c:	e039      	b.n	8003bd2 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003b5e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003b62:	e036      	b.n	8003bd2 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003b64:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003b68:	e033      	b.n	8003bd2 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003b6a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003b6e:	e030      	b.n	8003bd2 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003b70:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003b74:	e02d      	b.n	8003bd2 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003b76:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003b7a:	e02a      	b.n	8003bd2 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003b7c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003b80:	e027      	b.n	8003bd2 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003b82:	2308      	movs	r3, #8
 8003b84:	e025      	b.n	8003bd2 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003b86:	2308      	movs	r3, #8
 8003b88:	e023      	b.n	8003bd2 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003b8a:	2308      	movs	r3, #8
 8003b8c:	e021      	b.n	8003bd2 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003b8e:	bf00      	nop
 8003b90:	400260b8 	.word	0x400260b8
 8003b94:	40026010 	.word	0x40026010
 8003b98:	40026410 	.word	0x40026410
 8003b9c:	40026070 	.word	0x40026070
 8003ba0:	40026470 	.word	0x40026470
 8003ba4:	40026028 	.word	0x40026028
 8003ba8:	40026428 	.word	0x40026428
 8003bac:	40026088 	.word	0x40026088
 8003bb0:	40026488 	.word	0x40026488
 8003bb4:	40026040 	.word	0x40026040
 8003bb8:	40026440 	.word	0x40026440
 8003bbc:	400260a0 	.word	0x400260a0
 8003bc0:	400264a0 	.word	0x400264a0
 8003bc4:	40026400 	.word	0x40026400
 8003bc8:	40026058 	.word	0x40026058
 8003bcc:	40026000 	.word	0x40026000
 8003bd0:	2308      	movs	r3, #8
 8003bd2:	4a9a      	ldr	r2, [pc, #616]	; (8003e3c <HAL_DMAEx_MultiBufferStart_IT+0xd98>)
 8003bd4:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	461a      	mov	r2, r3
 8003bdc:	4b98      	ldr	r3, [pc, #608]	; (8003e40 <HAL_DMAEx_MultiBufferStart_IT+0xd9c>)
 8003bde:	429a      	cmp	r2, r3
 8003be0:	d960      	bls.n	8003ca4 <HAL_DMAEx_MultiBufferStart_IT+0xc00>
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	4a97      	ldr	r2, [pc, #604]	; (8003e44 <HAL_DMAEx_MultiBufferStart_IT+0xda0>)
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d057      	beq.n	8003c9c <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4a95      	ldr	r2, [pc, #596]	; (8003e48 <HAL_DMAEx_MultiBufferStart_IT+0xda4>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d050      	beq.n	8003c98 <HAL_DMAEx_MultiBufferStart_IT+0xbf4>
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4a94      	ldr	r2, [pc, #592]	; (8003e4c <HAL_DMAEx_MultiBufferStart_IT+0xda8>)
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d049      	beq.n	8003c94 <HAL_DMAEx_MultiBufferStart_IT+0xbf0>
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4a92      	ldr	r2, [pc, #584]	; (8003e50 <HAL_DMAEx_MultiBufferStart_IT+0xdac>)
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d042      	beq.n	8003c90 <HAL_DMAEx_MultiBufferStart_IT+0xbec>
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	4a91      	ldr	r2, [pc, #580]	; (8003e54 <HAL_DMAEx_MultiBufferStart_IT+0xdb0>)
 8003c10:	4293      	cmp	r3, r2
 8003c12:	d03a      	beq.n	8003c8a <HAL_DMAEx_MultiBufferStart_IT+0xbe6>
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4a8f      	ldr	r2, [pc, #572]	; (8003e58 <HAL_DMAEx_MultiBufferStart_IT+0xdb4>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d032      	beq.n	8003c84 <HAL_DMAEx_MultiBufferStart_IT+0xbe0>
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	4a8e      	ldr	r2, [pc, #568]	; (8003e5c <HAL_DMAEx_MultiBufferStart_IT+0xdb8>)
 8003c24:	4293      	cmp	r3, r2
 8003c26:	d02a      	beq.n	8003c7e <HAL_DMAEx_MultiBufferStart_IT+0xbda>
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4a8c      	ldr	r2, [pc, #560]	; (8003e60 <HAL_DMAEx_MultiBufferStart_IT+0xdbc>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d022      	beq.n	8003c78 <HAL_DMAEx_MultiBufferStart_IT+0xbd4>
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4a8b      	ldr	r2, [pc, #556]	; (8003e64 <HAL_DMAEx_MultiBufferStart_IT+0xdc0>)
 8003c38:	4293      	cmp	r3, r2
 8003c3a:	d01a      	beq.n	8003c72 <HAL_DMAEx_MultiBufferStart_IT+0xbce>
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	4a89      	ldr	r2, [pc, #548]	; (8003e68 <HAL_DMAEx_MultiBufferStart_IT+0xdc4>)
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d012      	beq.n	8003c6c <HAL_DMAEx_MultiBufferStart_IT+0xbc8>
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4a88      	ldr	r2, [pc, #544]	; (8003e6c <HAL_DMAEx_MultiBufferStart_IT+0xdc8>)
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	d00a      	beq.n	8003c66 <HAL_DMAEx_MultiBufferStart_IT+0xbc2>
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	4a86      	ldr	r2, [pc, #536]	; (8003e70 <HAL_DMAEx_MultiBufferStart_IT+0xdcc>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d102      	bne.n	8003c60 <HAL_DMAEx_MultiBufferStart_IT+0xbbc>
 8003c5a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003c5e:	e01e      	b.n	8003c9e <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003c60:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003c64:	e01b      	b.n	8003c9e <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003c66:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003c6a:	e018      	b.n	8003c9e <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003c6c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003c70:	e015      	b.n	8003c9e <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003c72:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003c76:	e012      	b.n	8003c9e <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003c78:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003c7c:	e00f      	b.n	8003c9e <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003c7e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003c82:	e00c      	b.n	8003c9e <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003c84:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003c88:	e009      	b.n	8003c9e <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003c8a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003c8e:	e006      	b.n	8003c9e <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003c90:	2304      	movs	r3, #4
 8003c92:	e004      	b.n	8003c9e <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003c94:	2304      	movs	r3, #4
 8003c96:	e002      	b.n	8003c9e <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003c98:	2304      	movs	r3, #4
 8003c9a:	e000      	b.n	8003c9e <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003c9c:	2304      	movs	r3, #4
 8003c9e:	4a75      	ldr	r2, [pc, #468]	; (8003e74 <HAL_DMAEx_MultiBufferStart_IT+0xdd0>)
 8003ca0:	60d3      	str	r3, [r2, #12]
 8003ca2:	e151      	b.n	8003f48 <HAL_DMAEx_MultiBufferStart_IT+0xea4>
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	461a      	mov	r2, r3
 8003caa:	4b73      	ldr	r3, [pc, #460]	; (8003e78 <HAL_DMAEx_MultiBufferStart_IT+0xdd4>)
 8003cac:	429a      	cmp	r2, r3
 8003cae:	d960      	bls.n	8003d72 <HAL_DMAEx_MultiBufferStart_IT+0xcce>
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	4a63      	ldr	r2, [pc, #396]	; (8003e44 <HAL_DMAEx_MultiBufferStart_IT+0xda0>)
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d057      	beq.n	8003d6a <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	4a62      	ldr	r2, [pc, #392]	; (8003e48 <HAL_DMAEx_MultiBufferStart_IT+0xda4>)
 8003cc0:	4293      	cmp	r3, r2
 8003cc2:	d050      	beq.n	8003d66 <HAL_DMAEx_MultiBufferStart_IT+0xcc2>
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	4a60      	ldr	r2, [pc, #384]	; (8003e4c <HAL_DMAEx_MultiBufferStart_IT+0xda8>)
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d049      	beq.n	8003d62 <HAL_DMAEx_MultiBufferStart_IT+0xcbe>
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	4a5f      	ldr	r2, [pc, #380]	; (8003e50 <HAL_DMAEx_MultiBufferStart_IT+0xdac>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d042      	beq.n	8003d5e <HAL_DMAEx_MultiBufferStart_IT+0xcba>
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4a5d      	ldr	r2, [pc, #372]	; (8003e54 <HAL_DMAEx_MultiBufferStart_IT+0xdb0>)
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	d03a      	beq.n	8003d58 <HAL_DMAEx_MultiBufferStart_IT+0xcb4>
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	4a5c      	ldr	r2, [pc, #368]	; (8003e58 <HAL_DMAEx_MultiBufferStart_IT+0xdb4>)
 8003ce8:	4293      	cmp	r3, r2
 8003cea:	d032      	beq.n	8003d52 <HAL_DMAEx_MultiBufferStart_IT+0xcae>
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a5a      	ldr	r2, [pc, #360]	; (8003e5c <HAL_DMAEx_MultiBufferStart_IT+0xdb8>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d02a      	beq.n	8003d4c <HAL_DMAEx_MultiBufferStart_IT+0xca8>
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	4a59      	ldr	r2, [pc, #356]	; (8003e60 <HAL_DMAEx_MultiBufferStart_IT+0xdbc>)
 8003cfc:	4293      	cmp	r3, r2
 8003cfe:	d022      	beq.n	8003d46 <HAL_DMAEx_MultiBufferStart_IT+0xca2>
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	4a57      	ldr	r2, [pc, #348]	; (8003e64 <HAL_DMAEx_MultiBufferStart_IT+0xdc0>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d01a      	beq.n	8003d40 <HAL_DMAEx_MultiBufferStart_IT+0xc9c>
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	4a56      	ldr	r2, [pc, #344]	; (8003e68 <HAL_DMAEx_MultiBufferStart_IT+0xdc4>)
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d012      	beq.n	8003d3a <HAL_DMAEx_MultiBufferStart_IT+0xc96>
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4a54      	ldr	r2, [pc, #336]	; (8003e6c <HAL_DMAEx_MultiBufferStart_IT+0xdc8>)
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	d00a      	beq.n	8003d34 <HAL_DMAEx_MultiBufferStart_IT+0xc90>
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4a53      	ldr	r2, [pc, #332]	; (8003e70 <HAL_DMAEx_MultiBufferStart_IT+0xdcc>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d102      	bne.n	8003d2e <HAL_DMAEx_MultiBufferStart_IT+0xc8a>
 8003d28:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003d2c:	e01e      	b.n	8003d6c <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003d2e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003d32:	e01b      	b.n	8003d6c <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003d34:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003d38:	e018      	b.n	8003d6c <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003d3a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003d3e:	e015      	b.n	8003d6c <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003d40:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003d44:	e012      	b.n	8003d6c <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003d46:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003d4a:	e00f      	b.n	8003d6c <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003d4c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003d50:	e00c      	b.n	8003d6c <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003d52:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003d56:	e009      	b.n	8003d6c <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003d58:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003d5c:	e006      	b.n	8003d6c <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003d5e:	2304      	movs	r3, #4
 8003d60:	e004      	b.n	8003d6c <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003d62:	2304      	movs	r3, #4
 8003d64:	e002      	b.n	8003d6c <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003d66:	2304      	movs	r3, #4
 8003d68:	e000      	b.n	8003d6c <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003d6a:	2304      	movs	r3, #4
 8003d6c:	4a41      	ldr	r2, [pc, #260]	; (8003e74 <HAL_DMAEx_MultiBufferStart_IT+0xdd0>)
 8003d6e:	6093      	str	r3, [r2, #8]
 8003d70:	e0ea      	b.n	8003f48 <HAL_DMAEx_MultiBufferStart_IT+0xea4>
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	461a      	mov	r2, r3
 8003d78:	4b40      	ldr	r3, [pc, #256]	; (8003e7c <HAL_DMAEx_MultiBufferStart_IT+0xdd8>)
 8003d7a:	429a      	cmp	r2, r3
 8003d7c:	f240 8084 	bls.w	8003e88 <HAL_DMAEx_MultiBufferStart_IT+0xde4>
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4a2f      	ldr	r2, [pc, #188]	; (8003e44 <HAL_DMAEx_MultiBufferStart_IT+0xda0>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d07a      	beq.n	8003e80 <HAL_DMAEx_MultiBufferStart_IT+0xddc>
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4a2e      	ldr	r2, [pc, #184]	; (8003e48 <HAL_DMAEx_MultiBufferStart_IT+0xda4>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d050      	beq.n	8003e36 <HAL_DMAEx_MultiBufferStart_IT+0xd92>
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4a2c      	ldr	r2, [pc, #176]	; (8003e4c <HAL_DMAEx_MultiBufferStart_IT+0xda8>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d049      	beq.n	8003e32 <HAL_DMAEx_MultiBufferStart_IT+0xd8e>
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4a2b      	ldr	r2, [pc, #172]	; (8003e50 <HAL_DMAEx_MultiBufferStart_IT+0xdac>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d042      	beq.n	8003e2e <HAL_DMAEx_MultiBufferStart_IT+0xd8a>
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4a29      	ldr	r2, [pc, #164]	; (8003e54 <HAL_DMAEx_MultiBufferStart_IT+0xdb0>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d03a      	beq.n	8003e28 <HAL_DMAEx_MultiBufferStart_IT+0xd84>
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	4a28      	ldr	r2, [pc, #160]	; (8003e58 <HAL_DMAEx_MultiBufferStart_IT+0xdb4>)
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d032      	beq.n	8003e22 <HAL_DMAEx_MultiBufferStart_IT+0xd7e>
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	4a26      	ldr	r2, [pc, #152]	; (8003e5c <HAL_DMAEx_MultiBufferStart_IT+0xdb8>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d02a      	beq.n	8003e1c <HAL_DMAEx_MultiBufferStart_IT+0xd78>
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4a25      	ldr	r2, [pc, #148]	; (8003e60 <HAL_DMAEx_MultiBufferStart_IT+0xdbc>)
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d022      	beq.n	8003e16 <HAL_DMAEx_MultiBufferStart_IT+0xd72>
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4a23      	ldr	r2, [pc, #140]	; (8003e64 <HAL_DMAEx_MultiBufferStart_IT+0xdc0>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d01a      	beq.n	8003e10 <HAL_DMAEx_MultiBufferStart_IT+0xd6c>
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a22      	ldr	r2, [pc, #136]	; (8003e68 <HAL_DMAEx_MultiBufferStart_IT+0xdc4>)
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d012      	beq.n	8003e0a <HAL_DMAEx_MultiBufferStart_IT+0xd66>
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4a20      	ldr	r2, [pc, #128]	; (8003e6c <HAL_DMAEx_MultiBufferStart_IT+0xdc8>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d00a      	beq.n	8003e04 <HAL_DMAEx_MultiBufferStart_IT+0xd60>
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4a1f      	ldr	r2, [pc, #124]	; (8003e70 <HAL_DMAEx_MultiBufferStart_IT+0xdcc>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d102      	bne.n	8003dfe <HAL_DMAEx_MultiBufferStart_IT+0xd5a>
 8003df8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003dfc:	e041      	b.n	8003e82 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003dfe:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003e02:	e03e      	b.n	8003e82 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003e04:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003e08:	e03b      	b.n	8003e82 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003e0a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003e0e:	e038      	b.n	8003e82 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003e10:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003e14:	e035      	b.n	8003e82 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003e16:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003e1a:	e032      	b.n	8003e82 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003e1c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003e20:	e02f      	b.n	8003e82 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003e22:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003e26:	e02c      	b.n	8003e82 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003e28:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003e2c:	e029      	b.n	8003e82 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003e2e:	2304      	movs	r3, #4
 8003e30:	e027      	b.n	8003e82 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003e32:	2304      	movs	r3, #4
 8003e34:	e025      	b.n	8003e82 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003e36:	2304      	movs	r3, #4
 8003e38:	e023      	b.n	8003e82 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003e3a:	bf00      	nop
 8003e3c:	40026000 	.word	0x40026000
 8003e40:	40026458 	.word	0x40026458
 8003e44:	40026010 	.word	0x40026010
 8003e48:	40026410 	.word	0x40026410
 8003e4c:	40026070 	.word	0x40026070
 8003e50:	40026470 	.word	0x40026470
 8003e54:	40026028 	.word	0x40026028
 8003e58:	40026428 	.word	0x40026428
 8003e5c:	40026088 	.word	0x40026088
 8003e60:	40026488 	.word	0x40026488
 8003e64:	40026040 	.word	0x40026040
 8003e68:	40026440 	.word	0x40026440
 8003e6c:	400260a0 	.word	0x400260a0
 8003e70:	400264a0 	.word	0x400264a0
 8003e74:	40026400 	.word	0x40026400
 8003e78:	400260b8 	.word	0x400260b8
 8003e7c:	40026058 	.word	0x40026058
 8003e80:	2304      	movs	r3, #4
 8003e82:	4a94      	ldr	r2, [pc, #592]	; (80040d4 <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 8003e84:	60d3      	str	r3, [r2, #12]
 8003e86:	e05f      	b.n	8003f48 <HAL_DMAEx_MultiBufferStart_IT+0xea4>
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4a92      	ldr	r2, [pc, #584]	; (80040d8 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d057      	beq.n	8003f42 <HAL_DMAEx_MultiBufferStart_IT+0xe9e>
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	4a91      	ldr	r2, [pc, #580]	; (80040dc <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	d050      	beq.n	8003f3e <HAL_DMAEx_MultiBufferStart_IT+0xe9a>
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4a8f      	ldr	r2, [pc, #572]	; (80040e0 <HAL_DMAEx_MultiBufferStart_IT+0x103c>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d049      	beq.n	8003f3a <HAL_DMAEx_MultiBufferStart_IT+0xe96>
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4a8e      	ldr	r2, [pc, #568]	; (80040e4 <HAL_DMAEx_MultiBufferStart_IT+0x1040>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d042      	beq.n	8003f36 <HAL_DMAEx_MultiBufferStart_IT+0xe92>
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4a8c      	ldr	r2, [pc, #560]	; (80040e8 <HAL_DMAEx_MultiBufferStart_IT+0x1044>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d03a      	beq.n	8003f30 <HAL_DMAEx_MultiBufferStart_IT+0xe8c>
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4a8b      	ldr	r2, [pc, #556]	; (80040ec <HAL_DMAEx_MultiBufferStart_IT+0x1048>)
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d032      	beq.n	8003f2a <HAL_DMAEx_MultiBufferStart_IT+0xe86>
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a89      	ldr	r2, [pc, #548]	; (80040f0 <HAL_DMAEx_MultiBufferStart_IT+0x104c>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d02a      	beq.n	8003f24 <HAL_DMAEx_MultiBufferStart_IT+0xe80>
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4a88      	ldr	r2, [pc, #544]	; (80040f4 <HAL_DMAEx_MultiBufferStart_IT+0x1050>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d022      	beq.n	8003f1e <HAL_DMAEx_MultiBufferStart_IT+0xe7a>
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4a86      	ldr	r2, [pc, #536]	; (80040f8 <HAL_DMAEx_MultiBufferStart_IT+0x1054>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d01a      	beq.n	8003f18 <HAL_DMAEx_MultiBufferStart_IT+0xe74>
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	4a85      	ldr	r2, [pc, #532]	; (80040fc <HAL_DMAEx_MultiBufferStart_IT+0x1058>)
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d012      	beq.n	8003f12 <HAL_DMAEx_MultiBufferStart_IT+0xe6e>
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	4a83      	ldr	r2, [pc, #524]	; (8004100 <HAL_DMAEx_MultiBufferStart_IT+0x105c>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d00a      	beq.n	8003f0c <HAL_DMAEx_MultiBufferStart_IT+0xe68>
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	4a82      	ldr	r2, [pc, #520]	; (8004104 <HAL_DMAEx_MultiBufferStart_IT+0x1060>)
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d102      	bne.n	8003f06 <HAL_DMAEx_MultiBufferStart_IT+0xe62>
 8003f00:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003f04:	e01e      	b.n	8003f44 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003f06:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003f0a:	e01b      	b.n	8003f44 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003f0c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003f10:	e018      	b.n	8003f44 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003f12:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003f16:	e015      	b.n	8003f44 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003f18:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003f1c:	e012      	b.n	8003f44 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003f1e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003f22:	e00f      	b.n	8003f44 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003f24:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003f28:	e00c      	b.n	8003f44 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003f2a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003f2e:	e009      	b.n	8003f44 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003f30:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003f34:	e006      	b.n	8003f44 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003f36:	2304      	movs	r3, #4
 8003f38:	e004      	b.n	8003f44 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003f3a:	2304      	movs	r3, #4
 8003f3c:	e002      	b.n	8003f44 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003f3e:	2304      	movs	r3, #4
 8003f40:	e000      	b.n	8003f44 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003f42:	2304      	movs	r3, #4
 8003f44:	4a63      	ldr	r2, [pc, #396]	; (80040d4 <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 8003f46:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	461a      	mov	r2, r3
 8003f4e:	4b6e      	ldr	r3, [pc, #440]	; (8004108 <HAL_DMAEx_MultiBufferStart_IT+0x1064>)
 8003f50:	429a      	cmp	r2, r3
 8003f52:	d95c      	bls.n	800400e <HAL_DMAEx_MultiBufferStart_IT+0xf6a>
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4a5f      	ldr	r2, [pc, #380]	; (80040d8 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d053      	beq.n	8004006 <HAL_DMAEx_MultiBufferStart_IT+0xf62>
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4a5e      	ldr	r2, [pc, #376]	; (80040dc <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d04c      	beq.n	8004002 <HAL_DMAEx_MultiBufferStart_IT+0xf5e>
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4a5c      	ldr	r2, [pc, #368]	; (80040e0 <HAL_DMAEx_MultiBufferStart_IT+0x103c>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d045      	beq.n	8003ffe <HAL_DMAEx_MultiBufferStart_IT+0xf5a>
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	4a5b      	ldr	r2, [pc, #364]	; (80040e4 <HAL_DMAEx_MultiBufferStart_IT+0x1040>)
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d03e      	beq.n	8003ffa <HAL_DMAEx_MultiBufferStart_IT+0xf56>
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4a59      	ldr	r2, [pc, #356]	; (80040e8 <HAL_DMAEx_MultiBufferStart_IT+0x1044>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d037      	beq.n	8003ff6 <HAL_DMAEx_MultiBufferStart_IT+0xf52>
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4a58      	ldr	r2, [pc, #352]	; (80040ec <HAL_DMAEx_MultiBufferStart_IT+0x1048>)
 8003f8c:	4293      	cmp	r3, r2
 8003f8e:	d030      	beq.n	8003ff2 <HAL_DMAEx_MultiBufferStart_IT+0xf4e>
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4a56      	ldr	r2, [pc, #344]	; (80040f0 <HAL_DMAEx_MultiBufferStart_IT+0x104c>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d029      	beq.n	8003fee <HAL_DMAEx_MultiBufferStart_IT+0xf4a>
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4a55      	ldr	r2, [pc, #340]	; (80040f4 <HAL_DMAEx_MultiBufferStart_IT+0x1050>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d022      	beq.n	8003fea <HAL_DMAEx_MultiBufferStart_IT+0xf46>
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4a53      	ldr	r2, [pc, #332]	; (80040f8 <HAL_DMAEx_MultiBufferStart_IT+0x1054>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d01a      	beq.n	8003fe4 <HAL_DMAEx_MultiBufferStart_IT+0xf40>
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4a52      	ldr	r2, [pc, #328]	; (80040fc <HAL_DMAEx_MultiBufferStart_IT+0x1058>)
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	d012      	beq.n	8003fde <HAL_DMAEx_MultiBufferStart_IT+0xf3a>
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a50      	ldr	r2, [pc, #320]	; (8004100 <HAL_DMAEx_MultiBufferStart_IT+0x105c>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d00a      	beq.n	8003fd8 <HAL_DMAEx_MultiBufferStart_IT+0xf34>
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4a4f      	ldr	r2, [pc, #316]	; (8004104 <HAL_DMAEx_MultiBufferStart_IT+0x1060>)
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	d102      	bne.n	8003fd2 <HAL_DMAEx_MultiBufferStart_IT+0xf2e>
 8003fcc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003fd0:	e01a      	b.n	8004008 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8003fd2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003fd6:	e017      	b.n	8004008 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8003fd8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003fdc:	e014      	b.n	8004008 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8003fde:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003fe2:	e011      	b.n	8004008 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8003fe4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003fe8:	e00e      	b.n	8004008 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8003fea:	2340      	movs	r3, #64	; 0x40
 8003fec:	e00c      	b.n	8004008 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8003fee:	2340      	movs	r3, #64	; 0x40
 8003ff0:	e00a      	b.n	8004008 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8003ff2:	2340      	movs	r3, #64	; 0x40
 8003ff4:	e008      	b.n	8004008 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8003ff6:	2340      	movs	r3, #64	; 0x40
 8003ff8:	e006      	b.n	8004008 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	e004      	b.n	8004008 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8003ffe:	2301      	movs	r3, #1
 8004000:	e002      	b.n	8004008 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8004002:	2301      	movs	r3, #1
 8004004:	e000      	b.n	8004008 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8004006:	2301      	movs	r3, #1
 8004008:	4a40      	ldr	r2, [pc, #256]	; (800410c <HAL_DMAEx_MultiBufferStart_IT+0x1068>)
 800400a:	60d3      	str	r3, [r2, #12]
 800400c:	e141      	b.n	8004292 <HAL_DMAEx_MultiBufferStart_IT+0x11ee>
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	461a      	mov	r2, r3
 8004014:	4b3e      	ldr	r3, [pc, #248]	; (8004110 <HAL_DMAEx_MultiBufferStart_IT+0x106c>)
 8004016:	429a      	cmp	r2, r3
 8004018:	d97c      	bls.n	8004114 <HAL_DMAEx_MultiBufferStart_IT+0x1070>
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4a2e      	ldr	r2, [pc, #184]	; (80040d8 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 8004020:	4293      	cmp	r3, r2
 8004022:	d053      	beq.n	80040cc <HAL_DMAEx_MultiBufferStart_IT+0x1028>
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4a2c      	ldr	r2, [pc, #176]	; (80040dc <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d04c      	beq.n	80040c8 <HAL_DMAEx_MultiBufferStart_IT+0x1024>
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4a2b      	ldr	r2, [pc, #172]	; (80040e0 <HAL_DMAEx_MultiBufferStart_IT+0x103c>)
 8004034:	4293      	cmp	r3, r2
 8004036:	d045      	beq.n	80040c4 <HAL_DMAEx_MultiBufferStart_IT+0x1020>
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a29      	ldr	r2, [pc, #164]	; (80040e4 <HAL_DMAEx_MultiBufferStart_IT+0x1040>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d03e      	beq.n	80040c0 <HAL_DMAEx_MultiBufferStart_IT+0x101c>
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4a28      	ldr	r2, [pc, #160]	; (80040e8 <HAL_DMAEx_MultiBufferStart_IT+0x1044>)
 8004048:	4293      	cmp	r3, r2
 800404a:	d037      	beq.n	80040bc <HAL_DMAEx_MultiBufferStart_IT+0x1018>
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a26      	ldr	r2, [pc, #152]	; (80040ec <HAL_DMAEx_MultiBufferStart_IT+0x1048>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d030      	beq.n	80040b8 <HAL_DMAEx_MultiBufferStart_IT+0x1014>
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4a25      	ldr	r2, [pc, #148]	; (80040f0 <HAL_DMAEx_MultiBufferStart_IT+0x104c>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d029      	beq.n	80040b4 <HAL_DMAEx_MultiBufferStart_IT+0x1010>
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4a23      	ldr	r2, [pc, #140]	; (80040f4 <HAL_DMAEx_MultiBufferStart_IT+0x1050>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d022      	beq.n	80040b0 <HAL_DMAEx_MultiBufferStart_IT+0x100c>
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4a22      	ldr	r2, [pc, #136]	; (80040f8 <HAL_DMAEx_MultiBufferStart_IT+0x1054>)
 8004070:	4293      	cmp	r3, r2
 8004072:	d01a      	beq.n	80040aa <HAL_DMAEx_MultiBufferStart_IT+0x1006>
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a20      	ldr	r2, [pc, #128]	; (80040fc <HAL_DMAEx_MultiBufferStart_IT+0x1058>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d012      	beq.n	80040a4 <HAL_DMAEx_MultiBufferStart_IT+0x1000>
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a1f      	ldr	r2, [pc, #124]	; (8004100 <HAL_DMAEx_MultiBufferStart_IT+0x105c>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d00a      	beq.n	800409e <HAL_DMAEx_MultiBufferStart_IT+0xffa>
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a1d      	ldr	r2, [pc, #116]	; (8004104 <HAL_DMAEx_MultiBufferStart_IT+0x1060>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d102      	bne.n	8004098 <HAL_DMAEx_MultiBufferStart_IT+0xff4>
 8004092:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004096:	e01a      	b.n	80040ce <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004098:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800409c:	e017      	b.n	80040ce <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 800409e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80040a2:	e014      	b.n	80040ce <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 80040a4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80040a8:	e011      	b.n	80040ce <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 80040aa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80040ae:	e00e      	b.n	80040ce <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 80040b0:	2340      	movs	r3, #64	; 0x40
 80040b2:	e00c      	b.n	80040ce <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 80040b4:	2340      	movs	r3, #64	; 0x40
 80040b6:	e00a      	b.n	80040ce <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 80040b8:	2340      	movs	r3, #64	; 0x40
 80040ba:	e008      	b.n	80040ce <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 80040bc:	2340      	movs	r3, #64	; 0x40
 80040be:	e006      	b.n	80040ce <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 80040c0:	2301      	movs	r3, #1
 80040c2:	e004      	b.n	80040ce <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 80040c4:	2301      	movs	r3, #1
 80040c6:	e002      	b.n	80040ce <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 80040c8:	2301      	movs	r3, #1
 80040ca:	e000      	b.n	80040ce <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 80040cc:	2301      	movs	r3, #1
 80040ce:	4a0f      	ldr	r2, [pc, #60]	; (800410c <HAL_DMAEx_MultiBufferStart_IT+0x1068>)
 80040d0:	6093      	str	r3, [r2, #8]
 80040d2:	e0de      	b.n	8004292 <HAL_DMAEx_MultiBufferStart_IT+0x11ee>
 80040d4:	40026000 	.word	0x40026000
 80040d8:	40026010 	.word	0x40026010
 80040dc:	40026410 	.word	0x40026410
 80040e0:	40026070 	.word	0x40026070
 80040e4:	40026470 	.word	0x40026470
 80040e8:	40026028 	.word	0x40026028
 80040ec:	40026428 	.word	0x40026428
 80040f0:	40026088 	.word	0x40026088
 80040f4:	40026488 	.word	0x40026488
 80040f8:	40026040 	.word	0x40026040
 80040fc:	40026440 	.word	0x40026440
 8004100:	400260a0 	.word	0x400260a0
 8004104:	400264a0 	.word	0x400264a0
 8004108:	40026458 	.word	0x40026458
 800410c:	40026400 	.word	0x40026400
 8004110:	400260b8 	.word	0x400260b8
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	461a      	mov	r2, r3
 800411a:	4b78      	ldr	r3, [pc, #480]	; (80042fc <HAL_DMAEx_MultiBufferStart_IT+0x1258>)
 800411c:	429a      	cmp	r2, r3
 800411e:	d95c      	bls.n	80041da <HAL_DMAEx_MultiBufferStart_IT+0x1136>
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a76      	ldr	r2, [pc, #472]	; (8004300 <HAL_DMAEx_MultiBufferStart_IT+0x125c>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d053      	beq.n	80041d2 <HAL_DMAEx_MultiBufferStart_IT+0x112e>
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a75      	ldr	r2, [pc, #468]	; (8004304 <HAL_DMAEx_MultiBufferStart_IT+0x1260>)
 8004130:	4293      	cmp	r3, r2
 8004132:	d04c      	beq.n	80041ce <HAL_DMAEx_MultiBufferStart_IT+0x112a>
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4a73      	ldr	r2, [pc, #460]	; (8004308 <HAL_DMAEx_MultiBufferStart_IT+0x1264>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d045      	beq.n	80041ca <HAL_DMAEx_MultiBufferStart_IT+0x1126>
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4a72      	ldr	r2, [pc, #456]	; (800430c <HAL_DMAEx_MultiBufferStart_IT+0x1268>)
 8004144:	4293      	cmp	r3, r2
 8004146:	d03e      	beq.n	80041c6 <HAL_DMAEx_MultiBufferStart_IT+0x1122>
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4a70      	ldr	r2, [pc, #448]	; (8004310 <HAL_DMAEx_MultiBufferStart_IT+0x126c>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d037      	beq.n	80041c2 <HAL_DMAEx_MultiBufferStart_IT+0x111e>
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	4a6f      	ldr	r2, [pc, #444]	; (8004314 <HAL_DMAEx_MultiBufferStart_IT+0x1270>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d030      	beq.n	80041be <HAL_DMAEx_MultiBufferStart_IT+0x111a>
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4a6d      	ldr	r2, [pc, #436]	; (8004318 <HAL_DMAEx_MultiBufferStart_IT+0x1274>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d029      	beq.n	80041ba <HAL_DMAEx_MultiBufferStart_IT+0x1116>
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4a6c      	ldr	r2, [pc, #432]	; (800431c <HAL_DMAEx_MultiBufferStart_IT+0x1278>)
 800416c:	4293      	cmp	r3, r2
 800416e:	d022      	beq.n	80041b6 <HAL_DMAEx_MultiBufferStart_IT+0x1112>
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a6a      	ldr	r2, [pc, #424]	; (8004320 <HAL_DMAEx_MultiBufferStart_IT+0x127c>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d01a      	beq.n	80041b0 <HAL_DMAEx_MultiBufferStart_IT+0x110c>
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4a69      	ldr	r2, [pc, #420]	; (8004324 <HAL_DMAEx_MultiBufferStart_IT+0x1280>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d012      	beq.n	80041aa <HAL_DMAEx_MultiBufferStart_IT+0x1106>
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4a67      	ldr	r2, [pc, #412]	; (8004328 <HAL_DMAEx_MultiBufferStart_IT+0x1284>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d00a      	beq.n	80041a4 <HAL_DMAEx_MultiBufferStart_IT+0x1100>
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4a66      	ldr	r2, [pc, #408]	; (800432c <HAL_DMAEx_MultiBufferStart_IT+0x1288>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d102      	bne.n	800419e <HAL_DMAEx_MultiBufferStart_IT+0x10fa>
 8004198:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800419c:	e01a      	b.n	80041d4 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 800419e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80041a2:	e017      	b.n	80041d4 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 80041a4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80041a8:	e014      	b.n	80041d4 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 80041aa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80041ae:	e011      	b.n	80041d4 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 80041b0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80041b4:	e00e      	b.n	80041d4 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 80041b6:	2340      	movs	r3, #64	; 0x40
 80041b8:	e00c      	b.n	80041d4 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 80041ba:	2340      	movs	r3, #64	; 0x40
 80041bc:	e00a      	b.n	80041d4 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 80041be:	2340      	movs	r3, #64	; 0x40
 80041c0:	e008      	b.n	80041d4 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 80041c2:	2340      	movs	r3, #64	; 0x40
 80041c4:	e006      	b.n	80041d4 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 80041c6:	2301      	movs	r3, #1
 80041c8:	e004      	b.n	80041d4 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 80041ca:	2301      	movs	r3, #1
 80041cc:	e002      	b.n	80041d4 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 80041ce:	2301      	movs	r3, #1
 80041d0:	e000      	b.n	80041d4 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 80041d2:	2301      	movs	r3, #1
 80041d4:	4a56      	ldr	r2, [pc, #344]	; (8004330 <HAL_DMAEx_MultiBufferStart_IT+0x128c>)
 80041d6:	60d3      	str	r3, [r2, #12]
 80041d8:	e05b      	b.n	8004292 <HAL_DMAEx_MultiBufferStart_IT+0x11ee>
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	4a48      	ldr	r2, [pc, #288]	; (8004300 <HAL_DMAEx_MultiBufferStart_IT+0x125c>)
 80041e0:	4293      	cmp	r3, r2
 80041e2:	d053      	beq.n	800428c <HAL_DMAEx_MultiBufferStart_IT+0x11e8>
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4a46      	ldr	r2, [pc, #280]	; (8004304 <HAL_DMAEx_MultiBufferStart_IT+0x1260>)
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d04c      	beq.n	8004288 <HAL_DMAEx_MultiBufferStart_IT+0x11e4>
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	4a45      	ldr	r2, [pc, #276]	; (8004308 <HAL_DMAEx_MultiBufferStart_IT+0x1264>)
 80041f4:	4293      	cmp	r3, r2
 80041f6:	d045      	beq.n	8004284 <HAL_DMAEx_MultiBufferStart_IT+0x11e0>
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4a43      	ldr	r2, [pc, #268]	; (800430c <HAL_DMAEx_MultiBufferStart_IT+0x1268>)
 80041fe:	4293      	cmp	r3, r2
 8004200:	d03e      	beq.n	8004280 <HAL_DMAEx_MultiBufferStart_IT+0x11dc>
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4a42      	ldr	r2, [pc, #264]	; (8004310 <HAL_DMAEx_MultiBufferStart_IT+0x126c>)
 8004208:	4293      	cmp	r3, r2
 800420a:	d037      	beq.n	800427c <HAL_DMAEx_MultiBufferStart_IT+0x11d8>
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4a40      	ldr	r2, [pc, #256]	; (8004314 <HAL_DMAEx_MultiBufferStart_IT+0x1270>)
 8004212:	4293      	cmp	r3, r2
 8004214:	d030      	beq.n	8004278 <HAL_DMAEx_MultiBufferStart_IT+0x11d4>
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4a3f      	ldr	r2, [pc, #252]	; (8004318 <HAL_DMAEx_MultiBufferStart_IT+0x1274>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d029      	beq.n	8004274 <HAL_DMAEx_MultiBufferStart_IT+0x11d0>
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a3d      	ldr	r2, [pc, #244]	; (800431c <HAL_DMAEx_MultiBufferStart_IT+0x1278>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d022      	beq.n	8004270 <HAL_DMAEx_MultiBufferStart_IT+0x11cc>
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4a3c      	ldr	r2, [pc, #240]	; (8004320 <HAL_DMAEx_MultiBufferStart_IT+0x127c>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d01a      	beq.n	800426a <HAL_DMAEx_MultiBufferStart_IT+0x11c6>
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	4a3a      	ldr	r2, [pc, #232]	; (8004324 <HAL_DMAEx_MultiBufferStart_IT+0x1280>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d012      	beq.n	8004264 <HAL_DMAEx_MultiBufferStart_IT+0x11c0>
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4a39      	ldr	r2, [pc, #228]	; (8004328 <HAL_DMAEx_MultiBufferStart_IT+0x1284>)
 8004244:	4293      	cmp	r3, r2
 8004246:	d00a      	beq.n	800425e <HAL_DMAEx_MultiBufferStart_IT+0x11ba>
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	4a37      	ldr	r2, [pc, #220]	; (800432c <HAL_DMAEx_MultiBufferStart_IT+0x1288>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d102      	bne.n	8004258 <HAL_DMAEx_MultiBufferStart_IT+0x11b4>
 8004252:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004256:	e01a      	b.n	800428e <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004258:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800425c:	e017      	b.n	800428e <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 800425e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004262:	e014      	b.n	800428e <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004264:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004268:	e011      	b.n	800428e <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 800426a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800426e:	e00e      	b.n	800428e <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004270:	2340      	movs	r3, #64	; 0x40
 8004272:	e00c      	b.n	800428e <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004274:	2340      	movs	r3, #64	; 0x40
 8004276:	e00a      	b.n	800428e <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004278:	2340      	movs	r3, #64	; 0x40
 800427a:	e008      	b.n	800428e <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 800427c:	2340      	movs	r3, #64	; 0x40
 800427e:	e006      	b.n	800428e <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004280:	2301      	movs	r3, #1
 8004282:	e004      	b.n	800428e <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004284:	2301      	movs	r3, #1
 8004286:	e002      	b.n	800428e <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004288:	2301      	movs	r3, #1
 800428a:	e000      	b.n	800428e <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 800428c:	2301      	movs	r3, #1
 800428e:	4a28      	ldr	r2, [pc, #160]	; (8004330 <HAL_DMAEx_MultiBufferStart_IT+0x128c>)
 8004290:	6093      	str	r3, [r2, #8]

    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	681a      	ldr	r2, [r3, #0]
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f042 0216 	orr.w	r2, r2, #22
 80042a0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	695a      	ldr	r2, [r3, #20]
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80042b0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d103      	bne.n	80042c2 <HAL_DMAEx_MultiBufferStart_IT+0x121e>
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d007      	beq.n	80042d2 <HAL_DMAEx_MultiBufferStart_IT+0x122e>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	681a      	ldr	r2, [r3, #0]
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f042 0208 	orr.w	r2, r2, #8
 80042d0:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the peripheral */
    __HAL_DMA_ENABLE(hdma); 
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	681a      	ldr	r2, [r3, #0]
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f042 0201 	orr.w	r2, r2, #1
 80042e0:	601a      	str	r2, [r3, #0]
 80042e2:	e005      	b.n	80042f0 <HAL_DMAEx_MultiBufferStart_IT+0x124c>
  }
  else
  {     
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	2200      	movs	r2, #0
 80042e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80042ec:	2302      	movs	r3, #2
 80042ee:	75fb      	strb	r3, [r7, #23]
  }  
  return status; 
 80042f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80042f2:	4618      	mov	r0, r3
 80042f4:	3718      	adds	r7, #24
 80042f6:	46bd      	mov	sp, r7
 80042f8:	bd80      	pop	{r7, pc}
 80042fa:	bf00      	nop
 80042fc:	40026058 	.word	0x40026058
 8004300:	40026010 	.word	0x40026010
 8004304:	40026410 	.word	0x40026410
 8004308:	40026070 	.word	0x40026070
 800430c:	40026470 	.word	0x40026470
 8004310:	40026028 	.word	0x40026028
 8004314:	40026428 	.word	0x40026428
 8004318:	40026088 	.word	0x40026088
 800431c:	40026488 	.word	0x40026488
 8004320:	40026040 	.word	0x40026040
 8004324:	40026440 	.word	0x40026440
 8004328:	400260a0 	.word	0x400260a0
 800432c:	400264a0 	.word	0x400264a0
 8004330:	40026000 	.word	0x40026000

08004334 <HAL_DMAEx_ChangeMemory>:
  *         MEMORY1 and the MEMORY1 address can be changed only when the current 
  *         transfer use MEMORY0.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ChangeMemory(DMA_HandleTypeDef *hdma, uint32_t Address, HAL_DMA_MemoryTypeDef memory)
{
 8004334:	b480      	push	{r7}
 8004336:	b085      	sub	sp, #20
 8004338:	af00      	add	r7, sp, #0
 800433a:	60f8      	str	r0, [r7, #12]
 800433c:	60b9      	str	r1, [r7, #8]
 800433e:	4613      	mov	r3, r2
 8004340:	71fb      	strb	r3, [r7, #7]
  if(memory == MEMORY0)
 8004342:	79fb      	ldrb	r3, [r7, #7]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d104      	bne.n	8004352 <HAL_DMAEx_ChangeMemory+0x1e>
  {
    /* change the memory0 address */
    hdma->Instance->M0AR = Address;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	68ba      	ldr	r2, [r7, #8]
 800434e:	60da      	str	r2, [r3, #12]
 8004350:	e003      	b.n	800435a <HAL_DMAEx_ChangeMemory+0x26>
  }
  else
  {
    /* change the memory1 address */
    hdma->Instance->M1AR = Address;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	68ba      	ldr	r2, [r7, #8]
 8004358:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800435a:	2300      	movs	r3, #0
}
 800435c:	4618      	mov	r0, r3
 800435e:	3714      	adds	r7, #20
 8004360:	46bd      	mov	sp, r7
 8004362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004366:	4770      	bx	lr

08004368 <DMA_MultiBufferSetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{  
 8004368:	b480      	push	{r7}
 800436a:	b085      	sub	sp, #20
 800436c:	af00      	add	r7, sp, #0
 800436e:	60f8      	str	r0, [r7, #12]
 8004370:	60b9      	str	r1, [r7, #8]
 8004372:	607a      	str	r2, [r7, #4]
 8004374:	603b      	str	r3, [r7, #0]
  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	683a      	ldr	r2, [r7, #0]
 800437c:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	689b      	ldr	r3, [r3, #8]
 8004382:	2b40      	cmp	r3, #64	; 0x40
 8004384:	d108      	bne.n	8004398 <DMA_MultiBufferSetConfig+0x30>
  {   
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	687a      	ldr	r2, [r7, #4]
 800438c:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	68ba      	ldr	r2, [r7, #8]
 8004394:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004396:	e007      	b.n	80043a8 <DMA_MultiBufferSetConfig+0x40>
    hdma->Instance->PAR = SrcAddress;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	68ba      	ldr	r2, [r7, #8]
 800439e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	687a      	ldr	r2, [r7, #4]
 80043a6:	60da      	str	r2, [r3, #12]
}
 80043a8:	bf00      	nop
 80043aa:	3714      	adds	r7, #20
 80043ac:	46bd      	mov	sp, r7
 80043ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b2:	4770      	bx	lr

080043b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80043b4:	b480      	push	{r7}
 80043b6:	b089      	sub	sp, #36	; 0x24
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
 80043bc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80043be:	2300      	movs	r3, #0
 80043c0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80043c2:	2300      	movs	r3, #0
 80043c4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80043c6:	2300      	movs	r3, #0
 80043c8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80043ca:	2300      	movs	r3, #0
 80043cc:	61fb      	str	r3, [r7, #28]
 80043ce:	e16b      	b.n	80046a8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80043d0:	2201      	movs	r2, #1
 80043d2:	69fb      	ldr	r3, [r7, #28]
 80043d4:	fa02 f303 	lsl.w	r3, r2, r3
 80043d8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	697a      	ldr	r2, [r7, #20]
 80043e0:	4013      	ands	r3, r2
 80043e2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80043e4:	693a      	ldr	r2, [r7, #16]
 80043e6:	697b      	ldr	r3, [r7, #20]
 80043e8:	429a      	cmp	r2, r3
 80043ea:	f040 815a 	bne.w	80046a2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	f003 0303 	and.w	r3, r3, #3
 80043f6:	2b01      	cmp	r3, #1
 80043f8:	d005      	beq.n	8004406 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	685b      	ldr	r3, [r3, #4]
 80043fe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004402:	2b02      	cmp	r3, #2
 8004404:	d130      	bne.n	8004468 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	689b      	ldr	r3, [r3, #8]
 800440a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800440c:	69fb      	ldr	r3, [r7, #28]
 800440e:	005b      	lsls	r3, r3, #1
 8004410:	2203      	movs	r2, #3
 8004412:	fa02 f303 	lsl.w	r3, r2, r3
 8004416:	43db      	mvns	r3, r3
 8004418:	69ba      	ldr	r2, [r7, #24]
 800441a:	4013      	ands	r3, r2
 800441c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	68da      	ldr	r2, [r3, #12]
 8004422:	69fb      	ldr	r3, [r7, #28]
 8004424:	005b      	lsls	r3, r3, #1
 8004426:	fa02 f303 	lsl.w	r3, r2, r3
 800442a:	69ba      	ldr	r2, [r7, #24]
 800442c:	4313      	orrs	r3, r2
 800442e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	69ba      	ldr	r2, [r7, #24]
 8004434:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	685b      	ldr	r3, [r3, #4]
 800443a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800443c:	2201      	movs	r2, #1
 800443e:	69fb      	ldr	r3, [r7, #28]
 8004440:	fa02 f303 	lsl.w	r3, r2, r3
 8004444:	43db      	mvns	r3, r3
 8004446:	69ba      	ldr	r2, [r7, #24]
 8004448:	4013      	ands	r3, r2
 800444a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	091b      	lsrs	r3, r3, #4
 8004452:	f003 0201 	and.w	r2, r3, #1
 8004456:	69fb      	ldr	r3, [r7, #28]
 8004458:	fa02 f303 	lsl.w	r3, r2, r3
 800445c:	69ba      	ldr	r2, [r7, #24]
 800445e:	4313      	orrs	r3, r2
 8004460:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	69ba      	ldr	r2, [r7, #24]
 8004466:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	f003 0303 	and.w	r3, r3, #3
 8004470:	2b03      	cmp	r3, #3
 8004472:	d017      	beq.n	80044a4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	68db      	ldr	r3, [r3, #12]
 8004478:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800447a:	69fb      	ldr	r3, [r7, #28]
 800447c:	005b      	lsls	r3, r3, #1
 800447e:	2203      	movs	r2, #3
 8004480:	fa02 f303 	lsl.w	r3, r2, r3
 8004484:	43db      	mvns	r3, r3
 8004486:	69ba      	ldr	r2, [r7, #24]
 8004488:	4013      	ands	r3, r2
 800448a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	689a      	ldr	r2, [r3, #8]
 8004490:	69fb      	ldr	r3, [r7, #28]
 8004492:	005b      	lsls	r3, r3, #1
 8004494:	fa02 f303 	lsl.w	r3, r2, r3
 8004498:	69ba      	ldr	r2, [r7, #24]
 800449a:	4313      	orrs	r3, r2
 800449c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	69ba      	ldr	r2, [r7, #24]
 80044a2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	685b      	ldr	r3, [r3, #4]
 80044a8:	f003 0303 	and.w	r3, r3, #3
 80044ac:	2b02      	cmp	r3, #2
 80044ae:	d123      	bne.n	80044f8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80044b0:	69fb      	ldr	r3, [r7, #28]
 80044b2:	08da      	lsrs	r2, r3, #3
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	3208      	adds	r2, #8
 80044b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80044bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80044be:	69fb      	ldr	r3, [r7, #28]
 80044c0:	f003 0307 	and.w	r3, r3, #7
 80044c4:	009b      	lsls	r3, r3, #2
 80044c6:	220f      	movs	r2, #15
 80044c8:	fa02 f303 	lsl.w	r3, r2, r3
 80044cc:	43db      	mvns	r3, r3
 80044ce:	69ba      	ldr	r2, [r7, #24]
 80044d0:	4013      	ands	r3, r2
 80044d2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	691a      	ldr	r2, [r3, #16]
 80044d8:	69fb      	ldr	r3, [r7, #28]
 80044da:	f003 0307 	and.w	r3, r3, #7
 80044de:	009b      	lsls	r3, r3, #2
 80044e0:	fa02 f303 	lsl.w	r3, r2, r3
 80044e4:	69ba      	ldr	r2, [r7, #24]
 80044e6:	4313      	orrs	r3, r2
 80044e8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80044ea:	69fb      	ldr	r3, [r7, #28]
 80044ec:	08da      	lsrs	r2, r3, #3
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	3208      	adds	r2, #8
 80044f2:	69b9      	ldr	r1, [r7, #24]
 80044f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80044fe:	69fb      	ldr	r3, [r7, #28]
 8004500:	005b      	lsls	r3, r3, #1
 8004502:	2203      	movs	r2, #3
 8004504:	fa02 f303 	lsl.w	r3, r2, r3
 8004508:	43db      	mvns	r3, r3
 800450a:	69ba      	ldr	r2, [r7, #24]
 800450c:	4013      	ands	r3, r2
 800450e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	685b      	ldr	r3, [r3, #4]
 8004514:	f003 0203 	and.w	r2, r3, #3
 8004518:	69fb      	ldr	r3, [r7, #28]
 800451a:	005b      	lsls	r3, r3, #1
 800451c:	fa02 f303 	lsl.w	r3, r2, r3
 8004520:	69ba      	ldr	r2, [r7, #24]
 8004522:	4313      	orrs	r3, r2
 8004524:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	69ba      	ldr	r2, [r7, #24]
 800452a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004534:	2b00      	cmp	r3, #0
 8004536:	f000 80b4 	beq.w	80046a2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800453a:	2300      	movs	r3, #0
 800453c:	60fb      	str	r3, [r7, #12]
 800453e:	4b60      	ldr	r3, [pc, #384]	; (80046c0 <HAL_GPIO_Init+0x30c>)
 8004540:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004542:	4a5f      	ldr	r2, [pc, #380]	; (80046c0 <HAL_GPIO_Init+0x30c>)
 8004544:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004548:	6453      	str	r3, [r2, #68]	; 0x44
 800454a:	4b5d      	ldr	r3, [pc, #372]	; (80046c0 <HAL_GPIO_Init+0x30c>)
 800454c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800454e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004552:	60fb      	str	r3, [r7, #12]
 8004554:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004556:	4a5b      	ldr	r2, [pc, #364]	; (80046c4 <HAL_GPIO_Init+0x310>)
 8004558:	69fb      	ldr	r3, [r7, #28]
 800455a:	089b      	lsrs	r3, r3, #2
 800455c:	3302      	adds	r3, #2
 800455e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004562:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004564:	69fb      	ldr	r3, [r7, #28]
 8004566:	f003 0303 	and.w	r3, r3, #3
 800456a:	009b      	lsls	r3, r3, #2
 800456c:	220f      	movs	r2, #15
 800456e:	fa02 f303 	lsl.w	r3, r2, r3
 8004572:	43db      	mvns	r3, r3
 8004574:	69ba      	ldr	r2, [r7, #24]
 8004576:	4013      	ands	r3, r2
 8004578:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	4a52      	ldr	r2, [pc, #328]	; (80046c8 <HAL_GPIO_Init+0x314>)
 800457e:	4293      	cmp	r3, r2
 8004580:	d02b      	beq.n	80045da <HAL_GPIO_Init+0x226>
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	4a51      	ldr	r2, [pc, #324]	; (80046cc <HAL_GPIO_Init+0x318>)
 8004586:	4293      	cmp	r3, r2
 8004588:	d025      	beq.n	80045d6 <HAL_GPIO_Init+0x222>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	4a50      	ldr	r2, [pc, #320]	; (80046d0 <HAL_GPIO_Init+0x31c>)
 800458e:	4293      	cmp	r3, r2
 8004590:	d01f      	beq.n	80045d2 <HAL_GPIO_Init+0x21e>
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	4a4f      	ldr	r2, [pc, #316]	; (80046d4 <HAL_GPIO_Init+0x320>)
 8004596:	4293      	cmp	r3, r2
 8004598:	d019      	beq.n	80045ce <HAL_GPIO_Init+0x21a>
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	4a4e      	ldr	r2, [pc, #312]	; (80046d8 <HAL_GPIO_Init+0x324>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d013      	beq.n	80045ca <HAL_GPIO_Init+0x216>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	4a4d      	ldr	r2, [pc, #308]	; (80046dc <HAL_GPIO_Init+0x328>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d00d      	beq.n	80045c6 <HAL_GPIO_Init+0x212>
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	4a4c      	ldr	r2, [pc, #304]	; (80046e0 <HAL_GPIO_Init+0x32c>)
 80045ae:	4293      	cmp	r3, r2
 80045b0:	d007      	beq.n	80045c2 <HAL_GPIO_Init+0x20e>
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	4a4b      	ldr	r2, [pc, #300]	; (80046e4 <HAL_GPIO_Init+0x330>)
 80045b6:	4293      	cmp	r3, r2
 80045b8:	d101      	bne.n	80045be <HAL_GPIO_Init+0x20a>
 80045ba:	2307      	movs	r3, #7
 80045bc:	e00e      	b.n	80045dc <HAL_GPIO_Init+0x228>
 80045be:	2308      	movs	r3, #8
 80045c0:	e00c      	b.n	80045dc <HAL_GPIO_Init+0x228>
 80045c2:	2306      	movs	r3, #6
 80045c4:	e00a      	b.n	80045dc <HAL_GPIO_Init+0x228>
 80045c6:	2305      	movs	r3, #5
 80045c8:	e008      	b.n	80045dc <HAL_GPIO_Init+0x228>
 80045ca:	2304      	movs	r3, #4
 80045cc:	e006      	b.n	80045dc <HAL_GPIO_Init+0x228>
 80045ce:	2303      	movs	r3, #3
 80045d0:	e004      	b.n	80045dc <HAL_GPIO_Init+0x228>
 80045d2:	2302      	movs	r3, #2
 80045d4:	e002      	b.n	80045dc <HAL_GPIO_Init+0x228>
 80045d6:	2301      	movs	r3, #1
 80045d8:	e000      	b.n	80045dc <HAL_GPIO_Init+0x228>
 80045da:	2300      	movs	r3, #0
 80045dc:	69fa      	ldr	r2, [r7, #28]
 80045de:	f002 0203 	and.w	r2, r2, #3
 80045e2:	0092      	lsls	r2, r2, #2
 80045e4:	4093      	lsls	r3, r2
 80045e6:	69ba      	ldr	r2, [r7, #24]
 80045e8:	4313      	orrs	r3, r2
 80045ea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80045ec:	4935      	ldr	r1, [pc, #212]	; (80046c4 <HAL_GPIO_Init+0x310>)
 80045ee:	69fb      	ldr	r3, [r7, #28]
 80045f0:	089b      	lsrs	r3, r3, #2
 80045f2:	3302      	adds	r3, #2
 80045f4:	69ba      	ldr	r2, [r7, #24]
 80045f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80045fa:	4b3b      	ldr	r3, [pc, #236]	; (80046e8 <HAL_GPIO_Init+0x334>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004600:	693b      	ldr	r3, [r7, #16]
 8004602:	43db      	mvns	r3, r3
 8004604:	69ba      	ldr	r2, [r7, #24]
 8004606:	4013      	ands	r3, r2
 8004608:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004612:	2b00      	cmp	r3, #0
 8004614:	d003      	beq.n	800461e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004616:	69ba      	ldr	r2, [r7, #24]
 8004618:	693b      	ldr	r3, [r7, #16]
 800461a:	4313      	orrs	r3, r2
 800461c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800461e:	4a32      	ldr	r2, [pc, #200]	; (80046e8 <HAL_GPIO_Init+0x334>)
 8004620:	69bb      	ldr	r3, [r7, #24]
 8004622:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004624:	4b30      	ldr	r3, [pc, #192]	; (80046e8 <HAL_GPIO_Init+0x334>)
 8004626:	685b      	ldr	r3, [r3, #4]
 8004628:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800462a:	693b      	ldr	r3, [r7, #16]
 800462c:	43db      	mvns	r3, r3
 800462e:	69ba      	ldr	r2, [r7, #24]
 8004630:	4013      	ands	r3, r2
 8004632:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	685b      	ldr	r3, [r3, #4]
 8004638:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800463c:	2b00      	cmp	r3, #0
 800463e:	d003      	beq.n	8004648 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004640:	69ba      	ldr	r2, [r7, #24]
 8004642:	693b      	ldr	r3, [r7, #16]
 8004644:	4313      	orrs	r3, r2
 8004646:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004648:	4a27      	ldr	r2, [pc, #156]	; (80046e8 <HAL_GPIO_Init+0x334>)
 800464a:	69bb      	ldr	r3, [r7, #24]
 800464c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800464e:	4b26      	ldr	r3, [pc, #152]	; (80046e8 <HAL_GPIO_Init+0x334>)
 8004650:	689b      	ldr	r3, [r3, #8]
 8004652:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004654:	693b      	ldr	r3, [r7, #16]
 8004656:	43db      	mvns	r3, r3
 8004658:	69ba      	ldr	r2, [r7, #24]
 800465a:	4013      	ands	r3, r2
 800465c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	685b      	ldr	r3, [r3, #4]
 8004662:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004666:	2b00      	cmp	r3, #0
 8004668:	d003      	beq.n	8004672 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800466a:	69ba      	ldr	r2, [r7, #24]
 800466c:	693b      	ldr	r3, [r7, #16]
 800466e:	4313      	orrs	r3, r2
 8004670:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004672:	4a1d      	ldr	r2, [pc, #116]	; (80046e8 <HAL_GPIO_Init+0x334>)
 8004674:	69bb      	ldr	r3, [r7, #24]
 8004676:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004678:	4b1b      	ldr	r3, [pc, #108]	; (80046e8 <HAL_GPIO_Init+0x334>)
 800467a:	68db      	ldr	r3, [r3, #12]
 800467c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800467e:	693b      	ldr	r3, [r7, #16]
 8004680:	43db      	mvns	r3, r3
 8004682:	69ba      	ldr	r2, [r7, #24]
 8004684:	4013      	ands	r3, r2
 8004686:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	685b      	ldr	r3, [r3, #4]
 800468c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004690:	2b00      	cmp	r3, #0
 8004692:	d003      	beq.n	800469c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004694:	69ba      	ldr	r2, [r7, #24]
 8004696:	693b      	ldr	r3, [r7, #16]
 8004698:	4313      	orrs	r3, r2
 800469a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800469c:	4a12      	ldr	r2, [pc, #72]	; (80046e8 <HAL_GPIO_Init+0x334>)
 800469e:	69bb      	ldr	r3, [r7, #24]
 80046a0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80046a2:	69fb      	ldr	r3, [r7, #28]
 80046a4:	3301      	adds	r3, #1
 80046a6:	61fb      	str	r3, [r7, #28]
 80046a8:	69fb      	ldr	r3, [r7, #28]
 80046aa:	2b0f      	cmp	r3, #15
 80046ac:	f67f ae90 	bls.w	80043d0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80046b0:	bf00      	nop
 80046b2:	bf00      	nop
 80046b4:	3724      	adds	r7, #36	; 0x24
 80046b6:	46bd      	mov	sp, r7
 80046b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046bc:	4770      	bx	lr
 80046be:	bf00      	nop
 80046c0:	40023800 	.word	0x40023800
 80046c4:	40013800 	.word	0x40013800
 80046c8:	40020000 	.word	0x40020000
 80046cc:	40020400 	.word	0x40020400
 80046d0:	40020800 	.word	0x40020800
 80046d4:	40020c00 	.word	0x40020c00
 80046d8:	40021000 	.word	0x40021000
 80046dc:	40021400 	.word	0x40021400
 80046e0:	40021800 	.word	0x40021800
 80046e4:	40021c00 	.word	0x40021c00
 80046e8:	40013c00 	.word	0x40013c00

080046ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80046ec:	b480      	push	{r7}
 80046ee:	b083      	sub	sp, #12
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
 80046f4:	460b      	mov	r3, r1
 80046f6:	807b      	strh	r3, [r7, #2]
 80046f8:	4613      	mov	r3, r2
 80046fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80046fc:	787b      	ldrb	r3, [r7, #1]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d003      	beq.n	800470a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004702:	887a      	ldrh	r2, [r7, #2]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004708:	e003      	b.n	8004712 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800470a:	887b      	ldrh	r3, [r7, #2]
 800470c:	041a      	lsls	r2, r3, #16
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	619a      	str	r2, [r3, #24]
}
 8004712:	bf00      	nop
 8004714:	370c      	adds	r7, #12
 8004716:	46bd      	mov	sp, r7
 8004718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471c:	4770      	bx	lr
	...

08004720 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004720:	b580      	push	{r7, lr}
 8004722:	b084      	sub	sp, #16
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d101      	bne.n	8004732 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800472e:	2301      	movs	r3, #1
 8004730:	e12b      	b.n	800498a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004738:	b2db      	uxtb	r3, r3
 800473a:	2b00      	cmp	r3, #0
 800473c:	d106      	bne.n	800474c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2200      	movs	r2, #0
 8004742:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004746:	6878      	ldr	r0, [r7, #4]
 8004748:	f7fd fa54 	bl	8001bf4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2224      	movs	r2, #36	; 0x24
 8004750:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	681a      	ldr	r2, [r3, #0]
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f022 0201 	bic.w	r2, r2, #1
 8004762:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	681a      	ldr	r2, [r3, #0]
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004772:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	681a      	ldr	r2, [r3, #0]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004782:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004784:	f002 fd9c 	bl	80072c0 <HAL_RCC_GetPCLK1Freq>
 8004788:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	4a81      	ldr	r2, [pc, #516]	; (8004994 <HAL_I2C_Init+0x274>)
 8004790:	4293      	cmp	r3, r2
 8004792:	d807      	bhi.n	80047a4 <HAL_I2C_Init+0x84>
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	4a80      	ldr	r2, [pc, #512]	; (8004998 <HAL_I2C_Init+0x278>)
 8004798:	4293      	cmp	r3, r2
 800479a:	bf94      	ite	ls
 800479c:	2301      	movls	r3, #1
 800479e:	2300      	movhi	r3, #0
 80047a0:	b2db      	uxtb	r3, r3
 80047a2:	e006      	b.n	80047b2 <HAL_I2C_Init+0x92>
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	4a7d      	ldr	r2, [pc, #500]	; (800499c <HAL_I2C_Init+0x27c>)
 80047a8:	4293      	cmp	r3, r2
 80047aa:	bf94      	ite	ls
 80047ac:	2301      	movls	r3, #1
 80047ae:	2300      	movhi	r3, #0
 80047b0:	b2db      	uxtb	r3, r3
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d001      	beq.n	80047ba <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80047b6:	2301      	movs	r3, #1
 80047b8:	e0e7      	b.n	800498a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	4a78      	ldr	r2, [pc, #480]	; (80049a0 <HAL_I2C_Init+0x280>)
 80047be:	fba2 2303 	umull	r2, r3, r2, r3
 80047c2:	0c9b      	lsrs	r3, r3, #18
 80047c4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	685b      	ldr	r3, [r3, #4]
 80047cc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	68ba      	ldr	r2, [r7, #8]
 80047d6:	430a      	orrs	r2, r1
 80047d8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	6a1b      	ldr	r3, [r3, #32]
 80047e0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	685b      	ldr	r3, [r3, #4]
 80047e8:	4a6a      	ldr	r2, [pc, #424]	; (8004994 <HAL_I2C_Init+0x274>)
 80047ea:	4293      	cmp	r3, r2
 80047ec:	d802      	bhi.n	80047f4 <HAL_I2C_Init+0xd4>
 80047ee:	68bb      	ldr	r3, [r7, #8]
 80047f0:	3301      	adds	r3, #1
 80047f2:	e009      	b.n	8004808 <HAL_I2C_Init+0xe8>
 80047f4:	68bb      	ldr	r3, [r7, #8]
 80047f6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80047fa:	fb02 f303 	mul.w	r3, r2, r3
 80047fe:	4a69      	ldr	r2, [pc, #420]	; (80049a4 <HAL_I2C_Init+0x284>)
 8004800:	fba2 2303 	umull	r2, r3, r2, r3
 8004804:	099b      	lsrs	r3, r3, #6
 8004806:	3301      	adds	r3, #1
 8004808:	687a      	ldr	r2, [r7, #4]
 800480a:	6812      	ldr	r2, [r2, #0]
 800480c:	430b      	orrs	r3, r1
 800480e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	69db      	ldr	r3, [r3, #28]
 8004816:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800481a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	685b      	ldr	r3, [r3, #4]
 8004822:	495c      	ldr	r1, [pc, #368]	; (8004994 <HAL_I2C_Init+0x274>)
 8004824:	428b      	cmp	r3, r1
 8004826:	d819      	bhi.n	800485c <HAL_I2C_Init+0x13c>
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	1e59      	subs	r1, r3, #1
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	685b      	ldr	r3, [r3, #4]
 8004830:	005b      	lsls	r3, r3, #1
 8004832:	fbb1 f3f3 	udiv	r3, r1, r3
 8004836:	1c59      	adds	r1, r3, #1
 8004838:	f640 73fc 	movw	r3, #4092	; 0xffc
 800483c:	400b      	ands	r3, r1
 800483e:	2b00      	cmp	r3, #0
 8004840:	d00a      	beq.n	8004858 <HAL_I2C_Init+0x138>
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	1e59      	subs	r1, r3, #1
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	685b      	ldr	r3, [r3, #4]
 800484a:	005b      	lsls	r3, r3, #1
 800484c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004850:	3301      	adds	r3, #1
 8004852:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004856:	e051      	b.n	80048fc <HAL_I2C_Init+0x1dc>
 8004858:	2304      	movs	r3, #4
 800485a:	e04f      	b.n	80048fc <HAL_I2C_Init+0x1dc>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	689b      	ldr	r3, [r3, #8]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d111      	bne.n	8004888 <HAL_I2C_Init+0x168>
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	1e58      	subs	r0, r3, #1
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6859      	ldr	r1, [r3, #4]
 800486c:	460b      	mov	r3, r1
 800486e:	005b      	lsls	r3, r3, #1
 8004870:	440b      	add	r3, r1
 8004872:	fbb0 f3f3 	udiv	r3, r0, r3
 8004876:	3301      	adds	r3, #1
 8004878:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800487c:	2b00      	cmp	r3, #0
 800487e:	bf0c      	ite	eq
 8004880:	2301      	moveq	r3, #1
 8004882:	2300      	movne	r3, #0
 8004884:	b2db      	uxtb	r3, r3
 8004886:	e012      	b.n	80048ae <HAL_I2C_Init+0x18e>
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	1e58      	subs	r0, r3, #1
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6859      	ldr	r1, [r3, #4]
 8004890:	460b      	mov	r3, r1
 8004892:	009b      	lsls	r3, r3, #2
 8004894:	440b      	add	r3, r1
 8004896:	0099      	lsls	r1, r3, #2
 8004898:	440b      	add	r3, r1
 800489a:	fbb0 f3f3 	udiv	r3, r0, r3
 800489e:	3301      	adds	r3, #1
 80048a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	bf0c      	ite	eq
 80048a8:	2301      	moveq	r3, #1
 80048aa:	2300      	movne	r3, #0
 80048ac:	b2db      	uxtb	r3, r3
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d001      	beq.n	80048b6 <HAL_I2C_Init+0x196>
 80048b2:	2301      	movs	r3, #1
 80048b4:	e022      	b.n	80048fc <HAL_I2C_Init+0x1dc>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	689b      	ldr	r3, [r3, #8]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d10e      	bne.n	80048dc <HAL_I2C_Init+0x1bc>
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	1e58      	subs	r0, r3, #1
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6859      	ldr	r1, [r3, #4]
 80048c6:	460b      	mov	r3, r1
 80048c8:	005b      	lsls	r3, r3, #1
 80048ca:	440b      	add	r3, r1
 80048cc:	fbb0 f3f3 	udiv	r3, r0, r3
 80048d0:	3301      	adds	r3, #1
 80048d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80048da:	e00f      	b.n	80048fc <HAL_I2C_Init+0x1dc>
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	1e58      	subs	r0, r3, #1
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6859      	ldr	r1, [r3, #4]
 80048e4:	460b      	mov	r3, r1
 80048e6:	009b      	lsls	r3, r3, #2
 80048e8:	440b      	add	r3, r1
 80048ea:	0099      	lsls	r1, r3, #2
 80048ec:	440b      	add	r3, r1
 80048ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80048f2:	3301      	adds	r3, #1
 80048f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048f8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80048fc:	6879      	ldr	r1, [r7, #4]
 80048fe:	6809      	ldr	r1, [r1, #0]
 8004900:	4313      	orrs	r3, r2
 8004902:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	69da      	ldr	r2, [r3, #28]
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6a1b      	ldr	r3, [r3, #32]
 8004916:	431a      	orrs	r2, r3
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	430a      	orrs	r2, r1
 800491e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	689b      	ldr	r3, [r3, #8]
 8004926:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800492a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800492e:	687a      	ldr	r2, [r7, #4]
 8004930:	6911      	ldr	r1, [r2, #16]
 8004932:	687a      	ldr	r2, [r7, #4]
 8004934:	68d2      	ldr	r2, [r2, #12]
 8004936:	4311      	orrs	r1, r2
 8004938:	687a      	ldr	r2, [r7, #4]
 800493a:	6812      	ldr	r2, [r2, #0]
 800493c:	430b      	orrs	r3, r1
 800493e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	68db      	ldr	r3, [r3, #12]
 8004946:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	695a      	ldr	r2, [r3, #20]
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	699b      	ldr	r3, [r3, #24]
 8004952:	431a      	orrs	r2, r3
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	430a      	orrs	r2, r1
 800495a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	681a      	ldr	r2, [r3, #0]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f042 0201 	orr.w	r2, r2, #1
 800496a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2200      	movs	r2, #0
 8004970:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2220      	movs	r2, #32
 8004976:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	2200      	movs	r2, #0
 800497e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2200      	movs	r2, #0
 8004984:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004988:	2300      	movs	r3, #0
}
 800498a:	4618      	mov	r0, r3
 800498c:	3710      	adds	r7, #16
 800498e:	46bd      	mov	sp, r7
 8004990:	bd80      	pop	{r7, pc}
 8004992:	bf00      	nop
 8004994:	000186a0 	.word	0x000186a0
 8004998:	001e847f 	.word	0x001e847f
 800499c:	003d08ff 	.word	0x003d08ff
 80049a0:	431bde83 	.word	0x431bde83
 80049a4:	10624dd3 	.word	0x10624dd3

080049a8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b088      	sub	sp, #32
 80049ac:	af02      	add	r7, sp, #8
 80049ae:	60f8      	str	r0, [r7, #12]
 80049b0:	607a      	str	r2, [r7, #4]
 80049b2:	461a      	mov	r2, r3
 80049b4:	460b      	mov	r3, r1
 80049b6:	817b      	strh	r3, [r7, #10]
 80049b8:	4613      	mov	r3, r2
 80049ba:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80049bc:	f7fd fb6e 	bl	800209c <HAL_GetTick>
 80049c0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049c8:	b2db      	uxtb	r3, r3
 80049ca:	2b20      	cmp	r3, #32
 80049cc:	f040 80e0 	bne.w	8004b90 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80049d0:	697b      	ldr	r3, [r7, #20]
 80049d2:	9300      	str	r3, [sp, #0]
 80049d4:	2319      	movs	r3, #25
 80049d6:	2201      	movs	r2, #1
 80049d8:	4970      	ldr	r1, [pc, #448]	; (8004b9c <HAL_I2C_Master_Transmit+0x1f4>)
 80049da:	68f8      	ldr	r0, [r7, #12]
 80049dc:	f001 fde8 	bl	80065b0 <I2C_WaitOnFlagUntilTimeout>
 80049e0:	4603      	mov	r3, r0
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d001      	beq.n	80049ea <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80049e6:	2302      	movs	r3, #2
 80049e8:	e0d3      	b.n	8004b92 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80049f0:	2b01      	cmp	r3, #1
 80049f2:	d101      	bne.n	80049f8 <HAL_I2C_Master_Transmit+0x50>
 80049f4:	2302      	movs	r3, #2
 80049f6:	e0cc      	b.n	8004b92 <HAL_I2C_Master_Transmit+0x1ea>
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	2201      	movs	r2, #1
 80049fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f003 0301 	and.w	r3, r3, #1
 8004a0a:	2b01      	cmp	r3, #1
 8004a0c:	d007      	beq.n	8004a1e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	681a      	ldr	r2, [r3, #0]
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f042 0201 	orr.w	r2, r2, #1
 8004a1c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	681a      	ldr	r2, [r3, #0]
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004a2c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	2221      	movs	r2, #33	; 0x21
 8004a32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	2210      	movs	r2, #16
 8004a3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	2200      	movs	r2, #0
 8004a42:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	687a      	ldr	r2, [r7, #4]
 8004a48:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	893a      	ldrh	r2, [r7, #8]
 8004a4e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a54:	b29a      	uxth	r2, r3
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	4a50      	ldr	r2, [pc, #320]	; (8004ba0 <HAL_I2C_Master_Transmit+0x1f8>)
 8004a5e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004a60:	8979      	ldrh	r1, [r7, #10]
 8004a62:	697b      	ldr	r3, [r7, #20]
 8004a64:	6a3a      	ldr	r2, [r7, #32]
 8004a66:	68f8      	ldr	r0, [r7, #12]
 8004a68:	f001 fc78 	bl	800635c <I2C_MasterRequestWrite>
 8004a6c:	4603      	mov	r3, r0
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d001      	beq.n	8004a76 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004a72:	2301      	movs	r3, #1
 8004a74:	e08d      	b.n	8004b92 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a76:	2300      	movs	r3, #0
 8004a78:	613b      	str	r3, [r7, #16]
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	695b      	ldr	r3, [r3, #20]
 8004a80:	613b      	str	r3, [r7, #16]
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	699b      	ldr	r3, [r3, #24]
 8004a88:	613b      	str	r3, [r7, #16]
 8004a8a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004a8c:	e066      	b.n	8004b5c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a8e:	697a      	ldr	r2, [r7, #20]
 8004a90:	6a39      	ldr	r1, [r7, #32]
 8004a92:	68f8      	ldr	r0, [r7, #12]
 8004a94:	f001 fe62 	bl	800675c <I2C_WaitOnTXEFlagUntilTimeout>
 8004a98:	4603      	mov	r3, r0
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d00d      	beq.n	8004aba <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aa2:	2b04      	cmp	r3, #4
 8004aa4:	d107      	bne.n	8004ab6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	681a      	ldr	r2, [r3, #0]
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ab4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	e06b      	b.n	8004b92 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004abe:	781a      	ldrb	r2, [r3, #0]
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aca:	1c5a      	adds	r2, r3, #1
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ad4:	b29b      	uxth	r3, r3
 8004ad6:	3b01      	subs	r3, #1
 8004ad8:	b29a      	uxth	r2, r3
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ae2:	3b01      	subs	r3, #1
 8004ae4:	b29a      	uxth	r2, r3
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	695b      	ldr	r3, [r3, #20]
 8004af0:	f003 0304 	and.w	r3, r3, #4
 8004af4:	2b04      	cmp	r3, #4
 8004af6:	d11b      	bne.n	8004b30 <HAL_I2C_Master_Transmit+0x188>
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d017      	beq.n	8004b30 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b04:	781a      	ldrb	r2, [r3, #0]
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b10:	1c5a      	adds	r2, r3, #1
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b1a:	b29b      	uxth	r3, r3
 8004b1c:	3b01      	subs	r3, #1
 8004b1e:	b29a      	uxth	r2, r3
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b28:	3b01      	subs	r3, #1
 8004b2a:	b29a      	uxth	r2, r3
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b30:	697a      	ldr	r2, [r7, #20]
 8004b32:	6a39      	ldr	r1, [r7, #32]
 8004b34:	68f8      	ldr	r0, [r7, #12]
 8004b36:	f001 fe52 	bl	80067de <I2C_WaitOnBTFFlagUntilTimeout>
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d00d      	beq.n	8004b5c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b44:	2b04      	cmp	r3, #4
 8004b46:	d107      	bne.n	8004b58 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	681a      	ldr	r2, [r3, #0]
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b56:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004b58:	2301      	movs	r3, #1
 8004b5a:	e01a      	b.n	8004b92 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d194      	bne.n	8004a8e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	681a      	ldr	r2, [r3, #0]
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b72:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	2220      	movs	r2, #32
 8004b78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	2200      	movs	r2, #0
 8004b80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	2200      	movs	r2, #0
 8004b88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	e000      	b.n	8004b92 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004b90:	2302      	movs	r3, #2
  }
}
 8004b92:	4618      	mov	r0, r3
 8004b94:	3718      	adds	r7, #24
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bd80      	pop	{r7, pc}
 8004b9a:	bf00      	nop
 8004b9c:	00100002 	.word	0x00100002
 8004ba0:	ffff0000 	.word	0xffff0000

08004ba4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b088      	sub	sp, #32
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8004bac:	2300      	movs	r3, #0
 8004bae:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bbc:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004bc4:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bcc:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004bce:	7bfb      	ldrb	r3, [r7, #15]
 8004bd0:	2b10      	cmp	r3, #16
 8004bd2:	d003      	beq.n	8004bdc <HAL_I2C_EV_IRQHandler+0x38>
 8004bd4:	7bfb      	ldrb	r3, [r7, #15]
 8004bd6:	2b40      	cmp	r3, #64	; 0x40
 8004bd8:	f040 80c1 	bne.w	8004d5e <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	699b      	ldr	r3, [r3, #24]
 8004be2:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	695b      	ldr	r3, [r3, #20]
 8004bea:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8004bec:	69fb      	ldr	r3, [r7, #28]
 8004bee:	f003 0301 	and.w	r3, r3, #1
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d10d      	bne.n	8004c12 <HAL_I2C_EV_IRQHandler+0x6e>
 8004bf6:	693b      	ldr	r3, [r7, #16]
 8004bf8:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004bfc:	d003      	beq.n	8004c06 <HAL_I2C_EV_IRQHandler+0x62>
 8004bfe:	693b      	ldr	r3, [r7, #16]
 8004c00:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004c04:	d101      	bne.n	8004c0a <HAL_I2C_EV_IRQHandler+0x66>
 8004c06:	2301      	movs	r3, #1
 8004c08:	e000      	b.n	8004c0c <HAL_I2C_EV_IRQHandler+0x68>
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	2b01      	cmp	r3, #1
 8004c0e:	f000 8132 	beq.w	8004e76 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004c12:	69fb      	ldr	r3, [r7, #28]
 8004c14:	f003 0301 	and.w	r3, r3, #1
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d00c      	beq.n	8004c36 <HAL_I2C_EV_IRQHandler+0x92>
 8004c1c:	697b      	ldr	r3, [r7, #20]
 8004c1e:	0a5b      	lsrs	r3, r3, #9
 8004c20:	f003 0301 	and.w	r3, r3, #1
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d006      	beq.n	8004c36 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8004c28:	6878      	ldr	r0, [r7, #4]
 8004c2a:	f001 fe7a 	bl	8006922 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8004c2e:	6878      	ldr	r0, [r7, #4]
 8004c30:	f000 fd79 	bl	8005726 <I2C_Master_SB>
 8004c34:	e092      	b.n	8004d5c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004c36:	69fb      	ldr	r3, [r7, #28]
 8004c38:	08db      	lsrs	r3, r3, #3
 8004c3a:	f003 0301 	and.w	r3, r3, #1
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d009      	beq.n	8004c56 <HAL_I2C_EV_IRQHandler+0xb2>
 8004c42:	697b      	ldr	r3, [r7, #20]
 8004c44:	0a5b      	lsrs	r3, r3, #9
 8004c46:	f003 0301 	and.w	r3, r3, #1
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d003      	beq.n	8004c56 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8004c4e:	6878      	ldr	r0, [r7, #4]
 8004c50:	f000 fdef 	bl	8005832 <I2C_Master_ADD10>
 8004c54:	e082      	b.n	8004d5c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004c56:	69fb      	ldr	r3, [r7, #28]
 8004c58:	085b      	lsrs	r3, r3, #1
 8004c5a:	f003 0301 	and.w	r3, r3, #1
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d009      	beq.n	8004c76 <HAL_I2C_EV_IRQHandler+0xd2>
 8004c62:	697b      	ldr	r3, [r7, #20]
 8004c64:	0a5b      	lsrs	r3, r3, #9
 8004c66:	f003 0301 	and.w	r3, r3, #1
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d003      	beq.n	8004c76 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8004c6e:	6878      	ldr	r0, [r7, #4]
 8004c70:	f000 fe09 	bl	8005886 <I2C_Master_ADDR>
 8004c74:	e072      	b.n	8004d5c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8004c76:	69bb      	ldr	r3, [r7, #24]
 8004c78:	089b      	lsrs	r3, r3, #2
 8004c7a:	f003 0301 	and.w	r3, r3, #1
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d03b      	beq.n	8004cfa <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	685b      	ldr	r3, [r3, #4]
 8004c88:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004c8c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004c90:	f000 80f3 	beq.w	8004e7a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004c94:	69fb      	ldr	r3, [r7, #28]
 8004c96:	09db      	lsrs	r3, r3, #7
 8004c98:	f003 0301 	and.w	r3, r3, #1
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d00f      	beq.n	8004cc0 <HAL_I2C_EV_IRQHandler+0x11c>
 8004ca0:	697b      	ldr	r3, [r7, #20]
 8004ca2:	0a9b      	lsrs	r3, r3, #10
 8004ca4:	f003 0301 	and.w	r3, r3, #1
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d009      	beq.n	8004cc0 <HAL_I2C_EV_IRQHandler+0x11c>
 8004cac:	69fb      	ldr	r3, [r7, #28]
 8004cae:	089b      	lsrs	r3, r3, #2
 8004cb0:	f003 0301 	and.w	r3, r3, #1
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d103      	bne.n	8004cc0 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8004cb8:	6878      	ldr	r0, [r7, #4]
 8004cba:	f000 f9f3 	bl	80050a4 <I2C_MasterTransmit_TXE>
 8004cbe:	e04d      	b.n	8004d5c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004cc0:	69fb      	ldr	r3, [r7, #28]
 8004cc2:	089b      	lsrs	r3, r3, #2
 8004cc4:	f003 0301 	and.w	r3, r3, #1
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	f000 80d6 	beq.w	8004e7a <HAL_I2C_EV_IRQHandler+0x2d6>
 8004cce:	697b      	ldr	r3, [r7, #20]
 8004cd0:	0a5b      	lsrs	r3, r3, #9
 8004cd2:	f003 0301 	and.w	r3, r3, #1
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	f000 80cf 	beq.w	8004e7a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004cdc:	7bbb      	ldrb	r3, [r7, #14]
 8004cde:	2b21      	cmp	r3, #33	; 0x21
 8004ce0:	d103      	bne.n	8004cea <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8004ce2:	6878      	ldr	r0, [r7, #4]
 8004ce4:	f000 fa7a 	bl	80051dc <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004ce8:	e0c7      	b.n	8004e7a <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8004cea:	7bfb      	ldrb	r3, [r7, #15]
 8004cec:	2b40      	cmp	r3, #64	; 0x40
 8004cee:	f040 80c4 	bne.w	8004e7a <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004cf2:	6878      	ldr	r0, [r7, #4]
 8004cf4:	f000 fae8 	bl	80052c8 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004cf8:	e0bf      	b.n	8004e7a <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	685b      	ldr	r3, [r3, #4]
 8004d00:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004d04:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004d08:	f000 80b7 	beq.w	8004e7a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004d0c:	69fb      	ldr	r3, [r7, #28]
 8004d0e:	099b      	lsrs	r3, r3, #6
 8004d10:	f003 0301 	and.w	r3, r3, #1
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d00f      	beq.n	8004d38 <HAL_I2C_EV_IRQHandler+0x194>
 8004d18:	697b      	ldr	r3, [r7, #20]
 8004d1a:	0a9b      	lsrs	r3, r3, #10
 8004d1c:	f003 0301 	and.w	r3, r3, #1
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d009      	beq.n	8004d38 <HAL_I2C_EV_IRQHandler+0x194>
 8004d24:	69fb      	ldr	r3, [r7, #28]
 8004d26:	089b      	lsrs	r3, r3, #2
 8004d28:	f003 0301 	and.w	r3, r3, #1
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d103      	bne.n	8004d38 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8004d30:	6878      	ldr	r0, [r7, #4]
 8004d32:	f000 fb5d 	bl	80053f0 <I2C_MasterReceive_RXNE>
 8004d36:	e011      	b.n	8004d5c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004d38:	69fb      	ldr	r3, [r7, #28]
 8004d3a:	089b      	lsrs	r3, r3, #2
 8004d3c:	f003 0301 	and.w	r3, r3, #1
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	f000 809a 	beq.w	8004e7a <HAL_I2C_EV_IRQHandler+0x2d6>
 8004d46:	697b      	ldr	r3, [r7, #20]
 8004d48:	0a5b      	lsrs	r3, r3, #9
 8004d4a:	f003 0301 	and.w	r3, r3, #1
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	f000 8093 	beq.w	8004e7a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8004d54:	6878      	ldr	r0, [r7, #4]
 8004d56:	f000 fbfc 	bl	8005552 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004d5a:	e08e      	b.n	8004e7a <HAL_I2C_EV_IRQHandler+0x2d6>
 8004d5c:	e08d      	b.n	8004e7a <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d004      	beq.n	8004d70 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	695b      	ldr	r3, [r3, #20]
 8004d6c:	61fb      	str	r3, [r7, #28]
 8004d6e:	e007      	b.n	8004d80 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	699b      	ldr	r3, [r3, #24]
 8004d76:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	695b      	ldr	r3, [r3, #20]
 8004d7e:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004d80:	69fb      	ldr	r3, [r7, #28]
 8004d82:	085b      	lsrs	r3, r3, #1
 8004d84:	f003 0301 	and.w	r3, r3, #1
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d012      	beq.n	8004db2 <HAL_I2C_EV_IRQHandler+0x20e>
 8004d8c:	697b      	ldr	r3, [r7, #20]
 8004d8e:	0a5b      	lsrs	r3, r3, #9
 8004d90:	f003 0301 	and.w	r3, r3, #1
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d00c      	beq.n	8004db2 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d003      	beq.n	8004da8 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	699b      	ldr	r3, [r3, #24]
 8004da6:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8004da8:	69b9      	ldr	r1, [r7, #24]
 8004daa:	6878      	ldr	r0, [r7, #4]
 8004dac:	f000 ffba 	bl	8005d24 <I2C_Slave_ADDR>
 8004db0:	e066      	b.n	8004e80 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004db2:	69fb      	ldr	r3, [r7, #28]
 8004db4:	091b      	lsrs	r3, r3, #4
 8004db6:	f003 0301 	and.w	r3, r3, #1
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d009      	beq.n	8004dd2 <HAL_I2C_EV_IRQHandler+0x22e>
 8004dbe:	697b      	ldr	r3, [r7, #20]
 8004dc0:	0a5b      	lsrs	r3, r3, #9
 8004dc2:	f003 0301 	and.w	r3, r3, #1
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d003      	beq.n	8004dd2 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8004dca:	6878      	ldr	r0, [r7, #4]
 8004dcc:	f000 fff4 	bl	8005db8 <I2C_Slave_STOPF>
 8004dd0:	e056      	b.n	8004e80 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004dd2:	7bbb      	ldrb	r3, [r7, #14]
 8004dd4:	2b21      	cmp	r3, #33	; 0x21
 8004dd6:	d002      	beq.n	8004dde <HAL_I2C_EV_IRQHandler+0x23a>
 8004dd8:	7bbb      	ldrb	r3, [r7, #14]
 8004dda:	2b29      	cmp	r3, #41	; 0x29
 8004ddc:	d125      	bne.n	8004e2a <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004dde:	69fb      	ldr	r3, [r7, #28]
 8004de0:	09db      	lsrs	r3, r3, #7
 8004de2:	f003 0301 	and.w	r3, r3, #1
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d00f      	beq.n	8004e0a <HAL_I2C_EV_IRQHandler+0x266>
 8004dea:	697b      	ldr	r3, [r7, #20]
 8004dec:	0a9b      	lsrs	r3, r3, #10
 8004dee:	f003 0301 	and.w	r3, r3, #1
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d009      	beq.n	8004e0a <HAL_I2C_EV_IRQHandler+0x266>
 8004df6:	69fb      	ldr	r3, [r7, #28]
 8004df8:	089b      	lsrs	r3, r3, #2
 8004dfa:	f003 0301 	and.w	r3, r3, #1
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d103      	bne.n	8004e0a <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8004e02:	6878      	ldr	r0, [r7, #4]
 8004e04:	f000 fed0 	bl	8005ba8 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004e08:	e039      	b.n	8004e7e <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004e0a:	69fb      	ldr	r3, [r7, #28]
 8004e0c:	089b      	lsrs	r3, r3, #2
 8004e0e:	f003 0301 	and.w	r3, r3, #1
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d033      	beq.n	8004e7e <HAL_I2C_EV_IRQHandler+0x2da>
 8004e16:	697b      	ldr	r3, [r7, #20]
 8004e18:	0a5b      	lsrs	r3, r3, #9
 8004e1a:	f003 0301 	and.w	r3, r3, #1
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d02d      	beq.n	8004e7e <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8004e22:	6878      	ldr	r0, [r7, #4]
 8004e24:	f000 fefd 	bl	8005c22 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004e28:	e029      	b.n	8004e7e <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004e2a:	69fb      	ldr	r3, [r7, #28]
 8004e2c:	099b      	lsrs	r3, r3, #6
 8004e2e:	f003 0301 	and.w	r3, r3, #1
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d00f      	beq.n	8004e56 <HAL_I2C_EV_IRQHandler+0x2b2>
 8004e36:	697b      	ldr	r3, [r7, #20]
 8004e38:	0a9b      	lsrs	r3, r3, #10
 8004e3a:	f003 0301 	and.w	r3, r3, #1
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d009      	beq.n	8004e56 <HAL_I2C_EV_IRQHandler+0x2b2>
 8004e42:	69fb      	ldr	r3, [r7, #28]
 8004e44:	089b      	lsrs	r3, r3, #2
 8004e46:	f003 0301 	and.w	r3, r3, #1
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d103      	bne.n	8004e56 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8004e4e:	6878      	ldr	r0, [r7, #4]
 8004e50:	f000 ff08 	bl	8005c64 <I2C_SlaveReceive_RXNE>
 8004e54:	e014      	b.n	8004e80 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004e56:	69fb      	ldr	r3, [r7, #28]
 8004e58:	089b      	lsrs	r3, r3, #2
 8004e5a:	f003 0301 	and.w	r3, r3, #1
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d00e      	beq.n	8004e80 <HAL_I2C_EV_IRQHandler+0x2dc>
 8004e62:	697b      	ldr	r3, [r7, #20]
 8004e64:	0a5b      	lsrs	r3, r3, #9
 8004e66:	f003 0301 	and.w	r3, r3, #1
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d008      	beq.n	8004e80 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8004e6e:	6878      	ldr	r0, [r7, #4]
 8004e70:	f000 ff36 	bl	8005ce0 <I2C_SlaveReceive_BTF>
 8004e74:	e004      	b.n	8004e80 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8004e76:	bf00      	nop
 8004e78:	e002      	b.n	8004e80 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004e7a:	bf00      	nop
 8004e7c:	e000      	b.n	8004e80 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004e7e:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8004e80:	3720      	adds	r7, #32
 8004e82:	46bd      	mov	sp, r7
 8004e84:	bd80      	pop	{r7, pc}

08004e86 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004e86:	b580      	push	{r7, lr}
 8004e88:	b08a      	sub	sp, #40	; 0x28
 8004e8a:	af00      	add	r7, sp, #0
 8004e8c:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	695b      	ldr	r3, [r3, #20]
 8004e94:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	685b      	ldr	r3, [r3, #4]
 8004e9c:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004ea8:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004eaa:	6a3b      	ldr	r3, [r7, #32]
 8004eac:	0a1b      	lsrs	r3, r3, #8
 8004eae:	f003 0301 	and.w	r3, r3, #1
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d00e      	beq.n	8004ed4 <HAL_I2C_ER_IRQHandler+0x4e>
 8004eb6:	69fb      	ldr	r3, [r7, #28]
 8004eb8:	0a1b      	lsrs	r3, r3, #8
 8004eba:	f003 0301 	and.w	r3, r3, #1
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d008      	beq.n	8004ed4 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8004ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ec4:	f043 0301 	orr.w	r3, r3, #1
 8004ec8:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004ed2:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004ed4:	6a3b      	ldr	r3, [r7, #32]
 8004ed6:	0a5b      	lsrs	r3, r3, #9
 8004ed8:	f003 0301 	and.w	r3, r3, #1
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d00e      	beq.n	8004efe <HAL_I2C_ER_IRQHandler+0x78>
 8004ee0:	69fb      	ldr	r3, [r7, #28]
 8004ee2:	0a1b      	lsrs	r3, r3, #8
 8004ee4:	f003 0301 	and.w	r3, r3, #1
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d008      	beq.n	8004efe <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8004eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eee:	f043 0302 	orr.w	r3, r3, #2
 8004ef2:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8004efc:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004efe:	6a3b      	ldr	r3, [r7, #32]
 8004f00:	0a9b      	lsrs	r3, r3, #10
 8004f02:	f003 0301 	and.w	r3, r3, #1
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d03f      	beq.n	8004f8a <HAL_I2C_ER_IRQHandler+0x104>
 8004f0a:	69fb      	ldr	r3, [r7, #28]
 8004f0c:	0a1b      	lsrs	r3, r3, #8
 8004f0e:	f003 0301 	and.w	r3, r3, #1
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d039      	beq.n	8004f8a <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8004f16:	7efb      	ldrb	r3, [r7, #27]
 8004f18:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f1e:	b29b      	uxth	r3, r3
 8004f20:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f28:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f2e:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8004f30:	7ebb      	ldrb	r3, [r7, #26]
 8004f32:	2b20      	cmp	r3, #32
 8004f34:	d112      	bne.n	8004f5c <HAL_I2C_ER_IRQHandler+0xd6>
 8004f36:	697b      	ldr	r3, [r7, #20]
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d10f      	bne.n	8004f5c <HAL_I2C_ER_IRQHandler+0xd6>
 8004f3c:	7cfb      	ldrb	r3, [r7, #19]
 8004f3e:	2b21      	cmp	r3, #33	; 0x21
 8004f40:	d008      	beq.n	8004f54 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8004f42:	7cfb      	ldrb	r3, [r7, #19]
 8004f44:	2b29      	cmp	r3, #41	; 0x29
 8004f46:	d005      	beq.n	8004f54 <HAL_I2C_ER_IRQHandler+0xce>
 8004f48:	7cfb      	ldrb	r3, [r7, #19]
 8004f4a:	2b28      	cmp	r3, #40	; 0x28
 8004f4c:	d106      	bne.n	8004f5c <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	2b21      	cmp	r3, #33	; 0x21
 8004f52:	d103      	bne.n	8004f5c <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8004f54:	6878      	ldr	r0, [r7, #4]
 8004f56:	f001 f85f 	bl	8006018 <I2C_Slave_AF>
 8004f5a:	e016      	b.n	8004f8a <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004f64:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8004f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f68:	f043 0304 	orr.w	r3, r3, #4
 8004f6c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004f6e:	7efb      	ldrb	r3, [r7, #27]
 8004f70:	2b10      	cmp	r3, #16
 8004f72:	d002      	beq.n	8004f7a <HAL_I2C_ER_IRQHandler+0xf4>
 8004f74:	7efb      	ldrb	r3, [r7, #27]
 8004f76:	2b40      	cmp	r3, #64	; 0x40
 8004f78:	d107      	bne.n	8004f8a <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	681a      	ldr	r2, [r3, #0]
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f88:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004f8a:	6a3b      	ldr	r3, [r7, #32]
 8004f8c:	0adb      	lsrs	r3, r3, #11
 8004f8e:	f003 0301 	and.w	r3, r3, #1
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d00e      	beq.n	8004fb4 <HAL_I2C_ER_IRQHandler+0x12e>
 8004f96:	69fb      	ldr	r3, [r7, #28]
 8004f98:	0a1b      	lsrs	r3, r3, #8
 8004f9a:	f003 0301 	and.w	r3, r3, #1
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d008      	beq.n	8004fb4 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8004fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fa4:	f043 0308 	orr.w	r3, r3, #8
 8004fa8:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8004fb2:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8004fb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d008      	beq.n	8004fcc <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fc0:	431a      	orrs	r2, r3
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8004fc6:	6878      	ldr	r0, [r7, #4]
 8004fc8:	f001 f896 	bl	80060f8 <I2C_ITError>
  }
}
 8004fcc:	bf00      	nop
 8004fce:	3728      	adds	r7, #40	; 0x28
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	bd80      	pop	{r7, pc}

08004fd4 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	b083      	sub	sp, #12
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8004fdc:	bf00      	nop
 8004fde:	370c      	adds	r7, #12
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe6:	4770      	bx	lr

08004fe8 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004fe8:	b480      	push	{r7}
 8004fea:	b083      	sub	sp, #12
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8004ff0:	bf00      	nop
 8004ff2:	370c      	adds	r7, #12
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffa:	4770      	bx	lr

08004ffc <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004ffc:	b480      	push	{r7}
 8004ffe:	b083      	sub	sp, #12
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8005004:	bf00      	nop
 8005006:	370c      	adds	r7, #12
 8005008:	46bd      	mov	sp, r7
 800500a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500e:	4770      	bx	lr

08005010 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005010:	b480      	push	{r7}
 8005012:	b083      	sub	sp, #12
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8005018:	bf00      	nop
 800501a:	370c      	adds	r7, #12
 800501c:	46bd      	mov	sp, r7
 800501e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005022:	4770      	bx	lr

08005024 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8005024:	b480      	push	{r7}
 8005026:	b083      	sub	sp, #12
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
 800502c:	460b      	mov	r3, r1
 800502e:	70fb      	strb	r3, [r7, #3]
 8005030:	4613      	mov	r3, r2
 8005032:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8005034:	bf00      	nop
 8005036:	370c      	adds	r7, #12
 8005038:	46bd      	mov	sp, r7
 800503a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503e:	4770      	bx	lr

08005040 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005040:	b480      	push	{r7}
 8005042:	b083      	sub	sp, #12
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8005048:	bf00      	nop
 800504a:	370c      	adds	r7, #12
 800504c:	46bd      	mov	sp, r7
 800504e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005052:	4770      	bx	lr

08005054 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005054:	b480      	push	{r7}
 8005056:	b083      	sub	sp, #12
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800505c:	bf00      	nop
 800505e:	370c      	adds	r7, #12
 8005060:	46bd      	mov	sp, r7
 8005062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005066:	4770      	bx	lr

08005068 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005068:	b480      	push	{r7}
 800506a:	b083      	sub	sp, #12
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8005070:	bf00      	nop
 8005072:	370c      	adds	r7, #12
 8005074:	46bd      	mov	sp, r7
 8005076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507a:	4770      	bx	lr

0800507c <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800507c:	b480      	push	{r7}
 800507e:	b083      	sub	sp, #12
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8005084:	bf00      	nop
 8005086:	370c      	adds	r7, #12
 8005088:	46bd      	mov	sp, r7
 800508a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508e:	4770      	bx	lr

08005090 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005090:	b480      	push	{r7}
 8005092:	b083      	sub	sp, #12
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8005098:	bf00      	nop
 800509a:	370c      	adds	r7, #12
 800509c:	46bd      	mov	sp, r7
 800509e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a2:	4770      	bx	lr

080050a4 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b084      	sub	sp, #16
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050b2:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80050ba:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050c0:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d150      	bne.n	800516c <I2C_MasterTransmit_TXE+0xc8>
 80050ca:	7bfb      	ldrb	r3, [r7, #15]
 80050cc:	2b21      	cmp	r3, #33	; 0x21
 80050ce:	d14d      	bne.n	800516c <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80050d0:	68bb      	ldr	r3, [r7, #8]
 80050d2:	2b08      	cmp	r3, #8
 80050d4:	d01d      	beq.n	8005112 <I2C_MasterTransmit_TXE+0x6e>
 80050d6:	68bb      	ldr	r3, [r7, #8]
 80050d8:	2b20      	cmp	r3, #32
 80050da:	d01a      	beq.n	8005112 <I2C_MasterTransmit_TXE+0x6e>
 80050dc:	68bb      	ldr	r3, [r7, #8]
 80050de:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80050e2:	d016      	beq.n	8005112 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	685a      	ldr	r2, [r3, #4]
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80050f2:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2211      	movs	r2, #17
 80050f8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2200      	movs	r2, #0
 80050fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2220      	movs	r2, #32
 8005106:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800510a:	6878      	ldr	r0, [r7, #4]
 800510c:	f7ff ff62 	bl	8004fd4 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005110:	e060      	b.n	80051d4 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	685a      	ldr	r2, [r3, #4]
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005120:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	681a      	ldr	r2, [r3, #0]
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005130:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2200      	movs	r2, #0
 8005136:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2220      	movs	r2, #32
 800513c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005146:	b2db      	uxtb	r3, r3
 8005148:	2b40      	cmp	r3, #64	; 0x40
 800514a:	d107      	bne.n	800515c <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2200      	movs	r2, #0
 8005150:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8005154:	6878      	ldr	r0, [r7, #4]
 8005156:	f7ff ff7d 	bl	8005054 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800515a:	e03b      	b.n	80051d4 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2200      	movs	r2, #0
 8005160:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005164:	6878      	ldr	r0, [r7, #4]
 8005166:	f7ff ff35 	bl	8004fd4 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800516a:	e033      	b.n	80051d4 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800516c:	7bfb      	ldrb	r3, [r7, #15]
 800516e:	2b21      	cmp	r3, #33	; 0x21
 8005170:	d005      	beq.n	800517e <I2C_MasterTransmit_TXE+0xda>
 8005172:	7bbb      	ldrb	r3, [r7, #14]
 8005174:	2b40      	cmp	r3, #64	; 0x40
 8005176:	d12d      	bne.n	80051d4 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8005178:	7bfb      	ldrb	r3, [r7, #15]
 800517a:	2b22      	cmp	r3, #34	; 0x22
 800517c:	d12a      	bne.n	80051d4 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005182:	b29b      	uxth	r3, r3
 8005184:	2b00      	cmp	r3, #0
 8005186:	d108      	bne.n	800519a <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	685a      	ldr	r2, [r3, #4]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005196:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8005198:	e01c      	b.n	80051d4 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80051a0:	b2db      	uxtb	r3, r3
 80051a2:	2b40      	cmp	r3, #64	; 0x40
 80051a4:	d103      	bne.n	80051ae <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80051a6:	6878      	ldr	r0, [r7, #4]
 80051a8:	f000 f88e 	bl	80052c8 <I2C_MemoryTransmit_TXE_BTF>
}
 80051ac:	e012      	b.n	80051d4 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051b2:	781a      	ldrb	r2, [r3, #0]
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051be:	1c5a      	adds	r2, r3, #1
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051c8:	b29b      	uxth	r3, r3
 80051ca:	3b01      	subs	r3, #1
 80051cc:	b29a      	uxth	r2, r3
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80051d2:	e7ff      	b.n	80051d4 <I2C_MasterTransmit_TXE+0x130>
 80051d4:	bf00      	nop
 80051d6:	3710      	adds	r7, #16
 80051d8:	46bd      	mov	sp, r7
 80051da:	bd80      	pop	{r7, pc}

080051dc <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80051dc:	b580      	push	{r7, lr}
 80051de:	b084      	sub	sp, #16
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051e8:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051f0:	b2db      	uxtb	r3, r3
 80051f2:	2b21      	cmp	r3, #33	; 0x21
 80051f4:	d164      	bne.n	80052c0 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051fa:	b29b      	uxth	r3, r3
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d012      	beq.n	8005226 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005204:	781a      	ldrb	r2, [r3, #0]
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005210:	1c5a      	adds	r2, r3, #1
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800521a:	b29b      	uxth	r3, r3
 800521c:	3b01      	subs	r3, #1
 800521e:	b29a      	uxth	r2, r3
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8005224:	e04c      	b.n	80052c0 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	2b08      	cmp	r3, #8
 800522a:	d01d      	beq.n	8005268 <I2C_MasterTransmit_BTF+0x8c>
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	2b20      	cmp	r3, #32
 8005230:	d01a      	beq.n	8005268 <I2C_MasterTransmit_BTF+0x8c>
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005238:	d016      	beq.n	8005268 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	685a      	ldr	r2, [r3, #4]
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005248:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2211      	movs	r2, #17
 800524e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2200      	movs	r2, #0
 8005254:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2220      	movs	r2, #32
 800525c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005260:	6878      	ldr	r0, [r7, #4]
 8005262:	f7ff feb7 	bl	8004fd4 <HAL_I2C_MasterTxCpltCallback>
}
 8005266:	e02b      	b.n	80052c0 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	685a      	ldr	r2, [r3, #4]
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005276:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	681a      	ldr	r2, [r3, #0]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005286:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2200      	movs	r2, #0
 800528c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2220      	movs	r2, #32
 8005292:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800529c:	b2db      	uxtb	r3, r3
 800529e:	2b40      	cmp	r3, #64	; 0x40
 80052a0:	d107      	bne.n	80052b2 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2200      	movs	r2, #0
 80052a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80052aa:	6878      	ldr	r0, [r7, #4]
 80052ac:	f7ff fed2 	bl	8005054 <HAL_I2C_MemTxCpltCallback>
}
 80052b0:	e006      	b.n	80052c0 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	2200      	movs	r2, #0
 80052b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80052ba:	6878      	ldr	r0, [r7, #4]
 80052bc:	f7ff fe8a 	bl	8004fd4 <HAL_I2C_MasterTxCpltCallback>
}
 80052c0:	bf00      	nop
 80052c2:	3710      	adds	r7, #16
 80052c4:	46bd      	mov	sp, r7
 80052c6:	bd80      	pop	{r7, pc}

080052c8 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b084      	sub	sp, #16
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052d6:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d11d      	bne.n	800531c <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80052e4:	2b01      	cmp	r3, #1
 80052e6:	d10b      	bne.n	8005300 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80052ec:	b2da      	uxtb	r2, r3
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052f8:	1c9a      	adds	r2, r3, #2
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 80052fe:	e073      	b.n	80053e8 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005304:	b29b      	uxth	r3, r3
 8005306:	121b      	asrs	r3, r3, #8
 8005308:	b2da      	uxtb	r2, r3
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005314:	1c5a      	adds	r2, r3, #1
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	651a      	str	r2, [r3, #80]	; 0x50
}
 800531a:	e065      	b.n	80053e8 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005320:	2b01      	cmp	r3, #1
 8005322:	d10b      	bne.n	800533c <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005328:	b2da      	uxtb	r2, r3
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005334:	1c5a      	adds	r2, r3, #1
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	651a      	str	r2, [r3, #80]	; 0x50
}
 800533a:	e055      	b.n	80053e8 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005340:	2b02      	cmp	r3, #2
 8005342:	d151      	bne.n	80053e8 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8005344:	7bfb      	ldrb	r3, [r7, #15]
 8005346:	2b22      	cmp	r3, #34	; 0x22
 8005348:	d10d      	bne.n	8005366 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	681a      	ldr	r2, [r3, #0]
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005358:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800535e:	1c5a      	adds	r2, r3, #1
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005364:	e040      	b.n	80053e8 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800536a:	b29b      	uxth	r3, r3
 800536c:	2b00      	cmp	r3, #0
 800536e:	d015      	beq.n	800539c <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8005370:	7bfb      	ldrb	r3, [r7, #15]
 8005372:	2b21      	cmp	r3, #33	; 0x21
 8005374:	d112      	bne.n	800539c <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800537a:	781a      	ldrb	r2, [r3, #0]
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005386:	1c5a      	adds	r2, r3, #1
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005390:	b29b      	uxth	r3, r3
 8005392:	3b01      	subs	r3, #1
 8005394:	b29a      	uxth	r2, r3
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800539a:	e025      	b.n	80053e8 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053a0:	b29b      	uxth	r3, r3
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d120      	bne.n	80053e8 <I2C_MemoryTransmit_TXE_BTF+0x120>
 80053a6:	7bfb      	ldrb	r3, [r7, #15]
 80053a8:	2b21      	cmp	r3, #33	; 0x21
 80053aa:	d11d      	bne.n	80053e8 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	685a      	ldr	r2, [r3, #4]
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80053ba:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	681a      	ldr	r2, [r3, #0]
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80053ca:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2200      	movs	r2, #0
 80053d0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2220      	movs	r2, #32
 80053d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2200      	movs	r2, #0
 80053de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80053e2:	6878      	ldr	r0, [r7, #4]
 80053e4:	f7ff fe36 	bl	8005054 <HAL_I2C_MemTxCpltCallback>
}
 80053e8:	bf00      	nop
 80053ea:	3710      	adds	r7, #16
 80053ec:	46bd      	mov	sp, r7
 80053ee:	bd80      	pop	{r7, pc}

080053f0 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b084      	sub	sp, #16
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053fe:	b2db      	uxtb	r3, r3
 8005400:	2b22      	cmp	r3, #34	; 0x22
 8005402:	f040 80a2 	bne.w	800554a <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800540a:	b29b      	uxth	r3, r3
 800540c:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	2b03      	cmp	r3, #3
 8005412:	d921      	bls.n	8005458 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	691a      	ldr	r2, [r3, #16]
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800541e:	b2d2      	uxtb	r2, r2
 8005420:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005426:	1c5a      	adds	r2, r3, #1
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005430:	b29b      	uxth	r3, r3
 8005432:	3b01      	subs	r3, #1
 8005434:	b29a      	uxth	r2, r3
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800543e:	b29b      	uxth	r3, r3
 8005440:	2b03      	cmp	r3, #3
 8005442:	f040 8082 	bne.w	800554a <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	685a      	ldr	r2, [r3, #4]
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005454:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 8005456:	e078      	b.n	800554a <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800545c:	2b02      	cmp	r3, #2
 800545e:	d074      	beq.n	800554a <I2C_MasterReceive_RXNE+0x15a>
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	2b01      	cmp	r3, #1
 8005464:	d002      	beq.n	800546c <I2C_MasterReceive_RXNE+0x7c>
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	2b00      	cmp	r3, #0
 800546a:	d16e      	bne.n	800554a <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800546c:	6878      	ldr	r0, [r7, #4]
 800546e:	f001 f9f7 	bl	8006860 <I2C_WaitOnSTOPRequestThroughIT>
 8005472:	4603      	mov	r3, r0
 8005474:	2b00      	cmp	r3, #0
 8005476:	d142      	bne.n	80054fe <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	681a      	ldr	r2, [r3, #0]
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005486:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	685a      	ldr	r2, [r3, #4]
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005496:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	691a      	ldr	r2, [r3, #16]
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054a2:	b2d2      	uxtb	r2, r2
 80054a4:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054aa:	1c5a      	adds	r2, r3, #1
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054b4:	b29b      	uxth	r3, r3
 80054b6:	3b01      	subs	r3, #1
 80054b8:	b29a      	uxth	r2, r3
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	2220      	movs	r2, #32
 80054c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80054cc:	b2db      	uxtb	r3, r3
 80054ce:	2b40      	cmp	r3, #64	; 0x40
 80054d0:	d10a      	bne.n	80054e8 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2200      	movs	r2, #0
 80054d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2200      	movs	r2, #0
 80054de:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80054e0:	6878      	ldr	r0, [r7, #4]
 80054e2:	f7ff fdc1 	bl	8005068 <HAL_I2C_MemRxCpltCallback>
}
 80054e6:	e030      	b.n	800554a <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2200      	movs	r2, #0
 80054ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2212      	movs	r2, #18
 80054f4:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80054f6:	6878      	ldr	r0, [r7, #4]
 80054f8:	f7ff fd76 	bl	8004fe8 <HAL_I2C_MasterRxCpltCallback>
}
 80054fc:	e025      	b.n	800554a <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	685a      	ldr	r2, [r3, #4]
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800550c:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	691a      	ldr	r2, [r3, #16]
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005518:	b2d2      	uxtb	r2, r2
 800551a:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005520:	1c5a      	adds	r2, r3, #1
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800552a:	b29b      	uxth	r3, r3
 800552c:	3b01      	subs	r3, #1
 800552e:	b29a      	uxth	r2, r3
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2220      	movs	r2, #32
 8005538:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2200      	movs	r2, #0
 8005540:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8005544:	6878      	ldr	r0, [r7, #4]
 8005546:	f7ff fd99 	bl	800507c <HAL_I2C_ErrorCallback>
}
 800554a:	bf00      	nop
 800554c:	3710      	adds	r7, #16
 800554e:	46bd      	mov	sp, r7
 8005550:	bd80      	pop	{r7, pc}

08005552 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005552:	b580      	push	{r7, lr}
 8005554:	b084      	sub	sp, #16
 8005556:	af00      	add	r7, sp, #0
 8005558:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800555e:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005564:	b29b      	uxth	r3, r3
 8005566:	2b04      	cmp	r3, #4
 8005568:	d11b      	bne.n	80055a2 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	685a      	ldr	r2, [r3, #4]
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005578:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	691a      	ldr	r2, [r3, #16]
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005584:	b2d2      	uxtb	r2, r2
 8005586:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800558c:	1c5a      	adds	r2, r3, #1
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005596:	b29b      	uxth	r3, r3
 8005598:	3b01      	subs	r3, #1
 800559a:	b29a      	uxth	r2, r3
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80055a0:	e0bd      	b.n	800571e <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055a6:	b29b      	uxth	r3, r3
 80055a8:	2b03      	cmp	r3, #3
 80055aa:	d129      	bne.n	8005600 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	685a      	ldr	r2, [r3, #4]
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80055ba:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	2b04      	cmp	r3, #4
 80055c0:	d00a      	beq.n	80055d8 <I2C_MasterReceive_BTF+0x86>
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	2b02      	cmp	r3, #2
 80055c6:	d007      	beq.n	80055d8 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	681a      	ldr	r2, [r3, #0]
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80055d6:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	691a      	ldr	r2, [r3, #16]
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055e2:	b2d2      	uxtb	r2, r2
 80055e4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055ea:	1c5a      	adds	r2, r3, #1
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055f4:	b29b      	uxth	r3, r3
 80055f6:	3b01      	subs	r3, #1
 80055f8:	b29a      	uxth	r2, r3
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80055fe:	e08e      	b.n	800571e <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005604:	b29b      	uxth	r3, r3
 8005606:	2b02      	cmp	r3, #2
 8005608:	d176      	bne.n	80056f8 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	2b01      	cmp	r3, #1
 800560e:	d002      	beq.n	8005616 <I2C_MasterReceive_BTF+0xc4>
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	2b10      	cmp	r3, #16
 8005614:	d108      	bne.n	8005628 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	681a      	ldr	r2, [r3, #0]
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005624:	601a      	str	r2, [r3, #0]
 8005626:	e019      	b.n	800565c <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	2b04      	cmp	r3, #4
 800562c:	d002      	beq.n	8005634 <I2C_MasterReceive_BTF+0xe2>
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	2b02      	cmp	r3, #2
 8005632:	d108      	bne.n	8005646 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	681a      	ldr	r2, [r3, #0]
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005642:	601a      	str	r2, [r3, #0]
 8005644:	e00a      	b.n	800565c <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	2b10      	cmp	r3, #16
 800564a:	d007      	beq.n	800565c <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	681a      	ldr	r2, [r3, #0]
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800565a:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	691a      	ldr	r2, [r3, #16]
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005666:	b2d2      	uxtb	r2, r2
 8005668:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800566e:	1c5a      	adds	r2, r3, #1
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005678:	b29b      	uxth	r3, r3
 800567a:	3b01      	subs	r3, #1
 800567c:	b29a      	uxth	r2, r3
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	691a      	ldr	r2, [r3, #16]
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800568c:	b2d2      	uxtb	r2, r2
 800568e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005694:	1c5a      	adds	r2, r3, #1
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800569e:	b29b      	uxth	r3, r3
 80056a0:	3b01      	subs	r3, #1
 80056a2:	b29a      	uxth	r2, r3
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	685a      	ldr	r2, [r3, #4]
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80056b6:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2220      	movs	r2, #32
 80056bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80056c6:	b2db      	uxtb	r3, r3
 80056c8:	2b40      	cmp	r3, #64	; 0x40
 80056ca:	d10a      	bne.n	80056e2 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2200      	movs	r2, #0
 80056d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2200      	movs	r2, #0
 80056d8:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80056da:	6878      	ldr	r0, [r7, #4]
 80056dc:	f7ff fcc4 	bl	8005068 <HAL_I2C_MemRxCpltCallback>
}
 80056e0:	e01d      	b.n	800571e <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2200      	movs	r2, #0
 80056e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	2212      	movs	r2, #18
 80056ee:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80056f0:	6878      	ldr	r0, [r7, #4]
 80056f2:	f7ff fc79 	bl	8004fe8 <HAL_I2C_MasterRxCpltCallback>
}
 80056f6:	e012      	b.n	800571e <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	691a      	ldr	r2, [r3, #16]
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005702:	b2d2      	uxtb	r2, r2
 8005704:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800570a:	1c5a      	adds	r2, r3, #1
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005714:	b29b      	uxth	r3, r3
 8005716:	3b01      	subs	r3, #1
 8005718:	b29a      	uxth	r2, r3
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800571e:	bf00      	nop
 8005720:	3710      	adds	r7, #16
 8005722:	46bd      	mov	sp, r7
 8005724:	bd80      	pop	{r7, pc}

08005726 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8005726:	b480      	push	{r7}
 8005728:	b083      	sub	sp, #12
 800572a:	af00      	add	r7, sp, #0
 800572c:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005734:	b2db      	uxtb	r3, r3
 8005736:	2b40      	cmp	r3, #64	; 0x40
 8005738:	d117      	bne.n	800576a <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800573e:	2b00      	cmp	r3, #0
 8005740:	d109      	bne.n	8005756 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005746:	b2db      	uxtb	r3, r3
 8005748:	461a      	mov	r2, r3
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005752:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8005754:	e067      	b.n	8005826 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800575a:	b2db      	uxtb	r3, r3
 800575c:	f043 0301 	orr.w	r3, r3, #1
 8005760:	b2da      	uxtb	r2, r3
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	611a      	str	r2, [r3, #16]
}
 8005768:	e05d      	b.n	8005826 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	691b      	ldr	r3, [r3, #16]
 800576e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005772:	d133      	bne.n	80057dc <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800577a:	b2db      	uxtb	r3, r3
 800577c:	2b21      	cmp	r3, #33	; 0x21
 800577e:	d109      	bne.n	8005794 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005784:	b2db      	uxtb	r3, r3
 8005786:	461a      	mov	r2, r3
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005790:	611a      	str	r2, [r3, #16]
 8005792:	e008      	b.n	80057a6 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005798:	b2db      	uxtb	r3, r3
 800579a:	f043 0301 	orr.w	r3, r3, #1
 800579e:	b2da      	uxtb	r2, r3
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d004      	beq.n	80057b8 <I2C_Master_SB+0x92>
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d108      	bne.n	80057ca <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d032      	beq.n	8005826 <I2C_Master_SB+0x100>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d02d      	beq.n	8005826 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	685a      	ldr	r2, [r3, #4]
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80057d8:	605a      	str	r2, [r3, #4]
}
 80057da:	e024      	b.n	8005826 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d10e      	bne.n	8005802 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057e8:	b29b      	uxth	r3, r3
 80057ea:	11db      	asrs	r3, r3, #7
 80057ec:	b2db      	uxtb	r3, r3
 80057ee:	f003 0306 	and.w	r3, r3, #6
 80057f2:	b2db      	uxtb	r3, r3
 80057f4:	f063 030f 	orn	r3, r3, #15
 80057f8:	b2da      	uxtb	r2, r3
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	611a      	str	r2, [r3, #16]
}
 8005800:	e011      	b.n	8005826 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005806:	2b01      	cmp	r3, #1
 8005808:	d10d      	bne.n	8005826 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800580e:	b29b      	uxth	r3, r3
 8005810:	11db      	asrs	r3, r3, #7
 8005812:	b2db      	uxtb	r3, r3
 8005814:	f003 0306 	and.w	r3, r3, #6
 8005818:	b2db      	uxtb	r3, r3
 800581a:	f063 030e 	orn	r3, r3, #14
 800581e:	b2da      	uxtb	r2, r3
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	611a      	str	r2, [r3, #16]
}
 8005826:	bf00      	nop
 8005828:	370c      	adds	r7, #12
 800582a:	46bd      	mov	sp, r7
 800582c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005830:	4770      	bx	lr

08005832 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8005832:	b480      	push	{r7}
 8005834:	b083      	sub	sp, #12
 8005836:	af00      	add	r7, sp, #0
 8005838:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800583e:	b2da      	uxtb	r2, r3
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800584a:	2b00      	cmp	r3, #0
 800584c:	d004      	beq.n	8005858 <I2C_Master_ADD10+0x26>
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005852:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005854:	2b00      	cmp	r3, #0
 8005856:	d108      	bne.n	800586a <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800585c:	2b00      	cmp	r3, #0
 800585e:	d00c      	beq.n	800587a <I2C_Master_ADD10+0x48>
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005864:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005866:	2b00      	cmp	r3, #0
 8005868:	d007      	beq.n	800587a <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	685a      	ldr	r2, [r3, #4]
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005878:	605a      	str	r2, [r3, #4]
  }
}
 800587a:	bf00      	nop
 800587c:	370c      	adds	r7, #12
 800587e:	46bd      	mov	sp, r7
 8005880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005884:	4770      	bx	lr

08005886 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8005886:	b480      	push	{r7}
 8005888:	b091      	sub	sp, #68	; 0x44
 800588a:	af00      	add	r7, sp, #0
 800588c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005894:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800589c:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058a2:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058aa:	b2db      	uxtb	r3, r3
 80058ac:	2b22      	cmp	r3, #34	; 0x22
 80058ae:	f040 8169 	bne.w	8005b84 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d10f      	bne.n	80058da <I2C_Master_ADDR+0x54>
 80058ba:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80058be:	2b40      	cmp	r3, #64	; 0x40
 80058c0:	d10b      	bne.n	80058da <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80058c2:	2300      	movs	r3, #0
 80058c4:	633b      	str	r3, [r7, #48]	; 0x30
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	695b      	ldr	r3, [r3, #20]
 80058cc:	633b      	str	r3, [r7, #48]	; 0x30
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	699b      	ldr	r3, [r3, #24]
 80058d4:	633b      	str	r3, [r7, #48]	; 0x30
 80058d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058d8:	e160      	b.n	8005b9c <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d11d      	bne.n	800591e <I2C_Master_ADDR+0x98>
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	691b      	ldr	r3, [r3, #16]
 80058e6:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80058ea:	d118      	bne.n	800591e <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80058ec:	2300      	movs	r3, #0
 80058ee:	62fb      	str	r3, [r7, #44]	; 0x2c
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	695b      	ldr	r3, [r3, #20]
 80058f6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	699b      	ldr	r3, [r3, #24]
 80058fe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005900:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	681a      	ldr	r2, [r3, #0]
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005910:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005916:	1c5a      	adds	r2, r3, #1
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	651a      	str	r2, [r3, #80]	; 0x50
 800591c:	e13e      	b.n	8005b9c <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005922:	b29b      	uxth	r3, r3
 8005924:	2b00      	cmp	r3, #0
 8005926:	d113      	bne.n	8005950 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005928:	2300      	movs	r3, #0
 800592a:	62bb      	str	r3, [r7, #40]	; 0x28
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	695b      	ldr	r3, [r3, #20]
 8005932:	62bb      	str	r3, [r7, #40]	; 0x28
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	699b      	ldr	r3, [r3, #24]
 800593a:	62bb      	str	r3, [r7, #40]	; 0x28
 800593c:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	681a      	ldr	r2, [r3, #0]
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800594c:	601a      	str	r2, [r3, #0]
 800594e:	e115      	b.n	8005b7c <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005954:	b29b      	uxth	r3, r3
 8005956:	2b01      	cmp	r3, #1
 8005958:	f040 808a 	bne.w	8005a70 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 800595c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800595e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005962:	d137      	bne.n	80059d4 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	681a      	ldr	r2, [r3, #0]
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005972:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	685b      	ldr	r3, [r3, #4]
 800597a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800597e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005982:	d113      	bne.n	80059ac <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	681a      	ldr	r2, [r3, #0]
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005992:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005994:	2300      	movs	r3, #0
 8005996:	627b      	str	r3, [r7, #36]	; 0x24
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	695b      	ldr	r3, [r3, #20]
 800599e:	627b      	str	r3, [r7, #36]	; 0x24
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	699b      	ldr	r3, [r3, #24]
 80059a6:	627b      	str	r3, [r7, #36]	; 0x24
 80059a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059aa:	e0e7      	b.n	8005b7c <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059ac:	2300      	movs	r3, #0
 80059ae:	623b      	str	r3, [r7, #32]
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	695b      	ldr	r3, [r3, #20]
 80059b6:	623b      	str	r3, [r7, #32]
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	699b      	ldr	r3, [r3, #24]
 80059be:	623b      	str	r3, [r7, #32]
 80059c0:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	681a      	ldr	r2, [r3, #0]
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059d0:	601a      	str	r2, [r3, #0]
 80059d2:	e0d3      	b.n	8005b7c <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80059d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059d6:	2b08      	cmp	r3, #8
 80059d8:	d02e      	beq.n	8005a38 <I2C_Master_ADDR+0x1b2>
 80059da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059dc:	2b20      	cmp	r3, #32
 80059de:	d02b      	beq.n	8005a38 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80059e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059e2:	2b12      	cmp	r3, #18
 80059e4:	d102      	bne.n	80059ec <I2C_Master_ADDR+0x166>
 80059e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059e8:	2b01      	cmp	r3, #1
 80059ea:	d125      	bne.n	8005a38 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80059ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059ee:	2b04      	cmp	r3, #4
 80059f0:	d00e      	beq.n	8005a10 <I2C_Master_ADDR+0x18a>
 80059f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059f4:	2b02      	cmp	r3, #2
 80059f6:	d00b      	beq.n	8005a10 <I2C_Master_ADDR+0x18a>
 80059f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059fa:	2b10      	cmp	r3, #16
 80059fc:	d008      	beq.n	8005a10 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	681a      	ldr	r2, [r3, #0]
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a0c:	601a      	str	r2, [r3, #0]
 8005a0e:	e007      	b.n	8005a20 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	681a      	ldr	r2, [r3, #0]
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005a1e:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a20:	2300      	movs	r3, #0
 8005a22:	61fb      	str	r3, [r7, #28]
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	695b      	ldr	r3, [r3, #20]
 8005a2a:	61fb      	str	r3, [r7, #28]
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	699b      	ldr	r3, [r3, #24]
 8005a32:	61fb      	str	r3, [r7, #28]
 8005a34:	69fb      	ldr	r3, [r7, #28]
 8005a36:	e0a1      	b.n	8005b7c <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	681a      	ldr	r2, [r3, #0]
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a46:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a48:	2300      	movs	r3, #0
 8005a4a:	61bb      	str	r3, [r7, #24]
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	695b      	ldr	r3, [r3, #20]
 8005a52:	61bb      	str	r3, [r7, #24]
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	699b      	ldr	r3, [r3, #24]
 8005a5a:	61bb      	str	r3, [r7, #24]
 8005a5c:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	681a      	ldr	r2, [r3, #0]
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a6c:	601a      	str	r2, [r3, #0]
 8005a6e:	e085      	b.n	8005b7c <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a74:	b29b      	uxth	r3, r3
 8005a76:	2b02      	cmp	r3, #2
 8005a78:	d14d      	bne.n	8005b16 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005a7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a7c:	2b04      	cmp	r3, #4
 8005a7e:	d016      	beq.n	8005aae <I2C_Master_ADDR+0x228>
 8005a80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a82:	2b02      	cmp	r3, #2
 8005a84:	d013      	beq.n	8005aae <I2C_Master_ADDR+0x228>
 8005a86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a88:	2b10      	cmp	r3, #16
 8005a8a:	d010      	beq.n	8005aae <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	681a      	ldr	r2, [r3, #0]
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a9a:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	681a      	ldr	r2, [r3, #0]
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005aaa:	601a      	str	r2, [r3, #0]
 8005aac:	e007      	b.n	8005abe <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	681a      	ldr	r2, [r3, #0]
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005abc:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	685b      	ldr	r3, [r3, #4]
 8005ac4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ac8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005acc:	d117      	bne.n	8005afe <I2C_Master_ADDR+0x278>
 8005ace:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ad0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005ad4:	d00b      	beq.n	8005aee <I2C_Master_ADDR+0x268>
 8005ad6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ad8:	2b01      	cmp	r3, #1
 8005ada:	d008      	beq.n	8005aee <I2C_Master_ADDR+0x268>
 8005adc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ade:	2b08      	cmp	r3, #8
 8005ae0:	d005      	beq.n	8005aee <I2C_Master_ADDR+0x268>
 8005ae2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ae4:	2b10      	cmp	r3, #16
 8005ae6:	d002      	beq.n	8005aee <I2C_Master_ADDR+0x268>
 8005ae8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005aea:	2b20      	cmp	r3, #32
 8005aec:	d107      	bne.n	8005afe <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	685a      	ldr	r2, [r3, #4]
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005afc:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005afe:	2300      	movs	r3, #0
 8005b00:	617b      	str	r3, [r7, #20]
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	695b      	ldr	r3, [r3, #20]
 8005b08:	617b      	str	r3, [r7, #20]
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	699b      	ldr	r3, [r3, #24]
 8005b10:	617b      	str	r3, [r7, #20]
 8005b12:	697b      	ldr	r3, [r7, #20]
 8005b14:	e032      	b.n	8005b7c <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	681a      	ldr	r2, [r3, #0]
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005b24:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	685b      	ldr	r3, [r3, #4]
 8005b2c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005b30:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005b34:	d117      	bne.n	8005b66 <I2C_Master_ADDR+0x2e0>
 8005b36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b38:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005b3c:	d00b      	beq.n	8005b56 <I2C_Master_ADDR+0x2d0>
 8005b3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b40:	2b01      	cmp	r3, #1
 8005b42:	d008      	beq.n	8005b56 <I2C_Master_ADDR+0x2d0>
 8005b44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b46:	2b08      	cmp	r3, #8
 8005b48:	d005      	beq.n	8005b56 <I2C_Master_ADDR+0x2d0>
 8005b4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b4c:	2b10      	cmp	r3, #16
 8005b4e:	d002      	beq.n	8005b56 <I2C_Master_ADDR+0x2d0>
 8005b50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b52:	2b20      	cmp	r3, #32
 8005b54:	d107      	bne.n	8005b66 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	685a      	ldr	r2, [r3, #4]
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005b64:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b66:	2300      	movs	r3, #0
 8005b68:	613b      	str	r3, [r7, #16]
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	695b      	ldr	r3, [r3, #20]
 8005b70:	613b      	str	r3, [r7, #16]
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	699b      	ldr	r3, [r3, #24]
 8005b78:	613b      	str	r3, [r7, #16]
 8005b7a:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2200      	movs	r2, #0
 8005b80:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8005b82:	e00b      	b.n	8005b9c <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b84:	2300      	movs	r3, #0
 8005b86:	60fb      	str	r3, [r7, #12]
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	695b      	ldr	r3, [r3, #20]
 8005b8e:	60fb      	str	r3, [r7, #12]
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	699b      	ldr	r3, [r3, #24]
 8005b96:	60fb      	str	r3, [r7, #12]
 8005b98:	68fb      	ldr	r3, [r7, #12]
}
 8005b9a:	e7ff      	b.n	8005b9c <I2C_Master_ADDR+0x316>
 8005b9c:	bf00      	nop
 8005b9e:	3744      	adds	r7, #68	; 0x44
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba6:	4770      	bx	lr

08005ba8 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b084      	sub	sp, #16
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bb6:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bbc:	b29b      	uxth	r3, r3
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d02b      	beq.n	8005c1a <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bc6:	781a      	ldrb	r2, [r3, #0]
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bd2:	1c5a      	adds	r2, r3, #1
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bdc:	b29b      	uxth	r3, r3
 8005bde:	3b01      	subs	r3, #1
 8005be0:	b29a      	uxth	r2, r3
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bea:	b29b      	uxth	r3, r3
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d114      	bne.n	8005c1a <I2C_SlaveTransmit_TXE+0x72>
 8005bf0:	7bfb      	ldrb	r3, [r7, #15]
 8005bf2:	2b29      	cmp	r3, #41	; 0x29
 8005bf4:	d111      	bne.n	8005c1a <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	685a      	ldr	r2, [r3, #4]
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c04:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	2221      	movs	r2, #33	; 0x21
 8005c0a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2228      	movs	r2, #40	; 0x28
 8005c10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005c14:	6878      	ldr	r0, [r7, #4]
 8005c16:	f7ff f9f1 	bl	8004ffc <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005c1a:	bf00      	nop
 8005c1c:	3710      	adds	r7, #16
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	bd80      	pop	{r7, pc}

08005c22 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005c22:	b480      	push	{r7}
 8005c24:	b083      	sub	sp, #12
 8005c26:	af00      	add	r7, sp, #0
 8005c28:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c2e:	b29b      	uxth	r3, r3
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d011      	beq.n	8005c58 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c38:	781a      	ldrb	r2, [r3, #0]
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c44:	1c5a      	adds	r2, r3, #1
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c4e:	b29b      	uxth	r3, r3
 8005c50:	3b01      	subs	r3, #1
 8005c52:	b29a      	uxth	r2, r3
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8005c58:	bf00      	nop
 8005c5a:	370c      	adds	r7, #12
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c62:	4770      	bx	lr

08005c64 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005c64:	b580      	push	{r7, lr}
 8005c66:	b084      	sub	sp, #16
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c72:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c78:	b29b      	uxth	r3, r3
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d02c      	beq.n	8005cd8 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	691a      	ldr	r2, [r3, #16]
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c88:	b2d2      	uxtb	r2, r2
 8005c8a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c90:	1c5a      	adds	r2, r3, #1
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c9a:	b29b      	uxth	r3, r3
 8005c9c:	3b01      	subs	r3, #1
 8005c9e:	b29a      	uxth	r2, r3
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ca8:	b29b      	uxth	r3, r3
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d114      	bne.n	8005cd8 <I2C_SlaveReceive_RXNE+0x74>
 8005cae:	7bfb      	ldrb	r3, [r7, #15]
 8005cb0:	2b2a      	cmp	r3, #42	; 0x2a
 8005cb2:	d111      	bne.n	8005cd8 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	685a      	ldr	r2, [r3, #4]
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005cc2:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2222      	movs	r2, #34	; 0x22
 8005cc8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2228      	movs	r2, #40	; 0x28
 8005cce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005cd2:	6878      	ldr	r0, [r7, #4]
 8005cd4:	f7ff f99c 	bl	8005010 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005cd8:	bf00      	nop
 8005cda:	3710      	adds	r7, #16
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	bd80      	pop	{r7, pc}

08005ce0 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005ce0:	b480      	push	{r7}
 8005ce2:	b083      	sub	sp, #12
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cec:	b29b      	uxth	r3, r3
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d012      	beq.n	8005d18 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	691a      	ldr	r2, [r3, #16]
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cfc:	b2d2      	uxtb	r2, r2
 8005cfe:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d04:	1c5a      	adds	r2, r3, #1
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d0e:	b29b      	uxth	r3, r3
 8005d10:	3b01      	subs	r3, #1
 8005d12:	b29a      	uxth	r2, r3
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8005d18:	bf00      	nop
 8005d1a:	370c      	adds	r7, #12
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d22:	4770      	bx	lr

08005d24 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b084      	sub	sp, #16
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
 8005d2c:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8005d2e:	2300      	movs	r3, #0
 8005d30:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d38:	b2db      	uxtb	r3, r3
 8005d3a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005d3e:	2b28      	cmp	r3, #40	; 0x28
 8005d40:	d127      	bne.n	8005d92 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	685a      	ldr	r2, [r3, #4]
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005d50:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	089b      	lsrs	r3, r3, #2
 8005d56:	f003 0301 	and.w	r3, r3, #1
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d101      	bne.n	8005d62 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8005d5e:	2301      	movs	r3, #1
 8005d60:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8005d62:	683b      	ldr	r3, [r7, #0]
 8005d64:	09db      	lsrs	r3, r3, #7
 8005d66:	f003 0301 	and.w	r3, r3, #1
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d103      	bne.n	8005d76 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	68db      	ldr	r3, [r3, #12]
 8005d72:	81bb      	strh	r3, [r7, #12]
 8005d74:	e002      	b.n	8005d7c <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	699b      	ldr	r3, [r3, #24]
 8005d7a:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2200      	movs	r2, #0
 8005d80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8005d84:	89ba      	ldrh	r2, [r7, #12]
 8005d86:	7bfb      	ldrb	r3, [r7, #15]
 8005d88:	4619      	mov	r1, r3
 8005d8a:	6878      	ldr	r0, [r7, #4]
 8005d8c:	f7ff f94a 	bl	8005024 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8005d90:	e00e      	b.n	8005db0 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d92:	2300      	movs	r3, #0
 8005d94:	60bb      	str	r3, [r7, #8]
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	695b      	ldr	r3, [r3, #20]
 8005d9c:	60bb      	str	r3, [r7, #8]
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	699b      	ldr	r3, [r3, #24]
 8005da4:	60bb      	str	r3, [r7, #8]
 8005da6:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2200      	movs	r2, #0
 8005dac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8005db0:	bf00      	nop
 8005db2:	3710      	adds	r7, #16
 8005db4:	46bd      	mov	sp, r7
 8005db6:	bd80      	pop	{r7, pc}

08005db8 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8005db8:	b580      	push	{r7, lr}
 8005dba:	b084      	sub	sp, #16
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005dc6:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	685a      	ldr	r2, [r3, #4]
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005dd6:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8005dd8:	2300      	movs	r3, #0
 8005dda:	60bb      	str	r3, [r7, #8]
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	695b      	ldr	r3, [r3, #20]
 8005de2:	60bb      	str	r3, [r7, #8]
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	681a      	ldr	r2, [r3, #0]
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f042 0201 	orr.w	r2, r2, #1
 8005df2:	601a      	str	r2, [r3, #0]
 8005df4:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	681a      	ldr	r2, [r3, #0]
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e04:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	685b      	ldr	r3, [r3, #4]
 8005e0c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005e10:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005e14:	d172      	bne.n	8005efc <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005e16:	7bfb      	ldrb	r3, [r7, #15]
 8005e18:	2b22      	cmp	r3, #34	; 0x22
 8005e1a:	d002      	beq.n	8005e22 <I2C_Slave_STOPF+0x6a>
 8005e1c:	7bfb      	ldrb	r3, [r7, #15]
 8005e1e:	2b2a      	cmp	r3, #42	; 0x2a
 8005e20:	d135      	bne.n	8005e8e <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	685b      	ldr	r3, [r3, #4]
 8005e2a:	b29a      	uxth	r2, r3
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e34:	b29b      	uxth	r3, r3
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d005      	beq.n	8005e46 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e3e:	f043 0204 	orr.w	r2, r3, #4
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	685a      	ldr	r2, [r3, #4]
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005e54:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	f7fd f834 	bl	8002ec8 <HAL_DMA_GetState>
 8005e60:	4603      	mov	r3, r0
 8005e62:	2b01      	cmp	r3, #1
 8005e64:	d049      	beq.n	8005efa <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e6a:	4a69      	ldr	r2, [pc, #420]	; (8006010 <I2C_Slave_STOPF+0x258>)
 8005e6c:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e72:	4618      	mov	r0, r3
 8005e74:	f7fc fe7c 	bl	8002b70 <HAL_DMA_Abort_IT>
 8005e78:	4603      	mov	r3, r0
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d03d      	beq.n	8005efa <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e84:	687a      	ldr	r2, [r7, #4]
 8005e86:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005e88:	4610      	mov	r0, r2
 8005e8a:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005e8c:	e035      	b.n	8005efa <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	685b      	ldr	r3, [r3, #4]
 8005e96:	b29a      	uxth	r2, r3
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ea0:	b29b      	uxth	r3, r3
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d005      	beq.n	8005eb2 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eaa:	f043 0204 	orr.w	r2, r3, #4
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	685a      	ldr	r2, [r3, #4]
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005ec0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	f7fc fffe 	bl	8002ec8 <HAL_DMA_GetState>
 8005ecc:	4603      	mov	r3, r0
 8005ece:	2b01      	cmp	r3, #1
 8005ed0:	d014      	beq.n	8005efc <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ed6:	4a4e      	ldr	r2, [pc, #312]	; (8006010 <I2C_Slave_STOPF+0x258>)
 8005ed8:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ede:	4618      	mov	r0, r3
 8005ee0:	f7fc fe46 	bl	8002b70 <HAL_DMA_Abort_IT>
 8005ee4:	4603      	mov	r3, r0
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d008      	beq.n	8005efc <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005eee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ef0:	687a      	ldr	r2, [r7, #4]
 8005ef2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005ef4:	4610      	mov	r0, r2
 8005ef6:	4798      	blx	r3
 8005ef8:	e000      	b.n	8005efc <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005efa:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f00:	b29b      	uxth	r3, r3
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d03e      	beq.n	8005f84 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	695b      	ldr	r3, [r3, #20]
 8005f0c:	f003 0304 	and.w	r3, r3, #4
 8005f10:	2b04      	cmp	r3, #4
 8005f12:	d112      	bne.n	8005f3a <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	691a      	ldr	r2, [r3, #16]
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f1e:	b2d2      	uxtb	r2, r2
 8005f20:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f26:	1c5a      	adds	r2, r3, #1
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f30:	b29b      	uxth	r3, r3
 8005f32:	3b01      	subs	r3, #1
 8005f34:	b29a      	uxth	r2, r3
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	695b      	ldr	r3, [r3, #20]
 8005f40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f44:	2b40      	cmp	r3, #64	; 0x40
 8005f46:	d112      	bne.n	8005f6e <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	691a      	ldr	r2, [r3, #16]
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f52:	b2d2      	uxtb	r2, r2
 8005f54:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f5a:	1c5a      	adds	r2, r3, #1
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f64:	b29b      	uxth	r3, r3
 8005f66:	3b01      	subs	r3, #1
 8005f68:	b29a      	uxth	r2, r3
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f72:	b29b      	uxth	r3, r3
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d005      	beq.n	8005f84 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f7c:	f043 0204 	orr.w	r2, r3, #4
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d003      	beq.n	8005f94 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8005f8c:	6878      	ldr	r0, [r7, #4]
 8005f8e:	f000 f8b3 	bl	80060f8 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8005f92:	e039      	b.n	8006008 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005f94:	7bfb      	ldrb	r3, [r7, #15]
 8005f96:	2b2a      	cmp	r3, #42	; 0x2a
 8005f98:	d109      	bne.n	8005fae <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2228      	movs	r2, #40	; 0x28
 8005fa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005fa8:	6878      	ldr	r0, [r7, #4]
 8005faa:	f7ff f831 	bl	8005010 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fb4:	b2db      	uxtb	r3, r3
 8005fb6:	2b28      	cmp	r3, #40	; 0x28
 8005fb8:	d111      	bne.n	8005fde <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	4a15      	ldr	r2, [pc, #84]	; (8006014 <I2C_Slave_STOPF+0x25c>)
 8005fbe:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2220      	movs	r2, #32
 8005fca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8005fd6:	6878      	ldr	r0, [r7, #4]
 8005fd8:	f7ff f832 	bl	8005040 <HAL_I2C_ListenCpltCallback>
}
 8005fdc:	e014      	b.n	8006008 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fe2:	2b22      	cmp	r3, #34	; 0x22
 8005fe4:	d002      	beq.n	8005fec <I2C_Slave_STOPF+0x234>
 8005fe6:	7bfb      	ldrb	r3, [r7, #15]
 8005fe8:	2b22      	cmp	r3, #34	; 0x22
 8005fea:	d10d      	bne.n	8006008 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2200      	movs	r2, #0
 8005ff0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	2220      	movs	r2, #32
 8005ff6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006002:	6878      	ldr	r0, [r7, #4]
 8006004:	f7ff f804 	bl	8005010 <HAL_I2C_SlaveRxCpltCallback>
}
 8006008:	bf00      	nop
 800600a:	3710      	adds	r7, #16
 800600c:	46bd      	mov	sp, r7
 800600e:	bd80      	pop	{r7, pc}
 8006010:	08006461 	.word	0x08006461
 8006014:	ffff0000 	.word	0xffff0000

08006018 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8006018:	b580      	push	{r7, lr}
 800601a:	b084      	sub	sp, #16
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006026:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800602c:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800602e:	68bb      	ldr	r3, [r7, #8]
 8006030:	2b08      	cmp	r3, #8
 8006032:	d002      	beq.n	800603a <I2C_Slave_AF+0x22>
 8006034:	68bb      	ldr	r3, [r7, #8]
 8006036:	2b20      	cmp	r3, #32
 8006038:	d129      	bne.n	800608e <I2C_Slave_AF+0x76>
 800603a:	7bfb      	ldrb	r3, [r7, #15]
 800603c:	2b28      	cmp	r3, #40	; 0x28
 800603e:	d126      	bne.n	800608e <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	4a2c      	ldr	r2, [pc, #176]	; (80060f4 <I2C_Slave_AF+0xdc>)
 8006044:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	685a      	ldr	r2, [r3, #4]
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006054:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800605e:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	681a      	ldr	r2, [r3, #0]
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800606e:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2200      	movs	r2, #0
 8006074:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	2220      	movs	r2, #32
 800607a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	2200      	movs	r2, #0
 8006082:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8006086:	6878      	ldr	r0, [r7, #4]
 8006088:	f7fe ffda 	bl	8005040 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 800608c:	e02e      	b.n	80060ec <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800608e:	7bfb      	ldrb	r3, [r7, #15]
 8006090:	2b21      	cmp	r3, #33	; 0x21
 8006092:	d126      	bne.n	80060e2 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	4a17      	ldr	r2, [pc, #92]	; (80060f4 <I2C_Slave_AF+0xdc>)
 8006098:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	2221      	movs	r2, #33	; 0x21
 800609e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2220      	movs	r2, #32
 80060a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2200      	movs	r2, #0
 80060ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	685a      	ldr	r2, [r3, #4]
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80060be:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80060c8:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	681a      	ldr	r2, [r3, #0]
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80060d8:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80060da:	6878      	ldr	r0, [r7, #4]
 80060dc:	f7fe ff8e 	bl	8004ffc <HAL_I2C_SlaveTxCpltCallback>
}
 80060e0:	e004      	b.n	80060ec <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80060ea:	615a      	str	r2, [r3, #20]
}
 80060ec:	bf00      	nop
 80060ee:	3710      	adds	r7, #16
 80060f0:	46bd      	mov	sp, r7
 80060f2:	bd80      	pop	{r7, pc}
 80060f4:	ffff0000 	.word	0xffff0000

080060f8 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b084      	sub	sp, #16
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006106:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800610e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006110:	7bbb      	ldrb	r3, [r7, #14]
 8006112:	2b10      	cmp	r3, #16
 8006114:	d002      	beq.n	800611c <I2C_ITError+0x24>
 8006116:	7bbb      	ldrb	r3, [r7, #14]
 8006118:	2b40      	cmp	r3, #64	; 0x40
 800611a:	d10a      	bne.n	8006132 <I2C_ITError+0x3a>
 800611c:	7bfb      	ldrb	r3, [r7, #15]
 800611e:	2b22      	cmp	r3, #34	; 0x22
 8006120:	d107      	bne.n	8006132 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	681a      	ldr	r2, [r3, #0]
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006130:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006132:	7bfb      	ldrb	r3, [r7, #15]
 8006134:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006138:	2b28      	cmp	r3, #40	; 0x28
 800613a:	d107      	bne.n	800614c <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2200      	movs	r2, #0
 8006140:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2228      	movs	r2, #40	; 0x28
 8006146:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800614a:	e015      	b.n	8006178 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	685b      	ldr	r3, [r3, #4]
 8006152:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006156:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800615a:	d00a      	beq.n	8006172 <I2C_ITError+0x7a>
 800615c:	7bfb      	ldrb	r3, [r7, #15]
 800615e:	2b60      	cmp	r3, #96	; 0x60
 8006160:	d007      	beq.n	8006172 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	2220      	movs	r2, #32
 8006166:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2200      	movs	r2, #0
 800616e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2200      	movs	r2, #0
 8006176:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	685b      	ldr	r3, [r3, #4]
 800617e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006182:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006186:	d162      	bne.n	800624e <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	685a      	ldr	r2, [r3, #4]
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006196:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800619c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80061a0:	b2db      	uxtb	r3, r3
 80061a2:	2b01      	cmp	r3, #1
 80061a4:	d020      	beq.n	80061e8 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061aa:	4a6a      	ldr	r2, [pc, #424]	; (8006354 <I2C_ITError+0x25c>)
 80061ac:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061b2:	4618      	mov	r0, r3
 80061b4:	f7fc fcdc 	bl	8002b70 <HAL_DMA_Abort_IT>
 80061b8:	4603      	mov	r3, r0
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	f000 8089 	beq.w	80062d2 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	681a      	ldr	r2, [r3, #0]
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	f022 0201 	bic.w	r2, r2, #1
 80061ce:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2220      	movs	r2, #32
 80061d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80061de:	687a      	ldr	r2, [r7, #4]
 80061e0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80061e2:	4610      	mov	r0, r2
 80061e4:	4798      	blx	r3
 80061e6:	e074      	b.n	80062d2 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061ec:	4a59      	ldr	r2, [pc, #356]	; (8006354 <I2C_ITError+0x25c>)
 80061ee:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061f4:	4618      	mov	r0, r3
 80061f6:	f7fc fcbb 	bl	8002b70 <HAL_DMA_Abort_IT>
 80061fa:	4603      	mov	r3, r0
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d068      	beq.n	80062d2 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	695b      	ldr	r3, [r3, #20]
 8006206:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800620a:	2b40      	cmp	r3, #64	; 0x40
 800620c:	d10b      	bne.n	8006226 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	691a      	ldr	r2, [r3, #16]
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006218:	b2d2      	uxtb	r2, r2
 800621a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006220:	1c5a      	adds	r2, r3, #1
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	681a      	ldr	r2, [r3, #0]
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f022 0201 	bic.w	r2, r2, #1
 8006234:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	2220      	movs	r2, #32
 800623a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006242:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006244:	687a      	ldr	r2, [r7, #4]
 8006246:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006248:	4610      	mov	r0, r2
 800624a:	4798      	blx	r3
 800624c:	e041      	b.n	80062d2 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006254:	b2db      	uxtb	r3, r3
 8006256:	2b60      	cmp	r3, #96	; 0x60
 8006258:	d125      	bne.n	80062a6 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	2220      	movs	r2, #32
 800625e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2200      	movs	r2, #0
 8006266:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	695b      	ldr	r3, [r3, #20]
 800626e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006272:	2b40      	cmp	r3, #64	; 0x40
 8006274:	d10b      	bne.n	800628e <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	691a      	ldr	r2, [r3, #16]
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006280:	b2d2      	uxtb	r2, r2
 8006282:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006288:	1c5a      	adds	r2, r3, #1
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	681a      	ldr	r2, [r3, #0]
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	f022 0201 	bic.w	r2, r2, #1
 800629c:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800629e:	6878      	ldr	r0, [r7, #4]
 80062a0:	f7fe fef6 	bl	8005090 <HAL_I2C_AbortCpltCallback>
 80062a4:	e015      	b.n	80062d2 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	695b      	ldr	r3, [r3, #20]
 80062ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062b0:	2b40      	cmp	r3, #64	; 0x40
 80062b2:	d10b      	bne.n	80062cc <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	691a      	ldr	r2, [r3, #16]
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062be:	b2d2      	uxtb	r2, r2
 80062c0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062c6:	1c5a      	adds	r2, r3, #1
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80062cc:	6878      	ldr	r0, [r7, #4]
 80062ce:	f7fe fed5 	bl	800507c <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062d6:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80062d8:	68bb      	ldr	r3, [r7, #8]
 80062da:	f003 0301 	and.w	r3, r3, #1
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d10e      	bne.n	8006300 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80062e2:	68bb      	ldr	r3, [r7, #8]
 80062e4:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d109      	bne.n	8006300 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80062ec:	68bb      	ldr	r3, [r7, #8]
 80062ee:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d104      	bne.n	8006300 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80062f6:	68bb      	ldr	r3, [r7, #8]
 80062f8:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d007      	beq.n	8006310 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	685a      	ldr	r2, [r3, #4]
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800630e:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006316:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800631c:	f003 0304 	and.w	r3, r3, #4
 8006320:	2b04      	cmp	r3, #4
 8006322:	d113      	bne.n	800634c <I2C_ITError+0x254>
 8006324:	7bfb      	ldrb	r3, [r7, #15]
 8006326:	2b28      	cmp	r3, #40	; 0x28
 8006328:	d110      	bne.n	800634c <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	4a0a      	ldr	r2, [pc, #40]	; (8006358 <I2C_ITError+0x260>)
 800632e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2200      	movs	r2, #0
 8006334:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2220      	movs	r2, #32
 800633a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2200      	movs	r2, #0
 8006342:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8006346:	6878      	ldr	r0, [r7, #4]
 8006348:	f7fe fe7a 	bl	8005040 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800634c:	bf00      	nop
 800634e:	3710      	adds	r7, #16
 8006350:	46bd      	mov	sp, r7
 8006352:	bd80      	pop	{r7, pc}
 8006354:	08006461 	.word	0x08006461
 8006358:	ffff0000 	.word	0xffff0000

0800635c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800635c:	b580      	push	{r7, lr}
 800635e:	b088      	sub	sp, #32
 8006360:	af02      	add	r7, sp, #8
 8006362:	60f8      	str	r0, [r7, #12]
 8006364:	607a      	str	r2, [r7, #4]
 8006366:	603b      	str	r3, [r7, #0]
 8006368:	460b      	mov	r3, r1
 800636a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006370:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006372:	697b      	ldr	r3, [r7, #20]
 8006374:	2b08      	cmp	r3, #8
 8006376:	d006      	beq.n	8006386 <I2C_MasterRequestWrite+0x2a>
 8006378:	697b      	ldr	r3, [r7, #20]
 800637a:	2b01      	cmp	r3, #1
 800637c:	d003      	beq.n	8006386 <I2C_MasterRequestWrite+0x2a>
 800637e:	697b      	ldr	r3, [r7, #20]
 8006380:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006384:	d108      	bne.n	8006398 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	681a      	ldr	r2, [r3, #0]
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006394:	601a      	str	r2, [r3, #0]
 8006396:	e00b      	b.n	80063b0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800639c:	2b12      	cmp	r3, #18
 800639e:	d107      	bne.n	80063b0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	681a      	ldr	r2, [r3, #0]
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80063ae:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80063b0:	683b      	ldr	r3, [r7, #0]
 80063b2:	9300      	str	r3, [sp, #0]
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2200      	movs	r2, #0
 80063b8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80063bc:	68f8      	ldr	r0, [r7, #12]
 80063be:	f000 f8f7 	bl	80065b0 <I2C_WaitOnFlagUntilTimeout>
 80063c2:	4603      	mov	r3, r0
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d00d      	beq.n	80063e4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80063d6:	d103      	bne.n	80063e0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	f44f 7200 	mov.w	r2, #512	; 0x200
 80063de:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80063e0:	2303      	movs	r3, #3
 80063e2:	e035      	b.n	8006450 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	691b      	ldr	r3, [r3, #16]
 80063e8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80063ec:	d108      	bne.n	8006400 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80063ee:	897b      	ldrh	r3, [r7, #10]
 80063f0:	b2db      	uxtb	r3, r3
 80063f2:	461a      	mov	r2, r3
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80063fc:	611a      	str	r2, [r3, #16]
 80063fe:	e01b      	b.n	8006438 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006400:	897b      	ldrh	r3, [r7, #10]
 8006402:	11db      	asrs	r3, r3, #7
 8006404:	b2db      	uxtb	r3, r3
 8006406:	f003 0306 	and.w	r3, r3, #6
 800640a:	b2db      	uxtb	r3, r3
 800640c:	f063 030f 	orn	r3, r3, #15
 8006410:	b2da      	uxtb	r2, r3
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006418:	683b      	ldr	r3, [r7, #0]
 800641a:	687a      	ldr	r2, [r7, #4]
 800641c:	490e      	ldr	r1, [pc, #56]	; (8006458 <I2C_MasterRequestWrite+0xfc>)
 800641e:	68f8      	ldr	r0, [r7, #12]
 8006420:	f000 f91d 	bl	800665e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006424:	4603      	mov	r3, r0
 8006426:	2b00      	cmp	r3, #0
 8006428:	d001      	beq.n	800642e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800642a:	2301      	movs	r3, #1
 800642c:	e010      	b.n	8006450 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800642e:	897b      	ldrh	r3, [r7, #10]
 8006430:	b2da      	uxtb	r2, r3
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	687a      	ldr	r2, [r7, #4]
 800643c:	4907      	ldr	r1, [pc, #28]	; (800645c <I2C_MasterRequestWrite+0x100>)
 800643e:	68f8      	ldr	r0, [r7, #12]
 8006440:	f000 f90d 	bl	800665e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006444:	4603      	mov	r3, r0
 8006446:	2b00      	cmp	r3, #0
 8006448:	d001      	beq.n	800644e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800644a:	2301      	movs	r3, #1
 800644c:	e000      	b.n	8006450 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800644e:	2300      	movs	r3, #0
}
 8006450:	4618      	mov	r0, r3
 8006452:	3718      	adds	r7, #24
 8006454:	46bd      	mov	sp, r7
 8006456:	bd80      	pop	{r7, pc}
 8006458:	00010008 	.word	0x00010008
 800645c:	00010002 	.word	0x00010002

08006460 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8006460:	b580      	push	{r7, lr}
 8006462:	b086      	sub	sp, #24
 8006464:	af00      	add	r7, sp, #0
 8006466:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006468:	2300      	movs	r3, #0
 800646a:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006470:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006472:	697b      	ldr	r3, [r7, #20]
 8006474:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006478:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800647a:	4b4b      	ldr	r3, [pc, #300]	; (80065a8 <I2C_DMAAbort+0x148>)
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	08db      	lsrs	r3, r3, #3
 8006480:	4a4a      	ldr	r2, [pc, #296]	; (80065ac <I2C_DMAAbort+0x14c>)
 8006482:	fba2 2303 	umull	r2, r3, r2, r3
 8006486:	0a1a      	lsrs	r2, r3, #8
 8006488:	4613      	mov	r3, r2
 800648a:	009b      	lsls	r3, r3, #2
 800648c:	4413      	add	r3, r2
 800648e:	00da      	lsls	r2, r3, #3
 8006490:	1ad3      	subs	r3, r2, r3
 8006492:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	2b00      	cmp	r3, #0
 8006498:	d106      	bne.n	80064a8 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800649a:	697b      	ldr	r3, [r7, #20]
 800649c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800649e:	f043 0220 	orr.w	r2, r3, #32
 80064a2:	697b      	ldr	r3, [r7, #20]
 80064a4:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 80064a6:	e00a      	b.n	80064be <I2C_DMAAbort+0x5e>
    }
    count--;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	3b01      	subs	r3, #1
 80064ac:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80064ae:	697b      	ldr	r3, [r7, #20]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80064b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80064bc:	d0ea      	beq.n	8006494 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80064be:	697b      	ldr	r3, [r7, #20]
 80064c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d003      	beq.n	80064ce <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80064c6:	697b      	ldr	r3, [r7, #20]
 80064c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064ca:	2200      	movs	r2, #0
 80064cc:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80064ce:	697b      	ldr	r3, [r7, #20]
 80064d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d003      	beq.n	80064de <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80064d6:	697b      	ldr	r3, [r7, #20]
 80064d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064da:	2200      	movs	r2, #0
 80064dc:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80064de:	697b      	ldr	r3, [r7, #20]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	681a      	ldr	r2, [r3, #0]
 80064e4:	697b      	ldr	r3, [r7, #20]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80064ec:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80064ee:	697b      	ldr	r3, [r7, #20]
 80064f0:	2200      	movs	r2, #0
 80064f2:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80064f4:	697b      	ldr	r3, [r7, #20]
 80064f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d003      	beq.n	8006504 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80064fc:	697b      	ldr	r3, [r7, #20]
 80064fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006500:	2200      	movs	r2, #0
 8006502:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8006504:	697b      	ldr	r3, [r7, #20]
 8006506:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006508:	2b00      	cmp	r3, #0
 800650a:	d003      	beq.n	8006514 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800650c:	697b      	ldr	r3, [r7, #20]
 800650e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006510:	2200      	movs	r2, #0
 8006512:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8006514:	697b      	ldr	r3, [r7, #20]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	681a      	ldr	r2, [r3, #0]
 800651a:	697b      	ldr	r3, [r7, #20]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f022 0201 	bic.w	r2, r2, #1
 8006522:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006524:	697b      	ldr	r3, [r7, #20]
 8006526:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800652a:	b2db      	uxtb	r3, r3
 800652c:	2b60      	cmp	r3, #96	; 0x60
 800652e:	d10e      	bne.n	800654e <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8006530:	697b      	ldr	r3, [r7, #20]
 8006532:	2220      	movs	r2, #32
 8006534:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006538:	697b      	ldr	r3, [r7, #20]
 800653a:	2200      	movs	r2, #0
 800653c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8006540:	697b      	ldr	r3, [r7, #20]
 8006542:	2200      	movs	r2, #0
 8006544:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006546:	6978      	ldr	r0, [r7, #20]
 8006548:	f7fe fda2 	bl	8005090 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800654c:	e027      	b.n	800659e <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800654e:	7cfb      	ldrb	r3, [r7, #19]
 8006550:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006554:	2b28      	cmp	r3, #40	; 0x28
 8006556:	d117      	bne.n	8006588 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8006558:	697b      	ldr	r3, [r7, #20]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	681a      	ldr	r2, [r3, #0]
 800655e:	697b      	ldr	r3, [r7, #20]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f042 0201 	orr.w	r2, r2, #1
 8006566:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006568:	697b      	ldr	r3, [r7, #20]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	681a      	ldr	r2, [r3, #0]
 800656e:	697b      	ldr	r3, [r7, #20]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006576:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006578:	697b      	ldr	r3, [r7, #20]
 800657a:	2200      	movs	r2, #0
 800657c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800657e:	697b      	ldr	r3, [r7, #20]
 8006580:	2228      	movs	r2, #40	; 0x28
 8006582:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8006586:	e007      	b.n	8006598 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8006588:	697b      	ldr	r3, [r7, #20]
 800658a:	2220      	movs	r2, #32
 800658c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006590:	697b      	ldr	r3, [r7, #20]
 8006592:	2200      	movs	r2, #0
 8006594:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8006598:	6978      	ldr	r0, [r7, #20]
 800659a:	f7fe fd6f 	bl	800507c <HAL_I2C_ErrorCallback>
}
 800659e:	bf00      	nop
 80065a0:	3718      	adds	r7, #24
 80065a2:	46bd      	mov	sp, r7
 80065a4:	bd80      	pop	{r7, pc}
 80065a6:	bf00      	nop
 80065a8:	20000024 	.word	0x20000024
 80065ac:	14f8b589 	.word	0x14f8b589

080065b0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b084      	sub	sp, #16
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	60f8      	str	r0, [r7, #12]
 80065b8:	60b9      	str	r1, [r7, #8]
 80065ba:	603b      	str	r3, [r7, #0]
 80065bc:	4613      	mov	r3, r2
 80065be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80065c0:	e025      	b.n	800660e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80065c2:	683b      	ldr	r3, [r7, #0]
 80065c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065c8:	d021      	beq.n	800660e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80065ca:	f7fb fd67 	bl	800209c <HAL_GetTick>
 80065ce:	4602      	mov	r2, r0
 80065d0:	69bb      	ldr	r3, [r7, #24]
 80065d2:	1ad3      	subs	r3, r2, r3
 80065d4:	683a      	ldr	r2, [r7, #0]
 80065d6:	429a      	cmp	r2, r3
 80065d8:	d302      	bcc.n	80065e0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80065da:	683b      	ldr	r3, [r7, #0]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d116      	bne.n	800660e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	2200      	movs	r2, #0
 80065e4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	2220      	movs	r2, #32
 80065ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	2200      	movs	r2, #0
 80065f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065fa:	f043 0220 	orr.w	r2, r3, #32
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	2200      	movs	r2, #0
 8006606:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800660a:	2301      	movs	r3, #1
 800660c:	e023      	b.n	8006656 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800660e:	68bb      	ldr	r3, [r7, #8]
 8006610:	0c1b      	lsrs	r3, r3, #16
 8006612:	b2db      	uxtb	r3, r3
 8006614:	2b01      	cmp	r3, #1
 8006616:	d10d      	bne.n	8006634 <I2C_WaitOnFlagUntilTimeout+0x84>
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	695b      	ldr	r3, [r3, #20]
 800661e:	43da      	mvns	r2, r3
 8006620:	68bb      	ldr	r3, [r7, #8]
 8006622:	4013      	ands	r3, r2
 8006624:	b29b      	uxth	r3, r3
 8006626:	2b00      	cmp	r3, #0
 8006628:	bf0c      	ite	eq
 800662a:	2301      	moveq	r3, #1
 800662c:	2300      	movne	r3, #0
 800662e:	b2db      	uxtb	r3, r3
 8006630:	461a      	mov	r2, r3
 8006632:	e00c      	b.n	800664e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	699b      	ldr	r3, [r3, #24]
 800663a:	43da      	mvns	r2, r3
 800663c:	68bb      	ldr	r3, [r7, #8]
 800663e:	4013      	ands	r3, r2
 8006640:	b29b      	uxth	r3, r3
 8006642:	2b00      	cmp	r3, #0
 8006644:	bf0c      	ite	eq
 8006646:	2301      	moveq	r3, #1
 8006648:	2300      	movne	r3, #0
 800664a:	b2db      	uxtb	r3, r3
 800664c:	461a      	mov	r2, r3
 800664e:	79fb      	ldrb	r3, [r7, #7]
 8006650:	429a      	cmp	r2, r3
 8006652:	d0b6      	beq.n	80065c2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006654:	2300      	movs	r3, #0
}
 8006656:	4618      	mov	r0, r3
 8006658:	3710      	adds	r7, #16
 800665a:	46bd      	mov	sp, r7
 800665c:	bd80      	pop	{r7, pc}

0800665e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800665e:	b580      	push	{r7, lr}
 8006660:	b084      	sub	sp, #16
 8006662:	af00      	add	r7, sp, #0
 8006664:	60f8      	str	r0, [r7, #12]
 8006666:	60b9      	str	r1, [r7, #8]
 8006668:	607a      	str	r2, [r7, #4]
 800666a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800666c:	e051      	b.n	8006712 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	695b      	ldr	r3, [r3, #20]
 8006674:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006678:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800667c:	d123      	bne.n	80066c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	681a      	ldr	r2, [r3, #0]
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800668c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006696:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	2200      	movs	r2, #0
 800669c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	2220      	movs	r2, #32
 80066a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	2200      	movs	r2, #0
 80066aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066b2:	f043 0204 	orr.w	r2, r3, #4
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	2200      	movs	r2, #0
 80066be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80066c2:	2301      	movs	r3, #1
 80066c4:	e046      	b.n	8006754 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066cc:	d021      	beq.n	8006712 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80066ce:	f7fb fce5 	bl	800209c <HAL_GetTick>
 80066d2:	4602      	mov	r2, r0
 80066d4:	683b      	ldr	r3, [r7, #0]
 80066d6:	1ad3      	subs	r3, r2, r3
 80066d8:	687a      	ldr	r2, [r7, #4]
 80066da:	429a      	cmp	r2, r3
 80066dc:	d302      	bcc.n	80066e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d116      	bne.n	8006712 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	2200      	movs	r2, #0
 80066e8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	2220      	movs	r2, #32
 80066ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	2200      	movs	r2, #0
 80066f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066fe:	f043 0220 	orr.w	r2, r3, #32
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	2200      	movs	r2, #0
 800670a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800670e:	2301      	movs	r3, #1
 8006710:	e020      	b.n	8006754 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006712:	68bb      	ldr	r3, [r7, #8]
 8006714:	0c1b      	lsrs	r3, r3, #16
 8006716:	b2db      	uxtb	r3, r3
 8006718:	2b01      	cmp	r3, #1
 800671a:	d10c      	bne.n	8006736 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	695b      	ldr	r3, [r3, #20]
 8006722:	43da      	mvns	r2, r3
 8006724:	68bb      	ldr	r3, [r7, #8]
 8006726:	4013      	ands	r3, r2
 8006728:	b29b      	uxth	r3, r3
 800672a:	2b00      	cmp	r3, #0
 800672c:	bf14      	ite	ne
 800672e:	2301      	movne	r3, #1
 8006730:	2300      	moveq	r3, #0
 8006732:	b2db      	uxtb	r3, r3
 8006734:	e00b      	b.n	800674e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	699b      	ldr	r3, [r3, #24]
 800673c:	43da      	mvns	r2, r3
 800673e:	68bb      	ldr	r3, [r7, #8]
 8006740:	4013      	ands	r3, r2
 8006742:	b29b      	uxth	r3, r3
 8006744:	2b00      	cmp	r3, #0
 8006746:	bf14      	ite	ne
 8006748:	2301      	movne	r3, #1
 800674a:	2300      	moveq	r3, #0
 800674c:	b2db      	uxtb	r3, r3
 800674e:	2b00      	cmp	r3, #0
 8006750:	d18d      	bne.n	800666e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8006752:	2300      	movs	r3, #0
}
 8006754:	4618      	mov	r0, r3
 8006756:	3710      	adds	r7, #16
 8006758:	46bd      	mov	sp, r7
 800675a:	bd80      	pop	{r7, pc}

0800675c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800675c:	b580      	push	{r7, lr}
 800675e:	b084      	sub	sp, #16
 8006760:	af00      	add	r7, sp, #0
 8006762:	60f8      	str	r0, [r7, #12]
 8006764:	60b9      	str	r1, [r7, #8]
 8006766:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006768:	e02d      	b.n	80067c6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800676a:	68f8      	ldr	r0, [r7, #12]
 800676c:	f000 f8aa 	bl	80068c4 <I2C_IsAcknowledgeFailed>
 8006770:	4603      	mov	r3, r0
 8006772:	2b00      	cmp	r3, #0
 8006774:	d001      	beq.n	800677a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006776:	2301      	movs	r3, #1
 8006778:	e02d      	b.n	80067d6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800677a:	68bb      	ldr	r3, [r7, #8]
 800677c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006780:	d021      	beq.n	80067c6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006782:	f7fb fc8b 	bl	800209c <HAL_GetTick>
 8006786:	4602      	mov	r2, r0
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	1ad3      	subs	r3, r2, r3
 800678c:	68ba      	ldr	r2, [r7, #8]
 800678e:	429a      	cmp	r2, r3
 8006790:	d302      	bcc.n	8006798 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006792:	68bb      	ldr	r3, [r7, #8]
 8006794:	2b00      	cmp	r3, #0
 8006796:	d116      	bne.n	80067c6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	2200      	movs	r2, #0
 800679c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	2220      	movs	r2, #32
 80067a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	2200      	movs	r2, #0
 80067aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067b2:	f043 0220 	orr.w	r2, r3, #32
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	2200      	movs	r2, #0
 80067be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80067c2:	2301      	movs	r3, #1
 80067c4:	e007      	b.n	80067d6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	695b      	ldr	r3, [r3, #20]
 80067cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067d0:	2b80      	cmp	r3, #128	; 0x80
 80067d2:	d1ca      	bne.n	800676a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80067d4:	2300      	movs	r3, #0
}
 80067d6:	4618      	mov	r0, r3
 80067d8:	3710      	adds	r7, #16
 80067da:	46bd      	mov	sp, r7
 80067dc:	bd80      	pop	{r7, pc}

080067de <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80067de:	b580      	push	{r7, lr}
 80067e0:	b084      	sub	sp, #16
 80067e2:	af00      	add	r7, sp, #0
 80067e4:	60f8      	str	r0, [r7, #12]
 80067e6:	60b9      	str	r1, [r7, #8]
 80067e8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80067ea:	e02d      	b.n	8006848 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80067ec:	68f8      	ldr	r0, [r7, #12]
 80067ee:	f000 f869 	bl	80068c4 <I2C_IsAcknowledgeFailed>
 80067f2:	4603      	mov	r3, r0
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d001      	beq.n	80067fc <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80067f8:	2301      	movs	r3, #1
 80067fa:	e02d      	b.n	8006858 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80067fc:	68bb      	ldr	r3, [r7, #8]
 80067fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006802:	d021      	beq.n	8006848 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006804:	f7fb fc4a 	bl	800209c <HAL_GetTick>
 8006808:	4602      	mov	r2, r0
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	1ad3      	subs	r3, r2, r3
 800680e:	68ba      	ldr	r2, [r7, #8]
 8006810:	429a      	cmp	r2, r3
 8006812:	d302      	bcc.n	800681a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006814:	68bb      	ldr	r3, [r7, #8]
 8006816:	2b00      	cmp	r3, #0
 8006818:	d116      	bne.n	8006848 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	2200      	movs	r2, #0
 800681e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	2220      	movs	r2, #32
 8006824:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	2200      	movs	r2, #0
 800682c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006834:	f043 0220 	orr.w	r2, r3, #32
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	2200      	movs	r2, #0
 8006840:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006844:	2301      	movs	r3, #1
 8006846:	e007      	b.n	8006858 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	695b      	ldr	r3, [r3, #20]
 800684e:	f003 0304 	and.w	r3, r3, #4
 8006852:	2b04      	cmp	r3, #4
 8006854:	d1ca      	bne.n	80067ec <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006856:	2300      	movs	r3, #0
}
 8006858:	4618      	mov	r0, r3
 800685a:	3710      	adds	r7, #16
 800685c:	46bd      	mov	sp, r7
 800685e:	bd80      	pop	{r7, pc}

08006860 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8006860:	b480      	push	{r7}
 8006862:	b085      	sub	sp, #20
 8006864:	af00      	add	r7, sp, #0
 8006866:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006868:	2300      	movs	r3, #0
 800686a:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 800686c:	4b13      	ldr	r3, [pc, #76]	; (80068bc <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	08db      	lsrs	r3, r3, #3
 8006872:	4a13      	ldr	r2, [pc, #76]	; (80068c0 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8006874:	fba2 2303 	umull	r2, r3, r2, r3
 8006878:	0a1a      	lsrs	r2, r3, #8
 800687a:	4613      	mov	r3, r2
 800687c:	009b      	lsls	r3, r3, #2
 800687e:	4413      	add	r3, r2
 8006880:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	3b01      	subs	r3, #1
 8006886:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	2b00      	cmp	r3, #0
 800688c:	d107      	bne.n	800689e <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006892:	f043 0220 	orr.w	r2, r3, #32
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800689a:	2301      	movs	r3, #1
 800689c:	e008      	b.n	80068b0 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80068a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80068ac:	d0e9      	beq.n	8006882 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80068ae:	2300      	movs	r3, #0
}
 80068b0:	4618      	mov	r0, r3
 80068b2:	3714      	adds	r7, #20
 80068b4:	46bd      	mov	sp, r7
 80068b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ba:	4770      	bx	lr
 80068bc:	20000024 	.word	0x20000024
 80068c0:	14f8b589 	.word	0x14f8b589

080068c4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80068c4:	b480      	push	{r7}
 80068c6:	b083      	sub	sp, #12
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	695b      	ldr	r3, [r3, #20]
 80068d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80068d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80068da:	d11b      	bne.n	8006914 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80068e4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	2200      	movs	r2, #0
 80068ea:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2220      	movs	r2, #32
 80068f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2200      	movs	r2, #0
 80068f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006900:	f043 0204 	orr.w	r2, r3, #4
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2200      	movs	r2, #0
 800690c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006910:	2301      	movs	r3, #1
 8006912:	e000      	b.n	8006916 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006914:	2300      	movs	r3, #0
}
 8006916:	4618      	mov	r0, r3
 8006918:	370c      	adds	r7, #12
 800691a:	46bd      	mov	sp, r7
 800691c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006920:	4770      	bx	lr

08006922 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8006922:	b480      	push	{r7}
 8006924:	b083      	sub	sp, #12
 8006926:	af00      	add	r7, sp, #0
 8006928:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800692e:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8006932:	d103      	bne.n	800693c <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2201      	movs	r2, #1
 8006938:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800693a:	e007      	b.n	800694c <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006940:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8006944:	d102      	bne.n	800694c <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	2208      	movs	r2, #8
 800694a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800694c:	bf00      	nop
 800694e:	370c      	adds	r7, #12
 8006950:	46bd      	mov	sp, r7
 8006952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006956:	4770      	bx	lr

08006958 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006958:	b580      	push	{r7, lr}
 800695a:	b086      	sub	sp, #24
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2b00      	cmp	r3, #0
 8006964:	d101      	bne.n	800696a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006966:	2301      	movs	r3, #1
 8006968:	e264      	b.n	8006e34 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f003 0301 	and.w	r3, r3, #1
 8006972:	2b00      	cmp	r3, #0
 8006974:	d075      	beq.n	8006a62 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006976:	4ba3      	ldr	r3, [pc, #652]	; (8006c04 <HAL_RCC_OscConfig+0x2ac>)
 8006978:	689b      	ldr	r3, [r3, #8]
 800697a:	f003 030c 	and.w	r3, r3, #12
 800697e:	2b04      	cmp	r3, #4
 8006980:	d00c      	beq.n	800699c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006982:	4ba0      	ldr	r3, [pc, #640]	; (8006c04 <HAL_RCC_OscConfig+0x2ac>)
 8006984:	689b      	ldr	r3, [r3, #8]
 8006986:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800698a:	2b08      	cmp	r3, #8
 800698c:	d112      	bne.n	80069b4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800698e:	4b9d      	ldr	r3, [pc, #628]	; (8006c04 <HAL_RCC_OscConfig+0x2ac>)
 8006990:	685b      	ldr	r3, [r3, #4]
 8006992:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006996:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800699a:	d10b      	bne.n	80069b4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800699c:	4b99      	ldr	r3, [pc, #612]	; (8006c04 <HAL_RCC_OscConfig+0x2ac>)
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d05b      	beq.n	8006a60 <HAL_RCC_OscConfig+0x108>
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	685b      	ldr	r3, [r3, #4]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d157      	bne.n	8006a60 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80069b0:	2301      	movs	r3, #1
 80069b2:	e23f      	b.n	8006e34 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	685b      	ldr	r3, [r3, #4]
 80069b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80069bc:	d106      	bne.n	80069cc <HAL_RCC_OscConfig+0x74>
 80069be:	4b91      	ldr	r3, [pc, #580]	; (8006c04 <HAL_RCC_OscConfig+0x2ac>)
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	4a90      	ldr	r2, [pc, #576]	; (8006c04 <HAL_RCC_OscConfig+0x2ac>)
 80069c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80069c8:	6013      	str	r3, [r2, #0]
 80069ca:	e01d      	b.n	8006a08 <HAL_RCC_OscConfig+0xb0>
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	685b      	ldr	r3, [r3, #4]
 80069d0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80069d4:	d10c      	bne.n	80069f0 <HAL_RCC_OscConfig+0x98>
 80069d6:	4b8b      	ldr	r3, [pc, #556]	; (8006c04 <HAL_RCC_OscConfig+0x2ac>)
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	4a8a      	ldr	r2, [pc, #552]	; (8006c04 <HAL_RCC_OscConfig+0x2ac>)
 80069dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80069e0:	6013      	str	r3, [r2, #0]
 80069e2:	4b88      	ldr	r3, [pc, #544]	; (8006c04 <HAL_RCC_OscConfig+0x2ac>)
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	4a87      	ldr	r2, [pc, #540]	; (8006c04 <HAL_RCC_OscConfig+0x2ac>)
 80069e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80069ec:	6013      	str	r3, [r2, #0]
 80069ee:	e00b      	b.n	8006a08 <HAL_RCC_OscConfig+0xb0>
 80069f0:	4b84      	ldr	r3, [pc, #528]	; (8006c04 <HAL_RCC_OscConfig+0x2ac>)
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	4a83      	ldr	r2, [pc, #524]	; (8006c04 <HAL_RCC_OscConfig+0x2ac>)
 80069f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80069fa:	6013      	str	r3, [r2, #0]
 80069fc:	4b81      	ldr	r3, [pc, #516]	; (8006c04 <HAL_RCC_OscConfig+0x2ac>)
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	4a80      	ldr	r2, [pc, #512]	; (8006c04 <HAL_RCC_OscConfig+0x2ac>)
 8006a02:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006a06:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	685b      	ldr	r3, [r3, #4]
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d013      	beq.n	8006a38 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a10:	f7fb fb44 	bl	800209c <HAL_GetTick>
 8006a14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006a16:	e008      	b.n	8006a2a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006a18:	f7fb fb40 	bl	800209c <HAL_GetTick>
 8006a1c:	4602      	mov	r2, r0
 8006a1e:	693b      	ldr	r3, [r7, #16]
 8006a20:	1ad3      	subs	r3, r2, r3
 8006a22:	2b64      	cmp	r3, #100	; 0x64
 8006a24:	d901      	bls.n	8006a2a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006a26:	2303      	movs	r3, #3
 8006a28:	e204      	b.n	8006e34 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006a2a:	4b76      	ldr	r3, [pc, #472]	; (8006c04 <HAL_RCC_OscConfig+0x2ac>)
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d0f0      	beq.n	8006a18 <HAL_RCC_OscConfig+0xc0>
 8006a36:	e014      	b.n	8006a62 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a38:	f7fb fb30 	bl	800209c <HAL_GetTick>
 8006a3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006a3e:	e008      	b.n	8006a52 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006a40:	f7fb fb2c 	bl	800209c <HAL_GetTick>
 8006a44:	4602      	mov	r2, r0
 8006a46:	693b      	ldr	r3, [r7, #16]
 8006a48:	1ad3      	subs	r3, r2, r3
 8006a4a:	2b64      	cmp	r3, #100	; 0x64
 8006a4c:	d901      	bls.n	8006a52 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006a4e:	2303      	movs	r3, #3
 8006a50:	e1f0      	b.n	8006e34 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006a52:	4b6c      	ldr	r3, [pc, #432]	; (8006c04 <HAL_RCC_OscConfig+0x2ac>)
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d1f0      	bne.n	8006a40 <HAL_RCC_OscConfig+0xe8>
 8006a5e:	e000      	b.n	8006a62 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006a60:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f003 0302 	and.w	r3, r3, #2
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d063      	beq.n	8006b36 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006a6e:	4b65      	ldr	r3, [pc, #404]	; (8006c04 <HAL_RCC_OscConfig+0x2ac>)
 8006a70:	689b      	ldr	r3, [r3, #8]
 8006a72:	f003 030c 	and.w	r3, r3, #12
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d00b      	beq.n	8006a92 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006a7a:	4b62      	ldr	r3, [pc, #392]	; (8006c04 <HAL_RCC_OscConfig+0x2ac>)
 8006a7c:	689b      	ldr	r3, [r3, #8]
 8006a7e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006a82:	2b08      	cmp	r3, #8
 8006a84:	d11c      	bne.n	8006ac0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006a86:	4b5f      	ldr	r3, [pc, #380]	; (8006c04 <HAL_RCC_OscConfig+0x2ac>)
 8006a88:	685b      	ldr	r3, [r3, #4]
 8006a8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d116      	bne.n	8006ac0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006a92:	4b5c      	ldr	r3, [pc, #368]	; (8006c04 <HAL_RCC_OscConfig+0x2ac>)
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f003 0302 	and.w	r3, r3, #2
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d005      	beq.n	8006aaa <HAL_RCC_OscConfig+0x152>
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	68db      	ldr	r3, [r3, #12]
 8006aa2:	2b01      	cmp	r3, #1
 8006aa4:	d001      	beq.n	8006aaa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006aa6:	2301      	movs	r3, #1
 8006aa8:	e1c4      	b.n	8006e34 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006aaa:	4b56      	ldr	r3, [pc, #344]	; (8006c04 <HAL_RCC_OscConfig+0x2ac>)
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	691b      	ldr	r3, [r3, #16]
 8006ab6:	00db      	lsls	r3, r3, #3
 8006ab8:	4952      	ldr	r1, [pc, #328]	; (8006c04 <HAL_RCC_OscConfig+0x2ac>)
 8006aba:	4313      	orrs	r3, r2
 8006abc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006abe:	e03a      	b.n	8006b36 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	68db      	ldr	r3, [r3, #12]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d020      	beq.n	8006b0a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006ac8:	4b4f      	ldr	r3, [pc, #316]	; (8006c08 <HAL_RCC_OscConfig+0x2b0>)
 8006aca:	2201      	movs	r2, #1
 8006acc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ace:	f7fb fae5 	bl	800209c <HAL_GetTick>
 8006ad2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006ad4:	e008      	b.n	8006ae8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006ad6:	f7fb fae1 	bl	800209c <HAL_GetTick>
 8006ada:	4602      	mov	r2, r0
 8006adc:	693b      	ldr	r3, [r7, #16]
 8006ade:	1ad3      	subs	r3, r2, r3
 8006ae0:	2b02      	cmp	r3, #2
 8006ae2:	d901      	bls.n	8006ae8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006ae4:	2303      	movs	r3, #3
 8006ae6:	e1a5      	b.n	8006e34 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006ae8:	4b46      	ldr	r3, [pc, #280]	; (8006c04 <HAL_RCC_OscConfig+0x2ac>)
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f003 0302 	and.w	r3, r3, #2
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d0f0      	beq.n	8006ad6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006af4:	4b43      	ldr	r3, [pc, #268]	; (8006c04 <HAL_RCC_OscConfig+0x2ac>)
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	691b      	ldr	r3, [r3, #16]
 8006b00:	00db      	lsls	r3, r3, #3
 8006b02:	4940      	ldr	r1, [pc, #256]	; (8006c04 <HAL_RCC_OscConfig+0x2ac>)
 8006b04:	4313      	orrs	r3, r2
 8006b06:	600b      	str	r3, [r1, #0]
 8006b08:	e015      	b.n	8006b36 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006b0a:	4b3f      	ldr	r3, [pc, #252]	; (8006c08 <HAL_RCC_OscConfig+0x2b0>)
 8006b0c:	2200      	movs	r2, #0
 8006b0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b10:	f7fb fac4 	bl	800209c <HAL_GetTick>
 8006b14:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006b16:	e008      	b.n	8006b2a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006b18:	f7fb fac0 	bl	800209c <HAL_GetTick>
 8006b1c:	4602      	mov	r2, r0
 8006b1e:	693b      	ldr	r3, [r7, #16]
 8006b20:	1ad3      	subs	r3, r2, r3
 8006b22:	2b02      	cmp	r3, #2
 8006b24:	d901      	bls.n	8006b2a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006b26:	2303      	movs	r3, #3
 8006b28:	e184      	b.n	8006e34 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006b2a:	4b36      	ldr	r3, [pc, #216]	; (8006c04 <HAL_RCC_OscConfig+0x2ac>)
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f003 0302 	and.w	r3, r3, #2
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d1f0      	bne.n	8006b18 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f003 0308 	and.w	r3, r3, #8
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d030      	beq.n	8006ba4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	695b      	ldr	r3, [r3, #20]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d016      	beq.n	8006b78 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006b4a:	4b30      	ldr	r3, [pc, #192]	; (8006c0c <HAL_RCC_OscConfig+0x2b4>)
 8006b4c:	2201      	movs	r2, #1
 8006b4e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b50:	f7fb faa4 	bl	800209c <HAL_GetTick>
 8006b54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006b56:	e008      	b.n	8006b6a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006b58:	f7fb faa0 	bl	800209c <HAL_GetTick>
 8006b5c:	4602      	mov	r2, r0
 8006b5e:	693b      	ldr	r3, [r7, #16]
 8006b60:	1ad3      	subs	r3, r2, r3
 8006b62:	2b02      	cmp	r3, #2
 8006b64:	d901      	bls.n	8006b6a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006b66:	2303      	movs	r3, #3
 8006b68:	e164      	b.n	8006e34 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006b6a:	4b26      	ldr	r3, [pc, #152]	; (8006c04 <HAL_RCC_OscConfig+0x2ac>)
 8006b6c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006b6e:	f003 0302 	and.w	r3, r3, #2
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d0f0      	beq.n	8006b58 <HAL_RCC_OscConfig+0x200>
 8006b76:	e015      	b.n	8006ba4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006b78:	4b24      	ldr	r3, [pc, #144]	; (8006c0c <HAL_RCC_OscConfig+0x2b4>)
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006b7e:	f7fb fa8d 	bl	800209c <HAL_GetTick>
 8006b82:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006b84:	e008      	b.n	8006b98 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006b86:	f7fb fa89 	bl	800209c <HAL_GetTick>
 8006b8a:	4602      	mov	r2, r0
 8006b8c:	693b      	ldr	r3, [r7, #16]
 8006b8e:	1ad3      	subs	r3, r2, r3
 8006b90:	2b02      	cmp	r3, #2
 8006b92:	d901      	bls.n	8006b98 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006b94:	2303      	movs	r3, #3
 8006b96:	e14d      	b.n	8006e34 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006b98:	4b1a      	ldr	r3, [pc, #104]	; (8006c04 <HAL_RCC_OscConfig+0x2ac>)
 8006b9a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006b9c:	f003 0302 	and.w	r3, r3, #2
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d1f0      	bne.n	8006b86 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f003 0304 	and.w	r3, r3, #4
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	f000 80a0 	beq.w	8006cf2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006bb6:	4b13      	ldr	r3, [pc, #76]	; (8006c04 <HAL_RCC_OscConfig+0x2ac>)
 8006bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d10f      	bne.n	8006be2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	60bb      	str	r3, [r7, #8]
 8006bc6:	4b0f      	ldr	r3, [pc, #60]	; (8006c04 <HAL_RCC_OscConfig+0x2ac>)
 8006bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bca:	4a0e      	ldr	r2, [pc, #56]	; (8006c04 <HAL_RCC_OscConfig+0x2ac>)
 8006bcc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006bd0:	6413      	str	r3, [r2, #64]	; 0x40
 8006bd2:	4b0c      	ldr	r3, [pc, #48]	; (8006c04 <HAL_RCC_OscConfig+0x2ac>)
 8006bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006bda:	60bb      	str	r3, [r7, #8]
 8006bdc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006bde:	2301      	movs	r3, #1
 8006be0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006be2:	4b0b      	ldr	r3, [pc, #44]	; (8006c10 <HAL_RCC_OscConfig+0x2b8>)
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d121      	bne.n	8006c32 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006bee:	4b08      	ldr	r3, [pc, #32]	; (8006c10 <HAL_RCC_OscConfig+0x2b8>)
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	4a07      	ldr	r2, [pc, #28]	; (8006c10 <HAL_RCC_OscConfig+0x2b8>)
 8006bf4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006bf8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006bfa:	f7fb fa4f 	bl	800209c <HAL_GetTick>
 8006bfe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006c00:	e011      	b.n	8006c26 <HAL_RCC_OscConfig+0x2ce>
 8006c02:	bf00      	nop
 8006c04:	40023800 	.word	0x40023800
 8006c08:	42470000 	.word	0x42470000
 8006c0c:	42470e80 	.word	0x42470e80
 8006c10:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006c14:	f7fb fa42 	bl	800209c <HAL_GetTick>
 8006c18:	4602      	mov	r2, r0
 8006c1a:	693b      	ldr	r3, [r7, #16]
 8006c1c:	1ad3      	subs	r3, r2, r3
 8006c1e:	2b02      	cmp	r3, #2
 8006c20:	d901      	bls.n	8006c26 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8006c22:	2303      	movs	r3, #3
 8006c24:	e106      	b.n	8006e34 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006c26:	4b85      	ldr	r3, [pc, #532]	; (8006e3c <HAL_RCC_OscConfig+0x4e4>)
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d0f0      	beq.n	8006c14 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	689b      	ldr	r3, [r3, #8]
 8006c36:	2b01      	cmp	r3, #1
 8006c38:	d106      	bne.n	8006c48 <HAL_RCC_OscConfig+0x2f0>
 8006c3a:	4b81      	ldr	r3, [pc, #516]	; (8006e40 <HAL_RCC_OscConfig+0x4e8>)
 8006c3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c3e:	4a80      	ldr	r2, [pc, #512]	; (8006e40 <HAL_RCC_OscConfig+0x4e8>)
 8006c40:	f043 0301 	orr.w	r3, r3, #1
 8006c44:	6713      	str	r3, [r2, #112]	; 0x70
 8006c46:	e01c      	b.n	8006c82 <HAL_RCC_OscConfig+0x32a>
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	689b      	ldr	r3, [r3, #8]
 8006c4c:	2b05      	cmp	r3, #5
 8006c4e:	d10c      	bne.n	8006c6a <HAL_RCC_OscConfig+0x312>
 8006c50:	4b7b      	ldr	r3, [pc, #492]	; (8006e40 <HAL_RCC_OscConfig+0x4e8>)
 8006c52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c54:	4a7a      	ldr	r2, [pc, #488]	; (8006e40 <HAL_RCC_OscConfig+0x4e8>)
 8006c56:	f043 0304 	orr.w	r3, r3, #4
 8006c5a:	6713      	str	r3, [r2, #112]	; 0x70
 8006c5c:	4b78      	ldr	r3, [pc, #480]	; (8006e40 <HAL_RCC_OscConfig+0x4e8>)
 8006c5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c60:	4a77      	ldr	r2, [pc, #476]	; (8006e40 <HAL_RCC_OscConfig+0x4e8>)
 8006c62:	f043 0301 	orr.w	r3, r3, #1
 8006c66:	6713      	str	r3, [r2, #112]	; 0x70
 8006c68:	e00b      	b.n	8006c82 <HAL_RCC_OscConfig+0x32a>
 8006c6a:	4b75      	ldr	r3, [pc, #468]	; (8006e40 <HAL_RCC_OscConfig+0x4e8>)
 8006c6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c6e:	4a74      	ldr	r2, [pc, #464]	; (8006e40 <HAL_RCC_OscConfig+0x4e8>)
 8006c70:	f023 0301 	bic.w	r3, r3, #1
 8006c74:	6713      	str	r3, [r2, #112]	; 0x70
 8006c76:	4b72      	ldr	r3, [pc, #456]	; (8006e40 <HAL_RCC_OscConfig+0x4e8>)
 8006c78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c7a:	4a71      	ldr	r2, [pc, #452]	; (8006e40 <HAL_RCC_OscConfig+0x4e8>)
 8006c7c:	f023 0304 	bic.w	r3, r3, #4
 8006c80:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	689b      	ldr	r3, [r3, #8]
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d015      	beq.n	8006cb6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c8a:	f7fb fa07 	bl	800209c <HAL_GetTick>
 8006c8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006c90:	e00a      	b.n	8006ca8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006c92:	f7fb fa03 	bl	800209c <HAL_GetTick>
 8006c96:	4602      	mov	r2, r0
 8006c98:	693b      	ldr	r3, [r7, #16]
 8006c9a:	1ad3      	subs	r3, r2, r3
 8006c9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ca0:	4293      	cmp	r3, r2
 8006ca2:	d901      	bls.n	8006ca8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8006ca4:	2303      	movs	r3, #3
 8006ca6:	e0c5      	b.n	8006e34 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006ca8:	4b65      	ldr	r3, [pc, #404]	; (8006e40 <HAL_RCC_OscConfig+0x4e8>)
 8006caa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cac:	f003 0302 	and.w	r3, r3, #2
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d0ee      	beq.n	8006c92 <HAL_RCC_OscConfig+0x33a>
 8006cb4:	e014      	b.n	8006ce0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006cb6:	f7fb f9f1 	bl	800209c <HAL_GetTick>
 8006cba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006cbc:	e00a      	b.n	8006cd4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006cbe:	f7fb f9ed 	bl	800209c <HAL_GetTick>
 8006cc2:	4602      	mov	r2, r0
 8006cc4:	693b      	ldr	r3, [r7, #16]
 8006cc6:	1ad3      	subs	r3, r2, r3
 8006cc8:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ccc:	4293      	cmp	r3, r2
 8006cce:	d901      	bls.n	8006cd4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8006cd0:	2303      	movs	r3, #3
 8006cd2:	e0af      	b.n	8006e34 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006cd4:	4b5a      	ldr	r3, [pc, #360]	; (8006e40 <HAL_RCC_OscConfig+0x4e8>)
 8006cd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cd8:	f003 0302 	and.w	r3, r3, #2
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d1ee      	bne.n	8006cbe <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006ce0:	7dfb      	ldrb	r3, [r7, #23]
 8006ce2:	2b01      	cmp	r3, #1
 8006ce4:	d105      	bne.n	8006cf2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006ce6:	4b56      	ldr	r3, [pc, #344]	; (8006e40 <HAL_RCC_OscConfig+0x4e8>)
 8006ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cea:	4a55      	ldr	r2, [pc, #340]	; (8006e40 <HAL_RCC_OscConfig+0x4e8>)
 8006cec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006cf0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	699b      	ldr	r3, [r3, #24]
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	f000 809b 	beq.w	8006e32 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006cfc:	4b50      	ldr	r3, [pc, #320]	; (8006e40 <HAL_RCC_OscConfig+0x4e8>)
 8006cfe:	689b      	ldr	r3, [r3, #8]
 8006d00:	f003 030c 	and.w	r3, r3, #12
 8006d04:	2b08      	cmp	r3, #8
 8006d06:	d05c      	beq.n	8006dc2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	699b      	ldr	r3, [r3, #24]
 8006d0c:	2b02      	cmp	r3, #2
 8006d0e:	d141      	bne.n	8006d94 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d10:	4b4c      	ldr	r3, [pc, #304]	; (8006e44 <HAL_RCC_OscConfig+0x4ec>)
 8006d12:	2200      	movs	r2, #0
 8006d14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d16:	f7fb f9c1 	bl	800209c <HAL_GetTick>
 8006d1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006d1c:	e008      	b.n	8006d30 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006d1e:	f7fb f9bd 	bl	800209c <HAL_GetTick>
 8006d22:	4602      	mov	r2, r0
 8006d24:	693b      	ldr	r3, [r7, #16]
 8006d26:	1ad3      	subs	r3, r2, r3
 8006d28:	2b02      	cmp	r3, #2
 8006d2a:	d901      	bls.n	8006d30 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8006d2c:	2303      	movs	r3, #3
 8006d2e:	e081      	b.n	8006e34 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006d30:	4b43      	ldr	r3, [pc, #268]	; (8006e40 <HAL_RCC_OscConfig+0x4e8>)
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d1f0      	bne.n	8006d1e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	69da      	ldr	r2, [r3, #28]
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	6a1b      	ldr	r3, [r3, #32]
 8006d44:	431a      	orrs	r2, r3
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d4a:	019b      	lsls	r3, r3, #6
 8006d4c:	431a      	orrs	r2, r3
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d52:	085b      	lsrs	r3, r3, #1
 8006d54:	3b01      	subs	r3, #1
 8006d56:	041b      	lsls	r3, r3, #16
 8006d58:	431a      	orrs	r2, r3
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d5e:	061b      	lsls	r3, r3, #24
 8006d60:	4937      	ldr	r1, [pc, #220]	; (8006e40 <HAL_RCC_OscConfig+0x4e8>)
 8006d62:	4313      	orrs	r3, r2
 8006d64:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006d66:	4b37      	ldr	r3, [pc, #220]	; (8006e44 <HAL_RCC_OscConfig+0x4ec>)
 8006d68:	2201      	movs	r2, #1
 8006d6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d6c:	f7fb f996 	bl	800209c <HAL_GetTick>
 8006d70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006d72:	e008      	b.n	8006d86 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006d74:	f7fb f992 	bl	800209c <HAL_GetTick>
 8006d78:	4602      	mov	r2, r0
 8006d7a:	693b      	ldr	r3, [r7, #16]
 8006d7c:	1ad3      	subs	r3, r2, r3
 8006d7e:	2b02      	cmp	r3, #2
 8006d80:	d901      	bls.n	8006d86 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8006d82:	2303      	movs	r3, #3
 8006d84:	e056      	b.n	8006e34 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006d86:	4b2e      	ldr	r3, [pc, #184]	; (8006e40 <HAL_RCC_OscConfig+0x4e8>)
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d0f0      	beq.n	8006d74 <HAL_RCC_OscConfig+0x41c>
 8006d92:	e04e      	b.n	8006e32 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d94:	4b2b      	ldr	r3, [pc, #172]	; (8006e44 <HAL_RCC_OscConfig+0x4ec>)
 8006d96:	2200      	movs	r2, #0
 8006d98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d9a:	f7fb f97f 	bl	800209c <HAL_GetTick>
 8006d9e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006da0:	e008      	b.n	8006db4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006da2:	f7fb f97b 	bl	800209c <HAL_GetTick>
 8006da6:	4602      	mov	r2, r0
 8006da8:	693b      	ldr	r3, [r7, #16]
 8006daa:	1ad3      	subs	r3, r2, r3
 8006dac:	2b02      	cmp	r3, #2
 8006dae:	d901      	bls.n	8006db4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8006db0:	2303      	movs	r3, #3
 8006db2:	e03f      	b.n	8006e34 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006db4:	4b22      	ldr	r3, [pc, #136]	; (8006e40 <HAL_RCC_OscConfig+0x4e8>)
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d1f0      	bne.n	8006da2 <HAL_RCC_OscConfig+0x44a>
 8006dc0:	e037      	b.n	8006e32 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	699b      	ldr	r3, [r3, #24]
 8006dc6:	2b01      	cmp	r3, #1
 8006dc8:	d101      	bne.n	8006dce <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8006dca:	2301      	movs	r3, #1
 8006dcc:	e032      	b.n	8006e34 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006dce:	4b1c      	ldr	r3, [pc, #112]	; (8006e40 <HAL_RCC_OscConfig+0x4e8>)
 8006dd0:	685b      	ldr	r3, [r3, #4]
 8006dd2:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	699b      	ldr	r3, [r3, #24]
 8006dd8:	2b01      	cmp	r3, #1
 8006dda:	d028      	beq.n	8006e2e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006de6:	429a      	cmp	r2, r3
 8006de8:	d121      	bne.n	8006e2e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006df4:	429a      	cmp	r2, r3
 8006df6:	d11a      	bne.n	8006e2e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006df8:	68fa      	ldr	r2, [r7, #12]
 8006dfa:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006dfe:	4013      	ands	r3, r2
 8006e00:	687a      	ldr	r2, [r7, #4]
 8006e02:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006e04:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006e06:	4293      	cmp	r3, r2
 8006e08:	d111      	bne.n	8006e2e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e14:	085b      	lsrs	r3, r3, #1
 8006e16:	3b01      	subs	r3, #1
 8006e18:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006e1a:	429a      	cmp	r2, r3
 8006e1c:	d107      	bne.n	8006e2e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e28:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006e2a:	429a      	cmp	r2, r3
 8006e2c:	d001      	beq.n	8006e32 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8006e2e:	2301      	movs	r3, #1
 8006e30:	e000      	b.n	8006e34 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8006e32:	2300      	movs	r3, #0
}
 8006e34:	4618      	mov	r0, r3
 8006e36:	3718      	adds	r7, #24
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	bd80      	pop	{r7, pc}
 8006e3c:	40007000 	.word	0x40007000
 8006e40:	40023800 	.word	0x40023800
 8006e44:	42470060 	.word	0x42470060

08006e48 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006e48:	b580      	push	{r7, lr}
 8006e4a:	b084      	sub	sp, #16
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	6078      	str	r0, [r7, #4]
 8006e50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d101      	bne.n	8006e5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006e58:	2301      	movs	r3, #1
 8006e5a:	e0cc      	b.n	8006ff6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006e5c:	4b68      	ldr	r3, [pc, #416]	; (8007000 <HAL_RCC_ClockConfig+0x1b8>)
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f003 0307 	and.w	r3, r3, #7
 8006e64:	683a      	ldr	r2, [r7, #0]
 8006e66:	429a      	cmp	r2, r3
 8006e68:	d90c      	bls.n	8006e84 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006e6a:	4b65      	ldr	r3, [pc, #404]	; (8007000 <HAL_RCC_ClockConfig+0x1b8>)
 8006e6c:	683a      	ldr	r2, [r7, #0]
 8006e6e:	b2d2      	uxtb	r2, r2
 8006e70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006e72:	4b63      	ldr	r3, [pc, #396]	; (8007000 <HAL_RCC_ClockConfig+0x1b8>)
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	f003 0307 	and.w	r3, r3, #7
 8006e7a:	683a      	ldr	r2, [r7, #0]
 8006e7c:	429a      	cmp	r2, r3
 8006e7e:	d001      	beq.n	8006e84 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006e80:	2301      	movs	r3, #1
 8006e82:	e0b8      	b.n	8006ff6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	f003 0302 	and.w	r3, r3, #2
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d020      	beq.n	8006ed2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f003 0304 	and.w	r3, r3, #4
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d005      	beq.n	8006ea8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006e9c:	4b59      	ldr	r3, [pc, #356]	; (8007004 <HAL_RCC_ClockConfig+0x1bc>)
 8006e9e:	689b      	ldr	r3, [r3, #8]
 8006ea0:	4a58      	ldr	r2, [pc, #352]	; (8007004 <HAL_RCC_ClockConfig+0x1bc>)
 8006ea2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006ea6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	f003 0308 	and.w	r3, r3, #8
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d005      	beq.n	8006ec0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006eb4:	4b53      	ldr	r3, [pc, #332]	; (8007004 <HAL_RCC_ClockConfig+0x1bc>)
 8006eb6:	689b      	ldr	r3, [r3, #8]
 8006eb8:	4a52      	ldr	r2, [pc, #328]	; (8007004 <HAL_RCC_ClockConfig+0x1bc>)
 8006eba:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006ebe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006ec0:	4b50      	ldr	r3, [pc, #320]	; (8007004 <HAL_RCC_ClockConfig+0x1bc>)
 8006ec2:	689b      	ldr	r3, [r3, #8]
 8006ec4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	689b      	ldr	r3, [r3, #8]
 8006ecc:	494d      	ldr	r1, [pc, #308]	; (8007004 <HAL_RCC_ClockConfig+0x1bc>)
 8006ece:	4313      	orrs	r3, r2
 8006ed0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f003 0301 	and.w	r3, r3, #1
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d044      	beq.n	8006f68 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	685b      	ldr	r3, [r3, #4]
 8006ee2:	2b01      	cmp	r3, #1
 8006ee4:	d107      	bne.n	8006ef6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006ee6:	4b47      	ldr	r3, [pc, #284]	; (8007004 <HAL_RCC_ClockConfig+0x1bc>)
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d119      	bne.n	8006f26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006ef2:	2301      	movs	r3, #1
 8006ef4:	e07f      	b.n	8006ff6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	685b      	ldr	r3, [r3, #4]
 8006efa:	2b02      	cmp	r3, #2
 8006efc:	d003      	beq.n	8006f06 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006f02:	2b03      	cmp	r3, #3
 8006f04:	d107      	bne.n	8006f16 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006f06:	4b3f      	ldr	r3, [pc, #252]	; (8007004 <HAL_RCC_ClockConfig+0x1bc>)
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d109      	bne.n	8006f26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006f12:	2301      	movs	r3, #1
 8006f14:	e06f      	b.n	8006ff6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006f16:	4b3b      	ldr	r3, [pc, #236]	; (8007004 <HAL_RCC_ClockConfig+0x1bc>)
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	f003 0302 	and.w	r3, r3, #2
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d101      	bne.n	8006f26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006f22:	2301      	movs	r3, #1
 8006f24:	e067      	b.n	8006ff6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006f26:	4b37      	ldr	r3, [pc, #220]	; (8007004 <HAL_RCC_ClockConfig+0x1bc>)
 8006f28:	689b      	ldr	r3, [r3, #8]
 8006f2a:	f023 0203 	bic.w	r2, r3, #3
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	685b      	ldr	r3, [r3, #4]
 8006f32:	4934      	ldr	r1, [pc, #208]	; (8007004 <HAL_RCC_ClockConfig+0x1bc>)
 8006f34:	4313      	orrs	r3, r2
 8006f36:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006f38:	f7fb f8b0 	bl	800209c <HAL_GetTick>
 8006f3c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006f3e:	e00a      	b.n	8006f56 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006f40:	f7fb f8ac 	bl	800209c <HAL_GetTick>
 8006f44:	4602      	mov	r2, r0
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	1ad3      	subs	r3, r2, r3
 8006f4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006f4e:	4293      	cmp	r3, r2
 8006f50:	d901      	bls.n	8006f56 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006f52:	2303      	movs	r3, #3
 8006f54:	e04f      	b.n	8006ff6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006f56:	4b2b      	ldr	r3, [pc, #172]	; (8007004 <HAL_RCC_ClockConfig+0x1bc>)
 8006f58:	689b      	ldr	r3, [r3, #8]
 8006f5a:	f003 020c 	and.w	r2, r3, #12
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	685b      	ldr	r3, [r3, #4]
 8006f62:	009b      	lsls	r3, r3, #2
 8006f64:	429a      	cmp	r2, r3
 8006f66:	d1eb      	bne.n	8006f40 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006f68:	4b25      	ldr	r3, [pc, #148]	; (8007000 <HAL_RCC_ClockConfig+0x1b8>)
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	f003 0307 	and.w	r3, r3, #7
 8006f70:	683a      	ldr	r2, [r7, #0]
 8006f72:	429a      	cmp	r2, r3
 8006f74:	d20c      	bcs.n	8006f90 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006f76:	4b22      	ldr	r3, [pc, #136]	; (8007000 <HAL_RCC_ClockConfig+0x1b8>)
 8006f78:	683a      	ldr	r2, [r7, #0]
 8006f7a:	b2d2      	uxtb	r2, r2
 8006f7c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006f7e:	4b20      	ldr	r3, [pc, #128]	; (8007000 <HAL_RCC_ClockConfig+0x1b8>)
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f003 0307 	and.w	r3, r3, #7
 8006f86:	683a      	ldr	r2, [r7, #0]
 8006f88:	429a      	cmp	r2, r3
 8006f8a:	d001      	beq.n	8006f90 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006f8c:	2301      	movs	r3, #1
 8006f8e:	e032      	b.n	8006ff6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	f003 0304 	and.w	r3, r3, #4
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d008      	beq.n	8006fae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006f9c:	4b19      	ldr	r3, [pc, #100]	; (8007004 <HAL_RCC_ClockConfig+0x1bc>)
 8006f9e:	689b      	ldr	r3, [r3, #8]
 8006fa0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	68db      	ldr	r3, [r3, #12]
 8006fa8:	4916      	ldr	r1, [pc, #88]	; (8007004 <HAL_RCC_ClockConfig+0x1bc>)
 8006faa:	4313      	orrs	r3, r2
 8006fac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	f003 0308 	and.w	r3, r3, #8
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d009      	beq.n	8006fce <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006fba:	4b12      	ldr	r3, [pc, #72]	; (8007004 <HAL_RCC_ClockConfig+0x1bc>)
 8006fbc:	689b      	ldr	r3, [r3, #8]
 8006fbe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	691b      	ldr	r3, [r3, #16]
 8006fc6:	00db      	lsls	r3, r3, #3
 8006fc8:	490e      	ldr	r1, [pc, #56]	; (8007004 <HAL_RCC_ClockConfig+0x1bc>)
 8006fca:	4313      	orrs	r3, r2
 8006fcc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006fce:	f000 f889 	bl	80070e4 <HAL_RCC_GetSysClockFreq>
 8006fd2:	4602      	mov	r2, r0
 8006fd4:	4b0b      	ldr	r3, [pc, #44]	; (8007004 <HAL_RCC_ClockConfig+0x1bc>)
 8006fd6:	689b      	ldr	r3, [r3, #8]
 8006fd8:	091b      	lsrs	r3, r3, #4
 8006fda:	f003 030f 	and.w	r3, r3, #15
 8006fde:	490a      	ldr	r1, [pc, #40]	; (8007008 <HAL_RCC_ClockConfig+0x1c0>)
 8006fe0:	5ccb      	ldrb	r3, [r1, r3]
 8006fe2:	fa22 f303 	lsr.w	r3, r2, r3
 8006fe6:	4a09      	ldr	r2, [pc, #36]	; (800700c <HAL_RCC_ClockConfig+0x1c4>)
 8006fe8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006fea:	4b09      	ldr	r3, [pc, #36]	; (8007010 <HAL_RCC_ClockConfig+0x1c8>)
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	4618      	mov	r0, r3
 8006ff0:	f7fb f810 	bl	8002014 <HAL_InitTick>

  return HAL_OK;
 8006ff4:	2300      	movs	r3, #0
}
 8006ff6:	4618      	mov	r0, r3
 8006ff8:	3710      	adds	r7, #16
 8006ffa:	46bd      	mov	sp, r7
 8006ffc:	bd80      	pop	{r7, pc}
 8006ffe:	bf00      	nop
 8007000:	40023c00 	.word	0x40023c00
 8007004:	40023800 	.word	0x40023800
 8007008:	08008930 	.word	0x08008930
 800700c:	20000024 	.word	0x20000024
 8007010:	20000028 	.word	0x20000028

08007014 <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8007014:	b580      	push	{r7, lr}
 8007016:	b08c      	sub	sp, #48	; 0x30
 8007018:	af00      	add	r7, sp, #0
 800701a:	60f8      	str	r0, [r7, #12]
 800701c:	60b9      	str	r1, [r7, #8]
 800701e:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	2b00      	cmp	r3, #0
 8007024:	d129      	bne.n	800707a <HAL_RCC_MCOConfig+0x66>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 8007026:	2300      	movs	r3, #0
 8007028:	61bb      	str	r3, [r7, #24]
 800702a:	4b2b      	ldr	r3, [pc, #172]	; (80070d8 <HAL_RCC_MCOConfig+0xc4>)
 800702c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800702e:	4a2a      	ldr	r2, [pc, #168]	; (80070d8 <HAL_RCC_MCOConfig+0xc4>)
 8007030:	f043 0301 	orr.w	r3, r3, #1
 8007034:	6313      	str	r3, [r2, #48]	; 0x30
 8007036:	4b28      	ldr	r3, [pc, #160]	; (80070d8 <HAL_RCC_MCOConfig+0xc4>)
 8007038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800703a:	f003 0301 	and.w	r3, r3, #1
 800703e:	61bb      	str	r3, [r7, #24]
 8007040:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8007042:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007046:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007048:	2302      	movs	r3, #2
 800704a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800704c:	2303      	movs	r3, #3
 800704e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007050:	2300      	movs	r3, #0
 8007052:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8007054:	2300      	movs	r3, #0
 8007056:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8007058:	f107 031c 	add.w	r3, r7, #28
 800705c:	4619      	mov	r1, r3
 800705e:	481f      	ldr	r0, [pc, #124]	; (80070dc <HAL_RCC_MCOConfig+0xc8>)
 8007060:	f7fd f9a8 	bl	80043b4 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8007064:	4b1c      	ldr	r3, [pc, #112]	; (80070d8 <HAL_RCC_MCOConfig+0xc4>)
 8007066:	689b      	ldr	r3, [r3, #8]
 8007068:	f023 62ec 	bic.w	r2, r3, #123731968	; 0x7600000
 800706c:	68b9      	ldr	r1, [r7, #8]
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	430b      	orrs	r3, r1
 8007072:	4919      	ldr	r1, [pc, #100]	; (80070d8 <HAL_RCC_MCOConfig+0xc4>)
 8007074:	4313      	orrs	r3, r2
 8007076:	608b      	str	r3, [r1, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 8007078:	e029      	b.n	80070ce <HAL_RCC_MCOConfig+0xba>
    __MCO2_CLK_ENABLE();
 800707a:	2300      	movs	r3, #0
 800707c:	617b      	str	r3, [r7, #20]
 800707e:	4b16      	ldr	r3, [pc, #88]	; (80070d8 <HAL_RCC_MCOConfig+0xc4>)
 8007080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007082:	4a15      	ldr	r2, [pc, #84]	; (80070d8 <HAL_RCC_MCOConfig+0xc4>)
 8007084:	f043 0304 	orr.w	r3, r3, #4
 8007088:	6313      	str	r3, [r2, #48]	; 0x30
 800708a:	4b13      	ldr	r3, [pc, #76]	; (80070d8 <HAL_RCC_MCOConfig+0xc4>)
 800708c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800708e:	f003 0304 	and.w	r3, r3, #4
 8007092:	617b      	str	r3, [r7, #20]
 8007094:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8007096:	f44f 7300 	mov.w	r3, #512	; 0x200
 800709a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800709c:	2302      	movs	r3, #2
 800709e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80070a0:	2303      	movs	r3, #3
 80070a2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80070a4:	2300      	movs	r3, #0
 80070a6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80070a8:	2300      	movs	r3, #0
 80070aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 80070ac:	f107 031c 	add.w	r3, r7, #28
 80070b0:	4619      	mov	r1, r3
 80070b2:	480b      	ldr	r0, [pc, #44]	; (80070e0 <HAL_RCC_MCOConfig+0xcc>)
 80070b4:	f7fd f97e 	bl	80043b4 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 80070b8:	4b07      	ldr	r3, [pc, #28]	; (80070d8 <HAL_RCC_MCOConfig+0xc4>)
 80070ba:	689b      	ldr	r3, [r3, #8]
 80070bc:	f023 4278 	bic.w	r2, r3, #4160749568	; 0xf8000000
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	00d9      	lsls	r1, r3, #3
 80070c4:	68bb      	ldr	r3, [r7, #8]
 80070c6:	430b      	orrs	r3, r1
 80070c8:	4903      	ldr	r1, [pc, #12]	; (80070d8 <HAL_RCC_MCOConfig+0xc4>)
 80070ca:	4313      	orrs	r3, r2
 80070cc:	608b      	str	r3, [r1, #8]
}
 80070ce:	bf00      	nop
 80070d0:	3730      	adds	r7, #48	; 0x30
 80070d2:	46bd      	mov	sp, r7
 80070d4:	bd80      	pop	{r7, pc}
 80070d6:	bf00      	nop
 80070d8:	40023800 	.word	0x40023800
 80070dc:	40020000 	.word	0x40020000
 80070e0:	40020800 	.word	0x40020800

080070e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80070e4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80070e8:	b084      	sub	sp, #16
 80070ea:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80070ec:	2300      	movs	r3, #0
 80070ee:	607b      	str	r3, [r7, #4]
 80070f0:	2300      	movs	r3, #0
 80070f2:	60fb      	str	r3, [r7, #12]
 80070f4:	2300      	movs	r3, #0
 80070f6:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80070f8:	2300      	movs	r3, #0
 80070fa:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80070fc:	4b67      	ldr	r3, [pc, #412]	; (800729c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80070fe:	689b      	ldr	r3, [r3, #8]
 8007100:	f003 030c 	and.w	r3, r3, #12
 8007104:	2b08      	cmp	r3, #8
 8007106:	d00d      	beq.n	8007124 <HAL_RCC_GetSysClockFreq+0x40>
 8007108:	2b08      	cmp	r3, #8
 800710a:	f200 80bd 	bhi.w	8007288 <HAL_RCC_GetSysClockFreq+0x1a4>
 800710e:	2b00      	cmp	r3, #0
 8007110:	d002      	beq.n	8007118 <HAL_RCC_GetSysClockFreq+0x34>
 8007112:	2b04      	cmp	r3, #4
 8007114:	d003      	beq.n	800711e <HAL_RCC_GetSysClockFreq+0x3a>
 8007116:	e0b7      	b.n	8007288 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007118:	4b61      	ldr	r3, [pc, #388]	; (80072a0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800711a:	60bb      	str	r3, [r7, #8]
       break;
 800711c:	e0b7      	b.n	800728e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800711e:	4b61      	ldr	r3, [pc, #388]	; (80072a4 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8007120:	60bb      	str	r3, [r7, #8]
      break;
 8007122:	e0b4      	b.n	800728e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007124:	4b5d      	ldr	r3, [pc, #372]	; (800729c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007126:	685b      	ldr	r3, [r3, #4]
 8007128:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800712c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800712e:	4b5b      	ldr	r3, [pc, #364]	; (800729c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007130:	685b      	ldr	r3, [r3, #4]
 8007132:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007136:	2b00      	cmp	r3, #0
 8007138:	d04d      	beq.n	80071d6 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800713a:	4b58      	ldr	r3, [pc, #352]	; (800729c <HAL_RCC_GetSysClockFreq+0x1b8>)
 800713c:	685b      	ldr	r3, [r3, #4]
 800713e:	099b      	lsrs	r3, r3, #6
 8007140:	461a      	mov	r2, r3
 8007142:	f04f 0300 	mov.w	r3, #0
 8007146:	f240 10ff 	movw	r0, #511	; 0x1ff
 800714a:	f04f 0100 	mov.w	r1, #0
 800714e:	ea02 0800 	and.w	r8, r2, r0
 8007152:	ea03 0901 	and.w	r9, r3, r1
 8007156:	4640      	mov	r0, r8
 8007158:	4649      	mov	r1, r9
 800715a:	f04f 0200 	mov.w	r2, #0
 800715e:	f04f 0300 	mov.w	r3, #0
 8007162:	014b      	lsls	r3, r1, #5
 8007164:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8007168:	0142      	lsls	r2, r0, #5
 800716a:	4610      	mov	r0, r2
 800716c:	4619      	mov	r1, r3
 800716e:	ebb0 0008 	subs.w	r0, r0, r8
 8007172:	eb61 0109 	sbc.w	r1, r1, r9
 8007176:	f04f 0200 	mov.w	r2, #0
 800717a:	f04f 0300 	mov.w	r3, #0
 800717e:	018b      	lsls	r3, r1, #6
 8007180:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8007184:	0182      	lsls	r2, r0, #6
 8007186:	1a12      	subs	r2, r2, r0
 8007188:	eb63 0301 	sbc.w	r3, r3, r1
 800718c:	f04f 0000 	mov.w	r0, #0
 8007190:	f04f 0100 	mov.w	r1, #0
 8007194:	00d9      	lsls	r1, r3, #3
 8007196:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800719a:	00d0      	lsls	r0, r2, #3
 800719c:	4602      	mov	r2, r0
 800719e:	460b      	mov	r3, r1
 80071a0:	eb12 0208 	adds.w	r2, r2, r8
 80071a4:	eb43 0309 	adc.w	r3, r3, r9
 80071a8:	f04f 0000 	mov.w	r0, #0
 80071ac:	f04f 0100 	mov.w	r1, #0
 80071b0:	0259      	lsls	r1, r3, #9
 80071b2:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80071b6:	0250      	lsls	r0, r2, #9
 80071b8:	4602      	mov	r2, r0
 80071ba:	460b      	mov	r3, r1
 80071bc:	4610      	mov	r0, r2
 80071be:	4619      	mov	r1, r3
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	461a      	mov	r2, r3
 80071c4:	f04f 0300 	mov.w	r3, #0
 80071c8:	f7f8 fffe 	bl	80001c8 <__aeabi_uldivmod>
 80071cc:	4602      	mov	r2, r0
 80071ce:	460b      	mov	r3, r1
 80071d0:	4613      	mov	r3, r2
 80071d2:	60fb      	str	r3, [r7, #12]
 80071d4:	e04a      	b.n	800726c <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80071d6:	4b31      	ldr	r3, [pc, #196]	; (800729c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80071d8:	685b      	ldr	r3, [r3, #4]
 80071da:	099b      	lsrs	r3, r3, #6
 80071dc:	461a      	mov	r2, r3
 80071de:	f04f 0300 	mov.w	r3, #0
 80071e2:	f240 10ff 	movw	r0, #511	; 0x1ff
 80071e6:	f04f 0100 	mov.w	r1, #0
 80071ea:	ea02 0400 	and.w	r4, r2, r0
 80071ee:	ea03 0501 	and.w	r5, r3, r1
 80071f2:	4620      	mov	r0, r4
 80071f4:	4629      	mov	r1, r5
 80071f6:	f04f 0200 	mov.w	r2, #0
 80071fa:	f04f 0300 	mov.w	r3, #0
 80071fe:	014b      	lsls	r3, r1, #5
 8007200:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8007204:	0142      	lsls	r2, r0, #5
 8007206:	4610      	mov	r0, r2
 8007208:	4619      	mov	r1, r3
 800720a:	1b00      	subs	r0, r0, r4
 800720c:	eb61 0105 	sbc.w	r1, r1, r5
 8007210:	f04f 0200 	mov.w	r2, #0
 8007214:	f04f 0300 	mov.w	r3, #0
 8007218:	018b      	lsls	r3, r1, #6
 800721a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800721e:	0182      	lsls	r2, r0, #6
 8007220:	1a12      	subs	r2, r2, r0
 8007222:	eb63 0301 	sbc.w	r3, r3, r1
 8007226:	f04f 0000 	mov.w	r0, #0
 800722a:	f04f 0100 	mov.w	r1, #0
 800722e:	00d9      	lsls	r1, r3, #3
 8007230:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007234:	00d0      	lsls	r0, r2, #3
 8007236:	4602      	mov	r2, r0
 8007238:	460b      	mov	r3, r1
 800723a:	1912      	adds	r2, r2, r4
 800723c:	eb45 0303 	adc.w	r3, r5, r3
 8007240:	f04f 0000 	mov.w	r0, #0
 8007244:	f04f 0100 	mov.w	r1, #0
 8007248:	0299      	lsls	r1, r3, #10
 800724a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800724e:	0290      	lsls	r0, r2, #10
 8007250:	4602      	mov	r2, r0
 8007252:	460b      	mov	r3, r1
 8007254:	4610      	mov	r0, r2
 8007256:	4619      	mov	r1, r3
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	461a      	mov	r2, r3
 800725c:	f04f 0300 	mov.w	r3, #0
 8007260:	f7f8 ffb2 	bl	80001c8 <__aeabi_uldivmod>
 8007264:	4602      	mov	r2, r0
 8007266:	460b      	mov	r3, r1
 8007268:	4613      	mov	r3, r2
 800726a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800726c:	4b0b      	ldr	r3, [pc, #44]	; (800729c <HAL_RCC_GetSysClockFreq+0x1b8>)
 800726e:	685b      	ldr	r3, [r3, #4]
 8007270:	0c1b      	lsrs	r3, r3, #16
 8007272:	f003 0303 	and.w	r3, r3, #3
 8007276:	3301      	adds	r3, #1
 8007278:	005b      	lsls	r3, r3, #1
 800727a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800727c:	68fa      	ldr	r2, [r7, #12]
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	fbb2 f3f3 	udiv	r3, r2, r3
 8007284:	60bb      	str	r3, [r7, #8]
      break;
 8007286:	e002      	b.n	800728e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007288:	4b05      	ldr	r3, [pc, #20]	; (80072a0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800728a:	60bb      	str	r3, [r7, #8]
      break;
 800728c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800728e:	68bb      	ldr	r3, [r7, #8]
}
 8007290:	4618      	mov	r0, r3
 8007292:	3710      	adds	r7, #16
 8007294:	46bd      	mov	sp, r7
 8007296:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800729a:	bf00      	nop
 800729c:	40023800 	.word	0x40023800
 80072a0:	00f42400 	.word	0x00f42400
 80072a4:	007a1200 	.word	0x007a1200

080072a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80072a8:	b480      	push	{r7}
 80072aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80072ac:	4b03      	ldr	r3, [pc, #12]	; (80072bc <HAL_RCC_GetHCLKFreq+0x14>)
 80072ae:	681b      	ldr	r3, [r3, #0]
}
 80072b0:	4618      	mov	r0, r3
 80072b2:	46bd      	mov	sp, r7
 80072b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b8:	4770      	bx	lr
 80072ba:	bf00      	nop
 80072bc:	20000024 	.word	0x20000024

080072c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80072c0:	b580      	push	{r7, lr}
 80072c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80072c4:	f7ff fff0 	bl	80072a8 <HAL_RCC_GetHCLKFreq>
 80072c8:	4602      	mov	r2, r0
 80072ca:	4b05      	ldr	r3, [pc, #20]	; (80072e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80072cc:	689b      	ldr	r3, [r3, #8]
 80072ce:	0a9b      	lsrs	r3, r3, #10
 80072d0:	f003 0307 	and.w	r3, r3, #7
 80072d4:	4903      	ldr	r1, [pc, #12]	; (80072e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80072d6:	5ccb      	ldrb	r3, [r1, r3]
 80072d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80072dc:	4618      	mov	r0, r3
 80072de:	bd80      	pop	{r7, pc}
 80072e0:	40023800 	.word	0x40023800
 80072e4:	08008940 	.word	0x08008940

080072e8 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b084      	sub	sp, #16
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	60f8      	str	r0, [r7, #12]
 80072f0:	60b9      	str	r1, [r7, #8]
 80072f2:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d101      	bne.n	80072fe <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 80072fa:	2301      	movs	r3, #1
 80072fc:	e034      	b.n	8007368 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8007304:	b2db      	uxtb	r3, r3
 8007306:	2b00      	cmp	r3, #0
 8007308:	d106      	bne.n	8007318 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	2200      	movs	r2, #0
 800730e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8007312:	68f8      	ldr	r0, [r7, #12]
 8007314:	f7fa fda6 	bl	8001e64 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	681a      	ldr	r2, [r3, #0]
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	3308      	adds	r3, #8
 8007320:	4619      	mov	r1, r3
 8007322:	4610      	mov	r0, r2
 8007324:	f001 f844 	bl	80083b0 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	6818      	ldr	r0, [r3, #0]
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	689b      	ldr	r3, [r3, #8]
 8007330:	461a      	mov	r2, r3
 8007332:	68b9      	ldr	r1, [r7, #8]
 8007334:	f001 f88e 	bl	8008454 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	6858      	ldr	r0, [r3, #4]
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	689a      	ldr	r2, [r3, #8]
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007344:	6879      	ldr	r1, [r7, #4]
 8007346:	f001 f8c3 	bl	80084d0 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	68fa      	ldr	r2, [r7, #12]
 8007350:	6892      	ldr	r2, [r2, #8]
 8007352:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	68fa      	ldr	r2, [r7, #12]
 800735c:	6892      	ldr	r2, [r2, #8]
 800735e:	f041 0101 	orr.w	r1, r1, #1
 8007362:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8007366:	2300      	movs	r3, #0
}
 8007368:	4618      	mov	r0, r3
 800736a:	3710      	adds	r7, #16
 800736c:	46bd      	mov	sp, r7
 800736e:	bd80      	pop	{r7, pc}

08007370 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007370:	b580      	push	{r7, lr}
 8007372:	b082      	sub	sp, #8
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d101      	bne.n	8007382 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800737e:	2301      	movs	r3, #1
 8007380:	e041      	b.n	8007406 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007388:	b2db      	uxtb	r3, r3
 800738a:	2b00      	cmp	r3, #0
 800738c:	d106      	bne.n	800739c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	2200      	movs	r2, #0
 8007392:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007396:	6878      	ldr	r0, [r7, #4]
 8007398:	f7fa fc84 	bl	8001ca4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2202      	movs	r2, #2
 80073a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681a      	ldr	r2, [r3, #0]
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	3304      	adds	r3, #4
 80073ac:	4619      	mov	r1, r3
 80073ae:	4610      	mov	r0, r2
 80073b0:	f000 fce4 	bl	8007d7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	2201      	movs	r2, #1
 80073b8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	2201      	movs	r2, #1
 80073c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	2201      	movs	r2, #1
 80073c8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	2201      	movs	r2, #1
 80073d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	2201      	movs	r2, #1
 80073d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2201      	movs	r2, #1
 80073e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2201      	movs	r2, #1
 80073e8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2201      	movs	r2, #1
 80073f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	2201      	movs	r2, #1
 80073f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2201      	movs	r2, #1
 8007400:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007404:	2300      	movs	r3, #0
}
 8007406:	4618      	mov	r0, r3
 8007408:	3708      	adds	r7, #8
 800740a:	46bd      	mov	sp, r7
 800740c:	bd80      	pop	{r7, pc}
	...

08007410 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007410:	b480      	push	{r7}
 8007412:	b085      	sub	sp, #20
 8007414:	af00      	add	r7, sp, #0
 8007416:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800741e:	b2db      	uxtb	r3, r3
 8007420:	2b01      	cmp	r3, #1
 8007422:	d001      	beq.n	8007428 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007424:	2301      	movs	r3, #1
 8007426:	e04e      	b.n	80074c6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	2202      	movs	r2, #2
 800742c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	68da      	ldr	r2, [r3, #12]
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f042 0201 	orr.w	r2, r2, #1
 800743e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	4a23      	ldr	r2, [pc, #140]	; (80074d4 <HAL_TIM_Base_Start_IT+0xc4>)
 8007446:	4293      	cmp	r3, r2
 8007448:	d022      	beq.n	8007490 <HAL_TIM_Base_Start_IT+0x80>
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007452:	d01d      	beq.n	8007490 <HAL_TIM_Base_Start_IT+0x80>
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	4a1f      	ldr	r2, [pc, #124]	; (80074d8 <HAL_TIM_Base_Start_IT+0xc8>)
 800745a:	4293      	cmp	r3, r2
 800745c:	d018      	beq.n	8007490 <HAL_TIM_Base_Start_IT+0x80>
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	4a1e      	ldr	r2, [pc, #120]	; (80074dc <HAL_TIM_Base_Start_IT+0xcc>)
 8007464:	4293      	cmp	r3, r2
 8007466:	d013      	beq.n	8007490 <HAL_TIM_Base_Start_IT+0x80>
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	4a1c      	ldr	r2, [pc, #112]	; (80074e0 <HAL_TIM_Base_Start_IT+0xd0>)
 800746e:	4293      	cmp	r3, r2
 8007470:	d00e      	beq.n	8007490 <HAL_TIM_Base_Start_IT+0x80>
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	4a1b      	ldr	r2, [pc, #108]	; (80074e4 <HAL_TIM_Base_Start_IT+0xd4>)
 8007478:	4293      	cmp	r3, r2
 800747a:	d009      	beq.n	8007490 <HAL_TIM_Base_Start_IT+0x80>
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	4a19      	ldr	r2, [pc, #100]	; (80074e8 <HAL_TIM_Base_Start_IT+0xd8>)
 8007482:	4293      	cmp	r3, r2
 8007484:	d004      	beq.n	8007490 <HAL_TIM_Base_Start_IT+0x80>
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	4a18      	ldr	r2, [pc, #96]	; (80074ec <HAL_TIM_Base_Start_IT+0xdc>)
 800748c:	4293      	cmp	r3, r2
 800748e:	d111      	bne.n	80074b4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	689b      	ldr	r3, [r3, #8]
 8007496:	f003 0307 	and.w	r3, r3, #7
 800749a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	2b06      	cmp	r3, #6
 80074a0:	d010      	beq.n	80074c4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	681a      	ldr	r2, [r3, #0]
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	f042 0201 	orr.w	r2, r2, #1
 80074b0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80074b2:	e007      	b.n	80074c4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	681a      	ldr	r2, [r3, #0]
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	f042 0201 	orr.w	r2, r2, #1
 80074c2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80074c4:	2300      	movs	r3, #0
}
 80074c6:	4618      	mov	r0, r3
 80074c8:	3714      	adds	r7, #20
 80074ca:	46bd      	mov	sp, r7
 80074cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d0:	4770      	bx	lr
 80074d2:	bf00      	nop
 80074d4:	40010000 	.word	0x40010000
 80074d8:	40000400 	.word	0x40000400
 80074dc:	40000800 	.word	0x40000800
 80074e0:	40000c00 	.word	0x40000c00
 80074e4:	40010400 	.word	0x40010400
 80074e8:	40014000 	.word	0x40014000
 80074ec:	40001800 	.word	0x40001800

080074f0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80074f0:	b580      	push	{r7, lr}
 80074f2:	b082      	sub	sp, #8
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d101      	bne.n	8007502 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80074fe:	2301      	movs	r3, #1
 8007500:	e041      	b.n	8007586 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007508:	b2db      	uxtb	r3, r3
 800750a:	2b00      	cmp	r3, #0
 800750c:	d106      	bne.n	800751c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	2200      	movs	r2, #0
 8007512:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8007516:	6878      	ldr	r0, [r7, #4]
 8007518:	f7fa fc08 	bl	8001d2c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	2202      	movs	r2, #2
 8007520:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681a      	ldr	r2, [r3, #0]
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	3304      	adds	r3, #4
 800752c:	4619      	mov	r1, r3
 800752e:	4610      	mov	r0, r2
 8007530:	f000 fc24 	bl	8007d7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	2201      	movs	r2, #1
 8007538:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	2201      	movs	r2, #1
 8007540:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	2201      	movs	r2, #1
 8007548:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	2201      	movs	r2, #1
 8007550:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2201      	movs	r2, #1
 8007558:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	2201      	movs	r2, #1
 8007560:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	2201      	movs	r2, #1
 8007568:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2201      	movs	r2, #1
 8007570:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2201      	movs	r2, #1
 8007578:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	2201      	movs	r2, #1
 8007580:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007584:	2300      	movs	r3, #0
}
 8007586:	4618      	mov	r0, r3
 8007588:	3708      	adds	r7, #8
 800758a:	46bd      	mov	sp, r7
 800758c:	bd80      	pop	{r7, pc}
	...

08007590 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007590:	b580      	push	{r7, lr}
 8007592:	b084      	sub	sp, #16
 8007594:	af00      	add	r7, sp, #0
 8007596:	6078      	str	r0, [r7, #4]
 8007598:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800759a:	2300      	movs	r3, #0
 800759c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800759e:	683b      	ldr	r3, [r7, #0]
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d104      	bne.n	80075ae <HAL_TIM_IC_Start_IT+0x1e>
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80075aa:	b2db      	uxtb	r3, r3
 80075ac:	e013      	b.n	80075d6 <HAL_TIM_IC_Start_IT+0x46>
 80075ae:	683b      	ldr	r3, [r7, #0]
 80075b0:	2b04      	cmp	r3, #4
 80075b2:	d104      	bne.n	80075be <HAL_TIM_IC_Start_IT+0x2e>
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80075ba:	b2db      	uxtb	r3, r3
 80075bc:	e00b      	b.n	80075d6 <HAL_TIM_IC_Start_IT+0x46>
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	2b08      	cmp	r3, #8
 80075c2:	d104      	bne.n	80075ce <HAL_TIM_IC_Start_IT+0x3e>
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80075ca:	b2db      	uxtb	r3, r3
 80075cc:	e003      	b.n	80075d6 <HAL_TIM_IC_Start_IT+0x46>
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80075d4:	b2db      	uxtb	r3, r3
 80075d6:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80075d8:	683b      	ldr	r3, [r7, #0]
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d104      	bne.n	80075e8 <HAL_TIM_IC_Start_IT+0x58>
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80075e4:	b2db      	uxtb	r3, r3
 80075e6:	e013      	b.n	8007610 <HAL_TIM_IC_Start_IT+0x80>
 80075e8:	683b      	ldr	r3, [r7, #0]
 80075ea:	2b04      	cmp	r3, #4
 80075ec:	d104      	bne.n	80075f8 <HAL_TIM_IC_Start_IT+0x68>
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80075f4:	b2db      	uxtb	r3, r3
 80075f6:	e00b      	b.n	8007610 <HAL_TIM_IC_Start_IT+0x80>
 80075f8:	683b      	ldr	r3, [r7, #0]
 80075fa:	2b08      	cmp	r3, #8
 80075fc:	d104      	bne.n	8007608 <HAL_TIM_IC_Start_IT+0x78>
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007604:	b2db      	uxtb	r3, r3
 8007606:	e003      	b.n	8007610 <HAL_TIM_IC_Start_IT+0x80>
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800760e:	b2db      	uxtb	r3, r3
 8007610:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8007612:	7bbb      	ldrb	r3, [r7, #14]
 8007614:	2b01      	cmp	r3, #1
 8007616:	d102      	bne.n	800761e <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8007618:	7b7b      	ldrb	r3, [r7, #13]
 800761a:	2b01      	cmp	r3, #1
 800761c:	d001      	beq.n	8007622 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 800761e:	2301      	movs	r3, #1
 8007620:	e0cc      	b.n	80077bc <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007622:	683b      	ldr	r3, [r7, #0]
 8007624:	2b00      	cmp	r3, #0
 8007626:	d104      	bne.n	8007632 <HAL_TIM_IC_Start_IT+0xa2>
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	2202      	movs	r2, #2
 800762c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007630:	e013      	b.n	800765a <HAL_TIM_IC_Start_IT+0xca>
 8007632:	683b      	ldr	r3, [r7, #0]
 8007634:	2b04      	cmp	r3, #4
 8007636:	d104      	bne.n	8007642 <HAL_TIM_IC_Start_IT+0xb2>
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	2202      	movs	r2, #2
 800763c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007640:	e00b      	b.n	800765a <HAL_TIM_IC_Start_IT+0xca>
 8007642:	683b      	ldr	r3, [r7, #0]
 8007644:	2b08      	cmp	r3, #8
 8007646:	d104      	bne.n	8007652 <HAL_TIM_IC_Start_IT+0xc2>
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	2202      	movs	r2, #2
 800764c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007650:	e003      	b.n	800765a <HAL_TIM_IC_Start_IT+0xca>
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	2202      	movs	r2, #2
 8007656:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800765a:	683b      	ldr	r3, [r7, #0]
 800765c:	2b00      	cmp	r3, #0
 800765e:	d104      	bne.n	800766a <HAL_TIM_IC_Start_IT+0xda>
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	2202      	movs	r2, #2
 8007664:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007668:	e013      	b.n	8007692 <HAL_TIM_IC_Start_IT+0x102>
 800766a:	683b      	ldr	r3, [r7, #0]
 800766c:	2b04      	cmp	r3, #4
 800766e:	d104      	bne.n	800767a <HAL_TIM_IC_Start_IT+0xea>
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	2202      	movs	r2, #2
 8007674:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007678:	e00b      	b.n	8007692 <HAL_TIM_IC_Start_IT+0x102>
 800767a:	683b      	ldr	r3, [r7, #0]
 800767c:	2b08      	cmp	r3, #8
 800767e:	d104      	bne.n	800768a <HAL_TIM_IC_Start_IT+0xfa>
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	2202      	movs	r2, #2
 8007684:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007688:	e003      	b.n	8007692 <HAL_TIM_IC_Start_IT+0x102>
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	2202      	movs	r2, #2
 800768e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007692:	683b      	ldr	r3, [r7, #0]
 8007694:	2b0c      	cmp	r3, #12
 8007696:	d841      	bhi.n	800771c <HAL_TIM_IC_Start_IT+0x18c>
 8007698:	a201      	add	r2, pc, #4	; (adr r2, 80076a0 <HAL_TIM_IC_Start_IT+0x110>)
 800769a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800769e:	bf00      	nop
 80076a0:	080076d5 	.word	0x080076d5
 80076a4:	0800771d 	.word	0x0800771d
 80076a8:	0800771d 	.word	0x0800771d
 80076ac:	0800771d 	.word	0x0800771d
 80076b0:	080076e7 	.word	0x080076e7
 80076b4:	0800771d 	.word	0x0800771d
 80076b8:	0800771d 	.word	0x0800771d
 80076bc:	0800771d 	.word	0x0800771d
 80076c0:	080076f9 	.word	0x080076f9
 80076c4:	0800771d 	.word	0x0800771d
 80076c8:	0800771d 	.word	0x0800771d
 80076cc:	0800771d 	.word	0x0800771d
 80076d0:	0800770b 	.word	0x0800770b
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	68da      	ldr	r2, [r3, #12]
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	f042 0202 	orr.w	r2, r2, #2
 80076e2:	60da      	str	r2, [r3, #12]
      break;
 80076e4:	e01d      	b.n	8007722 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	68da      	ldr	r2, [r3, #12]
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	f042 0204 	orr.w	r2, r2, #4
 80076f4:	60da      	str	r2, [r3, #12]
      break;
 80076f6:	e014      	b.n	8007722 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	68da      	ldr	r2, [r3, #12]
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	f042 0208 	orr.w	r2, r2, #8
 8007706:	60da      	str	r2, [r3, #12]
      break;
 8007708:	e00b      	b.n	8007722 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	68da      	ldr	r2, [r3, #12]
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	f042 0210 	orr.w	r2, r2, #16
 8007718:	60da      	str	r2, [r3, #12]
      break;
 800771a:	e002      	b.n	8007722 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800771c:	2301      	movs	r3, #1
 800771e:	73fb      	strb	r3, [r7, #15]
      break;
 8007720:	bf00      	nop
  }

  if (status == HAL_OK)
 8007722:	7bfb      	ldrb	r3, [r7, #15]
 8007724:	2b00      	cmp	r3, #0
 8007726:	d148      	bne.n	80077ba <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	2201      	movs	r2, #1
 800772e:	6839      	ldr	r1, [r7, #0]
 8007730:	4618      	mov	r0, r3
 8007732:	f000 fd87 	bl	8008244 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	4a22      	ldr	r2, [pc, #136]	; (80077c4 <HAL_TIM_IC_Start_IT+0x234>)
 800773c:	4293      	cmp	r3, r2
 800773e:	d022      	beq.n	8007786 <HAL_TIM_IC_Start_IT+0x1f6>
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007748:	d01d      	beq.n	8007786 <HAL_TIM_IC_Start_IT+0x1f6>
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	4a1e      	ldr	r2, [pc, #120]	; (80077c8 <HAL_TIM_IC_Start_IT+0x238>)
 8007750:	4293      	cmp	r3, r2
 8007752:	d018      	beq.n	8007786 <HAL_TIM_IC_Start_IT+0x1f6>
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	4a1c      	ldr	r2, [pc, #112]	; (80077cc <HAL_TIM_IC_Start_IT+0x23c>)
 800775a:	4293      	cmp	r3, r2
 800775c:	d013      	beq.n	8007786 <HAL_TIM_IC_Start_IT+0x1f6>
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	4a1b      	ldr	r2, [pc, #108]	; (80077d0 <HAL_TIM_IC_Start_IT+0x240>)
 8007764:	4293      	cmp	r3, r2
 8007766:	d00e      	beq.n	8007786 <HAL_TIM_IC_Start_IT+0x1f6>
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	4a19      	ldr	r2, [pc, #100]	; (80077d4 <HAL_TIM_IC_Start_IT+0x244>)
 800776e:	4293      	cmp	r3, r2
 8007770:	d009      	beq.n	8007786 <HAL_TIM_IC_Start_IT+0x1f6>
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	4a18      	ldr	r2, [pc, #96]	; (80077d8 <HAL_TIM_IC_Start_IT+0x248>)
 8007778:	4293      	cmp	r3, r2
 800777a:	d004      	beq.n	8007786 <HAL_TIM_IC_Start_IT+0x1f6>
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	4a16      	ldr	r2, [pc, #88]	; (80077dc <HAL_TIM_IC_Start_IT+0x24c>)
 8007782:	4293      	cmp	r3, r2
 8007784:	d111      	bne.n	80077aa <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	689b      	ldr	r3, [r3, #8]
 800778c:	f003 0307 	and.w	r3, r3, #7
 8007790:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007792:	68bb      	ldr	r3, [r7, #8]
 8007794:	2b06      	cmp	r3, #6
 8007796:	d010      	beq.n	80077ba <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	681a      	ldr	r2, [r3, #0]
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	f042 0201 	orr.w	r2, r2, #1
 80077a6:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077a8:	e007      	b.n	80077ba <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	681a      	ldr	r2, [r3, #0]
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	f042 0201 	orr.w	r2, r2, #1
 80077b8:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80077ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80077bc:	4618      	mov	r0, r3
 80077be:	3710      	adds	r7, #16
 80077c0:	46bd      	mov	sp, r7
 80077c2:	bd80      	pop	{r7, pc}
 80077c4:	40010000 	.word	0x40010000
 80077c8:	40000400 	.word	0x40000400
 80077cc:	40000800 	.word	0x40000800
 80077d0:	40000c00 	.word	0x40000c00
 80077d4:	40010400 	.word	0x40010400
 80077d8:	40014000 	.word	0x40014000
 80077dc:	40001800 	.word	0x40001800

080077e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80077e0:	b580      	push	{r7, lr}
 80077e2:	b082      	sub	sp, #8
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	691b      	ldr	r3, [r3, #16]
 80077ee:	f003 0302 	and.w	r3, r3, #2
 80077f2:	2b02      	cmp	r3, #2
 80077f4:	d122      	bne.n	800783c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	68db      	ldr	r3, [r3, #12]
 80077fc:	f003 0302 	and.w	r3, r3, #2
 8007800:	2b02      	cmp	r3, #2
 8007802:	d11b      	bne.n	800783c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	f06f 0202 	mvn.w	r2, #2
 800780c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	2201      	movs	r2, #1
 8007812:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	699b      	ldr	r3, [r3, #24]
 800781a:	f003 0303 	and.w	r3, r3, #3
 800781e:	2b00      	cmp	r3, #0
 8007820:	d003      	beq.n	800782a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007822:	6878      	ldr	r0, [r7, #4]
 8007824:	f7f9 faa6 	bl	8000d74 <HAL_TIM_IC_CaptureCallback>
 8007828:	e005      	b.n	8007836 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800782a:	6878      	ldr	r0, [r7, #4]
 800782c:	f000 fa88 	bl	8007d40 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007830:	6878      	ldr	r0, [r7, #4]
 8007832:	f000 fa8f 	bl	8007d54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	2200      	movs	r2, #0
 800783a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	691b      	ldr	r3, [r3, #16]
 8007842:	f003 0304 	and.w	r3, r3, #4
 8007846:	2b04      	cmp	r3, #4
 8007848:	d122      	bne.n	8007890 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	68db      	ldr	r3, [r3, #12]
 8007850:	f003 0304 	and.w	r3, r3, #4
 8007854:	2b04      	cmp	r3, #4
 8007856:	d11b      	bne.n	8007890 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	f06f 0204 	mvn.w	r2, #4
 8007860:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	2202      	movs	r2, #2
 8007866:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	699b      	ldr	r3, [r3, #24]
 800786e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007872:	2b00      	cmp	r3, #0
 8007874:	d003      	beq.n	800787e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007876:	6878      	ldr	r0, [r7, #4]
 8007878:	f7f9 fa7c 	bl	8000d74 <HAL_TIM_IC_CaptureCallback>
 800787c:	e005      	b.n	800788a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800787e:	6878      	ldr	r0, [r7, #4]
 8007880:	f000 fa5e 	bl	8007d40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007884:	6878      	ldr	r0, [r7, #4]
 8007886:	f000 fa65 	bl	8007d54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	2200      	movs	r2, #0
 800788e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	691b      	ldr	r3, [r3, #16]
 8007896:	f003 0308 	and.w	r3, r3, #8
 800789a:	2b08      	cmp	r3, #8
 800789c:	d122      	bne.n	80078e4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	68db      	ldr	r3, [r3, #12]
 80078a4:	f003 0308 	and.w	r3, r3, #8
 80078a8:	2b08      	cmp	r3, #8
 80078aa:	d11b      	bne.n	80078e4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	f06f 0208 	mvn.w	r2, #8
 80078b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	2204      	movs	r2, #4
 80078ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	69db      	ldr	r3, [r3, #28]
 80078c2:	f003 0303 	and.w	r3, r3, #3
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d003      	beq.n	80078d2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80078ca:	6878      	ldr	r0, [r7, #4]
 80078cc:	f7f9 fa52 	bl	8000d74 <HAL_TIM_IC_CaptureCallback>
 80078d0:	e005      	b.n	80078de <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80078d2:	6878      	ldr	r0, [r7, #4]
 80078d4:	f000 fa34 	bl	8007d40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80078d8:	6878      	ldr	r0, [r7, #4]
 80078da:	f000 fa3b 	bl	8007d54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	2200      	movs	r2, #0
 80078e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	691b      	ldr	r3, [r3, #16]
 80078ea:	f003 0310 	and.w	r3, r3, #16
 80078ee:	2b10      	cmp	r3, #16
 80078f0:	d122      	bne.n	8007938 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	68db      	ldr	r3, [r3, #12]
 80078f8:	f003 0310 	and.w	r3, r3, #16
 80078fc:	2b10      	cmp	r3, #16
 80078fe:	d11b      	bne.n	8007938 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	f06f 0210 	mvn.w	r2, #16
 8007908:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	2208      	movs	r2, #8
 800790e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	69db      	ldr	r3, [r3, #28]
 8007916:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800791a:	2b00      	cmp	r3, #0
 800791c:	d003      	beq.n	8007926 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800791e:	6878      	ldr	r0, [r7, #4]
 8007920:	f7f9 fa28 	bl	8000d74 <HAL_TIM_IC_CaptureCallback>
 8007924:	e005      	b.n	8007932 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007926:	6878      	ldr	r0, [r7, #4]
 8007928:	f000 fa0a 	bl	8007d40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800792c:	6878      	ldr	r0, [r7, #4]
 800792e:	f000 fa11 	bl	8007d54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	2200      	movs	r2, #0
 8007936:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	691b      	ldr	r3, [r3, #16]
 800793e:	f003 0301 	and.w	r3, r3, #1
 8007942:	2b01      	cmp	r3, #1
 8007944:	d10e      	bne.n	8007964 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	68db      	ldr	r3, [r3, #12]
 800794c:	f003 0301 	and.w	r3, r3, #1
 8007950:	2b01      	cmp	r3, #1
 8007952:	d107      	bne.n	8007964 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	f06f 0201 	mvn.w	r2, #1
 800795c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800795e:	6878      	ldr	r0, [r7, #4]
 8007960:	f7fa f82a 	bl	80019b8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	691b      	ldr	r3, [r3, #16]
 800796a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800796e:	2b80      	cmp	r3, #128	; 0x80
 8007970:	d10e      	bne.n	8007990 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	68db      	ldr	r3, [r3, #12]
 8007978:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800797c:	2b80      	cmp	r3, #128	; 0x80
 800797e:	d107      	bne.n	8007990 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007988:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800798a:	6878      	ldr	r0, [r7, #4]
 800798c:	f000 fd06 	bl	800839c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	691b      	ldr	r3, [r3, #16]
 8007996:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800799a:	2b40      	cmp	r3, #64	; 0x40
 800799c:	d10e      	bne.n	80079bc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	68db      	ldr	r3, [r3, #12]
 80079a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079a8:	2b40      	cmp	r3, #64	; 0x40
 80079aa:	d107      	bne.n	80079bc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80079b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80079b6:	6878      	ldr	r0, [r7, #4]
 80079b8:	f000 f9d6 	bl	8007d68 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	691b      	ldr	r3, [r3, #16]
 80079c2:	f003 0320 	and.w	r3, r3, #32
 80079c6:	2b20      	cmp	r3, #32
 80079c8:	d10e      	bne.n	80079e8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	68db      	ldr	r3, [r3, #12]
 80079d0:	f003 0320 	and.w	r3, r3, #32
 80079d4:	2b20      	cmp	r3, #32
 80079d6:	d107      	bne.n	80079e8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f06f 0220 	mvn.w	r2, #32
 80079e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80079e2:	6878      	ldr	r0, [r7, #4]
 80079e4:	f000 fcd0 	bl	8008388 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80079e8:	bf00      	nop
 80079ea:	3708      	adds	r7, #8
 80079ec:	46bd      	mov	sp, r7
 80079ee:	bd80      	pop	{r7, pc}

080079f0 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80079f0:	b580      	push	{r7, lr}
 80079f2:	b086      	sub	sp, #24
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	60f8      	str	r0, [r7, #12]
 80079f8:	60b9      	str	r1, [r7, #8]
 80079fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80079fc:	2300      	movs	r3, #0
 80079fe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a06:	2b01      	cmp	r3, #1
 8007a08:	d101      	bne.n	8007a0e <HAL_TIM_IC_ConfigChannel+0x1e>
 8007a0a:	2302      	movs	r3, #2
 8007a0c:	e088      	b.n	8007b20 <HAL_TIM_IC_ConfigChannel+0x130>
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	2201      	movs	r2, #1
 8007a12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d11b      	bne.n	8007a54 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	6818      	ldr	r0, [r3, #0]
 8007a20:	68bb      	ldr	r3, [r7, #8]
 8007a22:	6819      	ldr	r1, [r3, #0]
 8007a24:	68bb      	ldr	r3, [r7, #8]
 8007a26:	685a      	ldr	r2, [r3, #4]
 8007a28:	68bb      	ldr	r3, [r7, #8]
 8007a2a:	68db      	ldr	r3, [r3, #12]
 8007a2c:	f000 fa46 	bl	8007ebc <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	699a      	ldr	r2, [r3, #24]
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	f022 020c 	bic.w	r2, r2, #12
 8007a3e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	6999      	ldr	r1, [r3, #24]
 8007a46:	68bb      	ldr	r3, [r7, #8]
 8007a48:	689a      	ldr	r2, [r3, #8]
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	430a      	orrs	r2, r1
 8007a50:	619a      	str	r2, [r3, #24]
 8007a52:	e060      	b.n	8007b16 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	2b04      	cmp	r3, #4
 8007a58:	d11c      	bne.n	8007a94 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	6818      	ldr	r0, [r3, #0]
 8007a5e:	68bb      	ldr	r3, [r7, #8]
 8007a60:	6819      	ldr	r1, [r3, #0]
 8007a62:	68bb      	ldr	r3, [r7, #8]
 8007a64:	685a      	ldr	r2, [r3, #4]
 8007a66:	68bb      	ldr	r3, [r7, #8]
 8007a68:	68db      	ldr	r3, [r3, #12]
 8007a6a:	f000 faca 	bl	8008002 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	699a      	ldr	r2, [r3, #24]
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007a7c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	6999      	ldr	r1, [r3, #24]
 8007a84:	68bb      	ldr	r3, [r7, #8]
 8007a86:	689b      	ldr	r3, [r3, #8]
 8007a88:	021a      	lsls	r2, r3, #8
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	430a      	orrs	r2, r1
 8007a90:	619a      	str	r2, [r3, #24]
 8007a92:	e040      	b.n	8007b16 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	2b08      	cmp	r3, #8
 8007a98:	d11b      	bne.n	8007ad2 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	6818      	ldr	r0, [r3, #0]
 8007a9e:	68bb      	ldr	r3, [r7, #8]
 8007aa0:	6819      	ldr	r1, [r3, #0]
 8007aa2:	68bb      	ldr	r3, [r7, #8]
 8007aa4:	685a      	ldr	r2, [r3, #4]
 8007aa6:	68bb      	ldr	r3, [r7, #8]
 8007aa8:	68db      	ldr	r3, [r3, #12]
 8007aaa:	f000 fb17 	bl	80080dc <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	69da      	ldr	r2, [r3, #28]
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	f022 020c 	bic.w	r2, r2, #12
 8007abc:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	69d9      	ldr	r1, [r3, #28]
 8007ac4:	68bb      	ldr	r3, [r7, #8]
 8007ac6:	689a      	ldr	r2, [r3, #8]
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	430a      	orrs	r2, r1
 8007ace:	61da      	str	r2, [r3, #28]
 8007ad0:	e021      	b.n	8007b16 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	2b0c      	cmp	r3, #12
 8007ad6:	d11c      	bne.n	8007b12 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	6818      	ldr	r0, [r3, #0]
 8007adc:	68bb      	ldr	r3, [r7, #8]
 8007ade:	6819      	ldr	r1, [r3, #0]
 8007ae0:	68bb      	ldr	r3, [r7, #8]
 8007ae2:	685a      	ldr	r2, [r3, #4]
 8007ae4:	68bb      	ldr	r3, [r7, #8]
 8007ae6:	68db      	ldr	r3, [r3, #12]
 8007ae8:	f000 fb34 	bl	8008154 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	69da      	ldr	r2, [r3, #28]
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007afa:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	69d9      	ldr	r1, [r3, #28]
 8007b02:	68bb      	ldr	r3, [r7, #8]
 8007b04:	689b      	ldr	r3, [r3, #8]
 8007b06:	021a      	lsls	r2, r3, #8
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	430a      	orrs	r2, r1
 8007b0e:	61da      	str	r2, [r3, #28]
 8007b10:	e001      	b.n	8007b16 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8007b12:	2301      	movs	r3, #1
 8007b14:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	2200      	movs	r2, #0
 8007b1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007b1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b20:	4618      	mov	r0, r3
 8007b22:	3718      	adds	r7, #24
 8007b24:	46bd      	mov	sp, r7
 8007b26:	bd80      	pop	{r7, pc}

08007b28 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007b28:	b580      	push	{r7, lr}
 8007b2a:	b084      	sub	sp, #16
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
 8007b30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007b32:	2300      	movs	r3, #0
 8007b34:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007b3c:	2b01      	cmp	r3, #1
 8007b3e:	d101      	bne.n	8007b44 <HAL_TIM_ConfigClockSource+0x1c>
 8007b40:	2302      	movs	r3, #2
 8007b42:	e0b4      	b.n	8007cae <HAL_TIM_ConfigClockSource+0x186>
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	2201      	movs	r2, #1
 8007b48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	2202      	movs	r2, #2
 8007b50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	689b      	ldr	r3, [r3, #8]
 8007b5a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007b5c:	68bb      	ldr	r3, [r7, #8]
 8007b5e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007b62:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007b64:	68bb      	ldr	r3, [r7, #8]
 8007b66:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007b6a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	68ba      	ldr	r2, [r7, #8]
 8007b72:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007b74:	683b      	ldr	r3, [r7, #0]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007b7c:	d03e      	beq.n	8007bfc <HAL_TIM_ConfigClockSource+0xd4>
 8007b7e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007b82:	f200 8087 	bhi.w	8007c94 <HAL_TIM_ConfigClockSource+0x16c>
 8007b86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b8a:	f000 8086 	beq.w	8007c9a <HAL_TIM_ConfigClockSource+0x172>
 8007b8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b92:	d87f      	bhi.n	8007c94 <HAL_TIM_ConfigClockSource+0x16c>
 8007b94:	2b70      	cmp	r3, #112	; 0x70
 8007b96:	d01a      	beq.n	8007bce <HAL_TIM_ConfigClockSource+0xa6>
 8007b98:	2b70      	cmp	r3, #112	; 0x70
 8007b9a:	d87b      	bhi.n	8007c94 <HAL_TIM_ConfigClockSource+0x16c>
 8007b9c:	2b60      	cmp	r3, #96	; 0x60
 8007b9e:	d050      	beq.n	8007c42 <HAL_TIM_ConfigClockSource+0x11a>
 8007ba0:	2b60      	cmp	r3, #96	; 0x60
 8007ba2:	d877      	bhi.n	8007c94 <HAL_TIM_ConfigClockSource+0x16c>
 8007ba4:	2b50      	cmp	r3, #80	; 0x50
 8007ba6:	d03c      	beq.n	8007c22 <HAL_TIM_ConfigClockSource+0xfa>
 8007ba8:	2b50      	cmp	r3, #80	; 0x50
 8007baa:	d873      	bhi.n	8007c94 <HAL_TIM_ConfigClockSource+0x16c>
 8007bac:	2b40      	cmp	r3, #64	; 0x40
 8007bae:	d058      	beq.n	8007c62 <HAL_TIM_ConfigClockSource+0x13a>
 8007bb0:	2b40      	cmp	r3, #64	; 0x40
 8007bb2:	d86f      	bhi.n	8007c94 <HAL_TIM_ConfigClockSource+0x16c>
 8007bb4:	2b30      	cmp	r3, #48	; 0x30
 8007bb6:	d064      	beq.n	8007c82 <HAL_TIM_ConfigClockSource+0x15a>
 8007bb8:	2b30      	cmp	r3, #48	; 0x30
 8007bba:	d86b      	bhi.n	8007c94 <HAL_TIM_ConfigClockSource+0x16c>
 8007bbc:	2b20      	cmp	r3, #32
 8007bbe:	d060      	beq.n	8007c82 <HAL_TIM_ConfigClockSource+0x15a>
 8007bc0:	2b20      	cmp	r3, #32
 8007bc2:	d867      	bhi.n	8007c94 <HAL_TIM_ConfigClockSource+0x16c>
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d05c      	beq.n	8007c82 <HAL_TIM_ConfigClockSource+0x15a>
 8007bc8:	2b10      	cmp	r3, #16
 8007bca:	d05a      	beq.n	8007c82 <HAL_TIM_ConfigClockSource+0x15a>
 8007bcc:	e062      	b.n	8007c94 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	6818      	ldr	r0, [r3, #0]
 8007bd2:	683b      	ldr	r3, [r7, #0]
 8007bd4:	6899      	ldr	r1, [r3, #8]
 8007bd6:	683b      	ldr	r3, [r7, #0]
 8007bd8:	685a      	ldr	r2, [r3, #4]
 8007bda:	683b      	ldr	r3, [r7, #0]
 8007bdc:	68db      	ldr	r3, [r3, #12]
 8007bde:	f000 fb11 	bl	8008204 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	689b      	ldr	r3, [r3, #8]
 8007be8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007bea:	68bb      	ldr	r3, [r7, #8]
 8007bec:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007bf0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	68ba      	ldr	r2, [r7, #8]
 8007bf8:	609a      	str	r2, [r3, #8]
      break;
 8007bfa:	e04f      	b.n	8007c9c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	6818      	ldr	r0, [r3, #0]
 8007c00:	683b      	ldr	r3, [r7, #0]
 8007c02:	6899      	ldr	r1, [r3, #8]
 8007c04:	683b      	ldr	r3, [r7, #0]
 8007c06:	685a      	ldr	r2, [r3, #4]
 8007c08:	683b      	ldr	r3, [r7, #0]
 8007c0a:	68db      	ldr	r3, [r3, #12]
 8007c0c:	f000 fafa 	bl	8008204 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	689a      	ldr	r2, [r3, #8]
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007c1e:	609a      	str	r2, [r3, #8]
      break;
 8007c20:	e03c      	b.n	8007c9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	6818      	ldr	r0, [r3, #0]
 8007c26:	683b      	ldr	r3, [r7, #0]
 8007c28:	6859      	ldr	r1, [r3, #4]
 8007c2a:	683b      	ldr	r3, [r7, #0]
 8007c2c:	68db      	ldr	r3, [r3, #12]
 8007c2e:	461a      	mov	r2, r3
 8007c30:	f000 f9b8 	bl	8007fa4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	2150      	movs	r1, #80	; 0x50
 8007c3a:	4618      	mov	r0, r3
 8007c3c:	f000 fac7 	bl	80081ce <TIM_ITRx_SetConfig>
      break;
 8007c40:	e02c      	b.n	8007c9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	6818      	ldr	r0, [r3, #0]
 8007c46:	683b      	ldr	r3, [r7, #0]
 8007c48:	6859      	ldr	r1, [r3, #4]
 8007c4a:	683b      	ldr	r3, [r7, #0]
 8007c4c:	68db      	ldr	r3, [r3, #12]
 8007c4e:	461a      	mov	r2, r3
 8007c50:	f000 fa14 	bl	800807c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	2160      	movs	r1, #96	; 0x60
 8007c5a:	4618      	mov	r0, r3
 8007c5c:	f000 fab7 	bl	80081ce <TIM_ITRx_SetConfig>
      break;
 8007c60:	e01c      	b.n	8007c9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	6818      	ldr	r0, [r3, #0]
 8007c66:	683b      	ldr	r3, [r7, #0]
 8007c68:	6859      	ldr	r1, [r3, #4]
 8007c6a:	683b      	ldr	r3, [r7, #0]
 8007c6c:	68db      	ldr	r3, [r3, #12]
 8007c6e:	461a      	mov	r2, r3
 8007c70:	f000 f998 	bl	8007fa4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	2140      	movs	r1, #64	; 0x40
 8007c7a:	4618      	mov	r0, r3
 8007c7c:	f000 faa7 	bl	80081ce <TIM_ITRx_SetConfig>
      break;
 8007c80:	e00c      	b.n	8007c9c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681a      	ldr	r2, [r3, #0]
 8007c86:	683b      	ldr	r3, [r7, #0]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	4619      	mov	r1, r3
 8007c8c:	4610      	mov	r0, r2
 8007c8e:	f000 fa9e 	bl	80081ce <TIM_ITRx_SetConfig>
      break;
 8007c92:	e003      	b.n	8007c9c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007c94:	2301      	movs	r3, #1
 8007c96:	73fb      	strb	r3, [r7, #15]
      break;
 8007c98:	e000      	b.n	8007c9c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007c9a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	2201      	movs	r2, #1
 8007ca0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	2200      	movs	r2, #0
 8007ca8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007cac:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cae:	4618      	mov	r0, r3
 8007cb0:	3710      	adds	r7, #16
 8007cb2:	46bd      	mov	sp, r7
 8007cb4:	bd80      	pop	{r7, pc}
	...

08007cb8 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007cb8:	b480      	push	{r7}
 8007cba:	b085      	sub	sp, #20
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]
 8007cc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	60fb      	str	r3, [r7, #12]
 8007cc6:	683b      	ldr	r3, [r7, #0]
 8007cc8:	2b0c      	cmp	r3, #12
 8007cca:	d831      	bhi.n	8007d30 <HAL_TIM_ReadCapturedValue+0x78>
 8007ccc:	a201      	add	r2, pc, #4	; (adr r2, 8007cd4 <HAL_TIM_ReadCapturedValue+0x1c>)
 8007cce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cd2:	bf00      	nop
 8007cd4:	08007d09 	.word	0x08007d09
 8007cd8:	08007d31 	.word	0x08007d31
 8007cdc:	08007d31 	.word	0x08007d31
 8007ce0:	08007d31 	.word	0x08007d31
 8007ce4:	08007d13 	.word	0x08007d13
 8007ce8:	08007d31 	.word	0x08007d31
 8007cec:	08007d31 	.word	0x08007d31
 8007cf0:	08007d31 	.word	0x08007d31
 8007cf4:	08007d1d 	.word	0x08007d1d
 8007cf8:	08007d31 	.word	0x08007d31
 8007cfc:	08007d31 	.word	0x08007d31
 8007d00:	08007d31 	.word	0x08007d31
 8007d04:	08007d27 	.word	0x08007d27
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d0e:	60fb      	str	r3, [r7, #12]

      break;
 8007d10:	e00f      	b.n	8007d32 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d18:	60fb      	str	r3, [r7, #12]

      break;
 8007d1a:	e00a      	b.n	8007d32 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d22:	60fb      	str	r3, [r7, #12]

      break;
 8007d24:	e005      	b.n	8007d32 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d2c:	60fb      	str	r3, [r7, #12]

      break;
 8007d2e:	e000      	b.n	8007d32 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8007d30:	bf00      	nop
  }

  return tmpreg;
 8007d32:	68fb      	ldr	r3, [r7, #12]
}
 8007d34:	4618      	mov	r0, r3
 8007d36:	3714      	adds	r7, #20
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d3e:	4770      	bx	lr

08007d40 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007d40:	b480      	push	{r7}
 8007d42:	b083      	sub	sp, #12
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007d48:	bf00      	nop
 8007d4a:	370c      	adds	r7, #12
 8007d4c:	46bd      	mov	sp, r7
 8007d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d52:	4770      	bx	lr

08007d54 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007d54:	b480      	push	{r7}
 8007d56:	b083      	sub	sp, #12
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007d5c:	bf00      	nop
 8007d5e:	370c      	adds	r7, #12
 8007d60:	46bd      	mov	sp, r7
 8007d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d66:	4770      	bx	lr

08007d68 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007d68:	b480      	push	{r7}
 8007d6a:	b083      	sub	sp, #12
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007d70:	bf00      	nop
 8007d72:	370c      	adds	r7, #12
 8007d74:	46bd      	mov	sp, r7
 8007d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d7a:	4770      	bx	lr

08007d7c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007d7c:	b480      	push	{r7}
 8007d7e:	b085      	sub	sp, #20
 8007d80:	af00      	add	r7, sp, #0
 8007d82:	6078      	str	r0, [r7, #4]
 8007d84:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	4a40      	ldr	r2, [pc, #256]	; (8007e90 <TIM_Base_SetConfig+0x114>)
 8007d90:	4293      	cmp	r3, r2
 8007d92:	d013      	beq.n	8007dbc <TIM_Base_SetConfig+0x40>
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d9a:	d00f      	beq.n	8007dbc <TIM_Base_SetConfig+0x40>
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	4a3d      	ldr	r2, [pc, #244]	; (8007e94 <TIM_Base_SetConfig+0x118>)
 8007da0:	4293      	cmp	r3, r2
 8007da2:	d00b      	beq.n	8007dbc <TIM_Base_SetConfig+0x40>
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	4a3c      	ldr	r2, [pc, #240]	; (8007e98 <TIM_Base_SetConfig+0x11c>)
 8007da8:	4293      	cmp	r3, r2
 8007daa:	d007      	beq.n	8007dbc <TIM_Base_SetConfig+0x40>
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	4a3b      	ldr	r2, [pc, #236]	; (8007e9c <TIM_Base_SetConfig+0x120>)
 8007db0:	4293      	cmp	r3, r2
 8007db2:	d003      	beq.n	8007dbc <TIM_Base_SetConfig+0x40>
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	4a3a      	ldr	r2, [pc, #232]	; (8007ea0 <TIM_Base_SetConfig+0x124>)
 8007db8:	4293      	cmp	r3, r2
 8007dba:	d108      	bne.n	8007dce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007dc2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007dc4:	683b      	ldr	r3, [r7, #0]
 8007dc6:	685b      	ldr	r3, [r3, #4]
 8007dc8:	68fa      	ldr	r2, [r7, #12]
 8007dca:	4313      	orrs	r3, r2
 8007dcc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	4a2f      	ldr	r2, [pc, #188]	; (8007e90 <TIM_Base_SetConfig+0x114>)
 8007dd2:	4293      	cmp	r3, r2
 8007dd4:	d02b      	beq.n	8007e2e <TIM_Base_SetConfig+0xb2>
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ddc:	d027      	beq.n	8007e2e <TIM_Base_SetConfig+0xb2>
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	4a2c      	ldr	r2, [pc, #176]	; (8007e94 <TIM_Base_SetConfig+0x118>)
 8007de2:	4293      	cmp	r3, r2
 8007de4:	d023      	beq.n	8007e2e <TIM_Base_SetConfig+0xb2>
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	4a2b      	ldr	r2, [pc, #172]	; (8007e98 <TIM_Base_SetConfig+0x11c>)
 8007dea:	4293      	cmp	r3, r2
 8007dec:	d01f      	beq.n	8007e2e <TIM_Base_SetConfig+0xb2>
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	4a2a      	ldr	r2, [pc, #168]	; (8007e9c <TIM_Base_SetConfig+0x120>)
 8007df2:	4293      	cmp	r3, r2
 8007df4:	d01b      	beq.n	8007e2e <TIM_Base_SetConfig+0xb2>
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	4a29      	ldr	r2, [pc, #164]	; (8007ea0 <TIM_Base_SetConfig+0x124>)
 8007dfa:	4293      	cmp	r3, r2
 8007dfc:	d017      	beq.n	8007e2e <TIM_Base_SetConfig+0xb2>
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	4a28      	ldr	r2, [pc, #160]	; (8007ea4 <TIM_Base_SetConfig+0x128>)
 8007e02:	4293      	cmp	r3, r2
 8007e04:	d013      	beq.n	8007e2e <TIM_Base_SetConfig+0xb2>
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	4a27      	ldr	r2, [pc, #156]	; (8007ea8 <TIM_Base_SetConfig+0x12c>)
 8007e0a:	4293      	cmp	r3, r2
 8007e0c:	d00f      	beq.n	8007e2e <TIM_Base_SetConfig+0xb2>
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	4a26      	ldr	r2, [pc, #152]	; (8007eac <TIM_Base_SetConfig+0x130>)
 8007e12:	4293      	cmp	r3, r2
 8007e14:	d00b      	beq.n	8007e2e <TIM_Base_SetConfig+0xb2>
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	4a25      	ldr	r2, [pc, #148]	; (8007eb0 <TIM_Base_SetConfig+0x134>)
 8007e1a:	4293      	cmp	r3, r2
 8007e1c:	d007      	beq.n	8007e2e <TIM_Base_SetConfig+0xb2>
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	4a24      	ldr	r2, [pc, #144]	; (8007eb4 <TIM_Base_SetConfig+0x138>)
 8007e22:	4293      	cmp	r3, r2
 8007e24:	d003      	beq.n	8007e2e <TIM_Base_SetConfig+0xb2>
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	4a23      	ldr	r2, [pc, #140]	; (8007eb8 <TIM_Base_SetConfig+0x13c>)
 8007e2a:	4293      	cmp	r3, r2
 8007e2c:	d108      	bne.n	8007e40 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007e34:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007e36:	683b      	ldr	r3, [r7, #0]
 8007e38:	68db      	ldr	r3, [r3, #12]
 8007e3a:	68fa      	ldr	r2, [r7, #12]
 8007e3c:	4313      	orrs	r3, r2
 8007e3e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007e46:	683b      	ldr	r3, [r7, #0]
 8007e48:	695b      	ldr	r3, [r3, #20]
 8007e4a:	4313      	orrs	r3, r2
 8007e4c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	68fa      	ldr	r2, [r7, #12]
 8007e52:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007e54:	683b      	ldr	r3, [r7, #0]
 8007e56:	689a      	ldr	r2, [r3, #8]
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007e5c:	683b      	ldr	r3, [r7, #0]
 8007e5e:	681a      	ldr	r2, [r3, #0]
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	4a0a      	ldr	r2, [pc, #40]	; (8007e90 <TIM_Base_SetConfig+0x114>)
 8007e68:	4293      	cmp	r3, r2
 8007e6a:	d003      	beq.n	8007e74 <TIM_Base_SetConfig+0xf8>
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	4a0c      	ldr	r2, [pc, #48]	; (8007ea0 <TIM_Base_SetConfig+0x124>)
 8007e70:	4293      	cmp	r3, r2
 8007e72:	d103      	bne.n	8007e7c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007e74:	683b      	ldr	r3, [r7, #0]
 8007e76:	691a      	ldr	r2, [r3, #16]
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	2201      	movs	r2, #1
 8007e80:	615a      	str	r2, [r3, #20]
}
 8007e82:	bf00      	nop
 8007e84:	3714      	adds	r7, #20
 8007e86:	46bd      	mov	sp, r7
 8007e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e8c:	4770      	bx	lr
 8007e8e:	bf00      	nop
 8007e90:	40010000 	.word	0x40010000
 8007e94:	40000400 	.word	0x40000400
 8007e98:	40000800 	.word	0x40000800
 8007e9c:	40000c00 	.word	0x40000c00
 8007ea0:	40010400 	.word	0x40010400
 8007ea4:	40014000 	.word	0x40014000
 8007ea8:	40014400 	.word	0x40014400
 8007eac:	40014800 	.word	0x40014800
 8007eb0:	40001800 	.word	0x40001800
 8007eb4:	40001c00 	.word	0x40001c00
 8007eb8:	40002000 	.word	0x40002000

08007ebc <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007ebc:	b480      	push	{r7}
 8007ebe:	b087      	sub	sp, #28
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	60f8      	str	r0, [r7, #12]
 8007ec4:	60b9      	str	r1, [r7, #8]
 8007ec6:	607a      	str	r2, [r7, #4]
 8007ec8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	6a1b      	ldr	r3, [r3, #32]
 8007ece:	f023 0201 	bic.w	r2, r3, #1
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	699b      	ldr	r3, [r3, #24]
 8007eda:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	6a1b      	ldr	r3, [r3, #32]
 8007ee0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	4a28      	ldr	r2, [pc, #160]	; (8007f88 <TIM_TI1_SetConfig+0xcc>)
 8007ee6:	4293      	cmp	r3, r2
 8007ee8:	d01b      	beq.n	8007f22 <TIM_TI1_SetConfig+0x66>
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ef0:	d017      	beq.n	8007f22 <TIM_TI1_SetConfig+0x66>
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	4a25      	ldr	r2, [pc, #148]	; (8007f8c <TIM_TI1_SetConfig+0xd0>)
 8007ef6:	4293      	cmp	r3, r2
 8007ef8:	d013      	beq.n	8007f22 <TIM_TI1_SetConfig+0x66>
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	4a24      	ldr	r2, [pc, #144]	; (8007f90 <TIM_TI1_SetConfig+0xd4>)
 8007efe:	4293      	cmp	r3, r2
 8007f00:	d00f      	beq.n	8007f22 <TIM_TI1_SetConfig+0x66>
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	4a23      	ldr	r2, [pc, #140]	; (8007f94 <TIM_TI1_SetConfig+0xd8>)
 8007f06:	4293      	cmp	r3, r2
 8007f08:	d00b      	beq.n	8007f22 <TIM_TI1_SetConfig+0x66>
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	4a22      	ldr	r2, [pc, #136]	; (8007f98 <TIM_TI1_SetConfig+0xdc>)
 8007f0e:	4293      	cmp	r3, r2
 8007f10:	d007      	beq.n	8007f22 <TIM_TI1_SetConfig+0x66>
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	4a21      	ldr	r2, [pc, #132]	; (8007f9c <TIM_TI1_SetConfig+0xe0>)
 8007f16:	4293      	cmp	r3, r2
 8007f18:	d003      	beq.n	8007f22 <TIM_TI1_SetConfig+0x66>
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	4a20      	ldr	r2, [pc, #128]	; (8007fa0 <TIM_TI1_SetConfig+0xe4>)
 8007f1e:	4293      	cmp	r3, r2
 8007f20:	d101      	bne.n	8007f26 <TIM_TI1_SetConfig+0x6a>
 8007f22:	2301      	movs	r3, #1
 8007f24:	e000      	b.n	8007f28 <TIM_TI1_SetConfig+0x6c>
 8007f26:	2300      	movs	r3, #0
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d008      	beq.n	8007f3e <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007f2c:	697b      	ldr	r3, [r7, #20]
 8007f2e:	f023 0303 	bic.w	r3, r3, #3
 8007f32:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007f34:	697a      	ldr	r2, [r7, #20]
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	4313      	orrs	r3, r2
 8007f3a:	617b      	str	r3, [r7, #20]
 8007f3c:	e003      	b.n	8007f46 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007f3e:	697b      	ldr	r3, [r7, #20]
 8007f40:	f043 0301 	orr.w	r3, r3, #1
 8007f44:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007f46:	697b      	ldr	r3, [r7, #20]
 8007f48:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007f4c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007f4e:	683b      	ldr	r3, [r7, #0]
 8007f50:	011b      	lsls	r3, r3, #4
 8007f52:	b2db      	uxtb	r3, r3
 8007f54:	697a      	ldr	r2, [r7, #20]
 8007f56:	4313      	orrs	r3, r2
 8007f58:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007f5a:	693b      	ldr	r3, [r7, #16]
 8007f5c:	f023 030a 	bic.w	r3, r3, #10
 8007f60:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007f62:	68bb      	ldr	r3, [r7, #8]
 8007f64:	f003 030a 	and.w	r3, r3, #10
 8007f68:	693a      	ldr	r2, [r7, #16]
 8007f6a:	4313      	orrs	r3, r2
 8007f6c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	697a      	ldr	r2, [r7, #20]
 8007f72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	693a      	ldr	r2, [r7, #16]
 8007f78:	621a      	str	r2, [r3, #32]
}
 8007f7a:	bf00      	nop
 8007f7c:	371c      	adds	r7, #28
 8007f7e:	46bd      	mov	sp, r7
 8007f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f84:	4770      	bx	lr
 8007f86:	bf00      	nop
 8007f88:	40010000 	.word	0x40010000
 8007f8c:	40000400 	.word	0x40000400
 8007f90:	40000800 	.word	0x40000800
 8007f94:	40000c00 	.word	0x40000c00
 8007f98:	40010400 	.word	0x40010400
 8007f9c:	40014000 	.word	0x40014000
 8007fa0:	40001800 	.word	0x40001800

08007fa4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007fa4:	b480      	push	{r7}
 8007fa6:	b087      	sub	sp, #28
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	60f8      	str	r0, [r7, #12]
 8007fac:	60b9      	str	r1, [r7, #8]
 8007fae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	6a1b      	ldr	r3, [r3, #32]
 8007fb4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	6a1b      	ldr	r3, [r3, #32]
 8007fba:	f023 0201 	bic.w	r2, r3, #1
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	699b      	ldr	r3, [r3, #24]
 8007fc6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007fc8:	693b      	ldr	r3, [r7, #16]
 8007fca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007fce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	011b      	lsls	r3, r3, #4
 8007fd4:	693a      	ldr	r2, [r7, #16]
 8007fd6:	4313      	orrs	r3, r2
 8007fd8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007fda:	697b      	ldr	r3, [r7, #20]
 8007fdc:	f023 030a 	bic.w	r3, r3, #10
 8007fe0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007fe2:	697a      	ldr	r2, [r7, #20]
 8007fe4:	68bb      	ldr	r3, [r7, #8]
 8007fe6:	4313      	orrs	r3, r2
 8007fe8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	693a      	ldr	r2, [r7, #16]
 8007fee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	697a      	ldr	r2, [r7, #20]
 8007ff4:	621a      	str	r2, [r3, #32]
}
 8007ff6:	bf00      	nop
 8007ff8:	371c      	adds	r7, #28
 8007ffa:	46bd      	mov	sp, r7
 8007ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008000:	4770      	bx	lr

08008002 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008002:	b480      	push	{r7}
 8008004:	b087      	sub	sp, #28
 8008006:	af00      	add	r7, sp, #0
 8008008:	60f8      	str	r0, [r7, #12]
 800800a:	60b9      	str	r1, [r7, #8]
 800800c:	607a      	str	r2, [r7, #4]
 800800e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	6a1b      	ldr	r3, [r3, #32]
 8008014:	f023 0210 	bic.w	r2, r3, #16
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	699b      	ldr	r3, [r3, #24]
 8008020:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	6a1b      	ldr	r3, [r3, #32]
 8008026:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8008028:	697b      	ldr	r3, [r7, #20]
 800802a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800802e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	021b      	lsls	r3, r3, #8
 8008034:	697a      	ldr	r2, [r7, #20]
 8008036:	4313      	orrs	r3, r2
 8008038:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800803a:	697b      	ldr	r3, [r7, #20]
 800803c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008040:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8008042:	683b      	ldr	r3, [r7, #0]
 8008044:	031b      	lsls	r3, r3, #12
 8008046:	b29b      	uxth	r3, r3
 8008048:	697a      	ldr	r2, [r7, #20]
 800804a:	4313      	orrs	r3, r2
 800804c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800804e:	693b      	ldr	r3, [r7, #16]
 8008050:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008054:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8008056:	68bb      	ldr	r3, [r7, #8]
 8008058:	011b      	lsls	r3, r3, #4
 800805a:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800805e:	693a      	ldr	r2, [r7, #16]
 8008060:	4313      	orrs	r3, r2
 8008062:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	697a      	ldr	r2, [r7, #20]
 8008068:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	693a      	ldr	r2, [r7, #16]
 800806e:	621a      	str	r2, [r3, #32]
}
 8008070:	bf00      	nop
 8008072:	371c      	adds	r7, #28
 8008074:	46bd      	mov	sp, r7
 8008076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807a:	4770      	bx	lr

0800807c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800807c:	b480      	push	{r7}
 800807e:	b087      	sub	sp, #28
 8008080:	af00      	add	r7, sp, #0
 8008082:	60f8      	str	r0, [r7, #12]
 8008084:	60b9      	str	r1, [r7, #8]
 8008086:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	6a1b      	ldr	r3, [r3, #32]
 800808c:	f023 0210 	bic.w	r2, r3, #16
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	699b      	ldr	r3, [r3, #24]
 8008098:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	6a1b      	ldr	r3, [r3, #32]
 800809e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80080a0:	697b      	ldr	r3, [r7, #20]
 80080a2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80080a6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	031b      	lsls	r3, r3, #12
 80080ac:	697a      	ldr	r2, [r7, #20]
 80080ae:	4313      	orrs	r3, r2
 80080b0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80080b2:	693b      	ldr	r3, [r7, #16]
 80080b4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80080b8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80080ba:	68bb      	ldr	r3, [r7, #8]
 80080bc:	011b      	lsls	r3, r3, #4
 80080be:	693a      	ldr	r2, [r7, #16]
 80080c0:	4313      	orrs	r3, r2
 80080c2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	697a      	ldr	r2, [r7, #20]
 80080c8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	693a      	ldr	r2, [r7, #16]
 80080ce:	621a      	str	r2, [r3, #32]
}
 80080d0:	bf00      	nop
 80080d2:	371c      	adds	r7, #28
 80080d4:	46bd      	mov	sp, r7
 80080d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080da:	4770      	bx	lr

080080dc <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80080dc:	b480      	push	{r7}
 80080de:	b087      	sub	sp, #28
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	60f8      	str	r0, [r7, #12]
 80080e4:	60b9      	str	r1, [r7, #8]
 80080e6:	607a      	str	r2, [r7, #4]
 80080e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	6a1b      	ldr	r3, [r3, #32]
 80080ee:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	69db      	ldr	r3, [r3, #28]
 80080fa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	6a1b      	ldr	r3, [r3, #32]
 8008100:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8008102:	697b      	ldr	r3, [r7, #20]
 8008104:	f023 0303 	bic.w	r3, r3, #3
 8008108:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800810a:	697a      	ldr	r2, [r7, #20]
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	4313      	orrs	r3, r2
 8008110:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8008112:	697b      	ldr	r3, [r7, #20]
 8008114:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008118:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800811a:	683b      	ldr	r3, [r7, #0]
 800811c:	011b      	lsls	r3, r3, #4
 800811e:	b2db      	uxtb	r3, r3
 8008120:	697a      	ldr	r2, [r7, #20]
 8008122:	4313      	orrs	r3, r2
 8008124:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8008126:	693b      	ldr	r3, [r7, #16]
 8008128:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800812c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800812e:	68bb      	ldr	r3, [r7, #8]
 8008130:	021b      	lsls	r3, r3, #8
 8008132:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8008136:	693a      	ldr	r2, [r7, #16]
 8008138:	4313      	orrs	r3, r2
 800813a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	697a      	ldr	r2, [r7, #20]
 8008140:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	693a      	ldr	r2, [r7, #16]
 8008146:	621a      	str	r2, [r3, #32]
}
 8008148:	bf00      	nop
 800814a:	371c      	adds	r7, #28
 800814c:	46bd      	mov	sp, r7
 800814e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008152:	4770      	bx	lr

08008154 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008154:	b480      	push	{r7}
 8008156:	b087      	sub	sp, #28
 8008158:	af00      	add	r7, sp, #0
 800815a:	60f8      	str	r0, [r7, #12]
 800815c:	60b9      	str	r1, [r7, #8]
 800815e:	607a      	str	r2, [r7, #4]
 8008160:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	6a1b      	ldr	r3, [r3, #32]
 8008166:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	69db      	ldr	r3, [r3, #28]
 8008172:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	6a1b      	ldr	r3, [r3, #32]
 8008178:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800817a:	697b      	ldr	r3, [r7, #20]
 800817c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008180:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	021b      	lsls	r3, r3, #8
 8008186:	697a      	ldr	r2, [r7, #20]
 8008188:	4313      	orrs	r3, r2
 800818a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800818c:	697b      	ldr	r3, [r7, #20]
 800818e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008192:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008194:	683b      	ldr	r3, [r7, #0]
 8008196:	031b      	lsls	r3, r3, #12
 8008198:	b29b      	uxth	r3, r3
 800819a:	697a      	ldr	r2, [r7, #20]
 800819c:	4313      	orrs	r3, r2
 800819e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80081a0:	693b      	ldr	r3, [r7, #16]
 80081a2:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80081a6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80081a8:	68bb      	ldr	r3, [r7, #8]
 80081aa:	031b      	lsls	r3, r3, #12
 80081ac:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80081b0:	693a      	ldr	r2, [r7, #16]
 80081b2:	4313      	orrs	r3, r2
 80081b4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	697a      	ldr	r2, [r7, #20]
 80081ba:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	693a      	ldr	r2, [r7, #16]
 80081c0:	621a      	str	r2, [r3, #32]
}
 80081c2:	bf00      	nop
 80081c4:	371c      	adds	r7, #28
 80081c6:	46bd      	mov	sp, r7
 80081c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081cc:	4770      	bx	lr

080081ce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80081ce:	b480      	push	{r7}
 80081d0:	b085      	sub	sp, #20
 80081d2:	af00      	add	r7, sp, #0
 80081d4:	6078      	str	r0, [r7, #4]
 80081d6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	689b      	ldr	r3, [r3, #8]
 80081dc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80081e4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80081e6:	683a      	ldr	r2, [r7, #0]
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	4313      	orrs	r3, r2
 80081ec:	f043 0307 	orr.w	r3, r3, #7
 80081f0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	68fa      	ldr	r2, [r7, #12]
 80081f6:	609a      	str	r2, [r3, #8]
}
 80081f8:	bf00      	nop
 80081fa:	3714      	adds	r7, #20
 80081fc:	46bd      	mov	sp, r7
 80081fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008202:	4770      	bx	lr

08008204 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008204:	b480      	push	{r7}
 8008206:	b087      	sub	sp, #28
 8008208:	af00      	add	r7, sp, #0
 800820a:	60f8      	str	r0, [r7, #12]
 800820c:	60b9      	str	r1, [r7, #8]
 800820e:	607a      	str	r2, [r7, #4]
 8008210:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	689b      	ldr	r3, [r3, #8]
 8008216:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008218:	697b      	ldr	r3, [r7, #20]
 800821a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800821e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008220:	683b      	ldr	r3, [r7, #0]
 8008222:	021a      	lsls	r2, r3, #8
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	431a      	orrs	r2, r3
 8008228:	68bb      	ldr	r3, [r7, #8]
 800822a:	4313      	orrs	r3, r2
 800822c:	697a      	ldr	r2, [r7, #20]
 800822e:	4313      	orrs	r3, r2
 8008230:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	697a      	ldr	r2, [r7, #20]
 8008236:	609a      	str	r2, [r3, #8]
}
 8008238:	bf00      	nop
 800823a:	371c      	adds	r7, #28
 800823c:	46bd      	mov	sp, r7
 800823e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008242:	4770      	bx	lr

08008244 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008244:	b480      	push	{r7}
 8008246:	b087      	sub	sp, #28
 8008248:	af00      	add	r7, sp, #0
 800824a:	60f8      	str	r0, [r7, #12]
 800824c:	60b9      	str	r1, [r7, #8]
 800824e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008250:	68bb      	ldr	r3, [r7, #8]
 8008252:	f003 031f 	and.w	r3, r3, #31
 8008256:	2201      	movs	r2, #1
 8008258:	fa02 f303 	lsl.w	r3, r2, r3
 800825c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	6a1a      	ldr	r2, [r3, #32]
 8008262:	697b      	ldr	r3, [r7, #20]
 8008264:	43db      	mvns	r3, r3
 8008266:	401a      	ands	r2, r3
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	6a1a      	ldr	r2, [r3, #32]
 8008270:	68bb      	ldr	r3, [r7, #8]
 8008272:	f003 031f 	and.w	r3, r3, #31
 8008276:	6879      	ldr	r1, [r7, #4]
 8008278:	fa01 f303 	lsl.w	r3, r1, r3
 800827c:	431a      	orrs	r2, r3
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	621a      	str	r2, [r3, #32]
}
 8008282:	bf00      	nop
 8008284:	371c      	adds	r7, #28
 8008286:	46bd      	mov	sp, r7
 8008288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828c:	4770      	bx	lr
	...

08008290 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008290:	b480      	push	{r7}
 8008292:	b085      	sub	sp, #20
 8008294:	af00      	add	r7, sp, #0
 8008296:	6078      	str	r0, [r7, #4]
 8008298:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80082a0:	2b01      	cmp	r3, #1
 80082a2:	d101      	bne.n	80082a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80082a4:	2302      	movs	r3, #2
 80082a6:	e05a      	b.n	800835e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	2201      	movs	r2, #1
 80082ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	2202      	movs	r2, #2
 80082b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	685b      	ldr	r3, [r3, #4]
 80082be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	689b      	ldr	r3, [r3, #8]
 80082c6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80082ce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80082d0:	683b      	ldr	r3, [r7, #0]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	68fa      	ldr	r2, [r7, #12]
 80082d6:	4313      	orrs	r3, r2
 80082d8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	68fa      	ldr	r2, [r7, #12]
 80082e0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	4a21      	ldr	r2, [pc, #132]	; (800836c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80082e8:	4293      	cmp	r3, r2
 80082ea:	d022      	beq.n	8008332 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80082f4:	d01d      	beq.n	8008332 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	4a1d      	ldr	r2, [pc, #116]	; (8008370 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80082fc:	4293      	cmp	r3, r2
 80082fe:	d018      	beq.n	8008332 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	4a1b      	ldr	r2, [pc, #108]	; (8008374 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008306:	4293      	cmp	r3, r2
 8008308:	d013      	beq.n	8008332 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	4a1a      	ldr	r2, [pc, #104]	; (8008378 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008310:	4293      	cmp	r3, r2
 8008312:	d00e      	beq.n	8008332 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	4a18      	ldr	r2, [pc, #96]	; (800837c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800831a:	4293      	cmp	r3, r2
 800831c:	d009      	beq.n	8008332 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	4a17      	ldr	r2, [pc, #92]	; (8008380 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008324:	4293      	cmp	r3, r2
 8008326:	d004      	beq.n	8008332 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	4a15      	ldr	r2, [pc, #84]	; (8008384 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800832e:	4293      	cmp	r3, r2
 8008330:	d10c      	bne.n	800834c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008332:	68bb      	ldr	r3, [r7, #8]
 8008334:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008338:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800833a:	683b      	ldr	r3, [r7, #0]
 800833c:	685b      	ldr	r3, [r3, #4]
 800833e:	68ba      	ldr	r2, [r7, #8]
 8008340:	4313      	orrs	r3, r2
 8008342:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	68ba      	ldr	r2, [r7, #8]
 800834a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	2201      	movs	r2, #1
 8008350:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	2200      	movs	r2, #0
 8008358:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800835c:	2300      	movs	r3, #0
}
 800835e:	4618      	mov	r0, r3
 8008360:	3714      	adds	r7, #20
 8008362:	46bd      	mov	sp, r7
 8008364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008368:	4770      	bx	lr
 800836a:	bf00      	nop
 800836c:	40010000 	.word	0x40010000
 8008370:	40000400 	.word	0x40000400
 8008374:	40000800 	.word	0x40000800
 8008378:	40000c00 	.word	0x40000c00
 800837c:	40010400 	.word	0x40010400
 8008380:	40014000 	.word	0x40014000
 8008384:	40001800 	.word	0x40001800

08008388 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008388:	b480      	push	{r7}
 800838a:	b083      	sub	sp, #12
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008390:	bf00      	nop
 8008392:	370c      	adds	r7, #12
 8008394:	46bd      	mov	sp, r7
 8008396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839a:	4770      	bx	lr

0800839c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800839c:	b480      	push	{r7}
 800839e:	b083      	sub	sp, #12
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80083a4:	bf00      	nop
 80083a6:	370c      	adds	r7, #12
 80083a8:	46bd      	mov	sp, r7
 80083aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ae:	4770      	bx	lr

080083b0 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 80083b0:	b480      	push	{r7}
 80083b2:	b085      	sub	sp, #20
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
 80083b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 80083ba:	2300      	movs	r3, #0
 80083bc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 80083be:	683b      	ldr	r3, [r7, #0]
 80083c0:	681a      	ldr	r2, [r3, #0]
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083c8:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 80083ca:	68fa      	ldr	r2, [r7, #12]
 80083cc:	4b20      	ldr	r3, [pc, #128]	; (8008450 <FSMC_NORSRAM_Init+0xa0>)
 80083ce:	4013      	ands	r3, r2
 80083d0:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 80083d2:	683b      	ldr	r3, [r7, #0]
 80083d4:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 80083d6:	683b      	ldr	r3, [r7, #0]
 80083d8:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 80083da:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 80083dc:	683b      	ldr	r3, [r7, #0]
 80083de:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 80083e0:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 80083e2:	683b      	ldr	r3, [r7, #0]
 80083e4:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 80083e6:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 80083e8:	683b      	ldr	r3, [r7, #0]
 80083ea:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 80083ec:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 80083ee:	683b      	ldr	r3, [r7, #0]
 80083f0:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 80083f2:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 80083f4:	683b      	ldr	r3, [r7, #0]
 80083f6:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 80083f8:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 80083fa:	683b      	ldr	r3, [r7, #0]
 80083fc:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 80083fe:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 8008400:	683b      	ldr	r3, [r7, #0]
 8008402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 8008404:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 8008406:	683b      	ldr	r3, [r7, #0]
 8008408:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 800840a:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 800840c:	683b      	ldr	r3, [r7, #0]
 800840e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 8008410:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 8008412:	683b      	ldr	r3, [r7, #0]
 8008414:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 8008416:	431a      	orrs	r2, r3
                     Init->WriteBurst
 8008418:	683b      	ldr	r3, [r7, #0]
 800841a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 800841c:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800841e:	68fa      	ldr	r2, [r7, #12]
 8008420:	4313      	orrs	r3, r2
 8008422:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8008424:	683b      	ldr	r3, [r7, #0]
 8008426:	689b      	ldr	r3, [r3, #8]
 8008428:	2b08      	cmp	r3, #8
 800842a:	d103      	bne.n	8008434 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008432:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 8008434:	683b      	ldr	r3, [r7, #0]
 8008436:	681a      	ldr	r2, [r3, #0]
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	68f9      	ldr	r1, [r7, #12]
 800843c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8008440:	2300      	movs	r3, #0
}
 8008442:	4618      	mov	r0, r3
 8008444:	3714      	adds	r7, #20
 8008446:	46bd      	mov	sp, r7
 8008448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844c:	4770      	bx	lr
 800844e:	bf00      	nop
 8008450:	fff00080 	.word	0xfff00080

08008454 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8008454:	b480      	push	{r7}
 8008456:	b087      	sub	sp, #28
 8008458:	af00      	add	r7, sp, #0
 800845a:	60f8      	str	r0, [r7, #12]
 800845c:	60b9      	str	r1, [r7, #8]
 800845e:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 8008460:	2300      	movs	r3, #0
 8008462:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	1c5a      	adds	r2, r3, #1
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800846e:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 8008470:	697b      	ldr	r3, [r7, #20]
 8008472:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8008476:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008478:	68bb      	ldr	r3, [r7, #8]
 800847a:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 800847c:	68bb      	ldr	r3, [r7, #8]
 800847e:	685b      	ldr	r3, [r3, #4]
 8008480:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008482:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 8008484:	68bb      	ldr	r3, [r7, #8]
 8008486:	689b      	ldr	r3, [r3, #8]
 8008488:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 800848a:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 800848c:	68bb      	ldr	r3, [r7, #8]
 800848e:	68db      	ldr	r3, [r3, #12]
 8008490:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 8008492:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8008494:	68bb      	ldr	r3, [r7, #8]
 8008496:	691b      	ldr	r3, [r3, #16]
 8008498:	3b01      	subs	r3, #1
 800849a:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 800849c:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 800849e:	68bb      	ldr	r3, [r7, #8]
 80084a0:	695b      	ldr	r3, [r3, #20]
 80084a2:	3b02      	subs	r3, #2
 80084a4:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 80084a6:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 80084a8:	68bb      	ldr	r3, [r7, #8]
 80084aa:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80084ac:	4313      	orrs	r3, r2
 80084ae:	697a      	ldr	r2, [r7, #20]
 80084b0:	4313      	orrs	r3, r2
 80084b2:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	1c5a      	adds	r2, r3, #1
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	6979      	ldr	r1, [r7, #20]
 80084bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 80084c0:	2300      	movs	r3, #0
}
 80084c2:	4618      	mov	r0, r3
 80084c4:	371c      	adds	r7, #28
 80084c6:	46bd      	mov	sp, r7
 80084c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084cc:	4770      	bx	lr
	...

080084d0 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 80084d0:	b480      	push	{r7}
 80084d2:	b087      	sub	sp, #28
 80084d4:	af00      	add	r7, sp, #0
 80084d6:	60f8      	str	r0, [r7, #12]
 80084d8:	60b9      	str	r1, [r7, #8]
 80084da:	607a      	str	r2, [r7, #4]
 80084dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 80084de:	2300      	movs	r3, #0
 80084e0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 80084e2:	683b      	ldr	r3, [r7, #0]
 80084e4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80084e8:	d122      	bne.n	8008530 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	687a      	ldr	r2, [r7, #4]
 80084ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084f2:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 80084f4:	697a      	ldr	r2, [r7, #20]
 80084f6:	4b15      	ldr	r3, [pc, #84]	; (800854c <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 80084f8:	4013      	ands	r3, r2
 80084fa:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80084fc:	68bb      	ldr	r3, [r7, #8]
 80084fe:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 8008500:	68bb      	ldr	r3, [r7, #8]
 8008502:	685b      	ldr	r3, [r3, #4]
 8008504:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008506:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 8008508:	68bb      	ldr	r3, [r7, #8]
 800850a:	689b      	ldr	r3, [r3, #8]
 800850c:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 800850e:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8008510:	68bb      	ldr	r3, [r7, #8]
 8008512:	68db      	ldr	r3, [r3, #12]
 8008514:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 8008516:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 8008518:	68bb      	ldr	r3, [r7, #8]
 800851a:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 800851c:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800851e:	697a      	ldr	r2, [r7, #20]
 8008520:	4313      	orrs	r3, r2
 8008522:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	687a      	ldr	r2, [r7, #4]
 8008528:	6979      	ldr	r1, [r7, #20]
 800852a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800852e:	e005      	b.n	800853c <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	687a      	ldr	r2, [r7, #4]
 8008534:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8008538:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 800853c:	2300      	movs	r3, #0
}
 800853e:	4618      	mov	r0, r3
 8008540:	371c      	adds	r7, #28
 8008542:	46bd      	mov	sp, r7
 8008544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008548:	4770      	bx	lr
 800854a:	bf00      	nop
 800854c:	cff00000 	.word	0xcff00000

08008550 <__libc_init_array>:
 8008550:	b570      	push	{r4, r5, r6, lr}
 8008552:	4d0d      	ldr	r5, [pc, #52]	; (8008588 <__libc_init_array+0x38>)
 8008554:	4c0d      	ldr	r4, [pc, #52]	; (800858c <__libc_init_array+0x3c>)
 8008556:	1b64      	subs	r4, r4, r5
 8008558:	10a4      	asrs	r4, r4, #2
 800855a:	2600      	movs	r6, #0
 800855c:	42a6      	cmp	r6, r4
 800855e:	d109      	bne.n	8008574 <__libc_init_array+0x24>
 8008560:	4d0b      	ldr	r5, [pc, #44]	; (8008590 <__libc_init_array+0x40>)
 8008562:	4c0c      	ldr	r4, [pc, #48]	; (8008594 <__libc_init_array+0x44>)
 8008564:	f000 f820 	bl	80085a8 <_init>
 8008568:	1b64      	subs	r4, r4, r5
 800856a:	10a4      	asrs	r4, r4, #2
 800856c:	2600      	movs	r6, #0
 800856e:	42a6      	cmp	r6, r4
 8008570:	d105      	bne.n	800857e <__libc_init_array+0x2e>
 8008572:	bd70      	pop	{r4, r5, r6, pc}
 8008574:	f855 3b04 	ldr.w	r3, [r5], #4
 8008578:	4798      	blx	r3
 800857a:	3601      	adds	r6, #1
 800857c:	e7ee      	b.n	800855c <__libc_init_array+0xc>
 800857e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008582:	4798      	blx	r3
 8008584:	3601      	adds	r6, #1
 8008586:	e7f2      	b.n	800856e <__libc_init_array+0x1e>
 8008588:	08008958 	.word	0x08008958
 800858c:	08008958 	.word	0x08008958
 8008590:	08008958 	.word	0x08008958
 8008594:	0800895c 	.word	0x0800895c

08008598 <memset>:
 8008598:	4402      	add	r2, r0
 800859a:	4603      	mov	r3, r0
 800859c:	4293      	cmp	r3, r2
 800859e:	d100      	bne.n	80085a2 <memset+0xa>
 80085a0:	4770      	bx	lr
 80085a2:	f803 1b01 	strb.w	r1, [r3], #1
 80085a6:	e7f9      	b.n	800859c <memset+0x4>

080085a8 <_init>:
 80085a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085aa:	bf00      	nop
 80085ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80085ae:	bc08      	pop	{r3}
 80085b0:	469e      	mov	lr, r3
 80085b2:	4770      	bx	lr

080085b4 <_fini>:
 80085b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085b6:	bf00      	nop
 80085b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80085ba:	bc08      	pop	{r3}
 80085bc:	469e      	mov	lr, r3
 80085be:	4770      	bx	lr
