
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003779                       # Number of seconds simulated
sim_ticks                                  3779490342                       # Number of ticks simulated
final_tick                               575310528018                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 309556                       # Simulator instruction rate (inst/s)
host_op_rate                                   398445                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 272427                       # Simulator tick rate (ticks/s)
host_mem_usage                               16925488                       # Number of bytes of host memory used
host_seconds                                 13873.40                       # Real time elapsed on the host
sim_insts                                  4294594901                       # Number of instructions simulated
sim_ops                                    5527785043                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         6016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       495232                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       659584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       359680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       490240                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2027008                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         6016                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           22272                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       381824                       # Number of bytes written to this memory
system.physmem.bytes_written::total            381824                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           47                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3869                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5153                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2810                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         3830                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 15836                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2983                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2983                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1591749                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    131031424                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1490148                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    174516652                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1422414                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     95166270                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1388547                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data    129710611                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               536317814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1591749                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1490148                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1422414                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1388547                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5892858                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         101025261                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              101025261                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         101025261                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1591749                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    131031424                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1490148                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    174516652                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1422414                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     95166270                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1388547                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data    129710611                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              637343076                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 9063527                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2856860                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2491144                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       188829                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1436550                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1385436                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200319                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5797                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3499118                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15862374                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2856860                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1585755                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3358000                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         876060                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        470586                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1720584                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90590                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8013785                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.280420                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.278462                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4655785     58.10%     58.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          600865      7.50%     65.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          293288      3.66%     69.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          221986      2.77%     72.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          183512      2.29%     74.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          158105      1.97%     76.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54734      0.68%     76.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195662      2.44%     79.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1649848     20.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8013785                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.315204                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.750133                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3623503                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       446405                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3244197                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16431                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        683248                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       312597                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2846                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17728027                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4411                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        683248                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3775126                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         245114                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        52857                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3107748                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       149685                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17169232                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           76                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         71393                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        65903                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22733510                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78170895                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78170895                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903406                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7830068                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2136                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1135                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           375888                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2628200                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595557                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7642                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       200469                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16149574                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2140                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13775777                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18145                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4669134                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12653714                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          105                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8013785                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.719010                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.853966                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2940174     36.69%     36.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1687076     21.05%     57.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       856909     10.69%     68.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       998382     12.46%     80.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       742173      9.26%     90.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       477366      5.96%     96.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       204389      2.55%     98.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60647      0.76%     99.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46669      0.58%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8013785                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58618     73.21%     73.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     73.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     73.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     73.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     73.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     73.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     73.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     73.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     73.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     73.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     73.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     73.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     73.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     73.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     73.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     73.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     73.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     73.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     73.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     73.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     73.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     73.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     73.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     73.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     73.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     73.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     73.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     73.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12420     15.51%     88.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9025     11.27%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10809393     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109524      0.80%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2361962     17.15%     96.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       493902      3.59%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13775777                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.519913                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80063                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005812                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35663547                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20820947                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13293699                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13855840                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22591                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       740123                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           88                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          103                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155801                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        683248                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         169729                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8679                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16151715                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62518                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2628200                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595557                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1125                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4304                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           50                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          103                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95142                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111710                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       206852                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13474239                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2260040                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       301538                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2741117                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018315                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            481077                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.486644                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13318854                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13293699                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7997551                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19695069                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.466725                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.406069                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370187                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4781718                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2035                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187076                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7330537                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.551071                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.280376                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3495015     47.68%     47.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1532496     20.91%     68.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837212     11.42%     80.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305359      4.17%     84.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       261797      3.57%     87.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       116728      1.59%     89.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       280863      3.83%     93.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77352      1.06%     94.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       423715      5.78%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7330537                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370187                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888074                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779015                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928960                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       423715                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23058623                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32987925                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5598                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1049742                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370187                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.906352                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.906352                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.103324                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.103324                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62391893                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17446836                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18292740                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2030                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  11                       # Number of system calls
system.switch_cpus1.numCycles                 9063527                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2775631                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2252597                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       189557                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1154625                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1094499                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          295021                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8204                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2911924                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15310441                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2775631                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1389520                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3233425                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         996638                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        791528                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1432976                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        87040                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7739568                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.438658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.299029                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4506143     58.22%     58.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          203658      2.63%     60.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          231416      2.99%     63.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          420709      5.44%     69.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          187342      2.42%     71.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          290756      3.76%     75.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          159179      2.06%     77.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          135599      1.75%     79.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1604766     20.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7739568                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.306242                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.689237                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3073130                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       748295                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3085340                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        31971                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        800827                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       472312                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1890                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18223762                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4405                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        800827                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3240429                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         172652                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       343679                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2946142                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       235834                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      17514826                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         4970                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        126215                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        68136                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          800                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     24532302                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     81593337                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     81593337                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15090519                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9441701                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3680                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2209                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           603291                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1632341                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       835937                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11494                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       188955                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          16457767                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3683                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13261872                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27528                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5553726                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     16600021                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          704                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7739568                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.713516                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.921246                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2885793     37.29%     37.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1609745     20.80%     58.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1043816     13.49%     71.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       745274      9.63%     81.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       639196      8.26%     89.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       333590      4.31%     93.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       337393      4.36%     98.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        78507      1.01%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        66254      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7739568                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          96240     76.20%     76.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     76.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13343     10.57%     86.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16706     13.23%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11050594     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       187474      1.41%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1460      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1321265      9.96%     94.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       701079      5.29%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13261872                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.463213                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             126293                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009523                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     34417127                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22015313                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     12874215                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13388165                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        25810                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       637056                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          221                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          144                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       212319                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        800827                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          76735                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9153                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     16461450                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        56955                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1632341                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       835937                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2198                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6515                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          144                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       112335                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       108418                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       220753                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13007533                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1232715                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       254333                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1902985                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1841693                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            670270                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.435151                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              12884267                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             12874215                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8425874                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         23640230                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.420442                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356421                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      8844886                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     10863308                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5598162                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2979                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       191977                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      6938741                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.565602                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.145583                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2906419     41.89%     41.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1815947     26.17%     68.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       746835     10.76%     78.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       371245      5.35%     84.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       376320      5.42%     89.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       145935      2.10%     91.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       159762      2.30%     94.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        83795      1.21%     95.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       332483      4.79%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      6938741                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      8844886                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      10863308                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1618894                       # Number of memory references committed
system.switch_cpus1.commit.loads               995279                       # Number of loads committed
system.switch_cpus1.commit.membars               1482                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1561922                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          9786894                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       221036                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       332483                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23067585                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           33724550                       # The number of ROB writes
system.switch_cpus1.timesIdled                   6628                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1323959                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            8844886                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             10863308                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      8844886                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.024719                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.024719                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.975877                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.975877                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        58480602                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       17794581                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       16866978                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2972                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 9063527                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3110797                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2534265                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       206773                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1307348                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1210074                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          331904                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9120                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3204412                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16994403                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3110797                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1541978                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3560357                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1112355                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        671966                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1572262                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        89341                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8339348                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.524043                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.355685                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4778991     57.31%     57.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          246931      2.96%     60.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          259475      3.11%     63.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          409567      4.91%     68.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          193336      2.32%     70.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          274464      3.29%     73.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          183919      2.21%     76.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          136205      1.63%     77.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1856460     22.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8339348                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.343221                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.875032                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3374645                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       627692                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3406717                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        28736                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        901554                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       528181                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1057                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20301127                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         3942                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        901554                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3545048                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         120024                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       288441                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3263114                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       221163                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19567209                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           71                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        127829                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        65295                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     27401124                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     91221059                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     91221059                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16706036                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10695054                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3367                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1723                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           584399                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1820276                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       939853                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10207                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       368210                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18335927                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3382                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14555078                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        25682                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6323162                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19539132                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           31                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8339348                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.745350                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.922848                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3011975     36.12%     36.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1754374     21.04%     57.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1180601     14.16%     71.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       780012      9.35%     80.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       703902      8.44%     89.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       396809      4.76%     93.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       357093      4.28%     98.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        79401      0.95%     99.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        75181      0.90%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8339348                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         109534     78.18%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15290     10.91%     89.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        15282     10.91%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12151037     83.48%     83.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       193563      1.33%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1643      0.01%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1445186      9.93%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       763649      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14555078                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.605896                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             140106                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009626                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     37615292                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24662591                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14140045                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14695184                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        21027                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       727320                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           71                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          125                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       248122                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        901554                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          76710                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        13235                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18339311                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        46727                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1820276                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       939853                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1713                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10798                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          125                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       124533                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       116022                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       240555                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14292771                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1346936                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       262307                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2085632                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2031773                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            738696                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.576955                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14151002                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14140045                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9279384                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26387292                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.560104                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351661                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9734372                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11984497                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6354838                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3351                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       208617                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7437794                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.611297                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.160387                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2965576     39.87%     39.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2050464     27.57%     67.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       814648     10.95%     78.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       409283      5.50%     83.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       378430      5.09%     88.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       173332      2.33%     91.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       187908      2.53%     93.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        96164      1.29%     95.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       361989      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7437794                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9734372                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11984497                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1784682                       # Number of memory references committed
system.switch_cpus2.commit.loads              1092951                       # Number of loads committed
system.switch_cpus2.commit.membars               1669                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1730284                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10796274                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       246990                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       361989                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25414971                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           37581239                       # The number of ROB writes
system.switch_cpus2.timesIdled                   5041                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 724179                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9734372                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11984497                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9734372                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.931085                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.931085                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.074016                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.074016                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        64170524                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19614493                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18687116                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3338                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus3.numCycles                 9063527                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2873196                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2337821                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       193444                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1187417                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1110794                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          303599                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8627                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2868098                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              15861495                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2873196                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1414393                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3490461                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1037127                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        964763                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1404575                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        82380                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8163475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.403871                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.273988                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4673014     57.24%     57.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          306922      3.76%     61.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          246308      3.02%     64.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          599820      7.35%     71.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          158790      1.95%     73.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          217088      2.66%     75.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          150021      1.84%     77.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           87883      1.08%     78.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1723629     21.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8163475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.317006                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.750036                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2993987                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       952149                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3355714                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        21743                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        839876                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       490129                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          284                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      18996328                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1501                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        839876                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3213335                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         134228                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       501237                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3153723                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       321071                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18322748                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          392                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        129601                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       103708                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           24                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     25630126                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     85543769                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     85543769                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15712967                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         9917081                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3896                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2357                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           898081                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1721449                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       892826                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18180                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       350168                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17297760                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3905                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13722124                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28363                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5957603                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18341945                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          772                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8163475                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.680917                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.884195                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3092737     37.89%     37.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1659277     20.33%     58.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1107782     13.57%     71.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       805233      9.86%     81.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       695506      8.52%     90.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       363660      4.45%     94.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       310657      3.81%     98.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        61666      0.76%     99.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        66957      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8163475                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          81243     69.91%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             3      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         17620     15.16%     85.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17346     14.93%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11408771     83.14%     83.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       191489      1.40%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1532      0.01%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1371873     10.00%     94.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       748459      5.45%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13722124                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.513994                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             116212                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008469                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     35752296                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     23259449                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13368048                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13838336                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        53113                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       680969                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          338                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          184                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       225774                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        839876                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          84823                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8142                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17301666                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        37050                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1721449                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       892826                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2346                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6361                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          184                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       116998                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       109952                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       226950                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13503021                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1283924                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       219101                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2014238                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1902997                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            730314                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.489820                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13377298                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13368048                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8690879                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         24697539                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.474928                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351893                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9207029                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11316064                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      5985650                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3133                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       196573                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7323599                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.545151                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.117904                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3075063     41.99%     41.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1922926     26.26%     68.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       775095     10.58%     78.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       447391      6.11%     84.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       357461      4.88%     89.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       150482      2.05%     91.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       178115      2.43%     94.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        86697      1.18%     95.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       330369      4.51%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7323599                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9207029                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11316064                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1707528                       # Number of memory references committed
system.switch_cpus3.commit.loads              1040476                       # Number of loads committed
system.switch_cpus3.commit.membars               1556                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1623090                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10199367                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       230698                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       330369                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24294788                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           35443962                       # The number of ROB writes
system.switch_cpus3.timesIdled                   4879                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 900052                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9207029                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11316064                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9207029                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.984414                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.984414                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.015833                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.015833                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        60745400                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18469500                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17515935                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3130                       # number of misc regfile writes
system.l20.replacements                          3924                       # number of replacements
system.l20.tagsinuse                       511.769418                       # Cycle average of tags in use
system.l20.total_refs                            2449                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4436                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.552074                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            5.859364                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     5.020041                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   462.968322                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data            37.921693                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.011444                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.009805                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.904235                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.074066                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999550                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         1546                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   1548                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             548                       # number of Writeback hits
system.l20.Writeback_hits::total                  548                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           18                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         1564                       # number of demand (read+write) hits
system.l20.demand_hits::total                    1566                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         1564                       # number of overall hits
system.l20.overall_hits::total                   1566                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           47                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3862                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 3909                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            8                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  8                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           47                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3870                       # number of demand (read+write) misses
system.l20.demand_misses::total                  3917                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           47                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3870                       # number of overall misses
system.l20.overall_misses::total                 3917                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     14173181                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    618332807                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      632505988                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data      1211977                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total      1211977                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     14173181                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    619544784                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       633717965                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     14173181                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    619544784                       # number of overall miss cycles
system.l20.overall_miss_latency::total      633717965                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           49                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5408                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5457                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          548                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              548                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           26                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               26                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           49                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5434                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5483                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           49                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5434                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5483                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.959184                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.714127                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.716328                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.307692                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.307692                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.959184                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.712183                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.714390                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.959184                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.712183                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.714390                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 301557.042553                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 160106.889436                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 161807.620363                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data 151497.125000                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 151497.125000                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 301557.042553                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 160089.091473                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 161786.562420                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 301557.042553                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 160089.091473                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 161786.562420                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 414                       # number of writebacks
system.l20.writebacks::total                      414                       # number of writebacks
system.l20.ReadReq_mshr_hits::switch_cpus0.data            1                       # number of ReadReq MSHR hits
system.l20.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l20.demand_mshr_hits::switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l20.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l20.overall_mshr_hits::switch_cpus0.data            1                       # number of overall MSHR hits
system.l20.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           47                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3861                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            3908                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            8                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             8                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           47                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3869                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             3916                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           47                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3869                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            3916                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     13637286                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    574008244                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    587645530                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data      1121337                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total      1121337                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     13637286                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    575129581                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    588766867                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     13637286                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    575129581                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    588766867                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.959184                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.713942                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.716144                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.307692                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.307692                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.959184                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.711999                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.714208                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.959184                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.711999                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.714208                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 290155.021277                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148668.283864                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 150369.889969                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 140167.125000                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 140167.125000                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 290155.021277                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 148650.705867                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 150349.046731                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 290155.021277                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 148650.705867                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 150349.046731                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          5210                       # number of replacements
system.l21.tagsinuse                       511.396994                       # Cycle average of tags in use
system.l21.total_refs                            2804                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5722                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.490038                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            6.866488                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.910753                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   453.337819                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data            46.281934                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.013411                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.009591                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.885425                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.090394                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.998822                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         1433                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   1436                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             732                       # number of Writeback hits
system.l21.Writeback_hits::total                  732                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           35                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   35                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         1468                       # number of demand (read+write) hits
system.l21.demand_hits::total                    1471                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         1468                       # number of overall hits
system.l21.overall_hits::total                   1471                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           44                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         5138                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 5182                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data           16                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                 16                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           44                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         5154                       # number of demand (read+write) misses
system.l21.demand_misses::total                  5198                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           44                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         5154                       # number of overall misses
system.l21.overall_misses::total                 5198                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     10118347                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    925876590                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      935994937                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      2943234                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      2943234                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     10118347                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    928819824                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       938938171                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     10118347                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    928819824                       # number of overall miss cycles
system.l21.overall_miss_latency::total      938938171                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           47                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6571                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6618                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          732                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              732                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           51                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               51                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           47                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6622                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6669                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           47                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6622                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6669                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.936170                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.781921                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.783016                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.313725                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.313725                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.936170                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.778315                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.779427                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.936170                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.778315                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.779427                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 229962.431818                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 180201.749708                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 180624.264184                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 183952.125000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 183952.125000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 229962.431818                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 180213.392317                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 180634.507695                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 229962.431818                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 180213.392317                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 180634.507695                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 565                       # number of writebacks
system.l21.writebacks::total                      565                       # number of writebacks
system.l21.ReadReq_mshr_hits::switch_cpus1.data            1                       # number of ReadReq MSHR hits
system.l21.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l21.demand_mshr_hits::switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l21.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l21.overall_mshr_hits::switch_cpus1.data            1                       # number of overall MSHR hits
system.l21.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         5137                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            5181                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data           16                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total            16                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         5153                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             5197                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         5153                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            5197                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      9612358                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    866109636                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    875721994                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      2757853                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      2757853                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      9612358                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    868867489                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    878479847                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      9612358                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    868867489                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    878479847                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.936170                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.781768                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.782865                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.313725                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.313725                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.936170                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.778164                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.779277                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.936170                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.778164                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.779277                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 218462.681818                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 168602.226202                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 169025.669562                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 172365.812500                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 172365.812500                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 218462.681818                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 168613.912090                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 169035.952857                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 218462.681818                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 168613.912090                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 169035.952857                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          2866                       # number of replacements
system.l22.tagsinuse                       511.439652                       # Cycle average of tags in use
system.l22.total_refs                            3625                       # Total number of references to valid blocks.
system.l22.sampled_refs                          3378                       # Sample count of references to valid blocks.
system.l22.avg_refs                          1.073120                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks            6.317886                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     5.486639                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   427.010528                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data            72.624599                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.012340                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.010716                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.834005                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.141845                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.998906                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         1502                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   1504                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             912                       # number of Writeback hits
system.l22.Writeback_hits::total                  912                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           51                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   51                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         1553                       # number of demand (read+write) hits
system.l22.demand_hits::total                    1555                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         1553                       # number of overall hits
system.l22.overall_hits::total                   1555                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           42                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         2809                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 2851                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            1                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           42                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         2810                       # number of demand (read+write) misses
system.l22.demand_misses::total                  2852                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           42                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         2810                       # number of overall misses
system.l22.overall_misses::total                 2852                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     13217678                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    438318295                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      451535973                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data       177330                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total       177330                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     13217678                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    438495625                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       451713303                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     13217678                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    438495625                       # number of overall miss cycles
system.l22.overall_miss_latency::total      451713303                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           44                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4311                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               4355                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          912                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              912                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           52                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           44                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         4363                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                4407                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           44                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         4363                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               4407                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.651589                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.654650                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data     0.019231                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total        0.019231                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.644052                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.647152                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.644052                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.647152                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 314706.619048                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 156040.688857                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 158378.103472                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data       177330                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total       177330                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 314706.619048                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 156048.265125                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 158384.748597                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 314706.619048                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 156048.265125                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 158384.748597                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 715                       # number of writebacks
system.l22.writebacks::total                      715                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         2809                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            2851                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            1                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         2810                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             2852                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         2810                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            2852                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     12740474                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    406212649                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    418953123                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data       165561                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total       165561                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     12740474                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    406378210                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    419118684                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     12740474                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    406378210                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    419118684                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.651589                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.654650                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.019231                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total     0.019231                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.644052                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.647152                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.644052                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.647152                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 303344.619048                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 144611.124600                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 146949.534549                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data       165561                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total       165561                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 303344.619048                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 144618.580071                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 146956.060309                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 303344.619048                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 144618.580071                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 146956.060309                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          3903                       # number of replacements
system.l23.tagsinuse                       511.400427                       # Cycle average of tags in use
system.l23.total_refs                            3470                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4415                       # Sample count of references to valid blocks.
system.l23.avg_refs                          0.785957                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           11.324327                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     3.814432                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   457.683275                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data            38.578394                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.022118                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.007450                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.893913                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.075348                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.998829                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         1330                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   1331                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1604                       # number of Writeback hits
system.l23.Writeback_hits::total                 1604                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           50                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   50                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         1380                       # number of demand (read+write) hits
system.l23.demand_hits::total                    1381                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         1380                       # number of overall hits
system.l23.overall_hits::total                   1381                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         3830                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 3871                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         3830                       # number of demand (read+write) misses
system.l23.demand_misses::total                  3871                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         3830                       # number of overall misses
system.l23.overall_misses::total                 3871                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     12091219                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    594648086                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      606739305                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     12091219                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    594648086                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       606739305                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     12091219                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    594648086                       # number of overall miss cycles
system.l23.overall_miss_latency::total      606739305                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5160                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5202                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1604                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1604                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           50                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               50                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5210                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5252                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5210                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5252                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.742248                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.744137                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.735125                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.737053                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.735125                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.737053                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 294907.780488                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 155260.596867                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 156739.680961                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 294907.780488                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 155260.596867                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 156739.680961                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 294907.780488                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 155260.596867                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 156739.680961                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                1289                       # number of writebacks
system.l23.writebacks::total                     1289                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         3830                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            3871                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         3830                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             3871                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         3830                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            3871                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     11625542                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    550935641                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    562561183                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     11625542                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    550935641                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    562561183                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     11625542                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    550935641                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    562561183                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.742248                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.744137                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.735125                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.737053                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.735125                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.737053                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 283549.804878                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 143847.425849                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 145327.094549                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 283549.804878                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 143847.425849                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 145327.094549                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 283549.804878                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 143847.425849                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 145327.094549                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               559.390441                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001753045                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   567                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1766760.220459                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    46.064183                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   513.326258                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.073821                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.822638                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.896459                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1720524                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1720524                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1720524                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1720524                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1720524                       # number of overall hits
system.cpu0.icache.overall_hits::total        1720524                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           60                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           60                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           60                       # number of overall misses
system.cpu0.icache.overall_misses::total           60                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     17129346                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     17129346                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     17129346                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     17129346                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     17129346                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     17129346                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1720584                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1720584                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1720584                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1720584                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1720584                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1720584                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 285489.100000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 285489.100000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 285489.100000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 285489.100000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 285489.100000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 285489.100000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           49                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           49                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           49                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     14240464                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     14240464                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     14240464                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     14240464                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     14240464                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     14240464                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 290621.714286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 290621.714286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 290621.714286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 290621.714286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 290621.714286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 290621.714286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5434                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223249994                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5690                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39235.499824                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   200.712002                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    55.287998                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.784031                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.215969                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2055568                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2055568                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437576                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437576                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1104                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1104                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1015                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1015                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2493144                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2493144                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2493144                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2493144                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        20354                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        20354                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           80                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           80                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        20434                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         20434                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        20434                       # number of overall misses
system.cpu0.dcache.overall_misses::total        20434                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2832835260                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2832835260                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5210554                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5210554                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2838045814                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2838045814                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2838045814                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2838045814                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2075922                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2075922                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1104                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1104                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1015                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1015                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2513578                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2513578                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2513578                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2513578                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009805                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009805                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000183                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000183                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008129                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008129                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008129                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008129                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 139178.306967                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 139178.306967                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 65131.925000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 65131.925000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 138888.412156                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 138888.412156                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 138888.412156                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 138888.412156                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          548                       # number of writebacks
system.cpu0.dcache.writebacks::total              548                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        14946                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        14946                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           54                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           54                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        15000                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        15000                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        15000                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        15000                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5408                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5408                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           26                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           26                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5434                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5434                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5434                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5434                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    633649152                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    633649152                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1426758                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1426758                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    635075910                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    635075910                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    635075910                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    635075910                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002605                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002605                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000059                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000059                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002162                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002162                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002162                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002162                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 117168.852071                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 117168.852071                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 54875.307692                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 54875.307692                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 116870.796835                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 116870.796835                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 116870.796835                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 116870.796835                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               512.476586                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088406272                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2097121.911368                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.476586                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.064866                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.821277                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1432921                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1432921                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1432921                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1432921                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1432921                       # number of overall hits
system.cpu1.icache.overall_hits::total        1432921                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           55                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           55                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           55                       # number of overall misses
system.cpu1.icache.overall_misses::total           55                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     12608174                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     12608174                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     12608174                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     12608174                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     12608174                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     12608174                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1432976                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1432976                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1432976                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1432976                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1432976                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1432976                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 229239.527273                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 229239.527273                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 229239.527273                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 229239.527273                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 229239.527273                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 229239.527273                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           47                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           47                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     10284932                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     10284932                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     10284932                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     10284932                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     10284932                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     10284932                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 218828.340426                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 218828.340426                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 218828.340426                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 218828.340426                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 218828.340426                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 218828.340426                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6622                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177593484                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6878                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              25820.512358                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.634028                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.365972                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.885289                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.114711                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       959717                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         959717                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       620390                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        620390                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2126                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2126                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1486                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1486                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1580107                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1580107                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1580107                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1580107                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14494                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14494                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          191                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          191                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14685                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14685                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14685                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14685                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2205560304                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2205560304                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     19516978                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     19516978                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2225077282                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2225077282                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2225077282                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2225077282                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       974211                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       974211                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       620581                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       620581                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2126                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2126                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1486                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1486                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1594792                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1594792                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1594792                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1594792                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014878                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014878                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000308                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000308                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009208                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009208                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009208                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009208                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 152170.574307                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 152170.574307                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 102183.130890                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 102183.130890                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 151520.414164                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 151520.414164                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 151520.414164                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 151520.414164                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          732                       # number of writebacks
system.cpu1.dcache.writebacks::total              732                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7923                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7923                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          140                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          140                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8063                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8063                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8063                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8063                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6571                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6571                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           51                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           51                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6622                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6622                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6622                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6622                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    943675955                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    943675955                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      3555532                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      3555532                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    947231487                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    947231487                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    947231487                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    947231487                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006745                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006745                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000082                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000082                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004152                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004152                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004152                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004152                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143612.228732                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 143612.228732                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 69716.313725                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 69716.313725                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 143043.111900                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 143043.111900                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 143043.111900                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 143043.111900                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               502.263827                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1086348229                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2146933.258893                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    40.263827                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.064525                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.804910                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1572203                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1572203                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1572203                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1572203                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1572203                       # number of overall hits
system.cpu2.icache.overall_hits::total        1572203                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           59                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           59                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           59                       # number of overall misses
system.cpu2.icache.overall_misses::total           59                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     19880836                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     19880836                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     19880836                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     19880836                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     19880836                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     19880836                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1572262                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1572262                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1572262                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1572262                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1572262                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1572262                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 336963.322034                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 336963.322034                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 336963.322034                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 336963.322034                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 336963.322034                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 336963.322034                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           15                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           15                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           44                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           44                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     13341464                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     13341464                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     13341464                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     13341464                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     13341464                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     13341464                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 303215.090909                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 303215.090909                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 303215.090909                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 303215.090909                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 303215.090909                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 303215.090909                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4363                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166199282                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4619                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              35981.658801                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.514931                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.485069                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.873105                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.126895                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1053160                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1053160                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       688203                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        688203                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1672                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1672                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1669                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1669                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1741363                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1741363                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1741363                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1741363                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        11653                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        11653                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          165                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          165                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        11818                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         11818                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        11818                       # number of overall misses
system.cpu2.dcache.overall_misses::total        11818                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1502010005                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1502010005                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5128468                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5128468                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1507138473                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1507138473                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1507138473                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1507138473                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1064813                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1064813                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       688368                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       688368                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1672                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1672                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1669                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1669                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1753181                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1753181                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1753181                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1753181                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010944                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010944                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000240                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000240                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006741                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006741                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006741                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006741                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 128894.705655                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 128894.705655                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 31081.624242                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 31081.624242                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 127529.063547                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 127529.063547                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 127529.063547                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 127529.063547                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          912                       # number of writebacks
system.cpu2.dcache.writebacks::total              912                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         7342                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         7342                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          113                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          113                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         7455                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         7455                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         7455                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         7455                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4311                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4311                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4363                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4363                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4363                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4363                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    454939355                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    454939355                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1185440                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1185440                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    456124795                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    456124795                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    456124795                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    456124795                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004049                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004049                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002489                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002489                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002489                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002489                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 105529.889817                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 105529.889817                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 22796.923077                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 22796.923077                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 104543.844832                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 104543.844832                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 104543.844832                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 104543.844832                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               514.304517                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086490438                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2105601.624031                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    40.304517                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.064591                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.824206                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1404522                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1404522                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1404522                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1404522                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1404522                       # number of overall hits
system.cpu3.icache.overall_hits::total        1404522                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           53                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           53                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           53                       # number of overall misses
system.cpu3.icache.overall_misses::total           53                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     17113660                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     17113660                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     17113660                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     17113660                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     17113660                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     17113660                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1404575                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1404575                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1404575                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1404575                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1404575                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1404575                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 322899.245283                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 322899.245283                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 322899.245283                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 322899.245283                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 322899.245283                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 322899.245283                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           11                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           11                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     12175697                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     12175697                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     12175697                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     12175697                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     12175697                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     12175697                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 289897.547619                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 289897.547619                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 289897.547619                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 289897.547619                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 289897.547619                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 289897.547619                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5210                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170667068                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5466                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              31223.393341                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.152962                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.847038                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.883410                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.116590                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       972878                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         972878                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       663368                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        663368                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1767                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1767                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1565                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1565                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1636246                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1636246                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1636246                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1636246                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14326                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14326                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          398                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          398                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14724                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14724                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14724                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14724                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2047882301                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2047882301                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     48431460                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     48431460                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2096313761                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2096313761                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2096313761                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2096313761                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       987204                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       987204                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       663766                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       663766                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1767                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1767                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1565                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1565                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1650970                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1650970                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1650970                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1650970                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.014512                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.014512                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000600                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000600                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008918                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008918                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008918                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008918                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 142948.645889                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 142948.645889                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 121687.085427                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 121687.085427                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 142373.931065                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 142373.931065                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 142373.931065                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 142373.931065                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1604                       # number of writebacks
system.cpu3.dcache.writebacks::total             1604                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         9166                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         9166                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          348                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          348                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         9514                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         9514                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         9514                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         9514                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5160                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5160                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           50                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           50                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5210                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5210                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5210                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5210                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    612603481                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    612603481                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       847616                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       847616                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    613451097                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    613451097                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    613451097                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    613451097                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005227                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005227                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003156                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003156                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003156                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003156                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 118721.604845                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 118721.604845                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 16952.320000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 16952.320000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 117744.932246                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 117744.932246                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 117744.932246                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 117744.932246                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
