#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Feb 22 15:16:05 2022
# Process ID: 17417
# Current directory: /home/anubhav/workspace
# Command line: vivado
# Log file: /home/anubhav/workspace/vivado.log
# Journal file: /home/anubhav/workspace/vivado.jou
#-----------------------------------------------------------
start_gui
create_project test_activation /home/anubhav/workspace/test_activation -part xc7z020clg400-1
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
create_bd_design "design_activation"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
save_bd_design
close_project
open_project /home/anubhav/workspace/neural_net/neural_net/neural_net.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/anubhav/workspace/neural_net/neural_net/neural_net.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:activation_fwd:1.0 activation_fwd_0
endgroup
update_ip_catalog -rebuild
startgroup
set_property -dict [list CONFIG.NUM_SI {5} CONFIG.NUM_MI {5}] [get_bd_cells ps7_0_axi_periph]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/S03_AXI] [get_bd_intf_pins activation_fwd_0/m_axi_gmem]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:activation_bckwd:1.0 activation_bckwd_0
endgroup
connect_bd_intf_net [get_bd_intf_pins activation_bckwd_0/m_axi_gmem] -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/S04_AXI]
regenerate_bd_layout
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M03_AXI] [get_bd_intf_pins activation_fwd_0/s_axi_CTRL]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M04_AXI] [get_bd_intf_pins activation_bckwd_0/s_axi_CTRL]
regenerate_bd_layout
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins activation_bckwd_0/ap_clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins activation_fwd_0/ap_clk]
endgroup
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
