Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Oct  7 20:20:43 2024
| Host         : DESKTOP-4A51OPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file combo_lock_timing_summary_routed.rpt -pb combo_lock_timing_summary_routed.pb -rpx combo_lock_timing_summary_routed.rpx -warn_on_violation
| Design       : combo_lock
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   13          
TIMING-20  Warning   Non-clocked latch               2           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (26)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (6)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (26)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: u_fsm0/FSM_onehot_state_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_fsm0/FSM_onehot_state_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_fsm0/FSM_onehot_state_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_fsm0/FSM_onehot_state_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_fsm0/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_fsm0/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_fsm0/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_fsm0/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_fsm0/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_fsm0/FSM_onehot_state_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_fsm0/FSM_onehot_state_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_fsm0/FSM_onehot_state_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_fsm0/FSM_onehot_state_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.769        0.000                      0                   82        0.186        0.000                      0                   82        4.500        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.769        0.000                      0                   82        0.186        0.000                      0                   82        4.500        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.769ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.769ns  (required time - arrival time)
  Source:                 u_db1/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm0/FSM_onehot_state_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 1.064ns (26.831%)  route 2.902ns (73.169%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.709     5.311    u_db1/CLK
    SLICE_X1Y105         FDRE                                         r  u_db1/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  u_db1/Q_reg_reg[1]/Q
                         net (fo=3, routed)           0.669     6.436    u_db1/p_0_in__0[2]
    SLICE_X1Y105         LUT3 (Prop_lut3_I1_O)        0.152     6.588 r  u_db1/combo_1_store[3]_i_2/O
                         net (fo=10, routed)          1.019     7.607    u_db2/up_press
    SLICE_X4Y104         LUT6 (Prop_lut6_I0_O)        0.332     7.939 r  u_db2/FSM_onehot_state[13]_i_3/O
                         net (fo=5, routed)           0.576     8.515    u_fsm0/pressed
    SLICE_X3Y105         LUT6 (Prop_lut6_I1_O)        0.124     8.639 r  u_fsm0/FSM_onehot_state[13]_i_1/O
                         net (fo=14, routed)          0.638     9.277    u_fsm0/FSM_onehot_state[13]_i_1_n_0
    SLICE_X3Y105         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.589    15.011    u_fsm0/CLK
    SLICE_X3Y105         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[11]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y105         FDRE (Setup_fdre_C_CE)      -0.205    15.046    u_fsm0/FSM_onehot_state_reg[11]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -9.277    
  -------------------------------------------------------------------
                         slack                                  5.769    

Slack (MET) :             5.791ns  (required time - arrival time)
  Source:                 u_db1/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/combo_4_store_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 1.064ns (27.107%)  route 2.861ns (72.893%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.709     5.311    u_db1/CLK
    SLICE_X1Y105         FDRE                                         r  u_db1/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  u_db1/Q_reg_reg[1]/Q
                         net (fo=3, routed)           0.669     6.436    u_db1/p_0_in__0[2]
    SLICE_X1Y105         LUT3 (Prop_lut3_I1_O)        0.152     6.588 r  u_db1/combo_1_store[3]_i_2/O
                         net (fo=10, routed)          1.019     7.607    u_db2/up_press
    SLICE_X4Y104         LUT6 (Prop_lut6_I0_O)        0.332     7.939 r  u_db2/FSM_onehot_state[13]_i_3/O
                         net (fo=5, routed)           0.648     8.587    u_fsm0/pressed
    SLICE_X2Y105         LUT6 (Prop_lut6_I5_O)        0.124     8.711 r  u_fsm0/combo_4_store[3]_i_1/O
                         net (fo=4, routed)           0.526     9.237    u2/combo_4_store_reg[3]_1[0]
    SLICE_X4Y105         FDRE                                         r  u2/combo_4_store_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.587    15.009    u2/CLK
    SLICE_X4Y105         FDRE                                         r  u2/combo_4_store_reg[0]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X4Y105         FDRE (Setup_fdre_C_CE)      -0.205    15.028    u2/combo_4_store_reg[0]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                          -9.237    
  -------------------------------------------------------------------
                         slack                                  5.791    

Slack (MET) :             5.791ns  (required time - arrival time)
  Source:                 u_db1/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/combo_4_store_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 1.064ns (27.107%)  route 2.861ns (72.893%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.709     5.311    u_db1/CLK
    SLICE_X1Y105         FDRE                                         r  u_db1/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  u_db1/Q_reg_reg[1]/Q
                         net (fo=3, routed)           0.669     6.436    u_db1/p_0_in__0[2]
    SLICE_X1Y105         LUT3 (Prop_lut3_I1_O)        0.152     6.588 r  u_db1/combo_1_store[3]_i_2/O
                         net (fo=10, routed)          1.019     7.607    u_db2/up_press
    SLICE_X4Y104         LUT6 (Prop_lut6_I0_O)        0.332     7.939 r  u_db2/FSM_onehot_state[13]_i_3/O
                         net (fo=5, routed)           0.648     8.587    u_fsm0/pressed
    SLICE_X2Y105         LUT6 (Prop_lut6_I5_O)        0.124     8.711 r  u_fsm0/combo_4_store[3]_i_1/O
                         net (fo=4, routed)           0.526     9.237    u2/combo_4_store_reg[3]_1[0]
    SLICE_X4Y105         FDRE                                         r  u2/combo_4_store_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.587    15.009    u2/CLK
    SLICE_X4Y105         FDRE                                         r  u2/combo_4_store_reg[1]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X4Y105         FDRE (Setup_fdre_C_CE)      -0.205    15.028    u2/combo_4_store_reg[1]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                          -9.237    
  -------------------------------------------------------------------
                         slack                                  5.791    

Slack (MET) :             5.791ns  (required time - arrival time)
  Source:                 u_db1/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/combo_4_store_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 1.064ns (27.107%)  route 2.861ns (72.893%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.709     5.311    u_db1/CLK
    SLICE_X1Y105         FDRE                                         r  u_db1/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  u_db1/Q_reg_reg[1]/Q
                         net (fo=3, routed)           0.669     6.436    u_db1/p_0_in__0[2]
    SLICE_X1Y105         LUT3 (Prop_lut3_I1_O)        0.152     6.588 r  u_db1/combo_1_store[3]_i_2/O
                         net (fo=10, routed)          1.019     7.607    u_db2/up_press
    SLICE_X4Y104         LUT6 (Prop_lut6_I0_O)        0.332     7.939 r  u_db2/FSM_onehot_state[13]_i_3/O
                         net (fo=5, routed)           0.648     8.587    u_fsm0/pressed
    SLICE_X2Y105         LUT6 (Prop_lut6_I5_O)        0.124     8.711 r  u_fsm0/combo_4_store[3]_i_1/O
                         net (fo=4, routed)           0.526     9.237    u2/combo_4_store_reg[3]_1[0]
    SLICE_X4Y105         FDRE                                         r  u2/combo_4_store_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.587    15.009    u2/CLK
    SLICE_X4Y105         FDRE                                         r  u2/combo_4_store_reg[2]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X4Y105         FDRE (Setup_fdre_C_CE)      -0.205    15.028    u2/combo_4_store_reg[2]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                          -9.237    
  -------------------------------------------------------------------
                         slack                                  5.791    

Slack (MET) :             5.791ns  (required time - arrival time)
  Source:                 u_db1/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/combo_4_store_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 1.064ns (27.107%)  route 2.861ns (72.893%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.709     5.311    u_db1/CLK
    SLICE_X1Y105         FDRE                                         r  u_db1/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  u_db1/Q_reg_reg[1]/Q
                         net (fo=3, routed)           0.669     6.436    u_db1/p_0_in__0[2]
    SLICE_X1Y105         LUT3 (Prop_lut3_I1_O)        0.152     6.588 r  u_db1/combo_1_store[3]_i_2/O
                         net (fo=10, routed)          1.019     7.607    u_db2/up_press
    SLICE_X4Y104         LUT6 (Prop_lut6_I0_O)        0.332     7.939 r  u_db2/FSM_onehot_state[13]_i_3/O
                         net (fo=5, routed)           0.648     8.587    u_fsm0/pressed
    SLICE_X2Y105         LUT6 (Prop_lut6_I5_O)        0.124     8.711 r  u_fsm0/combo_4_store[3]_i_1/O
                         net (fo=4, routed)           0.526     9.237    u2/combo_4_store_reg[3]_1[0]
    SLICE_X4Y105         FDRE                                         r  u2/combo_4_store_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.587    15.009    u2/CLK
    SLICE_X4Y105         FDRE                                         r  u2/combo_4_store_reg[3]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X4Y105         FDRE (Setup_fdre_C_CE)      -0.205    15.028    u2/combo_4_store_reg[3]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                          -9.237    
  -------------------------------------------------------------------
                         slack                                  5.791    

Slack (MET) :             5.852ns  (required time - arrival time)
  Source:                 u_db1/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm0/FSM_onehot_state_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 1.064ns (27.407%)  route 2.818ns (72.593%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.709     5.311    u_db1/CLK
    SLICE_X1Y105         FDRE                                         r  u_db1/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  u_db1/Q_reg_reg[1]/Q
                         net (fo=3, routed)           0.669     6.436    u_db1/p_0_in__0[2]
    SLICE_X1Y105         LUT3 (Prop_lut3_I1_O)        0.152     6.588 r  u_db1/combo_1_store[3]_i_2/O
                         net (fo=10, routed)          1.019     7.607    u_db2/up_press
    SLICE_X4Y104         LUT6 (Prop_lut6_I0_O)        0.332     7.939 r  u_db2/FSM_onehot_state[13]_i_3/O
                         net (fo=5, routed)           0.576     8.515    u_fsm0/pressed
    SLICE_X3Y105         LUT6 (Prop_lut6_I1_O)        0.124     8.639 r  u_fsm0/FSM_onehot_state[13]_i_1/O
                         net (fo=14, routed)          0.555     9.194    u_fsm0/FSM_onehot_state[13]_i_1_n_0
    SLICE_X3Y106         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.589    15.011    u_fsm0/CLK
    SLICE_X3Y106         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[13]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y106         FDRE (Setup_fdre_C_CE)      -0.205    15.046    u_fsm0/FSM_onehot_state_reg[13]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                  5.852    

Slack (MET) :             5.852ns  (required time - arrival time)
  Source:                 u_db1/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm0/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 1.064ns (27.407%)  route 2.818ns (72.593%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.709     5.311    u_db1/CLK
    SLICE_X1Y105         FDRE                                         r  u_db1/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  u_db1/Q_reg_reg[1]/Q
                         net (fo=3, routed)           0.669     6.436    u_db1/p_0_in__0[2]
    SLICE_X1Y105         LUT3 (Prop_lut3_I1_O)        0.152     6.588 r  u_db1/combo_1_store[3]_i_2/O
                         net (fo=10, routed)          1.019     7.607    u_db2/up_press
    SLICE_X4Y104         LUT6 (Prop_lut6_I0_O)        0.332     7.939 r  u_db2/FSM_onehot_state[13]_i_3/O
                         net (fo=5, routed)           0.576     8.515    u_fsm0/pressed
    SLICE_X3Y105         LUT6 (Prop_lut6_I1_O)        0.124     8.639 r  u_fsm0/FSM_onehot_state[13]_i_1/O
                         net (fo=14, routed)          0.555     9.194    u_fsm0/FSM_onehot_state[13]_i_1_n_0
    SLICE_X3Y106         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.589    15.011    u_fsm0/CLK
    SLICE_X3Y106         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y106         FDRE (Setup_fdre_C_CE)      -0.205    15.046    u_fsm0/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                  5.852    

Slack (MET) :             5.852ns  (required time - arrival time)
  Source:                 u_db1/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm0/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 1.064ns (27.407%)  route 2.818ns (72.593%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.709     5.311    u_db1/CLK
    SLICE_X1Y105         FDRE                                         r  u_db1/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  u_db1/Q_reg_reg[1]/Q
                         net (fo=3, routed)           0.669     6.436    u_db1/p_0_in__0[2]
    SLICE_X1Y105         LUT3 (Prop_lut3_I1_O)        0.152     6.588 r  u_db1/combo_1_store[3]_i_2/O
                         net (fo=10, routed)          1.019     7.607    u_db2/up_press
    SLICE_X4Y104         LUT6 (Prop_lut6_I0_O)        0.332     7.939 r  u_db2/FSM_onehot_state[13]_i_3/O
                         net (fo=5, routed)           0.576     8.515    u_fsm0/pressed
    SLICE_X3Y105         LUT6 (Prop_lut6_I1_O)        0.124     8.639 r  u_fsm0/FSM_onehot_state[13]_i_1/O
                         net (fo=14, routed)          0.555     9.194    u_fsm0/FSM_onehot_state[13]_i_1_n_0
    SLICE_X3Y106         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.589    15.011    u_fsm0/CLK
    SLICE_X3Y106         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y106         FDRE (Setup_fdre_C_CE)      -0.205    15.046    u_fsm0/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                  5.852    

Slack (MET) :             5.887ns  (required time - arrival time)
  Source:                 u_db1/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm0/FSM_onehot_state_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 1.064ns (27.400%)  route 2.819ns (72.600%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.709     5.311    u_db1/CLK
    SLICE_X1Y105         FDRE                                         r  u_db1/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  u_db1/Q_reg_reg[1]/Q
                         net (fo=3, routed)           0.669     6.436    u_db1/p_0_in__0[2]
    SLICE_X1Y105         LUT3 (Prop_lut3_I1_O)        0.152     6.588 r  u_db1/combo_1_store[3]_i_2/O
                         net (fo=10, routed)          1.019     7.607    u_db2/up_press
    SLICE_X4Y104         LUT6 (Prop_lut6_I0_O)        0.332     7.939 r  u_db2/FSM_onehot_state[13]_i_3/O
                         net (fo=5, routed)           0.576     8.515    u_fsm0/pressed
    SLICE_X3Y105         LUT6 (Prop_lut6_I1_O)        0.124     8.639 r  u_fsm0/FSM_onehot_state[13]_i_1/O
                         net (fo=14, routed)          0.556     9.195    u_fsm0/FSM_onehot_state[13]_i_1_n_0
    SLICE_X2Y104         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.589    15.011    u_fsm0/CLK
    SLICE_X2Y104         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[12]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y104         FDRE (Setup_fdre_C_CE)      -0.169    15.082    u_fsm0/FSM_onehot_state_reg[12]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -9.195    
  -------------------------------------------------------------------
                         slack                                  5.887    

Slack (MET) :             5.887ns  (required time - arrival time)
  Source:                 u_db1/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm0/FSM_onehot_state_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 1.064ns (27.400%)  route 2.819ns (72.600%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.709     5.311    u_db1/CLK
    SLICE_X1Y105         FDRE                                         r  u_db1/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  u_db1/Q_reg_reg[1]/Q
                         net (fo=3, routed)           0.669     6.436    u_db1/p_0_in__0[2]
    SLICE_X1Y105         LUT3 (Prop_lut3_I1_O)        0.152     6.588 r  u_db1/combo_1_store[3]_i_2/O
                         net (fo=10, routed)          1.019     7.607    u_db2/up_press
    SLICE_X4Y104         LUT6 (Prop_lut6_I0_O)        0.332     7.939 r  u_db2/FSM_onehot_state[13]_i_3/O
                         net (fo=5, routed)           0.576     8.515    u_fsm0/pressed
    SLICE_X3Y105         LUT6 (Prop_lut6_I1_O)        0.124     8.639 r  u_fsm0/FSM_onehot_state[13]_i_1/O
                         net (fo=14, routed)          0.556     9.195    u_fsm0/FSM_onehot_state[13]_i_1_n_0
    SLICE_X2Y104         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.589    15.011    u_fsm0/CLK
    SLICE_X2Y104         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[8]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y104         FDRE (Setup_fdre_C_CE)      -0.169    15.082    u_fsm0/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -9.195    
  -------------------------------------------------------------------
                         slack                                  5.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u_db4/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db4/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.799%)  route 0.131ns (48.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.597     1.516    u_db4/CLK
    SLICE_X4Y104         FDRE                                         r  u_db4/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  u_db4/Q_reg_reg[0]/Q
                         net (fo=6, routed)           0.131     1.789    u_db4/p_0_in__3[1]
    SLICE_X4Y106         FDRE                                         r  u_db4/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.867     2.033    u_db4/CLK
    SLICE_X4Y106         FDRE                                         r  u_db4/Q_reg_reg[1]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X4Y106         FDRE (Hold_fdre_C_D)         0.070     1.602    u_db4/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 u_fsm0/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm0/FSM_onehot_state_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.481%)  route 0.168ns (47.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.598     1.517    u_fsm0/CLK
    SLICE_X3Y105         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  u_fsm0/FSM_onehot_state_reg[11]/Q
                         net (fo=4, routed)           0.168     1.827    u_db0/Q[7]
    SLICE_X2Y104         LUT6 (Prop_lut6_I5_O)        0.045     1.872 r  u_db0/FSM_onehot_state[12]_i_1/O
                         net (fo=1, routed)           0.000     1.872    u_fsm0/FSM_onehot_state_reg[13]_0[10]
    SLICE_X2Y104         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.871     2.036    u_fsm0/CLK
    SLICE_X2Y104         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[12]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X2Y104         FDRE (Hold_fdre_C_D)         0.121     1.654    u_fsm0/FSM_onehot_state_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 u2/combo_1_store_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm0/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.597%)  route 0.120ns (36.403%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.598     1.517    u2/CLK
    SLICE_X2Y105         FDRE                                         r  u2/combo_1_store_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  u2/combo_1_store_reg[2]/Q
                         net (fo=2, routed)           0.120     1.801    u2/combo_1_store[2]
    SLICE_X3Y107         LUT6 (Prop_lut6_I3_O)        0.045     1.846 r  u2/FSM_onehot_state[6]_i_1/O
                         net (fo=1, routed)           0.000     1.846    u_fsm0/FSM_onehot_state_reg[13]_0[4]
    SLICE_X3Y107         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.870     2.035    u_fsm0/CLK
    SLICE_X3Y107         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X3Y107         FDRE (Hold_fdre_C_D)         0.092     1.624    u_fsm0/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 u2/combo_1_store_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm0/FSM_onehot_state_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.209ns (63.405%)  route 0.121ns (36.595%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.598     1.517    u2/CLK
    SLICE_X2Y105         FDRE                                         r  u2/combo_1_store_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  u2/combo_1_store_reg[2]/Q
                         net (fo=2, routed)           0.121     1.802    u2/combo_1_store[2]
    SLICE_X3Y107         LUT6 (Prop_lut6_I3_O)        0.045     1.847 r  u2/FSM_onehot_state[10]_i_1/O
                         net (fo=1, routed)           0.000     1.847    u_fsm0/FSM_onehot_state_reg[13]_0[8]
    SLICE_X3Y107         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.870     2.035    u_fsm0/CLK
    SLICE_X3Y107         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[10]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X3Y107         FDRE (Hold_fdre_C_D)         0.091     1.623    u_fsm0/FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 u_db3/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/combo_3_store_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.213ns (60.995%)  route 0.136ns (39.005%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.597     1.516    u_db3/CLK
    SLICE_X6Y105         FDRE                                         r  u_db3/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.164     1.680 f  u_db3/Q_reg_reg[2]/Q
                         net (fo=4, routed)           0.136     1.817    u_db3/p_0_in
    SLICE_X5Y105         LUT3 (Prop_lut3_I0_O)        0.049     1.866 r  u_db3/combo_1_store[1]_i_1/O
                         net (fo=6, routed)           0.000     1.866    u2/combo_1_store_reg[1]_1[1]
    SLICE_X5Y105         FDRE                                         r  u2/combo_3_store_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.867     2.033    u2/CLK
    SLICE_X5Y105         FDRE                                         r  u2/combo_3_store_reg[1]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X5Y105         FDRE (Hold_fdre_C_D)         0.100     1.632    u2/combo_3_store_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 u_fsm0/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm0/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.922%)  route 0.187ns (50.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.598     1.517    u_fsm0/CLK
    SLICE_X3Y106         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  u_fsm0/FSM_onehot_state_reg[3]/Q
                         net (fo=5, routed)           0.187     1.845    u_db0/Q[1]
    SLICE_X2Y106         LUT4 (Prop_lut4_I0_O)        0.045     1.890 r  u_db0/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.890    u_fsm0/FSM_onehot_state_reg[13]_0[2]
    SLICE_X2Y106         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.871     2.036    u_fsm0/CLK
    SLICE_X2Y106         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.505     1.530    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.120     1.650    u_fsm0/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 u_fsm0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm0/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.330%)  route 0.174ns (45.670%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.598     1.517    u_fsm0/CLK
    SLICE_X2Y106         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  u_fsm0/FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.174     1.855    u_db0/Q[2]
    SLICE_X2Y106         LUT4 (Prop_lut4_I0_O)        0.043     1.898 r  u_db0/FSM_onehot_state[5]_i_1/O
                         net (fo=1, routed)           0.000     1.898    u_fsm0/FSM_onehot_state_reg[13]_0[3]
    SLICE_X2Y106         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.871     2.036    u_fsm0/CLK
    SLICE_X2Y106         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.131     1.648    u_fsm0/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 u_db0/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm0/FSM_onehot_state_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.642%)  route 0.204ns (52.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.597     1.516    u_db0/CLK
    SLICE_X4Y106         FDRE                                         r  u_db0/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  u_db0/Q_reg_reg[2]/Q
                         net (fo=9, routed)           0.204     1.862    u_db0/p_0_in_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I2_O)        0.045     1.907 r  u_db0/FSM_onehot_state[13]_i_2/O
                         net (fo=1, routed)           0.000     1.907    u_fsm0/FSM_onehot_state_reg[13]_0[11]
    SLICE_X3Y106         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.871     2.036    u_fsm0/CLK
    SLICE_X3Y106         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[13]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X3Y106         FDRE (Hold_fdre_C_D)         0.091     1.647    u_fsm0/FSM_onehot_state_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 u_db2/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db2/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.077%)  route 0.194ns (57.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.597     1.516    u_db2/CLK
    SLICE_X4Y104         FDRE                                         r  u_db2/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  u_db2/Q_reg_reg[1]/Q
                         net (fo=4, routed)           0.194     1.852    u_db2/p_0_in__1[2]
    SLICE_X4Y104         FDRE                                         r  u_db2/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.867     2.033    u_db2/CLK
    SLICE_X4Y104         FDRE                                         r  u_db2/Q_reg_reg[2]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X4Y104         FDRE (Hold_fdre_C_D)         0.070     1.586    u_db2/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 u_db2/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db2/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.786%)  route 0.196ns (58.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.597     1.516    u_db2/CLK
    SLICE_X4Y104         FDRE                                         r  u_db2/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  u_db2/Q_reg_reg[0]/Q
                         net (fo=4, routed)           0.196     1.854    u_db2/p_0_in__1[1]
    SLICE_X4Y104         FDRE                                         r  u_db2/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.867     2.033    u_db2/CLK
    SLICE_X4Y104         FDRE                                         r  u_db2/Q_reg_reg[1]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X4Y104         FDRE (Hold_fdre_C_D)         0.066     1.582    u_db2/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y105    u1/u1/pwm_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y107    u1/u1/pwm_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y107    u1/u1/pwm_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y105    u1/u1/pwm_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y105    u1/u1/pwm_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y105    u1/u1/pwm_cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y106    u1/u1/pwm_cnt_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y106    u1/u1/pwm_cnt_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y106    u1/u1/pwm_cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    u1/u1/pwm_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    u1/u1/pwm_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    u1/u1/pwm_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    u1/u1/pwm_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    u1/u1/pwm_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    u1/u1/pwm_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    u1/u1/pwm_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    u1/u1/pwm_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    u1/u1/pwm_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    u1/u1/pwm_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    u1/u1/pwm_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    u1/u1/pwm_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    u1/u1/pwm_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    u1/u1/pwm_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    u1/u1/pwm_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    u1/u1/pwm_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    u1/u1/pwm_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    u1/u1/pwm_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    u1/u1/pwm_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    u1/u1/pwm_cnt_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/u1/pwm_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.251ns  (logic 4.623ns (49.979%)  route 4.627ns (50.021%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.708     5.310    u1/u1/CLK
    SLICE_X0Y107         FDRE                                         r  u1/u1/pwm_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  u1/u1/pwm_cnt_reg[9]/Q
                         net (fo=3, routed)           0.963     6.730    u1/u1/pwm_cnt_reg[9]
    SLICE_X1Y106         LUT4 (Prop_lut4_I0_O)        0.124     6.854 r  u1/u1/led1_r_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.797     7.651    u1/u1/led1_r_OBUF_inst_i_6_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I2_O)        0.124     7.775 r  u1/u1/led1_r_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.743     8.518    u_fsm0/pwm_25
    SLICE_X1Y104         LUT5 (Prop_lut5_I4_O)        0.150     8.668 r  u_fsm0/led1_b_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.123    10.792    led1_b_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.769    14.561 r  led1_b_OBUF_inst/O
                         net (fo=0)                   0.000    14.561    led1_b
    R12                                                               r  led1_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/u1/pwm_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.195ns  (logic 4.345ns (47.260%)  route 4.849ns (52.740%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.708     5.310    u1/u1/CLK
    SLICE_X0Y107         FDRE                                         r  u1/u1/pwm_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  u1/u1/pwm_cnt_reg[9]/Q
                         net (fo=3, routed)           0.963     6.730    u1/u1/pwm_cnt_reg[9]
    SLICE_X1Y106         LUT4 (Prop_lut4_I0_O)        0.124     6.854 r  u1/u1/led1_r_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.797     7.651    u1/u1/led1_r_OBUF_inst_i_6_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I2_O)        0.124     7.775 r  u1/u1/led1_r_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.459     8.234    u_fsm0/pwm_25
    SLICE_X1Y104         LUT6 (Prop_lut6_I5_O)        0.124     8.358 r  u_fsm0/led1_r_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.629    10.988    led1_r_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.517    14.505 r  led1_r_OBUF_inst/O
                         net (fo=0)                   0.000    14.505    led1_r
    N15                                                               r  led1_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/u1/pwm_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.184ns  (logic 4.349ns (47.354%)  route 4.835ns (52.646%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.708     5.310    u1/u1/CLK
    SLICE_X0Y107         FDRE                                         r  u1/u1/pwm_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  u1/u1/pwm_cnt_reg[9]/Q
                         net (fo=3, routed)           0.963     6.730    u1/u1/pwm_cnt_reg[9]
    SLICE_X1Y106         LUT4 (Prop_lut4_I0_O)        0.124     6.854 r  u1/u1/led1_r_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.797     7.651    u1/u1/led1_r_OBUF_inst_i_6_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I2_O)        0.124     7.775 r  u1/u1/led1_r_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.741     8.516    u_fsm0/pwm_25
    SLICE_X1Y104         LUT6 (Prop_lut6_I0_O)        0.124     8.640 r  u_fsm0/led1_g_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.333    10.973    led1_g_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.521    14.494 r  led1_g_OBUF_inst/O
                         net (fo=0)                   0.000    14.494    led1_g
    M16                                                               r  led1_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_state[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.185ns  (logic 4.193ns (51.220%)  route 3.993ns (48.780%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.709     5.311    u_fsm0/CLK
    SLICE_X2Y106         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  u_fsm0/FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.933     6.762    u_fsm0/Q[2]
    SLICE_X2Y106         LUT6 (Prop_lut6_I5_O)        0.124     6.886 r  u_fsm0/fsm_state_OBUF[3]_inst_i_1/O
                         net (fo=11, routed)          3.060     9.946    fsm_state_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    13.497 r  fsm_state_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.497    fsm_state[3]
    N14                                                               r  fsm_state[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_state[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.381ns  (logic 4.519ns (61.233%)  route 2.861ns (38.767%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.709     5.311    u_fsm0/CLK
    SLICE_X2Y106         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  u_fsm0/FSM_onehot_state_reg[1]/Q
                         net (fo=5, routed)           0.742     6.571    u_fsm0/FSM_onehot_state_reg_n_0_[1]
    SLICE_X3Y105         LUT2 (Prop_lut2_I0_O)        0.149     6.720 r  u_fsm0/fsm_state_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           0.166     6.886    u_fsm0/fsm_state_OBUF[0]_inst_i_2_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I4_O)        0.332     7.218 r  u_fsm0/fsm_state_OBUF[0]_inst_i_1/O
                         net (fo=10, routed)          1.953     9.172    fsm_state_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    12.692 r  fsm_state_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.692    fsm_state[0]
    H17                                                               r  fsm_state[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_state[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.030ns  (logic 4.253ns (60.506%)  route 2.776ns (39.494%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.709     5.311    u_fsm0/CLK
    SLICE_X3Y106         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  u_fsm0/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.858     6.588    u_fsm0/Q[0]
    SLICE_X2Y105         LUT6 (Prop_lut6_I5_O)        0.299     6.887 r  u_fsm0/fsm_state_OBUF[1]_inst_i_1/O
                         net (fo=10, routed)          1.918     8.806    fsm_state_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    12.341 r  fsm_state_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.341    fsm_state[1]
    K15                                                               r  fsm_state[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_state[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.002ns  (logic 4.195ns (59.909%)  route 2.807ns (40.091%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.709     5.311    u_fsm0/CLK
    SLICE_X2Y106         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  u_fsm0/FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.867     6.696    u_fsm0/Q[2]
    SLICE_X2Y106         LUT6 (Prop_lut6_I5_O)        0.124     6.820 r  u_fsm0/fsm_state_OBUF[2]_inst_i_1/O
                         net (fo=11, routed)          1.940     8.760    fsm_state_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    12.313 r  fsm_state_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.313    fsm_state[2]
    J13                                                               r  fsm_state[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fout0/location_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.792ns  (logic 1.123ns (29.616%)  route 2.669ns (70.384%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.709     5.311    u_fsm0/CLK
    SLICE_X2Y106         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  u_fsm0/FSM_onehot_state_reg[1]/Q
                         net (fo=5, routed)           0.742     6.571    u_fsm0/FSM_onehot_state_reg_n_0_[1]
    SLICE_X3Y105         LUT2 (Prop_lut2_I0_O)        0.149     6.720 r  u_fsm0/fsm_state_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           0.166     6.886    u_fsm0/fsm_state_OBUF[0]_inst_i_2_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I4_O)        0.332     7.218 r  u_fsm0/fsm_state_OBUF[0]_inst_i_1/O
                         net (fo=10, routed)          1.287     8.506    u_fsm0/fsm_state_OBUF[0]
    SLICE_X1Y104         LUT4 (Prop_lut4_I0_O)        0.124     8.630 r  u_fsm0/location_reg[0]_i_1/O
                         net (fo=1, routed)           0.473     9.103    u_fout0/D[0]
    SLICE_X1Y107         LDCE                                         r  u_fout0/location_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fout0/location_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.796ns  (logic 0.795ns (28.434%)  route 2.001ns (71.566%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.709     5.311    u_fsm0/CLK
    SLICE_X2Y106         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  u_fsm0/FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.867     6.696    u_fsm0/Q[2]
    SLICE_X2Y106         LUT6 (Prop_lut6_I5_O)        0.124     6.820 r  u_fsm0/fsm_state_OBUF[2]_inst_i_1/O
                         net (fo=11, routed)          0.659     7.479    u_fsm0/fsm_state_OBUF[2]
    SLICE_X1Y106         LUT2 (Prop_lut2_I0_O)        0.153     7.632 r  u_fsm0/location_reg[1]_i_1/O
                         net (fo=1, routed)           0.475     8.107    u_fout0/D[1]
    SLICE_X1Y107         LDCE                                         r  u_fout0/location_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_fsm0/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fout0/location_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.689ns  (logic 0.231ns (33.528%)  route 0.458ns (66.472%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.598     1.517    u_fsm0/CLK
    SLICE_X3Y106         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  u_fsm0/FSM_onehot_state_reg[3]/Q
                         net (fo=5, routed)           0.099     1.757    u_fsm0/Q[1]
    SLICE_X2Y106         LUT6 (Prop_lut6_I3_O)        0.045     1.802 r  u_fsm0/fsm_state_OBUF[3]_inst_i_1/O
                         net (fo=11, routed)          0.192     1.994    u_fsm0/fsm_state_OBUF[3]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.045     2.039 r  u_fsm0/location_reg[1]_i_1/O
                         net (fo=1, routed)           0.167     2.206    u_fout0/D[1]
    SLICE_X1Y107         LDCE                                         r  u_fout0/location_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm0/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fout0/location_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.869ns  (logic 0.231ns (26.589%)  route 0.638ns (73.411%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.598     1.517    u_fsm0/CLK
    SLICE_X3Y106         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  u_fsm0/FSM_onehot_state_reg[3]/Q
                         net (fo=5, routed)           0.099     1.757    u_fsm0/Q[1]
    SLICE_X2Y106         LUT6 (Prop_lut6_I3_O)        0.045     1.802 r  u_fsm0/fsm_state_OBUF[3]_inst_i_1/O
                         net (fo=11, routed)          0.368     2.170    u_fsm0/fsm_state_OBUF[3]
    SLICE_X1Y104         LUT4 (Prop_lut4_I1_O)        0.045     2.215 r  u_fsm0/location_reg[0]_i_1/O
                         net (fo=1, routed)           0.171     2.386    u_fout0/D[0]
    SLICE_X1Y107         LDCE                                         r  u_fout0/location_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm0/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_state[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.027ns  (logic 1.422ns (70.162%)  route 0.605ns (29.838%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.598     1.517    u_fsm0/CLK
    SLICE_X3Y106         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  u_fsm0/FSM_onehot_state_reg[3]/Q
                         net (fo=5, routed)           0.152     1.810    u_fsm0/Q[1]
    SLICE_X2Y105         LUT6 (Prop_lut6_I4_O)        0.045     1.855 r  u_fsm0/fsm_state_OBUF[1]_inst_i_1/O
                         net (fo=10, routed)          0.453     2.308    fsm_state_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.544 r  fsm_state_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.544    fsm_state[1]
    K15                                                               r  fsm_state[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm0/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_state[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.053ns  (logic 1.439ns (70.103%)  route 0.614ns (29.897%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.597     1.516    u_fsm0/CLK
    SLICE_X5Y106         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  u_fsm0/FSM_onehot_state_reg[9]/Q
                         net (fo=2, routed)           0.158     1.816    u_fsm0/FSM_onehot_state_reg_n_0_[9]
    SLICE_X2Y106         LUT6 (Prop_lut6_I3_O)        0.045     1.861 r  u_fsm0/fsm_state_OBUF[2]_inst_i_1/O
                         net (fo=11, routed)          0.455     2.316    fsm_state_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     3.569 r  fsm_state_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.569    fsm_state[2]
    J13                                                               r  fsm_state[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm0/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_state[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.151ns  (logic 1.407ns (65.432%)  route 0.744ns (34.568%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.598     1.517    u_fsm0/CLK
    SLICE_X3Y106         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  u_fsm0/FSM_onehot_state_reg[3]/Q
                         net (fo=5, routed)           0.275     1.934    u_fsm0/Q[1]
    SLICE_X3Y105         LUT6 (Prop_lut6_I5_O)        0.045     1.979 r  u_fsm0/fsm_state_OBUF[0]_inst_i_1/O
                         net (fo=10, routed)          0.468     2.447    fsm_state_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.668 r  fsm_state_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.668    fsm_state[0]
    H17                                                               r  fsm_state[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/u1/pwm_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.406ns  (logic 1.453ns (60.400%)  route 0.953ns (39.600%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.598     1.517    u1/u1/CLK
    SLICE_X0Y105         FDRE                                         r  u1/u1/pwm_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  u1/u1/pwm_cnt_reg[1]/Q
                         net (fo=2, routed)           0.063     1.722    u1/u1/pwm_cnt_reg[1]
    SLICE_X1Y105         LUT6 (Prop_lut6_I0_O)        0.045     1.767 r  u1/u1/led1_r_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.266     2.033    u_fsm0/pwm_25
    SLICE_X1Y104         LUT6 (Prop_lut6_I0_O)        0.045     2.078 r  u_fsm0/led1_g_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.623     2.701    led1_g_OBUF
    M16                  OBUF (Prop_obuf_I_O)         1.222     3.923 r  led1_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.923    led1_g
    M16                                                               r  led1_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/u1/pwm_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.422ns  (logic 1.562ns (64.493%)  route 0.860ns (35.507%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.598     1.517    u1/u1/CLK
    SLICE_X0Y105         FDRE                                         r  u1/u1/pwm_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  u1/u1/pwm_cnt_reg[1]/Q
                         net (fo=2, routed)           0.063     1.722    u1/u1/pwm_cnt_reg[1]
    SLICE_X1Y105         LUT6 (Prop_lut6_I0_O)        0.045     1.767 r  u1/u1/led1_r_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.266     2.033    u_fsm0/pwm_25
    SLICE_X1Y104         LUT5 (Prop_lut5_I4_O)        0.046     2.079 r  u_fsm0/led1_b_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.530     2.609    led1_b_OBUF
    R12                  OBUF (Prop_obuf_I_O)         1.330     3.939 r  led1_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.939    led1_b
    R12                                                               r  led1_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/u1/pwm_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.433ns  (logic 1.449ns (59.566%)  route 0.984ns (40.434%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.598     1.517    u1/u1/CLK
    SLICE_X0Y105         FDRE                                         r  u1/u1/pwm_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  u1/u1/pwm_cnt_reg[1]/Q
                         net (fo=2, routed)           0.063     1.722    u1/u1/pwm_cnt_reg[1]
    SLICE_X1Y105         LUT6 (Prop_lut6_I0_O)        0.045     1.767 r  u1/u1/led1_r_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.180     1.947    u_fsm0/pwm_25
    SLICE_X1Y104         LUT6 (Prop_lut6_I5_O)        0.045     1.992 r  u_fsm0/led1_r_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.740     2.732    led1_r_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.218     3.951 r  led1_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.951    led1_r
    N15                                                               r  led1_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm0/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_state[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.454ns  (logic 1.437ns (58.557%)  route 1.017ns (41.443%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.598     1.517    u_fsm0/CLK
    SLICE_X3Y106         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  u_fsm0/FSM_onehot_state_reg[3]/Q
                         net (fo=5, routed)           0.099     1.757    u_fsm0/Q[1]
    SLICE_X2Y106         LUT6 (Prop_lut6_I3_O)        0.045     1.802 r  u_fsm0/fsm_state_OBUF[3]_inst_i_1/O
                         net (fo=11, routed)          0.919     2.721    fsm_state_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.972 r  fsm_state_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.972    fsm_state[3]
    N14                                                               r  fsm_state[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 prog_sw
                            (input port)
  Destination:            u_fsm0/FSM_onehot_state_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.353ns  (logic 1.962ns (45.062%)  route 2.391ns (54.938%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  prog_sw (IN)
                         net (fo=0)                   0.000     0.000    prog_sw
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  prog_sw_IBUF_inst/O
                         net (fo=5, routed)           1.287     2.764    u_fsm0/prog_sw_IBUF
    SLICE_X3Y106         LUT5 (Prop_lut5_I1_O)        0.152     2.916 r  u_fsm0/FSM_onehot_state[13]_i_6/O
                         net (fo=1, routed)           0.466     3.383    u_fsm0/FSM_onehot_state[13]_i_6_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I5_O)        0.332     3.715 r  u_fsm0/FSM_onehot_state[13]_i_1/O
                         net (fo=14, routed)          0.638     4.353    u_fsm0/FSM_onehot_state[13]_i_1_n_0
    SLICE_X3Y105         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.589     5.011    u_fsm0/CLK
    SLICE_X3Y105         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[11]/C

Slack:                    inf
  Source:                 prog_sw
                            (input port)
  Destination:            u_fsm0/FSM_onehot_state_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.271ns  (logic 1.962ns (45.932%)  route 2.309ns (54.068%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  prog_sw (IN)
                         net (fo=0)                   0.000     0.000    prog_sw
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  prog_sw_IBUF_inst/O
                         net (fo=5, routed)           1.287     2.764    u_fsm0/prog_sw_IBUF
    SLICE_X3Y106         LUT5 (Prop_lut5_I1_O)        0.152     2.916 r  u_fsm0/FSM_onehot_state[13]_i_6/O
                         net (fo=1, routed)           0.466     3.383    u_fsm0/FSM_onehot_state[13]_i_6_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I5_O)        0.332     3.715 r  u_fsm0/FSM_onehot_state[13]_i_1/O
                         net (fo=14, routed)          0.556     4.271    u_fsm0/FSM_onehot_state[13]_i_1_n_0
    SLICE_X2Y104         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.589     5.011    u_fsm0/CLK
    SLICE_X2Y104         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[12]/C

Slack:                    inf
  Source:                 prog_sw
                            (input port)
  Destination:            u_fsm0/FSM_onehot_state_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.271ns  (logic 1.962ns (45.932%)  route 2.309ns (54.068%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  prog_sw (IN)
                         net (fo=0)                   0.000     0.000    prog_sw
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  prog_sw_IBUF_inst/O
                         net (fo=5, routed)           1.287     2.764    u_fsm0/prog_sw_IBUF
    SLICE_X3Y106         LUT5 (Prop_lut5_I1_O)        0.152     2.916 r  u_fsm0/FSM_onehot_state[13]_i_6/O
                         net (fo=1, routed)           0.466     3.383    u_fsm0/FSM_onehot_state[13]_i_6_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I5_O)        0.332     3.715 r  u_fsm0/FSM_onehot_state[13]_i_1/O
                         net (fo=14, routed)          0.556     4.271    u_fsm0/FSM_onehot_state[13]_i_1_n_0
    SLICE_X2Y104         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.589     5.011    u_fsm0/CLK
    SLICE_X2Y104         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[8]/C

Slack:                    inf
  Source:                 prog_sw
                            (input port)
  Destination:            u_fsm0/FSM_onehot_state_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.270ns  (logic 1.962ns (45.943%)  route 2.308ns (54.057%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  prog_sw (IN)
                         net (fo=0)                   0.000     0.000    prog_sw
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  prog_sw_IBUF_inst/O
                         net (fo=5, routed)           1.287     2.764    u_fsm0/prog_sw_IBUF
    SLICE_X3Y106         LUT5 (Prop_lut5_I1_O)        0.152     2.916 r  u_fsm0/FSM_onehot_state[13]_i_6/O
                         net (fo=1, routed)           0.466     3.383    u_fsm0/FSM_onehot_state[13]_i_6_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I5_O)        0.332     3.715 r  u_fsm0/FSM_onehot_state[13]_i_1/O
                         net (fo=14, routed)          0.555     4.270    u_fsm0/FSM_onehot_state[13]_i_1_n_0
    SLICE_X3Y106         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.589     5.011    u_fsm0/CLK
    SLICE_X3Y106         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[13]/C

Slack:                    inf
  Source:                 prog_sw
                            (input port)
  Destination:            u_fsm0/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.270ns  (logic 1.962ns (45.943%)  route 2.308ns (54.057%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  prog_sw (IN)
                         net (fo=0)                   0.000     0.000    prog_sw
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  prog_sw_IBUF_inst/O
                         net (fo=5, routed)           1.287     2.764    u_fsm0/prog_sw_IBUF
    SLICE_X3Y106         LUT5 (Prop_lut5_I1_O)        0.152     2.916 r  u_fsm0/FSM_onehot_state[13]_i_6/O
                         net (fo=1, routed)           0.466     3.383    u_fsm0/FSM_onehot_state[13]_i_6_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I5_O)        0.332     3.715 r  u_fsm0/FSM_onehot_state[13]_i_1/O
                         net (fo=14, routed)          0.555     4.270    u_fsm0/FSM_onehot_state[13]_i_1_n_0
    SLICE_X3Y106         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.589     5.011    u_fsm0/CLK
    SLICE_X3Y106         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 prog_sw
                            (input port)
  Destination:            u_fsm0/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.270ns  (logic 1.962ns (45.943%)  route 2.308ns (54.057%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  prog_sw (IN)
                         net (fo=0)                   0.000     0.000    prog_sw
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  prog_sw_IBUF_inst/O
                         net (fo=5, routed)           1.287     2.764    u_fsm0/prog_sw_IBUF
    SLICE_X3Y106         LUT5 (Prop_lut5_I1_O)        0.152     2.916 r  u_fsm0/FSM_onehot_state[13]_i_6/O
                         net (fo=1, routed)           0.466     3.383    u_fsm0/FSM_onehot_state[13]_i_6_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I5_O)        0.332     3.715 r  u_fsm0/FSM_onehot_state[13]_i_1/O
                         net (fo=14, routed)          0.555     4.270    u_fsm0/FSM_onehot_state[13]_i_1_n_0
    SLICE_X3Y106         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.589     5.011    u_fsm0/CLK
    SLICE_X3Y106         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 prog_sw
                            (input port)
  Destination:            u_fsm0/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.258ns  (logic 1.962ns (46.069%)  route 2.296ns (53.931%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  prog_sw (IN)
                         net (fo=0)                   0.000     0.000    prog_sw
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  prog_sw_IBUF_inst/O
                         net (fo=5, routed)           1.287     2.764    u_fsm0/prog_sw_IBUF
    SLICE_X3Y106         LUT5 (Prop_lut5_I1_O)        0.152     2.916 r  u_fsm0/FSM_onehot_state[13]_i_6/O
                         net (fo=1, routed)           0.466     3.383    u_fsm0/FSM_onehot_state[13]_i_6_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I5_O)        0.332     3.715 r  u_fsm0/FSM_onehot_state[13]_i_1/O
                         net (fo=14, routed)          0.543     4.258    u_fsm0/FSM_onehot_state[13]_i_1_n_0
    SLICE_X2Y106         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.589     5.011    u_fsm0/CLK
    SLICE_X2Y106         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 prog_sw
                            (input port)
  Destination:            u_fsm0/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.258ns  (logic 1.962ns (46.069%)  route 2.296ns (53.931%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  prog_sw (IN)
                         net (fo=0)                   0.000     0.000    prog_sw
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  prog_sw_IBUF_inst/O
                         net (fo=5, routed)           1.287     2.764    u_fsm0/prog_sw_IBUF
    SLICE_X3Y106         LUT5 (Prop_lut5_I1_O)        0.152     2.916 r  u_fsm0/FSM_onehot_state[13]_i_6/O
                         net (fo=1, routed)           0.466     3.383    u_fsm0/FSM_onehot_state[13]_i_6_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I5_O)        0.332     3.715 r  u_fsm0/FSM_onehot_state[13]_i_1/O
                         net (fo=14, routed)          0.543     4.258    u_fsm0/FSM_onehot_state[13]_i_1_n_0
    SLICE_X2Y106         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.589     5.011    u_fsm0/CLK
    SLICE_X2Y106         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[4]/C

Slack:                    inf
  Source:                 prog_sw
                            (input port)
  Destination:            u_fsm0/FSM_onehot_state_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.258ns  (logic 1.962ns (46.069%)  route 2.296ns (53.931%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  prog_sw (IN)
                         net (fo=0)                   0.000     0.000    prog_sw
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  prog_sw_IBUF_inst/O
                         net (fo=5, routed)           1.287     2.764    u_fsm0/prog_sw_IBUF
    SLICE_X3Y106         LUT5 (Prop_lut5_I1_O)        0.152     2.916 r  u_fsm0/FSM_onehot_state[13]_i_6/O
                         net (fo=1, routed)           0.466     3.383    u_fsm0/FSM_onehot_state[13]_i_6_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I5_O)        0.332     3.715 r  u_fsm0/FSM_onehot_state[13]_i_1/O
                         net (fo=14, routed)          0.543     4.258    u_fsm0/FSM_onehot_state[13]_i_1_n_0
    SLICE_X2Y106         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.589     5.011    u_fsm0/CLK
    SLICE_X2Y106         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[5]/C

Slack:                    inf
  Source:                 prog_sw
                            (input port)
  Destination:            u_fsm0/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.111ns  (logic 1.962ns (47.720%)  route 2.149ns (52.280%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  prog_sw (IN)
                         net (fo=0)                   0.000     0.000    prog_sw
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  prog_sw_IBUF_inst/O
                         net (fo=5, routed)           1.287     2.764    u_fsm0/prog_sw_IBUF
    SLICE_X3Y106         LUT5 (Prop_lut5_I1_O)        0.152     2.916 r  u_fsm0/FSM_onehot_state[13]_i_6/O
                         net (fo=1, routed)           0.466     3.383    u_fsm0/FSM_onehot_state[13]_i_6_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I5_O)        0.332     3.715 r  u_fsm0/FSM_onehot_state[13]_i_1/O
                         net (fo=14, routed)          0.396     4.111    u_fsm0/FSM_onehot_state[13]_i_1_n_0
    SLICE_X5Y106         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.587     5.009    u_fsm0/CLK
    SLICE_X5Y106         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 up_button
                            (input port)
  Destination:            u_db1/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.775ns  (logic 0.254ns (32.703%)  route 0.522ns (67.297%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  up_button (IN)
                         net (fo=0)                   0.000     0.000    up_button
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  up_button_IBUF_inst/O
                         net (fo=1, routed)           0.522     0.775    u_db1/D[0]
    SLICE_X1Y105         FDRE                                         r  u_db1/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.871     2.036    u_db1/CLK
    SLICE_X1Y105         FDRE                                         r  u_db1/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 rt_button
                            (input port)
  Destination:            u_db4/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.811ns  (logic 0.235ns (29.009%)  route 0.576ns (70.991%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  rt_button (IN)
                         net (fo=0)                   0.000     0.000    rt_button
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  rt_button_IBUF_inst/O
                         net (fo=1, routed)           0.576     0.811    u_db4/D[0]
    SLICE_X4Y104         FDRE                                         r  u_db4/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.867     2.033    u_db4/CLK
    SLICE_X4Y104         FDRE                                         r  u_db4/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 clr_button
                            (input port)
  Destination:            u_db0/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.872ns  (logic 0.244ns (28.027%)  route 0.628ns (71.973%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  clr_button (IN)
                         net (fo=0)                   0.000     0.000    clr_button
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clr_button_IBUF_inst/O
                         net (fo=1, routed)           0.628     0.872    u_db0/Q_reg_reg[0]_0[0]
    SLICE_X0Y103         FDRE                                         r  u_db0/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.871     2.036    u_db0/CLK
    SLICE_X0Y103         FDRE                                         r  u_db0/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 prog_sw
                            (input port)
  Destination:            u_fsm0/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.901ns  (logic 0.290ns (32.231%)  route 0.611ns (67.769%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  prog_sw (IN)
                         net (fo=0)                   0.000     0.000    prog_sw
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  prog_sw_IBUF_inst/O
                         net (fo=5, routed)           0.495     0.740    u_fsm0/prog_sw_IBUF
    SLICE_X3Y106         LUT2 (Prop_lut2_I1_O)        0.045     0.785 r  u_fsm0/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.116     0.901    u_fsm0/FSM_onehot_state[2]_i_1_n_0
    SLICE_X3Y106         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.871     2.036    u_fsm0/CLK
    SLICE_X3Y106         FDRE                                         r  u_fsm0/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 u_fout0/location_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u2/combo_3_store_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.912ns  (logic 0.248ns (27.190%)  route 0.664ns (72.810%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         LDCE                         0.000     0.000 r  u_fout0/location_reg[0]/G
    SLICE_X1Y107         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  u_fout0/location_reg[0]/Q
                         net (fo=4, routed)           0.169     0.327    u_fout0/location[0]
    SLICE_X1Y107         LUT2 (Prop_lut2_I1_O)        0.045     0.372 r  u_fout0/combo_3_store[3]_i_2/O
                         net (fo=1, routed)           0.326     0.698    u_fsm0/combo_3_store_reg[3]
    SLICE_X2Y105         LUT6 (Prop_lut6_I0_O)        0.045     0.743 r  u_fsm0/combo_3_store[3]_i_1/O
                         net (fo=4, routed)           0.169     0.912    u2/combo_3_store_reg[3]_0[0]
    SLICE_X5Y105         FDRE                                         r  u2/combo_3_store_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.867     2.033    u2/CLK
    SLICE_X5Y105         FDRE                                         r  u2/combo_3_store_reg[0]/C

Slack:                    inf
  Source:                 u_fout0/location_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u2/combo_3_store_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.912ns  (logic 0.248ns (27.190%)  route 0.664ns (72.810%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         LDCE                         0.000     0.000 r  u_fout0/location_reg[0]/G
    SLICE_X1Y107         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  u_fout0/location_reg[0]/Q
                         net (fo=4, routed)           0.169     0.327    u_fout0/location[0]
    SLICE_X1Y107         LUT2 (Prop_lut2_I1_O)        0.045     0.372 r  u_fout0/combo_3_store[3]_i_2/O
                         net (fo=1, routed)           0.326     0.698    u_fsm0/combo_3_store_reg[3]
    SLICE_X2Y105         LUT6 (Prop_lut6_I0_O)        0.045     0.743 r  u_fsm0/combo_3_store[3]_i_1/O
                         net (fo=4, routed)           0.169     0.912    u2/combo_3_store_reg[3]_0[0]
    SLICE_X5Y105         FDRE                                         r  u2/combo_3_store_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.867     2.033    u2/CLK
    SLICE_X5Y105         FDRE                                         r  u2/combo_3_store_reg[1]/C

Slack:                    inf
  Source:                 u_fout0/location_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u2/combo_3_store_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.912ns  (logic 0.248ns (27.190%)  route 0.664ns (72.810%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         LDCE                         0.000     0.000 r  u_fout0/location_reg[0]/G
    SLICE_X1Y107         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  u_fout0/location_reg[0]/Q
                         net (fo=4, routed)           0.169     0.327    u_fout0/location[0]
    SLICE_X1Y107         LUT2 (Prop_lut2_I1_O)        0.045     0.372 r  u_fout0/combo_3_store[3]_i_2/O
                         net (fo=1, routed)           0.326     0.698    u_fsm0/combo_3_store_reg[3]
    SLICE_X2Y105         LUT6 (Prop_lut6_I0_O)        0.045     0.743 r  u_fsm0/combo_3_store[3]_i_1/O
                         net (fo=4, routed)           0.169     0.912    u2/combo_3_store_reg[3]_0[0]
    SLICE_X5Y105         FDRE                                         r  u2/combo_3_store_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.867     2.033    u2/CLK
    SLICE_X5Y105         FDRE                                         r  u2/combo_3_store_reg[2]/C

Slack:                    inf
  Source:                 u_fout0/location_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u2/combo_3_store_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.912ns  (logic 0.248ns (27.190%)  route 0.664ns (72.810%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         LDCE                         0.000     0.000 r  u_fout0/location_reg[0]/G
    SLICE_X1Y107         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  u_fout0/location_reg[0]/Q
                         net (fo=4, routed)           0.169     0.327    u_fout0/location[0]
    SLICE_X1Y107         LUT2 (Prop_lut2_I1_O)        0.045     0.372 r  u_fout0/combo_3_store[3]_i_2/O
                         net (fo=1, routed)           0.326     0.698    u_fsm0/combo_3_store_reg[3]
    SLICE_X2Y105         LUT6 (Prop_lut6_I0_O)        0.045     0.743 r  u_fsm0/combo_3_store[3]_i_1/O
                         net (fo=4, routed)           0.169     0.912    u2/combo_3_store_reg[3]_0[0]
    SLICE_X5Y105         FDRE                                         r  u2/combo_3_store_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.867     2.033    u2/CLK
    SLICE_X5Y105         FDRE                                         r  u2/combo_3_store_reg[3]/C

Slack:                    inf
  Source:                 u_fout0/location_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u2/combo_4_store_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.929ns  (logic 0.313ns (33.691%)  route 0.616ns (66.309%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         LDCE                         0.000     0.000 r  u_fout0/location_reg[0]/G
    SLICE_X1Y107         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_fout0/location_reg[0]/Q
                         net (fo=4, routed)           0.169     0.327    u_fout0/location[0]
    SLICE_X1Y107         LUT2 (Prop_lut2_I0_O)        0.043     0.370 r  u_fout0/combo_4_store[3]_i_2/O
                         net (fo=1, routed)           0.270     0.640    u_fsm0/combo_4_store_reg[3]
    SLICE_X2Y105         LUT6 (Prop_lut6_I0_O)        0.112     0.752 r  u_fsm0/combo_4_store[3]_i_1/O
                         net (fo=4, routed)           0.177     0.929    u2/combo_4_store_reg[3]_1[0]
    SLICE_X4Y105         FDRE                                         r  u2/combo_4_store_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.867     2.033    u2/CLK
    SLICE_X4Y105         FDRE                                         r  u2/combo_4_store_reg[0]/C

Slack:                    inf
  Source:                 u_fout0/location_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u2/combo_4_store_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.929ns  (logic 0.313ns (33.691%)  route 0.616ns (66.309%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         LDCE                         0.000     0.000 r  u_fout0/location_reg[0]/G
    SLICE_X1Y107         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_fout0/location_reg[0]/Q
                         net (fo=4, routed)           0.169     0.327    u_fout0/location[0]
    SLICE_X1Y107         LUT2 (Prop_lut2_I0_O)        0.043     0.370 r  u_fout0/combo_4_store[3]_i_2/O
                         net (fo=1, routed)           0.270     0.640    u_fsm0/combo_4_store_reg[3]
    SLICE_X2Y105         LUT6 (Prop_lut6_I0_O)        0.112     0.752 r  u_fsm0/combo_4_store[3]_i_1/O
                         net (fo=4, routed)           0.177     0.929    u2/combo_4_store_reg[3]_1[0]
    SLICE_X4Y105         FDRE                                         r  u2/combo_4_store_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.867     2.033    u2/CLK
    SLICE_X4Y105         FDRE                                         r  u2/combo_4_store_reg[1]/C





