

================================================================
== Vivado HLS Report for 'DCT_1D'
================================================================
* Date:           Mon Jun 19 20:01:24 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        dct
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu47p-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.834 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        1|        1| 10.000 ns | 10.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.54>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%output_offset_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %output_offset)"   --->   Operation 3 'read' 'output_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%input_offset_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %input_offset)"   --->   Operation 4 'read' 'input_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%input_offset_cast = zext i4 %input_offset_read to i64"   --->   Operation 5 'zext' 'input_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr [8 x i16]* %input_0, i64 0, i64 %input_offset_cast" [dct.c:50]   --->   Operation 6 'getelementptr' 'input_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (0.54ns)   --->   "%input_0_load = load i16* %input_0_addr, align 2" [dct.c:50]   --->   Operation 7 'load' 'input_0_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%input_1_addr = getelementptr [8 x i16]* %input_1, i64 0, i64 %input_offset_cast" [dct.c:50]   --->   Operation 8 'getelementptr' 'input_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (0.54ns)   --->   "%input_1_load = load i16* %input_1_addr, align 2" [dct.c:50]   --->   Operation 9 'load' 'input_1_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_2_addr = getelementptr [8 x i16]* %input_2, i64 0, i64 %input_offset_cast" [dct.c:50]   --->   Operation 10 'getelementptr' 'input_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (0.54ns)   --->   "%input_2_load = load i16* %input_2_addr, align 2" [dct.c:50]   --->   Operation 11 'load' 'input_2_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_3_addr = getelementptr [8 x i16]* %input_3, i64 0, i64 %input_offset_cast" [dct.c:50]   --->   Operation 12 'getelementptr' 'input_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (0.54ns)   --->   "%input_3_load = load i16* %input_3_addr, align 2" [dct.c:50]   --->   Operation 13 'load' 'input_3_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input_4_addr = getelementptr [8 x i16]* %input_4, i64 0, i64 %input_offset_cast" [dct.c:50]   --->   Operation 14 'getelementptr' 'input_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (0.54ns)   --->   "%input_4_load = load i16* %input_4_addr, align 2" [dct.c:50]   --->   Operation 15 'load' 'input_4_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_5_addr = getelementptr [8 x i16]* %input_5, i64 0, i64 %input_offset_cast" [dct.c:50]   --->   Operation 16 'getelementptr' 'input_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (0.54ns)   --->   "%input_5_load = load i16* %input_5_addr, align 2" [dct.c:50]   --->   Operation 17 'load' 'input_5_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_6_addr = getelementptr [8 x i16]* %input_6, i64 0, i64 %input_offset_cast" [dct.c:50]   --->   Operation 18 'getelementptr' 'input_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (0.54ns)   --->   "%input_6_load = load i16* %input_6_addr, align 2" [dct.c:50]   --->   Operation 19 'load' 'input_6_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_7_addr = getelementptr [8 x i16]* %input_7, i64 0, i64 %input_offset_cast" [dct.c:50]   --->   Operation 20 'getelementptr' 'input_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (0.54ns)   --->   "%input_7_load = load i16* %input_7_addr, align 2" [dct.c:50]   --->   Operation 21 'load' 'input_7_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 6.83>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%output_offset_cast = zext i4 %output_offset_read to i64"   --->   Operation 22 'zext' 'output_offset_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (0.54ns)   --->   "%input_0_load = load i16* %input_0_addr, align 2" [dct.c:50]   --->   Operation 23 'load' 'input_0_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln50 = sext i16 %input_0_load to i27" [dct.c:50]   --->   Operation 24 'sext' 'sext_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln50_53 = sext i16 %input_0_load to i28" [dct.c:50]   --->   Operation 25 'sext' 'sext_ln50_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln50_54 = sext i16 %input_0_load to i29" [dct.c:50]   --->   Operation 26 'sext' 'sext_ln50_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln50_55 = sext i16 %input_0_load to i17" [dct.c:50]   --->   Operation 27 'sext' 'sext_ln50_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (0.54ns)   --->   "%input_1_load = load i16* %input_1_addr, align 2" [dct.c:50]   --->   Operation 28 'load' 'input_1_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln50_56 = sext i16 %input_1_load to i27" [dct.c:50]   --->   Operation 29 'sext' 'sext_ln50_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln50_57 = sext i16 %input_1_load to i28" [dct.c:50]   --->   Operation 30 'sext' 'sext_ln50_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln50_58 = sext i16 %input_1_load to i29" [dct.c:50]   --->   Operation 31 'sext' 'sext_ln50_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln50_59 = sext i16 %input_1_load to i17" [dct.c:50]   --->   Operation 32 'sext' 'sext_ln50_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/2] (0.54ns)   --->   "%input_2_load = load i16* %input_2_addr, align 2" [dct.c:50]   --->   Operation 33 'load' 'input_2_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln50_60 = sext i16 %input_2_load to i27" [dct.c:50]   --->   Operation 34 'sext' 'sext_ln50_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln50_61 = sext i16 %input_2_load to i28" [dct.c:50]   --->   Operation 35 'sext' 'sext_ln50_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln50_62 = sext i16 %input_2_load to i29" [dct.c:50]   --->   Operation 36 'sext' 'sext_ln50_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln50_63 = sext i16 %input_2_load to i17" [dct.c:50]   --->   Operation 37 'sext' 'sext_ln50_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/2] (0.54ns)   --->   "%input_3_load = load i16* %input_3_addr, align 2" [dct.c:50]   --->   Operation 38 'load' 'input_3_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln50_64 = sext i16 %input_3_load to i28" [dct.c:50]   --->   Operation 39 'sext' 'sext_ln50_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln50_65 = sext i16 %input_3_load to i29" [dct.c:50]   --->   Operation 40 'sext' 'sext_ln50_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln50_66 = sext i16 %input_3_load to i27" [dct.c:50]   --->   Operation 41 'sext' 'sext_ln50_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln50_67 = sext i16 %input_3_load to i17" [dct.c:50]   --->   Operation 42 'sext' 'sext_ln50_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/2] (0.54ns)   --->   "%input_4_load = load i16* %input_4_addr, align 2" [dct.c:50]   --->   Operation 43 'load' 'input_4_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln50_68 = sext i16 %input_4_load to i28" [dct.c:50]   --->   Operation 44 'sext' 'sext_ln50_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln50_69 = sext i16 %input_4_load to i29" [dct.c:50]   --->   Operation 45 'sext' 'sext_ln50_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln50_70 = sext i16 %input_4_load to i27" [dct.c:50]   --->   Operation 46 'sext' 'sext_ln50_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln50_71 = sext i16 %input_4_load to i17" [dct.c:50]   --->   Operation 47 'sext' 'sext_ln50_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/2] (0.54ns)   --->   "%input_5_load = load i16* %input_5_addr, align 2" [dct.c:50]   --->   Operation 48 'load' 'input_5_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln50_72 = sext i16 %input_5_load to i27" [dct.c:50]   --->   Operation 49 'sext' 'sext_ln50_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln50_73 = sext i16 %input_5_load to i28" [dct.c:50]   --->   Operation 50 'sext' 'sext_ln50_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln50_74 = sext i16 %input_5_load to i29" [dct.c:50]   --->   Operation 51 'sext' 'sext_ln50_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln50_75 = sext i16 %input_5_load to i17" [dct.c:50]   --->   Operation 52 'sext' 'sext_ln50_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/2] (0.54ns)   --->   "%input_6_load = load i16* %input_6_addr, align 2" [dct.c:50]   --->   Operation 53 'load' 'input_6_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln50_76 = sext i16 %input_6_load to i27" [dct.c:50]   --->   Operation 54 'sext' 'sext_ln50_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln50_77 = sext i16 %input_6_load to i28" [dct.c:50]   --->   Operation 55 'sext' 'sext_ln50_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln50_78 = sext i16 %input_6_load to i29" [dct.c:50]   --->   Operation 56 'sext' 'sext_ln50_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln50_79 = sext i16 %input_6_load to i17" [dct.c:50]   --->   Operation 57 'sext' 'sext_ln50_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/2] (0.54ns)   --->   "%input_7_load = load i16* %input_7_addr, align 2" [dct.c:50]   --->   Operation 58 'load' 'input_7_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln50_80 = sext i16 %input_7_load to i26" [dct.c:50]   --->   Operation 59 'sext' 'sext_ln50_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln50_81 = sext i16 %input_7_load to i27" [dct.c:50]   --->   Operation 60 'sext' 'sext_ln50_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln50_82 = sext i16 %input_7_load to i17" [dct.c:50]   --->   Operation 61 'sext' 'sext_ln50_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.71ns)   --->   "%add_ln50 = add i17 %sext_ln50_59, %sext_ln50_55" [dct.c:50]   --->   Operation 62 'add' 'add_ln50' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln50_83 = sext i17 %add_ln50 to i18" [dct.c:50]   --->   Operation 63 'sext' 'sext_ln50_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.71ns)   --->   "%add_ln50_7 = add i17 %sext_ln50_67, %sext_ln50_63" [dct.c:50]   --->   Operation 64 'add' 'add_ln50_7' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln50_84 = sext i17 %add_ln50_7 to i18" [dct.c:50]   --->   Operation 65 'sext' 'sext_ln50_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.72ns)   --->   "%add_ln50_8 = add i18 %sext_ln50_83, %sext_ln50_84" [dct.c:50]   --->   Operation 66 'add' 'add_ln50_8' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln50_85 = sext i18 %add_ln50_8 to i19" [dct.c:50]   --->   Operation 67 'sext' 'sext_ln50_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.71ns)   --->   "%add_ln50_9 = add i17 %sext_ln50_75, %sext_ln50_71" [dct.c:50]   --->   Operation 68 'add' 'add_ln50_9' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln50_86 = sext i17 %add_ln50_9 to i18" [dct.c:50]   --->   Operation 69 'sext' 'sext_ln50_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.71ns)   --->   "%add_ln50_10 = add i17 %sext_ln50_82, %sext_ln50_79" [dct.c:50]   --->   Operation 70 'add' 'add_ln50_10' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln50_87 = sext i17 %add_ln50_10 to i18" [dct.c:50]   --->   Operation 71 'sext' 'sext_ln50_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.72ns)   --->   "%add_ln50_11 = add i18 %sext_ln50_86, %sext_ln50_87" [dct.c:50]   --->   Operation 72 'add' 'add_ln50_11' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln50_88 = sext i18 %add_ln50_11 to i19" [dct.c:50]   --->   Operation 73 'sext' 'sext_ln50_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into DSP with root node add_ln52)   --->   "%add_ln50_12 = add i19 %sext_ln50_85, %sext_ln50_88" [dct.c:50]   --->   Operation 74 'add' 'add_ln50_12' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into DSP with root node add_ln52)   --->   "%sext_ln50_89 = sext i19 %add_ln50_12 to i29" [dct.c:50]   --->   Operation 75 'sext' 'sext_ln50_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.42ns) (grouped into DSP with root node add_ln52)   --->   "%mul_ln50 = mul i29 %sext_ln50_89, 2896" [dct.c:50]   --->   Operation 76 'mul' 'mul_ln50' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 77 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52 = add i29 %mul_ln50, 4096" [dct.c:52]   --->   Operation 77 'add' 'add_ln52' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %add_ln52, i32 13, i32 28)" [dct.c:52]   --->   Operation 78 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_col_0_1 = getelementptr [8 x i16]* @DCT_1D_out_buf_col_0, i64 0, i64 %output_offset_cast" [dct.c:52]   --->   Operation 79 'getelementptr' 'DCT_1D_out_buf_col_0_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.54ns)   --->   "store i16 %trunc_ln, i16* %DCT_1D_out_buf_col_0_1, align 2" [dct.c:52]   --->   Operation 80 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 81 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_57)   --->   "%mul_ln50_57 = mul i29 %sext_ln50_54, 4017" [dct.c:50]   --->   Operation 81 'mul' 'mul_ln50_57' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 82 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_58 = mul i29 %sext_ln50_58, 3406" [dct.c:50]   --->   Operation 82 'mul' 'mul_ln50_58' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 83 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_59 = mul i28 %sext_ln50_61, 2276" [dct.c:50]   --->   Operation 83 'mul' 'mul_ln50_59' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 84 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_58)   --->   "%mul_ln50_60 = mul i27 %sext_ln50_66, 799" [dct.c:50]   --->   Operation 84 'mul' 'mul_ln50_60' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into DSP with root node add_ln52_58)   --->   "%sext_ln50_90 = sext i27 %mul_ln50_60 to i28" [dct.c:50]   --->   Operation 85 'sext' 'sext_ln50_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_60)   --->   "%mul_ln50_61 = mul i27 %sext_ln50_70, -799" [dct.c:50]   --->   Operation 86 'mul' 'mul_ln50_61' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into DSP with root node add_ln52_60)   --->   "%sext_ln50_91 = sext i27 %mul_ln50_61 to i28" [dct.c:50]   --->   Operation 87 'sext' 'sext_ln50_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_62 = mul i28 %sext_ln50_73, -2276" [dct.c:50]   --->   Operation 88 'mul' 'mul_ln50_62' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 89 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_62)   --->   "%mul_ln50_63 = mul i29 %sext_ln50_78, -3406" [dct.c:50]   --->   Operation 89 'mul' 'mul_ln50_63' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln50_92 = sext i16 %input_7_load to i28" [dct.c:50]   --->   Operation 90 'sext' 'sext_ln50_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_61)   --->   "%mul_ln50_64 = mul i28 %sext_ln50_92, -4017" [dct.c:50]   --->   Operation 91 'mul' 'mul_ln50_64' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 92 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_57 = add i29 %mul_ln50_58, %mul_ln50_57" [dct.c:52]   --->   Operation 92 'add' 'add_ln52_57' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 93 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_58 = add i28 %sext_ln50_90, %mul_ln50_59" [dct.c:52]   --->   Operation 93 'add' 'add_ln52_58' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln52 = sext i28 %add_ln52_58 to i29" [dct.c:52]   --->   Operation 94 'sext' 'sext_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.77ns)   --->   "%add_ln52_59 = add i29 %add_ln52_57, %sext_ln52" [dct.c:52]   --->   Operation 95 'add' 'add_ln52_59' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_60 = add i28 %mul_ln50_62, %sext_ln50_91" [dct.c:52]   --->   Operation 96 'add' 'add_ln52_60' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln52_11 = sext i28 %add_ln52_60 to i29" [dct.c:52]   --->   Operation 97 'sext' 'sext_ln52_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_61 = add i28 %mul_ln50_64, 4096" [dct.c:52]   --->   Operation 98 'add' 'add_ln52_61' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln52_12 = sext i28 %add_ln52_61 to i29" [dct.c:52]   --->   Operation 99 'sext' 'sext_ln52_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_62 = add i29 %mul_ln50_63, %sext_ln52_12" [dct.c:52]   --->   Operation 100 'add' 'add_ln52_62' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln52_63 = add i29 %sext_ln52_11, %add_ln52_62" [dct.c:52]   --->   Operation 101 'add' 'add_ln52_63' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 102 [1/1] (0.64ns) (root node of TernaryAdder)   --->   "%add_ln52_1 = add i29 %add_ln52_59, %add_ln52_63" [dct.c:52]   --->   Operation 102 'add' 'add_ln52_1' <Predicate = true> <Delay = 0.64> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln52_1 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %add_ln52_1, i32 13, i32 28)" [dct.c:52]   --->   Operation 103 'partselect' 'trunc_ln52_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_col_1_1 = getelementptr [8 x i16]* @DCT_1D_out_buf_col_1, i64 0, i64 %output_offset_cast" [dct.c:52]   --->   Operation 104 'getelementptr' 'DCT_1D_out_buf_col_1_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.54ns)   --->   "store i16 %trunc_ln52_1, i16* %DCT_1D_out_buf_col_1_1, align 2" [dct.c:52]   --->   Operation 105 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 106 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_65 = mul i29 %sext_ln50_54, 3784" [dct.c:50]   --->   Operation 106 'mul' 'mul_ln50_65' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 107 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_64)   --->   "%mul_ln50_66 = mul i28 %sext_ln50_57, 1567" [dct.c:50]   --->   Operation 107 'mul' 'mul_ln50_66' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 108 [1/1] (0.00ns) (grouped into DSP with root node add_ln52_64)   --->   "%sext_ln50_93 = sext i28 %mul_ln50_66 to i29" [dct.c:50]   --->   Operation 108 'sext' 'sext_ln50_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_65)   --->   "%mul_ln50_67 = mul i28 %sext_ln50_61, -1567" [dct.c:50]   --->   Operation 109 'mul' 'mul_ln50_67' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into DSP with root node add_ln52_65)   --->   "%sext_ln50_94 = sext i28 %mul_ln50_67 to i29" [dct.c:50]   --->   Operation 110 'sext' 'sext_ln50_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_68 = mul i29 %sext_ln50_65, -3784" [dct.c:50]   --->   Operation 111 'mul' 'mul_ln50_68' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 112 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_69 = mul i29 %sext_ln50_69, -3784" [dct.c:50]   --->   Operation 112 'mul' 'mul_ln50_69' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 113 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_67)   --->   "%mul_ln50_70 = mul i28 %sext_ln50_73, -1567" [dct.c:50]   --->   Operation 113 'mul' 'mul_ln50_70' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into DSP with root node add_ln52_67)   --->   "%sext_ln50_95 = sext i28 %mul_ln50_70 to i29" [dct.c:50]   --->   Operation 114 'sext' 'sext_ln50_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_69)   --->   "%mul_ln50_71 = mul i28 %sext_ln50_77, 1567" [dct.c:50]   --->   Operation 115 'mul' 'mul_ln50_71' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into DSP with root node add_ln52_69)   --->   "%sext_ln50_96 = sext i28 %mul_ln50_71 to i29" [dct.c:50]   --->   Operation 116 'sext' 'sext_ln50_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_68)   --->   "%mul_ln50_72 = mul i28 %sext_ln50_92, 3784" [dct.c:50]   --->   Operation 117 'mul' 'mul_ln50_72' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 118 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_64 = add i29 %sext_ln50_93, %mul_ln50_65" [dct.c:52]   --->   Operation 118 'add' 'add_ln52_64' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 119 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_65 = add i29 %mul_ln50_68, %sext_ln50_94" [dct.c:52]   --->   Operation 119 'add' 'add_ln52_65' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 120 [1/1] (0.77ns)   --->   "%add_ln52_66 = add i29 %add_ln52_64, %add_ln52_65" [dct.c:52]   --->   Operation 120 'add' 'add_ln52_66' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_67 = add i29 %sext_ln50_95, %mul_ln50_69" [dct.c:52]   --->   Operation 121 'add' 'add_ln52_67' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 122 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_68 = add i28 %mul_ln50_72, 4096" [dct.c:52]   --->   Operation 122 'add' 'add_ln52_68' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln52_13 = sext i28 %add_ln52_68 to i29" [dct.c:52]   --->   Operation 123 'sext' 'sext_ln52_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_69 = add i29 %sext_ln50_96, %sext_ln52_13" [dct.c:52]   --->   Operation 124 'add' 'add_ln52_69' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln52_70 = add i29 %add_ln52_67, %add_ln52_69" [dct.c:52]   --->   Operation 125 'add' 'add_ln52_70' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 126 [1/1] (0.64ns) (root node of TernaryAdder)   --->   "%add_ln52_2 = add i29 %add_ln52_66, %add_ln52_70" [dct.c:52]   --->   Operation 126 'add' 'add_ln52_2' <Predicate = true> <Delay = 0.64> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln52_2 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %add_ln52_2, i32 13, i32 28)" [dct.c:52]   --->   Operation 127 'partselect' 'trunc_ln52_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_col_2_1 = getelementptr [8 x i16]* @DCT_1D_out_buf_col_2, i64 0, i64 %output_offset_cast" [dct.c:52]   --->   Operation 128 'getelementptr' 'DCT_1D_out_buf_col_2_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.54ns)   --->   "store i16 %trunc_ln52_2, i16* %DCT_1D_out_buf_col_2_1, align 2" [dct.c:52]   --->   Operation 129 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 130 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_73 = mul i29 %sext_ln50_54, 3406" [dct.c:50]   --->   Operation 130 'mul' 'mul_ln50_73' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 131 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_71)   --->   "%mul_ln50_74 = mul i27 %sext_ln50_56, -799" [dct.c:50]   --->   Operation 131 'mul' 'mul_ln50_74' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 132 [1/1] (0.00ns) (grouped into DSP with root node add_ln52_71)   --->   "%sext_ln50_97 = sext i27 %mul_ln50_74 to i29" [dct.c:50]   --->   Operation 132 'sext' 'sext_ln50_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_72)   --->   "%mul_ln50_75 = mul i29 %sext_ln50_62, -4017" [dct.c:50]   --->   Operation 133 'mul' 'mul_ln50_75' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 134 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_76 = mul i29 %sext_ln50_65, -2276" [dct.c:50]   --->   Operation 134 'mul' 'mul_ln50_76' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 135 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_74)   --->   "%mul_ln50_77 = mul i29 %sext_ln50_69, 2276" [dct.c:50]   --->   Operation 135 'mul' 'mul_ln50_77' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 136 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_78 = mul i29 %sext_ln50_74, 4017" [dct.c:50]   --->   Operation 136 'mul' 'mul_ln50_78' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 137 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_76)   --->   "%mul_ln50_79 = mul i27 %sext_ln50_76, 799" [dct.c:50]   --->   Operation 137 'mul' 'mul_ln50_79' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into DSP with root node add_ln52_76)   --->   "%sext_ln50_98 = sext i27 %mul_ln50_79 to i29" [dct.c:50]   --->   Operation 138 'sext' 'sext_ln50_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_75)   --->   "%mul_ln50_80 = mul i28 %sext_ln50_92, -3406" [dct.c:50]   --->   Operation 139 'mul' 'mul_ln50_80' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 140 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_71 = add i29 %sext_ln50_97, %mul_ln50_73" [dct.c:52]   --->   Operation 140 'add' 'add_ln52_71' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 141 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_72 = add i29 %mul_ln50_76, %mul_ln50_75" [dct.c:52]   --->   Operation 141 'add' 'add_ln52_72' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 142 [1/1] (0.77ns)   --->   "%add_ln52_73 = add i29 %add_ln52_71, %add_ln52_72" [dct.c:52]   --->   Operation 142 'add' 'add_ln52_73' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_74 = add i29 %mul_ln50_78, %mul_ln50_77" [dct.c:52]   --->   Operation 143 'add' 'add_ln52_74' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 144 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_75 = add i28 %mul_ln50_80, 4096" [dct.c:52]   --->   Operation 144 'add' 'add_ln52_75' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln52_14 = sext i28 %add_ln52_75 to i29" [dct.c:52]   --->   Operation 145 'sext' 'sext_ln52_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_76 = add i29 %sext_ln50_98, %sext_ln52_14" [dct.c:52]   --->   Operation 146 'add' 'add_ln52_76' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln52_77 = add i29 %add_ln52_74, %add_ln52_76" [dct.c:52]   --->   Operation 147 'add' 'add_ln52_77' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 148 [1/1] (0.64ns) (root node of TernaryAdder)   --->   "%add_ln52_3 = add i29 %add_ln52_73, %add_ln52_77" [dct.c:52]   --->   Operation 148 'add' 'add_ln52_3' <Predicate = true> <Delay = 0.64> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln52_3 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %add_ln52_3, i32 13, i32 28)" [dct.c:52]   --->   Operation 149 'partselect' 'trunc_ln52_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_col_3_1 = getelementptr [8 x i16]* @DCT_1D_out_buf_col_3, i64 0, i64 %output_offset_cast" [dct.c:52]   --->   Operation 150 'getelementptr' 'DCT_1D_out_buf_col_3_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.54ns)   --->   "store i16 %trunc_ln52_3, i16* %DCT_1D_out_buf_col_3_1, align 2" [dct.c:52]   --->   Operation 151 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 152 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_78)   --->   "%mul_ln50_81 = mul i29 %sext_ln50_54, 2896" [dct.c:50]   --->   Operation 152 'mul' 'mul_ln50_81' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 153 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_82 = mul i29 %sext_ln50_58, -2896" [dct.c:50]   --->   Operation 153 'mul' 'mul_ln50_82' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 154 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_79)   --->   "%mul_ln50_83 = mul i29 %sext_ln50_62, -2896" [dct.c:50]   --->   Operation 154 'mul' 'mul_ln50_83' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 155 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_84 = mul i29 %sext_ln50_65, 2896" [dct.c:50]   --->   Operation 155 'mul' 'mul_ln50_84' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 156 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_81)   --->   "%mul_ln50_85 = mul i29 %sext_ln50_69, 2896" [dct.c:50]   --->   Operation 156 'mul' 'mul_ln50_85' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 157 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_86 = mul i29 %sext_ln50_74, -2896" [dct.c:50]   --->   Operation 157 'mul' 'mul_ln50_86' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 158 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_83)   --->   "%mul_ln50_87 = mul i29 %sext_ln50_78, -2896" [dct.c:50]   --->   Operation 158 'mul' 'mul_ln50_87' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 159 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_82)   --->   "%mul_ln50_88 = mul i28 %sext_ln50_92, 2896" [dct.c:50]   --->   Operation 159 'mul' 'mul_ln50_88' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 160 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_78 = add i29 %mul_ln50_82, %mul_ln50_81" [dct.c:52]   --->   Operation 160 'add' 'add_ln52_78' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 161 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_79 = add i29 %mul_ln50_84, %mul_ln50_83" [dct.c:52]   --->   Operation 161 'add' 'add_ln52_79' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 162 [1/1] (0.77ns)   --->   "%add_ln52_80 = add i29 %add_ln52_78, %add_ln52_79" [dct.c:52]   --->   Operation 162 'add' 'add_ln52_80' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_81 = add i29 %mul_ln50_86, %mul_ln50_85" [dct.c:52]   --->   Operation 163 'add' 'add_ln52_81' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 164 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_82 = add i28 %mul_ln50_88, 4096" [dct.c:52]   --->   Operation 164 'add' 'add_ln52_82' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln52_15 = sext i28 %add_ln52_82 to i29" [dct.c:52]   --->   Operation 165 'sext' 'sext_ln52_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_83 = add i29 %mul_ln50_87, %sext_ln52_15" [dct.c:52]   --->   Operation 166 'add' 'add_ln52_83' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 167 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln52_84 = add i29 %add_ln52_81, %add_ln52_83" [dct.c:52]   --->   Operation 167 'add' 'add_ln52_84' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 168 [1/1] (0.64ns) (root node of TernaryAdder)   --->   "%add_ln52_4 = add i29 %add_ln52_80, %add_ln52_84" [dct.c:52]   --->   Operation 168 'add' 'add_ln52_4' <Predicate = true> <Delay = 0.64> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln52_4 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %add_ln52_4, i32 13, i32 28)" [dct.c:52]   --->   Operation 169 'partselect' 'trunc_ln52_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_col_4_1 = getelementptr [8 x i16]* @DCT_1D_out_buf_col_4, i64 0, i64 %output_offset_cast" [dct.c:52]   --->   Operation 170 'getelementptr' 'DCT_1D_out_buf_col_4_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.54ns)   --->   "store i16 %trunc_ln52_4, i16* %DCT_1D_out_buf_col_4_1, align 2" [dct.c:52]   --->   Operation 171 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 172 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_85)   --->   "%mul_ln50_89 = mul i29 %sext_ln50_54, 2276" [dct.c:50]   --->   Operation 172 'mul' 'mul_ln50_89' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 173 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_90 = mul i29 %sext_ln50_58, -4017" [dct.c:50]   --->   Operation 173 'mul' 'mul_ln50_90' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 174 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_86)   --->   "%mul_ln50_91 = mul i27 %sext_ln50_60, 799" [dct.c:50]   --->   Operation 174 'mul' 'mul_ln50_91' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 175 [1/1] (0.00ns) (grouped into DSP with root node add_ln52_86)   --->   "%sext_ln50_99 = sext i27 %mul_ln50_91 to i29" [dct.c:50]   --->   Operation 175 'sext' 'sext_ln50_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_92 = mul i29 %sext_ln50_65, 3406" [dct.c:50]   --->   Operation 176 'mul' 'mul_ln50_92' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 177 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_93 = mul i29 %sext_ln50_69, -3406" [dct.c:50]   --->   Operation 177 'mul' 'mul_ln50_93' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 178 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_88)   --->   "%mul_ln50_94 = mul i27 %sext_ln50_72, -799" [dct.c:50]   --->   Operation 178 'mul' 'mul_ln50_94' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 179 [1/1] (0.00ns) (grouped into DSP with root node add_ln52_88)   --->   "%sext_ln50_100 = sext i27 %mul_ln50_94 to i29" [dct.c:50]   --->   Operation 179 'sext' 'sext_ln50_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_90)   --->   "%mul_ln50_95 = mul i29 %sext_ln50_78, 4017" [dct.c:50]   --->   Operation 180 'mul' 'mul_ln50_95' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 181 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_89)   --->   "%mul_ln50_96 = mul i28 %sext_ln50_92, -2276" [dct.c:50]   --->   Operation 181 'mul' 'mul_ln50_96' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 182 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_85 = add i29 %mul_ln50_90, %mul_ln50_89" [dct.c:52]   --->   Operation 182 'add' 'add_ln52_85' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 183 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_86 = add i29 %mul_ln50_92, %sext_ln50_99" [dct.c:52]   --->   Operation 183 'add' 'add_ln52_86' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 184 [1/1] (0.77ns)   --->   "%add_ln52_87 = add i29 %add_ln52_85, %add_ln52_86" [dct.c:52]   --->   Operation 184 'add' 'add_ln52_87' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_88 = add i29 %sext_ln50_100, %mul_ln50_93" [dct.c:52]   --->   Operation 185 'add' 'add_ln52_88' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 186 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_89 = add i28 %mul_ln50_96, 4096" [dct.c:52]   --->   Operation 186 'add' 'add_ln52_89' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln52_16 = sext i28 %add_ln52_89 to i29" [dct.c:52]   --->   Operation 187 'sext' 'sext_ln52_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_90 = add i29 %mul_ln50_95, %sext_ln52_16" [dct.c:52]   --->   Operation 188 'add' 'add_ln52_90' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 189 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln52_91 = add i29 %add_ln52_88, %add_ln52_90" [dct.c:52]   --->   Operation 189 'add' 'add_ln52_91' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 190 [1/1] (0.64ns) (root node of TernaryAdder)   --->   "%add_ln52_5 = add i29 %add_ln52_87, %add_ln52_91" [dct.c:52]   --->   Operation 190 'add' 'add_ln52_5' <Predicate = true> <Delay = 0.64> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln52_5 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %add_ln52_5, i32 13, i32 28)" [dct.c:52]   --->   Operation 191 'partselect' 'trunc_ln52_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_col_5_1 = getelementptr [8 x i16]* @DCT_1D_out_buf_col_5, i64 0, i64 %output_offset_cast" [dct.c:52]   --->   Operation 192 'getelementptr' 'DCT_1D_out_buf_col_5_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.54ns)   --->   "store i16 %trunc_ln52_5, i16* %DCT_1D_out_buf_col_5_1, align 2" [dct.c:52]   --->   Operation 193 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 194 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_92)   --->   "%mul_ln50_97 = mul i28 %sext_ln50_53, 1567" [dct.c:50]   --->   Operation 194 'mul' 'mul_ln50_97' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 195 [1/1] (0.00ns) (grouped into DSP with root node add_ln52_92)   --->   "%sext_ln50_101 = sext i28 %mul_ln50_97 to i29" [dct.c:50]   --->   Operation 195 'sext' 'sext_ln50_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_98 = mul i29 %sext_ln50_58, -3784" [dct.c:50]   --->   Operation 196 'mul' 'mul_ln50_98' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 197 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_99 = mul i29 %sext_ln50_62, 3784" [dct.c:50]   --->   Operation 197 'mul' 'mul_ln50_99' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 198 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_93)   --->   "%mul_ln50_100 = mul i28 %sext_ln50_64, -1567" [dct.c:50]   --->   Operation 198 'mul' 'mul_ln50_100' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 199 [1/1] (0.00ns) (grouped into DSP with root node add_ln52_93)   --->   "%sext_ln50_102 = sext i28 %mul_ln50_100 to i29" [dct.c:50]   --->   Operation 199 'sext' 'sext_ln50_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_95)   --->   "%mul_ln50_101 = mul i28 %sext_ln50_68, -1567" [dct.c:50]   --->   Operation 200 'mul' 'mul_ln50_101' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 201 [1/1] (0.00ns) (grouped into DSP with root node add_ln52_95)   --->   "%sext_ln50_103 = sext i28 %mul_ln50_101 to i29" [dct.c:50]   --->   Operation 201 'sext' 'sext_ln50_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_102 = mul i29 %sext_ln50_74, 3784" [dct.c:50]   --->   Operation 202 'mul' 'mul_ln50_102' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 203 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_97)   --->   "%mul_ln50_103 = mul i29 %sext_ln50_78, -3784" [dct.c:50]   --->   Operation 203 'mul' 'mul_ln50_103' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 204 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_96)   --->   "%mul_ln50_104 = mul i27 %sext_ln50_81, 1567" [dct.c:50]   --->   Operation 204 'mul' 'mul_ln50_104' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 205 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_92 = add i29 %mul_ln50_98, %sext_ln50_101" [dct.c:52]   --->   Operation 205 'add' 'add_ln52_92' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 206 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_93 = add i29 %sext_ln50_102, %mul_ln50_99" [dct.c:52]   --->   Operation 206 'add' 'add_ln52_93' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 207 [1/1] (0.77ns)   --->   "%add_ln52_94 = add i29 %add_ln52_92, %add_ln52_93" [dct.c:52]   --->   Operation 207 'add' 'add_ln52_94' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_95 = add i29 %mul_ln50_102, %sext_ln50_103" [dct.c:52]   --->   Operation 208 'add' 'add_ln52_95' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 209 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_96 = add i27 %mul_ln50_104, 4096" [dct.c:52]   --->   Operation 209 'add' 'add_ln52_96' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln52_17 = sext i27 %add_ln52_96 to i29" [dct.c:52]   --->   Operation 210 'sext' 'sext_ln52_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_97 = add i29 %mul_ln50_103, %sext_ln52_17" [dct.c:52]   --->   Operation 211 'add' 'add_ln52_97' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln52_98 = add i29 %add_ln52_95, %add_ln52_97" [dct.c:52]   --->   Operation 212 'add' 'add_ln52_98' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 213 [1/1] (0.64ns) (root node of TernaryAdder)   --->   "%add_ln52_6 = add i29 %add_ln52_94, %add_ln52_98" [dct.c:52]   --->   Operation 213 'add' 'add_ln52_6' <Predicate = true> <Delay = 0.64> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln52_6 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %add_ln52_6, i32 13, i32 28)" [dct.c:52]   --->   Operation 214 'partselect' 'trunc_ln52_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_col_6_1 = getelementptr [8 x i16]* @DCT_1D_out_buf_col_6, i64 0, i64 %output_offset_cast" [dct.c:52]   --->   Operation 215 'getelementptr' 'DCT_1D_out_buf_col_6_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.54ns)   --->   "store i16 %trunc_ln52_6, i16* %DCT_1D_out_buf_col_6_1, align 2" [dct.c:52]   --->   Operation 216 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 217 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_99)   --->   "%mul_ln50_105 = mul i27 %sext_ln50, 799" [dct.c:50]   --->   Operation 217 'mul' 'mul_ln50_105' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 218 [1/1] (0.00ns) (grouped into DSP with root node add_ln52_99)   --->   "%sext_ln50_104 = sext i27 %mul_ln50_105 to i28" [dct.c:50]   --->   Operation 218 'sext' 'sext_ln50_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_106 = mul i28 %sext_ln50_57, -2276" [dct.c:50]   --->   Operation 219 'mul' 'mul_ln50_106' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 220 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_100)   --->   "%mul_ln50_107 = mul i29 %sext_ln50_62, 3406" [dct.c:50]   --->   Operation 220 'mul' 'mul_ln50_107' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 221 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_108 = mul i29 %sext_ln50_65, -4017" [dct.c:50]   --->   Operation 221 'mul' 'mul_ln50_108' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 222 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_102)   --->   "%mul_ln50_109 = mul i29 %sext_ln50_69, 4017" [dct.c:50]   --->   Operation 222 'mul' 'mul_ln50_109' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 223 [1/1] (2.37ns) (root node of the DSP)   --->   "%mul_ln50_110 = mul i29 %sext_ln50_74, -3406" [dct.c:50]   --->   Operation 223 'mul' 'mul_ln50_110' <Predicate = true> <Delay = 2.37> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 224 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_104)   --->   "%mul_ln50_111 = mul i28 %sext_ln50_77, 2276" [dct.c:50]   --->   Operation 224 'mul' 'mul_ln50_111' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 225 [1/1] (0.42ns) (grouped into DSP with root node add_ln52_103)   --->   "%mul_ln50_112 = mul i26 %sext_ln50_80, -799" [dct.c:50]   --->   Operation 225 'mul' 'mul_ln50_112' <Predicate = true> <Delay = 0.42> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 226 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_99 = add i28 %mul_ln50_106, %sext_ln50_104" [dct.c:52]   --->   Operation 226 'add' 'add_ln52_99' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln52_18 = sext i28 %add_ln52_99 to i29" [dct.c:52]   --->   Operation 227 'sext' 'sext_ln52_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_100 = add i29 %mul_ln50_108, %mul_ln50_107" [dct.c:52]   --->   Operation 228 'add' 'add_ln52_100' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 229 [1/1] (0.77ns)   --->   "%add_ln52_101 = add i29 %sext_ln52_18, %add_ln52_100" [dct.c:52]   --->   Operation 229 'add' 'add_ln52_101' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_102 = add i29 %mul_ln50_110, %mul_ln50_109" [dct.c:52]   --->   Operation 230 'add' 'add_ln52_102' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 231 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_103 = add i26 %mul_ln50_112, 4096" [dct.c:52]   --->   Operation 231 'add' 'add_ln52_103' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln52_19 = sext i26 %add_ln52_103 to i28" [dct.c:52]   --->   Operation 232 'sext' 'sext_ln52_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (1.95ns) (root node of the DSP)   --->   "%add_ln52_104 = add i28 %mul_ln50_111, %sext_ln52_19" [dct.c:52]   --->   Operation 233 'add' 'add_ln52_104' <Predicate = true> <Delay = 1.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.37> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln52_20 = sext i28 %add_ln52_104 to i29" [dct.c:52]   --->   Operation 234 'sext' 'sext_ln52_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln52_105 = add i29 %add_ln52_102, %sext_ln52_20" [dct.c:52]   --->   Operation 235 'add' 'add_ln52_105' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 236 [1/1] (0.64ns) (root node of TernaryAdder)   --->   "%add_ln52_7 = add i29 %add_ln52_101, %add_ln52_105" [dct.c:52]   --->   Operation 236 'add' 'add_ln52_7' <Predicate = true> <Delay = 0.64> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln52_7 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %add_ln52_7, i32 13, i32 28)" [dct.c:52]   --->   Operation 237 'partselect' 'trunc_ln52_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%DCT_1D_out_buf_col_7_1 = getelementptr [8 x i16]* @DCT_1D_out_buf_col_7, i64 0, i64 %output_offset_cast" [dct.c:52]   --->   Operation 238 'getelementptr' 'DCT_1D_out_buf_col_7_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.54ns)   --->   "store i16 %trunc_ln52_7, i16* %DCT_1D_out_buf_col_7_1, align 2" [dct.c:52]   --->   Operation 239 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "ret void" [dct.c:54]   --->   Operation 240 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ DCT_1D_out_buf_col_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DCT_1D_out_buf_col_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DCT_1D_out_buf_col_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DCT_1D_out_buf_col_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DCT_1D_out_buf_col_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DCT_1D_out_buf_col_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DCT_1D_out_buf_col_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DCT_1D_out_buf_col_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_offset_read     (read         ) [ 011]
input_offset_read      (read         ) [ 000]
input_offset_cast      (zext         ) [ 000]
input_0_addr           (getelementptr) [ 011]
input_1_addr           (getelementptr) [ 011]
input_2_addr           (getelementptr) [ 011]
input_3_addr           (getelementptr) [ 011]
input_4_addr           (getelementptr) [ 011]
input_5_addr           (getelementptr) [ 011]
input_6_addr           (getelementptr) [ 011]
input_7_addr           (getelementptr) [ 011]
output_offset_cast     (zext         ) [ 000]
input_0_load           (load         ) [ 000]
sext_ln50              (sext         ) [ 000]
sext_ln50_53           (sext         ) [ 000]
sext_ln50_54           (sext         ) [ 000]
sext_ln50_55           (sext         ) [ 000]
input_1_load           (load         ) [ 000]
sext_ln50_56           (sext         ) [ 000]
sext_ln50_57           (sext         ) [ 000]
sext_ln50_58           (sext         ) [ 000]
sext_ln50_59           (sext         ) [ 000]
input_2_load           (load         ) [ 000]
sext_ln50_60           (sext         ) [ 000]
sext_ln50_61           (sext         ) [ 000]
sext_ln50_62           (sext         ) [ 000]
sext_ln50_63           (sext         ) [ 000]
input_3_load           (load         ) [ 000]
sext_ln50_64           (sext         ) [ 000]
sext_ln50_65           (sext         ) [ 000]
sext_ln50_66           (sext         ) [ 000]
sext_ln50_67           (sext         ) [ 000]
input_4_load           (load         ) [ 000]
sext_ln50_68           (sext         ) [ 000]
sext_ln50_69           (sext         ) [ 000]
sext_ln50_70           (sext         ) [ 000]
sext_ln50_71           (sext         ) [ 000]
input_5_load           (load         ) [ 000]
sext_ln50_72           (sext         ) [ 000]
sext_ln50_73           (sext         ) [ 000]
sext_ln50_74           (sext         ) [ 000]
sext_ln50_75           (sext         ) [ 000]
input_6_load           (load         ) [ 000]
sext_ln50_76           (sext         ) [ 000]
sext_ln50_77           (sext         ) [ 000]
sext_ln50_78           (sext         ) [ 000]
sext_ln50_79           (sext         ) [ 000]
input_7_load           (load         ) [ 000]
sext_ln50_80           (sext         ) [ 000]
sext_ln50_81           (sext         ) [ 000]
sext_ln50_82           (sext         ) [ 000]
add_ln50               (add          ) [ 000]
sext_ln50_83           (sext         ) [ 000]
add_ln50_7             (add          ) [ 000]
sext_ln50_84           (sext         ) [ 000]
add_ln50_8             (add          ) [ 000]
sext_ln50_85           (sext         ) [ 000]
add_ln50_9             (add          ) [ 000]
sext_ln50_86           (sext         ) [ 000]
add_ln50_10            (add          ) [ 000]
sext_ln50_87           (sext         ) [ 000]
add_ln50_11            (add          ) [ 000]
sext_ln50_88           (sext         ) [ 000]
add_ln50_12            (add          ) [ 000]
sext_ln50_89           (sext         ) [ 000]
mul_ln50               (mul          ) [ 000]
add_ln52               (add          ) [ 000]
trunc_ln               (partselect   ) [ 000]
DCT_1D_out_buf_col_0_1 (getelementptr) [ 000]
store_ln52             (store        ) [ 000]
mul_ln50_57            (mul          ) [ 000]
mul_ln50_58            (mul          ) [ 000]
mul_ln50_59            (mul          ) [ 000]
mul_ln50_60            (mul          ) [ 000]
sext_ln50_90           (sext         ) [ 000]
mul_ln50_61            (mul          ) [ 000]
sext_ln50_91           (sext         ) [ 000]
mul_ln50_62            (mul          ) [ 000]
mul_ln50_63            (mul          ) [ 000]
sext_ln50_92           (sext         ) [ 000]
mul_ln50_64            (mul          ) [ 000]
add_ln52_57            (add          ) [ 000]
add_ln52_58            (add          ) [ 000]
sext_ln52              (sext         ) [ 000]
add_ln52_59            (add          ) [ 000]
add_ln52_60            (add          ) [ 000]
sext_ln52_11           (sext         ) [ 000]
add_ln52_61            (add          ) [ 000]
sext_ln52_12           (sext         ) [ 000]
add_ln52_62            (add          ) [ 000]
add_ln52_63            (add          ) [ 000]
add_ln52_1             (add          ) [ 000]
trunc_ln52_1           (partselect   ) [ 000]
DCT_1D_out_buf_col_1_1 (getelementptr) [ 000]
store_ln52             (store        ) [ 000]
mul_ln50_65            (mul          ) [ 000]
mul_ln50_66            (mul          ) [ 000]
sext_ln50_93           (sext         ) [ 000]
mul_ln50_67            (mul          ) [ 000]
sext_ln50_94           (sext         ) [ 000]
mul_ln50_68            (mul          ) [ 000]
mul_ln50_69            (mul          ) [ 000]
mul_ln50_70            (mul          ) [ 000]
sext_ln50_95           (sext         ) [ 000]
mul_ln50_71            (mul          ) [ 000]
sext_ln50_96           (sext         ) [ 000]
mul_ln50_72            (mul          ) [ 000]
add_ln52_64            (add          ) [ 000]
add_ln52_65            (add          ) [ 000]
add_ln52_66            (add          ) [ 000]
add_ln52_67            (add          ) [ 000]
add_ln52_68            (add          ) [ 000]
sext_ln52_13           (sext         ) [ 000]
add_ln52_69            (add          ) [ 000]
add_ln52_70            (add          ) [ 000]
add_ln52_2             (add          ) [ 000]
trunc_ln52_2           (partselect   ) [ 000]
DCT_1D_out_buf_col_2_1 (getelementptr) [ 000]
store_ln52             (store        ) [ 000]
mul_ln50_73            (mul          ) [ 000]
mul_ln50_74            (mul          ) [ 000]
sext_ln50_97           (sext         ) [ 000]
mul_ln50_75            (mul          ) [ 000]
mul_ln50_76            (mul          ) [ 000]
mul_ln50_77            (mul          ) [ 000]
mul_ln50_78            (mul          ) [ 000]
mul_ln50_79            (mul          ) [ 000]
sext_ln50_98           (sext         ) [ 000]
mul_ln50_80            (mul          ) [ 000]
add_ln52_71            (add          ) [ 000]
add_ln52_72            (add          ) [ 000]
add_ln52_73            (add          ) [ 000]
add_ln52_74            (add          ) [ 000]
add_ln52_75            (add          ) [ 000]
sext_ln52_14           (sext         ) [ 000]
add_ln52_76            (add          ) [ 000]
add_ln52_77            (add          ) [ 000]
add_ln52_3             (add          ) [ 000]
trunc_ln52_3           (partselect   ) [ 000]
DCT_1D_out_buf_col_3_1 (getelementptr) [ 000]
store_ln52             (store        ) [ 000]
mul_ln50_81            (mul          ) [ 000]
mul_ln50_82            (mul          ) [ 000]
mul_ln50_83            (mul          ) [ 000]
mul_ln50_84            (mul          ) [ 000]
mul_ln50_85            (mul          ) [ 000]
mul_ln50_86            (mul          ) [ 000]
mul_ln50_87            (mul          ) [ 000]
mul_ln50_88            (mul          ) [ 000]
add_ln52_78            (add          ) [ 000]
add_ln52_79            (add          ) [ 000]
add_ln52_80            (add          ) [ 000]
add_ln52_81            (add          ) [ 000]
add_ln52_82            (add          ) [ 000]
sext_ln52_15           (sext         ) [ 000]
add_ln52_83            (add          ) [ 000]
add_ln52_84            (add          ) [ 000]
add_ln52_4             (add          ) [ 000]
trunc_ln52_4           (partselect   ) [ 000]
DCT_1D_out_buf_col_4_1 (getelementptr) [ 000]
store_ln52             (store        ) [ 000]
mul_ln50_89            (mul          ) [ 000]
mul_ln50_90            (mul          ) [ 000]
mul_ln50_91            (mul          ) [ 000]
sext_ln50_99           (sext         ) [ 000]
mul_ln50_92            (mul          ) [ 000]
mul_ln50_93            (mul          ) [ 000]
mul_ln50_94            (mul          ) [ 000]
sext_ln50_100          (sext         ) [ 000]
mul_ln50_95            (mul          ) [ 000]
mul_ln50_96            (mul          ) [ 000]
add_ln52_85            (add          ) [ 000]
add_ln52_86            (add          ) [ 000]
add_ln52_87            (add          ) [ 000]
add_ln52_88            (add          ) [ 000]
add_ln52_89            (add          ) [ 000]
sext_ln52_16           (sext         ) [ 000]
add_ln52_90            (add          ) [ 000]
add_ln52_91            (add          ) [ 000]
add_ln52_5             (add          ) [ 000]
trunc_ln52_5           (partselect   ) [ 000]
DCT_1D_out_buf_col_5_1 (getelementptr) [ 000]
store_ln52             (store        ) [ 000]
mul_ln50_97            (mul          ) [ 000]
sext_ln50_101          (sext         ) [ 000]
mul_ln50_98            (mul          ) [ 000]
mul_ln50_99            (mul          ) [ 000]
mul_ln50_100           (mul          ) [ 000]
sext_ln50_102          (sext         ) [ 000]
mul_ln50_101           (mul          ) [ 000]
sext_ln50_103          (sext         ) [ 000]
mul_ln50_102           (mul          ) [ 000]
mul_ln50_103           (mul          ) [ 000]
mul_ln50_104           (mul          ) [ 000]
add_ln52_92            (add          ) [ 000]
add_ln52_93            (add          ) [ 000]
add_ln52_94            (add          ) [ 000]
add_ln52_95            (add          ) [ 000]
add_ln52_96            (add          ) [ 000]
sext_ln52_17           (sext         ) [ 000]
add_ln52_97            (add          ) [ 000]
add_ln52_98            (add          ) [ 000]
add_ln52_6             (add          ) [ 000]
trunc_ln52_6           (partselect   ) [ 000]
DCT_1D_out_buf_col_6_1 (getelementptr) [ 000]
store_ln52             (store        ) [ 000]
mul_ln50_105           (mul          ) [ 000]
sext_ln50_104          (sext         ) [ 000]
mul_ln50_106           (mul          ) [ 000]
mul_ln50_107           (mul          ) [ 000]
mul_ln50_108           (mul          ) [ 000]
mul_ln50_109           (mul          ) [ 000]
mul_ln50_110           (mul          ) [ 000]
mul_ln50_111           (mul          ) [ 000]
mul_ln50_112           (mul          ) [ 000]
add_ln52_99            (add          ) [ 000]
sext_ln52_18           (sext         ) [ 000]
add_ln52_100           (add          ) [ 000]
add_ln52_101           (add          ) [ 000]
add_ln52_102           (add          ) [ 000]
add_ln52_103           (add          ) [ 000]
sext_ln52_19           (sext         ) [ 000]
add_ln52_104           (add          ) [ 000]
sext_ln52_20           (sext         ) [ 000]
add_ln52_105           (add          ) [ 000]
add_ln52_7             (add          ) [ 000]
trunc_ln52_7           (partselect   ) [ 000]
DCT_1D_out_buf_col_7_1 (getelementptr) [ 000]
store_ln52             (store        ) [ 000]
ret_ln54               (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="input_offset">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_offset"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_offset">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_offset"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="DCT_1D_out_buf_col_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DCT_1D_out_buf_col_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="DCT_1D_out_buf_col_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DCT_1D_out_buf_col_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="DCT_1D_out_buf_col_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DCT_1D_out_buf_col_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="DCT_1D_out_buf_col_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DCT_1D_out_buf_col_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="DCT_1D_out_buf_col_4">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DCT_1D_out_buf_col_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="DCT_1D_out_buf_col_5">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DCT_1D_out_buf_col_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="DCT_1D_out_buf_col_6">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DCT_1D_out_buf_col_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="DCT_1D_out_buf_col_7">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DCT_1D_out_buf_col_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="output_offset_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="0"/>
<pin id="100" dir="0" index="1" bw="4" slack="0"/>
<pin id="101" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_offset_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="input_offset_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="0"/>
<pin id="106" dir="0" index="1" bw="4" slack="0"/>
<pin id="107" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_offset_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="input_0_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="4" slack="0"/>
<pin id="114" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="3" slack="0"/>
<pin id="119" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_load/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="input_1_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="16" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="4" slack="0"/>
<pin id="127" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_addr/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="3" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_1_load/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="input_2_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_addr/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="3" slack="0"/>
<pin id="145" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_2_load/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="input_3_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="4" slack="0"/>
<pin id="153" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_3_addr/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="3" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_3_load/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="input_4_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="4" slack="0"/>
<pin id="166" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_4_addr/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="3" slack="0"/>
<pin id="171" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_4_load/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="input_5_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="16" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="4" slack="0"/>
<pin id="179" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_5_addr/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="3" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_5_load/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="input_6_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="4" slack="0"/>
<pin id="192" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_6_addr/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="3" slack="0"/>
<pin id="197" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_6_load/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="input_7_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="16" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="4" slack="0"/>
<pin id="205" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_7_addr/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="3" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_7_load/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="DCT_1D_out_buf_col_0_1_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="4" slack="0"/>
<pin id="218" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DCT_1D_out_buf_col_0_1/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln52_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="3" slack="0"/>
<pin id="223" dir="0" index="1" bw="16" slack="0"/>
<pin id="224" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="DCT_1D_out_buf_col_1_1_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="4" slack="0"/>
<pin id="231" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DCT_1D_out_buf_col_1_1/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln52_access_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="3" slack="0"/>
<pin id="236" dir="0" index="1" bw="16" slack="0"/>
<pin id="237" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="DCT_1D_out_buf_col_2_1_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="4" slack="0"/>
<pin id="244" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DCT_1D_out_buf_col_2_1/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln52_access_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="3" slack="0"/>
<pin id="249" dir="0" index="1" bw="16" slack="0"/>
<pin id="250" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="DCT_1D_out_buf_col_3_1_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="4" slack="0"/>
<pin id="257" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DCT_1D_out_buf_col_3_1/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln52_access_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="0"/>
<pin id="262" dir="0" index="1" bw="16" slack="0"/>
<pin id="263" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="DCT_1D_out_buf_col_4_1_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="4" slack="0"/>
<pin id="270" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DCT_1D_out_buf_col_4_1/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln52_access_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="3" slack="0"/>
<pin id="275" dir="0" index="1" bw="16" slack="0"/>
<pin id="276" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="DCT_1D_out_buf_col_5_1_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="16" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="4" slack="0"/>
<pin id="283" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DCT_1D_out_buf_col_5_1/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln52_access_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="3" slack="0"/>
<pin id="288" dir="0" index="1" bw="16" slack="0"/>
<pin id="289" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="DCT_1D_out_buf_col_6_1_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="4" slack="0"/>
<pin id="296" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DCT_1D_out_buf_col_6_1/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln52_access_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="3" slack="0"/>
<pin id="301" dir="0" index="1" bw="16" slack="0"/>
<pin id="302" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="DCT_1D_out_buf_col_7_1_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="4" slack="0"/>
<pin id="309" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DCT_1D_out_buf_col_7_1/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln52_access_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="0"/>
<pin id="314" dir="0" index="1" bw="16" slack="0"/>
<pin id="315" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="input_offset_cast_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="0"/>
<pin id="320" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="input_offset_cast/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="output_offset_cast_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="1"/>
<pin id="332" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="output_offset_cast/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="sext_ln50_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="16" slack="0"/>
<pin id="343" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="sext_ln50_53_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="16" slack="0"/>
<pin id="347" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50_53/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="sext_ln50_54_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="16" slack="0"/>
<pin id="351" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50_54/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="sext_ln50_55_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="16" slack="0"/>
<pin id="355" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50_55/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="sext_ln50_56_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="16" slack="0"/>
<pin id="359" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50_56/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="sext_ln50_57_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="16" slack="0"/>
<pin id="363" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50_57/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="sext_ln50_58_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="16" slack="0"/>
<pin id="367" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50_58/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="sext_ln50_59_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="16" slack="0"/>
<pin id="371" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50_59/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="sext_ln50_60_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="16" slack="0"/>
<pin id="375" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50_60/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="sext_ln50_61_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="0"/>
<pin id="379" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50_61/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="sext_ln50_62_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="16" slack="0"/>
<pin id="383" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50_62/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="sext_ln50_63_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="16" slack="0"/>
<pin id="387" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50_63/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="sext_ln50_64_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="16" slack="0"/>
<pin id="391" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50_64/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="sext_ln50_65_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="0"/>
<pin id="395" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50_65/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="sext_ln50_66_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="16" slack="0"/>
<pin id="399" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50_66/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="sext_ln50_67_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="16" slack="0"/>
<pin id="403" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50_67/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="sext_ln50_68_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="16" slack="0"/>
<pin id="407" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50_68/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="sext_ln50_69_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="16" slack="0"/>
<pin id="411" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50_69/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="sext_ln50_70_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="16" slack="0"/>
<pin id="415" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50_70/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="sext_ln50_71_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="16" slack="0"/>
<pin id="419" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50_71/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="sext_ln50_72_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="16" slack="0"/>
<pin id="423" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50_72/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="sext_ln50_73_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="16" slack="0"/>
<pin id="427" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50_73/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="sext_ln50_74_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="16" slack="0"/>
<pin id="431" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50_74/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="sext_ln50_75_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="16" slack="0"/>
<pin id="435" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50_75/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="sext_ln50_76_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="16" slack="0"/>
<pin id="439" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50_76/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="sext_ln50_77_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="16" slack="0"/>
<pin id="443" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50_77/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="sext_ln50_78_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="16" slack="0"/>
<pin id="447" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50_78/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="sext_ln50_79_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="16" slack="0"/>
<pin id="451" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50_79/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="sext_ln50_80_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="16" slack="0"/>
<pin id="455" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50_80/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="sext_ln50_81_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="16" slack="0"/>
<pin id="459" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50_81/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="sext_ln50_82_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="16" slack="0"/>
<pin id="463" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50_82/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="add_ln50_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="16" slack="0"/>
<pin id="467" dir="0" index="1" bw="16" slack="0"/>
<pin id="468" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="sext_ln50_83_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="17" slack="0"/>
<pin id="473" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50_83/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="add_ln50_7_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="16" slack="0"/>
<pin id="477" dir="0" index="1" bw="16" slack="0"/>
<pin id="478" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50_7/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="sext_ln50_84_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="17" slack="0"/>
<pin id="483" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50_84/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="add_ln50_8_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="17" slack="0"/>
<pin id="487" dir="0" index="1" bw="17" slack="0"/>
<pin id="488" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50_8/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="sext_ln50_85_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="18" slack="0"/>
<pin id="493" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50_85/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="add_ln50_9_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="16" slack="0"/>
<pin id="497" dir="0" index="1" bw="16" slack="0"/>
<pin id="498" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50_9/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="sext_ln50_86_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="17" slack="0"/>
<pin id="503" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50_86/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="add_ln50_10_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="16" slack="0"/>
<pin id="507" dir="0" index="1" bw="16" slack="0"/>
<pin id="508" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50_10/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="sext_ln50_87_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="17" slack="0"/>
<pin id="513" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50_87/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="add_ln50_11_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="17" slack="0"/>
<pin id="517" dir="0" index="1" bw="17" slack="0"/>
<pin id="518" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50_11/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="sext_ln50_88_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="18" slack="0"/>
<pin id="523" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50_88/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="trunc_ln_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="16" slack="0"/>
<pin id="527" dir="0" index="1" bw="29" slack="0"/>
<pin id="528" dir="0" index="2" bw="5" slack="0"/>
<pin id="529" dir="0" index="3" bw="6" slack="0"/>
<pin id="530" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="sext_ln50_92_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="16" slack="0"/>
<pin id="537" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50_92/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="sext_ln52_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="28" slack="0"/>
<pin id="541" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln52/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="add_ln52_59_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="29" slack="0"/>
<pin id="544" dir="0" index="1" bw="28" slack="0"/>
<pin id="545" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_59/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="sext_ln52_11_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="28" slack="0"/>
<pin id="549" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln52_11/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="sext_ln52_12_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="28" slack="0"/>
<pin id="552" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln52_12/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="add_ln52_63_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="28" slack="0"/>
<pin id="555" dir="0" index="1" bw="29" slack="0"/>
<pin id="556" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_63/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="add_ln52_1_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="29" slack="0"/>
<pin id="560" dir="0" index="1" bw="29" slack="0"/>
<pin id="561" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_1/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="trunc_ln52_1_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="16" slack="0"/>
<pin id="566" dir="0" index="1" bw="29" slack="0"/>
<pin id="567" dir="0" index="2" bw="5" slack="0"/>
<pin id="568" dir="0" index="3" bw="6" slack="0"/>
<pin id="569" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln52_1/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="add_ln52_66_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="29" slack="0"/>
<pin id="577" dir="0" index="1" bw="29" slack="0"/>
<pin id="578" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_66/2 "/>
</bind>
</comp>

<comp id="579" class="1004" name="sext_ln52_13_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="28" slack="0"/>
<pin id="581" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln52_13/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="add_ln52_70_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="29" slack="0"/>
<pin id="584" dir="0" index="1" bw="29" slack="0"/>
<pin id="585" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_70/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="add_ln52_2_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="29" slack="0"/>
<pin id="588" dir="0" index="1" bw="29" slack="0"/>
<pin id="589" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_2/2 "/>
</bind>
</comp>

<comp id="592" class="1004" name="trunc_ln52_2_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="16" slack="0"/>
<pin id="594" dir="0" index="1" bw="29" slack="0"/>
<pin id="595" dir="0" index="2" bw="5" slack="0"/>
<pin id="596" dir="0" index="3" bw="6" slack="0"/>
<pin id="597" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln52_2/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="add_ln52_73_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="29" slack="0"/>
<pin id="605" dir="0" index="1" bw="29" slack="0"/>
<pin id="606" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_73/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="sext_ln52_14_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="28" slack="0"/>
<pin id="609" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln52_14/2 "/>
</bind>
</comp>

<comp id="610" class="1004" name="add_ln52_77_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="29" slack="0"/>
<pin id="612" dir="0" index="1" bw="29" slack="0"/>
<pin id="613" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_77/2 "/>
</bind>
</comp>

<comp id="614" class="1004" name="add_ln52_3_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="29" slack="0"/>
<pin id="616" dir="0" index="1" bw="29" slack="0"/>
<pin id="617" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_3/2 "/>
</bind>
</comp>

<comp id="620" class="1004" name="trunc_ln52_3_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="16" slack="0"/>
<pin id="622" dir="0" index="1" bw="29" slack="0"/>
<pin id="623" dir="0" index="2" bw="5" slack="0"/>
<pin id="624" dir="0" index="3" bw="6" slack="0"/>
<pin id="625" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln52_3/2 "/>
</bind>
</comp>

<comp id="631" class="1004" name="add_ln52_80_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="29" slack="0"/>
<pin id="633" dir="0" index="1" bw="29" slack="0"/>
<pin id="634" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_80/2 "/>
</bind>
</comp>

<comp id="635" class="1004" name="sext_ln52_15_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="28" slack="0"/>
<pin id="637" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln52_15/2 "/>
</bind>
</comp>

<comp id="638" class="1004" name="add_ln52_84_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="29" slack="0"/>
<pin id="640" dir="0" index="1" bw="29" slack="0"/>
<pin id="641" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_84/2 "/>
</bind>
</comp>

<comp id="642" class="1004" name="add_ln52_4_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="29" slack="0"/>
<pin id="644" dir="0" index="1" bw="29" slack="0"/>
<pin id="645" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_4/2 "/>
</bind>
</comp>

<comp id="648" class="1004" name="trunc_ln52_4_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="16" slack="0"/>
<pin id="650" dir="0" index="1" bw="29" slack="0"/>
<pin id="651" dir="0" index="2" bw="5" slack="0"/>
<pin id="652" dir="0" index="3" bw="6" slack="0"/>
<pin id="653" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln52_4/2 "/>
</bind>
</comp>

<comp id="659" class="1004" name="add_ln52_87_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="29" slack="0"/>
<pin id="661" dir="0" index="1" bw="29" slack="0"/>
<pin id="662" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_87/2 "/>
</bind>
</comp>

<comp id="663" class="1004" name="sext_ln52_16_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="28" slack="0"/>
<pin id="665" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln52_16/2 "/>
</bind>
</comp>

<comp id="666" class="1004" name="add_ln52_91_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="29" slack="0"/>
<pin id="668" dir="0" index="1" bw="29" slack="0"/>
<pin id="669" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_91/2 "/>
</bind>
</comp>

<comp id="670" class="1004" name="add_ln52_5_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="29" slack="0"/>
<pin id="672" dir="0" index="1" bw="29" slack="0"/>
<pin id="673" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_5/2 "/>
</bind>
</comp>

<comp id="676" class="1004" name="trunc_ln52_5_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="16" slack="0"/>
<pin id="678" dir="0" index="1" bw="29" slack="0"/>
<pin id="679" dir="0" index="2" bw="5" slack="0"/>
<pin id="680" dir="0" index="3" bw="6" slack="0"/>
<pin id="681" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln52_5/2 "/>
</bind>
</comp>

<comp id="687" class="1004" name="add_ln52_94_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="29" slack="0"/>
<pin id="689" dir="0" index="1" bw="29" slack="0"/>
<pin id="690" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_94/2 "/>
</bind>
</comp>

<comp id="691" class="1004" name="sext_ln52_17_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="27" slack="0"/>
<pin id="693" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln52_17/2 "/>
</bind>
</comp>

<comp id="694" class="1004" name="add_ln52_98_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="29" slack="0"/>
<pin id="696" dir="0" index="1" bw="29" slack="0"/>
<pin id="697" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_98/2 "/>
</bind>
</comp>

<comp id="698" class="1004" name="add_ln52_6_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="29" slack="0"/>
<pin id="700" dir="0" index="1" bw="29" slack="0"/>
<pin id="701" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_6/2 "/>
</bind>
</comp>

<comp id="704" class="1004" name="trunc_ln52_6_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="16" slack="0"/>
<pin id="706" dir="0" index="1" bw="29" slack="0"/>
<pin id="707" dir="0" index="2" bw="5" slack="0"/>
<pin id="708" dir="0" index="3" bw="6" slack="0"/>
<pin id="709" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln52_6/2 "/>
</bind>
</comp>

<comp id="715" class="1004" name="sext_ln52_18_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="28" slack="0"/>
<pin id="717" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln52_18/2 "/>
</bind>
</comp>

<comp id="718" class="1004" name="add_ln52_101_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="28" slack="0"/>
<pin id="720" dir="0" index="1" bw="29" slack="0"/>
<pin id="721" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_101/2 "/>
</bind>
</comp>

<comp id="723" class="1004" name="sext_ln52_19_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="26" slack="0"/>
<pin id="725" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln52_19/2 "/>
</bind>
</comp>

<comp id="726" class="1004" name="sext_ln52_20_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="28" slack="0"/>
<pin id="728" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln52_20/2 "/>
</bind>
</comp>

<comp id="729" class="1004" name="add_ln52_105_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="29" slack="0"/>
<pin id="731" dir="0" index="1" bw="28" slack="0"/>
<pin id="732" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_105/2 "/>
</bind>
</comp>

<comp id="734" class="1004" name="add_ln52_7_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="29" slack="0"/>
<pin id="736" dir="0" index="1" bw="29" slack="0"/>
<pin id="737" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_7/2 "/>
</bind>
</comp>

<comp id="740" class="1004" name="trunc_ln52_7_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="16" slack="0"/>
<pin id="742" dir="0" index="1" bw="29" slack="0"/>
<pin id="743" dir="0" index="2" bw="5" slack="0"/>
<pin id="744" dir="0" index="3" bw="6" slack="0"/>
<pin id="745" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln52_7/2 "/>
</bind>
</comp>

<comp id="751" class="1007" name="grp_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="18" slack="0"/>
<pin id="753" dir="0" index="1" bw="18" slack="0"/>
<pin id="754" dir="0" index="2" bw="29" slack="0"/>
<pin id="755" dir="0" index="3" bw="29" slack="0"/>
<pin id="756" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln50_12/2 sext_ln50_89/2 mul_ln50/2 add_ln52/2 "/>
</bind>
</comp>

<comp id="762" class="1007" name="grp_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="16" slack="0"/>
<pin id="764" dir="0" index="1" bw="29" slack="0"/>
<pin id="765" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="766" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln50_57/2 add_ln52_57/2 "/>
</bind>
</comp>

<comp id="770" class="1007" name="mul_ln50_58_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="16" slack="0"/>
<pin id="772" dir="0" index="1" bw="29" slack="0"/>
<pin id="773" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln50_58/2 "/>
</bind>
</comp>

<comp id="777" class="1007" name="mul_ln50_59_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="16" slack="0"/>
<pin id="779" dir="0" index="1" bw="28" slack="0"/>
<pin id="780" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln50_59/2 "/>
</bind>
</comp>

<comp id="783" class="1007" name="grp_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="16" slack="0"/>
<pin id="785" dir="0" index="1" bw="27" slack="0"/>
<pin id="786" dir="0" index="2" bw="28" slack="0"/>
<pin id="787" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln50_60/2 sext_ln50_90/2 add_ln52_58/2 "/>
</bind>
</comp>

<comp id="792" class="1007" name="grp_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="16" slack="0"/>
<pin id="794" dir="0" index="1" bw="27" slack="0"/>
<pin id="795" dir="0" index="2" bw="28" slack="2147483647"/>
<pin id="796" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln50_61/2 sext_ln50_91/2 add_ln52_60/2 "/>
</bind>
</comp>

<comp id="800" class="1007" name="mul_ln50_62_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="16" slack="0"/>
<pin id="802" dir="0" index="1" bw="28" slack="0"/>
<pin id="803" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln50_62/2 "/>
</bind>
</comp>

<comp id="807" class="1007" name="grp_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="16" slack="0"/>
<pin id="809" dir="0" index="1" bw="29" slack="0"/>
<pin id="810" dir="0" index="2" bw="28" slack="0"/>
<pin id="811" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln50_63/2 add_ln52_62/2 "/>
</bind>
</comp>

<comp id="816" class="1007" name="grp_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="16" slack="0"/>
<pin id="818" dir="0" index="1" bw="28" slack="0"/>
<pin id="819" dir="0" index="2" bw="28" slack="0"/>
<pin id="820" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln50_64/2 add_ln52_61/2 "/>
</bind>
</comp>

<comp id="825" class="1007" name="mul_ln50_65_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="16" slack="0"/>
<pin id="827" dir="0" index="1" bw="29" slack="0"/>
<pin id="828" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln50_65/2 "/>
</bind>
</comp>

<comp id="831" class="1007" name="grp_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="16" slack="0"/>
<pin id="833" dir="0" index="1" bw="28" slack="0"/>
<pin id="834" dir="0" index="2" bw="29" slack="0"/>
<pin id="835" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln50_66/2 sext_ln50_93/2 add_ln52_64/2 "/>
</bind>
</comp>

<comp id="840" class="1007" name="grp_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="16" slack="0"/>
<pin id="842" dir="0" index="1" bw="28" slack="0"/>
<pin id="843" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="844" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln50_67/2 sext_ln50_94/2 add_ln52_65/2 "/>
</bind>
</comp>

<comp id="848" class="1007" name="mul_ln50_68_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="16" slack="0"/>
<pin id="850" dir="0" index="1" bw="29" slack="0"/>
<pin id="851" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln50_68/2 "/>
</bind>
</comp>

<comp id="855" class="1007" name="mul_ln50_69_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="16" slack="0"/>
<pin id="857" dir="0" index="1" bw="29" slack="0"/>
<pin id="858" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln50_69/2 "/>
</bind>
</comp>

<comp id="861" class="1007" name="grp_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="16" slack="0"/>
<pin id="863" dir="0" index="1" bw="28" slack="0"/>
<pin id="864" dir="0" index="2" bw="29" slack="0"/>
<pin id="865" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln50_70/2 sext_ln50_95/2 add_ln52_67/2 "/>
</bind>
</comp>

<comp id="870" class="1007" name="grp_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="16" slack="0"/>
<pin id="872" dir="0" index="1" bw="28" slack="0"/>
<pin id="873" dir="0" index="2" bw="28" slack="0"/>
<pin id="874" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln50_71/2 sext_ln50_96/2 add_ln52_69/2 "/>
</bind>
</comp>

<comp id="879" class="1007" name="grp_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="16" slack="0"/>
<pin id="881" dir="0" index="1" bw="28" slack="0"/>
<pin id="882" dir="0" index="2" bw="28" slack="0"/>
<pin id="883" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln50_72/2 add_ln52_68/2 "/>
</bind>
</comp>

<comp id="888" class="1007" name="mul_ln50_73_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="16" slack="0"/>
<pin id="890" dir="0" index="1" bw="29" slack="0"/>
<pin id="891" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln50_73/2 "/>
</bind>
</comp>

<comp id="894" class="1007" name="grp_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="16" slack="0"/>
<pin id="896" dir="0" index="1" bw="27" slack="0"/>
<pin id="897" dir="0" index="2" bw="29" slack="0"/>
<pin id="898" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln50_74/2 sext_ln50_97/2 add_ln52_71/2 "/>
</bind>
</comp>

<comp id="903" class="1007" name="grp_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="16" slack="0"/>
<pin id="905" dir="0" index="1" bw="29" slack="0"/>
<pin id="906" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="907" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln50_75/2 add_ln52_72/2 "/>
</bind>
</comp>

<comp id="911" class="1007" name="mul_ln50_76_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="16" slack="0"/>
<pin id="913" dir="0" index="1" bw="29" slack="0"/>
<pin id="914" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln50_76/2 "/>
</bind>
</comp>

<comp id="918" class="1007" name="grp_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="16" slack="0"/>
<pin id="920" dir="0" index="1" bw="29" slack="0"/>
<pin id="921" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="922" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln50_77/2 add_ln52_74/2 "/>
</bind>
</comp>

<comp id="926" class="1007" name="mul_ln50_78_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="16" slack="0"/>
<pin id="928" dir="0" index="1" bw="29" slack="0"/>
<pin id="929" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln50_78/2 "/>
</bind>
</comp>

<comp id="933" class="1007" name="grp_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="16" slack="0"/>
<pin id="935" dir="0" index="1" bw="27" slack="0"/>
<pin id="936" dir="0" index="2" bw="28" slack="0"/>
<pin id="937" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln50_79/2 sext_ln50_98/2 add_ln52_76/2 "/>
</bind>
</comp>

<comp id="942" class="1007" name="grp_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="16" slack="0"/>
<pin id="944" dir="0" index="1" bw="28" slack="0"/>
<pin id="945" dir="0" index="2" bw="28" slack="0"/>
<pin id="946" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln50_80/2 add_ln52_75/2 "/>
</bind>
</comp>

<comp id="951" class="1007" name="grp_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="16" slack="0"/>
<pin id="953" dir="0" index="1" bw="29" slack="0"/>
<pin id="954" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="955" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln50_81/2 add_ln52_78/2 "/>
</bind>
</comp>

<comp id="959" class="1007" name="mul_ln50_82_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="16" slack="0"/>
<pin id="961" dir="0" index="1" bw="29" slack="0"/>
<pin id="962" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln50_82/2 "/>
</bind>
</comp>

<comp id="966" class="1007" name="grp_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="16" slack="0"/>
<pin id="968" dir="0" index="1" bw="29" slack="0"/>
<pin id="969" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="970" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln50_83/2 add_ln52_79/2 "/>
</bind>
</comp>

<comp id="974" class="1007" name="mul_ln50_84_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="16" slack="0"/>
<pin id="976" dir="0" index="1" bw="29" slack="0"/>
<pin id="977" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln50_84/2 "/>
</bind>
</comp>

<comp id="981" class="1007" name="grp_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="16" slack="0"/>
<pin id="983" dir="0" index="1" bw="29" slack="0"/>
<pin id="984" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="985" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln50_85/2 add_ln52_81/2 "/>
</bind>
</comp>

<comp id="989" class="1007" name="mul_ln50_86_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="16" slack="0"/>
<pin id="991" dir="0" index="1" bw="29" slack="0"/>
<pin id="992" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln50_86/2 "/>
</bind>
</comp>

<comp id="996" class="1007" name="grp_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="16" slack="0"/>
<pin id="998" dir="0" index="1" bw="29" slack="0"/>
<pin id="999" dir="0" index="2" bw="28" slack="0"/>
<pin id="1000" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln50_87/2 add_ln52_83/2 "/>
</bind>
</comp>

<comp id="1005" class="1007" name="grp_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="16" slack="0"/>
<pin id="1007" dir="0" index="1" bw="28" slack="0"/>
<pin id="1008" dir="0" index="2" bw="28" slack="0"/>
<pin id="1009" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln50_88/2 add_ln52_82/2 "/>
</bind>
</comp>

<comp id="1014" class="1007" name="grp_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="16" slack="0"/>
<pin id="1016" dir="0" index="1" bw="29" slack="0"/>
<pin id="1017" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="1018" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln50_89/2 add_ln52_85/2 "/>
</bind>
</comp>

<comp id="1022" class="1007" name="mul_ln50_90_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="16" slack="0"/>
<pin id="1024" dir="0" index="1" bw="29" slack="0"/>
<pin id="1025" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln50_90/2 "/>
</bind>
</comp>

<comp id="1029" class="1007" name="grp_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="16" slack="0"/>
<pin id="1031" dir="0" index="1" bw="27" slack="0"/>
<pin id="1032" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="1033" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln50_91/2 sext_ln50_99/2 add_ln52_86/2 "/>
</bind>
</comp>

<comp id="1037" class="1007" name="mul_ln50_92_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="16" slack="0"/>
<pin id="1039" dir="0" index="1" bw="29" slack="0"/>
<pin id="1040" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln50_92/2 "/>
</bind>
</comp>

<comp id="1044" class="1007" name="mul_ln50_93_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="16" slack="0"/>
<pin id="1046" dir="0" index="1" bw="29" slack="0"/>
<pin id="1047" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln50_93/2 "/>
</bind>
</comp>

<comp id="1050" class="1007" name="grp_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="16" slack="0"/>
<pin id="1052" dir="0" index="1" bw="27" slack="0"/>
<pin id="1053" dir="0" index="2" bw="29" slack="0"/>
<pin id="1054" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln50_94/2 sext_ln50_100/2 add_ln52_88/2 "/>
</bind>
</comp>

<comp id="1059" class="1007" name="grp_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="16" slack="0"/>
<pin id="1061" dir="0" index="1" bw="29" slack="0"/>
<pin id="1062" dir="0" index="2" bw="28" slack="0"/>
<pin id="1063" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln50_95/2 add_ln52_90/2 "/>
</bind>
</comp>

<comp id="1068" class="1007" name="grp_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="16" slack="0"/>
<pin id="1070" dir="0" index="1" bw="28" slack="0"/>
<pin id="1071" dir="0" index="2" bw="28" slack="0"/>
<pin id="1072" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln50_96/2 add_ln52_89/2 "/>
</bind>
</comp>

<comp id="1077" class="1007" name="grp_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="16" slack="0"/>
<pin id="1079" dir="0" index="1" bw="28" slack="0"/>
<pin id="1080" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="1081" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln50_97/2 sext_ln50_101/2 add_ln52_92/2 "/>
</bind>
</comp>

<comp id="1085" class="1007" name="mul_ln50_98_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="16" slack="0"/>
<pin id="1087" dir="0" index="1" bw="29" slack="0"/>
<pin id="1088" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln50_98/2 "/>
</bind>
</comp>

<comp id="1092" class="1007" name="mul_ln50_99_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="16" slack="0"/>
<pin id="1094" dir="0" index="1" bw="29" slack="0"/>
<pin id="1095" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln50_99/2 "/>
</bind>
</comp>

<comp id="1098" class="1007" name="grp_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="16" slack="0"/>
<pin id="1100" dir="0" index="1" bw="28" slack="0"/>
<pin id="1101" dir="0" index="2" bw="29" slack="0"/>
<pin id="1102" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln50_100/2 sext_ln50_102/2 add_ln52_93/2 "/>
</bind>
</comp>

<comp id="1107" class="1007" name="grp_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="16" slack="0"/>
<pin id="1109" dir="0" index="1" bw="28" slack="0"/>
<pin id="1110" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="1111" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln50_101/2 sext_ln50_103/2 add_ln52_95/2 "/>
</bind>
</comp>

<comp id="1115" class="1007" name="mul_ln50_102_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="16" slack="0"/>
<pin id="1117" dir="0" index="1" bw="29" slack="0"/>
<pin id="1118" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln50_102/2 "/>
</bind>
</comp>

<comp id="1122" class="1007" name="grp_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="16" slack="0"/>
<pin id="1124" dir="0" index="1" bw="29" slack="0"/>
<pin id="1125" dir="0" index="2" bw="27" slack="0"/>
<pin id="1126" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln50_103/2 add_ln52_97/2 "/>
</bind>
</comp>

<comp id="1131" class="1007" name="grp_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="16" slack="0"/>
<pin id="1133" dir="0" index="1" bw="27" slack="0"/>
<pin id="1134" dir="0" index="2" bw="27" slack="0"/>
<pin id="1135" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln50_104/2 add_ln52_96/2 "/>
</bind>
</comp>

<comp id="1140" class="1007" name="grp_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="16" slack="0"/>
<pin id="1142" dir="0" index="1" bw="27" slack="0"/>
<pin id="1143" dir="0" index="2" bw="28" slack="2147483647"/>
<pin id="1144" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln50_105/2 sext_ln50_104/2 add_ln52_99/2 "/>
</bind>
</comp>

<comp id="1148" class="1007" name="mul_ln50_106_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="16" slack="0"/>
<pin id="1150" dir="0" index="1" bw="28" slack="0"/>
<pin id="1151" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln50_106/2 "/>
</bind>
</comp>

<comp id="1155" class="1007" name="grp_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="16" slack="0"/>
<pin id="1157" dir="0" index="1" bw="29" slack="0"/>
<pin id="1158" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="1159" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln50_107/2 add_ln52_100/2 "/>
</bind>
</comp>

<comp id="1163" class="1007" name="mul_ln50_108_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="16" slack="0"/>
<pin id="1165" dir="0" index="1" bw="29" slack="0"/>
<pin id="1166" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln50_108/2 "/>
</bind>
</comp>

<comp id="1170" class="1007" name="grp_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="16" slack="0"/>
<pin id="1172" dir="0" index="1" bw="29" slack="0"/>
<pin id="1173" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="1174" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln50_109/2 add_ln52_102/2 "/>
</bind>
</comp>

<comp id="1178" class="1007" name="mul_ln50_110_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="16" slack="0"/>
<pin id="1180" dir="0" index="1" bw="29" slack="0"/>
<pin id="1181" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln50_110/2 "/>
</bind>
</comp>

<comp id="1185" class="1007" name="grp_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="16" slack="0"/>
<pin id="1187" dir="0" index="1" bw="28" slack="0"/>
<pin id="1188" dir="0" index="2" bw="26" slack="0"/>
<pin id="1189" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln50_111/2 add_ln52_104/2 "/>
</bind>
</comp>

<comp id="1194" class="1007" name="grp_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="16" slack="0"/>
<pin id="1196" dir="0" index="1" bw="26" slack="0"/>
<pin id="1197" dir="0" index="2" bw="26" slack="0"/>
<pin id="1198" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln50_112/2 add_ln52_103/2 "/>
</bind>
</comp>

<comp id="1203" class="1005" name="output_offset_read_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="4" slack="1"/>
<pin id="1205" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="output_offset_read "/>
</bind>
</comp>

<comp id="1208" class="1005" name="input_0_addr_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="3" slack="1"/>
<pin id="1210" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr "/>
</bind>
</comp>

<comp id="1213" class="1005" name="input_1_addr_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="3" slack="1"/>
<pin id="1215" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_1_addr "/>
</bind>
</comp>

<comp id="1218" class="1005" name="input_2_addr_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="3" slack="1"/>
<pin id="1220" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_2_addr "/>
</bind>
</comp>

<comp id="1223" class="1005" name="input_3_addr_reg_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="3" slack="1"/>
<pin id="1225" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_3_addr "/>
</bind>
</comp>

<comp id="1228" class="1005" name="input_4_addr_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="3" slack="1"/>
<pin id="1230" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_4_addr "/>
</bind>
</comp>

<comp id="1233" class="1005" name="input_5_addr_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="3" slack="1"/>
<pin id="1235" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_5_addr "/>
</bind>
</comp>

<comp id="1238" class="1005" name="input_6_addr_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="3" slack="1"/>
<pin id="1240" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_6_addr "/>
</bind>
</comp>

<comp id="1243" class="1005" name="input_7_addr_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="3" slack="1"/>
<pin id="1245" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_7_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="102"><net_src comp="36" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="36" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="38" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="2" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="38" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="123" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="38" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="136" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="6" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="38" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="149" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="8" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="38" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="162" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="10" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="38" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="175" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="12" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="38" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="188" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="14" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="38" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="201" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="20" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="38" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="214" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="232"><net_src comp="22" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="38" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="227" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="245"><net_src comp="24" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="38" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="240" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="258"><net_src comp="26" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="38" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="265"><net_src comp="253" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="271"><net_src comp="28" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="38" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="278"><net_src comp="266" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="284"><net_src comp="30" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="38" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="291"><net_src comp="279" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="297"><net_src comp="32" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="38" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="304"><net_src comp="292" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="310"><net_src comp="34" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="38" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="317"><net_src comp="305" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="321"><net_src comp="104" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="324"><net_src comp="318" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="325"><net_src comp="318" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="326"><net_src comp="318" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="327"><net_src comp="318" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="328"><net_src comp="318" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="329"><net_src comp="318" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="333"><net_src comp="330" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="336"><net_src comp="330" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="337"><net_src comp="330" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="338"><net_src comp="330" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="339"><net_src comp="330" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="340"><net_src comp="330" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="344"><net_src comp="117" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="117" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="117" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="117" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="130" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="130" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="130" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="130" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="143" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="143" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="143" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="143" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="156" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="156" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="156" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="156" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="169" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="169" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="169" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="169" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="182" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="182" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="182" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="182" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="195" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="195" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="195" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="195" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="208" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="208" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="208" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="369" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="353" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="474"><net_src comp="465" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="479"><net_src comp="401" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="385" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="484"><net_src comp="475" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="489"><net_src comp="471" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="481" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="494"><net_src comp="485" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="499"><net_src comp="433" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="417" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="504"><net_src comp="495" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="509"><net_src comp="461" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="449" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="514"><net_src comp="505" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="519"><net_src comp="501" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="511" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="524"><net_src comp="515" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="531"><net_src comp="44" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="46" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="533"><net_src comp="48" pin="0"/><net_sink comp="525" pin=3"/></net>

<net id="534"><net_src comp="525" pin="4"/><net_sink comp="221" pin=1"/></net>

<net id="538"><net_src comp="208" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="546"><net_src comp="539" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="557"><net_src comp="547" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="562"><net_src comp="542" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="553" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="570"><net_src comp="44" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="558" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="572"><net_src comp="46" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="573"><net_src comp="48" pin="0"/><net_sink comp="564" pin=3"/></net>

<net id="574"><net_src comp="564" pin="4"/><net_sink comp="234" pin=1"/></net>

<net id="590"><net_src comp="575" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="582" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="598"><net_src comp="44" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="586" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="600"><net_src comp="46" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="601"><net_src comp="48" pin="0"/><net_sink comp="592" pin=3"/></net>

<net id="602"><net_src comp="592" pin="4"/><net_sink comp="247" pin=1"/></net>

<net id="618"><net_src comp="603" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="610" pin="2"/><net_sink comp="614" pin=1"/></net>

<net id="626"><net_src comp="44" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="614" pin="2"/><net_sink comp="620" pin=1"/></net>

<net id="628"><net_src comp="46" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="629"><net_src comp="48" pin="0"/><net_sink comp="620" pin=3"/></net>

<net id="630"><net_src comp="620" pin="4"/><net_sink comp="260" pin=1"/></net>

<net id="646"><net_src comp="631" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="638" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="654"><net_src comp="44" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="655"><net_src comp="642" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="656"><net_src comp="46" pin="0"/><net_sink comp="648" pin=2"/></net>

<net id="657"><net_src comp="48" pin="0"/><net_sink comp="648" pin=3"/></net>

<net id="658"><net_src comp="648" pin="4"/><net_sink comp="273" pin=1"/></net>

<net id="674"><net_src comp="659" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="666" pin="2"/><net_sink comp="670" pin=1"/></net>

<net id="682"><net_src comp="44" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="683"><net_src comp="670" pin="2"/><net_sink comp="676" pin=1"/></net>

<net id="684"><net_src comp="46" pin="0"/><net_sink comp="676" pin=2"/></net>

<net id="685"><net_src comp="48" pin="0"/><net_sink comp="676" pin=3"/></net>

<net id="686"><net_src comp="676" pin="4"/><net_sink comp="286" pin=1"/></net>

<net id="702"><net_src comp="687" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="694" pin="2"/><net_sink comp="698" pin=1"/></net>

<net id="710"><net_src comp="44" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="711"><net_src comp="698" pin="2"/><net_sink comp="704" pin=1"/></net>

<net id="712"><net_src comp="46" pin="0"/><net_sink comp="704" pin=2"/></net>

<net id="713"><net_src comp="48" pin="0"/><net_sink comp="704" pin=3"/></net>

<net id="714"><net_src comp="704" pin="4"/><net_sink comp="299" pin=1"/></net>

<net id="722"><net_src comp="715" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="733"><net_src comp="726" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="738"><net_src comp="718" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="729" pin="2"/><net_sink comp="734" pin=1"/></net>

<net id="746"><net_src comp="44" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="747"><net_src comp="734" pin="2"/><net_sink comp="740" pin=1"/></net>

<net id="748"><net_src comp="46" pin="0"/><net_sink comp="740" pin=2"/></net>

<net id="749"><net_src comp="48" pin="0"/><net_sink comp="740" pin=3"/></net>

<net id="750"><net_src comp="740" pin="4"/><net_sink comp="312" pin=1"/></net>

<net id="757"><net_src comp="491" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="758"><net_src comp="521" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="759"><net_src comp="40" pin="0"/><net_sink comp="751" pin=2"/></net>

<net id="760"><net_src comp="42" pin="0"/><net_sink comp="751" pin=3"/></net>

<net id="761"><net_src comp="751" pin="4"/><net_sink comp="525" pin=1"/></net>

<net id="767"><net_src comp="349" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="768"><net_src comp="50" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="769"><net_src comp="762" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="774"><net_src comp="365" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="52" pin="0"/><net_sink comp="770" pin=1"/></net>

<net id="776"><net_src comp="770" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="781"><net_src comp="377" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="54" pin="0"/><net_sink comp="777" pin=1"/></net>

<net id="788"><net_src comp="397" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="789"><net_src comp="56" pin="0"/><net_sink comp="783" pin=1"/></net>

<net id="790"><net_src comp="777" pin="2"/><net_sink comp="783" pin=2"/></net>

<net id="791"><net_src comp="783" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="797"><net_src comp="413" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="798"><net_src comp="58" pin="0"/><net_sink comp="792" pin=1"/></net>

<net id="799"><net_src comp="792" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="804"><net_src comp="425" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="60" pin="0"/><net_sink comp="800" pin=1"/></net>

<net id="806"><net_src comp="800" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="812"><net_src comp="445" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="813"><net_src comp="62" pin="0"/><net_sink comp="807" pin=1"/></net>

<net id="814"><net_src comp="550" pin="1"/><net_sink comp="807" pin=2"/></net>

<net id="815"><net_src comp="807" pin="3"/><net_sink comp="553" pin=1"/></net>

<net id="821"><net_src comp="535" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="822"><net_src comp="64" pin="0"/><net_sink comp="816" pin=1"/></net>

<net id="823"><net_src comp="66" pin="0"/><net_sink comp="816" pin=2"/></net>

<net id="824"><net_src comp="816" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="829"><net_src comp="349" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="68" pin="0"/><net_sink comp="825" pin=1"/></net>

<net id="836"><net_src comp="361" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="837"><net_src comp="70" pin="0"/><net_sink comp="831" pin=1"/></net>

<net id="838"><net_src comp="825" pin="2"/><net_sink comp="831" pin=2"/></net>

<net id="839"><net_src comp="831" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="845"><net_src comp="377" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="846"><net_src comp="72" pin="0"/><net_sink comp="840" pin=1"/></net>

<net id="847"><net_src comp="840" pin="3"/><net_sink comp="575" pin=1"/></net>

<net id="852"><net_src comp="393" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="74" pin="0"/><net_sink comp="848" pin=1"/></net>

<net id="854"><net_src comp="848" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="859"><net_src comp="409" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="74" pin="0"/><net_sink comp="855" pin=1"/></net>

<net id="866"><net_src comp="425" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="867"><net_src comp="72" pin="0"/><net_sink comp="861" pin=1"/></net>

<net id="868"><net_src comp="855" pin="2"/><net_sink comp="861" pin=2"/></net>

<net id="869"><net_src comp="861" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="875"><net_src comp="441" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="876"><net_src comp="70" pin="0"/><net_sink comp="870" pin=1"/></net>

<net id="877"><net_src comp="579" pin="1"/><net_sink comp="870" pin=2"/></net>

<net id="878"><net_src comp="870" pin="3"/><net_sink comp="582" pin=1"/></net>

<net id="884"><net_src comp="535" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="885"><net_src comp="76" pin="0"/><net_sink comp="879" pin=1"/></net>

<net id="886"><net_src comp="66" pin="0"/><net_sink comp="879" pin=2"/></net>

<net id="887"><net_src comp="879" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="892"><net_src comp="349" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="893"><net_src comp="52" pin="0"/><net_sink comp="888" pin=1"/></net>

<net id="899"><net_src comp="357" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="900"><net_src comp="58" pin="0"/><net_sink comp="894" pin=1"/></net>

<net id="901"><net_src comp="888" pin="2"/><net_sink comp="894" pin=2"/></net>

<net id="902"><net_src comp="894" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="908"><net_src comp="381" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="909"><net_src comp="78" pin="0"/><net_sink comp="903" pin=1"/></net>

<net id="910"><net_src comp="903" pin="3"/><net_sink comp="603" pin=1"/></net>

<net id="915"><net_src comp="393" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="80" pin="0"/><net_sink comp="911" pin=1"/></net>

<net id="917"><net_src comp="911" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="923"><net_src comp="409" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="924"><net_src comp="82" pin="0"/><net_sink comp="918" pin=1"/></net>

<net id="925"><net_src comp="918" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="930"><net_src comp="429" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="931"><net_src comp="50" pin="0"/><net_sink comp="926" pin=1"/></net>

<net id="932"><net_src comp="926" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="938"><net_src comp="437" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="939"><net_src comp="56" pin="0"/><net_sink comp="933" pin=1"/></net>

<net id="940"><net_src comp="607" pin="1"/><net_sink comp="933" pin=2"/></net>

<net id="941"><net_src comp="933" pin="3"/><net_sink comp="610" pin=1"/></net>

<net id="947"><net_src comp="535" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="948"><net_src comp="84" pin="0"/><net_sink comp="942" pin=1"/></net>

<net id="949"><net_src comp="66" pin="0"/><net_sink comp="942" pin=2"/></net>

<net id="950"><net_src comp="942" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="956"><net_src comp="349" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="957"><net_src comp="40" pin="0"/><net_sink comp="951" pin=1"/></net>

<net id="958"><net_src comp="951" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="963"><net_src comp="365" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="964"><net_src comp="86" pin="0"/><net_sink comp="959" pin=1"/></net>

<net id="965"><net_src comp="959" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="971"><net_src comp="381" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="972"><net_src comp="86" pin="0"/><net_sink comp="966" pin=1"/></net>

<net id="973"><net_src comp="966" pin="3"/><net_sink comp="631" pin=1"/></net>

<net id="978"><net_src comp="393" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="979"><net_src comp="40" pin="0"/><net_sink comp="974" pin=1"/></net>

<net id="980"><net_src comp="974" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="986"><net_src comp="409" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="987"><net_src comp="40" pin="0"/><net_sink comp="981" pin=1"/></net>

<net id="988"><net_src comp="981" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="993"><net_src comp="429" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="994"><net_src comp="86" pin="0"/><net_sink comp="989" pin=1"/></net>

<net id="995"><net_src comp="989" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="1001"><net_src comp="445" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1002"><net_src comp="86" pin="0"/><net_sink comp="996" pin=1"/></net>

<net id="1003"><net_src comp="635" pin="1"/><net_sink comp="996" pin=2"/></net>

<net id="1004"><net_src comp="996" pin="3"/><net_sink comp="638" pin=1"/></net>

<net id="1010"><net_src comp="535" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1011"><net_src comp="88" pin="0"/><net_sink comp="1005" pin=1"/></net>

<net id="1012"><net_src comp="66" pin="0"/><net_sink comp="1005" pin=2"/></net>

<net id="1013"><net_src comp="1005" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="1019"><net_src comp="349" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1020"><net_src comp="82" pin="0"/><net_sink comp="1014" pin=1"/></net>

<net id="1021"><net_src comp="1014" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="1026"><net_src comp="365" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1027"><net_src comp="78" pin="0"/><net_sink comp="1022" pin=1"/></net>

<net id="1028"><net_src comp="1022" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1034"><net_src comp="373" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1035"><net_src comp="56" pin="0"/><net_sink comp="1029" pin=1"/></net>

<net id="1036"><net_src comp="1029" pin="3"/><net_sink comp="659" pin=1"/></net>

<net id="1041"><net_src comp="393" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1042"><net_src comp="52" pin="0"/><net_sink comp="1037" pin=1"/></net>

<net id="1043"><net_src comp="1037" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1048"><net_src comp="409" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1049"><net_src comp="62" pin="0"/><net_sink comp="1044" pin=1"/></net>

<net id="1055"><net_src comp="421" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1056"><net_src comp="58" pin="0"/><net_sink comp="1050" pin=1"/></net>

<net id="1057"><net_src comp="1044" pin="2"/><net_sink comp="1050" pin=2"/></net>

<net id="1058"><net_src comp="1050" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="1064"><net_src comp="445" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="1065"><net_src comp="50" pin="0"/><net_sink comp="1059" pin=1"/></net>

<net id="1066"><net_src comp="663" pin="1"/><net_sink comp="1059" pin=2"/></net>

<net id="1067"><net_src comp="1059" pin="3"/><net_sink comp="666" pin=1"/></net>

<net id="1073"><net_src comp="535" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1074"><net_src comp="60" pin="0"/><net_sink comp="1068" pin=1"/></net>

<net id="1075"><net_src comp="66" pin="0"/><net_sink comp="1068" pin=2"/></net>

<net id="1076"><net_src comp="1068" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="1082"><net_src comp="345" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1083"><net_src comp="70" pin="0"/><net_sink comp="1077" pin=1"/></net>

<net id="1084"><net_src comp="1077" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="1089"><net_src comp="365" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1090"><net_src comp="74" pin="0"/><net_sink comp="1085" pin=1"/></net>

<net id="1091"><net_src comp="1085" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1096"><net_src comp="381" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1097"><net_src comp="68" pin="0"/><net_sink comp="1092" pin=1"/></net>

<net id="1103"><net_src comp="389" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1104"><net_src comp="72" pin="0"/><net_sink comp="1098" pin=1"/></net>

<net id="1105"><net_src comp="1092" pin="2"/><net_sink comp="1098" pin=2"/></net>

<net id="1106"><net_src comp="1098" pin="3"/><net_sink comp="687" pin=1"/></net>

<net id="1112"><net_src comp="405" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1113"><net_src comp="72" pin="0"/><net_sink comp="1107" pin=1"/></net>

<net id="1114"><net_src comp="1107" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="1119"><net_src comp="429" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1120"><net_src comp="68" pin="0"/><net_sink comp="1115" pin=1"/></net>

<net id="1121"><net_src comp="1115" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1127"><net_src comp="445" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1128"><net_src comp="74" pin="0"/><net_sink comp="1122" pin=1"/></net>

<net id="1129"><net_src comp="691" pin="1"/><net_sink comp="1122" pin=2"/></net>

<net id="1130"><net_src comp="1122" pin="3"/><net_sink comp="694" pin=1"/></net>

<net id="1136"><net_src comp="457" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1137"><net_src comp="90" pin="0"/><net_sink comp="1131" pin=1"/></net>

<net id="1138"><net_src comp="92" pin="0"/><net_sink comp="1131" pin=2"/></net>

<net id="1139"><net_src comp="1131" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="1145"><net_src comp="341" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1146"><net_src comp="56" pin="0"/><net_sink comp="1140" pin=1"/></net>

<net id="1147"><net_src comp="1140" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="1152"><net_src comp="361" pin="1"/><net_sink comp="1148" pin=0"/></net>

<net id="1153"><net_src comp="60" pin="0"/><net_sink comp="1148" pin=1"/></net>

<net id="1154"><net_src comp="1148" pin="2"/><net_sink comp="1140" pin=0"/></net>

<net id="1160"><net_src comp="381" pin="1"/><net_sink comp="1155" pin=0"/></net>

<net id="1161"><net_src comp="52" pin="0"/><net_sink comp="1155" pin=1"/></net>

<net id="1162"><net_src comp="1155" pin="3"/><net_sink comp="718" pin=1"/></net>

<net id="1167"><net_src comp="393" pin="1"/><net_sink comp="1163" pin=0"/></net>

<net id="1168"><net_src comp="78" pin="0"/><net_sink comp="1163" pin=1"/></net>

<net id="1169"><net_src comp="1163" pin="2"/><net_sink comp="1155" pin=0"/></net>

<net id="1175"><net_src comp="409" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1176"><net_src comp="50" pin="0"/><net_sink comp="1170" pin=1"/></net>

<net id="1177"><net_src comp="1170" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="1182"><net_src comp="429" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1183"><net_src comp="62" pin="0"/><net_sink comp="1178" pin=1"/></net>

<net id="1184"><net_src comp="1178" pin="2"/><net_sink comp="1170" pin=0"/></net>

<net id="1190"><net_src comp="441" pin="1"/><net_sink comp="1185" pin=0"/></net>

<net id="1191"><net_src comp="54" pin="0"/><net_sink comp="1185" pin=1"/></net>

<net id="1192"><net_src comp="723" pin="1"/><net_sink comp="1185" pin=2"/></net>

<net id="1193"><net_src comp="1185" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="1199"><net_src comp="453" pin="1"/><net_sink comp="1194" pin=0"/></net>

<net id="1200"><net_src comp="94" pin="0"/><net_sink comp="1194" pin=1"/></net>

<net id="1201"><net_src comp="96" pin="0"/><net_sink comp="1194" pin=2"/></net>

<net id="1202"><net_src comp="1194" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="1206"><net_src comp="98" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="1211"><net_src comp="110" pin="3"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="1216"><net_src comp="123" pin="3"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="1221"><net_src comp="136" pin="3"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="1226"><net_src comp="149" pin="3"/><net_sink comp="1223" pin=0"/></net>

<net id="1227"><net_src comp="1223" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="1231"><net_src comp="162" pin="3"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="1236"><net_src comp="175" pin="3"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="1241"><net_src comp="188" pin="3"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="1246"><net_src comp="201" pin="3"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="208" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: DCT_1D_out_buf_col_0 | {2 }
	Port: DCT_1D_out_buf_col_1 | {2 }
	Port: DCT_1D_out_buf_col_2 | {2 }
	Port: DCT_1D_out_buf_col_3 | {2 }
	Port: DCT_1D_out_buf_col_4 | {2 }
	Port: DCT_1D_out_buf_col_5 | {2 }
	Port: DCT_1D_out_buf_col_6 | {2 }
	Port: DCT_1D_out_buf_col_7 | {2 }
 - Input state : 
	Port: DCT_1D : input_0 | {1 2 }
	Port: DCT_1D : input_1 | {1 2 }
	Port: DCT_1D : input_2 | {1 2 }
	Port: DCT_1D : input_3 | {1 2 }
	Port: DCT_1D : input_4 | {1 2 }
	Port: DCT_1D : input_5 | {1 2 }
	Port: DCT_1D : input_6 | {1 2 }
	Port: DCT_1D : input_7 | {1 2 }
	Port: DCT_1D : input_offset | {1 }
	Port: DCT_1D : output_offset | {1 }
  - Chain level:
	State 1
		input_0_addr : 1
		input_0_load : 2
		input_1_addr : 1
		input_1_load : 2
		input_2_addr : 1
		input_2_load : 2
		input_3_addr : 1
		input_3_load : 2
		input_4_addr : 1
		input_4_load : 2
		input_5_addr : 1
		input_5_load : 2
		input_6_addr : 1
		input_6_load : 2
		input_7_addr : 1
		input_7_load : 2
	State 2
		sext_ln50 : 1
		sext_ln50_53 : 1
		sext_ln50_54 : 1
		sext_ln50_55 : 1
		sext_ln50_56 : 1
		sext_ln50_57 : 1
		sext_ln50_58 : 1
		sext_ln50_59 : 1
		sext_ln50_60 : 1
		sext_ln50_61 : 1
		sext_ln50_62 : 1
		sext_ln50_63 : 1
		sext_ln50_64 : 1
		sext_ln50_65 : 1
		sext_ln50_66 : 1
		sext_ln50_67 : 1
		sext_ln50_68 : 1
		sext_ln50_69 : 1
		sext_ln50_70 : 1
		sext_ln50_71 : 1
		sext_ln50_72 : 1
		sext_ln50_73 : 1
		sext_ln50_74 : 1
		sext_ln50_75 : 1
		sext_ln50_76 : 1
		sext_ln50_77 : 1
		sext_ln50_78 : 1
		sext_ln50_79 : 1
		sext_ln50_80 : 1
		sext_ln50_81 : 1
		sext_ln50_82 : 1
		add_ln50 : 2
		sext_ln50_83 : 3
		add_ln50_7 : 2
		sext_ln50_84 : 3
		add_ln50_8 : 4
		sext_ln50_85 : 5
		add_ln50_9 : 2
		sext_ln50_86 : 3
		add_ln50_10 : 2
		sext_ln50_87 : 3
		add_ln50_11 : 4
		sext_ln50_88 : 5
		add_ln50_12 : 6
		sext_ln50_89 : 7
		mul_ln50 : 8
		add_ln52 : 9
		trunc_ln : 10
		DCT_1D_out_buf_col_0_1 : 1
		store_ln52 : 11
		mul_ln50_57 : 2
		mul_ln50_58 : 2
		mul_ln50_59 : 2
		mul_ln50_60 : 2
		sext_ln50_90 : 3
		mul_ln50_61 : 2
		sext_ln50_91 : 3
		mul_ln50_62 : 2
		mul_ln50_63 : 2
		sext_ln50_92 : 1
		mul_ln50_64 : 2
		add_ln52_57 : 3
		add_ln52_58 : 4
		sext_ln52 : 5
		add_ln52_59 : 6
		add_ln52_60 : 4
		sext_ln52_11 : 5
		add_ln52_61 : 3
		sext_ln52_12 : 4
		add_ln52_62 : 5
		add_ln52_63 : 6
		add_ln52_1 : 7
		trunc_ln52_1 : 8
		DCT_1D_out_buf_col_1_1 : 1
		store_ln52 : 9
		mul_ln50_65 : 2
		mul_ln50_66 : 2
		sext_ln50_93 : 3
		mul_ln50_67 : 2
		sext_ln50_94 : 3
		mul_ln50_68 : 2
		mul_ln50_69 : 2
		mul_ln50_70 : 2
		sext_ln50_95 : 3
		mul_ln50_71 : 2
		sext_ln50_96 : 3
		mul_ln50_72 : 2
		add_ln52_64 : 4
		add_ln52_65 : 4
		add_ln52_66 : 5
		add_ln52_67 : 4
		add_ln52_68 : 3
		sext_ln52_13 : 4
		add_ln52_69 : 5
		add_ln52_70 : 6
		add_ln52_2 : 7
		trunc_ln52_2 : 8
		DCT_1D_out_buf_col_2_1 : 1
		store_ln52 : 9
		mul_ln50_73 : 2
		mul_ln50_74 : 2
		sext_ln50_97 : 3
		mul_ln50_75 : 2
		mul_ln50_76 : 2
		mul_ln50_77 : 2
		mul_ln50_78 : 2
		mul_ln50_79 : 2
		sext_ln50_98 : 3
		mul_ln50_80 : 2
		add_ln52_71 : 4
		add_ln52_72 : 3
		add_ln52_73 : 5
		add_ln52_74 : 3
		add_ln52_75 : 3
		sext_ln52_14 : 4
		add_ln52_76 : 5
		add_ln52_77 : 6
		add_ln52_3 : 7
		trunc_ln52_3 : 8
		DCT_1D_out_buf_col_3_1 : 1
		store_ln52 : 9
		mul_ln50_81 : 2
		mul_ln50_82 : 2
		mul_ln50_83 : 2
		mul_ln50_84 : 2
		mul_ln50_85 : 2
		mul_ln50_86 : 2
		mul_ln50_87 : 2
		mul_ln50_88 : 2
		add_ln52_78 : 3
		add_ln52_79 : 3
		add_ln52_80 : 4
		add_ln52_81 : 3
		add_ln52_82 : 3
		sext_ln52_15 : 4
		add_ln52_83 : 5
		add_ln52_84 : 6
		add_ln52_4 : 7
		trunc_ln52_4 : 8
		DCT_1D_out_buf_col_4_1 : 1
		store_ln52 : 9
		mul_ln50_89 : 2
		mul_ln50_90 : 2
		mul_ln50_91 : 2
		sext_ln50_99 : 3
		mul_ln50_92 : 2
		mul_ln50_93 : 2
		mul_ln50_94 : 2
		sext_ln50_100 : 3
		mul_ln50_95 : 2
		mul_ln50_96 : 2
		add_ln52_85 : 3
		add_ln52_86 : 4
		add_ln52_87 : 5
		add_ln52_88 : 4
		add_ln52_89 : 3
		sext_ln52_16 : 4
		add_ln52_90 : 5
		add_ln52_91 : 6
		add_ln52_5 : 7
		trunc_ln52_5 : 8
		DCT_1D_out_buf_col_5_1 : 1
		store_ln52 : 9
		mul_ln50_97 : 2
		sext_ln50_101 : 3
		mul_ln50_98 : 2
		mul_ln50_99 : 2
		mul_ln50_100 : 2
		sext_ln50_102 : 3
		mul_ln50_101 : 2
		sext_ln50_103 : 3
		mul_ln50_102 : 2
		mul_ln50_103 : 2
		mul_ln50_104 : 2
		add_ln52_92 : 4
		add_ln52_93 : 4
		add_ln52_94 : 5
		add_ln52_95 : 4
		add_ln52_96 : 3
		sext_ln52_17 : 4
		add_ln52_97 : 5
		add_ln52_98 : 6
		add_ln52_6 : 7
		trunc_ln52_6 : 8
		DCT_1D_out_buf_col_6_1 : 1
		store_ln52 : 9
		mul_ln50_105 : 2
		sext_ln50_104 : 3
		mul_ln50_106 : 2
		mul_ln50_107 : 2
		mul_ln50_108 : 2
		mul_ln50_109 : 2
		mul_ln50_110 : 2
		mul_ln50_111 : 2
		mul_ln50_112 : 2
		add_ln52_99 : 4
		sext_ln52_18 : 5
		add_ln52_100 : 3
		add_ln52_101 : 6
		add_ln52_102 : 3
		add_ln52_103 : 3
		sext_ln52_19 : 4
		add_ln52_104 : 5
		sext_ln52_20 : 6
		add_ln52_105 : 7
		add_ln52_7 : 8
		trunc_ln52_7 : 9
		DCT_1D_out_buf_col_7_1 : 1
		store_ln52 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln50_fu_465        |    0    |    0    |    23   |
|          |       add_ln50_7_fu_475       |    0    |    0    |    23   |
|          |       add_ln50_8_fu_485       |    0    |    0    |    24   |
|          |       add_ln50_9_fu_495       |    0    |    0    |    23   |
|          |       add_ln50_10_fu_505      |    0    |    0    |    23   |
|          |       add_ln50_11_fu_515      |    0    |    0    |    24   |
|          |       add_ln52_59_fu_542      |    0    |    0    |    36   |
|          |       add_ln52_63_fu_553      |    0    |    0    |    29   |
|          |       add_ln52_1_fu_558       |    0    |    0    |    29   |
|          |       add_ln52_66_fu_575      |    0    |    0    |    36   |
|          |       add_ln52_70_fu_582      |    0    |    0    |    29   |
|          |       add_ln52_2_fu_586       |    0    |    0    |    29   |
|          |       add_ln52_73_fu_603      |    0    |    0    |    36   |
|    add   |       add_ln52_77_fu_610      |    0    |    0    |    29   |
|          |       add_ln52_3_fu_614       |    0    |    0    |    29   |
|          |       add_ln52_80_fu_631      |    0    |    0    |    36   |
|          |       add_ln52_84_fu_638      |    0    |    0    |    29   |
|          |       add_ln52_4_fu_642       |    0    |    0    |    29   |
|          |       add_ln52_87_fu_659      |    0    |    0    |    36   |
|          |       add_ln52_91_fu_666      |    0    |    0    |    29   |
|          |       add_ln52_5_fu_670       |    0    |    0    |    29   |
|          |       add_ln52_94_fu_687      |    0    |    0    |    36   |
|          |       add_ln52_98_fu_694      |    0    |    0    |    29   |
|          |       add_ln52_6_fu_698       |    0    |    0    |    29   |
|          |      add_ln52_101_fu_718      |    0    |    0    |    36   |
|          |      add_ln52_105_fu_729      |    0    |    0    |    29   |
|          |       add_ln52_7_fu_734       |    0    |    0    |    29   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_762          |    1    |    0    |    0    |
|          |           grp_fu_783          |    1    |    0    |    0    |
|          |           grp_fu_792          |    1    |    0    |    0    |
|          |           grp_fu_807          |    1    |    0    |    0    |
|          |           grp_fu_816          |    1    |    0    |    0    |
|          |           grp_fu_831          |    1    |    0    |    0    |
|          |           grp_fu_840          |    1    |    0    |    0    |
|          |           grp_fu_861          |    1    |    0    |    0    |
|          |           grp_fu_870          |    1    |    0    |    0    |
|          |           grp_fu_879          |    1    |    0    |    0    |
|          |           grp_fu_894          |    1    |    0    |    0    |
|          |           grp_fu_903          |    1    |    0    |    0    |
|          |           grp_fu_918          |    1    |    0    |    0    |
|          |           grp_fu_933          |    1    |    0    |    0    |
|          |           grp_fu_942          |    1    |    0    |    0    |
|          |           grp_fu_951          |    1    |    0    |    0    |
|          |           grp_fu_966          |    1    |    0    |    0    |
|  muladd  |           grp_fu_981          |    1    |    0    |    0    |
|          |           grp_fu_996          |    1    |    0    |    0    |
|          |          grp_fu_1005          |    1    |    0    |    0    |
|          |          grp_fu_1014          |    1    |    0    |    0    |
|          |          grp_fu_1029          |    1    |    0    |    0    |
|          |          grp_fu_1050          |    1    |    0    |    0    |
|          |          grp_fu_1059          |    1    |    0    |    0    |
|          |          grp_fu_1068          |    1    |    0    |    0    |
|          |          grp_fu_1077          |    1    |    0    |    0    |
|          |          grp_fu_1098          |    1    |    0    |    0    |
|          |          grp_fu_1107          |    1    |    0    |    0    |
|          |          grp_fu_1122          |    1    |    0    |    0    |
|          |          grp_fu_1131          |    1    |    0    |    0    |
|          |          grp_fu_1140          |    1    |    0    |    0    |
|          |          grp_fu_1155          |    1    |    0    |    0    |
|          |          grp_fu_1170          |    1    |    0    |    0    |
|          |          grp_fu_1185          |    1    |    0    |    0    |
|          |          grp_fu_1194          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       mul_ln50_58_fu_770      |    1    |    0    |    0    |
|          |       mul_ln50_59_fu_777      |    1    |    0    |    0    |
|          |       mul_ln50_62_fu_800      |    1    |    0    |    0    |
|          |       mul_ln50_65_fu_825      |    1    |    0    |    0    |
|          |       mul_ln50_68_fu_848      |    1    |    0    |    0    |
|          |       mul_ln50_69_fu_855      |    1    |    0    |    0    |
|          |       mul_ln50_73_fu_888      |    1    |    0    |    0    |
|          |       mul_ln50_76_fu_911      |    1    |    0    |    0    |
|          |       mul_ln50_78_fu_926      |    1    |    0    |    0    |
|          |       mul_ln50_82_fu_959      |    1    |    0    |    0    |
|    mul   |       mul_ln50_84_fu_974      |    1    |    0    |    0    |
|          |       mul_ln50_86_fu_989      |    1    |    0    |    0    |
|          |      mul_ln50_90_fu_1022      |    1    |    0    |    0    |
|          |      mul_ln50_92_fu_1037      |    1    |    0    |    0    |
|          |      mul_ln50_93_fu_1044      |    1    |    0    |    0    |
|          |      mul_ln50_98_fu_1085      |    1    |    0    |    0    |
|          |      mul_ln50_99_fu_1092      |    1    |    0    |    0    |
|          |      mul_ln50_102_fu_1115     |    1    |    0    |    0    |
|          |      mul_ln50_106_fu_1148     |    1    |    0    |    0    |
|          |      mul_ln50_108_fu_1163     |    1    |    0    |    0    |
|          |      mul_ln50_110_fu_1178     |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| addmuladd|           grp_fu_751          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   read   | output_offset_read_read_fu_98 |    0    |    0    |    0    |
|          | input_offset_read_read_fu_104 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   zext   |    input_offset_cast_fu_318   |    0    |    0    |    0    |
|          |   output_offset_cast_fu_330   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        sext_ln50_fu_341       |    0    |    0    |    0    |
|          |      sext_ln50_53_fu_345      |    0    |    0    |    0    |
|          |      sext_ln50_54_fu_349      |    0    |    0    |    0    |
|          |      sext_ln50_55_fu_353      |    0    |    0    |    0    |
|          |      sext_ln50_56_fu_357      |    0    |    0    |    0    |
|          |      sext_ln50_57_fu_361      |    0    |    0    |    0    |
|          |      sext_ln50_58_fu_365      |    0    |    0    |    0    |
|          |      sext_ln50_59_fu_369      |    0    |    0    |    0    |
|          |      sext_ln50_60_fu_373      |    0    |    0    |    0    |
|          |      sext_ln50_61_fu_377      |    0    |    0    |    0    |
|          |      sext_ln50_62_fu_381      |    0    |    0    |    0    |
|          |      sext_ln50_63_fu_385      |    0    |    0    |    0    |
|          |      sext_ln50_64_fu_389      |    0    |    0    |    0    |
|          |      sext_ln50_65_fu_393      |    0    |    0    |    0    |
|          |      sext_ln50_66_fu_397      |    0    |    0    |    0    |
|          |      sext_ln50_67_fu_401      |    0    |    0    |    0    |
|          |      sext_ln50_68_fu_405      |    0    |    0    |    0    |
|          |      sext_ln50_69_fu_409      |    0    |    0    |    0    |
|          |      sext_ln50_70_fu_413      |    0    |    0    |    0    |
|          |      sext_ln50_71_fu_417      |    0    |    0    |    0    |
|          |      sext_ln50_72_fu_421      |    0    |    0    |    0    |
|          |      sext_ln50_73_fu_425      |    0    |    0    |    0    |
|          |      sext_ln50_74_fu_429      |    0    |    0    |    0    |
|          |      sext_ln50_75_fu_433      |    0    |    0    |    0    |
|   sext   |      sext_ln50_76_fu_437      |    0    |    0    |    0    |
|          |      sext_ln50_77_fu_441      |    0    |    0    |    0    |
|          |      sext_ln50_78_fu_445      |    0    |    0    |    0    |
|          |      sext_ln50_79_fu_449      |    0    |    0    |    0    |
|          |      sext_ln50_80_fu_453      |    0    |    0    |    0    |
|          |      sext_ln50_81_fu_457      |    0    |    0    |    0    |
|          |      sext_ln50_82_fu_461      |    0    |    0    |    0    |
|          |      sext_ln50_83_fu_471      |    0    |    0    |    0    |
|          |      sext_ln50_84_fu_481      |    0    |    0    |    0    |
|          |      sext_ln50_85_fu_491      |    0    |    0    |    0    |
|          |      sext_ln50_86_fu_501      |    0    |    0    |    0    |
|          |      sext_ln50_87_fu_511      |    0    |    0    |    0    |
|          |      sext_ln50_88_fu_521      |    0    |    0    |    0    |
|          |      sext_ln50_92_fu_535      |    0    |    0    |    0    |
|          |        sext_ln52_fu_539       |    0    |    0    |    0    |
|          |      sext_ln52_11_fu_547      |    0    |    0    |    0    |
|          |      sext_ln52_12_fu_550      |    0    |    0    |    0    |
|          |      sext_ln52_13_fu_579      |    0    |    0    |    0    |
|          |      sext_ln52_14_fu_607      |    0    |    0    |    0    |
|          |      sext_ln52_15_fu_635      |    0    |    0    |    0    |
|          |      sext_ln52_16_fu_663      |    0    |    0    |    0    |
|          |      sext_ln52_17_fu_691      |    0    |    0    |    0    |
|          |      sext_ln52_18_fu_715      |    0    |    0    |    0    |
|          |      sext_ln52_19_fu_723      |    0    |    0    |    0    |
|          |      sext_ln52_20_fu_726      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        trunc_ln_fu_525        |    0    |    0    |    0    |
|          |      trunc_ln52_1_fu_564      |    0    |    0    |    0    |
|          |      trunc_ln52_2_fu_592      |    0    |    0    |    0    |
|partselect|      trunc_ln52_3_fu_620      |    0    |    0    |    0    |
|          |      trunc_ln52_4_fu_648      |    0    |    0    |    0    |
|          |      trunc_ln52_5_fu_676      |    0    |    0    |    0    |
|          |      trunc_ln52_6_fu_704      |    0    |    0    |    0    |
|          |      trunc_ln52_7_fu_740      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    57   |    0    |   798   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|   input_0_addr_reg_1208   |    3   |
|   input_1_addr_reg_1213   |    3   |
|   input_2_addr_reg_1218   |    3   |
|   input_3_addr_reg_1223   |    3   |
|   input_4_addr_reg_1228   |    3   |
|   input_5_addr_reg_1233   |    3   |
|   input_6_addr_reg_1238   |    3   |
|   input_7_addr_reg_1243   |    3   |
|output_offset_read_reg_1203|    4   |
+---------------------------+--------+
|           Total           |   28   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_117 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_130 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_143 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_156 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_169 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_182 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_195 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_208 |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_762    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_792    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_840    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_903    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_918    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_951    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_966    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_981    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_1014    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_1029    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_1077    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_1107    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_1140    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_1155    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_1170    |  p0  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   528  ||  14.812 ||   207   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   57   |    -   |    0   |   798  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   207  |
|  Register |    -   |    -   |   28   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   57   |   14   |   28   |  1005  |
+-----------+--------+--------+--------+--------+
