// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv_2_HH_
#define _conv_2_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "cnn_fadd_32ns_32ncud.h"
#include "cnn_fmul_32ns_32ndEe.h"
#include "cnn_fcmp_32ns_32neOg.h"
#include "cnn_mac_muladd_4nhbi.h"
#include "conv_2_conv_2_weig8j.h"
#include "conv_2_conv_2_bias.h"

namespace ap_rtl {

struct conv_2 : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<13> > conv_out_address0;
    sc_out< sc_logic > conv_out_ce0;
    sc_out< sc_logic > conv_out_we0;
    sc_out< sc_lv<32> > conv_out_d0;
    sc_out< sc_lv<13> > max_pool_1_out_address0;
    sc_out< sc_logic > max_pool_1_out_ce0;
    sc_in< sc_lv<32> > max_pool_1_out_q0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<5> > ap_var_for_const2;


    // Module declarations
    conv_2(sc_module_name name);
    SC_HAS_PROCESS(conv_2);

    ~conv_2();

    sc_trace_file* mVcdFile;

    conv_2_conv_2_weig8j* conv_2_weights_U;
    conv_2_conv_2_bias* conv_2_bias_U;
    cnn_fadd_32ns_32ncud<1,2,32,32,32>* cnn_fadd_32ns_32ncud_U16;
    cnn_fmul_32ns_32ndEe<1,2,32,32,32>* cnn_fmul_32ns_32ndEe_U17;
    cnn_fcmp_32ns_32neOg<1,1,32,32,1>* cnn_fcmp_32ns_32neOg_U18;
    cnn_mac_muladd_4nhbi<1,1,4,5,4,8>* cnn_mac_muladd_4nhbi_U19;
    cnn_mac_muladd_4nhbi<1,1,4,5,4,8>* cnn_mac_muladd_4nhbi_U20;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<15> > conv_2_weights_address0;
    sc_signal< sc_logic > conv_2_weights_ce0;
    sc_signal< sc_lv<32> > conv_2_weights_q0;
    sc_signal< sc_lv<6> > conv_2_bias_address0;
    sc_signal< sc_logic > conv_2_bias_ce0;
    sc_signal< sc_lv<32> > conv_2_bias_q0;
    sc_signal< sc_lv<9> > indvar_flatten21_reg_225;
    sc_signal< sc_lv<2> > wr_0_reg_236;
    sc_signal< sc_lv<8> > indvar_flatten_reg_247;
    sc_signal< sc_lv<2> > wc_0_reg_258;
    sc_signal< sc_lv<32> > w_sum_2_reg_269;
    sc_signal< sc_lv<6> > ch_0_reg_281;
    sc_signal< sc_lv<1> > icmp_ln8_fu_311_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<13> > add_ln8_fu_317_p2;
    sc_signal< sc_lv<13> > add_ln8_reg_783;
    sc_signal< sc_lv<1> > icmp_ln11_fu_329_p2;
    sc_signal< sc_lv<1> > icmp_ln11_reg_788;
    sc_signal< sc_lv<4> > select_ln35_3_fu_343_p3;
    sc_signal< sc_lv<4> > select_ln35_3_reg_793;
    sc_signal< sc_lv<7> > select_ln35_4_fu_385_p3;
    sc_signal< sc_lv<7> > select_ln35_4_reg_799;
    sc_signal< sc_lv<4> > select_ln35_5_fu_393_p3;
    sc_signal< sc_lv<4> > select_ln35_5_reg_804;
    sc_signal< sc_lv<64> > zext_ln26_fu_412_p1;
    sc_signal< sc_lv<64> > zext_ln26_reg_812;
    sc_signal< sc_lv<16> > zext_ln35_11_fu_416_p1;
    sc_signal< sc_lv<16> > zext_ln35_11_reg_817;
    sc_signal< sc_lv<13> > conv_out_addr_reg_822;
    sc_signal< sc_lv<1> > icmp_ln18_fu_444_p2;
    sc_signal< sc_lv<1> > icmp_ln18_reg_827;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln18_reg_827_pp0_iter1_reg;
    sc_signal< sc_lv<9> > add_ln18_1_fu_450_p2;
    sc_signal< sc_lv<9> > add_ln18_1_reg_831;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<2> > select_ln18_1_fu_476_p3;
    sc_signal< sc_lv<2> > select_ln18_1_reg_836;
    sc_signal< sc_lv<6> > select_ln21_fu_553_p3;
    sc_signal< sc_lv<6> > select_ln21_reg_841;
    sc_signal< sc_lv<2> > select_ln21_1_fu_565_p3;
    sc_signal< sc_lv<2> > select_ln21_1_reg_846;
    sc_signal< sc_lv<8> > select_ln21_3_fu_679_p3;
    sc_signal< sc_lv<8> > select_ln21_3_reg_861;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<6> > ch_fu_687_p2;
    sc_signal< sc_lv<6> > ch_reg_876;
    sc_signal< sc_lv<32> > grp_fu_298_p2;
    sc_signal< sc_lv<32> > grp_fu_292_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<7> > f_fu_692_p2;
    sc_signal< sc_lv<7> > f_reg_896;
    sc_signal< sc_lv<11> > select_ln11_fu_703_p3;
    sc_signal< sc_lv<11> > select_ln11_reg_901;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_lv<13> > indvar_flatten43_reg_169;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<4> > r_0_reg_180;
    sc_signal< sc_lv<11> > indvar_flatten29_reg_191;
    sc_signal< sc_lv<4> > c_0_reg_203;
    sc_signal< sc_lv<7> > f_0_reg_214;
    sc_signal< sc_lv<9> > ap_phi_mux_indvar_flatten21_phi_fu_229_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<2> > ap_phi_mux_wr_0_phi_fu_240_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_indvar_flatten_phi_fu_251_p4;
    sc_signal< sc_lv<2> > ap_phi_mux_wc_0_phi_fu_262_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_w_sum_2_phi_fu_273_p4;
    sc_signal< sc_lv<6> > ap_phi_mux_ch_0_phi_fu_285_p4;
    sc_signal< sc_lv<64> > zext_ln35_13_fu_430_p1;
    sc_signal< sc_lv<64> > zext_ln26_7_fu_657_p1;
    sc_signal< sc_lv<64> > zext_ln26_8_fu_668_p1;
    sc_signal< sc_lv<32> > grp_fu_292_p0;
    sc_signal< sc_lv<32> > grp_fu_292_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<4> > r_fu_323_p2;
    sc_signal< sc_lv<1> > icmp_ln14_fu_361_p2;
    sc_signal< sc_lv<1> > xor_ln35_fu_355_p2;
    sc_signal< sc_lv<4> > select_ln35_fu_335_p3;
    sc_signal< sc_lv<1> > and_ln35_fu_367_p2;
    sc_signal< sc_lv<1> > or_ln35_fu_379_p2;
    sc_signal< sc_lv<4> > c_fu_373_p2;
    sc_signal< sc_lv<8> > grp_fu_761_p3;
    sc_signal< sc_lv<14> > zext_ln35_12_fu_420_p1;
    sc_signal< sc_lv<14> > tmp_18_cast_fu_405_p3;
    sc_signal< sc_lv<14> > add_ln35_5_fu_424_p2;
    sc_signal< sc_lv<4> > zext_ln21_fu_435_p1;
    sc_signal< sc_lv<1> > icmp_ln21_fu_462_p2;
    sc_signal< sc_lv<2> > wr_fu_456_p2;
    sc_signal< sc_lv<4> > tmp_3_fu_488_p3;
    sc_signal< sc_lv<5> > zext_ln26_2_fu_496_p1;
    sc_signal< sc_lv<5> > zext_ln26_1_fu_484_p1;
    sc_signal< sc_lv<5> > sub_ln26_fu_500_p2;
    sc_signal< sc_lv<4> > zext_ln18_fu_510_p1;
    sc_signal< sc_lv<4> > add_ln18_fu_514_p2;
    sc_signal< sc_lv<1> > icmp_ln24_fu_529_p2;
    sc_signal< sc_lv<1> > xor_ln18_fu_523_p2;
    sc_signal< sc_lv<2> > select_ln18_fu_468_p3;
    sc_signal< sc_lv<1> > and_ln18_fu_535_p2;
    sc_signal< sc_lv<1> > or_ln21_fu_547_p2;
    sc_signal< sc_lv<2> > wc_fu_541_p2;
    sc_signal< sc_lv<6> > zext_ln21_2_fu_573_p1;
    sc_signal< sc_lv<6> > sext_ln26_fu_506_p1;
    sc_signal< sc_lv<6> > add_ln26_1_fu_577_p2;
    sc_signal< sc_lv<5> > trunc_ln26_fu_583_p1;
    sc_signal< sc_lv<4> > zext_ln21_1_fu_561_p1;
    sc_signal< sc_lv<4> > add_ln26_fu_439_p2;
    sc_signal< sc_lv<4> > add_ln26_2_fu_595_p2;
    sc_signal< sc_lv<4> > select_ln18_2_fu_600_p3;
    sc_signal< sc_lv<4> > select_ln21_2_fu_607_p3;
    sc_signal< sc_lv<8> > grp_fu_770_p3;
    sc_signal< sc_lv<13> > tmp_9_fu_619_p3;
    sc_signal< sc_lv<10> > zext_ln26_4_fu_630_p1;
    sc_signal< sc_lv<10> > tmp_4_fu_587_p3;
    sc_signal< sc_lv<10> > add_ln26_4_fu_638_p2;
    sc_signal< sc_lv<16> > tmp_25_cast_fu_644_p3;
    sc_signal< sc_lv<16> > add_ln26_5_fu_652_p2;
    sc_signal< sc_lv<14> > zext_ln26_6_fu_634_p1;
    sc_signal< sc_lv<14> > zext_ln21_3_fu_626_p1;
    sc_signal< sc_lv<14> > add_ln26_6_fu_662_p2;
    sc_signal< sc_lv<8> > add_ln21_fu_673_p2;
    sc_signal< sc_lv<11> > add_ln11_1_fu_697_p2;
    sc_signal< sc_lv<32> > bitcast_ln34_fu_710_p1;
    sc_signal< sc_lv<8> > tmp_fu_714_p4;
    sc_signal< sc_lv<23> > trunc_ln34_fu_724_p1;
    sc_signal< sc_lv<1> > icmp_ln34_1_fu_734_p2;
    sc_signal< sc_lv<1> > icmp_ln34_fu_728_p2;
    sc_signal< sc_lv<1> > or_ln34_fu_740_p2;
    sc_signal< sc_lv<1> > tmp_s_fu_305_p2;
    sc_signal< sc_lv<1> > and_ln34_fu_746_p2;
    sc_signal< sc_lv<4> > grp_fu_761_p0;
    sc_signal< sc_lv<5> > grp_fu_761_p1;
    sc_signal< sc_lv<4> > grp_fu_761_p2;
    sc_signal< sc_lv<4> > grp_fu_770_p0;
    sc_signal< sc_lv<5> > grp_fu_770_p1;
    sc_signal< sc_lv<4> > grp_fu_770_p2;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<8> > grp_fu_761_p00;
    sc_signal< sc_lv<8> > grp_fu_761_p20;
    sc_signal< sc_lv<8> > grp_fu_770_p00;
    sc_signal< sc_lv<8> > grp_fu_770_p20;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_state2;
    static const sc_lv<7> ap_ST_fsm_pp0_stage0;
    static const sc_lv<7> ap_ST_fsm_pp0_stage1;
    static const sc_lv<7> ap_ST_fsm_state7;
    static const sc_lv<7> ap_ST_fsm_state8;
    static const sc_lv<7> ap_ST_fsm_state9;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<13> ap_const_lv13_1E40;
    static const sc_lv<13> ap_const_lv13_1;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<11> ap_const_lv11_2C0;
    static const sc_lv<7> ap_const_lv7_40;
    static const sc_lv<9> ap_const_lv9_120;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<8> ap_const_lv8_60;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<8> ap_const_lv8_B;
    static const sc_lv<8> ap_const_lv8_D;
    static const sc_lv<5> ap_const_lv5_2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_add_ln11_1_fu_697_p2();
    void thread_add_ln18_1_fu_450_p2();
    void thread_add_ln18_fu_514_p2();
    void thread_add_ln21_fu_673_p2();
    void thread_add_ln26_1_fu_577_p2();
    void thread_add_ln26_2_fu_595_p2();
    void thread_add_ln26_4_fu_638_p2();
    void thread_add_ln26_5_fu_652_p2();
    void thread_add_ln26_6_fu_662_p2();
    void thread_add_ln26_fu_439_p2();
    void thread_add_ln35_5_fu_424_p2();
    void thread_add_ln8_fu_317_p2();
    void thread_and_ln18_fu_535_p2();
    void thread_and_ln34_fu_746_p2();
    void thread_and_ln35_fu_367_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage1_iter0();
    void thread_ap_block_state5_pp0_stage0_iter1();
    void thread_ap_block_state6_pp0_stage1_iter1();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_ch_0_phi_fu_285_p4();
    void thread_ap_phi_mux_indvar_flatten21_phi_fu_229_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_251_p4();
    void thread_ap_phi_mux_w_sum_2_phi_fu_273_p4();
    void thread_ap_phi_mux_wc_0_phi_fu_262_p4();
    void thread_ap_phi_mux_wr_0_phi_fu_240_p4();
    void thread_ap_ready();
    void thread_bitcast_ln34_fu_710_p1();
    void thread_c_fu_373_p2();
    void thread_ch_fu_687_p2();
    void thread_conv_2_bias_address0();
    void thread_conv_2_bias_ce0();
    void thread_conv_2_weights_address0();
    void thread_conv_2_weights_ce0();
    void thread_conv_out_address0();
    void thread_conv_out_ce0();
    void thread_conv_out_d0();
    void thread_conv_out_we0();
    void thread_f_fu_692_p2();
    void thread_grp_fu_292_p0();
    void thread_grp_fu_292_p1();
    void thread_grp_fu_761_p0();
    void thread_grp_fu_761_p00();
    void thread_grp_fu_761_p1();
    void thread_grp_fu_761_p2();
    void thread_grp_fu_761_p20();
    void thread_grp_fu_770_p0();
    void thread_grp_fu_770_p00();
    void thread_grp_fu_770_p1();
    void thread_grp_fu_770_p2();
    void thread_grp_fu_770_p20();
    void thread_icmp_ln11_fu_329_p2();
    void thread_icmp_ln14_fu_361_p2();
    void thread_icmp_ln18_fu_444_p2();
    void thread_icmp_ln21_fu_462_p2();
    void thread_icmp_ln24_fu_529_p2();
    void thread_icmp_ln34_1_fu_734_p2();
    void thread_icmp_ln34_fu_728_p2();
    void thread_icmp_ln8_fu_311_p2();
    void thread_max_pool_1_out_address0();
    void thread_max_pool_1_out_ce0();
    void thread_or_ln21_fu_547_p2();
    void thread_or_ln34_fu_740_p2();
    void thread_or_ln35_fu_379_p2();
    void thread_r_fu_323_p2();
    void thread_select_ln11_fu_703_p3();
    void thread_select_ln18_1_fu_476_p3();
    void thread_select_ln18_2_fu_600_p3();
    void thread_select_ln18_fu_468_p3();
    void thread_select_ln21_1_fu_565_p3();
    void thread_select_ln21_2_fu_607_p3();
    void thread_select_ln21_3_fu_679_p3();
    void thread_select_ln21_fu_553_p3();
    void thread_select_ln35_3_fu_343_p3();
    void thread_select_ln35_4_fu_385_p3();
    void thread_select_ln35_5_fu_393_p3();
    void thread_select_ln35_fu_335_p3();
    void thread_sext_ln26_fu_506_p1();
    void thread_sub_ln26_fu_500_p2();
    void thread_tmp_18_cast_fu_405_p3();
    void thread_tmp_25_cast_fu_644_p3();
    void thread_tmp_3_fu_488_p3();
    void thread_tmp_4_fu_587_p3();
    void thread_tmp_9_fu_619_p3();
    void thread_tmp_fu_714_p4();
    void thread_trunc_ln26_fu_583_p1();
    void thread_trunc_ln34_fu_724_p1();
    void thread_wc_fu_541_p2();
    void thread_wr_fu_456_p2();
    void thread_xor_ln18_fu_523_p2();
    void thread_xor_ln35_fu_355_p2();
    void thread_zext_ln18_fu_510_p1();
    void thread_zext_ln21_1_fu_561_p1();
    void thread_zext_ln21_2_fu_573_p1();
    void thread_zext_ln21_3_fu_626_p1();
    void thread_zext_ln21_fu_435_p1();
    void thread_zext_ln26_1_fu_484_p1();
    void thread_zext_ln26_2_fu_496_p1();
    void thread_zext_ln26_4_fu_630_p1();
    void thread_zext_ln26_6_fu_634_p1();
    void thread_zext_ln26_7_fu_657_p1();
    void thread_zext_ln26_8_fu_668_p1();
    void thread_zext_ln26_fu_412_p1();
    void thread_zext_ln35_11_fu_416_p1();
    void thread_zext_ln35_12_fu_420_p1();
    void thread_zext_ln35_13_fu_430_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
