# Reading D:/environment/IDE/Quartus_18.1.0.625/modelsim_ase/tcl/vsim/pref.tcl
# do Full_adder1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/environment/IDE/Quartus_18.1.0.625/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/code-file/FPGA/Full_adder1/src {D:/code-file/FPGA/Full_adder1/src/Full_adder1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:19 on Mar 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/code-file/FPGA/Full_adder1/src" D:/code-file/FPGA/Full_adder1/src/Full_adder1.v 
# -- Compiling module Full_adder1
# 
# Top level modules:
# 	Full_adder1
# End time: 14:09:19 on Mar 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/code-file/FPGA/Full_adder1/tb {D:/code-file/FPGA/Full_adder1/tb/TB_Full_adder1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:19 on Mar 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/code-file/FPGA/Full_adder1/tb" D:/code-file/FPGA/Full_adder1/tb/TB_Full_adder1.v 
# -- Compiling module TB_Full_adder1
# 
# Top level modules:
# 	TB_Full_adder1
# End time: 14:09:19 on Mar 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_Full_adder1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_Full_adder1 
# Start time: 14:09:20 on Mar 25,2023
# Loading work.TB_Full_adder1
# Loading work.Full_adder1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : D:/code-file/FPGA/Full_adder1/tb/TB_Full_adder1.v(26)
#    Time: 160 ns  Iteration: 0  Instance: /TB_Full_adder1
# Break in Module TB_Full_adder1 at D:/code-file/FPGA/Full_adder1/tb/TB_Full_adder1.v line 26
run
# End time: 14:36:54 on Mar 25,2023, Elapsed time: 0:27:34
# Errors: 0, Warnings: 0
