// Seed: 2319461472
module module_0 #(
    parameter id_13 = 32'd14,
    parameter id_14 = 32'd13
) (
    input  tri0  id_0
    , id_11,
    output uwire id_1,
    input  tri0  id_2,
    input  uwire id_3,
    output tri1  id_4,
    output wire  id_5,
    input  tri0  id_6
    , id_12,
    input  wire  id_7,
    output uwire id_8,
    output uwire id_9
);
  defparam id_13.id_14 = 1'b0 && 1'b0;
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    input wor id_2,
    input wand id_3,
    output tri1 id_4,
    input wire id_5
    , id_25,
    input wor id_6,
    input wor id_7,
    input tri1 id_8,
    output wand id_9,
    output tri0 id_10,
    output supply1 id_11,
    input supply1 id_12,
    output tri id_13,
    output tri0 id_14,
    output tri0 id_15,
    output wand id_16,
    output wire id_17,
    input tri0 id_18,
    input supply1 id_19,
    output tri0 id_20,
    input supply0 id_21,
    input uwire id_22,
    input supply1 id_23
);
  supply0 id_26, id_27, id_28, id_29, id_30, id_31, id_32;
  module_0(
      id_6, id_32, id_28, id_6, id_9, id_30, id_28, id_19, id_14, id_30
  );
  assign id_14 = id_27;
endmodule
