#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x24c0da0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x24c0f30 .scope module, "tb" "tb" 3 31;
 .timescale -12 -12;
L_0x24d18d0 .functor NOT 1, L_0x24ff3a0, C4<0>, C4<0>, C4<0>;
L_0x24ff130 .functor XOR 25, L_0x24feff0, L_0x24ff090, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x24ff290 .functor XOR 25, L_0x24ff130, L_0x24ff1f0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x24f8b60_0 .net *"_ivl_10", 24 0, L_0x24ff1f0;  1 drivers
v0x24f8c60_0 .net *"_ivl_12", 24 0, L_0x24ff290;  1 drivers
v0x24f8d40_0 .net *"_ivl_2", 24 0, L_0x24fef50;  1 drivers
v0x24f8e00_0 .net *"_ivl_4", 24 0, L_0x24feff0;  1 drivers
v0x24f8ee0_0 .net *"_ivl_6", 24 0, L_0x24ff090;  1 drivers
v0x24f9010_0 .net *"_ivl_8", 24 0, L_0x24ff130;  1 drivers
v0x24f90f0_0 .net "a", 0 0, v0x24f4d50_0;  1 drivers
v0x24f9190_0 .net "b", 0 0, v0x24f4e10_0;  1 drivers
v0x24f9230_0 .net "c", 0 0, v0x24f4eb0_0;  1 drivers
v0x24f92d0_0 .var "clk", 0 0;
v0x24f9370_0 .net "d", 0 0, v0x24f4ff0_0;  1 drivers
v0x24f9410_0 .net "e", 0 0, v0x24f50e0_0;  1 drivers
v0x24f94b0_0 .net "out_dut", 24 0, L_0x24fb810;  1 drivers
v0x24f9550_0 .net "out_ref", 24 0, L_0x24d1fb0;  1 drivers
v0x24f95f0_0 .var/2u "stats1", 159 0;
v0x24f96b0_0 .var/2u "strobe", 0 0;
v0x24f9770_0 .net "tb_match", 0 0, L_0x24ff3a0;  1 drivers
v0x24f9830_0 .net "tb_mismatch", 0 0, L_0x24d18d0;  1 drivers
L_0x24fef50 .concat [ 25 0 0 0], L_0x24d1fb0;
L_0x24feff0 .concat [ 25 0 0 0], L_0x24d1fb0;
L_0x24ff090 .concat [ 25 0 0 0], L_0x24fb810;
L_0x24ff1f0 .concat [ 25 0 0 0], L_0x24d1fb0;
L_0x24ff3a0 .cmp/eeq 25, L_0x24fef50, L_0x24ff290;
S_0x24c10c0 .scope module, "good1" "reference_module" 3 78, 3 4 0, S_0x24c0f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x24c1840 .functor NOT 25, L_0x24fa370, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x24d1fb0 .functor XOR 25, L_0x24c1840, L_0x24fa4c0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x24ce640_0 .net *"_ivl_0", 4 0, L_0x24f9910;  1 drivers
v0x24cef40_0 .net *"_ivl_10", 24 0, L_0x24fa370;  1 drivers
v0x24cf840_0 .net *"_ivl_12", 24 0, L_0x24c1840;  1 drivers
v0x24f40a0_0 .net *"_ivl_14", 24 0, L_0x24fa4c0;  1 drivers
v0x24f4180_0 .net *"_ivl_2", 4 0, L_0x24f9ac0;  1 drivers
v0x24f42b0_0 .net *"_ivl_4", 4 0, L_0x24f9ce0;  1 drivers
v0x24f4390_0 .net *"_ivl_6", 4 0, L_0x24f9f00;  1 drivers
v0x24f4470_0 .net *"_ivl_8", 4 0, L_0x24fa150;  1 drivers
v0x24f4550_0 .net "a", 0 0, v0x24f4d50_0;  alias, 1 drivers
v0x24f4610_0 .net "b", 0 0, v0x24f4e10_0;  alias, 1 drivers
v0x24f46d0_0 .net "c", 0 0, v0x24f4eb0_0;  alias, 1 drivers
v0x24f4790_0 .net "d", 0 0, v0x24f4ff0_0;  alias, 1 drivers
v0x24f4850_0 .net "e", 0 0, v0x24f50e0_0;  alias, 1 drivers
v0x24f4910_0 .net "out", 24 0, L_0x24d1fb0;  alias, 1 drivers
LS_0x24f9910_0_0 .concat [ 1 1 1 1], v0x24f4d50_0, v0x24f4d50_0, v0x24f4d50_0, v0x24f4d50_0;
LS_0x24f9910_0_4 .concat [ 1 0 0 0], v0x24f4d50_0;
L_0x24f9910 .concat [ 4 1 0 0], LS_0x24f9910_0_0, LS_0x24f9910_0_4;
LS_0x24f9ac0_0_0 .concat [ 1 1 1 1], v0x24f4e10_0, v0x24f4e10_0, v0x24f4e10_0, v0x24f4e10_0;
LS_0x24f9ac0_0_4 .concat [ 1 0 0 0], v0x24f4e10_0;
L_0x24f9ac0 .concat [ 4 1 0 0], LS_0x24f9ac0_0_0, LS_0x24f9ac0_0_4;
LS_0x24f9ce0_0_0 .concat [ 1 1 1 1], v0x24f4eb0_0, v0x24f4eb0_0, v0x24f4eb0_0, v0x24f4eb0_0;
LS_0x24f9ce0_0_4 .concat [ 1 0 0 0], v0x24f4eb0_0;
L_0x24f9ce0 .concat [ 4 1 0 0], LS_0x24f9ce0_0_0, LS_0x24f9ce0_0_4;
LS_0x24f9f00_0_0 .concat [ 1 1 1 1], v0x24f4ff0_0, v0x24f4ff0_0, v0x24f4ff0_0, v0x24f4ff0_0;
LS_0x24f9f00_0_4 .concat [ 1 0 0 0], v0x24f4ff0_0;
L_0x24f9f00 .concat [ 4 1 0 0], LS_0x24f9f00_0_0, LS_0x24f9f00_0_4;
LS_0x24fa150_0_0 .concat [ 1 1 1 1], v0x24f50e0_0, v0x24f50e0_0, v0x24f50e0_0, v0x24f50e0_0;
LS_0x24fa150_0_4 .concat [ 1 0 0 0], v0x24f50e0_0;
L_0x24fa150 .concat [ 4 1 0 0], LS_0x24fa150_0_0, LS_0x24fa150_0_4;
LS_0x24fa370_0_0 .concat [ 5 5 5 5], L_0x24fa150, L_0x24f9f00, L_0x24f9ce0, L_0x24f9ac0;
LS_0x24fa370_0_4 .concat [ 5 0 0 0], L_0x24f9910;
L_0x24fa370 .concat [ 20 5 0 0], LS_0x24fa370_0_0, LS_0x24fa370_0_4;
LS_0x24fa4c0_0_0 .concat [ 1 1 1 1], v0x24f50e0_0, v0x24f4ff0_0, v0x24f4eb0_0, v0x24f4e10_0;
LS_0x24fa4c0_0_4 .concat [ 1 1 1 1], v0x24f4d50_0, v0x24f50e0_0, v0x24f4ff0_0, v0x24f4eb0_0;
LS_0x24fa4c0_0_8 .concat [ 1 1 1 1], v0x24f4e10_0, v0x24f4d50_0, v0x24f50e0_0, v0x24f4ff0_0;
LS_0x24fa4c0_0_12 .concat [ 1 1 1 1], v0x24f4eb0_0, v0x24f4e10_0, v0x24f4d50_0, v0x24f50e0_0;
LS_0x24fa4c0_0_16 .concat [ 1 1 1 1], v0x24f4ff0_0, v0x24f4eb0_0, v0x24f4e10_0, v0x24f4d50_0;
LS_0x24fa4c0_0_20 .concat [ 1 1 1 1], v0x24f50e0_0, v0x24f4ff0_0, v0x24f4eb0_0, v0x24f4e10_0;
LS_0x24fa4c0_0_24 .concat [ 1 0 0 0], v0x24f4d50_0;
LS_0x24fa4c0_1_0 .concat [ 4 4 4 4], LS_0x24fa4c0_0_0, LS_0x24fa4c0_0_4, LS_0x24fa4c0_0_8, LS_0x24fa4c0_0_12;
LS_0x24fa4c0_1_4 .concat [ 4 4 1 0], LS_0x24fa4c0_0_16, LS_0x24fa4c0_0_20, LS_0x24fa4c0_0_24;
L_0x24fa4c0 .concat [ 16 9 0 0], LS_0x24fa4c0_1_0, LS_0x24fa4c0_1_4;
S_0x24f4ab0 .scope module, "stim1" "stimulus_gen" 3 70, 3 18 0, S_0x24c0f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 1 "e";
v0x24f4d50_0 .var "a", 0 0;
v0x24f4e10_0 .var "b", 0 0;
v0x24f4eb0_0 .var "c", 0 0;
v0x24f4f50_0 .net "clk", 0 0, v0x24f92d0_0;  1 drivers
v0x24f4ff0_0 .var "d", 0 0;
v0x24f50e0_0 .var "e", 0 0;
E_0x24bdd20/0 .event negedge, v0x24f4f50_0;
E_0x24bdd20/1 .event posedge, v0x24f4f50_0;
E_0x24bdd20 .event/or E_0x24bdd20/0, E_0x24bdd20/1;
S_0x24f51a0 .scope module, "top_module1" "top_module" 3 86, 4 1 0, S_0x24c0f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x24fa730 .functor NOT 1, v0x24f4d50_0, C4<0>, C4<0>, C4<0>;
L_0x24fa7a0 .functor XOR 1, L_0x24fa730, v0x24f4d50_0, C4<0>, C4<0>;
L_0x24fa860 .functor NOT 1, v0x24f4d50_0, C4<0>, C4<0>, C4<0>;
L_0x24faae0 .functor XOR 1, L_0x24fa860, v0x24f4e10_0, C4<0>, C4<0>;
L_0x24faba0 .functor NOT 1, v0x24f4d50_0, C4<0>, C4<0>, C4<0>;
L_0x24fac10 .functor XOR 1, L_0x24faba0, v0x24f4eb0_0, C4<0>, C4<0>;
L_0x24fad10 .functor NOT 1, v0x24f4d50_0, C4<0>, C4<0>, C4<0>;
L_0x24fad80 .functor XOR 1, L_0x24fad10, v0x24f4ff0_0, C4<0>, C4<0>;
L_0x24fae90 .functor NOT 1, v0x24f4d50_0, C4<0>, C4<0>, C4<0>;
L_0x24faf00 .functor XOR 1, L_0x24fae90, v0x24f50e0_0, C4<0>, C4<0>;
L_0x24fb020 .functor NOT 1, v0x24f4e10_0, C4<0>, C4<0>, C4<0>;
L_0x24fb090 .functor XOR 1, L_0x24fb020, v0x24f4d50_0, C4<0>, C4<0>;
L_0x24fb170 .functor NOT 1, v0x24f4e10_0, C4<0>, C4<0>, C4<0>;
L_0x24fb3f0 .functor XOR 1, L_0x24fb170, v0x24f4e10_0, C4<0>, C4<0>;
L_0x24fb100 .functor NOT 1, v0x24f4e10_0, C4<0>, C4<0>, C4<0>;
L_0x24fb530 .functor XOR 1, L_0x24fb100, v0x24f4eb0_0, C4<0>, C4<0>;
L_0x24fb6b0 .functor NOT 1, v0x24f4e10_0, C4<0>, C4<0>, C4<0>;
L_0x24fb720 .functor XOR 1, L_0x24fb6b0, v0x24f4ff0_0, C4<0>, C4<0>;
L_0x24fb8b0 .functor NOT 1, v0x24f4e10_0, C4<0>, C4<0>, C4<0>;
L_0x24fb920 .functor XOR 1, L_0x24fb8b0, v0x24f50e0_0, C4<0>, C4<0>;
L_0x24fbac0 .functor NOT 1, v0x24f4eb0_0, C4<0>, C4<0>, C4<0>;
L_0x24fbd40 .functor XOR 1, L_0x24fbac0, v0x24f4d50_0, C4<0>, C4<0>;
L_0x24fbef0 .functor NOT 1, v0x24f4eb0_0, C4<0>, C4<0>, C4<0>;
L_0x24fbf60 .functor XOR 1, L_0x24fbef0, v0x24f4e10_0, C4<0>, C4<0>;
L_0x24fc120 .functor NOT 1, v0x24f4eb0_0, C4<0>, C4<0>, C4<0>;
L_0x24fc190 .functor XOR 1, L_0x24fc120, v0x24f4eb0_0, C4<0>, C4<0>;
L_0x24fc360 .functor NOT 1, v0x24f4eb0_0, C4<0>, C4<0>, C4<0>;
L_0x24fc3d0 .functor XOR 1, L_0x24fc360, v0x24f4ff0_0, C4<0>, C4<0>;
L_0x24fc7c0 .functor NOT 1, v0x24f4eb0_0, C4<0>, C4<0>, C4<0>;
L_0x24fc830 .functor XOR 1, L_0x24fc7c0, v0x24f50e0_0, C4<0>, C4<0>;
L_0x24fcc30 .functor NOT 1, v0x24f4ff0_0, C4<0>, C4<0>, C4<0>;
L_0x24fcca0 .functor XOR 1, L_0x24fcc30, v0x24f4d50_0, C4<0>, C4<0>;
L_0x24fcea0 .functor NOT 1, v0x24f4ff0_0, C4<0>, C4<0>, C4<0>;
L_0x24fcf10 .functor XOR 1, L_0x24fcea0, v0x24f4e10_0, C4<0>, C4<0>;
L_0x24fd120 .functor NOT 1, v0x24f4ff0_0, C4<0>, C4<0>, C4<0>;
L_0x24fd190 .functor XOR 1, L_0x24fd120, v0x24f4eb0_0, C4<0>, C4<0>;
L_0x24fd3b0 .functor NOT 1, v0x24f4ff0_0, C4<0>, C4<0>, C4<0>;
L_0x24fd420 .functor XOR 1, L_0x24fd3b0, v0x24f4ff0_0, C4<0>, C4<0>;
L_0x24fd650 .functor NOT 1, v0x24f4ff0_0, C4<0>, C4<0>, C4<0>;
L_0x24fd6c0 .functor XOR 1, L_0x24fd650, v0x24f50e0_0, C4<0>, C4<0>;
L_0x24fd900 .functor NOT 1, v0x24f50e0_0, C4<0>, C4<0>, C4<0>;
L_0x24fd970 .functor XOR 1, L_0x24fd900, v0x24f4d50_0, C4<0>, C4<0>;
L_0x24fdbc0 .functor NOT 1, v0x24f50e0_0, C4<0>, C4<0>, C4<0>;
L_0x24fdc30 .functor XOR 1, L_0x24fdbc0, v0x24f4e10_0, C4<0>, C4<0>;
L_0x24fde90 .functor NOT 1, v0x24f50e0_0, C4<0>, C4<0>, C4<0>;
L_0x24fdf00 .functor XOR 1, L_0x24fde90, v0x24f4eb0_0, C4<0>, C4<0>;
L_0x24fe170 .functor NOT 1, v0x24f50e0_0, C4<0>, C4<0>, C4<0>;
L_0x24fe1e0 .functor XOR 1, L_0x24fe170, v0x24f4ff0_0, C4<0>, C4<0>;
L_0x24fec30 .functor NOT 1, v0x24f50e0_0, C4<0>, C4<0>, C4<0>;
L_0x24feca0 .functor XOR 1, L_0x24fec30, v0x24f50e0_0, C4<0>, C4<0>;
v0x24f5480_0 .net *"_ivl_10", 0 0, L_0x24faae0;  1 drivers
v0x24f5560_0 .net *"_ivl_100", 0 0, L_0x24fcf10;  1 drivers
v0x24f5640_0 .net *"_ivl_104", 0 0, L_0x24fd120;  1 drivers
v0x24f5730_0 .net *"_ivl_106", 0 0, L_0x24fd190;  1 drivers
v0x24f5810_0 .net *"_ivl_110", 0 0, L_0x24fd3b0;  1 drivers
v0x24f5940_0 .net *"_ivl_112", 0 0, L_0x24fd420;  1 drivers
v0x24f5a20_0 .net *"_ivl_116", 0 0, L_0x24fd650;  1 drivers
v0x24f5b00_0 .net *"_ivl_118", 0 0, L_0x24fd6c0;  1 drivers
v0x24f5be0_0 .net *"_ivl_122", 0 0, L_0x24fd900;  1 drivers
v0x24f5d50_0 .net *"_ivl_124", 0 0, L_0x24fd970;  1 drivers
v0x24f5e30_0 .net *"_ivl_128", 0 0, L_0x24fdbc0;  1 drivers
v0x24f5f10_0 .net *"_ivl_130", 0 0, L_0x24fdc30;  1 drivers
v0x24f5ff0_0 .net *"_ivl_134", 0 0, L_0x24fde90;  1 drivers
v0x24f60d0_0 .net *"_ivl_136", 0 0, L_0x24fdf00;  1 drivers
v0x24f61b0_0 .net *"_ivl_14", 0 0, L_0x24faba0;  1 drivers
v0x24f6290_0 .net *"_ivl_140", 0 0, L_0x24fe170;  1 drivers
v0x24f6370_0 .net *"_ivl_142", 0 0, L_0x24fe1e0;  1 drivers
v0x24f6450_0 .net *"_ivl_147", 0 0, L_0x24fec30;  1 drivers
v0x24f6530_0 .net *"_ivl_149", 0 0, L_0x24feca0;  1 drivers
v0x24f6610_0 .net *"_ivl_16", 0 0, L_0x24fac10;  1 drivers
v0x24f66f0_0 .net *"_ivl_2", 0 0, L_0x24fa730;  1 drivers
v0x24f67d0_0 .net *"_ivl_20", 0 0, L_0x24fad10;  1 drivers
v0x24f68b0_0 .net *"_ivl_22", 0 0, L_0x24fad80;  1 drivers
v0x24f6990_0 .net *"_ivl_26", 0 0, L_0x24fae90;  1 drivers
v0x24f6a70_0 .net *"_ivl_28", 0 0, L_0x24faf00;  1 drivers
v0x24f6b50_0 .net *"_ivl_32", 0 0, L_0x24fb020;  1 drivers
v0x24f6c30_0 .net *"_ivl_34", 0 0, L_0x24fb090;  1 drivers
v0x24f6d10_0 .net *"_ivl_38", 0 0, L_0x24fb170;  1 drivers
v0x24f6df0_0 .net *"_ivl_4", 0 0, L_0x24fa7a0;  1 drivers
v0x24f6ed0_0 .net *"_ivl_40", 0 0, L_0x24fb3f0;  1 drivers
v0x24f6fb0_0 .net *"_ivl_44", 0 0, L_0x24fb100;  1 drivers
v0x24f7090_0 .net *"_ivl_46", 0 0, L_0x24fb530;  1 drivers
v0x24f7170_0 .net *"_ivl_50", 0 0, L_0x24fb6b0;  1 drivers
v0x24f7460_0 .net *"_ivl_52", 0 0, L_0x24fb720;  1 drivers
v0x24f7540_0 .net *"_ivl_56", 0 0, L_0x24fb8b0;  1 drivers
v0x24f7620_0 .net *"_ivl_58", 0 0, L_0x24fb920;  1 drivers
v0x24f7700_0 .net *"_ivl_62", 0 0, L_0x24fbac0;  1 drivers
v0x24f77e0_0 .net *"_ivl_64", 0 0, L_0x24fbd40;  1 drivers
v0x24f78c0_0 .net *"_ivl_68", 0 0, L_0x24fbef0;  1 drivers
v0x24f79a0_0 .net *"_ivl_70", 0 0, L_0x24fbf60;  1 drivers
v0x24f7a80_0 .net *"_ivl_74", 0 0, L_0x24fc120;  1 drivers
v0x24f7b60_0 .net *"_ivl_76", 0 0, L_0x24fc190;  1 drivers
v0x24f7c40_0 .net *"_ivl_8", 0 0, L_0x24fa860;  1 drivers
v0x24f7d20_0 .net *"_ivl_80", 0 0, L_0x24fc360;  1 drivers
v0x24f7e00_0 .net *"_ivl_82", 0 0, L_0x24fc3d0;  1 drivers
v0x24f7ee0_0 .net *"_ivl_86", 0 0, L_0x24fc7c0;  1 drivers
v0x24f7fc0_0 .net *"_ivl_88", 0 0, L_0x24fc830;  1 drivers
v0x24f80a0_0 .net *"_ivl_92", 0 0, L_0x24fcc30;  1 drivers
v0x24f8180_0 .net *"_ivl_94", 0 0, L_0x24fcca0;  1 drivers
v0x24f8260_0 .net *"_ivl_98", 0 0, L_0x24fcea0;  1 drivers
v0x24f8340_0 .net "a", 0 0, v0x24f4d50_0;  alias, 1 drivers
v0x24f83e0_0 .net "b", 0 0, v0x24f4e10_0;  alias, 1 drivers
v0x24f84d0_0 .net "c", 0 0, v0x24f4eb0_0;  alias, 1 drivers
v0x24f85c0_0 .net "d", 0 0, v0x24f4ff0_0;  alias, 1 drivers
v0x24f86b0_0 .net "e", 0 0, v0x24f50e0_0;  alias, 1 drivers
v0x24f87a0_0 .net "out", 24 0, L_0x24fb810;  alias, 1 drivers
LS_0x24fb810_0_0 .concat8 [ 1 1 1 1], L_0x24feca0, L_0x24fe1e0, L_0x24fdf00, L_0x24fdc30;
LS_0x24fb810_0_4 .concat8 [ 1 1 1 1], L_0x24fd970, L_0x24fd6c0, L_0x24fd420, L_0x24fd190;
LS_0x24fb810_0_8 .concat8 [ 1 1 1 1], L_0x24fcf10, L_0x24fcca0, L_0x24fc830, L_0x24fc3d0;
LS_0x24fb810_0_12 .concat8 [ 1 1 1 1], L_0x24fc190, L_0x24fbf60, L_0x24fbd40, L_0x24fb920;
LS_0x24fb810_0_16 .concat8 [ 1 1 1 1], L_0x24fb720, L_0x24fb530, L_0x24fb3f0, L_0x24fb090;
LS_0x24fb810_0_20 .concat8 [ 1 1 1 1], L_0x24faf00, L_0x24fad80, L_0x24fac10, L_0x24faae0;
LS_0x24fb810_0_24 .concat8 [ 1 0 0 0], L_0x24fa7a0;
LS_0x24fb810_1_0 .concat8 [ 4 4 4 4], LS_0x24fb810_0_0, LS_0x24fb810_0_4, LS_0x24fb810_0_8, LS_0x24fb810_0_12;
LS_0x24fb810_1_4 .concat8 [ 4 4 1 0], LS_0x24fb810_0_16, LS_0x24fb810_0_20, LS_0x24fb810_0_24;
L_0x24fb810 .concat8 [ 16 9 0 0], LS_0x24fb810_1_0, LS_0x24fb810_1_4;
S_0x24f8940 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x24c0f30;
 .timescale -12 -12;
E_0x24bd910 .event anyedge, v0x24f96b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x24f96b0_0;
    %nor/r;
    %assign/vec4 v0x24f96b0_0, 0;
    %wait E_0x24bd910;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x24f4ab0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x24bdd20;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 5;
    %split/vec4 1;
    %assign/vec4 v0x24f50e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f4ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f4eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f4e10_0, 0;
    %assign/vec4 v0x24f4d50_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 26 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x24c0f30;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24f92d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24f96b0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x24c0f30;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x24f92d0_0;
    %inv;
    %store/vec4 v0x24f92d0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x24c0f30;
T_4 ;
    %vpi_call/w 3 62 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 63 "$dumpvars", 32'sb00000000000000000000000000000001, v0x24f4f50_0, v0x24f9830_0, v0x24f90f0_0, v0x24f9190_0, v0x24f9230_0, v0x24f9370_0, v0x24f9410_0, v0x24f9550_0, v0x24f94b0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x24c0f30;
T_5 ;
    %load/vec4 v0x24f95f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x24f95f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x24f95f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_5.1 ;
    %load/vec4 v0x24f95f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24f95f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 108 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 109 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x24f95f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24f95f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 110 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x24c0f30;
T_6 ;
    %wait E_0x24bdd20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24f95f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24f95f0_0, 4, 32;
    %load/vec4 v0x24f9770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x24f95f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 121 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24f95f0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24f95f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24f95f0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x24f9550_0;
    %load/vec4 v0x24f9550_0;
    %load/vec4 v0x24f94b0_0;
    %xor;
    %load/vec4 v0x24f9550_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x24f95f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24f95f0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x24f95f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24f95f0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/vector5/vector5_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/vector5/iter0/response2/top_module.sv";
