
*** Running vivado
    with args -log design_1_nn_inference_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_nn_inference_0_1.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_nn_inference_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/hls/AI_HLS/nn_inference'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_nn_inference_0_1 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 39697
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2291.449 ; gain = 0.000 ; free physical = 2040 ; free virtual = 3434
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_nn_inference_0_1' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ip/design_1_nn_inference_0_1/synth/design_1_nn_inference_0_1.vhd:71]
INFO: [Synth 8-3491] module 'nn_inference' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:12' bound to instance 'U0' of component 'nn_inference' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ip/design_1_nn_inference_0_1/synth/design_1_nn_inference_0_1.vhd:119]
INFO: [Synth 8-638] synthesizing module 'nn_inference' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:27]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_0' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_0.vhd:76' bound to instance 'layer2_weights_0_U' of component 'nn_inference_layer2_weights_0' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:2670]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_0' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_0.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_0_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_0.vhd:9' bound to instance 'nn_inference_layer2_weights_0_rom_U' of component 'nn_inference_layer2_weights_0_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_0.vhd:101]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_0_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_0.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_0_rom' (1#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_0.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_0' (2#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_0.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_1' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_1.vhd:76' bound to instance 'layer2_weights_1_U' of component 'nn_inference_layer2_weights_1' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:2682]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_1' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_1.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_1_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_1.vhd:9' bound to instance 'nn_inference_layer2_weights_1_rom_U' of component 'nn_inference_layer2_weights_1_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_1.vhd:101]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_1_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_1.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_1_rom' (3#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_1' (4#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_1.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_2' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_2.vhd:76' bound to instance 'layer2_weights_2_U' of component 'nn_inference_layer2_weights_2' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:2694]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_2' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_2.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_2_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_2.vhd:9' bound to instance 'nn_inference_layer2_weights_2_rom_U' of component 'nn_inference_layer2_weights_2_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_2.vhd:101]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_2_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_2.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_2_rom' (5#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_2.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_2' (6#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_2.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_3' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_3.vhd:76' bound to instance 'layer2_weights_3_U' of component 'nn_inference_layer2_weights_3' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:2706]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_3' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_3.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_3_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_3.vhd:9' bound to instance 'nn_inference_layer2_weights_3_rom_U' of component 'nn_inference_layer2_weights_3_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_3.vhd:101]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_3_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_3.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_3_rom' (7#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_3.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_3' (8#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_3.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_4' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_4.vhd:76' bound to instance 'layer2_weights_4_U' of component 'nn_inference_layer2_weights_4' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:2718]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_4' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_4.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_4_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_4.vhd:9' bound to instance 'nn_inference_layer2_weights_4_rom_U' of component 'nn_inference_layer2_weights_4_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_4.vhd:101]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_4_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_4.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_4_rom' (9#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_4.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_4' (10#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_4.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_5' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_5.vhd:76' bound to instance 'layer2_weights_5_U' of component 'nn_inference_layer2_weights_5' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:2730]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_5' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_5.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_5_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_5.vhd:9' bound to instance 'nn_inference_layer2_weights_5_rom_U' of component 'nn_inference_layer2_weights_5_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_5.vhd:101]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_5_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_5.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_5_rom' (11#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_5.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_5' (12#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_5.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_6' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_6.vhd:76' bound to instance 'layer2_weights_6_U' of component 'nn_inference_layer2_weights_6' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:2742]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_6' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_6.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_6_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_6.vhd:9' bound to instance 'nn_inference_layer2_weights_6_rom_U' of component 'nn_inference_layer2_weights_6_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_6.vhd:101]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_6_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_6.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_6_rom' (13#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_6.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_6' (14#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_6.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_7' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_7.vhd:76' bound to instance 'layer2_weights_7_U' of component 'nn_inference_layer2_weights_7' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:2754]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_7' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_7.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_7_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_7.vhd:9' bound to instance 'nn_inference_layer2_weights_7_rom_U' of component 'nn_inference_layer2_weights_7_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_7.vhd:101]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_7_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_7.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_7_rom' (15#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_7.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_7' (16#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_7.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_8' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_8.vhd:76' bound to instance 'layer2_weights_8_U' of component 'nn_inference_layer2_weights_8' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:2766]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_8' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_8.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_8_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_8.vhd:9' bound to instance 'nn_inference_layer2_weights_8_rom_U' of component 'nn_inference_layer2_weights_8_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_8.vhd:101]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_8_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_8.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_8_rom' (17#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_8.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_8' (18#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_8.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_9' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_9.vhd:76' bound to instance 'layer2_weights_9_U' of component 'nn_inference_layer2_weights_9' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:2778]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_9' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_9.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_9_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_9.vhd:9' bound to instance 'nn_inference_layer2_weights_9_rom_U' of component 'nn_inference_layer2_weights_9_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_9.vhd:101]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_9_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_9.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_9_rom' (19#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_9.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_9' (20#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_9.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_10' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_10.vhd:76' bound to instance 'layer2_weights_10_U' of component 'nn_inference_layer2_weights_10' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:2790]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_10' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_10.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_10_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_10.vhd:9' bound to instance 'nn_inference_layer2_weights_10_rom_U' of component 'nn_inference_layer2_weights_10_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_10.vhd:101]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_10_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_10.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_10_rom' (21#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_10.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_10' (22#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_10.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_11' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_11.vhd:76' bound to instance 'layer2_weights_11_U' of component 'nn_inference_layer2_weights_11' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:2802]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_11' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_11.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_11_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_11.vhd:9' bound to instance 'nn_inference_layer2_weights_11_rom_U' of component 'nn_inference_layer2_weights_11_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_11.vhd:101]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_11_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_11.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_11_rom' (23#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_11.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_11' (24#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_11.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_12' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_12.vhd:76' bound to instance 'layer2_weights_12_U' of component 'nn_inference_layer2_weights_12' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:2814]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_12' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_12.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_12_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_12.vhd:9' bound to instance 'nn_inference_layer2_weights_12_rom_U' of component 'nn_inference_layer2_weights_12_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_12.vhd:101]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_12_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_12.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_12_rom' (25#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_12.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_12' (26#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_12.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_13' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_13.vhd:76' bound to instance 'layer2_weights_13_U' of component 'nn_inference_layer2_weights_13' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:2826]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_13' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_13.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_13_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_13.vhd:9' bound to instance 'nn_inference_layer2_weights_13_rom_U' of component 'nn_inference_layer2_weights_13_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_13.vhd:101]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_13_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_13.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_13_rom' (27#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_13.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_13' (28#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_13.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_14' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_14.vhd:76' bound to instance 'layer2_weights_14_U' of component 'nn_inference_layer2_weights_14' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:2838]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_14' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_14.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_14_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_14.vhd:9' bound to instance 'nn_inference_layer2_weights_14_rom_U' of component 'nn_inference_layer2_weights_14_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_14.vhd:101]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_14_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_14.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_14_rom' (29#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_14.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_14' (30#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_14.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_15' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_15.vhd:76' bound to instance 'layer2_weights_15_U' of component 'nn_inference_layer2_weights_15' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:2850]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_15' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_15.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_15_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_15.vhd:9' bound to instance 'nn_inference_layer2_weights_15_rom_U' of component 'nn_inference_layer2_weights_15_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_15.vhd:101]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_15_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_15.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_15_rom' (31#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_15.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_15' (32#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_15.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_16' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_16.vhd:76' bound to instance 'layer2_weights_16_U' of component 'nn_inference_layer2_weights_16' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:2862]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_16' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_16.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_16_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_16.vhd:9' bound to instance 'nn_inference_layer2_weights_16_rom_U' of component 'nn_inference_layer2_weights_16_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_16.vhd:101]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_16_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_16.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_16_rom' (33#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_16.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_16' (34#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_16.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_17' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_17.vhd:76' bound to instance 'layer2_weights_17_U' of component 'nn_inference_layer2_weights_17' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:2874]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_17' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_17.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_17_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_17.vhd:9' bound to instance 'nn_inference_layer2_weights_17_rom_U' of component 'nn_inference_layer2_weights_17_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_17.vhd:101]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_17_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_17.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_17_rom' (35#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_17.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_17' (36#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_17.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_18' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_18.vhd:76' bound to instance 'layer2_weights_18_U' of component 'nn_inference_layer2_weights_18' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:2886]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_18' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_18.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_18_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_18.vhd:9' bound to instance 'nn_inference_layer2_weights_18_rom_U' of component 'nn_inference_layer2_weights_18_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_18.vhd:101]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_18_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_18.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_18_rom' (37#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_18.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_18' (38#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_18.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_19' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_19.vhd:76' bound to instance 'layer2_weights_19_U' of component 'nn_inference_layer2_weights_19' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:2898]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_19' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_19.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_19_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_19.vhd:9' bound to instance 'nn_inference_layer2_weights_19_rom_U' of component 'nn_inference_layer2_weights_19_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_19.vhd:101]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_19_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_19.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_19_rom' (39#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_19.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_19' (40#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_19.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_20' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_20.vhd:76' bound to instance 'layer2_weights_20_U' of component 'nn_inference_layer2_weights_20' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:2910]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_20' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_20.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_20_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_20.vhd:9' bound to instance 'nn_inference_layer2_weights_20_rom_U' of component 'nn_inference_layer2_weights_20_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_20.vhd:101]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_20_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_20.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_20_rom' (41#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_20.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_20' (42#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_20.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_21' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_21.vhd:76' bound to instance 'layer2_weights_21_U' of component 'nn_inference_layer2_weights_21' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:2922]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_21' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_21.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_21_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_21.vhd:9' bound to instance 'nn_inference_layer2_weights_21_rom_U' of component 'nn_inference_layer2_weights_21_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_21.vhd:101]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_21_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_21.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_21_rom' (43#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_21.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_21' (44#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_21.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_22' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_22.vhd:76' bound to instance 'layer2_weights_22_U' of component 'nn_inference_layer2_weights_22' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:2934]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_22' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_22.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_22_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_22.vhd:9' bound to instance 'nn_inference_layer2_weights_22_rom_U' of component 'nn_inference_layer2_weights_22_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_22.vhd:101]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_22_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_22.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_22_rom' (45#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_22.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_22' (46#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_22.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_23' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_23.vhd:76' bound to instance 'layer2_weights_23_U' of component 'nn_inference_layer2_weights_23' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:2946]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_23' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_23.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_23_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_23.vhd:9' bound to instance 'nn_inference_layer2_weights_23_rom_U' of component 'nn_inference_layer2_weights_23_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_23.vhd:101]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_23_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_23.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_23_rom' (47#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_23.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_23' (48#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_23.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_24' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_24.vhd:76' bound to instance 'layer2_weights_24_U' of component 'nn_inference_layer2_weights_24' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:2958]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_24' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_24.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_24_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_24.vhd:9' bound to instance 'nn_inference_layer2_weights_24_rom_U' of component 'nn_inference_layer2_weights_24_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_24.vhd:101]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_24_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_24.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_24_rom' (49#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_24.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_24' (50#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_24.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_25' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_25.vhd:76' bound to instance 'layer2_weights_25_U' of component 'nn_inference_layer2_weights_25' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:2970]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_25' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_25.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_25_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_25.vhd:9' bound to instance 'nn_inference_layer2_weights_25_rom_U' of component 'nn_inference_layer2_weights_25_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_25.vhd:101]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_25_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_25.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_25_rom' (51#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_25.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_25' (52#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_25.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_26' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_26.vhd:76' bound to instance 'layer2_weights_26_U' of component 'nn_inference_layer2_weights_26' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:2982]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_26' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_26.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_26_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_26.vhd:9' bound to instance 'nn_inference_layer2_weights_26_rom_U' of component 'nn_inference_layer2_weights_26_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_26.vhd:101]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_26_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_26.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_26_rom' (53#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_26.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_26' (54#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_26.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_27' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_27.vhd:76' bound to instance 'layer2_weights_27_U' of component 'nn_inference_layer2_weights_27' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:2994]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_27' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_27.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_27_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_27.vhd:9' bound to instance 'nn_inference_layer2_weights_27_rom_U' of component 'nn_inference_layer2_weights_27_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_27.vhd:101]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_27_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_27.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_27_rom' (55#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_27.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_27' (56#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_27.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_28' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_28.vhd:76' bound to instance 'layer2_weights_28_U' of component 'nn_inference_layer2_weights_28' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:3006]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_28' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_28.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_28_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_28.vhd:9' bound to instance 'nn_inference_layer2_weights_28_rom_U' of component 'nn_inference_layer2_weights_28_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_28.vhd:101]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_28_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_28.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_28_rom' (57#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_28.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_28' (58#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_28.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_29' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_29.vhd:76' bound to instance 'layer2_weights_29_U' of component 'nn_inference_layer2_weights_29' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:3018]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_29' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_29.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_29_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_29.vhd:9' bound to instance 'nn_inference_layer2_weights_29_rom_U' of component 'nn_inference_layer2_weights_29_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_29.vhd:101]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_29_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_29.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_29_rom' (59#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_29.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_29' (60#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_29.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_30' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_30.vhd:76' bound to instance 'layer2_weights_30_U' of component 'nn_inference_layer2_weights_30' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:3030]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_30' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_30.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_30_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_30.vhd:9' bound to instance 'nn_inference_layer2_weights_30_rom_U' of component 'nn_inference_layer2_weights_30_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_30.vhd:101]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_30_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_30.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_30_rom' (61#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_30.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_30' (62#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_30.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_31' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_31.vhd:76' bound to instance 'layer2_weights_31_U' of component 'nn_inference_layer2_weights_31' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:3042]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_31' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_31.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer2_weights_31_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_31.vhd:9' bound to instance 'nn_inference_layer2_weights_31_rom_U' of component 'nn_inference_layer2_weights_31_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_31.vhd:101]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer2_weights_31_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_31.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_31_rom' (63#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_31.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer2_weights_31' (64#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer2_weights_31.vhd:89]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer3_weights_0' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_0.vhd:70' bound to instance 'layer3_weights_0_U' of component 'nn_inference_layer3_weights_0' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:3054]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer3_weights_0' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_0.vhd:83]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer3_weights_0_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_0.vhd:9' bound to instance 'nn_inference_layer3_weights_0_rom_U' of component 'nn_inference_layer3_weights_0_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer3_weights_0_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_0.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer3_weights_0_rom' (65#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_0.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer3_weights_0' (66#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_0.vhd:83]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer3_weights_1' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_1.vhd:70' bound to instance 'layer3_weights_1_U' of component 'nn_inference_layer3_weights_1' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:3066]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer3_weights_1' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_1.vhd:83]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer3_weights_1_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_1.vhd:9' bound to instance 'nn_inference_layer3_weights_1_rom_U' of component 'nn_inference_layer3_weights_1_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_1.vhd:95]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer3_weights_1_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_1.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer3_weights_1_rom' (67#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer3_weights_1' (68#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_1.vhd:83]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer3_weights_2' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_2.vhd:70' bound to instance 'layer3_weights_2_U' of component 'nn_inference_layer3_weights_2' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:3078]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer3_weights_2' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_2.vhd:83]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer3_weights_2_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_2.vhd:9' bound to instance 'nn_inference_layer3_weights_2_rom_U' of component 'nn_inference_layer3_weights_2_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_2.vhd:95]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer3_weights_2_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_2.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer3_weights_2_rom' (69#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_2.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer3_weights_2' (70#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_2.vhd:83]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer3_weights_3' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_3.vhd:70' bound to instance 'layer3_weights_3_U' of component 'nn_inference_layer3_weights_3' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:3090]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer3_weights_3' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_3.vhd:83]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer3_weights_3_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_3.vhd:9' bound to instance 'nn_inference_layer3_weights_3_rom_U' of component 'nn_inference_layer3_weights_3_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_3.vhd:95]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer3_weights_3_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_3.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer3_weights_3_rom' (71#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_3.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer3_weights_3' (72#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_3.vhd:83]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer3_weights_4' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_4.vhd:70' bound to instance 'layer3_weights_4_U' of component 'nn_inference_layer3_weights_4' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:3102]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer3_weights_4' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_4.vhd:83]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer3_weights_4_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_4.vhd:9' bound to instance 'nn_inference_layer3_weights_4_rom_U' of component 'nn_inference_layer3_weights_4_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_4.vhd:95]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer3_weights_4_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_4.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer3_weights_4_rom' (73#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_4.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer3_weights_4' (74#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_4.vhd:83]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer3_weights_5' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_5.vhd:70' bound to instance 'layer3_weights_5_U' of component 'nn_inference_layer3_weights_5' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:3114]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer3_weights_5' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_5.vhd:83]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer3_weights_5_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_5.vhd:9' bound to instance 'nn_inference_layer3_weights_5_rom_U' of component 'nn_inference_layer3_weights_5_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_5.vhd:95]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer3_weights_5_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_5.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer3_weights_5_rom' (75#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_5.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer3_weights_5' (76#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_5.vhd:83]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer3_weights_6' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_6.vhd:70' bound to instance 'layer3_weights_6_U' of component 'nn_inference_layer3_weights_6' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:3126]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer3_weights_6' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_6.vhd:83]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer3_weights_6_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_6.vhd:9' bound to instance 'nn_inference_layer3_weights_6_rom_U' of component 'nn_inference_layer3_weights_6_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_6.vhd:95]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer3_weights_6_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_6.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer3_weights_6_rom' (77#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_6.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer3_weights_6' (78#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_6.vhd:83]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer3_weights_7' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_7.vhd:70' bound to instance 'layer3_weights_7_U' of component 'nn_inference_layer3_weights_7' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:3138]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer3_weights_7' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_7.vhd:83]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer3_weights_7_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_7.vhd:9' bound to instance 'nn_inference_layer3_weights_7_rom_U' of component 'nn_inference_layer3_weights_7_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_7.vhd:95]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer3_weights_7_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_7.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer3_weights_7_rom' (79#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_7.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer3_weights_7' (80#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_7.vhd:83]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer3_weights_8' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_8.vhd:70' bound to instance 'layer3_weights_8_U' of component 'nn_inference_layer3_weights_8' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:3150]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer3_weights_8' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_8.vhd:83]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer3_weights_8_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_8.vhd:9' bound to instance 'nn_inference_layer3_weights_8_rom_U' of component 'nn_inference_layer3_weights_8_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_8.vhd:95]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer3_weights_8_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_8.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer3_weights_8_rom' (81#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_8.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer3_weights_8' (82#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_8.vhd:83]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer3_weights_9' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_9.vhd:70' bound to instance 'layer3_weights_9_U' of component 'nn_inference_layer3_weights_9' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:3162]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer3_weights_9' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_9.vhd:83]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer3_weights_9_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_9.vhd:9' bound to instance 'nn_inference_layer3_weights_9_rom_U' of component 'nn_inference_layer3_weights_9_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_9.vhd:95]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer3_weights_9_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_9.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer3_weights_9_rom' (83#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_9.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer3_weights_9' (84#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_9.vhd:83]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer3_weights_10' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_10.vhd:70' bound to instance 'layer3_weights_10_U' of component 'nn_inference_layer3_weights_10' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:3174]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer3_weights_10' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_10.vhd:83]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer3_weights_10_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_10.vhd:9' bound to instance 'nn_inference_layer3_weights_10_rom_U' of component 'nn_inference_layer3_weights_10_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_10.vhd:95]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer3_weights_10_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_10.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer3_weights_10_rom' (85#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_10.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer3_weights_10' (86#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_10.vhd:83]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer3_weights_11' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_11.vhd:70' bound to instance 'layer3_weights_11_U' of component 'nn_inference_layer3_weights_11' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:3186]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer3_weights_11' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_11.vhd:83]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer3_weights_11_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_11.vhd:9' bound to instance 'nn_inference_layer3_weights_11_rom_U' of component 'nn_inference_layer3_weights_11_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_11.vhd:95]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer3_weights_11_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_11.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer3_weights_11_rom' (87#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_11.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer3_weights_11' (88#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_11.vhd:83]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer3_weights_12' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_12.vhd:70' bound to instance 'layer3_weights_12_U' of component 'nn_inference_layer3_weights_12' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:3198]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer3_weights_12' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_12.vhd:83]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer3_weights_12_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_12.vhd:9' bound to instance 'nn_inference_layer3_weights_12_rom_U' of component 'nn_inference_layer3_weights_12_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_12.vhd:95]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer3_weights_12_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_12.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer3_weights_12_rom' (89#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_12.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer3_weights_12' (90#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_12.vhd:83]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer3_weights_13' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_13.vhd:70' bound to instance 'layer3_weights_13_U' of component 'nn_inference_layer3_weights_13' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:3210]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer3_weights_13' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_13.vhd:83]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer3_weights_13_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_13.vhd:9' bound to instance 'nn_inference_layer3_weights_13_rom_U' of component 'nn_inference_layer3_weights_13_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_13.vhd:95]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer3_weights_13_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_13.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer3_weights_13_rom' (91#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_13.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer3_weights_13' (92#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_13.vhd:83]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer3_weights_14' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_14.vhd:70' bound to instance 'layer3_weights_14_U' of component 'nn_inference_layer3_weights_14' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:3222]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer3_weights_14' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_14.vhd:83]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer3_weights_14_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_14.vhd:9' bound to instance 'nn_inference_layer3_weights_14_rom_U' of component 'nn_inference_layer3_weights_14_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_14.vhd:95]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer3_weights_14_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_14.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer3_weights_14_rom' (93#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_14.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer3_weights_14' (94#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_14.vhd:83]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer3_weights_15' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_15.vhd:70' bound to instance 'layer3_weights_15_U' of component 'nn_inference_layer3_weights_15' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:3234]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer3_weights_15' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_15.vhd:83]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_layer3_weights_15_rom' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_15.vhd:9' bound to instance 'nn_inference_layer3_weights_15_rom_U' of component 'nn_inference_layer3_weights_15_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_15.vhd:95]
INFO: [Synth 8-638] synthesizing module 'nn_inference_layer3_weights_15_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_15.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer3_weights_15_rom' (95#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_15.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_layer3_weights_15' (96#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_layer3_weights_15.vhd:83]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_temp_output_0' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_temp_output_0.vhd:92' bound to instance 'temp_output_0_U' of component 'nn_inference_temp_output_0' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:3246]
INFO: [Synth 8-638] synthesizing module 'nn_inference_temp_output_0' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_temp_output_0.vhd:110]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_temp_output_0_ram' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_temp_output_0.vhd:10' bound to instance 'nn_inference_temp_output_0_ram_U' of component 'nn_inference_temp_output_0_ram' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_temp_output_0.vhd:127]
INFO: [Synth 8-638] synthesizing module 'nn_inference_temp_output_0_ram' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_temp_output_0.vhd:30]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_temp_output_0_ram' (97#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_temp_output_0.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_temp_output_0' (98#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_temp_output_0.vhd:110]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nn_inference_temp_output2_0' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_temp_output2_0.vhd:92' bound to instance 'temp_output2_0_U' of component 'nn_inference_temp_output2_0' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:3263]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'nn_inference_temp_output2_0' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_temp_output2_0.vhd:110]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_temp_output2_0_ram' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_temp_output2_0.vhd:30]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_temp_output2_0_ram' (99#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_temp_output2_0.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_temp_output2_0' (100#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_temp_output2_0.vhd:110]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_temp_output3_0' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_temp_output3_0.vhd:82]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_temp_output3_0_ram' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_temp_output3_0.vhd:27]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_temp_output3_0_ram' (101#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_temp_output3_0.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_temp_output3_0' (102#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_temp_output3_0.vhd:82]
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1.vhd:34]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_0' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_0.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_0_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_0.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_0_rom' (103#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_0.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_0' (104#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_0.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_1' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_1.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_1_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_1.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_1_rom' (105#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_1' (106#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_1.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_2' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_2.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_2_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_2.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_2_rom' (107#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_2.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_2' (108#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_2.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_3' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_3.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_3_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_3.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_3_rom' (109#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_3.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_3' (110#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_3.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_4' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_4.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_4_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_4.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_4_rom' (111#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_4.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_4' (112#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_4.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_5' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_5.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_5_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_5.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_5_rom' (113#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_5.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_5' (114#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_5.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_6' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_6.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_6_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_6.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_6_rom' (115#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_6.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_6' (116#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_6.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_7' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_7.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_7_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_7.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_7_rom' (117#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_7.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_7' (118#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_7.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_8' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_8.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_8_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_8.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_8_rom' (119#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_8.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_8' (120#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_8.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_9' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_9.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_9_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_9.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_9_rom' (121#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_9.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_9' (122#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_9.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_10' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_10.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_10_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_10.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_10_rom' (123#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_10.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_10' (124#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_10.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_11' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_11.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_11_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_11.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_11_rom' (125#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_11.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_11' (126#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_11.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_12' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_12.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_12_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_12.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_12_rom' (127#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_12.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_12' (128#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_12.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_13' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_13.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_13_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_13.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_13_rom' (129#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_13.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_13' (130#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_13.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_14' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_14.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_14_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_14.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_14_rom' (131#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_14.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_14' (132#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_14.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_15' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_15.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_15_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_15.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_15_rom' (133#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_15.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_15' (134#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_15.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_16' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_16.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_16_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_16.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_16_rom' (135#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_16.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_16' (136#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_16.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_17' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_17.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_17_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_17.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_17_rom' (137#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_17.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_17' (138#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_17.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_18' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_18.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_18_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_18.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_18_rom' (139#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_18.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_18' (140#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_18.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_19' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_19.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_19_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_19.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_19_rom' (141#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_19.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_19' (142#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_19.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_20' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_20.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_20_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_20.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_20_rom' (143#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_20.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_20' (144#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_20.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_21' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_21.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_21_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_21.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_21_rom' (145#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_21.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_21' (146#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_21.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_22' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_22.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_22_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_22.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_22_rom' (147#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_22.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_22' (148#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_22.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_23' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_23.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_23_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_23.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_23_rom' (149#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_23.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_23' (150#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_23.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_24' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_24.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_24_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_24.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_24_rom' (151#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_24.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_24' (152#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_24.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_25' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_25.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_25_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_25.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_25_rom' (153#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_25.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_25' (154#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_25.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_26' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_26.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_26_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_26.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_26_rom' (155#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_26.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_26' (156#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_26.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_27' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_27.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_27_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_27.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_27_rom' (157#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_27.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_27' (158#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_27.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_28' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_28.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_28_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_28.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_28_rom' (159#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_28.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_28' (160#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_28.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_29' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_29.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_29_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_29.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_29_rom' (161#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_29.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_29' (162#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_29.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_30' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_30.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_30_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_30.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_30_rom' (163#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_30.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_30' (164#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_30.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_31' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_31.vhd:173]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_31_rom' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_31.vhd:24]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_31_rom' (165#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_31.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1_layer1_weights_31' (166#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1_layer1_weights_31.vhd:173]
	Parameter DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_facc_32ns_32ns_1ns_32_6_no_dsp_1' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_facc_32ns_32ns_1ns_32_6_no_dsp_1.vhd:19]
	Parameter DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FAcc' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/ip/FAcc.v:60]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (167#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
INFO: [Synth 8-6155] done synthesizing module 'FAcc' (184#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/ip/FAcc.v:60]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_facc_32ns_32ns_1ns_32_6_no_dsp_1' (185#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_facc_32ns_32ns_1ns_32_6_no_dsp_1.vhd:19]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nn_inference_hwmm_layer1' (186#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_hwmm_layer1.vhd:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_fadd_32ns_32ns_32_5_full_dsp_1' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_fadd_32ns_32ns_32_5_full_dsp_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'nn_inference_ap_fadd_3_full_dsp_32' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/ip/nn_inference_ap_fadd_3_full_dsp_32.v:60]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_ap_fadd_3_full_dsp_32' (196#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/ip/nn_inference_ap_fadd_3_full_dsp_32.v:60]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_fadd_32ns_32ns_32_5_full_dsp_1' (197#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_fadd_32ns_32ns_32_5_full_dsp_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_fmul_32ns_32ns_32_4_max_dsp_1' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_fmul_32ns_32ns_32_4_max_dsp_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'nn_inference_ap_fmul_2_max_dsp_32' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/ip/nn_inference_ap_fmul_2_max_dsp_32.v:60]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_ap_fmul_2_max_dsp_32' (205#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/ip/nn_inference_ap_fmul_2_max_dsp_32.v:60]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_fmul_32ns_32ns_32_4_max_dsp_1' (206#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_fmul_32ns_32ns_32_4_max_dsp_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn_inference_fcmp_32ns_32ns_1_2_no_dsp_1' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_fcmp_32ns_32ns_1_2_no_dsp_1.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'nn_inference_ap_fcmp_0_no_dsp_32' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/ip/nn_inference_ap_fcmp_0_no_dsp_32.v:60]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_ap_fcmp_0_no_dsp_32' (209#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/ip/nn_inference_ap_fcmp_0_no_dsp_32.v:60]
INFO: [Synth 8-256] done synthesizing module 'nn_inference_fcmp_32ns_32ns_1_2_no_dsp_1' (210#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_fcmp_32ns_32ns_1_2_no_dsp_1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'nn_inference' (211#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'design_1_nn_inference_0_1' (212#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ip/design_1_nn_inference_0_1/synth/design_1_nn_inference_0_1.vhd:71]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 2449.219 ; gain = 157.770 ; free physical = 1850 ; free virtual = 3297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 2464.062 ; gain = 172.613 ; free physical = 1867 ; free virtual = 3344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 2464.062 ; gain = 172.613 ; free physical = 1867 ; free virtual = 3344
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2543.445 ; gain = 12.000 ; free physical = 2467 ; free virtual = 3986
INFO: [Netlist 29-17] Analyzing 11402 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ip/design_1_nn_inference_0_1/constraints/nn_inference_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ip/design_1_nn_inference_0_1/constraints/nn_inference_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.runs/design_1_nn_inference_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.runs/design_1_nn_inference_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2985.258 ; gain = 0.000 ; free physical = 1807 ; free virtual = 3334
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 160 instances were transformed.
  FDE => FDRE: 160 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3011.070 ; gain = 25.812 ; free physical = 1704 ; free virtual = 3231
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 3011.070 ; gain = 719.621 ; free physical = 1786 ; free virtual = 3321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 3011.070 ; gain = 719.621 ; free physical = 1786 ; free virtual = 3321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.runs/design_1_nn_inference_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 3011.070 ; gain = 719.621 ; free physical = 1786 ; free virtual = 3321
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 3011.070 ; gain = 719.621 ; free physical = 2747 ; free virtual = 4293
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'nn_inference_fadd_32ns_32ns_32_5_full_dsp_1:/nn_inference_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized7) to 'nn_inference_fadd_32ns_32ns_32_5_full_dsp_1:/nn_inference_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'nn_inference_fadd_32ns_32ns_32_5_full_dsp_1:/nn_inference_ap_fadd_3_full_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized7) to 'nn_inference_fadd_32ns_32ns_32_5_full_dsp_1:/nn_inference_ap_fadd_3_full_dsp_32_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'nn_inference_fadd_32ns_32ns_32_5_full_dsp_1:/nn_inference_ap_fadd_3_full_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized7) to 'nn_inference_fadd_32ns_32ns_32_5_full_dsp_1:/nn_inference_ap_fadd_3_full_dsp_32_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'nn_inference_fmul_32ns_32ns_32_4_max_dsp_1:/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized7) to 'nn_inference_fmul_32ns_32ns_32_4_max_dsp_1:/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'nn_inference_fmul_32ns_32ns_32_4_max_dsp_1:/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized7) to 'nn_inference_fmul_32ns_32ns_32_4_max_dsp_1:/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/fcmp_32ns_32ns_1_2_no_dsp_1_U134/nn_inference_ap_fcmp_0_no_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized7) to 'U0/fcmp_32ns_32ns_1_2_no_dsp_1_U134/nn_inference_ap_fcmp_0_no_dsp_32_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/fcmp_32ns_32ns_1_2_no_dsp_1_U134/nn_inference_ap_fcmp_0_no_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized7) to 'U0/fcmp_32ns_32ns_1_2_no_dsp_1_U134/nn_inference_ap_fcmp_0_no_dsp_32_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/fcmp_32ns_32ns_1_2_no_dsp_1_U134/nn_inference_ap_fcmp_0_no_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized7) to 'U0/fcmp_32ns_32ns_1_2_no_dsp_1_U134/nn_inference_ap_fcmp_0_no_dsp_32_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/fcmp_32ns_32ns_1_2_no_dsp_1_U134/nn_inference_ap_fcmp_0_no_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized7) to 'U0/fcmp_32ns_32ns_1_2_no_dsp_1_U134/nn_inference_ap_fcmp_0_no_dsp_32_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'layer1_weights_1_load_reg_3096_reg[26]' (FDE) to 'layer1_weights_1_load_reg_3096_reg[27]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_2_load_reg_3136_reg[26]' (FDE) to 'layer1_weights_2_load_reg_3136_reg[27]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_5_load_reg_3256_reg[26]' (FDE) to 'layer1_weights_5_load_reg_3256_reg[27]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_9_load_reg_3416_reg[26]' (FDE) to 'layer1_weights_9_load_reg_3416_reg[27]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_10_load_reg_3456_reg[26]' (FDE) to 'layer1_weights_10_load_reg_3456_reg[27]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_12_load_reg_3536_reg[26]' (FDE) to 'layer1_weights_12_load_reg_3536_reg[27]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_13_load_reg_3576_reg[26]' (FDE) to 'layer1_weights_13_load_reg_3576_reg[27]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_15_load_reg_3656_reg[26]' (FDE) to 'layer1_weights_15_load_reg_3656_reg[27]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_16_load_reg_3696_reg[26]' (FDE) to 'layer1_weights_16_load_reg_3696_reg[27]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_27_load_reg_4136_reg[26]' (FDE) to 'layer1_weights_27_load_reg_4136_reg[27]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_29_load_reg_4216_reg[26]' (FDE) to 'layer1_weights_29_load_reg_4216_reg[27]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_0_load_reg_3056_reg[27]' (FDE) to 'layer1_weights_0_load_reg_3056_reg[28]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_1_load_reg_3096_reg[27]' (FDE) to 'layer1_weights_1_load_reg_3096_reg[28]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_2_load_reg_3136_reg[27]' (FDE) to 'layer1_weights_2_load_reg_3136_reg[28]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_3_load_reg_3176_reg[27]' (FDE) to 'layer1_weights_3_load_reg_3176_reg[28]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_4_load_reg_3216_reg[27]' (FDE) to 'layer1_weights_4_load_reg_3216_reg[28]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_5_load_reg_3256_reg[27]' (FDE) to 'layer1_weights_5_load_reg_3256_reg[28]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_6_load_reg_3296_reg[27]' (FDE) to 'layer1_weights_6_load_reg_3296_reg[28]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_7_load_reg_3336_reg[27]' (FDE) to 'layer1_weights_7_load_reg_3336_reg[28]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_8_load_reg_3376_reg[27]' (FDE) to 'layer1_weights_8_load_reg_3376_reg[28]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_9_load_reg_3416_reg[27]' (FDE) to 'layer1_weights_9_load_reg_3416_reg[28]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_10_load_reg_3456_reg[27]' (FDE) to 'layer1_weights_10_load_reg_3456_reg[28]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_11_load_reg_3496_reg[27]' (FDE) to 'layer1_weights_11_load_reg_3496_reg[28]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_12_load_reg_3536_reg[27]' (FDE) to 'layer1_weights_12_load_reg_3536_reg[28]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_13_load_reg_3576_reg[27]' (FDE) to 'layer1_weights_13_load_reg_3576_reg[28]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_14_load_reg_3616_reg[27]' (FDE) to 'layer1_weights_14_load_reg_3616_reg[28]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_15_load_reg_3656_reg[27]' (FDE) to 'layer1_weights_15_load_reg_3656_reg[28]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_16_load_reg_3696_reg[27]' (FDE) to 'layer1_weights_16_load_reg_3696_reg[28]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_17_load_reg_3736_reg[27]' (FDE) to 'layer1_weights_17_load_reg_3736_reg[28]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_18_load_reg_3776_reg[27]' (FDE) to 'layer1_weights_18_load_reg_3776_reg[28]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_19_load_reg_3816_reg[27]' (FDE) to 'layer1_weights_19_load_reg_3816_reg[28]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_20_load_reg_3856_reg[27]' (FDE) to 'layer1_weights_20_load_reg_3856_reg[28]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_21_load_reg_3896_reg[27]' (FDE) to 'layer1_weights_21_load_reg_3896_reg[28]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_22_load_reg_3936_reg[27]' (FDE) to 'layer1_weights_22_load_reg_3936_reg[28]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_23_load_reg_3976_reg[27]' (FDE) to 'layer1_weights_23_load_reg_3976_reg[28]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_24_load_reg_4016_reg[27]' (FDE) to 'layer1_weights_24_load_reg_4016_reg[28]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_25_load_reg_4056_reg[27]' (FDE) to 'layer1_weights_25_load_reg_4056_reg[28]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_26_load_reg_4096_reg[27]' (FDE) to 'layer1_weights_26_load_reg_4096_reg[28]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_27_load_reg_4136_reg[27]' (FDE) to 'layer1_weights_27_load_reg_4136_reg[28]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_28_load_reg_4176_reg[27]' (FDE) to 'layer1_weights_28_load_reg_4176_reg[28]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_29_load_reg_4216_reg[27]' (FDE) to 'layer1_weights_29_load_reg_4216_reg[28]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_30_load_reg_4256_reg[27]' (FDE) to 'layer1_weights_30_load_reg_4256_reg[28]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_31_load_reg_4296_reg[27]' (FDE) to 'layer1_weights_31_load_reg_4296_reg[28]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_0_load_reg_3056_reg[28]' (FDE) to 'layer1_weights_0_load_reg_3056_reg[29]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_1_load_reg_3096_reg[28]' (FDE) to 'layer1_weights_1_load_reg_3096_reg[29]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_2_load_reg_3136_reg[28]' (FDE) to 'layer1_weights_2_load_reg_3136_reg[29]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_3_load_reg_3176_reg[28]' (FDE) to 'layer1_weights_3_load_reg_3176_reg[29]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_4_load_reg_3216_reg[28]' (FDE) to 'layer1_weights_4_load_reg_3216_reg[29]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_5_load_reg_3256_reg[28]' (FDE) to 'layer1_weights_5_load_reg_3256_reg[29]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_6_load_reg_3296_reg[28]' (FDE) to 'layer1_weights_6_load_reg_3296_reg[29]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_7_load_reg_3336_reg[28]' (FDE) to 'layer1_weights_7_load_reg_3336_reg[29]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_8_load_reg_3376_reg[28]' (FDE) to 'layer1_weights_8_load_reg_3376_reg[29]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_9_load_reg_3416_reg[28]' (FDE) to 'layer1_weights_9_load_reg_3416_reg[29]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_10_load_reg_3456_reg[28]' (FDE) to 'layer1_weights_10_load_reg_3456_reg[29]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_11_load_reg_3496_reg[28]' (FDE) to 'layer1_weights_11_load_reg_3496_reg[29]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_12_load_reg_3536_reg[28]' (FDE) to 'layer1_weights_12_load_reg_3536_reg[29]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_13_load_reg_3576_reg[28]' (FDE) to 'layer1_weights_13_load_reg_3576_reg[29]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_14_load_reg_3616_reg[28]' (FDE) to 'layer1_weights_14_load_reg_3616_reg[29]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_15_load_reg_3656_reg[28]' (FDE) to 'layer1_weights_15_load_reg_3656_reg[29]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_16_load_reg_3696_reg[28]' (FDE) to 'layer1_weights_16_load_reg_3696_reg[29]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_17_load_reg_3736_reg[28]' (FDE) to 'layer1_weights_17_load_reg_3736_reg[29]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_18_load_reg_3776_reg[28]' (FDE) to 'layer1_weights_18_load_reg_3776_reg[29]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_19_load_reg_3816_reg[28]' (FDE) to 'layer1_weights_19_load_reg_3816_reg[29]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_20_load_reg_3856_reg[28]' (FDE) to 'layer1_weights_20_load_reg_3856_reg[29]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_21_load_reg_3896_reg[28]' (FDE) to 'layer1_weights_21_load_reg_3896_reg[29]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_22_load_reg_3936_reg[28]' (FDE) to 'layer1_weights_22_load_reg_3936_reg[29]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_23_load_reg_3976_reg[28]' (FDE) to 'layer1_weights_23_load_reg_3976_reg[29]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_24_load_reg_4016_reg[28]' (FDE) to 'layer1_weights_24_load_reg_4016_reg[29]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_25_load_reg_4056_reg[28]' (FDE) to 'layer1_weights_25_load_reg_4056_reg[29]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_26_load_reg_4096_reg[28]' (FDE) to 'layer1_weights_26_load_reg_4096_reg[29]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_27_load_reg_4136_reg[28]' (FDE) to 'layer1_weights_27_load_reg_4136_reg[29]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_28_load_reg_4176_reg[28]' (FDE) to 'layer1_weights_28_load_reg_4176_reg[29]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_29_load_reg_4216_reg[28]' (FDE) to 'layer1_weights_29_load_reg_4216_reg[29]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_30_load_reg_4256_reg[28]' (FDE) to 'layer1_weights_30_load_reg_4256_reg[29]'
INFO: [Synth 8-3886] merging instance 'layer1_weights_31_load_reg_4296_reg[28]' (FDE) to 'layer1_weights_31_load_reg_4296_reg[29]'
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-7129] Port aclk in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[31] in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[30] in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[29] in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[28] in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[27] in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[26] in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[25] in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[24] in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[23] in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[22] in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[21] in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[20] in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[19] in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[18] in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[17] in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[16] in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[11] in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[10] in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[9] in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[8] in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[7] in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[6] in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[5] in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[4] in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[3] in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[2] in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[1] in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[0] in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tuser[0] in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tlast in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[7] in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[6] in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[2] in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[1] in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[0] in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tuser[0] in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tlast in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tready in module floating_point_v7_1_11_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[31] in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[30] in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[29] in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[28] in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[27] in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[26] in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[25] in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[24] in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[23] in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[22] in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[21] in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[20] in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[19] in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[18] in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[17] in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[16] in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[11] in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[10] in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[9] in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[8] in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[7] in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[6] in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[5] in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[4] in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[3] in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[2] in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[1] in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[0] in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tuser[0] in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tlast in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tvalid in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[7] in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[6] in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[5] in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[4] in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[3] in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[2] in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[1] in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[0] in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tuser[0] in module floating_point_v7_1_11_viv__parameterized3__7 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'layer3_weights_12_U/nn_inference_layer3_weights_12_rom_U/q0_reg[25]' (FDE) to 'layer3_weights_12_U/nn_inference_layer3_weights_12_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'layer3_weights_12_U/nn_inference_layer3_weights_12_rom_U/q0_reg[26]' (FDE) to 'layer3_weights_12_U/nn_inference_layer3_weights_12_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'layer2_weights_12_U/nn_inference_layer2_weights_12_rom_U/q0_reg[26]' (FDE) to 'layer2_weights_12_U/nn_inference_layer2_weights_12_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'layer3_weights_12_U/nn_inference_layer3_weights_12_rom_U/q0_reg[27]' (FDE) to 'layer3_weights_12_U/nn_inference_layer3_weights_12_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'layer2_weights_12_U/nn_inference_layer2_weights_12_rom_U/q0_reg[27]' (FDE) to 'layer2_weights_12_U/nn_inference_layer2_weights_12_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'layer3_weights_12_U/nn_inference_layer3_weights_12_rom_U/q0_reg[28]' (FDE) to 'layer3_weights_12_U/nn_inference_layer3_weights_12_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'layer2_weights_12_U/nn_inference_layer2_weights_12_rom_U/q0_reg[28]' (FDE) to 'layer2_weights_12_U/nn_inference_layer2_weights_12_rom_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (layer3_weights_12_U/\nn_inference_layer3_weights_12_rom_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (layer2_weights_12_U/\nn_inference_layer2_weights_12_rom_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer3_weights_12_U/\nn_inference_layer3_weights_12_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_weights_12_U/\nn_inference_layer2_weights_12_rom_U/q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'layer3_weights_12_U/nn_inference_layer3_weights_12_rom_U/q0_reg[6]' (FDE) to 'layer3_weights_12_U/nn_inference_layer3_weights_12_rom_U/q0_reg[14]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U114/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U82/nn_inference_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U82/nn_inference_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_5_full_dsp_1_U82/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'layer3_weights_14_U/nn_inference_layer3_weights_14_rom_U/q0_reg[26]' (FDE) to 'layer3_weights_14_U/nn_inference_layer3_weights_14_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'layer2_weights_14_U/nn_inference_layer2_weights_14_rom_U/q0_reg[26]' (FDE) to 'layer2_weights_14_U/nn_inference_layer2_weights_14_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'layer3_weights_14_U/nn_inference_layer3_weights_14_rom_U/q0_reg[27]' (FDE) to 'layer3_weights_14_U/nn_inference_layer3_weights_14_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'layer2_weights_14_U/nn_inference_layer2_weights_14_rom_U/q0_reg[27]' (FDE) to 'layer2_weights_14_U/nn_inference_layer2_weights_14_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'layer3_weights_14_U/nn_inference_layer3_weights_14_rom_U/q0_reg[28]' (FDE) to 'layer3_weights_14_U/nn_inference_layer3_weights_14_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'layer2_weights_14_U/nn_inference_layer2_weights_14_rom_U/q0_reg[28]' (FDE) to 'layer2_weights_14_U/nn_inference_layer2_weights_14_rom_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (layer3_weights_14_U/\nn_inference_layer3_weights_14_rom_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (layer2_weights_14_U/\nn_inference_layer2_weights_14_rom_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer3_weights_14_U/\nn_inference_layer3_weights_14_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_weights_14_U/\nn_inference_layer2_weights_14_rom_U/q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U83/nn_inference_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U83/nn_inference_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_5_full_dsp_1_U83/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U116/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'layer2_weights_31_U/nn_inference_layer2_weights_31_rom_U/q0_reg[26]' (FDE) to 'layer2_weights_31_U/nn_inference_layer2_weights_31_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'layer2_weights_31_U/nn_inference_layer2_weights_31_rom_U/q0_reg[27]' (FDE) to 'layer2_weights_31_U/nn_inference_layer2_weights_31_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'layer2_weights_31_U/nn_inference_layer2_weights_31_rom_U/q0_reg[28]' (FDE) to 'layer2_weights_31_U/nn_inference_layer2_weights_31_rom_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (layer2_weights_31_U/\nn_inference_layer2_weights_31_rom_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_weights_31_U/\nn_inference_layer2_weights_31_rom_U/q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U84/nn_inference_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U84/nn_inference_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_5_full_dsp_1_U84/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'layer2_weights_16_U/nn_inference_layer2_weights_16_rom_U/q0_reg[26]' (FDE) to 'layer2_weights_16_U/nn_inference_layer2_weights_16_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'layer2_weights_16_U/nn_inference_layer2_weights_16_rom_U/q0_reg[27]' (FDE) to 'layer2_weights_16_U/nn_inference_layer2_weights_16_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'layer2_weights_16_U/nn_inference_layer2_weights_16_rom_U/q0_reg[28]' (FDE) to 'layer2_weights_16_U/nn_inference_layer2_weights_16_rom_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (layer2_weights_16_U/\nn_inference_layer2_weights_16_rom_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_weights_16_U/\nn_inference_layer2_weights_16_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U133/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'layer2_weights_28_U/nn_inference_layer2_weights_28_rom_U/q0_reg[24]' (FDE) to 'layer2_weights_28_U/nn_inference_layer2_weights_28_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'layer2_weights_28_U/nn_inference_layer2_weights_28_rom_U/q0_reg[27]' (FDE) to 'layer2_weights_28_U/nn_inference_layer2_weights_28_rom_U/q0_reg[29]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (layer2_weights_28_U/\nn_inference_layer2_weights_28_rom_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_weights_28_U/\nn_inference_layer2_weights_28_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (layer2_weights_22_U/\nn_inference_layer2_weights_22_rom_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_weights_22_U/\nn_inference_layer2_weights_22_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (layer3_weights_0_U/\nn_inference_layer3_weights_0_rom_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (layer2_weights_0_U/\nn_inference_layer2_weights_0_rom_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer3_weights_0_U/\nn_inference_layer3_weights_0_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_weights_0_U/\nn_inference_layer2_weights_0_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_5_full_dsp_1_U85/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U118/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_5_full_dsp_1_U101/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fcmp_32ns_32ns_1_2_no_dsp_1_U134/opcode_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fcmp_32ns_32ns_1_2_no_dsp_1_U134/opcode_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fcmp_32ns_32ns_1_2_no_dsp_1_U134/opcode_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fcmp_32ns_32ns_1_2_no_dsp_1_U134/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U130/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U124/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_5_full_dsp_1_U86/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\layer3_weights_12_load_reg_3576_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\layer2_weights_12_load_reg_2888_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer3_weights_12_load_reg_3576_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer2_weights_12_load_reg_2888_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\layer3_weights_14_load_reg_3596_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\layer2_weights_14_load_reg_2908_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer3_weights_14_load_reg_3596_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer2_weights_14_load_reg_2908_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\layer2_weights_31_load_reg_3223_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer2_weights_31_load_reg_3223_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\layer2_weights_16_load_reg_2928_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer2_weights_16_load_reg_2928_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\layer2_weights_28_load_reg_3163_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer2_weights_28_load_reg_3163_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\layer2_weights_22_load_reg_3043_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer2_weights_22_load_reg_3043_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\layer3_weights_0_load_reg_3456_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\layer2_weights_0_load_reg_2768_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer3_weights_0_load_reg_3456_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer2_weights_0_load_reg_2768_reg[30] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U114/\din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U114/\din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U116/\din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U116/\din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U133/\din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U133/\din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U118/\din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U118/\din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U130/\din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U130/\din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U124/\din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U124/\din1_buf1_reg[30] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__6.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (layer3_weights_10_U/\nn_inference_layer3_weights_10_rom_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer3_weights_10_U/\nn_inference_layer3_weights_10_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U112/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (layer3_weights_11_U/\nn_inference_layer3_weights_11_rom_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (layer2_weights_11_U/\nn_inference_layer2_weights_11_rom_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer3_weights_11_U/\nn_inference_layer3_weights_11_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_weights_11_U/\nn_inference_layer2_weights_11_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_5_full_dsp_1_U80/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U113/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (layer3_weights_13_U/\nn_inference_layer3_weights_13_rom_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (layer2_weights_13_U/\nn_inference_layer2_weights_13_rom_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer3_weights_13_U/\nn_inference_layer3_weights_13_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_weights_13_U/\nn_inference_layer2_weights_13_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (layer3_weights_4_U/\nn_inference_layer3_weights_4_rom_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (layer2_weights_4_U/\nn_inference_layer2_weights_4_rom_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer3_weights_4_U/\nn_inference_layer3_weights_4_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_weights_4_U/\nn_inference_layer2_weights_4_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (layer3_weights_5_U/\nn_inference_layer3_weights_5_rom_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer3_weights_5_U/\nn_inference_layer3_weights_5_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (layer3_weights_6_U/\nn_inference_layer3_weights_6_rom_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (layer2_weights_6_U/\nn_inference_layer2_weights_6_rom_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer3_weights_6_U/\nn_inference_layer3_weights_6_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_weights_6_U/\nn_inference_layer2_weights_6_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (layer2_weights_7_U/\nn_inference_layer2_weights_7_rom_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_weights_7_U/\nn_inference_layer2_weights_7_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer3_weights_7_U/\nn_inference_layer3_weights_7_rom_U/q0_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (layer3_weights_8_U/\nn_inference_layer3_weights_8_rom_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer3_weights_8_U/\nn_inference_layer3_weights_8_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (layer2_weights_9_U/\nn_inference_layer2_weights_9_rom_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_weights_9_U/\nn_inference_layer2_weights_9_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_5_full_dsp_1_U81/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (layer3_weights_1_U/\nn_inference_layer3_weights_1_rom_U/q0_reg[29] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__8.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__11.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__12.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__12.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__13.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__13.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__14.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__14.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__15.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__15.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__16.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__16.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__17.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__17.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__18.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__18.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__19.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__19.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U121/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U125/ce_r_reg' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_fmul_32ns_32ns_32_4_max_dsp_1.vhd:70]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U93/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U125/ce_r_reg' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_fadd_32ns_32ns_32_5_full_dsp_1.vhd:70]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U92/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U125/ce_r_reg' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_fadd_32ns_32ns_32_5_full_dsp_1.vhd:70]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U91/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U125/ce_r_reg' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_fadd_32ns_32ns_32_5_full_dsp_1.vhd:70]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U90/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U125/ce_r_reg' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_fadd_32ns_32ns_32_5_full_dsp_1.vhd:70]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U89/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U125/ce_r_reg' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_fadd_32ns_32ns_32_5_full_dsp_1.vhd:70]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U79/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U125/ce_r_reg' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_fadd_32ns_32ns_32_5_full_dsp_1.vhd:70]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U78/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U125/ce_r_reg' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_fadd_32ns_32ns_32_5_full_dsp_1.vhd:70]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U77/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U125/ce_r_reg' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_fadd_32ns_32ns_32_5_full_dsp_1.vhd:70]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U76/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U125/ce_r_reg' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_fadd_32ns_32ns_32_5_full_dsp_1.vhd:70]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U75/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U125/ce_r_reg' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_fadd_32ns_32ns_32_5_full_dsp_1.vhd:70]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U74/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U125/ce_r_reg' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_fadd_32ns_32ns_32_5_full_dsp_1.vhd:70]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U73/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U125/ce_r_reg' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_fadd_32ns_32ns_32_5_full_dsp_1.vhd:70]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U72/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U125/ce_r_reg' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ipshared/a729/hdl/vhdl/nn_inference_fadd_32ns_32ns_32_5_full_dsp_1.vhd:70]
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__20.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__20.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__21.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__21.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__22.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__22.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__23.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__23.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__24.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__24.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__25.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__25.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__26.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__26.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__27.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__27.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__28.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__28.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__29.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__29.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__30.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__30.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__31.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1__31.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__parameterized1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:01:55 . Memory (MB): peak = 3011.070 ; gain = 719.621 ; free physical = 909 ; free virtual = 2586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:32 ; elapsed = 00:02:01 . Memory (MB): peak = 3011.070 ; gain = 719.621 ; free physical = 722 ; free virtual = 2436
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:40 ; elapsed = 00:02:09 . Memory (MB): peak = 3011.070 ; gain = 719.621 ; free physical = 658 ; free virtual = 2386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/i_4_0/temp_output_0_U/nn_inference_temp_output_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4_0/temp_output_0_U/nn_inference_temp_output_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:00 ; elapsed = 00:02:30 . Memory (MB): peak = 3011.070 ; gain = 719.621 ; free physical = 195 ; free virtual = 1524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/temp_output_0_U/nn_inference_temp_output_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/temp_output_0_U/nn_inference_temp_output_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:11 ; elapsed = 00:02:41 . Memory (MB): peak = 3011.070 ; gain = 719.621 ; free physical = 167 ; free virtual = 1489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:11 ; elapsed = 00:02:42 . Memory (MB): peak = 3011.070 ; gain = 719.621 ; free physical = 167 ; free virtual = 1489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:19 ; elapsed = 00:02:50 . Memory (MB): peak = 3011.070 ; gain = 719.621 ; free physical = 154 ; free virtual = 1455
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:19 ; elapsed = 00:02:50 . Memory (MB): peak = 3011.070 ; gain = 719.621 ; free physical = 154 ; free virtual = 1455
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:21 ; elapsed = 00:02:52 . Memory (MB): peak = 3011.070 ; gain = 719.621 ; free physical = 151 ; free virtual = 1456
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:22 ; elapsed = 00:02:53 . Memory (MB): peak = 3011.070 ; gain = 719.621 ; free physical = 151 ; free virtual = 1456
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   640|
|2     |DSP48E1  |   160|
|7     |LUT1     |   506|
|8     |LUT2     |  2861|
|9     |LUT3     |  9291|
|10    |LUT4     | 10408|
|11    |LUT5     |  8422|
|12    |LUT6     | 14361|
|13    |MUXCY    |  8266|
|14    |RAM16X1D |    32|
|15    |RAM16X1S |    32|
|16    |RAMB18E1 |    32|
|48    |RAMB36E1 |     1|
|49    |SRL16E   |   628|
|50    |XORCY    |  2080|
|51    |FDE      |   160|
|52    |FDRE     | 27253|
|53    |FDSE     |   739|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:22 ; elapsed = 00:02:53 . Memory (MB): peak = 3011.070 ; gain = 719.621 ; free physical = 151 ; free virtual = 1456
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 300 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:56 ; elapsed = 00:02:32 . Memory (MB): peak = 3011.070 ; gain = 172.613 ; free physical = 4753 ; free virtual = 6059
Synthesis Optimization Complete : Time (s): cpu = 00:02:27 ; elapsed = 00:02:56 . Memory (MB): peak = 3011.070 ; gain = 719.621 ; free physical = 4753 ; free virtual = 6060
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3011.070 ; gain = 0.000 ; free physical = 4648 ; free virtual = 5957
INFO: [Netlist 29-17] Analyzing 11403 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3035.082 ; gain = 0.000 ; free physical = 4516 ; free virtual = 5825
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2708 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 2484 instances
  FDE => FDRE: 160 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM16X1S => RAM32X1S (RAMS32): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
813 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:45 ; elapsed = 00:03:14 . Memory (MB): peak = 3035.082 ; gain = 743.863 ; free physical = 4783 ; free virtual = 6092
INFO: [Common 17-1381] The checkpoint '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.runs/design_1_nn_inference_0_1_synth_1/design_1_nn_inference_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3067.098 ; gain = 32.016 ; free physical = 4766 ; free virtual = 6097
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_nn_inference_0_1, cache-ID = d21c81d8b973670f
INFO: [Coretcl 2-1174] Renamed 6443 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.runs/design_1_nn_inference_0_1_synth_1/design_1_nn_inference_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3106.348 ; gain = 0.000 ; free physical = 4616 ; free virtual = 6094
INFO: [runtcl-4] Executing : report_utilization -file design_1_nn_inference_0_1_utilization_synth.rpt -pb design_1_nn_inference_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 11 15:56:20 2025...
