
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.515655                       # Number of seconds simulated
sim_ticks                                515654645517                       # Number of ticks simulated
final_tick                               848741080662                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 237850                       # Simulator instruction rate (inst/s)
host_op_rate                                   237850                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               40882862                       # Simulator tick rate (ticks/s)
host_mem_usage                                2359792                       # Number of bytes of host memory used
host_seconds                                 12612.98                       # Real time elapsed on the host
sim_insts                                  3000000002                       # Number of instructions simulated
sim_ops                                    3000000002                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        57536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     11218048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11275584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        57536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         57536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     10520896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10520896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          899                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       175282                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              176181                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        164389                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             164389                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       111579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     21754964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              21866542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       111579                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           111579                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        20402989                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             20402989                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        20402989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       111579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     21754964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             42269531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      176181                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                     164389                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                    176181                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                   164389                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                   11275584                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                10520896                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd             11275584                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr             10520896                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                     10                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0               11274                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1               11026                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2               10983                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3               11275                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4               11038                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5               10960                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6               10917                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7               10979                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8               11188                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9               11055                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10              11064                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11              10860                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12              11202                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13              10569                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14              10718                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15              11063                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0               10469                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1               10188                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2               10280                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3               10491                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4               10336                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5               10269                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6               10215                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7               10337                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8               10452                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9               10240                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10              10332                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11              10097                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12              10319                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13               9923                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14              10082                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15              10359                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                        19                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  515651720445                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                176181                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6               164389                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                  156066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   19433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                    6748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                    7117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                    7120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                    7120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                    7122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                    7124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                    7126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                    7128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                    7127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                    7147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                   7147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                   7147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                   7147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                   7147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                   7147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     20                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       237428                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     91.796823                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.208409                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    89.404359                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64          197144     83.03%     83.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128          21476      9.05%     92.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192           6019      2.54%     94.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256           3022      1.27%     95.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320           2371      1.00%     96.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384           2163      0.91%     97.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448           1871      0.79%     98.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512           1326      0.56%     99.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576            891      0.38%     99.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640            498      0.21%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704            245      0.10%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768            125      0.05%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832             85      0.04%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896             59      0.02%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960             22      0.01%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024            16      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088            15      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152            15      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216            13      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280            12      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344             7      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408             8      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472             2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536             6      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600             1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664             2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728             3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856             2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920             3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       237428                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                   1708872833                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat              7589956583                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                  880855000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                5000228750                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                      9700.08                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  28382.81                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                43082.89                       # Average memory access latency
system.mem_ctrls.avgRdBW                        21.87                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                        20.40                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                21.87                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                20.40                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.33                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.01                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      11.01                       # Average write queue length over time
system.mem_ctrls.readRowHits                    79472                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   23652                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 45.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                14.39                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1514084.39                       # Average gap between requests
system.membus.throughput                     42269531                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq              158488                       # Transaction distribution
system.membus.trans_dist::ReadResp             158488                       # Transaction distribution
system.membus.trans_dist::Writeback            164389                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17693                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17693                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       516751                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 516751                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port     21796480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total            21796480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus               21796480                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy           551352083                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          546250019                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       470042378                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    394659131                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     38907026                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    256964007                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       220939756                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     85.980818                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        22621078                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect       782943                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            536176927                       # DTB read hits
system.switch_cpus.dtb.read_misses            1722592                       # DTB read misses
system.switch_cpus.dtb.read_acv                    12                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        537899519                       # DTB read accesses
system.switch_cpus.dtb.write_hits           222485021                       # DTB write hits
system.switch_cpus.dtb.write_misses            519655                       # DTB write misses
system.switch_cpus.dtb.write_acv                    5                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       223004676                       # DTB write accesses
system.switch_cpus.dtb.data_hits            758661948                       # DTB hits
system.switch_cpus.dtb.data_misses            2242247                       # DTB misses
system.switch_cpus.dtb.data_acv                    17                       # DTB access violations
system.switch_cpus.dtb.data_accesses        760904195                       # DTB accesses
system.switch_cpus.itb.fetch_hits           405170486                       # ITB hits
system.switch_cpus.itb.fetch_misses            704170                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       405874656                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles               1548512449                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    812520751                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             3029137897                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           470042378                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    243560834                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             560101439                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       140274193                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles       59228463                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles        91392                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      4897312                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           40                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         405170486                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      21681232                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1537438492                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.970250                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.036062                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        977337053     63.57%     63.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         54080033      3.52%     67.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         53813578      3.50%     70.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         56823192      3.70%     74.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         65234571      4.24%     78.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         28268288      1.84%     80.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         46858264      3.05%     83.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         26656280      1.73%     85.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        228367233     14.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1537438492                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.303544                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.956160                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        839780047                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      54684376                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         541029630                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       3357670                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       98586768                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     50300313                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred       2080552                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2930602781                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       5596986                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       98586768                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        858208628                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         8129296                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     34245331                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         525812703                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      12455765                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2854643485                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          6308                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         923516                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents       7734334                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   2103549696                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3789280982                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   3728231982                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups     61049000                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1497606792                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        605942877                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      1637501                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        10647                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          37991052                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    584843818                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    243546875                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      6774130                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      5449218                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2628737613                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        16387                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2421803986                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      7874943                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    602958696                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    370215481                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         7467                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1537438492                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.575220                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.773551                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    597790883     38.88%     38.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    309513978     20.13%     59.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    233848707     15.21%     74.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    156352394     10.17%     84.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    107003819      6.96%     91.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     73248442      4.76%     96.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     39218693      2.55%     98.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     17726840      1.15%     99.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      2734736      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1537438492                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         3092212     10.38%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd           232      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp           326      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       14694064     49.31%     59.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      12011843     40.31%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass       698636      0.03%      0.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1610532754     66.50%     66.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1174195      0.05%     66.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     13565797      0.56%     67.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp      9285869      0.38%     67.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      4256447      0.18%     67.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult           34      0.00%     67.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv       407389      0.02%     67.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     67.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     67.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     67.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     67.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     67.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     67.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     67.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     67.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     67.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     67.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     67.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     67.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    553388206     22.85%     90.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    228494659      9.43%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2421803986                       # Type of FU issued
system.switch_cpus.iq.rate                   1.563955                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            29798677                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012304                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   6349226492                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   3185899205                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2293034443                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     69493588                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     45945134                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     33659447                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2416154655                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        34749372                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     20296971                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    147578501                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       355058                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       143826                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     41149343                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        32384                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked         3706                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       98586768                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         1953619                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        542738                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2692596452                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts     20691742                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     584843818                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    243546875                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         9878                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         492575                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents          3160                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       143826                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     21494539                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     19547489                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     41042028                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2373958604                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     537915120                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     47845378                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              63842452                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            760920125                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        358808694                       # Number of branches executed
system.switch_cpus.iew.exec_stores          223005005                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.533057                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2338528750                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2326693890                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1307606782                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1650801671                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.502535                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.792104                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    624496748                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8920                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     36894699                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1438851724                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.426042                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.295835                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    755336649     52.50%     52.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    308996179     21.48%     73.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    100656581      7.00%     80.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     63497309      4.41%     85.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     41572832      2.89%     88.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     31676868      2.20%     90.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     26254077      1.82%     92.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     18028543      1.25%     93.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     92832686      6.45%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1438851724                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2051862687                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2051862687                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              639662834                       # Number of memory references committed
system.switch_cpus.commit.loads             437265312                       # Number of loads committed
system.switch_cpus.commit.membars                4460                       # Number of memory barriers committed
system.switch_cpus.commit.branches          311704437                       # Number of branches committed
system.switch_cpus.commit.fp_insts           31971899                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1959372409                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     14739094                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      92832686                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           4013800306                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5451676206                       # The number of ROB writes
system.switch_cpus.timesIdled                   81440                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                11073957                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.774256                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.774256                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.291562                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.291562                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       3175014085                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1748869422                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads          42106703                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         21346054                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads          708668                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         358238                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1              1162                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2              1162                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.008865                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008865                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                 2548769976                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         1776650.063797                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          1776650.063797                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            8751.172680                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                    176163                       # number of replacements
system.l2.tags.tagsinuse                 128263.146715                       # Cycle average of tags in use
system.l2.tags.total_refs                     4838026                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    304404                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.893438                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    24109.374399                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   400.028866                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 58009.191305                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        421.103945                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      45323.448200                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.183940                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.003052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.442575                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.003213                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.345790                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978570                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst         5070                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      2035027                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2040097                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1909292                       # number of Writeback hits
system.l2.Writeback_hits::total               1909292                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data      1162079                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1162079                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          5070                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       3197106                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3202176                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         5070                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      3197106                       # number of overall hits
system.l2.overall_hits::total                 3202176                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          899                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       157589                       # number of ReadReq misses
system.l2.ReadReq_misses::total                158488                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data        17693                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               17693                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          899                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       175282                       # number of demand (read+write) misses
system.l2.demand_misses::total                 176181                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          899                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       175282                       # number of overall misses
system.l2.overall_misses::total                176181                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     71023506                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  11685461112                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     11756484618                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   1153680443                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1153680443                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     71023506                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  12839141555                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      12910165061                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     71023506                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  12839141555                       # number of overall miss cycles
system.l2.overall_miss_latency::total     12910165061                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst         5969                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      2192616                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2198585                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1909292                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1909292                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      1179772                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1179772                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst         5969                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      3372388                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3378357                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst         5969                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      3372388                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3378357                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.150611                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.071873                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.072086                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.014997                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.014997                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.150611                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.051976                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.052150                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.150611                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.051976                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.052150                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 79002.787542                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 74151.502402                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 74179.020607                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 65205.473521                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 65205.473521                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 79002.787542                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 73248.488464                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 73277.850966                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 79002.787542                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 73248.488464                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 73277.850966                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               164389                       # number of writebacks
system.l2.writebacks::total                    164389                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          899                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       157589                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           158488                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        17693                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          17693                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          899                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       175282                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            176181                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          899                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       175282                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           176181                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     64257078                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  10500846372                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  10565103450                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   1017888481                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1017888481                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     64257078                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  11518734853                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11582991931                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     64257078                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  11518734853                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11582991931                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.150611                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.071873                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.072086                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.014997                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.014997                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.150611                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.051976                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.052150                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.150611                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.051976                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.052150                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 71476.171301                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 66634.386740                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 66661.851055                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 57530.575991                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 57530.575991                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 71476.171301                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 65715.446269                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65744.841561                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 71476.171301                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 65715.446269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65744.841561                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   656271671                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            2198585                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2198585                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1909292                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1179772                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1179772                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        11938                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8654068                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8666006                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       382016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    338027520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          338409536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             338409536                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         3032383771                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           6172221                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3409230551                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2548772013                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 24691089.311374                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  24691089.311374                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     673.950770                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements              5877                       # number of replacements
system.cpu.icache.tags.tagsinuse          4040.912671                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1378834949                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              9933                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          138813.545656                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   656.566324                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst  3384.346347                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.160295                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.826256                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.986551                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    405163849                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       405163849                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    405163849                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        405163849                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    405163849                       # number of overall hits
system.cpu.icache.overall_hits::total       405163849                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst         6634                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6634                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst         6634                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6634                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst         6634                       # number of overall misses
system.cpu.icache.overall_misses::total          6634                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    129584792                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    129584792                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    129584792                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    129584792                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    129584792                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    129584792                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    405170483                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    405170483                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    405170483                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    405170483                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    405170483                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    405170483                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000016                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000016                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 19533.432620                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 19533.432620                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 19533.432620                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 19533.432620                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 19533.432620                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 19533.432620                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          409                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    81.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          665                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          665                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          665                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          665                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          665                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          665                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         5969                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5969                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst         5969                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5969                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst         5969                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5969                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     90510333                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     90510333                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     90510333                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     90510333                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     90510333                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     90510333                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 15163.399732                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15163.399732                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 15163.399732                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15163.399732                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 15163.399732                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 15163.399732                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1         1221                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2           30                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.298096                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.007324                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2         2548772012                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 38971883.121014                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  38971883.121014                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg     333.713930                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           3372388                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 4066                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           780399558                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3376454                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            231.129924                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  3996.936182                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data    69.063818                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.975814                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.016861                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992676                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    510145602                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       510145602                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    195131802                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      195131802                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         4431                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4431                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         4460                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4460                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    705277404                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        705277404                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    705277404                       # number of overall hits
system.cpu.dcache.overall_hits::total       705277404                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      5695436                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5695436                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      7261259                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      7261259                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          335                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          335                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     12956695                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       12956695                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     12956695                       # number of overall misses
system.cpu.dcache.overall_misses::total      12956695                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  45174209656                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  45174209656                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  34051278983                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  34051278983                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      1673325                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1673325                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  79225488639                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  79225488639                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  79225488639                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  79225488639                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    515841038                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    515841038                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    202393061                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    202393061                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         4766                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4766                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         4460                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4460                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    718234099                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    718234099                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    718234099                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    718234099                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.011041                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011041                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.035877                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035877                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.070290                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.070290                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.018040                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018040                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.018040                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018040                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  7931.650826                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7931.650826                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data  4689.445588                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  4689.445588                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data         4995                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         4995                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  6114.637154                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  6114.637154                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  6114.637154                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  6114.637154                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        15067                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          439                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2252                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.690497                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   146.333333                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1909292                       # number of writebacks
system.cpu.dcache.writebacks::total           1909292                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      3502693                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3502693                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      6081949                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      6081949                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      9584642                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      9584642                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      9584642                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      9584642                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      2192743                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2192743                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      1179310                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1179310                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          335                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          335                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      3372053                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3372053                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      3372053                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3372053                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  19360992206                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19360992206                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   5514840192                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5514840192                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      1227105                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1227105                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  24875832398                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24875832398                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  24875832398                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24875832398                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.004251                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004251                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.005827                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005827                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.070290                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.070290                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004695                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004695                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004695                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004695                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  8829.576565                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8829.576565                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  4676.327846                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  4676.327846                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         3663                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3663                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  7377.058545                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  7377.058545                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  7377.058545                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  7377.058545                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
