

================================================================
== Synthesis Summary Report of 'mux_2to1'
================================================================
+ General Information: 
    * Date:           Mon Sep  8 21:22:22 2025
    * Version:        2025.1 (Build 6135595 on May 21 2025)
    * Project:        lab0
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a35t-cpg236-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------+------+------+---------+-------+----------+---------+------+----------+------+----+---+---------+-----+
    |   Modules  | Issue|      |     Latency     | Iteration|         | Trip |          |      |    |   |         |     |
    |   & Loops  | Type | Slack| (cycles)|  (ns) |  Latency | Interval| Count| Pipelined| BRAM | DSP| FF|   LUT   | URAM|
    +------------+------+------+---------+-------+----------+---------+------+----------+------+----+---+---------+-----+
    |+ mux_2to1  |     -|  6.31|        0|  0.000|         -|        1|     -|        no|     -|   -|  -|  2 (~0%)|    -|
    +------------+------+------+---------+-------+----------+---------+------+----------+------+----+---+---------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+------+---------+-----------+----------+
| Port | Mode    | Direction | Bitwidth |
+------+---------+-----------+----------+
| a    | ap_none | in        | 1        |
| b    | ap_none | in        | 1        |
| sel  | ap_none | in        | 1        |
| y    | ap_none | out       | 1        |
+------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+--------------+--------+
| Interface | Type         | Ports  |
+-----------+--------------+--------+
| ap_rst    | reset        | ap_rst |
| ap_ctrl   | ap_ctrl_none |        |
+-----------+--------------+--------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------+
| Argument | Direction | Datatype    |
+----------+-----------+-------------+
| a        | in        | ap_uint<1>  |
| b        | in        | ap_uint<1>  |
| sel      | in        | ap_uint<1>  |
| y        | out       | ap_uint<1>& |
+----------+-----------+-------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| a        | a            | port    |
| b        | b            | port    |
| sel      | sel          | port    |
| y        | y            | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+------------+-----+--------+-------------+--------+----------+---------+
| Name       | DSP | Pragma | Variable    | Op     | Impl     | Latency |
+------------+-----+--------+-------------+--------+----------+---------+
| + mux_2to1 | 0   |        |             |        |          |         |
|   y        |     |        | select_ln12 | select | auto_sel | 0       |
+------------+-----+--------+-------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------+-------------------------------------+
| Type      | Options                  | Location                            |
+-----------+--------------------------+-------------------------------------+
| INTERFACE | ap_none port=a           | Mux_2to1.cpp:6 in mux_2to1, a       |
| INTERFACE | ap_none port=b           | Mux_2to1.cpp:7 in mux_2to1, b       |
| INTERFACE | ap_none port=sel         | Mux_2to1.cpp:8 in mux_2to1, sel     |
| INTERFACE | ap_none port=y           | Mux_2to1.cpp:9 in mux_2to1, y       |
| INTERFACE | ap_ctrl_none port=return | Mux_2to1.cpp:10 in mux_2to1, return |
+-----------+--------------------------+-------------------------------------+


