library ieee;
use ieee.std_logic_1164.all;
entity cordich is
  generic (
    n: integer := 16;
    stages: integer := 4
  );
  port (
    W: in std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n downto 0);
    X, Y: in std_logic_vector (n + 1 downto 0);
    G: out std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n + 1 downto 0)
  );
end cordich;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n3842_o : std_logic;
  signal n3843_o : std_logic;
  signal n3844_o : std_logic;
  signal n3845_o : std_logic;
  signal n3846_o : std_logic;
  signal n3847_o : std_logic;
  signal n3848_o : std_logic;
  signal n3849_o : std_logic;
  signal n3850_o : std_logic;
  signal n3851_o : std_logic_vector (2 downto 0);
begin
  o <= n3851_o;
  -- vhdl_source/peres.vhdl:13:17
  n3842_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n3843_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n3844_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n3845_o <= n3843_o xor n3844_o;
  -- vhdl_source/peres.vhdl:15:17
  n3846_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n3847_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n3848_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n3849_o <= n3847_o and n3848_o;
  -- vhdl_source/peres.vhdl:15:21
  n3850_o <= n3846_o xor n3849_o;
  n3851_o <= n3842_o & n3845_o & n3850_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_18 is
  port (
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_in_place_18;

architecture rtl of add_in_place_18 is
  signal s1_a : std_logic_vector (17 downto 0);
  signal s1_b : std_logic_vector (17 downto 0);
  signal s2_mid : std_logic_vector (17 downto 0);
  signal s2_a : std_logic_vector (17 downto 0);
  signal s2_b : std_logic_vector (17 downto 0);
  signal s3_mid : std_logic_vector (17 downto 0);
  signal s3_a : std_logic_vector (17 downto 0);
  signal s3_b : std_logic_vector (17 downto 0);
  signal s4_mid : std_logic_vector (17 downto 0);
  signal s4_a : std_logic_vector (17 downto 0);
  signal s4_b : std_logic_vector (17 downto 0);
  signal s5_mid : std_logic_vector (17 downto 0);
  signal s5_a : std_logic_vector (17 downto 0);
  signal s5_b : std_logic_vector (17 downto 0);
  signal s6_a : std_logic_vector (17 downto 0);
  signal s6_b : std_logic_vector (17 downto 0);
  signal n2903_o : std_logic;
  signal n2904_o : std_logic;
  signal n2905_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n2906 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2909_o : std_logic;
  signal n2910_o : std_logic;
  signal n2911_o : std_logic;
  signal n2912_o : std_logic;
  signal n2913_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n2914 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2917_o : std_logic;
  signal n2918_o : std_logic;
  signal n2919_o : std_logic;
  signal n2920_o : std_logic;
  signal n2921_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n2922 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2925_o : std_logic;
  signal n2926_o : std_logic;
  signal n2927_o : std_logic;
  signal n2928_o : std_logic;
  signal n2929_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n2930 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2933_o : std_logic;
  signal n2934_o : std_logic;
  signal n2935_o : std_logic;
  signal n2936_o : std_logic;
  signal n2937_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n2938 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2941_o : std_logic;
  signal n2942_o : std_logic;
  signal n2943_o : std_logic;
  signal n2944_o : std_logic;
  signal n2945_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n2946 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2949_o : std_logic;
  signal n2950_o : std_logic;
  signal n2951_o : std_logic;
  signal n2952_o : std_logic;
  signal n2953_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n2954 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2957_o : std_logic;
  signal n2958_o : std_logic;
  signal n2959_o : std_logic;
  signal n2960_o : std_logic;
  signal n2961_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n2962 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2965_o : std_logic;
  signal n2966_o : std_logic;
  signal n2967_o : std_logic;
  signal n2968_o : std_logic;
  signal n2969_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n2970 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2973_o : std_logic;
  signal n2974_o : std_logic;
  signal n2975_o : std_logic;
  signal n2976_o : std_logic;
  signal n2977_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n2978 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2981_o : std_logic;
  signal n2982_o : std_logic;
  signal n2983_o : std_logic;
  signal n2984_o : std_logic;
  signal n2985_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n2986 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2989_o : std_logic;
  signal n2990_o : std_logic;
  signal n2991_o : std_logic;
  signal n2992_o : std_logic;
  signal n2993_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n2994 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2997_o : std_logic;
  signal n2998_o : std_logic;
  signal n2999_o : std_logic;
  signal n3000_o : std_logic;
  signal n3001_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n3002 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3005_o : std_logic;
  signal n3006_o : std_logic;
  signal n3007_o : std_logic;
  signal n3008_o : std_logic;
  signal n3009_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n3010 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3013_o : std_logic;
  signal n3014_o : std_logic;
  signal n3015_o : std_logic;
  signal n3016_o : std_logic;
  signal n3017_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n3018 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3021_o : std_logic;
  signal n3022_o : std_logic;
  signal n3023_o : std_logic;
  signal n3024_o : std_logic;
  signal n3025_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n3026 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3029_o : std_logic;
  signal n3030_o : std_logic;
  signal n3031_o : std_logic;
  signal n3032_o : std_logic;
  signal n3033_o : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot1_j_n3034 : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3037_o : std_logic;
  signal n3038_o : std_logic;
  signal n3039_o : std_logic;
  signal n3040_o : std_logic;
  signal n3041_o : std_logic;
  signal n3042_o : std_logic;
  signal n3043_o : std_logic;
  signal n3044_o : std_logic;
  signal n3045_o : std_logic_vector (1 downto 0);
  signal gen2_n17_cnot2_j_n3046 : std_logic_vector (1 downto 0);
  signal gen2_n17_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3049_o : std_logic;
  signal n3050_o : std_logic;
  signal n3051_o : std_logic;
  signal n3052_o : std_logic;
  signal n3053_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n3054 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3057_o : std_logic;
  signal n3058_o : std_logic;
  signal n3059_o : std_logic;
  signal n3060_o : std_logic;
  signal n3061_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n3062 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3065_o : std_logic;
  signal n3066_o : std_logic;
  signal n3067_o : std_logic;
  signal n3068_o : std_logic;
  signal n3069_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n3070 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3073_o : std_logic;
  signal n3074_o : std_logic;
  signal n3075_o : std_logic;
  signal n3076_o : std_logic;
  signal n3077_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n3078 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3081_o : std_logic;
  signal n3082_o : std_logic;
  signal n3083_o : std_logic;
  signal n3084_o : std_logic;
  signal n3085_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n3086 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3089_o : std_logic;
  signal n3090_o : std_logic;
  signal n3091_o : std_logic;
  signal n3092_o : std_logic;
  signal n3093_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n3094 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3097_o : std_logic;
  signal n3098_o : std_logic;
  signal n3099_o : std_logic;
  signal n3100_o : std_logic;
  signal n3101_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n3102 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3105_o : std_logic;
  signal n3106_o : std_logic;
  signal n3107_o : std_logic;
  signal n3108_o : std_logic;
  signal n3109_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n3110 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3113_o : std_logic;
  signal n3114_o : std_logic;
  signal n3115_o : std_logic;
  signal n3116_o : std_logic;
  signal n3117_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n3118 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3121_o : std_logic;
  signal n3122_o : std_logic;
  signal n3123_o : std_logic;
  signal n3124_o : std_logic;
  signal n3125_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n3126 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3129_o : std_logic;
  signal n3130_o : std_logic;
  signal n3131_o : std_logic;
  signal n3132_o : std_logic;
  signal n3133_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n3134 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3137_o : std_logic;
  signal n3138_o : std_logic;
  signal n3139_o : std_logic;
  signal n3140_o : std_logic;
  signal n3141_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n3142 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3145_o : std_logic;
  signal n3146_o : std_logic;
  signal n3147_o : std_logic;
  signal n3148_o : std_logic;
  signal n3149_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n3150 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3153_o : std_logic;
  signal n3154_o : std_logic;
  signal n3155_o : std_logic;
  signal n3156_o : std_logic;
  signal n3157_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n3158 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3161_o : std_logic;
  signal n3162_o : std_logic;
  signal n3163_o : std_logic;
  signal n3164_o : std_logic;
  signal n3165_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n3166 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3169_o : std_logic;
  signal n3170_o : std_logic;
  signal n3171_o : std_logic_vector (1 downto 0);
  signal n3172_o : std_logic;
  signal n3173_o : std_logic;
  signal n3174_o : std_logic;
  signal n3175_o : std_logic_vector (1 downto 0);
  signal n3176_o : std_logic;
  signal n3177_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n3178 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3181_o : std_logic;
  signal n3182_o : std_logic;
  signal n3183_o : std_logic;
  signal n3184_o : std_logic;
  signal n3185_o : std_logic;
  signal n3186_o : std_logic_vector (1 downto 0);
  signal n3187_o : std_logic;
  signal n3188_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n3189 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3192_o : std_logic;
  signal n3193_o : std_logic;
  signal n3194_o : std_logic;
  signal n3195_o : std_logic;
  signal n3196_o : std_logic;
  signal n3197_o : std_logic_vector (1 downto 0);
  signal n3198_o : std_logic;
  signal n3199_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n3200 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3203_o : std_logic;
  signal n3204_o : std_logic;
  signal n3205_o : std_logic;
  signal n3206_o : std_logic;
  signal n3207_o : std_logic;
  signal n3208_o : std_logic_vector (1 downto 0);
  signal n3209_o : std_logic;
  signal n3210_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n3211 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3214_o : std_logic;
  signal n3215_o : std_logic;
  signal n3216_o : std_logic;
  signal n3217_o : std_logic;
  signal n3218_o : std_logic;
  signal n3219_o : std_logic_vector (1 downto 0);
  signal n3220_o : std_logic;
  signal n3221_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n3222 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3225_o : std_logic;
  signal n3226_o : std_logic;
  signal n3227_o : std_logic;
  signal n3228_o : std_logic;
  signal n3229_o : std_logic;
  signal n3230_o : std_logic_vector (1 downto 0);
  signal n3231_o : std_logic;
  signal n3232_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n3233 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3236_o : std_logic;
  signal n3237_o : std_logic;
  signal n3238_o : std_logic;
  signal n3239_o : std_logic;
  signal n3240_o : std_logic;
  signal n3241_o : std_logic_vector (1 downto 0);
  signal n3242_o : std_logic;
  signal n3243_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n3244 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3247_o : std_logic;
  signal n3248_o : std_logic;
  signal n3249_o : std_logic;
  signal n3250_o : std_logic;
  signal n3251_o : std_logic;
  signal n3252_o : std_logic_vector (1 downto 0);
  signal n3253_o : std_logic;
  signal n3254_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n3255 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3258_o : std_logic;
  signal n3259_o : std_logic;
  signal n3260_o : std_logic;
  signal n3261_o : std_logic;
  signal n3262_o : std_logic;
  signal n3263_o : std_logic_vector (1 downto 0);
  signal n3264_o : std_logic;
  signal n3265_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n3266 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3269_o : std_logic;
  signal n3270_o : std_logic;
  signal n3271_o : std_logic;
  signal n3272_o : std_logic;
  signal n3273_o : std_logic;
  signal n3274_o : std_logic_vector (1 downto 0);
  signal n3275_o : std_logic;
  signal n3276_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n3277 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3280_o : std_logic;
  signal n3281_o : std_logic;
  signal n3282_o : std_logic;
  signal n3283_o : std_logic;
  signal n3284_o : std_logic;
  signal n3285_o : std_logic_vector (1 downto 0);
  signal n3286_o : std_logic;
  signal n3287_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n3288 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3291_o : std_logic;
  signal n3292_o : std_logic;
  signal n3293_o : std_logic;
  signal n3294_o : std_logic;
  signal n3295_o : std_logic;
  signal n3296_o : std_logic_vector (1 downto 0);
  signal n3297_o : std_logic;
  signal n3298_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n3299 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3302_o : std_logic;
  signal n3303_o : std_logic;
  signal n3304_o : std_logic;
  signal n3305_o : std_logic;
  signal n3306_o : std_logic;
  signal n3307_o : std_logic_vector (1 downto 0);
  signal n3308_o : std_logic;
  signal n3309_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n3310 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3313_o : std_logic;
  signal n3314_o : std_logic;
  signal n3315_o : std_logic;
  signal n3316_o : std_logic;
  signal n3317_o : std_logic;
  signal n3318_o : std_logic_vector (1 downto 0);
  signal n3319_o : std_logic;
  signal n3320_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n3321 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3324_o : std_logic;
  signal n3325_o : std_logic;
  signal n3326_o : std_logic;
  signal n3327_o : std_logic;
  signal n3328_o : std_logic;
  signal n3329_o : std_logic_vector (1 downto 0);
  signal n3330_o : std_logic;
  signal n3331_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n3332 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3335_o : std_logic;
  signal n3336_o : std_logic;
  signal n3337_o : std_logic;
  signal n3338_o : std_logic;
  signal n3339_o : std_logic;
  signal n3340_o : std_logic_vector (1 downto 0);
  signal n3341_o : std_logic;
  signal n3342_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n3343 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3346_o : std_logic;
  signal n3347_o : std_logic;
  signal n3348_o : std_logic;
  signal n3349_o : std_logic;
  signal n3350_o : std_logic;
  signal n3351_o : std_logic_vector (1 downto 0);
  signal n3352_o : std_logic;
  signal n3353_o : std_logic_vector (2 downto 0);
  signal gen3_n17_ccnot3_j_n3354 : std_logic_vector (2 downto 0);
  signal gen3_n17_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3357_o : std_logic;
  signal n3358_o : std_logic;
  signal n3359_o : std_logic;
  signal n3360_o : std_logic;
  signal n3361_o : std_logic;
  signal n3362_o : std_logic;
  signal n3363_o : std_logic;
  signal n3364_o : std_logic_vector (1 downto 0);
  signal cnot_4_n3365 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n3368_o : std_logic;
  signal n3369_o : std_logic;
  signal n3370_o : std_logic;
  signal n3371_o : std_logic;
  signal n3372_o : std_logic_vector (1 downto 0);
  signal n3373_o : std_logic;
  signal n3374_o : std_logic_vector (2 downto 0);
  signal gen4_n16_peres4_j_n3375 : std_logic_vector (2 downto 0);
  signal gen4_n16_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3378_o : std_logic;
  signal n3379_o : std_logic;
  signal n3380_o : std_logic;
  signal n3381_o : std_logic;
  signal n3382_o : std_logic;
  signal n3383_o : std_logic_vector (1 downto 0);
  signal n3384_o : std_logic;
  signal n3385_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n3386 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3389_o : std_logic;
  signal n3390_o : std_logic;
  signal n3391_o : std_logic;
  signal n3392_o : std_logic;
  signal n3393_o : std_logic;
  signal n3394_o : std_logic_vector (1 downto 0);
  signal n3395_o : std_logic;
  signal n3396_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n3397 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3400_o : std_logic;
  signal n3401_o : std_logic;
  signal n3402_o : std_logic;
  signal n3403_o : std_logic;
  signal n3404_o : std_logic;
  signal n3405_o : std_logic_vector (1 downto 0);
  signal n3406_o : std_logic;
  signal n3407_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n3408 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3411_o : std_logic;
  signal n3412_o : std_logic;
  signal n3413_o : std_logic;
  signal n3414_o : std_logic;
  signal n3415_o : std_logic;
  signal n3416_o : std_logic_vector (1 downto 0);
  signal n3417_o : std_logic;
  signal n3418_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n3419 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3422_o : std_logic;
  signal n3423_o : std_logic;
  signal n3424_o : std_logic;
  signal n3425_o : std_logic;
  signal n3426_o : std_logic;
  signal n3427_o : std_logic_vector (1 downto 0);
  signal n3428_o : std_logic;
  signal n3429_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n3430 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3433_o : std_logic;
  signal n3434_o : std_logic;
  signal n3435_o : std_logic;
  signal n3436_o : std_logic;
  signal n3437_o : std_logic;
  signal n3438_o : std_logic_vector (1 downto 0);
  signal n3439_o : std_logic;
  signal n3440_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n3441 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3444_o : std_logic;
  signal n3445_o : std_logic;
  signal n3446_o : std_logic;
  signal n3447_o : std_logic;
  signal n3448_o : std_logic;
  signal n3449_o : std_logic_vector (1 downto 0);
  signal n3450_o : std_logic;
  signal n3451_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n3452 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3455_o : std_logic;
  signal n3456_o : std_logic;
  signal n3457_o : std_logic;
  signal n3458_o : std_logic;
  signal n3459_o : std_logic;
  signal n3460_o : std_logic_vector (1 downto 0);
  signal n3461_o : std_logic;
  signal n3462_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n3463 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3466_o : std_logic;
  signal n3467_o : std_logic;
  signal n3468_o : std_logic;
  signal n3469_o : std_logic;
  signal n3470_o : std_logic;
  signal n3471_o : std_logic_vector (1 downto 0);
  signal n3472_o : std_logic;
  signal n3473_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n3474 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3477_o : std_logic;
  signal n3478_o : std_logic;
  signal n3479_o : std_logic;
  signal n3480_o : std_logic;
  signal n3481_o : std_logic;
  signal n3482_o : std_logic_vector (1 downto 0);
  signal n3483_o : std_logic;
  signal n3484_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n3485 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3488_o : std_logic;
  signal n3489_o : std_logic;
  signal n3490_o : std_logic;
  signal n3491_o : std_logic;
  signal n3492_o : std_logic;
  signal n3493_o : std_logic_vector (1 downto 0);
  signal n3494_o : std_logic;
  signal n3495_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n3496 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3499_o : std_logic;
  signal n3500_o : std_logic;
  signal n3501_o : std_logic;
  signal n3502_o : std_logic;
  signal n3503_o : std_logic;
  signal n3504_o : std_logic_vector (1 downto 0);
  signal n3505_o : std_logic;
  signal n3506_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n3507 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3510_o : std_logic;
  signal n3511_o : std_logic;
  signal n3512_o : std_logic;
  signal n3513_o : std_logic;
  signal n3514_o : std_logic;
  signal n3515_o : std_logic_vector (1 downto 0);
  signal n3516_o : std_logic;
  signal n3517_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n3518 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3521_o : std_logic;
  signal n3522_o : std_logic;
  signal n3523_o : std_logic;
  signal n3524_o : std_logic;
  signal n3525_o : std_logic;
  signal n3526_o : std_logic_vector (1 downto 0);
  signal n3527_o : std_logic;
  signal n3528_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n3529 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3532_o : std_logic;
  signal n3533_o : std_logic;
  signal n3534_o : std_logic;
  signal n3535_o : std_logic;
  signal n3536_o : std_logic;
  signal n3537_o : std_logic_vector (1 downto 0);
  signal n3538_o : std_logic;
  signal n3539_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n3540 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3543_o : std_logic;
  signal n3544_o : std_logic;
  signal n3545_o : std_logic;
  signal n3546_o : std_logic;
  signal n3547_o : std_logic;
  signal n3548_o : std_logic_vector (1 downto 0);
  signal n3549_o : std_logic;
  signal n3550_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n3551 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3554_o : std_logic;
  signal n3555_o : std_logic;
  signal n3556_o : std_logic;
  signal n3557_o : std_logic;
  signal n3558_o : std_logic_vector (1 downto 0);
  signal n3559_o : std_logic;
  signal n3560_o : std_logic;
  signal n3561_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n3562 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3565_o : std_logic;
  signal n3566_o : std_logic;
  signal n3567_o : std_logic;
  signal n3568_o : std_logic;
  signal n3569_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n3570 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3573_o : std_logic;
  signal n3574_o : std_logic;
  signal n3575_o : std_logic;
  signal n3576_o : std_logic;
  signal n3577_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n3578 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3581_o : std_logic;
  signal n3582_o : std_logic;
  signal n3583_o : std_logic;
  signal n3584_o : std_logic;
  signal n3585_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n3586 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3589_o : std_logic;
  signal n3590_o : std_logic;
  signal n3591_o : std_logic;
  signal n3592_o : std_logic;
  signal n3593_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n3594 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3597_o : std_logic;
  signal n3598_o : std_logic;
  signal n3599_o : std_logic;
  signal n3600_o : std_logic;
  signal n3601_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n3602 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3605_o : std_logic;
  signal n3606_o : std_logic;
  signal n3607_o : std_logic;
  signal n3608_o : std_logic;
  signal n3609_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n3610 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3613_o : std_logic;
  signal n3614_o : std_logic;
  signal n3615_o : std_logic;
  signal n3616_o : std_logic;
  signal n3617_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n3618 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3621_o : std_logic;
  signal n3622_o : std_logic;
  signal n3623_o : std_logic;
  signal n3624_o : std_logic;
  signal n3625_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n3626 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3629_o : std_logic;
  signal n3630_o : std_logic;
  signal n3631_o : std_logic;
  signal n3632_o : std_logic;
  signal n3633_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n3634 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3637_o : std_logic;
  signal n3638_o : std_logic;
  signal n3639_o : std_logic;
  signal n3640_o : std_logic;
  signal n3641_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n3642 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3645_o : std_logic;
  signal n3646_o : std_logic;
  signal n3647_o : std_logic;
  signal n3648_o : std_logic;
  signal n3649_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n3650 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3653_o : std_logic;
  signal n3654_o : std_logic;
  signal n3655_o : std_logic;
  signal n3656_o : std_logic;
  signal n3657_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n3658 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3661_o : std_logic;
  signal n3662_o : std_logic;
  signal n3663_o : std_logic;
  signal n3664_o : std_logic;
  signal n3665_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n3666 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3669_o : std_logic;
  signal n3670_o : std_logic;
  signal n3671_o : std_logic;
  signal n3672_o : std_logic;
  signal n3673_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n3674 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3677_o : std_logic;
  signal n3678_o : std_logic;
  signal n3679_o : std_logic;
  signal n3680_o : std_logic;
  signal n3681_o : std_logic_vector (1 downto 0);
  signal gen5_n16_cnot5_j_n3682 : std_logic_vector (1 downto 0);
  signal gen5_n16_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3685_o : std_logic;
  signal n3686_o : std_logic;
  signal n3687_o : std_logic;
  signal n3688_o : std_logic;
  signal n3689_o : std_logic;
  signal n3690_o : std_logic;
  signal n3691_o : std_logic;
  signal n3692_o : std_logic;
  signal n3693_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n3694 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3697_o : std_logic;
  signal n3698_o : std_logic;
  signal n3699_o : std_logic;
  signal n3700_o : std_logic;
  signal n3701_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n3702 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3705_o : std_logic;
  signal n3706_o : std_logic;
  signal n3707_o : std_logic;
  signal n3708_o : std_logic;
  signal n3709_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n3710 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3713_o : std_logic;
  signal n3714_o : std_logic;
  signal n3715_o : std_logic;
  signal n3716_o : std_logic;
  signal n3717_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n3718 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3721_o : std_logic;
  signal n3722_o : std_logic;
  signal n3723_o : std_logic;
  signal n3724_o : std_logic;
  signal n3725_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n3726 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3729_o : std_logic;
  signal n3730_o : std_logic;
  signal n3731_o : std_logic;
  signal n3732_o : std_logic;
  signal n3733_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n3734 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3737_o : std_logic;
  signal n3738_o : std_logic;
  signal n3739_o : std_logic;
  signal n3740_o : std_logic;
  signal n3741_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n3742 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3745_o : std_logic;
  signal n3746_o : std_logic;
  signal n3747_o : std_logic;
  signal n3748_o : std_logic;
  signal n3749_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n3750 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3753_o : std_logic;
  signal n3754_o : std_logic;
  signal n3755_o : std_logic;
  signal n3756_o : std_logic;
  signal n3757_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n3758 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3761_o : std_logic;
  signal n3762_o : std_logic;
  signal n3763_o : std_logic;
  signal n3764_o : std_logic;
  signal n3765_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n3766 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3769_o : std_logic;
  signal n3770_o : std_logic;
  signal n3771_o : std_logic;
  signal n3772_o : std_logic;
  signal n3773_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n3774 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3777_o : std_logic;
  signal n3778_o : std_logic;
  signal n3779_o : std_logic;
  signal n3780_o : std_logic;
  signal n3781_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n3782 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3785_o : std_logic;
  signal n3786_o : std_logic;
  signal n3787_o : std_logic;
  signal n3788_o : std_logic;
  signal n3789_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n3790 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3793_o : std_logic;
  signal n3794_o : std_logic;
  signal n3795_o : std_logic;
  signal n3796_o : std_logic;
  signal n3797_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n3798 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3801_o : std_logic;
  signal n3802_o : std_logic;
  signal n3803_o : std_logic;
  signal n3804_o : std_logic;
  signal n3805_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n3806 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3809_o : std_logic;
  signal n3810_o : std_logic;
  signal n3811_o : std_logic;
  signal n3812_o : std_logic;
  signal n3813_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n3814 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3817_o : std_logic;
  signal n3818_o : std_logic;
  signal n3819_o : std_logic;
  signal n3820_o : std_logic;
  signal n3821_o : std_logic_vector (1 downto 0);
  signal gen6_n17_cnot1_j_n3822 : std_logic_vector (1 downto 0);
  signal gen6_n17_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3825_o : std_logic;
  signal n3826_o : std_logic;
  signal n3827_o : std_logic_vector (17 downto 0);
  signal n3828_o : std_logic_vector (17 downto 0);
  signal n3829_o : std_logic_vector (17 downto 0);
  signal n3830_o : std_logic_vector (17 downto 0);
  signal n3831_o : std_logic_vector (17 downto 0);
  signal n3832_o : std_logic_vector (17 downto 0);
  signal n3833_o : std_logic_vector (17 downto 0);
  signal n3834_o : std_logic_vector (17 downto 0);
  signal n3835_o : std_logic_vector (17 downto 0);
  signal n3836_o : std_logic_vector (17 downto 0);
  signal n3837_o : std_logic_vector (17 downto 0);
  signal n3838_o : std_logic_vector (17 downto 0);
  signal n3839_o : std_logic_vector (17 downto 0);
  signal n3840_o : std_logic_vector (17 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n3827_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n3828_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n3829_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n3830_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n3831_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n3832_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n3833_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n3834_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n3835_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n3836_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n3837_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n3838_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n3839_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n3840_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n2903_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2904_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2905_o <= n2903_o & n2904_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n2906 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n2905_o,
    o => gen1_n1_cnot1_j_o);
  n2909_o <= gen1_n1_cnot1_j_n2906 (1);
  n2910_o <= gen1_n1_cnot1_j_n2906 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2911_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2912_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2913_o <= n2911_o & n2912_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n2914 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n2913_o,
    o => gen1_n2_cnot1_j_o);
  n2917_o <= gen1_n2_cnot1_j_n2914 (1);
  n2918_o <= gen1_n2_cnot1_j_n2914 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2919_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2920_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2921_o <= n2919_o & n2920_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n2922 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n2921_o,
    o => gen1_n3_cnot1_j_o);
  n2925_o <= gen1_n3_cnot1_j_n2922 (1);
  n2926_o <= gen1_n3_cnot1_j_n2922 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2927_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2928_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2929_o <= n2927_o & n2928_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n2930 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n2929_o,
    o => gen1_n4_cnot1_j_o);
  n2933_o <= gen1_n4_cnot1_j_n2930 (1);
  n2934_o <= gen1_n4_cnot1_j_n2930 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2935_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2936_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2937_o <= n2935_o & n2936_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n2938 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n2937_o,
    o => gen1_n5_cnot1_j_o);
  n2941_o <= gen1_n5_cnot1_j_n2938 (1);
  n2942_o <= gen1_n5_cnot1_j_n2938 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2943_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2944_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2945_o <= n2943_o & n2944_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n2946 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n2945_o,
    o => gen1_n6_cnot1_j_o);
  n2949_o <= gen1_n6_cnot1_j_n2946 (1);
  n2950_o <= gen1_n6_cnot1_j_n2946 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2951_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2952_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2953_o <= n2951_o & n2952_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n2954 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n2953_o,
    o => gen1_n7_cnot1_j_o);
  n2957_o <= gen1_n7_cnot1_j_n2954 (1);
  n2958_o <= gen1_n7_cnot1_j_n2954 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2959_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2960_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2961_o <= n2959_o & n2960_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n2962 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n2961_o,
    o => gen1_n8_cnot1_j_o);
  n2965_o <= gen1_n8_cnot1_j_n2962 (1);
  n2966_o <= gen1_n8_cnot1_j_n2962 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2967_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2968_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2969_o <= n2967_o & n2968_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n2970 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n2969_o,
    o => gen1_n9_cnot1_j_o);
  n2973_o <= gen1_n9_cnot1_j_n2970 (1);
  n2974_o <= gen1_n9_cnot1_j_n2970 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2975_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2976_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2977_o <= n2975_o & n2976_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n2978 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n2977_o,
    o => gen1_n10_cnot1_j_o);
  n2981_o <= gen1_n10_cnot1_j_n2978 (1);
  n2982_o <= gen1_n10_cnot1_j_n2978 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2983_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2984_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2985_o <= n2983_o & n2984_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n2986 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n2985_o,
    o => gen1_n11_cnot1_j_o);
  n2989_o <= gen1_n11_cnot1_j_n2986 (1);
  n2990_o <= gen1_n11_cnot1_j_n2986 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2991_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2992_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2993_o <= n2991_o & n2992_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n2994 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n2993_o,
    o => gen1_n12_cnot1_j_o);
  n2997_o <= gen1_n12_cnot1_j_n2994 (1);
  n2998_o <= gen1_n12_cnot1_j_n2994 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2999_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3000_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3001_o <= n2999_o & n3000_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n3002 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n3001_o,
    o => gen1_n13_cnot1_j_o);
  n3005_o <= gen1_n13_cnot1_j_n3002 (1);
  n3006_o <= gen1_n13_cnot1_j_n3002 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3007_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3008_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3009_o <= n3007_o & n3008_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n3010 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n3009_o,
    o => gen1_n14_cnot1_j_o);
  n3013_o <= gen1_n14_cnot1_j_n3010 (1);
  n3014_o <= gen1_n14_cnot1_j_n3010 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3015_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3016_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3017_o <= n3015_o & n3016_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n3018 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n3017_o,
    o => gen1_n15_cnot1_j_o);
  n3021_o <= gen1_n15_cnot1_j_n3018 (1);
  n3022_o <= gen1_n15_cnot1_j_n3018 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3023_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3024_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3025_o <= n3023_o & n3024_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n3026 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n3025_o,
    o => gen1_n16_cnot1_j_o);
  n3029_o <= gen1_n16_cnot1_j_n3026 (1);
  n3030_o <= gen1_n16_cnot1_j_n3026 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3031_o <= a (17);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3032_o <= b (17);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3033_o <= n3031_o & n3032_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n17_cnot1_j_n3034 <= gen1_n17_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n17_cnot1_j : entity work.cnot port map (
    i => n3033_o,
    o => gen1_n17_cnot1_j_o);
  n3037_o <= gen1_n17_cnot1_j_n3034 (1);
  n3038_o <= gen1_n17_cnot1_j_n3034 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n3039_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n3040_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n3041_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n3042_o <= s1_a (17);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3043_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3044_o <= s2_mid (17);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3045_o <= n3043_o & n3044_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n17_cnot2_j_n3046 <= gen2_n17_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n17_cnot2_j : entity work.cnot port map (
    i => n3045_o,
    o => gen2_n17_cnot2_j_o);
  n3049_o <= gen2_n17_cnot2_j_n3046 (1);
  n3050_o <= gen2_n17_cnot2_j_n3046 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3051_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3052_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3053_o <= n3051_o & n3052_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n3054 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n3053_o,
    o => gen2_n16_cnot2_j_o);
  n3057_o <= gen2_n16_cnot2_j_n3054 (1);
  n3058_o <= gen2_n16_cnot2_j_n3054 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3059_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3060_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3061_o <= n3059_o & n3060_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n3062 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n3061_o,
    o => gen2_n15_cnot2_j_o);
  n3065_o <= gen2_n15_cnot2_j_n3062 (1);
  n3066_o <= gen2_n15_cnot2_j_n3062 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3067_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3068_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3069_o <= n3067_o & n3068_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n3070 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n3069_o,
    o => gen2_n14_cnot2_j_o);
  n3073_o <= gen2_n14_cnot2_j_n3070 (1);
  n3074_o <= gen2_n14_cnot2_j_n3070 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3075_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3076_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3077_o <= n3075_o & n3076_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n3078 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n3077_o,
    o => gen2_n13_cnot2_j_o);
  n3081_o <= gen2_n13_cnot2_j_n3078 (1);
  n3082_o <= gen2_n13_cnot2_j_n3078 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3083_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3084_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3085_o <= n3083_o & n3084_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n3086 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n3085_o,
    o => gen2_n12_cnot2_j_o);
  n3089_o <= gen2_n12_cnot2_j_n3086 (1);
  n3090_o <= gen2_n12_cnot2_j_n3086 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3091_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3092_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3093_o <= n3091_o & n3092_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n3094 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n3093_o,
    o => gen2_n11_cnot2_j_o);
  n3097_o <= gen2_n11_cnot2_j_n3094 (1);
  n3098_o <= gen2_n11_cnot2_j_n3094 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3099_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3100_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3101_o <= n3099_o & n3100_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n3102 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n3101_o,
    o => gen2_n10_cnot2_j_o);
  n3105_o <= gen2_n10_cnot2_j_n3102 (1);
  n3106_o <= gen2_n10_cnot2_j_n3102 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3107_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3108_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3109_o <= n3107_o & n3108_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n3110 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n3109_o,
    o => gen2_n9_cnot2_j_o);
  n3113_o <= gen2_n9_cnot2_j_n3110 (1);
  n3114_o <= gen2_n9_cnot2_j_n3110 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3115_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3116_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3117_o <= n3115_o & n3116_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n3118 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n3117_o,
    o => gen2_n8_cnot2_j_o);
  n3121_o <= gen2_n8_cnot2_j_n3118 (1);
  n3122_o <= gen2_n8_cnot2_j_n3118 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3123_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3124_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3125_o <= n3123_o & n3124_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n3126 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n3125_o,
    o => gen2_n7_cnot2_j_o);
  n3129_o <= gen2_n7_cnot2_j_n3126 (1);
  n3130_o <= gen2_n7_cnot2_j_n3126 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3131_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3132_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3133_o <= n3131_o & n3132_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n3134 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n3133_o,
    o => gen2_n6_cnot2_j_o);
  n3137_o <= gen2_n6_cnot2_j_n3134 (1);
  n3138_o <= gen2_n6_cnot2_j_n3134 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3139_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3140_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3141_o <= n3139_o & n3140_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n3142 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n3141_o,
    o => gen2_n5_cnot2_j_o);
  n3145_o <= gen2_n5_cnot2_j_n3142 (1);
  n3146_o <= gen2_n5_cnot2_j_n3142 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3147_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3148_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3149_o <= n3147_o & n3148_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n3150 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n3149_o,
    o => gen2_n4_cnot2_j_o);
  n3153_o <= gen2_n4_cnot2_j_n3150 (1);
  n3154_o <= gen2_n4_cnot2_j_n3150 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3155_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3156_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3157_o <= n3155_o & n3156_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n3158 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n3157_o,
    o => gen2_n3_cnot2_j_o);
  n3161_o <= gen2_n3_cnot2_j_n3158 (1);
  n3162_o <= gen2_n3_cnot2_j_n3158 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3163_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3164_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3165_o <= n3163_o & n3164_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n3166 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n3165_o,
    o => gen2_n2_cnot2_j_o);
  n3169_o <= gen2_n2_cnot2_j_n3166 (1);
  n3170_o <= gen2_n2_cnot2_j_n3166 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n3171_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n3172_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3173_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3174_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3175_o <= n3173_o & n3174_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3176_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3177_o <= n3175_o & n3176_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n3178 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n3177_o,
    o => gen3_n1_ccnot3_j_o);
  n3181_o <= gen3_n1_ccnot3_j_n3178 (2);
  n3182_o <= gen3_n1_ccnot3_j_n3178 (1);
  n3183_o <= gen3_n1_ccnot3_j_n3178 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3184_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3185_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3186_o <= n3184_o & n3185_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3187_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3188_o <= n3186_o & n3187_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n3189 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n3188_o,
    o => gen3_n2_ccnot3_j_o);
  n3192_o <= gen3_n2_ccnot3_j_n3189 (2);
  n3193_o <= gen3_n2_ccnot3_j_n3189 (1);
  n3194_o <= gen3_n2_ccnot3_j_n3189 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3195_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3196_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3197_o <= n3195_o & n3196_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3198_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3199_o <= n3197_o & n3198_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n3200 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n3199_o,
    o => gen3_n3_ccnot3_j_o);
  n3203_o <= gen3_n3_ccnot3_j_n3200 (2);
  n3204_o <= gen3_n3_ccnot3_j_n3200 (1);
  n3205_o <= gen3_n3_ccnot3_j_n3200 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3206_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3207_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3208_o <= n3206_o & n3207_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3209_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3210_o <= n3208_o & n3209_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n3211 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n3210_o,
    o => gen3_n4_ccnot3_j_o);
  n3214_o <= gen3_n4_ccnot3_j_n3211 (2);
  n3215_o <= gen3_n4_ccnot3_j_n3211 (1);
  n3216_o <= gen3_n4_ccnot3_j_n3211 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3217_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3218_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3219_o <= n3217_o & n3218_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3220_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3221_o <= n3219_o & n3220_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n3222 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n3221_o,
    o => gen3_n5_ccnot3_j_o);
  n3225_o <= gen3_n5_ccnot3_j_n3222 (2);
  n3226_o <= gen3_n5_ccnot3_j_n3222 (1);
  n3227_o <= gen3_n5_ccnot3_j_n3222 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3228_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3229_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3230_o <= n3228_o & n3229_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3231_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3232_o <= n3230_o & n3231_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n3233 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n3232_o,
    o => gen3_n6_ccnot3_j_o);
  n3236_o <= gen3_n6_ccnot3_j_n3233 (2);
  n3237_o <= gen3_n6_ccnot3_j_n3233 (1);
  n3238_o <= gen3_n6_ccnot3_j_n3233 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3239_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3240_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3241_o <= n3239_o & n3240_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3242_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3243_o <= n3241_o & n3242_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n3244 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n3243_o,
    o => gen3_n7_ccnot3_j_o);
  n3247_o <= gen3_n7_ccnot3_j_n3244 (2);
  n3248_o <= gen3_n7_ccnot3_j_n3244 (1);
  n3249_o <= gen3_n7_ccnot3_j_n3244 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3250_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3251_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3252_o <= n3250_o & n3251_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3253_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3254_o <= n3252_o & n3253_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n3255 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n3254_o,
    o => gen3_n8_ccnot3_j_o);
  n3258_o <= gen3_n8_ccnot3_j_n3255 (2);
  n3259_o <= gen3_n8_ccnot3_j_n3255 (1);
  n3260_o <= gen3_n8_ccnot3_j_n3255 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3261_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3262_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3263_o <= n3261_o & n3262_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3264_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3265_o <= n3263_o & n3264_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n3266 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n3265_o,
    o => gen3_n9_ccnot3_j_o);
  n3269_o <= gen3_n9_ccnot3_j_n3266 (2);
  n3270_o <= gen3_n9_ccnot3_j_n3266 (1);
  n3271_o <= gen3_n9_ccnot3_j_n3266 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3272_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3273_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3274_o <= n3272_o & n3273_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3275_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3276_o <= n3274_o & n3275_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n3277 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n3276_o,
    o => gen3_n10_ccnot3_j_o);
  n3280_o <= gen3_n10_ccnot3_j_n3277 (2);
  n3281_o <= gen3_n10_ccnot3_j_n3277 (1);
  n3282_o <= gen3_n10_ccnot3_j_n3277 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3283_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3284_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3285_o <= n3283_o & n3284_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3286_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3287_o <= n3285_o & n3286_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n3288 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n3287_o,
    o => gen3_n11_ccnot3_j_o);
  n3291_o <= gen3_n11_ccnot3_j_n3288 (2);
  n3292_o <= gen3_n11_ccnot3_j_n3288 (1);
  n3293_o <= gen3_n11_ccnot3_j_n3288 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3294_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3295_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3296_o <= n3294_o & n3295_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3297_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3298_o <= n3296_o & n3297_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n3299 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n3298_o,
    o => gen3_n12_ccnot3_j_o);
  n3302_o <= gen3_n12_ccnot3_j_n3299 (2);
  n3303_o <= gen3_n12_ccnot3_j_n3299 (1);
  n3304_o <= gen3_n12_ccnot3_j_n3299 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3305_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3306_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3307_o <= n3305_o & n3306_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3308_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3309_o <= n3307_o & n3308_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n3310 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n3309_o,
    o => gen3_n13_ccnot3_j_o);
  n3313_o <= gen3_n13_ccnot3_j_n3310 (2);
  n3314_o <= gen3_n13_ccnot3_j_n3310 (1);
  n3315_o <= gen3_n13_ccnot3_j_n3310 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3316_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3317_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3318_o <= n3316_o & n3317_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3319_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3320_o <= n3318_o & n3319_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n3321 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n3320_o,
    o => gen3_n14_ccnot3_j_o);
  n3324_o <= gen3_n14_ccnot3_j_n3321 (2);
  n3325_o <= gen3_n14_ccnot3_j_n3321 (1);
  n3326_o <= gen3_n14_ccnot3_j_n3321 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3327_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3328_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3329_o <= n3327_o & n3328_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3330_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3331_o <= n3329_o & n3330_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n3332 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n3331_o,
    o => gen3_n15_ccnot3_j_o);
  n3335_o <= gen3_n15_ccnot3_j_n3332 (2);
  n3336_o <= gen3_n15_ccnot3_j_n3332 (1);
  n3337_o <= gen3_n15_ccnot3_j_n3332 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3338_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3339_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3340_o <= n3338_o & n3339_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3341_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3342_o <= n3340_o & n3341_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n3343 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n3342_o,
    o => gen3_n16_ccnot3_j_o);
  n3346_o <= gen3_n16_ccnot3_j_n3343 (2);
  n3347_o <= gen3_n16_ccnot3_j_n3343 (1);
  n3348_o <= gen3_n16_ccnot3_j_n3343 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3349_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3350_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3351_o <= n3349_o & n3350_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3352_o <= s2_a (17);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3353_o <= n3351_o & n3352_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n17_ccnot3_j_n3354 <= gen3_n17_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n17_ccnot3_j : entity work.ccnot port map (
    i => n3353_o,
    o => gen3_n17_ccnot3_j_o);
  n3357_o <= gen3_n17_ccnot3_j_n3354 (2);
  n3358_o <= gen3_n17_ccnot3_j_n3354 (1);
  n3359_o <= gen3_n17_ccnot3_j_n3354 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n3360_o <= s3_mid (17);
  -- vhdl_source/add_in_place.vhdl:116:25
  n3361_o <= s2_b (17);
  -- vhdl_source/add_in_place.vhdl:119:41
  n3362_o <= s3_a (17);
  -- vhdl_source/add_in_place.vhdl:119:53
  n3363_o <= s3_b (17);
  -- vhdl_source/add_in_place.vhdl:119:47
  n3364_o <= n3362_o & n3363_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n3365 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n3364_o,
    o => cnot_4_o);
  n3368_o <= cnot_4_n3365 (1);
  n3369_o <= cnot_4_n3365 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3370_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3371_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3372_o <= n3370_o & n3371_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3373_o <= s4_mid (17);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3374_o <= n3372_o & n3373_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n16_peres4_j_n3375 <= gen4_n16_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n16_peres4_j : entity work.peres port map (
    i => n3374_o,
    o => gen4_n16_peres4_j_o);
  n3378_o <= gen4_n16_peres4_j_n3375 (2);
  n3379_o <= gen4_n16_peres4_j_n3375 (1);
  n3380_o <= gen4_n16_peres4_j_n3375 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3381_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3382_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3383_o <= n3381_o & n3382_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3384_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3385_o <= n3383_o & n3384_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n3386 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n3385_o,
    o => gen4_n15_peres4_j_o);
  n3389_o <= gen4_n15_peres4_j_n3386 (2);
  n3390_o <= gen4_n15_peres4_j_n3386 (1);
  n3391_o <= gen4_n15_peres4_j_n3386 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3392_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3393_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3394_o <= n3392_o & n3393_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3395_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3396_o <= n3394_o & n3395_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n3397 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n3396_o,
    o => gen4_n14_peres4_j_o);
  n3400_o <= gen4_n14_peres4_j_n3397 (2);
  n3401_o <= gen4_n14_peres4_j_n3397 (1);
  n3402_o <= gen4_n14_peres4_j_n3397 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3403_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3404_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3405_o <= n3403_o & n3404_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3406_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3407_o <= n3405_o & n3406_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n3408 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n3407_o,
    o => gen4_n13_peres4_j_o);
  n3411_o <= gen4_n13_peres4_j_n3408 (2);
  n3412_o <= gen4_n13_peres4_j_n3408 (1);
  n3413_o <= gen4_n13_peres4_j_n3408 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3414_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3415_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3416_o <= n3414_o & n3415_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3417_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3418_o <= n3416_o & n3417_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n3419 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n3418_o,
    o => gen4_n12_peres4_j_o);
  n3422_o <= gen4_n12_peres4_j_n3419 (2);
  n3423_o <= gen4_n12_peres4_j_n3419 (1);
  n3424_o <= gen4_n12_peres4_j_n3419 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3425_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3426_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3427_o <= n3425_o & n3426_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3428_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3429_o <= n3427_o & n3428_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n3430 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n3429_o,
    o => gen4_n11_peres4_j_o);
  n3433_o <= gen4_n11_peres4_j_n3430 (2);
  n3434_o <= gen4_n11_peres4_j_n3430 (1);
  n3435_o <= gen4_n11_peres4_j_n3430 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3436_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3437_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3438_o <= n3436_o & n3437_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3439_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3440_o <= n3438_o & n3439_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n3441 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n3440_o,
    o => gen4_n10_peres4_j_o);
  n3444_o <= gen4_n10_peres4_j_n3441 (2);
  n3445_o <= gen4_n10_peres4_j_n3441 (1);
  n3446_o <= gen4_n10_peres4_j_n3441 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3447_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3448_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3449_o <= n3447_o & n3448_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3450_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3451_o <= n3449_o & n3450_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n3452 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n3451_o,
    o => gen4_n9_peres4_j_o);
  n3455_o <= gen4_n9_peres4_j_n3452 (2);
  n3456_o <= gen4_n9_peres4_j_n3452 (1);
  n3457_o <= gen4_n9_peres4_j_n3452 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3458_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3459_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3460_o <= n3458_o & n3459_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3461_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3462_o <= n3460_o & n3461_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n3463 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n3462_o,
    o => gen4_n8_peres4_j_o);
  n3466_o <= gen4_n8_peres4_j_n3463 (2);
  n3467_o <= gen4_n8_peres4_j_n3463 (1);
  n3468_o <= gen4_n8_peres4_j_n3463 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3469_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3470_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3471_o <= n3469_o & n3470_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3472_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3473_o <= n3471_o & n3472_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n3474 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n3473_o,
    o => gen4_n7_peres4_j_o);
  n3477_o <= gen4_n7_peres4_j_n3474 (2);
  n3478_o <= gen4_n7_peres4_j_n3474 (1);
  n3479_o <= gen4_n7_peres4_j_n3474 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3480_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3481_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3482_o <= n3480_o & n3481_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3483_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3484_o <= n3482_o & n3483_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n3485 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n3484_o,
    o => gen4_n6_peres4_j_o);
  n3488_o <= gen4_n6_peres4_j_n3485 (2);
  n3489_o <= gen4_n6_peres4_j_n3485 (1);
  n3490_o <= gen4_n6_peres4_j_n3485 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3491_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3492_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3493_o <= n3491_o & n3492_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3494_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3495_o <= n3493_o & n3494_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n3496 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n3495_o,
    o => gen4_n5_peres4_j_o);
  n3499_o <= gen4_n5_peres4_j_n3496 (2);
  n3500_o <= gen4_n5_peres4_j_n3496 (1);
  n3501_o <= gen4_n5_peres4_j_n3496 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3502_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3503_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3504_o <= n3502_o & n3503_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3505_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3506_o <= n3504_o & n3505_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n3507 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n3506_o,
    o => gen4_n4_peres4_j_o);
  n3510_o <= gen4_n4_peres4_j_n3507 (2);
  n3511_o <= gen4_n4_peres4_j_n3507 (1);
  n3512_o <= gen4_n4_peres4_j_n3507 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3513_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3514_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3515_o <= n3513_o & n3514_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3516_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3517_o <= n3515_o & n3516_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n3518 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n3517_o,
    o => gen4_n3_peres4_j_o);
  n3521_o <= gen4_n3_peres4_j_n3518 (2);
  n3522_o <= gen4_n3_peres4_j_n3518 (1);
  n3523_o <= gen4_n3_peres4_j_n3518 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3524_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3525_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3526_o <= n3524_o & n3525_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3527_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3528_o <= n3526_o & n3527_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n3529 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n3528_o,
    o => gen4_n2_peres4_j_o);
  n3532_o <= gen4_n2_peres4_j_n3529 (2);
  n3533_o <= gen4_n2_peres4_j_n3529 (1);
  n3534_o <= gen4_n2_peres4_j_n3529 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3535_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3536_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3537_o <= n3535_o & n3536_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3538_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3539_o <= n3537_o & n3538_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n3540 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n3539_o,
    o => gen4_n1_peres4_j_o);
  n3543_o <= gen4_n1_peres4_j_n3540 (2);
  n3544_o <= gen4_n1_peres4_j_n3540 (1);
  n3545_o <= gen4_n1_peres4_j_n3540 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3546_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3547_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3548_o <= n3546_o & n3547_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3549_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3550_o <= n3548_o & n3549_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n3551 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n3550_o,
    o => gen4_n0_peres4_j_o);
  n3554_o <= gen4_n0_peres4_j_n3551 (2);
  n3555_o <= gen4_n0_peres4_j_n3551 (1);
  n3556_o <= gen4_n0_peres4_j_n3551 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n3557_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n3558_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3559_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3560_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3561_o <= n3559_o & n3560_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n3562 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n3561_o,
    o => gen5_n1_cnot5_j_o);
  n3565_o <= gen5_n1_cnot5_j_n3562 (1);
  n3566_o <= gen5_n1_cnot5_j_n3562 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3567_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3568_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3569_o <= n3567_o & n3568_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n3570 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n3569_o,
    o => gen5_n2_cnot5_j_o);
  n3573_o <= gen5_n2_cnot5_j_n3570 (1);
  n3574_o <= gen5_n2_cnot5_j_n3570 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3575_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3576_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3577_o <= n3575_o & n3576_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n3578 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n3577_o,
    o => gen5_n3_cnot5_j_o);
  n3581_o <= gen5_n3_cnot5_j_n3578 (1);
  n3582_o <= gen5_n3_cnot5_j_n3578 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3583_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3584_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3585_o <= n3583_o & n3584_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n3586 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n3585_o,
    o => gen5_n4_cnot5_j_o);
  n3589_o <= gen5_n4_cnot5_j_n3586 (1);
  n3590_o <= gen5_n4_cnot5_j_n3586 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3591_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3592_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3593_o <= n3591_o & n3592_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n3594 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n3593_o,
    o => gen5_n5_cnot5_j_o);
  n3597_o <= gen5_n5_cnot5_j_n3594 (1);
  n3598_o <= gen5_n5_cnot5_j_n3594 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3599_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3600_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3601_o <= n3599_o & n3600_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n3602 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n3601_o,
    o => gen5_n6_cnot5_j_o);
  n3605_o <= gen5_n6_cnot5_j_n3602 (1);
  n3606_o <= gen5_n6_cnot5_j_n3602 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3607_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3608_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3609_o <= n3607_o & n3608_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n3610 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n3609_o,
    o => gen5_n7_cnot5_j_o);
  n3613_o <= gen5_n7_cnot5_j_n3610 (1);
  n3614_o <= gen5_n7_cnot5_j_n3610 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3615_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3616_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3617_o <= n3615_o & n3616_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n3618 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n3617_o,
    o => gen5_n8_cnot5_j_o);
  n3621_o <= gen5_n8_cnot5_j_n3618 (1);
  n3622_o <= gen5_n8_cnot5_j_n3618 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3623_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3624_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3625_o <= n3623_o & n3624_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n3626 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n3625_o,
    o => gen5_n9_cnot5_j_o);
  n3629_o <= gen5_n9_cnot5_j_n3626 (1);
  n3630_o <= gen5_n9_cnot5_j_n3626 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3631_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3632_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3633_o <= n3631_o & n3632_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n3634 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n3633_o,
    o => gen5_n10_cnot5_j_o);
  n3637_o <= gen5_n10_cnot5_j_n3634 (1);
  n3638_o <= gen5_n10_cnot5_j_n3634 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3639_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3640_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3641_o <= n3639_o & n3640_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n3642 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n3641_o,
    o => gen5_n11_cnot5_j_o);
  n3645_o <= gen5_n11_cnot5_j_n3642 (1);
  n3646_o <= gen5_n11_cnot5_j_n3642 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3647_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3648_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3649_o <= n3647_o & n3648_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n3650 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n3649_o,
    o => gen5_n12_cnot5_j_o);
  n3653_o <= gen5_n12_cnot5_j_n3650 (1);
  n3654_o <= gen5_n12_cnot5_j_n3650 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3655_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3656_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3657_o <= n3655_o & n3656_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n3658 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n3657_o,
    o => gen5_n13_cnot5_j_o);
  n3661_o <= gen5_n13_cnot5_j_n3658 (1);
  n3662_o <= gen5_n13_cnot5_j_n3658 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3663_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3664_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3665_o <= n3663_o & n3664_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n3666 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n3665_o,
    o => gen5_n14_cnot5_j_o);
  n3669_o <= gen5_n14_cnot5_j_n3666 (1);
  n3670_o <= gen5_n14_cnot5_j_n3666 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3671_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3672_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3673_o <= n3671_o & n3672_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n3674 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n3673_o,
    o => gen5_n15_cnot5_j_o);
  n3677_o <= gen5_n15_cnot5_j_n3674 (1);
  n3678_o <= gen5_n15_cnot5_j_n3674 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3679_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3680_o <= s4_a (17);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3681_o <= n3679_o & n3680_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n16_cnot5_j_n3682 <= gen5_n16_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n16_cnot5_j : entity work.cnot port map (
    i => n3681_o,
    o => gen5_n16_cnot5_j_o);
  n3685_o <= gen5_n16_cnot5_j_n3682 (1);
  n3686_o <= gen5_n16_cnot5_j_n3682 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n3687_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n3688_o <= s5_mid (17);
  -- vhdl_source/add_in_place.vhdl:142:23
  n3689_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n3690_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3691_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3692_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3693_o <= n3691_o & n3692_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n3694 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n3693_o,
    o => gen6_n1_cnot1_j_o);
  n3697_o <= gen6_n1_cnot1_j_n3694 (1);
  n3698_o <= gen6_n1_cnot1_j_n3694 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3699_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3700_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3701_o <= n3699_o & n3700_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n3702 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n3701_o,
    o => gen6_n2_cnot1_j_o);
  n3705_o <= gen6_n2_cnot1_j_n3702 (1);
  n3706_o <= gen6_n2_cnot1_j_n3702 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3707_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3708_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3709_o <= n3707_o & n3708_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n3710 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n3709_o,
    o => gen6_n3_cnot1_j_o);
  n3713_o <= gen6_n3_cnot1_j_n3710 (1);
  n3714_o <= gen6_n3_cnot1_j_n3710 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3715_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3716_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3717_o <= n3715_o & n3716_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n3718 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n3717_o,
    o => gen6_n4_cnot1_j_o);
  n3721_o <= gen6_n4_cnot1_j_n3718 (1);
  n3722_o <= gen6_n4_cnot1_j_n3718 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3723_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3724_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3725_o <= n3723_o & n3724_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n3726 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n3725_o,
    o => gen6_n5_cnot1_j_o);
  n3729_o <= gen6_n5_cnot1_j_n3726 (1);
  n3730_o <= gen6_n5_cnot1_j_n3726 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3731_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3732_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3733_o <= n3731_o & n3732_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n3734 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n3733_o,
    o => gen6_n6_cnot1_j_o);
  n3737_o <= gen6_n6_cnot1_j_n3734 (1);
  n3738_o <= gen6_n6_cnot1_j_n3734 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3739_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3740_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3741_o <= n3739_o & n3740_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n3742 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n3741_o,
    o => gen6_n7_cnot1_j_o);
  n3745_o <= gen6_n7_cnot1_j_n3742 (1);
  n3746_o <= gen6_n7_cnot1_j_n3742 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3747_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3748_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3749_o <= n3747_o & n3748_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n3750 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n3749_o,
    o => gen6_n8_cnot1_j_o);
  n3753_o <= gen6_n8_cnot1_j_n3750 (1);
  n3754_o <= gen6_n8_cnot1_j_n3750 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3755_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3756_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3757_o <= n3755_o & n3756_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n3758 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n3757_o,
    o => gen6_n9_cnot1_j_o);
  n3761_o <= gen6_n9_cnot1_j_n3758 (1);
  n3762_o <= gen6_n9_cnot1_j_n3758 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3763_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3764_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3765_o <= n3763_o & n3764_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n3766 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n3765_o,
    o => gen6_n10_cnot1_j_o);
  n3769_o <= gen6_n10_cnot1_j_n3766 (1);
  n3770_o <= gen6_n10_cnot1_j_n3766 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3771_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3772_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3773_o <= n3771_o & n3772_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n3774 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n3773_o,
    o => gen6_n11_cnot1_j_o);
  n3777_o <= gen6_n11_cnot1_j_n3774 (1);
  n3778_o <= gen6_n11_cnot1_j_n3774 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3779_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3780_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3781_o <= n3779_o & n3780_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n3782 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n3781_o,
    o => gen6_n12_cnot1_j_o);
  n3785_o <= gen6_n12_cnot1_j_n3782 (1);
  n3786_o <= gen6_n12_cnot1_j_n3782 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3787_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3788_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3789_o <= n3787_o & n3788_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n3790 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n3789_o,
    o => gen6_n13_cnot1_j_o);
  n3793_o <= gen6_n13_cnot1_j_n3790 (1);
  n3794_o <= gen6_n13_cnot1_j_n3790 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3795_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3796_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3797_o <= n3795_o & n3796_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n3798 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n3797_o,
    o => gen6_n14_cnot1_j_o);
  n3801_o <= gen6_n14_cnot1_j_n3798 (1);
  n3802_o <= gen6_n14_cnot1_j_n3798 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3803_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3804_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3805_o <= n3803_o & n3804_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n3806 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n3805_o,
    o => gen6_n15_cnot1_j_o);
  n3809_o <= gen6_n15_cnot1_j_n3806 (1);
  n3810_o <= gen6_n15_cnot1_j_n3806 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3811_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3812_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3813_o <= n3811_o & n3812_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n3814 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n3813_o,
    o => gen6_n16_cnot1_j_o);
  n3817_o <= gen6_n16_cnot1_j_n3814 (1);
  n3818_o <= gen6_n16_cnot1_j_n3814 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3819_o <= s5_a (17);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3820_o <= s5_b (17);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3821_o <= n3819_o & n3820_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n17_cnot1_j_n3822 <= gen6_n17_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n17_cnot1_j : entity work.cnot port map (
    i => n3821_o,
    o => gen6_n17_cnot1_j_o);
  n3825_o <= gen6_n17_cnot1_j_n3822 (1);
  n3826_o <= gen6_n17_cnot1_j_n3822 (0);
  n3827_o <= n3037_o & n3029_o & n3021_o & n3013_o & n3005_o & n2997_o & n2989_o & n2981_o & n2973_o & n2965_o & n2957_o & n2949_o & n2941_o & n2933_o & n2925_o & n2917_o & n2909_o & n3039_o;
  n3828_o <= n3038_o & n3030_o & n3022_o & n3014_o & n3006_o & n2998_o & n2990_o & n2982_o & n2974_o & n2966_o & n2958_o & n2950_o & n2942_o & n2934_o & n2926_o & n2918_o & n2910_o & n3040_o;
  n3829_o <= n3042_o & n3049_o & n3057_o & n3065_o & n3073_o & n3081_o & n3089_o & n3097_o & n3105_o & n3113_o & n3121_o & n3129_o & n3137_o & n3145_o & n3153_o & n3161_o & n3169_o & n3041_o;
  n3830_o <= n3050_o & n3058_o & n3066_o & n3074_o & n3082_o & n3090_o & n3098_o & n3106_o & n3114_o & n3122_o & n3130_o & n3138_o & n3146_o & n3154_o & n3162_o & n3170_o & n3171_o;
  n3831_o <= n3359_o & n3348_o & n3337_o & n3326_o & n3315_o & n3304_o & n3293_o & n3282_o & n3271_o & n3260_o & n3249_o & n3238_o & n3227_o & n3216_o & n3205_o & n3194_o & n3183_o & n3172_o;
  n3832_o <= n3360_o & n3358_o & n3347_o & n3336_o & n3325_o & n3314_o & n3303_o & n3292_o & n3281_o & n3270_o & n3259_o & n3248_o & n3237_o & n3226_o & n3215_o & n3204_o & n3193_o & n3182_o;
  n3833_o <= n3361_o & n3357_o & n3346_o & n3335_o & n3324_o & n3313_o & n3302_o & n3291_o & n3280_o & n3269_o & n3258_o & n3247_o & n3236_o & n3225_o & n3214_o & n3203_o & n3192_o & n3181_o;
  n3834_o <= n3368_o & n3378_o & n3389_o & n3400_o & n3411_o & n3422_o & n3433_o & n3444_o & n3455_o & n3466_o & n3477_o & n3488_o & n3499_o & n3510_o & n3521_o & n3532_o & n3543_o & n3554_o;
  n3835_o <= n3380_o & n3391_o & n3402_o & n3413_o & n3424_o & n3435_o & n3446_o & n3457_o & n3468_o & n3479_o & n3490_o & n3501_o & n3512_o & n3523_o & n3534_o & n3545_o & n3556_o & n3557_o;
  n3836_o <= n3369_o & n3379_o & n3390_o & n3401_o & n3412_o & n3423_o & n3434_o & n3445_o & n3456_o & n3467_o & n3478_o & n3489_o & n3500_o & n3511_o & n3522_o & n3533_o & n3544_o & n3555_o;
  n3837_o <= n3686_o & n3678_o & n3670_o & n3662_o & n3654_o & n3646_o & n3638_o & n3630_o & n3622_o & n3614_o & n3606_o & n3598_o & n3590_o & n3582_o & n3574_o & n3566_o & n3558_o;
  n3838_o <= n3688_o & n3685_o & n3677_o & n3669_o & n3661_o & n3653_o & n3645_o & n3637_o & n3629_o & n3621_o & n3613_o & n3605_o & n3597_o & n3589_o & n3581_o & n3573_o & n3565_o & n3687_o;
  n3839_o <= n3825_o & n3817_o & n3809_o & n3801_o & n3793_o & n3785_o & n3777_o & n3769_o & n3761_o & n3753_o & n3745_o & n3737_o & n3729_o & n3721_o & n3713_o & n3705_o & n3697_o & n3689_o;
  n3840_o <= n3826_o & n3818_o & n3810_o & n3802_o & n3794_o & n3786_o & n3778_o & n3770_o & n3762_o & n3754_o & n3746_o & n3738_o & n3730_o & n3722_o & n3714_o & n3706_o & n3698_o & n3690_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n2894_o : std_logic_vector (1 downto 0);
  signal n2895_o : std_logic;
  signal n2896_o : std_logic;
  signal n2897_o : std_logic;
  signal n2898_o : std_logic;
  signal n2899_o : std_logic;
  signal n2900_o : std_logic_vector (2 downto 0);
begin
  o <= n2900_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n2894_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n2895_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n2896_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n2897_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n2898_o <= n2896_o and n2897_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n2899_o <= n2895_o xor n2898_o;
  n2900_o <= n2894_o & n2899_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n2888_o : std_logic;
  signal n2889_o : std_logic;
  signal n2890_o : std_logic;
  signal n2891_o : std_logic;
  signal n2892_o : std_logic_vector (1 downto 0);
begin
  o <= n2892_o;
  -- vhdl_source/cnot.vhdl:24:17
  n2888_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n2889_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n2890_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n2891_o <= n2889_o xor n2890_o;
  n2892_o <= n2888_o & n2891_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_4 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_4;

architecture rtl of angleh_lookup_17_4 is
  signal n2866_o : std_logic;
  signal n2867_o : std_logic;
  signal n2868_o : std_logic;
  signal n2869_o : std_logic;
  signal n2870_o : std_logic;
  signal n2871_o : std_logic;
  signal n2872_o : std_logic;
  signal n2873_o : std_logic;
  signal n2874_o : std_logic;
  signal n2875_o : std_logic;
  signal n2876_o : std_logic;
  signal n2877_o : std_logic;
  signal n2878_o : std_logic;
  signal n2879_o : std_logic;
  signal n2880_o : std_logic;
  signal n2881_o : std_logic;
  signal n2882_o : std_logic;
  signal n2883_o : std_logic;
  signal n2884_o : std_logic;
  signal n2885_o : std_logic;
  signal n2886_o : std_logic_vector (16 downto 0);
begin
  o <= n2886_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2866_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2867_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2868_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2869_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2870_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2871_o <= not n2870_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2872_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2873_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2874_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2875_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2876_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2877_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2878_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2879_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2880_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2881_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2882_o <= not n2881_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2883_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2884_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2885_o <= not n2884_o;
  n2886_o <= n2866_o & n2867_o & n2868_o & n2869_o & n2871_o & n2872_o & n2873_o & n2874_o & n2875_o & n2876_o & n2877_o & n2878_o & n2879_o & n2880_o & n2882_o & n2883_o & n2885_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_4 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (3 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (3 downto 0));
end entity cnot_reg_4;

architecture rtl of cnot_reg_4 is
  signal ctrl_prop : std_logic_vector (4 downto 0);
  signal n2830_o : std_logic;
  signal n2831_o : std_logic;
  signal n2832_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2833 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2836_o : std_logic;
  signal n2837_o : std_logic;
  signal n2838_o : std_logic;
  signal n2839_o : std_logic;
  signal n2840_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2841 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2844_o : std_logic;
  signal n2845_o : std_logic;
  signal n2846_o : std_logic;
  signal n2847_o : std_logic;
  signal n2848_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2849 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2852_o : std_logic;
  signal n2853_o : std_logic;
  signal n2854_o : std_logic;
  signal n2855_o : std_logic;
  signal n2856_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2857 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2860_o : std_logic;
  signal n2861_o : std_logic;
  signal n2862_o : std_logic;
  signal n2863_o : std_logic_vector (3 downto 0);
  signal n2864_o : std_logic_vector (4 downto 0);
begin
  ctrl_out <= n2862_o;
  o <= n2863_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2864_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2830_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2831_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2832_o <= n2830_o & n2831_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2833 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2832_o,
    o => gen1_n0_cnot0_o);
  n2836_o <= gen1_n0_cnot0_n2833 (1);
  n2837_o <= gen1_n0_cnot0_n2833 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2838_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2839_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2840_o <= n2838_o & n2839_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2841 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2840_o,
    o => gen1_n1_cnot0_o);
  n2844_o <= gen1_n1_cnot0_n2841 (1);
  n2845_o <= gen1_n1_cnot0_n2841 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2846_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2847_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2848_o <= n2846_o & n2847_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2849 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2848_o,
    o => gen1_n2_cnot0_o);
  n2852_o <= gen1_n2_cnot0_n2849 (1);
  n2853_o <= gen1_n2_cnot0_n2849 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2854_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2855_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2856_o <= n2854_o & n2855_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2857 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2856_o,
    o => gen1_n3_cnot0_o);
  n2860_o <= gen1_n3_cnot0_n2857 (1);
  n2861_o <= gen1_n3_cnot0_n2857 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2862_o <= ctrl_prop (4);
  n2863_o <= n2861_o & n2853_o & n2845_o & n2837_o;
  n2864_o <= n2860_o & n2852_o & n2844_o & n2836_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_3 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_3;

architecture rtl of angleh_lookup_17_3 is
  signal n2805_o : std_logic;
  signal n2806_o : std_logic;
  signal n2807_o : std_logic;
  signal n2808_o : std_logic;
  signal n2809_o : std_logic;
  signal n2810_o : std_logic;
  signal n2811_o : std_logic;
  signal n2812_o : std_logic;
  signal n2813_o : std_logic;
  signal n2814_o : std_logic;
  signal n2815_o : std_logic;
  signal n2816_o : std_logic;
  signal n2817_o : std_logic;
  signal n2818_o : std_logic;
  signal n2819_o : std_logic;
  signal n2820_o : std_logic;
  signal n2821_o : std_logic;
  signal n2822_o : std_logic;
  signal n2823_o : std_logic;
  signal n2824_o : std_logic;
  signal n2825_o : std_logic;
  signal n2826_o : std_logic;
  signal n2827_o : std_logic_vector (16 downto 0);
begin
  o <= n2827_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2805_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2806_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2807_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2808_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2809_o <= not n2808_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2810_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2811_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2812_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2813_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2814_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2815_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2816_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2817_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2818_o <= not n2817_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2819_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2820_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2821_o <= not n2820_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2822_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2823_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2824_o <= not n2823_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2825_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2826_o <= not n2825_o;
  n2827_o <= n2805_o & n2806_o & n2807_o & n2809_o & n2810_o & n2811_o & n2812_o & n2813_o & n2814_o & n2815_o & n2816_o & n2818_o & n2819_o & n2821_o & n2822_o & n2824_o & n2826_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_3 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (2 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (2 downto 0));
end entity cnot_reg_3;

architecture rtl of cnot_reg_3 is
  signal ctrl_prop : std_logic_vector (3 downto 0);
  signal n2777_o : std_logic;
  signal n2778_o : std_logic;
  signal n2779_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2780 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2783_o : std_logic;
  signal n2784_o : std_logic;
  signal n2785_o : std_logic;
  signal n2786_o : std_logic;
  signal n2787_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2788 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2791_o : std_logic;
  signal n2792_o : std_logic;
  signal n2793_o : std_logic;
  signal n2794_o : std_logic;
  signal n2795_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2796 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2799_o : std_logic;
  signal n2800_o : std_logic;
  signal n2801_o : std_logic;
  signal n2802_o : std_logic_vector (2 downto 0);
  signal n2803_o : std_logic_vector (3 downto 0);
begin
  ctrl_out <= n2801_o;
  o <= n2802_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2803_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2777_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2778_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2779_o <= n2777_o & n2778_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2780 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2779_o,
    o => gen1_n0_cnot0_o);
  n2783_o <= gen1_n0_cnot0_n2780 (1);
  n2784_o <= gen1_n0_cnot0_n2780 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2785_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2786_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2787_o <= n2785_o & n2786_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2788 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2787_o,
    o => gen1_n1_cnot0_o);
  n2791_o <= gen1_n1_cnot0_n2788 (1);
  n2792_o <= gen1_n1_cnot0_n2788 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2793_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2794_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2795_o <= n2793_o & n2794_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2796 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2795_o,
    o => gen1_n2_cnot0_o);
  n2799_o <= gen1_n2_cnot0_n2796 (1);
  n2800_o <= gen1_n2_cnot0_n2796 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2801_o <= ctrl_prop (3);
  n2802_o <= n2800_o & n2792_o & n2784_o;
  n2803_o <= n2799_o & n2791_o & n2783_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_2 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_2;

architecture rtl of angleh_lookup_17_2 is
  signal n2752_o : std_logic;
  signal n2753_o : std_logic;
  signal n2754_o : std_logic;
  signal n2755_o : std_logic;
  signal n2756_o : std_logic;
  signal n2757_o : std_logic;
  signal n2758_o : std_logic;
  signal n2759_o : std_logic;
  signal n2760_o : std_logic;
  signal n2761_o : std_logic;
  signal n2762_o : std_logic;
  signal n2763_o : std_logic;
  signal n2764_o : std_logic;
  signal n2765_o : std_logic;
  signal n2766_o : std_logic;
  signal n2767_o : std_logic;
  signal n2768_o : std_logic;
  signal n2769_o : std_logic;
  signal n2770_o : std_logic;
  signal n2771_o : std_logic;
  signal n2772_o : std_logic;
  signal n2773_o : std_logic;
  signal n2774_o : std_logic_vector (16 downto 0);
begin
  o <= n2774_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2752_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2753_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2754_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2755_o <= not n2754_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2756_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2757_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2758_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2759_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2760_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2761_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2762_o <= not n2761_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2763_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2764_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2765_o <= not n2764_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2766_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2767_o <= not n2766_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2768_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2769_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2770_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2771_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2772_o <= not n2771_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2773_o <= i (0);
  n2774_o <= n2752_o & n2753_o & n2755_o & n2756_o & n2757_o & n2758_o & n2759_o & n2760_o & n2762_o & n2763_o & n2765_o & n2767_o & n2768_o & n2769_o & n2770_o & n2772_o & n2773_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_2 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (1 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (1 downto 0));
end entity cnot_reg_2;

architecture rtl of cnot_reg_2 is
  signal ctrl_prop : std_logic_vector (2 downto 0);
  signal n2732_o : std_logic;
  signal n2733_o : std_logic;
  signal n2734_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2735 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2738_o : std_logic;
  signal n2739_o : std_logic;
  signal n2740_o : std_logic;
  signal n2741_o : std_logic;
  signal n2742_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2743 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2746_o : std_logic;
  signal n2747_o : std_logic;
  signal n2748_o : std_logic;
  signal n2749_o : std_logic_vector (1 downto 0);
  signal n2750_o : std_logic_vector (2 downto 0);
begin
  ctrl_out <= n2748_o;
  o <= n2749_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2750_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2732_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2733_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2734_o <= n2732_o & n2733_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2735 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2734_o,
    o => gen1_n0_cnot0_o);
  n2738_o <= gen1_n0_cnot0_n2735 (1);
  n2739_o <= gen1_n0_cnot0_n2735 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2740_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2741_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2742_o <= n2740_o & n2741_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2743 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2742_o,
    o => gen1_n1_cnot0_o);
  n2746_o <= gen1_n1_cnot0_n2743 (1);
  n2747_o <= gen1_n1_cnot0_n2743 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2748_o <= ctrl_prop (2);
  n2749_o <= n2747_o & n2739_o;
  n2750_o <= n2746_o & n2738_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_1 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_1;

architecture rtl of angleh_lookup_17_1 is
  signal n2703_o : std_logic;
  signal n2704_o : std_logic;
  signal n2705_o : std_logic;
  signal n2706_o : std_logic;
  signal n2707_o : std_logic;
  signal n2708_o : std_logic;
  signal n2709_o : std_logic;
  signal n2710_o : std_logic;
  signal n2711_o : std_logic;
  signal n2712_o : std_logic;
  signal n2713_o : std_logic;
  signal n2714_o : std_logic;
  signal n2715_o : std_logic;
  signal n2716_o : std_logic;
  signal n2717_o : std_logic;
  signal n2718_o : std_logic;
  signal n2719_o : std_logic;
  signal n2720_o : std_logic;
  signal n2721_o : std_logic;
  signal n2722_o : std_logic;
  signal n2723_o : std_logic;
  signal n2724_o : std_logic;
  signal n2725_o : std_logic;
  signal n2726_o : std_logic;
  signal n2727_o : std_logic;
  signal n2728_o : std_logic;
  signal n2729_o : std_logic_vector (16 downto 0);
begin
  o <= n2729_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2703_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2704_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2705_o <= not n2704_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2706_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2707_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2708_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2709_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2710_o <= not n2709_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2711_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2712_o <= not n2711_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2713_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2714_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2715_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2716_o <= not n2715_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2717_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2718_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2719_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2720_o <= not n2719_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2721_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2722_o <= not n2721_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2723_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2724_o <= not n2723_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2725_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2726_o <= not n2725_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2727_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2728_o <= not n2727_o;
  n2729_o <= n2703_o & n2705_o & n2706_o & n2707_o & n2708_o & n2710_o & n2712_o & n2713_o & n2714_o & n2716_o & n2717_o & n2718_o & n2720_o & n2722_o & n2724_o & n2726_o & n2728_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_16 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (15 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (15 downto 0));
end entity cnot_reg_16;

architecture rtl of cnot_reg_16 is
  signal ctrl_prop : std_logic_vector (16 downto 0);
  signal n2571_o : std_logic;
  signal n2572_o : std_logic;
  signal n2573_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2574 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2577_o : std_logic;
  signal n2578_o : std_logic;
  signal n2579_o : std_logic;
  signal n2580_o : std_logic;
  signal n2581_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2582 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2585_o : std_logic;
  signal n2586_o : std_logic;
  signal n2587_o : std_logic;
  signal n2588_o : std_logic;
  signal n2589_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2590 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2593_o : std_logic;
  signal n2594_o : std_logic;
  signal n2595_o : std_logic;
  signal n2596_o : std_logic;
  signal n2597_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2598 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2601_o : std_logic;
  signal n2602_o : std_logic;
  signal n2603_o : std_logic;
  signal n2604_o : std_logic;
  signal n2605_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2606 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2609_o : std_logic;
  signal n2610_o : std_logic;
  signal n2611_o : std_logic;
  signal n2612_o : std_logic;
  signal n2613_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2614 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2617_o : std_logic;
  signal n2618_o : std_logic;
  signal n2619_o : std_logic;
  signal n2620_o : std_logic;
  signal n2621_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2622 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2625_o : std_logic;
  signal n2626_o : std_logic;
  signal n2627_o : std_logic;
  signal n2628_o : std_logic;
  signal n2629_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n2630 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n2633_o : std_logic;
  signal n2634_o : std_logic;
  signal n2635_o : std_logic;
  signal n2636_o : std_logic;
  signal n2637_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n2638 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n2641_o : std_logic;
  signal n2642_o : std_logic;
  signal n2643_o : std_logic;
  signal n2644_o : std_logic;
  signal n2645_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n2646 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n2649_o : std_logic;
  signal n2650_o : std_logic;
  signal n2651_o : std_logic;
  signal n2652_o : std_logic;
  signal n2653_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n2654 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n2657_o : std_logic;
  signal n2658_o : std_logic;
  signal n2659_o : std_logic;
  signal n2660_o : std_logic;
  signal n2661_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n2662 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n2665_o : std_logic;
  signal n2666_o : std_logic;
  signal n2667_o : std_logic;
  signal n2668_o : std_logic;
  signal n2669_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n2670 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n2673_o : std_logic;
  signal n2674_o : std_logic;
  signal n2675_o : std_logic;
  signal n2676_o : std_logic;
  signal n2677_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n2678 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n2681_o : std_logic;
  signal n2682_o : std_logic;
  signal n2683_o : std_logic;
  signal n2684_o : std_logic;
  signal n2685_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n2686 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n2689_o : std_logic;
  signal n2690_o : std_logic;
  signal n2691_o : std_logic;
  signal n2692_o : std_logic;
  signal n2693_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n2694 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n2697_o : std_logic;
  signal n2698_o : std_logic;
  signal n2699_o : std_logic;
  signal n2700_o : std_logic_vector (15 downto 0);
  signal n2701_o : std_logic_vector (16 downto 0);
begin
  ctrl_out <= n2699_o;
  o <= n2700_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2701_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2571_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2572_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2573_o <= n2571_o & n2572_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2574 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2573_o,
    o => gen1_n0_cnot0_o);
  n2577_o <= gen1_n0_cnot0_n2574 (1);
  n2578_o <= gen1_n0_cnot0_n2574 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2579_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2580_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2581_o <= n2579_o & n2580_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2582 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2581_o,
    o => gen1_n1_cnot0_o);
  n2585_o <= gen1_n1_cnot0_n2582 (1);
  n2586_o <= gen1_n1_cnot0_n2582 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2587_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2588_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2589_o <= n2587_o & n2588_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2590 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2589_o,
    o => gen1_n2_cnot0_o);
  n2593_o <= gen1_n2_cnot0_n2590 (1);
  n2594_o <= gen1_n2_cnot0_n2590 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2595_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2596_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2597_o <= n2595_o & n2596_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2598 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2597_o,
    o => gen1_n3_cnot0_o);
  n2601_o <= gen1_n3_cnot0_n2598 (1);
  n2602_o <= gen1_n3_cnot0_n2598 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2603_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2604_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2605_o <= n2603_o & n2604_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2606 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2605_o,
    o => gen1_n4_cnot0_o);
  n2609_o <= gen1_n4_cnot0_n2606 (1);
  n2610_o <= gen1_n4_cnot0_n2606 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2611_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2612_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2613_o <= n2611_o & n2612_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2614 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2613_o,
    o => gen1_n5_cnot0_o);
  n2617_o <= gen1_n5_cnot0_n2614 (1);
  n2618_o <= gen1_n5_cnot0_n2614 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2619_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2620_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2621_o <= n2619_o & n2620_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2622 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2621_o,
    o => gen1_n6_cnot0_o);
  -- vhdl_source/add_sub_in_place.vhdl:17:16
  n2625_o <= gen1_n6_cnot0_n2622 (1);
  -- vhdl_source/add_in_place.vhdl:29:23
  n2626_o <= gen1_n6_cnot0_n2622 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2627_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2628_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2629_o <= n2627_o & n2628_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n2630 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n2629_o,
    o => gen1_n7_cnot0_o);
  n2633_o <= gen1_n7_cnot0_n2630 (1);
  n2634_o <= gen1_n7_cnot0_n2630 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2635_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2636_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2637_o <= n2635_o & n2636_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n2638 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n2637_o,
    o => gen1_n8_cnot0_o);
  n2641_o <= gen1_n8_cnot0_n2638 (1);
  n2642_o <= gen1_n8_cnot0_n2638 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2643_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2644_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2645_o <= n2643_o & n2644_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n2646 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n2645_o,
    o => gen1_n9_cnot0_o);
  n2649_o <= gen1_n9_cnot0_n2646 (1);
  n2650_o <= gen1_n9_cnot0_n2646 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2651_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2652_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2653_o <= n2651_o & n2652_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n2654 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n2653_o,
    o => gen1_n10_cnot0_o);
  n2657_o <= gen1_n10_cnot0_n2654 (1);
  n2658_o <= gen1_n10_cnot0_n2654 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2659_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2660_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2661_o <= n2659_o & n2660_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n2662 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n2661_o,
    o => gen1_n11_cnot0_o);
  n2665_o <= gen1_n11_cnot0_n2662 (1);
  n2666_o <= gen1_n11_cnot0_n2662 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2667_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2668_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2669_o <= n2667_o & n2668_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n2670 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n2669_o,
    o => gen1_n12_cnot0_o);
  n2673_o <= gen1_n12_cnot0_n2670 (1);
  n2674_o <= gen1_n12_cnot0_n2670 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2675_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2676_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2677_o <= n2675_o & n2676_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n2678 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n2677_o,
    o => gen1_n13_cnot0_o);
  n2681_o <= gen1_n13_cnot0_n2678 (1);
  n2682_o <= gen1_n13_cnot0_n2678 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2683_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2684_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2685_o <= n2683_o & n2684_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n2686 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n2685_o,
    o => gen1_n14_cnot0_o);
  n2689_o <= gen1_n14_cnot0_n2686 (1);
  n2690_o <= gen1_n14_cnot0_n2686 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2691_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2692_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2693_o <= n2691_o & n2692_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n2694 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n2693_o,
    o => gen1_n15_cnot0_o);
  n2697_o <= gen1_n15_cnot0_n2694 (1);
  n2698_o <= gen1_n15_cnot0_n2694 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2699_o <= ctrl_prop (16);
  n2700_o <= n2698_o & n2690_o & n2682_o & n2674_o & n2666_o & n2658_o & n2650_o & n2642_o & n2634_o & n2626_o & n2618_o & n2610_o & n2602_o & n2594_o & n2586_o & n2578_o;
  n2701_o <= n2697_o & n2689_o & n2681_o & n2673_o & n2665_o & n2657_o & n2649_o & n2641_o & n2633_o & n2625_o & n2617_o & n2609_o & n2601_o & n2593_o & n2585_o & n2577_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_17 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (16 downto 0));
end entity cnot_reg_17;

architecture rtl of cnot_reg_17 is
  signal ctrl_prop : std_logic_vector (17 downto 0);
  signal n2430_o : std_logic;
  signal n2431_o : std_logic;
  signal n2432_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2433 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2436_o : std_logic;
  signal n2437_o : std_logic;
  signal n2438_o : std_logic;
  signal n2439_o : std_logic;
  signal n2440_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2441 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2444_o : std_logic;
  signal n2445_o : std_logic;
  signal n2446_o : std_logic;
  signal n2447_o : std_logic;
  signal n2448_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2449 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2452_o : std_logic;
  signal n2453_o : std_logic;
  signal n2454_o : std_logic;
  signal n2455_o : std_logic;
  signal n2456_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2457 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2460_o : std_logic;
  signal n2461_o : std_logic;
  signal n2462_o : std_logic;
  signal n2463_o : std_logic;
  signal n2464_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2465 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2468_o : std_logic;
  signal n2469_o : std_logic;
  signal n2470_o : std_logic;
  signal n2471_o : std_logic;
  signal n2472_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2473 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2476_o : std_logic;
  signal n2477_o : std_logic;
  signal n2478_o : std_logic;
  signal n2479_o : std_logic;
  signal n2480_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2481 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2484_o : std_logic;
  signal n2485_o : std_logic;
  signal n2486_o : std_logic;
  signal n2487_o : std_logic;
  signal n2488_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n2489 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n2492_o : std_logic;
  signal n2493_o : std_logic;
  signal n2494_o : std_logic;
  signal n2495_o : std_logic;
  signal n2496_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n2497 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n2500_o : std_logic;
  signal n2501_o : std_logic;
  signal n2502_o : std_logic;
  signal n2503_o : std_logic;
  signal n2504_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n2505 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n2508_o : std_logic;
  signal n2509_o : std_logic;
  signal n2510_o : std_logic;
  signal n2511_o : std_logic;
  signal n2512_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n2513 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n2516_o : std_logic;
  signal n2517_o : std_logic;
  signal n2518_o : std_logic;
  signal n2519_o : std_logic;
  signal n2520_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n2521 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n2524_o : std_logic;
  signal n2525_o : std_logic;
  signal n2526_o : std_logic;
  signal n2527_o : std_logic;
  signal n2528_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n2529 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n2532_o : std_logic;
  signal n2533_o : std_logic;
  signal n2534_o : std_logic;
  signal n2535_o : std_logic;
  signal n2536_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n2537 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n2540_o : std_logic;
  signal n2541_o : std_logic;
  signal n2542_o : std_logic;
  signal n2543_o : std_logic;
  signal n2544_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n2545 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n2548_o : std_logic;
  signal n2549_o : std_logic;
  signal n2550_o : std_logic;
  signal n2551_o : std_logic;
  signal n2552_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n2553 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n2556_o : std_logic;
  signal n2557_o : std_logic;
  signal n2558_o : std_logic;
  signal n2559_o : std_logic;
  signal n2560_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n2561 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n2564_o : std_logic;
  signal n2565_o : std_logic;
  signal n2566_o : std_logic;
  signal n2567_o : std_logic_vector (16 downto 0);
  signal n2568_o : std_logic_vector (17 downto 0);
begin
  ctrl_out <= n2566_o;
  o <= n2567_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2568_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2430_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2431_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2432_o <= n2430_o & n2431_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2433 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2432_o,
    o => gen1_n0_cnot0_o);
  n2436_o <= gen1_n0_cnot0_n2433 (1);
  n2437_o <= gen1_n0_cnot0_n2433 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2438_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2439_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2440_o <= n2438_o & n2439_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2441 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2440_o,
    o => gen1_n1_cnot0_o);
  n2444_o <= gen1_n1_cnot0_n2441 (1);
  n2445_o <= gen1_n1_cnot0_n2441 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2446_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2447_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2448_o <= n2446_o & n2447_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2449 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2448_o,
    o => gen1_n2_cnot0_o);
  n2452_o <= gen1_n2_cnot0_n2449 (1);
  n2453_o <= gen1_n2_cnot0_n2449 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2454_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2455_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2456_o <= n2454_o & n2455_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2457 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2456_o,
    o => gen1_n3_cnot0_o);
  n2460_o <= gen1_n3_cnot0_n2457 (1);
  n2461_o <= gen1_n3_cnot0_n2457 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2462_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2463_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2464_o <= n2462_o & n2463_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2465 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2464_o,
    o => gen1_n4_cnot0_o);
  n2468_o <= gen1_n4_cnot0_n2465 (1);
  n2469_o <= gen1_n4_cnot0_n2465 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2470_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2471_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2472_o <= n2470_o & n2471_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2473 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2472_o,
    o => gen1_n5_cnot0_o);
  n2476_o <= gen1_n5_cnot0_n2473 (1);
  n2477_o <= gen1_n5_cnot0_n2473 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2478_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2479_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2480_o <= n2478_o & n2479_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2481 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2480_o,
    o => gen1_n6_cnot0_o);
  n2484_o <= gen1_n6_cnot0_n2481 (1);
  n2485_o <= gen1_n6_cnot0_n2481 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2486_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2487_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2488_o <= n2486_o & n2487_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n2489 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n2488_o,
    o => gen1_n7_cnot0_o);
  n2492_o <= gen1_n7_cnot0_n2489 (1);
  n2493_o <= gen1_n7_cnot0_n2489 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2494_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2495_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2496_o <= n2494_o & n2495_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n2497 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n2496_o,
    o => gen1_n8_cnot0_o);
  n2500_o <= gen1_n8_cnot0_n2497 (1);
  n2501_o <= gen1_n8_cnot0_n2497 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2502_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2503_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2504_o <= n2502_o & n2503_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n2505 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n2504_o,
    o => gen1_n9_cnot0_o);
  n2508_o <= gen1_n9_cnot0_n2505 (1);
  n2509_o <= gen1_n9_cnot0_n2505 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2510_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2511_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2512_o <= n2510_o & n2511_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n2513 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n2512_o,
    o => gen1_n10_cnot0_o);
  n2516_o <= gen1_n10_cnot0_n2513 (1);
  n2517_o <= gen1_n10_cnot0_n2513 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2518_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2519_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2520_o <= n2518_o & n2519_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n2521 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n2520_o,
    o => gen1_n11_cnot0_o);
  n2524_o <= gen1_n11_cnot0_n2521 (1);
  n2525_o <= gen1_n11_cnot0_n2521 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2526_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2527_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2528_o <= n2526_o & n2527_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n2529 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n2528_o,
    o => gen1_n12_cnot0_o);
  n2532_o <= gen1_n12_cnot0_n2529 (1);
  n2533_o <= gen1_n12_cnot0_n2529 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2534_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2535_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2536_o <= n2534_o & n2535_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n2537 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n2536_o,
    o => gen1_n13_cnot0_o);
  n2540_o <= gen1_n13_cnot0_n2537 (1);
  n2541_o <= gen1_n13_cnot0_n2537 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2542_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2543_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2544_o <= n2542_o & n2543_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n2545 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n2544_o,
    o => gen1_n14_cnot0_o);
  n2548_o <= gen1_n14_cnot0_n2545 (1);
  n2549_o <= gen1_n14_cnot0_n2545 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2550_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2551_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2552_o <= n2550_o & n2551_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n2553 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n2552_o,
    o => gen1_n15_cnot0_o);
  n2556_o <= gen1_n15_cnot0_n2553 (1);
  n2557_o <= gen1_n15_cnot0_n2553 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2558_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2559_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2560_o <= n2558_o & n2559_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n2561 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n2560_o,
    o => gen1_n16_cnot0_o);
  n2564_o <= gen1_n16_cnot0_n2561 (1);
  n2565_o <= gen1_n16_cnot0_n2561 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2566_o <= ctrl_prop (17);
  n2567_o <= n2565_o & n2557_o & n2549_o & n2541_o & n2533_o & n2525_o & n2517_o & n2509_o & n2501_o & n2493_o & n2485_o & n2477_o & n2469_o & n2461_o & n2453_o & n2445_o & n2437_o;
  n2568_o <= n2564_o & n2556_o & n2548_o & n2540_o & n2532_o & n2524_o & n2516_o & n2508_o & n2500_o & n2492_o & n2484_o & n2476_o & n2468_o & n2460_o & n2452_o & n2444_o & n2436_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_in_place_17;

architecture rtl of add_in_place_17 is
  signal s1_a : std_logic_vector (16 downto 0);
  signal s1_b : std_logic_vector (16 downto 0);
  signal s2_mid : std_logic_vector (16 downto 0);
  signal s2_a : std_logic_vector (16 downto 0);
  signal s2_b : std_logic_vector (16 downto 0);
  signal s3_mid : std_logic_vector (16 downto 0);
  signal s3_a : std_logic_vector (16 downto 0);
  signal s3_b : std_logic_vector (16 downto 0);
  signal s4_mid : std_logic_vector (16 downto 0);
  signal s4_a : std_logic_vector (16 downto 0);
  signal s4_b : std_logic_vector (16 downto 0);
  signal s5_mid : std_logic_vector (16 downto 0);
  signal s5_a : std_logic_vector (16 downto 0);
  signal s5_b : std_logic_vector (16 downto 0);
  signal s6_a : std_logic_vector (16 downto 0);
  signal s6_b : std_logic_vector (16 downto 0);
  signal n1544_o : std_logic;
  signal n1545_o : std_logic;
  signal n1546_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n1547 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1550_o : std_logic;
  signal n1551_o : std_logic;
  signal n1552_o : std_logic;
  signal n1553_o : std_logic;
  signal n1554_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n1555 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1558_o : std_logic;
  signal n1559_o : std_logic;
  signal n1560_o : std_logic;
  signal n1561_o : std_logic;
  signal n1562_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n1563 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1566_o : std_logic;
  signal n1567_o : std_logic;
  signal n1568_o : std_logic;
  signal n1569_o : std_logic;
  signal n1570_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n1571 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1574_o : std_logic;
  signal n1575_o : std_logic;
  signal n1576_o : std_logic;
  signal n1577_o : std_logic;
  signal n1578_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n1579 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1582_o : std_logic;
  signal n1583_o : std_logic;
  signal n1584_o : std_logic;
  signal n1585_o : std_logic;
  signal n1586_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n1587 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1590_o : std_logic;
  signal n1591_o : std_logic;
  signal n1592_o : std_logic;
  signal n1593_o : std_logic;
  signal n1594_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n1595 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1598_o : std_logic;
  signal n1599_o : std_logic;
  signal n1600_o : std_logic;
  signal n1601_o : std_logic;
  signal n1602_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n1603 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1606_o : std_logic;
  signal n1607_o : std_logic;
  signal n1608_o : std_logic;
  signal n1609_o : std_logic;
  signal n1610_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n1611 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1614_o : std_logic;
  signal n1615_o : std_logic;
  signal n1616_o : std_logic;
  signal n1617_o : std_logic;
  signal n1618_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n1619 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1622_o : std_logic;
  signal n1623_o : std_logic;
  signal n1624_o : std_logic;
  signal n1625_o : std_logic;
  signal n1626_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n1627 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1630_o : std_logic;
  signal n1631_o : std_logic;
  signal n1632_o : std_logic;
  signal n1633_o : std_logic;
  signal n1634_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n1635 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1638_o : std_logic;
  signal n1639_o : std_logic;
  signal n1640_o : std_logic;
  signal n1641_o : std_logic;
  signal n1642_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n1643 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1646_o : std_logic;
  signal n1647_o : std_logic;
  signal n1648_o : std_logic;
  signal n1649_o : std_logic;
  signal n1650_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n1651 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1654_o : std_logic;
  signal n1655_o : std_logic;
  signal n1656_o : std_logic;
  signal n1657_o : std_logic;
  signal n1658_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n1659 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1662_o : std_logic;
  signal n1663_o : std_logic;
  signal n1664_o : std_logic;
  signal n1665_o : std_logic;
  signal n1666_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n1667 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1670_o : std_logic;
  signal n1671_o : std_logic;
  signal n1672_o : std_logic;
  signal n1673_o : std_logic;
  signal n1674_o : std_logic;
  signal n1675_o : std_logic;
  signal n1676_o : std_logic;
  signal n1677_o : std_logic;
  signal n1678_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n1679 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1682_o : std_logic;
  signal n1683_o : std_logic;
  signal n1684_o : std_logic;
  signal n1685_o : std_logic;
  signal n1686_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n1687 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1690_o : std_logic;
  signal n1691_o : std_logic;
  signal n1692_o : std_logic;
  signal n1693_o : std_logic;
  signal n1694_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n1695 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1698_o : std_logic;
  signal n1699_o : std_logic;
  signal n1700_o : std_logic;
  signal n1701_o : std_logic;
  signal n1702_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n1703 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1706_o : std_logic;
  signal n1707_o : std_logic;
  signal n1708_o : std_logic;
  signal n1709_o : std_logic;
  signal n1710_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n1711 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1714_o : std_logic;
  signal n1715_o : std_logic;
  signal n1716_o : std_logic;
  signal n1717_o : std_logic;
  signal n1718_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n1719 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1722_o : std_logic;
  signal n1723_o : std_logic;
  signal n1724_o : std_logic;
  signal n1725_o : std_logic;
  signal n1726_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n1727 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1730_o : std_logic;
  signal n1731_o : std_logic;
  signal n1732_o : std_logic;
  signal n1733_o : std_logic;
  signal n1734_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n1735 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1738_o : std_logic;
  signal n1739_o : std_logic;
  signal n1740_o : std_logic;
  signal n1741_o : std_logic;
  signal n1742_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n1743 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1746_o : std_logic;
  signal n1747_o : std_logic;
  signal n1748_o : std_logic;
  signal n1749_o : std_logic;
  signal n1750_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n1751 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1754_o : std_logic;
  signal n1755_o : std_logic;
  signal n1756_o : std_logic;
  signal n1757_o : std_logic;
  signal n1758_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n1759 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1762_o : std_logic;
  signal n1763_o : std_logic;
  signal n1764_o : std_logic;
  signal n1765_o : std_logic;
  signal n1766_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n1767 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1770_o : std_logic;
  signal n1771_o : std_logic;
  signal n1772_o : std_logic;
  signal n1773_o : std_logic;
  signal n1774_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n1775 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1778_o : std_logic;
  signal n1779_o : std_logic;
  signal n1780_o : std_logic;
  signal n1781_o : std_logic;
  signal n1782_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n1783 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1786_o : std_logic;
  signal n1787_o : std_logic;
  signal n1788_o : std_logic;
  signal n1789_o : std_logic;
  signal n1790_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n1791 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1794_o : std_logic;
  signal n1795_o : std_logic;
  signal n1796_o : std_logic_vector (1 downto 0);
  signal n1797_o : std_logic;
  signal n1798_o : std_logic;
  signal n1799_o : std_logic;
  signal n1800_o : std_logic_vector (1 downto 0);
  signal n1801_o : std_logic;
  signal n1802_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n1803 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1806_o : std_logic;
  signal n1807_o : std_logic;
  signal n1808_o : std_logic;
  signal n1809_o : std_logic;
  signal n1810_o : std_logic;
  signal n1811_o : std_logic_vector (1 downto 0);
  signal n1812_o : std_logic;
  signal n1813_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n1814 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1817_o : std_logic;
  signal n1818_o : std_logic;
  signal n1819_o : std_logic;
  signal n1820_o : std_logic;
  signal n1821_o : std_logic;
  signal n1822_o : std_logic_vector (1 downto 0);
  signal n1823_o : std_logic;
  signal n1824_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n1825 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1828_o : std_logic;
  signal n1829_o : std_logic;
  signal n1830_o : std_logic;
  signal n1831_o : std_logic;
  signal n1832_o : std_logic;
  signal n1833_o : std_logic_vector (1 downto 0);
  signal n1834_o : std_logic;
  signal n1835_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n1836 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1839_o : std_logic;
  signal n1840_o : std_logic;
  signal n1841_o : std_logic;
  signal n1842_o : std_logic;
  signal n1843_o : std_logic;
  signal n1844_o : std_logic_vector (1 downto 0);
  signal n1845_o : std_logic;
  signal n1846_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n1847 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1850_o : std_logic;
  signal n1851_o : std_logic;
  signal n1852_o : std_logic;
  signal n1853_o : std_logic;
  signal n1854_o : std_logic;
  signal n1855_o : std_logic_vector (1 downto 0);
  signal n1856_o : std_logic;
  signal n1857_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n1858 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1861_o : std_logic;
  signal n1862_o : std_logic;
  signal n1863_o : std_logic;
  signal n1864_o : std_logic;
  signal n1865_o : std_logic;
  signal n1866_o : std_logic_vector (1 downto 0);
  signal n1867_o : std_logic;
  signal n1868_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n1869 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1872_o : std_logic;
  signal n1873_o : std_logic;
  signal n1874_o : std_logic;
  signal n1875_o : std_logic;
  signal n1876_o : std_logic;
  signal n1877_o : std_logic_vector (1 downto 0);
  signal n1878_o : std_logic;
  signal n1879_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n1880 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1883_o : std_logic;
  signal n1884_o : std_logic;
  signal n1885_o : std_logic;
  signal n1886_o : std_logic;
  signal n1887_o : std_logic;
  signal n1888_o : std_logic_vector (1 downto 0);
  signal n1889_o : std_logic;
  signal n1890_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n1891 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1894_o : std_logic;
  signal n1895_o : std_logic;
  signal n1896_o : std_logic;
  signal n1897_o : std_logic;
  signal n1898_o : std_logic;
  signal n1899_o : std_logic_vector (1 downto 0);
  signal n1900_o : std_logic;
  signal n1901_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n1902 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1905_o : std_logic;
  signal n1906_o : std_logic;
  signal n1907_o : std_logic;
  signal n1908_o : std_logic;
  signal n1909_o : std_logic;
  signal n1910_o : std_logic_vector (1 downto 0);
  signal n1911_o : std_logic;
  signal n1912_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n1913 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1916_o : std_logic;
  signal n1917_o : std_logic;
  signal n1918_o : std_logic;
  signal n1919_o : std_logic;
  signal n1920_o : std_logic;
  signal n1921_o : std_logic_vector (1 downto 0);
  signal n1922_o : std_logic;
  signal n1923_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n1924 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1927_o : std_logic;
  signal n1928_o : std_logic;
  signal n1929_o : std_logic;
  signal n1930_o : std_logic;
  signal n1931_o : std_logic;
  signal n1932_o : std_logic_vector (1 downto 0);
  signal n1933_o : std_logic;
  signal n1934_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n1935 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1938_o : std_logic;
  signal n1939_o : std_logic;
  signal n1940_o : std_logic;
  signal n1941_o : std_logic;
  signal n1942_o : std_logic;
  signal n1943_o : std_logic_vector (1 downto 0);
  signal n1944_o : std_logic;
  signal n1945_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n1946 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1949_o : std_logic;
  signal n1950_o : std_logic;
  signal n1951_o : std_logic;
  signal n1952_o : std_logic;
  signal n1953_o : std_logic;
  signal n1954_o : std_logic_vector (1 downto 0);
  signal n1955_o : std_logic;
  signal n1956_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n1957 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1960_o : std_logic;
  signal n1961_o : std_logic;
  signal n1962_o : std_logic;
  signal n1963_o : std_logic;
  signal n1964_o : std_logic;
  signal n1965_o : std_logic_vector (1 downto 0);
  signal n1966_o : std_logic;
  signal n1967_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n1968 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1971_o : std_logic;
  signal n1972_o : std_logic;
  signal n1973_o : std_logic;
  signal n1974_o : std_logic;
  signal n1975_o : std_logic;
  signal n1976_o : std_logic;
  signal n1977_o : std_logic;
  signal n1978_o : std_logic_vector (1 downto 0);
  signal cnot_4_n1979 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n1982_o : std_logic;
  signal n1983_o : std_logic;
  signal n1984_o : std_logic;
  signal n1985_o : std_logic;
  signal n1986_o : std_logic_vector (1 downto 0);
  signal n1987_o : std_logic;
  signal n1988_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n1989 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1992_o : std_logic;
  signal n1993_o : std_logic;
  signal n1994_o : std_logic;
  signal n1995_o : std_logic;
  signal n1996_o : std_logic;
  signal n1997_o : std_logic_vector (1 downto 0);
  signal n1998_o : std_logic;
  signal n1999_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n2000 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2003_o : std_logic;
  signal n2004_o : std_logic;
  signal n2005_o : std_logic;
  signal n2006_o : std_logic;
  signal n2007_o : std_logic;
  signal n2008_o : std_logic_vector (1 downto 0);
  signal n2009_o : std_logic;
  signal n2010_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n2011 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2014_o : std_logic;
  signal n2015_o : std_logic;
  signal n2016_o : std_logic;
  signal n2017_o : std_logic;
  signal n2018_o : std_logic;
  signal n2019_o : std_logic_vector (1 downto 0);
  signal n2020_o : std_logic;
  signal n2021_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n2022 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2025_o : std_logic;
  signal n2026_o : std_logic;
  signal n2027_o : std_logic;
  signal n2028_o : std_logic;
  signal n2029_o : std_logic;
  signal n2030_o : std_logic_vector (1 downto 0);
  signal n2031_o : std_logic;
  signal n2032_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n2033 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2036_o : std_logic;
  signal n2037_o : std_logic;
  signal n2038_o : std_logic;
  signal n2039_o : std_logic;
  signal n2040_o : std_logic;
  signal n2041_o : std_logic_vector (1 downto 0);
  signal n2042_o : std_logic;
  signal n2043_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n2044 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2047_o : std_logic;
  signal n2048_o : std_logic;
  signal n2049_o : std_logic;
  signal n2050_o : std_logic;
  signal n2051_o : std_logic;
  signal n2052_o : std_logic_vector (1 downto 0);
  signal n2053_o : std_logic;
  signal n2054_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n2055 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2058_o : std_logic;
  signal n2059_o : std_logic;
  signal n2060_o : std_logic;
  signal n2061_o : std_logic;
  signal n2062_o : std_logic;
  signal n2063_o : std_logic_vector (1 downto 0);
  signal n2064_o : std_logic;
  signal n2065_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n2066 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2069_o : std_logic;
  signal n2070_o : std_logic;
  signal n2071_o : std_logic;
  signal n2072_o : std_logic;
  signal n2073_o : std_logic;
  signal n2074_o : std_logic_vector (1 downto 0);
  signal n2075_o : std_logic;
  signal n2076_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n2077 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2080_o : std_logic;
  signal n2081_o : std_logic;
  signal n2082_o : std_logic;
  signal n2083_o : std_logic;
  signal n2084_o : std_logic;
  signal n2085_o : std_logic_vector (1 downto 0);
  signal n2086_o : std_logic;
  signal n2087_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n2088 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2091_o : std_logic;
  signal n2092_o : std_logic;
  signal n2093_o : std_logic;
  signal n2094_o : std_logic;
  signal n2095_o : std_logic;
  signal n2096_o : std_logic_vector (1 downto 0);
  signal n2097_o : std_logic;
  signal n2098_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n2099 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2102_o : std_logic;
  signal n2103_o : std_logic;
  signal n2104_o : std_logic;
  signal n2105_o : std_logic;
  signal n2106_o : std_logic;
  signal n2107_o : std_logic_vector (1 downto 0);
  signal n2108_o : std_logic;
  signal n2109_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n2110 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2113_o : std_logic;
  signal n2114_o : std_logic;
  signal n2115_o : std_logic;
  signal n2116_o : std_logic;
  signal n2117_o : std_logic;
  signal n2118_o : std_logic_vector (1 downto 0);
  signal n2119_o : std_logic;
  signal n2120_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n2121 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2124_o : std_logic;
  signal n2125_o : std_logic;
  signal n2126_o : std_logic;
  signal n2127_o : std_logic;
  signal n2128_o : std_logic;
  signal n2129_o : std_logic_vector (1 downto 0);
  signal n2130_o : std_logic;
  signal n2131_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n2132 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2135_o : std_logic;
  signal n2136_o : std_logic;
  signal n2137_o : std_logic;
  signal n2138_o : std_logic;
  signal n2139_o : std_logic;
  signal n2140_o : std_logic_vector (1 downto 0);
  signal n2141_o : std_logic;
  signal n2142_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n2143 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2146_o : std_logic;
  signal n2147_o : std_logic;
  signal n2148_o : std_logic;
  signal n2149_o : std_logic;
  signal n2150_o : std_logic;
  signal n2151_o : std_logic_vector (1 downto 0);
  signal n2152_o : std_logic;
  signal n2153_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n2154 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2157_o : std_logic;
  signal n2158_o : std_logic;
  signal n2159_o : std_logic;
  signal n2160_o : std_logic;
  signal n2161_o : std_logic_vector (1 downto 0);
  signal n2162_o : std_logic;
  signal n2163_o : std_logic;
  signal n2164_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n2165 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2168_o : std_logic;
  signal n2169_o : std_logic;
  signal n2170_o : std_logic;
  signal n2171_o : std_logic;
  signal n2172_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n2173 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2176_o : std_logic;
  signal n2177_o : std_logic;
  signal n2178_o : std_logic;
  signal n2179_o : std_logic;
  signal n2180_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n2181 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2184_o : std_logic;
  signal n2185_o : std_logic;
  signal n2186_o : std_logic;
  signal n2187_o : std_logic;
  signal n2188_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n2189 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2192_o : std_logic;
  signal n2193_o : std_logic;
  signal n2194_o : std_logic;
  signal n2195_o : std_logic;
  signal n2196_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n2197 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2200_o : std_logic;
  signal n2201_o : std_logic;
  signal n2202_o : std_logic;
  signal n2203_o : std_logic;
  signal n2204_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n2205 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2208_o : std_logic;
  signal n2209_o : std_logic;
  signal n2210_o : std_logic;
  signal n2211_o : std_logic;
  signal n2212_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n2213 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2216_o : std_logic;
  signal n2217_o : std_logic;
  signal n2218_o : std_logic;
  signal n2219_o : std_logic;
  signal n2220_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n2221 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2224_o : std_logic;
  signal n2225_o : std_logic;
  signal n2226_o : std_logic;
  signal n2227_o : std_logic;
  signal n2228_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n2229 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2232_o : std_logic;
  signal n2233_o : std_logic;
  signal n2234_o : std_logic;
  signal n2235_o : std_logic;
  signal n2236_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n2237 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2240_o : std_logic;
  signal n2241_o : std_logic;
  signal n2242_o : std_logic;
  signal n2243_o : std_logic;
  signal n2244_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n2245 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2248_o : std_logic;
  signal n2249_o : std_logic;
  signal n2250_o : std_logic;
  signal n2251_o : std_logic;
  signal n2252_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n2253 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2256_o : std_logic;
  signal n2257_o : std_logic;
  signal n2258_o : std_logic;
  signal n2259_o : std_logic;
  signal n2260_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n2261 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2264_o : std_logic;
  signal n2265_o : std_logic;
  signal n2266_o : std_logic;
  signal n2267_o : std_logic;
  signal n2268_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n2269 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2272_o : std_logic;
  signal n2273_o : std_logic;
  signal n2274_o : std_logic;
  signal n2275_o : std_logic;
  signal n2276_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n2277 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2280_o : std_logic;
  signal n2281_o : std_logic;
  signal n2282_o : std_logic;
  signal n2283_o : std_logic;
  signal n2284_o : std_logic;
  signal n2285_o : std_logic;
  signal n2286_o : std_logic;
  signal n2287_o : std_logic;
  signal n2288_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n2289 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2292_o : std_logic;
  signal n2293_o : std_logic;
  signal n2294_o : std_logic;
  signal n2295_o : std_logic;
  signal n2296_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n2297 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2300_o : std_logic;
  signal n2301_o : std_logic;
  signal n2302_o : std_logic;
  signal n2303_o : std_logic;
  signal n2304_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n2305 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2308_o : std_logic;
  signal n2309_o : std_logic;
  signal n2310_o : std_logic;
  signal n2311_o : std_logic;
  signal n2312_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n2313 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2316_o : std_logic;
  signal n2317_o : std_logic;
  signal n2318_o : std_logic;
  signal n2319_o : std_logic;
  signal n2320_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n2321 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2324_o : std_logic;
  signal n2325_o : std_logic;
  signal n2326_o : std_logic;
  signal n2327_o : std_logic;
  signal n2328_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n2329 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2332_o : std_logic;
  signal n2333_o : std_logic;
  signal n2334_o : std_logic;
  signal n2335_o : std_logic;
  signal n2336_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n2337 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2340_o : std_logic;
  signal n2341_o : std_logic;
  signal n2342_o : std_logic;
  signal n2343_o : std_logic;
  signal n2344_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n2345 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2348_o : std_logic;
  signal n2349_o : std_logic;
  signal n2350_o : std_logic;
  signal n2351_o : std_logic;
  signal n2352_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n2353 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2356_o : std_logic;
  signal n2357_o : std_logic;
  signal n2358_o : std_logic;
  signal n2359_o : std_logic;
  signal n2360_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n2361 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2364_o : std_logic;
  signal n2365_o : std_logic;
  signal n2366_o : std_logic;
  signal n2367_o : std_logic;
  signal n2368_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n2369 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2372_o : std_logic;
  signal n2373_o : std_logic;
  signal n2374_o : std_logic;
  signal n2375_o : std_logic;
  signal n2376_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n2377 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2380_o : std_logic;
  signal n2381_o : std_logic;
  signal n2382_o : std_logic;
  signal n2383_o : std_logic;
  signal n2384_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n2385 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2388_o : std_logic;
  signal n2389_o : std_logic;
  signal n2390_o : std_logic;
  signal n2391_o : std_logic;
  signal n2392_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n2393 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2396_o : std_logic;
  signal n2397_o : std_logic;
  signal n2398_o : std_logic;
  signal n2399_o : std_logic;
  signal n2400_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n2401 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2404_o : std_logic;
  signal n2405_o : std_logic;
  signal n2406_o : std_logic;
  signal n2407_o : std_logic;
  signal n2408_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n2409 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2412_o : std_logic;
  signal n2413_o : std_logic;
  signal n2414_o : std_logic_vector (16 downto 0);
  signal n2415_o : std_logic_vector (16 downto 0);
  signal n2416_o : std_logic_vector (16 downto 0);
  signal n2417_o : std_logic_vector (16 downto 0);
  signal n2418_o : std_logic_vector (16 downto 0);
  signal n2419_o : std_logic_vector (16 downto 0);
  signal n2420_o : std_logic_vector (16 downto 0);
  signal n2421_o : std_logic_vector (16 downto 0);
  signal n2422_o : std_logic_vector (16 downto 0);
  signal n2423_o : std_logic_vector (16 downto 0);
  signal n2424_o : std_logic_vector (16 downto 0);
  signal n2425_o : std_logic_vector (16 downto 0);
  signal n2426_o : std_logic_vector (16 downto 0);
  signal n2427_o : std_logic_vector (16 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n2414_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n2415_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n2416_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n2417_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n2418_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n2419_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n2420_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n2421_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n2422_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n2423_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n2424_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n2425_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n2426_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n2427_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n1544_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1545_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1546_o <= n1544_o & n1545_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n1547 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n1546_o,
    o => gen1_n1_cnot1_j_o);
  -- vhdl_source/cnot_reg.vhdl:15:16
  n1550_o <= gen1_n1_cnot1_j_n1547 (1);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n1551_o <= gen1_n1_cnot1_j_n1547 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1552_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1553_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1554_o <= n1552_o & n1553_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n1555 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n1554_o,
    o => gen1_n2_cnot1_j_o);
  n1558_o <= gen1_n2_cnot1_j_n1555 (1);
  n1559_o <= gen1_n2_cnot1_j_n1555 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1560_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1561_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1562_o <= n1560_o & n1561_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n1563 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n1562_o,
    o => gen1_n3_cnot1_j_o);
  n1566_o <= gen1_n3_cnot1_j_n1563 (1);
  n1567_o <= gen1_n3_cnot1_j_n1563 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1568_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1569_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1570_o <= n1568_o & n1569_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n1571 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n1570_o,
    o => gen1_n4_cnot1_j_o);
  n1574_o <= gen1_n4_cnot1_j_n1571 (1);
  n1575_o <= gen1_n4_cnot1_j_n1571 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1576_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1577_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1578_o <= n1576_o & n1577_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n1579 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n1578_o,
    o => gen1_n5_cnot1_j_o);
  n1582_o <= gen1_n5_cnot1_j_n1579 (1);
  n1583_o <= gen1_n5_cnot1_j_n1579 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1584_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1585_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1586_o <= n1584_o & n1585_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n1587 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n1586_o,
    o => gen1_n6_cnot1_j_o);
  n1590_o <= gen1_n6_cnot1_j_n1587 (1);
  n1591_o <= gen1_n6_cnot1_j_n1587 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1592_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1593_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1594_o <= n1592_o & n1593_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n1595 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n1594_o,
    o => gen1_n7_cnot1_j_o);
  n1598_o <= gen1_n7_cnot1_j_n1595 (1);
  n1599_o <= gen1_n7_cnot1_j_n1595 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1600_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1601_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1602_o <= n1600_o & n1601_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n1603 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n1602_o,
    o => gen1_n8_cnot1_j_o);
  n1606_o <= gen1_n8_cnot1_j_n1603 (1);
  n1607_o <= gen1_n8_cnot1_j_n1603 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1608_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1609_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1610_o <= n1608_o & n1609_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n1611 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n1610_o,
    o => gen1_n9_cnot1_j_o);
  n1614_o <= gen1_n9_cnot1_j_n1611 (1);
  n1615_o <= gen1_n9_cnot1_j_n1611 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1616_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1617_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1618_o <= n1616_o & n1617_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n1619 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n1618_o,
    o => gen1_n10_cnot1_j_o);
  n1622_o <= gen1_n10_cnot1_j_n1619 (1);
  n1623_o <= gen1_n10_cnot1_j_n1619 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1624_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1625_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1626_o <= n1624_o & n1625_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n1627 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n1626_o,
    o => gen1_n11_cnot1_j_o);
  n1630_o <= gen1_n11_cnot1_j_n1627 (1);
  n1631_o <= gen1_n11_cnot1_j_n1627 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1632_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1633_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1634_o <= n1632_o & n1633_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n1635 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n1634_o,
    o => gen1_n12_cnot1_j_o);
  n1638_o <= gen1_n12_cnot1_j_n1635 (1);
  n1639_o <= gen1_n12_cnot1_j_n1635 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1640_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1641_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1642_o <= n1640_o & n1641_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n1643 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n1642_o,
    o => gen1_n13_cnot1_j_o);
  n1646_o <= gen1_n13_cnot1_j_n1643 (1);
  n1647_o <= gen1_n13_cnot1_j_n1643 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1648_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1649_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1650_o <= n1648_o & n1649_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n1651 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n1650_o,
    o => gen1_n14_cnot1_j_o);
  n1654_o <= gen1_n14_cnot1_j_n1651 (1);
  n1655_o <= gen1_n14_cnot1_j_n1651 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1656_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1657_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1658_o <= n1656_o & n1657_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n1659 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n1658_o,
    o => gen1_n15_cnot1_j_o);
  n1662_o <= gen1_n15_cnot1_j_n1659 (1);
  n1663_o <= gen1_n15_cnot1_j_n1659 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1664_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1665_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1666_o <= n1664_o & n1665_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n1667 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n1666_o,
    o => gen1_n16_cnot1_j_o);
  n1670_o <= gen1_n16_cnot1_j_n1667 (1);
  n1671_o <= gen1_n16_cnot1_j_n1667 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n1672_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n1673_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n1674_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n1675_o <= s1_a (16);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1676_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1677_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1678_o <= n1676_o & n1677_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n1679 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n1678_o,
    o => gen2_n16_cnot2_j_o);
  n1682_o <= gen2_n16_cnot2_j_n1679 (1);
  n1683_o <= gen2_n16_cnot2_j_n1679 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1684_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1685_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1686_o <= n1684_o & n1685_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n1687 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n1686_o,
    o => gen2_n15_cnot2_j_o);
  n1690_o <= gen2_n15_cnot2_j_n1687 (1);
  n1691_o <= gen2_n15_cnot2_j_n1687 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1692_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1693_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1694_o <= n1692_o & n1693_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n1695 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n1694_o,
    o => gen2_n14_cnot2_j_o);
  n1698_o <= gen2_n14_cnot2_j_n1695 (1);
  n1699_o <= gen2_n14_cnot2_j_n1695 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1700_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1701_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1702_o <= n1700_o & n1701_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n1703 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n1702_o,
    o => gen2_n13_cnot2_j_o);
  n1706_o <= gen2_n13_cnot2_j_n1703 (1);
  n1707_o <= gen2_n13_cnot2_j_n1703 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1708_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1709_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1710_o <= n1708_o & n1709_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n1711 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n1710_o,
    o => gen2_n12_cnot2_j_o);
  n1714_o <= gen2_n12_cnot2_j_n1711 (1);
  n1715_o <= gen2_n12_cnot2_j_n1711 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1716_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1717_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1718_o <= n1716_o & n1717_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n1719 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n1718_o,
    o => gen2_n11_cnot2_j_o);
  n1722_o <= gen2_n11_cnot2_j_n1719 (1);
  n1723_o <= gen2_n11_cnot2_j_n1719 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1724_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1725_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1726_o <= n1724_o & n1725_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n1727 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n1726_o,
    o => gen2_n10_cnot2_j_o);
  n1730_o <= gen2_n10_cnot2_j_n1727 (1);
  n1731_o <= gen2_n10_cnot2_j_n1727 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1732_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1733_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1734_o <= n1732_o & n1733_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n1735 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n1734_o,
    o => gen2_n9_cnot2_j_o);
  n1738_o <= gen2_n9_cnot2_j_n1735 (1);
  n1739_o <= gen2_n9_cnot2_j_n1735 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1740_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1741_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1742_o <= n1740_o & n1741_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n1743 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n1742_o,
    o => gen2_n8_cnot2_j_o);
  n1746_o <= gen2_n8_cnot2_j_n1743 (1);
  n1747_o <= gen2_n8_cnot2_j_n1743 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1748_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1749_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1750_o <= n1748_o & n1749_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n1751 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n1750_o,
    o => gen2_n7_cnot2_j_o);
  n1754_o <= gen2_n7_cnot2_j_n1751 (1);
  n1755_o <= gen2_n7_cnot2_j_n1751 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1756_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1757_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1758_o <= n1756_o & n1757_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n1759 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n1758_o,
    o => gen2_n6_cnot2_j_o);
  n1762_o <= gen2_n6_cnot2_j_n1759 (1);
  n1763_o <= gen2_n6_cnot2_j_n1759 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1764_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1765_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1766_o <= n1764_o & n1765_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n1767 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n1766_o,
    o => gen2_n5_cnot2_j_o);
  n1770_o <= gen2_n5_cnot2_j_n1767 (1);
  n1771_o <= gen2_n5_cnot2_j_n1767 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1772_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1773_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1774_o <= n1772_o & n1773_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n1775 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n1774_o,
    o => gen2_n4_cnot2_j_o);
  n1778_o <= gen2_n4_cnot2_j_n1775 (1);
  n1779_o <= gen2_n4_cnot2_j_n1775 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1780_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1781_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1782_o <= n1780_o & n1781_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n1783 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n1782_o,
    o => gen2_n3_cnot2_j_o);
  n1786_o <= gen2_n3_cnot2_j_n1783 (1);
  n1787_o <= gen2_n3_cnot2_j_n1783 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1788_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1789_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1790_o <= n1788_o & n1789_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n1791 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n1790_o,
    o => gen2_n2_cnot2_j_o);
  n1794_o <= gen2_n2_cnot2_j_n1791 (1);
  n1795_o <= gen2_n2_cnot2_j_n1791 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n1796_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n1797_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1798_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1799_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1800_o <= n1798_o & n1799_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1801_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1802_o <= n1800_o & n1801_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n1803 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n1802_o,
    o => gen3_n1_ccnot3_j_o);
  n1806_o <= gen3_n1_ccnot3_j_n1803 (2);
  n1807_o <= gen3_n1_ccnot3_j_n1803 (1);
  n1808_o <= gen3_n1_ccnot3_j_n1803 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1809_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1810_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1811_o <= n1809_o & n1810_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1812_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1813_o <= n1811_o & n1812_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n1814 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n1813_o,
    o => gen3_n2_ccnot3_j_o);
  n1817_o <= gen3_n2_ccnot3_j_n1814 (2);
  n1818_o <= gen3_n2_ccnot3_j_n1814 (1);
  n1819_o <= gen3_n2_ccnot3_j_n1814 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1820_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1821_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1822_o <= n1820_o & n1821_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1823_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1824_o <= n1822_o & n1823_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n1825 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n1824_o,
    o => gen3_n3_ccnot3_j_o);
  n1828_o <= gen3_n3_ccnot3_j_n1825 (2);
  n1829_o <= gen3_n3_ccnot3_j_n1825 (1);
  n1830_o <= gen3_n3_ccnot3_j_n1825 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1831_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1832_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1833_o <= n1831_o & n1832_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1834_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1835_o <= n1833_o & n1834_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n1836 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n1835_o,
    o => gen3_n4_ccnot3_j_o);
  n1839_o <= gen3_n4_ccnot3_j_n1836 (2);
  n1840_o <= gen3_n4_ccnot3_j_n1836 (1);
  n1841_o <= gen3_n4_ccnot3_j_n1836 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1842_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1843_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1844_o <= n1842_o & n1843_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1845_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1846_o <= n1844_o & n1845_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n1847 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n1846_o,
    o => gen3_n5_ccnot3_j_o);
  n1850_o <= gen3_n5_ccnot3_j_n1847 (2);
  n1851_o <= gen3_n5_ccnot3_j_n1847 (1);
  n1852_o <= gen3_n5_ccnot3_j_n1847 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1853_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1854_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1855_o <= n1853_o & n1854_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1856_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1857_o <= n1855_o & n1856_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n1858 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n1857_o,
    o => gen3_n6_ccnot3_j_o);
  n1861_o <= gen3_n6_ccnot3_j_n1858 (2);
  n1862_o <= gen3_n6_ccnot3_j_n1858 (1);
  n1863_o <= gen3_n6_ccnot3_j_n1858 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1864_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1865_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1866_o <= n1864_o & n1865_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1867_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1868_o <= n1866_o & n1867_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n1869 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n1868_o,
    o => gen3_n7_ccnot3_j_o);
  n1872_o <= gen3_n7_ccnot3_j_n1869 (2);
  n1873_o <= gen3_n7_ccnot3_j_n1869 (1);
  n1874_o <= gen3_n7_ccnot3_j_n1869 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1875_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1876_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1877_o <= n1875_o & n1876_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1878_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1879_o <= n1877_o & n1878_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n1880 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n1879_o,
    o => gen3_n8_ccnot3_j_o);
  n1883_o <= gen3_n8_ccnot3_j_n1880 (2);
  n1884_o <= gen3_n8_ccnot3_j_n1880 (1);
  n1885_o <= gen3_n8_ccnot3_j_n1880 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1886_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1887_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1888_o <= n1886_o & n1887_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1889_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1890_o <= n1888_o & n1889_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n1891 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n1890_o,
    o => gen3_n9_ccnot3_j_o);
  n1894_o <= gen3_n9_ccnot3_j_n1891 (2);
  n1895_o <= gen3_n9_ccnot3_j_n1891 (1);
  n1896_o <= gen3_n9_ccnot3_j_n1891 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1897_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1898_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1899_o <= n1897_o & n1898_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1900_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1901_o <= n1899_o & n1900_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n1902 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n1901_o,
    o => gen3_n10_ccnot3_j_o);
  n1905_o <= gen3_n10_ccnot3_j_n1902 (2);
  n1906_o <= gen3_n10_ccnot3_j_n1902 (1);
  n1907_o <= gen3_n10_ccnot3_j_n1902 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1908_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1909_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1910_o <= n1908_o & n1909_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1911_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1912_o <= n1910_o & n1911_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n1913 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n1912_o,
    o => gen3_n11_ccnot3_j_o);
  n1916_o <= gen3_n11_ccnot3_j_n1913 (2);
  n1917_o <= gen3_n11_ccnot3_j_n1913 (1);
  n1918_o <= gen3_n11_ccnot3_j_n1913 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1919_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1920_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1921_o <= n1919_o & n1920_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1922_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1923_o <= n1921_o & n1922_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n1924 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n1923_o,
    o => gen3_n12_ccnot3_j_o);
  n1927_o <= gen3_n12_ccnot3_j_n1924 (2);
  n1928_o <= gen3_n12_ccnot3_j_n1924 (1);
  n1929_o <= gen3_n12_ccnot3_j_n1924 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1930_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1931_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1932_o <= n1930_o & n1931_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1933_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1934_o <= n1932_o & n1933_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n1935 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n1934_o,
    o => gen3_n13_ccnot3_j_o);
  n1938_o <= gen3_n13_ccnot3_j_n1935 (2);
  n1939_o <= gen3_n13_ccnot3_j_n1935 (1);
  n1940_o <= gen3_n13_ccnot3_j_n1935 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1941_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1942_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1943_o <= n1941_o & n1942_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1944_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1945_o <= n1943_o & n1944_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n1946 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n1945_o,
    o => gen3_n14_ccnot3_j_o);
  n1949_o <= gen3_n14_ccnot3_j_n1946 (2);
  n1950_o <= gen3_n14_ccnot3_j_n1946 (1);
  n1951_o <= gen3_n14_ccnot3_j_n1946 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1952_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1953_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1954_o <= n1952_o & n1953_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1955_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1956_o <= n1954_o & n1955_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n1957 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n1956_o,
    o => gen3_n15_ccnot3_j_o);
  n1960_o <= gen3_n15_ccnot3_j_n1957 (2);
  n1961_o <= gen3_n15_ccnot3_j_n1957 (1);
  n1962_o <= gen3_n15_ccnot3_j_n1957 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1963_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1964_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1965_o <= n1963_o & n1964_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1966_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1967_o <= n1965_o & n1966_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n1968 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n1967_o,
    o => gen3_n16_ccnot3_j_o);
  n1971_o <= gen3_n16_ccnot3_j_n1968 (2);
  n1972_o <= gen3_n16_ccnot3_j_n1968 (1);
  n1973_o <= gen3_n16_ccnot3_j_n1968 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n1974_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:116:25
  n1975_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:119:41
  n1976_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:119:53
  n1977_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:119:47
  n1978_o <= n1976_o & n1977_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n1979 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n1978_o,
    o => cnot_4_o);
  n1982_o <= cnot_4_n1979 (1);
  n1983_o <= cnot_4_n1979 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1984_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1985_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1986_o <= n1984_o & n1985_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1987_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1988_o <= n1986_o & n1987_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n1989 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n1988_o,
    o => gen4_n15_peres4_j_o);
  n1992_o <= gen4_n15_peres4_j_n1989 (2);
  n1993_o <= gen4_n15_peres4_j_n1989 (1);
  n1994_o <= gen4_n15_peres4_j_n1989 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1995_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1996_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1997_o <= n1995_o & n1996_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1998_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1999_o <= n1997_o & n1998_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n2000 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n1999_o,
    o => gen4_n14_peres4_j_o);
  n2003_o <= gen4_n14_peres4_j_n2000 (2);
  n2004_o <= gen4_n14_peres4_j_n2000 (1);
  n2005_o <= gen4_n14_peres4_j_n2000 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2006_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2007_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2008_o <= n2006_o & n2007_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2009_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2010_o <= n2008_o & n2009_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n2011 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n2010_o,
    o => gen4_n13_peres4_j_o);
  n2014_o <= gen4_n13_peres4_j_n2011 (2);
  n2015_o <= gen4_n13_peres4_j_n2011 (1);
  n2016_o <= gen4_n13_peres4_j_n2011 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2017_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2018_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2019_o <= n2017_o & n2018_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2020_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2021_o <= n2019_o & n2020_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n2022 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n2021_o,
    o => gen4_n12_peres4_j_o);
  n2025_o <= gen4_n12_peres4_j_n2022 (2);
  n2026_o <= gen4_n12_peres4_j_n2022 (1);
  n2027_o <= gen4_n12_peres4_j_n2022 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2028_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2029_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2030_o <= n2028_o & n2029_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2031_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2032_o <= n2030_o & n2031_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n2033 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n2032_o,
    o => gen4_n11_peres4_j_o);
  n2036_o <= gen4_n11_peres4_j_n2033 (2);
  n2037_o <= gen4_n11_peres4_j_n2033 (1);
  n2038_o <= gen4_n11_peres4_j_n2033 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2039_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2040_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2041_o <= n2039_o & n2040_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2042_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2043_o <= n2041_o & n2042_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n2044 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n2043_o,
    o => gen4_n10_peres4_j_o);
  n2047_o <= gen4_n10_peres4_j_n2044 (2);
  n2048_o <= gen4_n10_peres4_j_n2044 (1);
  n2049_o <= gen4_n10_peres4_j_n2044 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2050_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2051_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2052_o <= n2050_o & n2051_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2053_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2054_o <= n2052_o & n2053_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n2055 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n2054_o,
    o => gen4_n9_peres4_j_o);
  n2058_o <= gen4_n9_peres4_j_n2055 (2);
  n2059_o <= gen4_n9_peres4_j_n2055 (1);
  n2060_o <= gen4_n9_peres4_j_n2055 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2061_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2062_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2063_o <= n2061_o & n2062_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2064_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2065_o <= n2063_o & n2064_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n2066 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n2065_o,
    o => gen4_n8_peres4_j_o);
  n2069_o <= gen4_n8_peres4_j_n2066 (2);
  n2070_o <= gen4_n8_peres4_j_n2066 (1);
  n2071_o <= gen4_n8_peres4_j_n2066 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2072_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2073_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2074_o <= n2072_o & n2073_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2075_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2076_o <= n2074_o & n2075_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n2077 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n2076_o,
    o => gen4_n7_peres4_j_o);
  n2080_o <= gen4_n7_peres4_j_n2077 (2);
  n2081_o <= gen4_n7_peres4_j_n2077 (1);
  n2082_o <= gen4_n7_peres4_j_n2077 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2083_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2084_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2085_o <= n2083_o & n2084_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2086_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2087_o <= n2085_o & n2086_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n2088 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n2087_o,
    o => gen4_n6_peres4_j_o);
  n2091_o <= gen4_n6_peres4_j_n2088 (2);
  n2092_o <= gen4_n6_peres4_j_n2088 (1);
  n2093_o <= gen4_n6_peres4_j_n2088 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2094_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2095_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2096_o <= n2094_o & n2095_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2097_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2098_o <= n2096_o & n2097_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n2099 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n2098_o,
    o => gen4_n5_peres4_j_o);
  n2102_o <= gen4_n5_peres4_j_n2099 (2);
  n2103_o <= gen4_n5_peres4_j_n2099 (1);
  n2104_o <= gen4_n5_peres4_j_n2099 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2105_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2106_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2107_o <= n2105_o & n2106_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2108_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2109_o <= n2107_o & n2108_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n2110 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n2109_o,
    o => gen4_n4_peres4_j_o);
  n2113_o <= gen4_n4_peres4_j_n2110 (2);
  n2114_o <= gen4_n4_peres4_j_n2110 (1);
  n2115_o <= gen4_n4_peres4_j_n2110 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2116_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2117_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2118_o <= n2116_o & n2117_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2119_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2120_o <= n2118_o & n2119_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n2121 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n2120_o,
    o => gen4_n3_peres4_j_o);
  n2124_o <= gen4_n3_peres4_j_n2121 (2);
  n2125_o <= gen4_n3_peres4_j_n2121 (1);
  n2126_o <= gen4_n3_peres4_j_n2121 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2127_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2128_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2129_o <= n2127_o & n2128_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2130_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2131_o <= n2129_o & n2130_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n2132 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n2131_o,
    o => gen4_n2_peres4_j_o);
  n2135_o <= gen4_n2_peres4_j_n2132 (2);
  n2136_o <= gen4_n2_peres4_j_n2132 (1);
  n2137_o <= gen4_n2_peres4_j_n2132 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2138_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2139_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2140_o <= n2138_o & n2139_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2141_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2142_o <= n2140_o & n2141_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n2143 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n2142_o,
    o => gen4_n1_peres4_j_o);
  n2146_o <= gen4_n1_peres4_j_n2143 (2);
  n2147_o <= gen4_n1_peres4_j_n2143 (1);
  n2148_o <= gen4_n1_peres4_j_n2143 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2149_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2150_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2151_o <= n2149_o & n2150_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2152_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2153_o <= n2151_o & n2152_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n2154 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n2153_o,
    o => gen4_n0_peres4_j_o);
  n2157_o <= gen4_n0_peres4_j_n2154 (2);
  n2158_o <= gen4_n0_peres4_j_n2154 (1);
  n2159_o <= gen4_n0_peres4_j_n2154 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n2160_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n2161_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2162_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2163_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2164_o <= n2162_o & n2163_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n2165 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n2164_o,
    o => gen5_n1_cnot5_j_o);
  n2168_o <= gen5_n1_cnot5_j_n2165 (1);
  n2169_o <= gen5_n1_cnot5_j_n2165 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2170_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2171_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2172_o <= n2170_o & n2171_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n2173 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n2172_o,
    o => gen5_n2_cnot5_j_o);
  n2176_o <= gen5_n2_cnot5_j_n2173 (1);
  n2177_o <= gen5_n2_cnot5_j_n2173 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2178_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2179_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2180_o <= n2178_o & n2179_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n2181 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n2180_o,
    o => gen5_n3_cnot5_j_o);
  n2184_o <= gen5_n3_cnot5_j_n2181 (1);
  n2185_o <= gen5_n3_cnot5_j_n2181 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2186_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2187_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2188_o <= n2186_o & n2187_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n2189 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n2188_o,
    o => gen5_n4_cnot5_j_o);
  n2192_o <= gen5_n4_cnot5_j_n2189 (1);
  n2193_o <= gen5_n4_cnot5_j_n2189 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2194_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2195_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2196_o <= n2194_o & n2195_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n2197 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n2196_o,
    o => gen5_n5_cnot5_j_o);
  n2200_o <= gen5_n5_cnot5_j_n2197 (1);
  n2201_o <= gen5_n5_cnot5_j_n2197 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2202_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2203_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2204_o <= n2202_o & n2203_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n2205 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n2204_o,
    o => gen5_n6_cnot5_j_o);
  n2208_o <= gen5_n6_cnot5_j_n2205 (1);
  n2209_o <= gen5_n6_cnot5_j_n2205 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2210_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2211_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2212_o <= n2210_o & n2211_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n2213 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n2212_o,
    o => gen5_n7_cnot5_j_o);
  n2216_o <= gen5_n7_cnot5_j_n2213 (1);
  n2217_o <= gen5_n7_cnot5_j_n2213 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2218_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2219_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2220_o <= n2218_o & n2219_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n2221 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n2220_o,
    o => gen5_n8_cnot5_j_o);
  n2224_o <= gen5_n8_cnot5_j_n2221 (1);
  n2225_o <= gen5_n8_cnot5_j_n2221 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2226_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2227_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2228_o <= n2226_o & n2227_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n2229 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n2228_o,
    o => gen5_n9_cnot5_j_o);
  n2232_o <= gen5_n9_cnot5_j_n2229 (1);
  n2233_o <= gen5_n9_cnot5_j_n2229 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2234_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2235_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2236_o <= n2234_o & n2235_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n2237 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n2236_o,
    o => gen5_n10_cnot5_j_o);
  n2240_o <= gen5_n10_cnot5_j_n2237 (1);
  n2241_o <= gen5_n10_cnot5_j_n2237 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2242_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2243_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2244_o <= n2242_o & n2243_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n2245 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n2244_o,
    o => gen5_n11_cnot5_j_o);
  n2248_o <= gen5_n11_cnot5_j_n2245 (1);
  n2249_o <= gen5_n11_cnot5_j_n2245 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2250_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2251_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2252_o <= n2250_o & n2251_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n2253 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n2252_o,
    o => gen5_n12_cnot5_j_o);
  n2256_o <= gen5_n12_cnot5_j_n2253 (1);
  n2257_o <= gen5_n12_cnot5_j_n2253 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2258_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2259_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2260_o <= n2258_o & n2259_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n2261 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n2260_o,
    o => gen5_n13_cnot5_j_o);
  n2264_o <= gen5_n13_cnot5_j_n2261 (1);
  n2265_o <= gen5_n13_cnot5_j_n2261 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2266_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2267_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2268_o <= n2266_o & n2267_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n2269 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n2268_o,
    o => gen5_n14_cnot5_j_o);
  n2272_o <= gen5_n14_cnot5_j_n2269 (1);
  n2273_o <= gen5_n14_cnot5_j_n2269 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2274_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2275_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2276_o <= n2274_o & n2275_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n2277 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n2276_o,
    o => gen5_n15_cnot5_j_o);
  n2280_o <= gen5_n15_cnot5_j_n2277 (1);
  n2281_o <= gen5_n15_cnot5_j_n2277 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n2282_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n2283_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:142:23
  n2284_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n2285_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2286_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2287_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2288_o <= n2286_o & n2287_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n2289 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n2288_o,
    o => gen6_n1_cnot1_j_o);
  n2292_o <= gen6_n1_cnot1_j_n2289 (1);
  n2293_o <= gen6_n1_cnot1_j_n2289 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2294_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2295_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2296_o <= n2294_o & n2295_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n2297 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n2296_o,
    o => gen6_n2_cnot1_j_o);
  n2300_o <= gen6_n2_cnot1_j_n2297 (1);
  n2301_o <= gen6_n2_cnot1_j_n2297 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2302_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2303_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2304_o <= n2302_o & n2303_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n2305 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n2304_o,
    o => gen6_n3_cnot1_j_o);
  n2308_o <= gen6_n3_cnot1_j_n2305 (1);
  n2309_o <= gen6_n3_cnot1_j_n2305 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2310_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2311_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2312_o <= n2310_o & n2311_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n2313 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n2312_o,
    o => gen6_n4_cnot1_j_o);
  n2316_o <= gen6_n4_cnot1_j_n2313 (1);
  n2317_o <= gen6_n4_cnot1_j_n2313 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2318_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2319_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2320_o <= n2318_o & n2319_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n2321 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n2320_o,
    o => gen6_n5_cnot1_j_o);
  n2324_o <= gen6_n5_cnot1_j_n2321 (1);
  n2325_o <= gen6_n5_cnot1_j_n2321 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2326_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2327_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2328_o <= n2326_o & n2327_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n2329 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n2328_o,
    o => gen6_n6_cnot1_j_o);
  n2332_o <= gen6_n6_cnot1_j_n2329 (1);
  n2333_o <= gen6_n6_cnot1_j_n2329 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2334_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2335_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2336_o <= n2334_o & n2335_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n2337 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n2336_o,
    o => gen6_n7_cnot1_j_o);
  n2340_o <= gen6_n7_cnot1_j_n2337 (1);
  n2341_o <= gen6_n7_cnot1_j_n2337 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2342_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2343_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2344_o <= n2342_o & n2343_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n2345 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n2344_o,
    o => gen6_n8_cnot1_j_o);
  n2348_o <= gen6_n8_cnot1_j_n2345 (1);
  n2349_o <= gen6_n8_cnot1_j_n2345 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2350_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2351_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2352_o <= n2350_o & n2351_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n2353 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n2352_o,
    o => gen6_n9_cnot1_j_o);
  n2356_o <= gen6_n9_cnot1_j_n2353 (1);
  n2357_o <= gen6_n9_cnot1_j_n2353 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2358_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2359_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2360_o <= n2358_o & n2359_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n2361 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n2360_o,
    o => gen6_n10_cnot1_j_o);
  n2364_o <= gen6_n10_cnot1_j_n2361 (1);
  n2365_o <= gen6_n10_cnot1_j_n2361 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2366_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2367_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2368_o <= n2366_o & n2367_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n2369 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n2368_o,
    o => gen6_n11_cnot1_j_o);
  n2372_o <= gen6_n11_cnot1_j_n2369 (1);
  n2373_o <= gen6_n11_cnot1_j_n2369 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2374_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2375_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2376_o <= n2374_o & n2375_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n2377 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n2376_o,
    o => gen6_n12_cnot1_j_o);
  n2380_o <= gen6_n12_cnot1_j_n2377 (1);
  n2381_o <= gen6_n12_cnot1_j_n2377 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2382_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2383_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2384_o <= n2382_o & n2383_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n2385 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n2384_o,
    o => gen6_n13_cnot1_j_o);
  n2388_o <= gen6_n13_cnot1_j_n2385 (1);
  n2389_o <= gen6_n13_cnot1_j_n2385 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2390_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2391_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2392_o <= n2390_o & n2391_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n2393 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n2392_o,
    o => gen6_n14_cnot1_j_o);
  n2396_o <= gen6_n14_cnot1_j_n2393 (1);
  n2397_o <= gen6_n14_cnot1_j_n2393 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2398_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2399_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2400_o <= n2398_o & n2399_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n2401 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n2400_o,
    o => gen6_n15_cnot1_j_o);
  n2404_o <= gen6_n15_cnot1_j_n2401 (1);
  n2405_o <= gen6_n15_cnot1_j_n2401 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2406_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2407_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2408_o <= n2406_o & n2407_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n2409 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n2408_o,
    o => gen6_n16_cnot1_j_o);
  n2412_o <= gen6_n16_cnot1_j_n2409 (1);
  n2413_o <= gen6_n16_cnot1_j_n2409 (0);
  n2414_o <= n1670_o & n1662_o & n1654_o & n1646_o & n1638_o & n1630_o & n1622_o & n1614_o & n1606_o & n1598_o & n1590_o & n1582_o & n1574_o & n1566_o & n1558_o & n1550_o & n1672_o;
  n2415_o <= n1671_o & n1663_o & n1655_o & n1647_o & n1639_o & n1631_o & n1623_o & n1615_o & n1607_o & n1599_o & n1591_o & n1583_o & n1575_o & n1567_o & n1559_o & n1551_o & n1673_o;
  n2416_o <= n1675_o & n1682_o & n1690_o & n1698_o & n1706_o & n1714_o & n1722_o & n1730_o & n1738_o & n1746_o & n1754_o & n1762_o & n1770_o & n1778_o & n1786_o & n1794_o & n1674_o;
  n2417_o <= n1683_o & n1691_o & n1699_o & n1707_o & n1715_o & n1723_o & n1731_o & n1739_o & n1747_o & n1755_o & n1763_o & n1771_o & n1779_o & n1787_o & n1795_o & n1796_o;
  n2418_o <= n1973_o & n1962_o & n1951_o & n1940_o & n1929_o & n1918_o & n1907_o & n1896_o & n1885_o & n1874_o & n1863_o & n1852_o & n1841_o & n1830_o & n1819_o & n1808_o & n1797_o;
  n2419_o <= n1974_o & n1972_o & n1961_o & n1950_o & n1939_o & n1928_o & n1917_o & n1906_o & n1895_o & n1884_o & n1873_o & n1862_o & n1851_o & n1840_o & n1829_o & n1818_o & n1807_o;
  n2420_o <= n1975_o & n1971_o & n1960_o & n1949_o & n1938_o & n1927_o & n1916_o & n1905_o & n1894_o & n1883_o & n1872_o & n1861_o & n1850_o & n1839_o & n1828_o & n1817_o & n1806_o;
  n2421_o <= n1982_o & n1992_o & n2003_o & n2014_o & n2025_o & n2036_o & n2047_o & n2058_o & n2069_o & n2080_o & n2091_o & n2102_o & n2113_o & n2124_o & n2135_o & n2146_o & n2157_o;
  n2422_o <= n1994_o & n2005_o & n2016_o & n2027_o & n2038_o & n2049_o & n2060_o & n2071_o & n2082_o & n2093_o & n2104_o & n2115_o & n2126_o & n2137_o & n2148_o & n2159_o & n2160_o;
  n2423_o <= n1983_o & n1993_o & n2004_o & n2015_o & n2026_o & n2037_o & n2048_o & n2059_o & n2070_o & n2081_o & n2092_o & n2103_o & n2114_o & n2125_o & n2136_o & n2147_o & n2158_o;
  n2424_o <= n2281_o & n2273_o & n2265_o & n2257_o & n2249_o & n2241_o & n2233_o & n2225_o & n2217_o & n2209_o & n2201_o & n2193_o & n2185_o & n2177_o & n2169_o & n2161_o;
  n2425_o <= n2283_o & n2280_o & n2272_o & n2264_o & n2256_o & n2248_o & n2240_o & n2232_o & n2224_o & n2216_o & n2208_o & n2200_o & n2192_o & n2184_o & n2176_o & n2168_o & n2282_o;
  n2426_o <= n2412_o & n2404_o & n2396_o & n2388_o & n2380_o & n2372_o & n2364_o & n2356_o & n2348_o & n2340_o & n2332_o & n2324_o & n2316_o & n2308_o & n2300_o & n2292_o & n2284_o;
  n2427_o <= n2413_o & n2405_o & n2397_o & n2389_o & n2381_o & n2373_o & n2365_o & n2357_o & n2349_o & n2341_o & n2333_o & n2325_o & n2317_o & n2309_o & n2301_o & n2293_o & n2285_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n1533_o : std_logic;
  signal n1534_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1535 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1538_o : std_logic;
  signal n1539_o : std_logic;
  signal n1540_o : std_logic;
  signal n1541_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n1540_o;
  o <= n1539_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1541_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1533_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1534_o <= n1533_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1535 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1534_o,
    o => gen1_n0_cnot0_o);
  n1538_o <= gen1_n0_cnot0_n1535 (1);
  n1539_o <= gen1_n0_cnot0_n1535 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1540_o <= ctrl_prop (1);
  n1541_o <= n1538_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_18 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (17 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (17 downto 0));
end entity cnot_reg_18;

architecture rtl of cnot_reg_18 is
  signal ctrl_prop : std_logic_vector (18 downto 0);
  signal n1384_o : std_logic;
  signal n1385_o : std_logic;
  signal n1386_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1387 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1390_o : std_logic;
  signal n1391_o : std_logic;
  signal n1392_o : std_logic;
  signal n1393_o : std_logic;
  signal n1394_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1395 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1398_o : std_logic;
  signal n1399_o : std_logic;
  signal n1400_o : std_logic;
  signal n1401_o : std_logic;
  signal n1402_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1403 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1406_o : std_logic;
  signal n1407_o : std_logic;
  signal n1408_o : std_logic;
  signal n1409_o : std_logic;
  signal n1410_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1411 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1414_o : std_logic;
  signal n1415_o : std_logic;
  signal n1416_o : std_logic;
  signal n1417_o : std_logic;
  signal n1418_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n1419 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n1422_o : std_logic;
  signal n1423_o : std_logic;
  signal n1424_o : std_logic;
  signal n1425_o : std_logic;
  signal n1426_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n1427 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n1430_o : std_logic;
  signal n1431_o : std_logic;
  signal n1432_o : std_logic;
  signal n1433_o : std_logic;
  signal n1434_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n1435 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n1438_o : std_logic;
  signal n1439_o : std_logic;
  signal n1440_o : std_logic;
  signal n1441_o : std_logic;
  signal n1442_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n1443 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n1446_o : std_logic;
  signal n1447_o : std_logic;
  signal n1448_o : std_logic;
  signal n1449_o : std_logic;
  signal n1450_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n1451 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n1454_o : std_logic;
  signal n1455_o : std_logic;
  signal n1456_o : std_logic;
  signal n1457_o : std_logic;
  signal n1458_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n1459 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n1462_o : std_logic;
  signal n1463_o : std_logic;
  signal n1464_o : std_logic;
  signal n1465_o : std_logic;
  signal n1466_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n1467 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n1470_o : std_logic;
  signal n1471_o : std_logic;
  signal n1472_o : std_logic;
  signal n1473_o : std_logic;
  signal n1474_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n1475 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n1478_o : std_logic;
  signal n1479_o : std_logic;
  signal n1480_o : std_logic;
  signal n1481_o : std_logic;
  signal n1482_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n1483 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n1486_o : std_logic;
  signal n1487_o : std_logic;
  signal n1488_o : std_logic;
  signal n1489_o : std_logic;
  signal n1490_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n1491 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n1494_o : std_logic;
  signal n1495_o : std_logic;
  signal n1496_o : std_logic;
  signal n1497_o : std_logic;
  signal n1498_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n1499 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n1502_o : std_logic;
  signal n1503_o : std_logic;
  signal n1504_o : std_logic;
  signal n1505_o : std_logic;
  signal n1506_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n1507 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n1510_o : std_logic;
  signal n1511_o : std_logic;
  signal n1512_o : std_logic;
  signal n1513_o : std_logic;
  signal n1514_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n1515 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n1518_o : std_logic;
  signal n1519_o : std_logic;
  signal n1520_o : std_logic;
  signal n1521_o : std_logic;
  signal n1522_o : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot0_n1523 : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot0_o : std_logic_vector (1 downto 0);
  signal n1526_o : std_logic;
  signal n1527_o : std_logic;
  signal n1528_o : std_logic;
  signal n1529_o : std_logic_vector (17 downto 0);
  signal n1530_o : std_logic_vector (18 downto 0);
begin
  ctrl_out <= n1528_o;
  o <= n1529_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1530_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1384_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1385_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1386_o <= n1384_o & n1385_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1387 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1386_o,
    o => gen1_n0_cnot0_o);
  n1390_o <= gen1_n0_cnot0_n1387 (1);
  n1391_o <= gen1_n0_cnot0_n1387 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1392_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1393_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1394_o <= n1392_o & n1393_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1395 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1394_o,
    o => gen1_n1_cnot0_o);
  n1398_o <= gen1_n1_cnot0_n1395 (1);
  n1399_o <= gen1_n1_cnot0_n1395 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1400_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1401_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1402_o <= n1400_o & n1401_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1403 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1402_o,
    o => gen1_n2_cnot0_o);
  n1406_o <= gen1_n2_cnot0_n1403 (1);
  n1407_o <= gen1_n2_cnot0_n1403 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1408_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1409_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1410_o <= n1408_o & n1409_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1411 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1410_o,
    o => gen1_n3_cnot0_o);
  n1414_o <= gen1_n3_cnot0_n1411 (1);
  n1415_o <= gen1_n3_cnot0_n1411 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1416_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1417_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1418_o <= n1416_o & n1417_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n1419 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n1418_o,
    o => gen1_n4_cnot0_o);
  n1422_o <= gen1_n4_cnot0_n1419 (1);
  n1423_o <= gen1_n4_cnot0_n1419 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1424_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1425_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1426_o <= n1424_o & n1425_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n1427 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n1426_o,
    o => gen1_n5_cnot0_o);
  n1430_o <= gen1_n5_cnot0_n1427 (1);
  n1431_o <= gen1_n5_cnot0_n1427 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1432_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1433_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1434_o <= n1432_o & n1433_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n1435 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n1434_o,
    o => gen1_n6_cnot0_o);
  n1438_o <= gen1_n6_cnot0_n1435 (1);
  n1439_o <= gen1_n6_cnot0_n1435 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1440_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1441_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1442_o <= n1440_o & n1441_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n1443 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n1442_o,
    o => gen1_n7_cnot0_o);
  n1446_o <= gen1_n7_cnot0_n1443 (1);
  n1447_o <= gen1_n7_cnot0_n1443 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1448_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1449_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1450_o <= n1448_o & n1449_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n1451 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n1450_o,
    o => gen1_n8_cnot0_o);
  n1454_o <= gen1_n8_cnot0_n1451 (1);
  n1455_o <= gen1_n8_cnot0_n1451 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1456_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1457_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1458_o <= n1456_o & n1457_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n1459 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n1458_o,
    o => gen1_n9_cnot0_o);
  n1462_o <= gen1_n9_cnot0_n1459 (1);
  n1463_o <= gen1_n9_cnot0_n1459 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1464_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1465_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1466_o <= n1464_o & n1465_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n1467 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n1466_o,
    o => gen1_n10_cnot0_o);
  n1470_o <= gen1_n10_cnot0_n1467 (1);
  n1471_o <= gen1_n10_cnot0_n1467 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1472_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1473_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1474_o <= n1472_o & n1473_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n1475 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n1474_o,
    o => gen1_n11_cnot0_o);
  n1478_o <= gen1_n11_cnot0_n1475 (1);
  n1479_o <= gen1_n11_cnot0_n1475 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1480_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1481_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1482_o <= n1480_o & n1481_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n1483 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n1482_o,
    o => gen1_n12_cnot0_o);
  n1486_o <= gen1_n12_cnot0_n1483 (1);
  n1487_o <= gen1_n12_cnot0_n1483 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1488_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1489_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1490_o <= n1488_o & n1489_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n1491 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n1490_o,
    o => gen1_n13_cnot0_o);
  n1494_o <= gen1_n13_cnot0_n1491 (1);
  n1495_o <= gen1_n13_cnot0_n1491 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1496_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1497_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1498_o <= n1496_o & n1497_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n1499 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n1498_o,
    o => gen1_n14_cnot0_o);
  n1502_o <= gen1_n14_cnot0_n1499 (1);
  n1503_o <= gen1_n14_cnot0_n1499 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1504_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1505_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1506_o <= n1504_o & n1505_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n1507 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n1506_o,
    o => gen1_n15_cnot0_o);
  n1510_o <= gen1_n15_cnot0_n1507 (1);
  n1511_o <= gen1_n15_cnot0_n1507 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1512_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1513_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1514_o <= n1512_o & n1513_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n1515 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n1514_o,
    o => gen1_n16_cnot0_o);
  n1518_o <= gen1_n16_cnot0_n1515 (1);
  n1519_o <= gen1_n16_cnot0_n1515 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1520_o <= ctrl_prop (17);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1521_o <= i (17);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1522_o <= n1520_o & n1521_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n17_cnot0_n1523 <= gen1_n17_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n17_cnot0 : entity work.cnot port map (
    i => n1522_o,
    o => gen1_n17_cnot0_o);
  n1526_o <= gen1_n17_cnot0_n1523 (1);
  n1527_o <= gen1_n17_cnot0_n1523 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1528_o <= ctrl_prop (18);
  n1529_o <= n1527_o & n1519_o & n1511_o & n1503_o & n1495_o & n1487_o & n1479_o & n1471_o & n1463_o & n1455_o & n1447_o & n1439_o & n1431_o & n1423_o & n1415_o & n1407_o & n1399_o & n1391_o;
  n1530_o <= n1526_o & n1518_o & n1510_o & n1502_o & n1494_o & n1486_o & n1478_o & n1470_o & n1462_o & n1454_o & n1446_o & n1438_o & n1430_o & n1422_o & n1414_o & n1406_o & n1398_o & n1390_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_18 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_sub_in_place_18;

architecture rtl of add_sub_in_place_18 is
  signal b_cnot : std_logic_vector (17 downto 0);
  signal cnotr_n1370 : std_logic;
  signal cnotr_n1371 : std_logic_vector (17 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (17 downto 0);
  signal add_n1376 : std_logic_vector (17 downto 0);
  signal add_n1377 : std_logic_vector (17 downto 0);
  signal add_a_out : std_logic_vector (17 downto 0);
  signal add_s : std_logic_vector (17 downto 0);
begin
  ctrl_out <= cnotr_n1370;
  a_out <= add_n1376;
  s <= add_n1377;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n1371; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n1370 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n1371 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_18 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n1376 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n1377 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_18 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_18 is
  port (
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    w : in std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (17 downto 0);
    b_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_scratch_18;

architecture rtl of add_scratch_18 is
  signal a_s : std_logic_vector (16 downto 0);
  signal b_s : std_logic_vector (16 downto 0);
  signal s_s : std_logic_vector (16 downto 0);
  signal c_s : std_logic_vector (16 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n569_o : std_logic;
  signal n570_o : std_logic;
  signal n571_o : std_logic_vector (1 downto 0);
  signal cnota_n572 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n575_o : std_logic;
  signal n576_o : std_logic;
  signal n577_o : std_logic;
  signal n578_o : std_logic_vector (1 downto 0);
  signal cnotb_n579 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n582_o : std_logic;
  signal n583_o : std_logic;
  signal n584_o : std_logic_vector (1 downto 0);
  signal n585_o : std_logic;
  signal n586_o : std_logic_vector (2 downto 0);
  signal ccnotc_n587 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n590_o : std_logic;
  signal n591_o : std_logic;
  signal n592_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n593_o : std_logic;
  signal n594_o : std_logic;
  signal n595_o : std_logic_vector (1 downto 0);
  signal n596_o : std_logic;
  signal n597_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n598 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n601_o : std_logic;
  signal n602_o : std_logic;
  signal n603_o : std_logic;
  signal n604_o : std_logic;
  signal n605_o : std_logic;
  signal n606_o : std_logic;
  signal n607_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n608 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n611_o : std_logic;
  signal n612_o : std_logic;
  signal n613_o : std_logic;
  signal n614_o : std_logic;
  signal n615_o : std_logic;
  signal n616_o : std_logic;
  signal n617_o : std_logic_vector (1 downto 0);
  signal n618_o : std_logic;
  signal n619_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n620 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n623_o : std_logic;
  signal n624_o : std_logic;
  signal n625_o : std_logic;
  signal n626_o : std_logic;
  signal n627_o : std_logic;
  signal n628_o : std_logic;
  signal n629_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n630 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n633_o : std_logic;
  signal n634_o : std_logic;
  signal n635_o : std_logic;
  signal n636_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n637_o : std_logic;
  signal n638_o : std_logic;
  signal n639_o : std_logic_vector (1 downto 0);
  signal n640_o : std_logic;
  signal n641_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n642 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n645_o : std_logic;
  signal n646_o : std_logic;
  signal n647_o : std_logic;
  signal n648_o : std_logic;
  signal n649_o : std_logic;
  signal n650_o : std_logic;
  signal n651_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n652 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n655_o : std_logic;
  signal n656_o : std_logic;
  signal n657_o : std_logic;
  signal n658_o : std_logic;
  signal n659_o : std_logic;
  signal n660_o : std_logic;
  signal n661_o : std_logic_vector (1 downto 0);
  signal n662_o : std_logic;
  signal n663_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n664 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n667_o : std_logic;
  signal n668_o : std_logic;
  signal n669_o : std_logic;
  signal n670_o : std_logic;
  signal n671_o : std_logic;
  signal n672_o : std_logic;
  signal n673_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n674 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n677_o : std_logic;
  signal n678_o : std_logic;
  signal n679_o : std_logic;
  signal n680_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n681_o : std_logic;
  signal n682_o : std_logic;
  signal n683_o : std_logic_vector (1 downto 0);
  signal n684_o : std_logic;
  signal n685_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n686 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n689_o : std_logic;
  signal n690_o : std_logic;
  signal n691_o : std_logic;
  signal n692_o : std_logic;
  signal n693_o : std_logic;
  signal n694_o : std_logic;
  signal n695_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n696 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n699_o : std_logic;
  signal n700_o : std_logic;
  signal n701_o : std_logic;
  signal n702_o : std_logic;
  signal n703_o : std_logic;
  signal n704_o : std_logic;
  signal n705_o : std_logic_vector (1 downto 0);
  signal n706_o : std_logic;
  signal n707_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n708 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n711_o : std_logic;
  signal n712_o : std_logic;
  signal n713_o : std_logic;
  signal n714_o : std_logic;
  signal n715_o : std_logic;
  signal n716_o : std_logic;
  signal n717_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n718 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n721_o : std_logic;
  signal n722_o : std_logic;
  signal n723_o : std_logic;
  signal n724_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n725_o : std_logic;
  signal n726_o : std_logic;
  signal n727_o : std_logic_vector (1 downto 0);
  signal n728_o : std_logic;
  signal n729_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n730 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n733_o : std_logic;
  signal n734_o : std_logic;
  signal n735_o : std_logic;
  signal n736_o : std_logic;
  signal n737_o : std_logic;
  signal n738_o : std_logic;
  signal n739_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n740 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n743_o : std_logic;
  signal n744_o : std_logic;
  signal n745_o : std_logic;
  signal n746_o : std_logic;
  signal n747_o : std_logic;
  signal n748_o : std_logic;
  signal n749_o : std_logic_vector (1 downto 0);
  signal n750_o : std_logic;
  signal n751_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n752 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n755_o : std_logic;
  signal n756_o : std_logic;
  signal n757_o : std_logic;
  signal n758_o : std_logic;
  signal n759_o : std_logic;
  signal n760_o : std_logic;
  signal n761_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n762 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n765_o : std_logic;
  signal n766_o : std_logic;
  signal n767_o : std_logic;
  signal n768_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n769_o : std_logic;
  signal n770_o : std_logic;
  signal n771_o : std_logic_vector (1 downto 0);
  signal n772_o : std_logic;
  signal n773_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n774 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n777_o : std_logic;
  signal n778_o : std_logic;
  signal n779_o : std_logic;
  signal n780_o : std_logic;
  signal n781_o : std_logic;
  signal n782_o : std_logic;
  signal n783_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n784 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n787_o : std_logic;
  signal n788_o : std_logic;
  signal n789_o : std_logic;
  signal n790_o : std_logic;
  signal n791_o : std_logic;
  signal n792_o : std_logic;
  signal n793_o : std_logic_vector (1 downto 0);
  signal n794_o : std_logic;
  signal n795_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n796 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n799_o : std_logic;
  signal n800_o : std_logic;
  signal n801_o : std_logic;
  signal n802_o : std_logic;
  signal n803_o : std_logic;
  signal n804_o : std_logic;
  signal n805_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n806 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n809_o : std_logic;
  signal n810_o : std_logic;
  signal n811_o : std_logic;
  signal n812_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n813_o : std_logic;
  signal n814_o : std_logic;
  signal n815_o : std_logic_vector (1 downto 0);
  signal n816_o : std_logic;
  signal n817_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n818 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n821_o : std_logic;
  signal n822_o : std_logic;
  signal n823_o : std_logic;
  signal n824_o : std_logic;
  signal n825_o : std_logic;
  signal n826_o : std_logic;
  signal n827_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n828 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n831_o : std_logic;
  signal n832_o : std_logic;
  signal n833_o : std_logic;
  signal n834_o : std_logic;
  signal n835_o : std_logic;
  signal n836_o : std_logic;
  signal n837_o : std_logic_vector (1 downto 0);
  signal n838_o : std_logic;
  signal n839_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n840 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n843_o : std_logic;
  signal n844_o : std_logic;
  signal n845_o : std_logic;
  signal n846_o : std_logic;
  signal n847_o : std_logic;
  signal n848_o : std_logic;
  signal n849_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n850 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n853_o : std_logic;
  signal n854_o : std_logic;
  signal n855_o : std_logic;
  signal n856_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n857_o : std_logic;
  signal n858_o : std_logic;
  signal n859_o : std_logic_vector (1 downto 0);
  signal n860_o : std_logic;
  signal n861_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n862 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n865_o : std_logic;
  signal n866_o : std_logic;
  signal n867_o : std_logic;
  signal n868_o : std_logic;
  signal n869_o : std_logic;
  signal n870_o : std_logic;
  signal n871_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n872 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n875_o : std_logic;
  signal n876_o : std_logic;
  signal n877_o : std_logic;
  signal n878_o : std_logic;
  signal n879_o : std_logic;
  signal n880_o : std_logic;
  signal n881_o : std_logic_vector (1 downto 0);
  signal n882_o : std_logic;
  signal n883_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n884 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n887_o : std_logic;
  signal n888_o : std_logic;
  signal n889_o : std_logic;
  signal n890_o : std_logic;
  signal n891_o : std_logic;
  signal n892_o : std_logic;
  signal n893_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n894 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n897_o : std_logic;
  signal n898_o : std_logic;
  signal n899_o : std_logic;
  signal n900_o : std_logic;
  signal gen1_n8_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid3 : std_logic_vector (3 downto 0);
  signal n901_o : std_logic;
  signal n902_o : std_logic;
  signal n903_o : std_logic_vector (1 downto 0);
  signal n904_o : std_logic;
  signal n905_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_n906 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_o : std_logic_vector (2 downto 0);
  signal n909_o : std_logic;
  signal n910_o : std_logic;
  signal n911_o : std_logic;
  signal n912_o : std_logic;
  signal n913_o : std_logic;
  signal n914_o : std_logic;
  signal n915_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_n916 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_o : std_logic_vector (1 downto 0);
  signal n919_o : std_logic;
  signal n920_o : std_logic;
  signal n921_o : std_logic;
  signal n922_o : std_logic;
  signal n923_o : std_logic;
  signal n924_o : std_logic;
  signal n925_o : std_logic_vector (1 downto 0);
  signal n926_o : std_logic;
  signal n927_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_n928 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_o : std_logic_vector (2 downto 0);
  signal n931_o : std_logic;
  signal n932_o : std_logic;
  signal n933_o : std_logic;
  signal n934_o : std_logic;
  signal n935_o : std_logic;
  signal n936_o : std_logic;
  signal n937_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_n938 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_o : std_logic_vector (1 downto 0);
  signal n941_o : std_logic;
  signal n942_o : std_logic;
  signal n943_o : std_logic;
  signal n944_o : std_logic;
  signal gen1_n9_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid3 : std_logic_vector (3 downto 0);
  signal n945_o : std_logic;
  signal n946_o : std_logic;
  signal n947_o : std_logic_vector (1 downto 0);
  signal n948_o : std_logic;
  signal n949_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_n950 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_o : std_logic_vector (2 downto 0);
  signal n953_o : std_logic;
  signal n954_o : std_logic;
  signal n955_o : std_logic;
  signal n956_o : std_logic;
  signal n957_o : std_logic;
  signal n958_o : std_logic;
  signal n959_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_n960 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_o : std_logic_vector (1 downto 0);
  signal n963_o : std_logic;
  signal n964_o : std_logic;
  signal n965_o : std_logic;
  signal n966_o : std_logic;
  signal n967_o : std_logic;
  signal n968_o : std_logic;
  signal n969_o : std_logic_vector (1 downto 0);
  signal n970_o : std_logic;
  signal n971_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_n972 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_o : std_logic_vector (2 downto 0);
  signal n975_o : std_logic;
  signal n976_o : std_logic;
  signal n977_o : std_logic;
  signal n978_o : std_logic;
  signal n979_o : std_logic;
  signal n980_o : std_logic;
  signal n981_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_n982 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_o : std_logic_vector (1 downto 0);
  signal n985_o : std_logic;
  signal n986_o : std_logic;
  signal n987_o : std_logic;
  signal n988_o : std_logic;
  signal gen1_n10_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid3 : std_logic_vector (3 downto 0);
  signal n989_o : std_logic;
  signal n990_o : std_logic;
  signal n991_o : std_logic_vector (1 downto 0);
  signal n992_o : std_logic;
  signal n993_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_n994 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_o : std_logic_vector (2 downto 0);
  signal n997_o : std_logic;
  signal n998_o : std_logic;
  signal n999_o : std_logic;
  signal n1000_o : std_logic;
  signal n1001_o : std_logic;
  signal n1002_o : std_logic;
  signal n1003_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_n1004 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_o : std_logic_vector (1 downto 0);
  signal n1007_o : std_logic;
  signal n1008_o : std_logic;
  signal n1009_o : std_logic;
  signal n1010_o : std_logic;
  signal n1011_o : std_logic;
  signal n1012_o : std_logic;
  signal n1013_o : std_logic_vector (1 downto 0);
  signal n1014_o : std_logic;
  signal n1015_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_n1016 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1019_o : std_logic;
  signal n1020_o : std_logic;
  signal n1021_o : std_logic;
  signal n1022_o : std_logic;
  signal n1023_o : std_logic;
  signal n1024_o : std_logic;
  signal n1025_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_n1026 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_o : std_logic_vector (1 downto 0);
  signal n1029_o : std_logic;
  signal n1030_o : std_logic;
  signal n1031_o : std_logic;
  signal n1032_o : std_logic;
  signal gen1_n11_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid3 : std_logic_vector (3 downto 0);
  signal n1033_o : std_logic;
  signal n1034_o : std_logic;
  signal n1035_o : std_logic_vector (1 downto 0);
  signal n1036_o : std_logic;
  signal n1037_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_n1038 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1041_o : std_logic;
  signal n1042_o : std_logic;
  signal n1043_o : std_logic;
  signal n1044_o : std_logic;
  signal n1045_o : std_logic;
  signal n1046_o : std_logic;
  signal n1047_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_n1048 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_o : std_logic_vector (1 downto 0);
  signal n1051_o : std_logic;
  signal n1052_o : std_logic;
  signal n1053_o : std_logic;
  signal n1054_o : std_logic;
  signal n1055_o : std_logic;
  signal n1056_o : std_logic;
  signal n1057_o : std_logic_vector (1 downto 0);
  signal n1058_o : std_logic;
  signal n1059_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_n1060 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1063_o : std_logic;
  signal n1064_o : std_logic;
  signal n1065_o : std_logic;
  signal n1066_o : std_logic;
  signal n1067_o : std_logic;
  signal n1068_o : std_logic;
  signal n1069_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_n1070 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_o : std_logic_vector (1 downto 0);
  signal n1073_o : std_logic;
  signal n1074_o : std_logic;
  signal n1075_o : std_logic;
  signal n1076_o : std_logic;
  signal gen1_n12_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid3 : std_logic_vector (3 downto 0);
  signal n1077_o : std_logic;
  signal n1078_o : std_logic;
  signal n1079_o : std_logic_vector (1 downto 0);
  signal n1080_o : std_logic;
  signal n1081_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_n1082 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1085_o : std_logic;
  signal n1086_o : std_logic;
  signal n1087_o : std_logic;
  signal n1088_o : std_logic;
  signal n1089_o : std_logic;
  signal n1090_o : std_logic;
  signal n1091_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_n1092 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_o : std_logic_vector (1 downto 0);
  signal n1095_o : std_logic;
  signal n1096_o : std_logic;
  signal n1097_o : std_logic;
  signal n1098_o : std_logic;
  signal n1099_o : std_logic;
  signal n1100_o : std_logic;
  signal n1101_o : std_logic_vector (1 downto 0);
  signal n1102_o : std_logic;
  signal n1103_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_n1104 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1107_o : std_logic;
  signal n1108_o : std_logic;
  signal n1109_o : std_logic;
  signal n1110_o : std_logic;
  signal n1111_o : std_logic;
  signal n1112_o : std_logic;
  signal n1113_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_n1114 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_o : std_logic_vector (1 downto 0);
  signal n1117_o : std_logic;
  signal n1118_o : std_logic;
  signal n1119_o : std_logic;
  signal n1120_o : std_logic;
  signal gen1_n13_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid3 : std_logic_vector (3 downto 0);
  signal n1121_o : std_logic;
  signal n1122_o : std_logic;
  signal n1123_o : std_logic_vector (1 downto 0);
  signal n1124_o : std_logic;
  signal n1125_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_n1126 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1129_o : std_logic;
  signal n1130_o : std_logic;
  signal n1131_o : std_logic;
  signal n1132_o : std_logic;
  signal n1133_o : std_logic;
  signal n1134_o : std_logic;
  signal n1135_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_n1136 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_o : std_logic_vector (1 downto 0);
  signal n1139_o : std_logic;
  signal n1140_o : std_logic;
  signal n1141_o : std_logic;
  signal n1142_o : std_logic;
  signal n1143_o : std_logic;
  signal n1144_o : std_logic;
  signal n1145_o : std_logic_vector (1 downto 0);
  signal n1146_o : std_logic;
  signal n1147_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_n1148 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1151_o : std_logic;
  signal n1152_o : std_logic;
  signal n1153_o : std_logic;
  signal n1154_o : std_logic;
  signal n1155_o : std_logic;
  signal n1156_o : std_logic;
  signal n1157_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_n1158 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_o : std_logic_vector (1 downto 0);
  signal n1161_o : std_logic;
  signal n1162_o : std_logic;
  signal n1163_o : std_logic;
  signal n1164_o : std_logic;
  signal gen1_n14_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid3 : std_logic_vector (3 downto 0);
  signal n1165_o : std_logic;
  signal n1166_o : std_logic;
  signal n1167_o : std_logic_vector (1 downto 0);
  signal n1168_o : std_logic;
  signal n1169_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_n1170 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1173_o : std_logic;
  signal n1174_o : std_logic;
  signal n1175_o : std_logic;
  signal n1176_o : std_logic;
  signal n1177_o : std_logic;
  signal n1178_o : std_logic;
  signal n1179_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_n1180 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_o : std_logic_vector (1 downto 0);
  signal n1183_o : std_logic;
  signal n1184_o : std_logic;
  signal n1185_o : std_logic;
  signal n1186_o : std_logic;
  signal n1187_o : std_logic;
  signal n1188_o : std_logic;
  signal n1189_o : std_logic_vector (1 downto 0);
  signal n1190_o : std_logic;
  signal n1191_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_n1192 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1195_o : std_logic;
  signal n1196_o : std_logic;
  signal n1197_o : std_logic;
  signal n1198_o : std_logic;
  signal n1199_o : std_logic;
  signal n1200_o : std_logic;
  signal n1201_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_n1202 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_o : std_logic_vector (1 downto 0);
  signal n1205_o : std_logic;
  signal n1206_o : std_logic;
  signal n1207_o : std_logic;
  signal n1208_o : std_logic;
  signal gen1_n15_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid3 : std_logic_vector (3 downto 0);
  signal n1209_o : std_logic;
  signal n1210_o : std_logic;
  signal n1211_o : std_logic_vector (1 downto 0);
  signal n1212_o : std_logic;
  signal n1213_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_n1214 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1217_o : std_logic;
  signal n1218_o : std_logic;
  signal n1219_o : std_logic;
  signal n1220_o : std_logic;
  signal n1221_o : std_logic;
  signal n1222_o : std_logic;
  signal n1223_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_n1224 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_o : std_logic_vector (1 downto 0);
  signal n1227_o : std_logic;
  signal n1228_o : std_logic;
  signal n1229_o : std_logic;
  signal n1230_o : std_logic;
  signal n1231_o : std_logic;
  signal n1232_o : std_logic;
  signal n1233_o : std_logic_vector (1 downto 0);
  signal n1234_o : std_logic;
  signal n1235_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_n1236 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1239_o : std_logic;
  signal n1240_o : std_logic;
  signal n1241_o : std_logic;
  signal n1242_o : std_logic;
  signal n1243_o : std_logic;
  signal n1244_o : std_logic;
  signal n1245_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_n1246 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_o : std_logic_vector (1 downto 0);
  signal n1249_o : std_logic;
  signal n1250_o : std_logic;
  signal n1251_o : std_logic;
  signal n1252_o : std_logic;
  signal gen1_n16_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n16_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n16_mid3 : std_logic_vector (3 downto 0);
  signal n1253_o : std_logic;
  signal n1254_o : std_logic;
  signal n1255_o : std_logic_vector (1 downto 0);
  signal n1256_o : std_logic;
  signal n1257_o : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot1_n1258 : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1261_o : std_logic;
  signal n1262_o : std_logic;
  signal n1263_o : std_logic;
  signal n1264_o : std_logic;
  signal n1265_o : std_logic;
  signal n1266_o : std_logic;
  signal n1267_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_n1268 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_o : std_logic_vector (1 downto 0);
  signal n1271_o : std_logic;
  signal n1272_o : std_logic;
  signal n1273_o : std_logic;
  signal n1274_o : std_logic;
  signal n1275_o : std_logic;
  signal n1276_o : std_logic;
  signal n1277_o : std_logic_vector (1 downto 0);
  signal n1278_o : std_logic;
  signal n1279_o : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot2_n1280 : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1283_o : std_logic;
  signal n1284_o : std_logic;
  signal n1285_o : std_logic;
  signal n1286_o : std_logic;
  signal n1287_o : std_logic;
  signal n1288_o : std_logic;
  signal n1289_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot2_n1290 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot2_o : std_logic_vector (1 downto 0);
  signal n1293_o : std_logic;
  signal n1294_o : std_logic;
  signal n1295_o : std_logic;
  signal n1296_o : std_logic;
  signal n1297_o : std_logic;
  signal n1298_o : std_logic;
  signal n1299_o : std_logic_vector (1 downto 0);
  signal cnoteb_n1300 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n1303_o : std_logic;
  signal n1304_o : std_logic;
  signal n1305_o : std_logic;
  signal n1306_o : std_logic_vector (1 downto 0);
  signal cnotea_n1307 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n1310_o : std_logic;
  signal n1311_o : std_logic;
  signal n1312_o : std_logic_vector (17 downto 0);
  signal n1313_o : std_logic_vector (17 downto 0);
  signal n1314_o : std_logic_vector (17 downto 0);
  signal n1315_o : std_logic_vector (16 downto 0);
  signal n1316_o : std_logic_vector (16 downto 0);
  signal n1317_o : std_logic_vector (16 downto 0);
  signal n1318_o : std_logic_vector (16 downto 0);
  signal n1319_o : std_logic_vector (3 downto 0);
  signal n1320_o : std_logic_vector (3 downto 0);
  signal n1321_o : std_logic_vector (3 downto 0);
  signal n1322_o : std_logic_vector (3 downto 0);
  signal n1323_o : std_logic_vector (3 downto 0);
  signal n1324_o : std_logic_vector (3 downto 0);
  signal n1325_o : std_logic_vector (3 downto 0);
  signal n1326_o : std_logic_vector (3 downto 0);
  signal n1327_o : std_logic_vector (3 downto 0);
  signal n1328_o : std_logic_vector (3 downto 0);
  signal n1329_o : std_logic_vector (3 downto 0);
  signal n1330_o : std_logic_vector (3 downto 0);
  signal n1331_o : std_logic_vector (3 downto 0);
  signal n1332_o : std_logic_vector (3 downto 0);
  signal n1333_o : std_logic_vector (3 downto 0);
  signal n1334_o : std_logic_vector (3 downto 0);
  signal n1335_o : std_logic_vector (3 downto 0);
  signal n1336_o : std_logic_vector (3 downto 0);
  signal n1337_o : std_logic_vector (3 downto 0);
  signal n1338_o : std_logic_vector (3 downto 0);
  signal n1339_o : std_logic_vector (3 downto 0);
  signal n1340_o : std_logic_vector (3 downto 0);
  signal n1341_o : std_logic_vector (3 downto 0);
  signal n1342_o : std_logic_vector (3 downto 0);
  signal n1343_o : std_logic_vector (3 downto 0);
  signal n1344_o : std_logic_vector (3 downto 0);
  signal n1345_o : std_logic_vector (3 downto 0);
  signal n1346_o : std_logic_vector (3 downto 0);
  signal n1347_o : std_logic_vector (3 downto 0);
  signal n1348_o : std_logic_vector (3 downto 0);
  signal n1349_o : std_logic_vector (3 downto 0);
  signal n1350_o : std_logic_vector (3 downto 0);
  signal n1351_o : std_logic_vector (3 downto 0);
  signal n1352_o : std_logic_vector (3 downto 0);
  signal n1353_o : std_logic_vector (3 downto 0);
  signal n1354_o : std_logic_vector (3 downto 0);
  signal n1355_o : std_logic_vector (3 downto 0);
  signal n1356_o : std_logic_vector (3 downto 0);
  signal n1357_o : std_logic_vector (3 downto 0);
  signal n1358_o : std_logic_vector (3 downto 0);
  signal n1359_o : std_logic_vector (3 downto 0);
  signal n1360_o : std_logic_vector (3 downto 0);
  signal n1361_o : std_logic_vector (3 downto 0);
  signal n1362_o : std_logic_vector (3 downto 0);
  signal n1363_o : std_logic_vector (3 downto 0);
  signal n1364_o : std_logic_vector (3 downto 0);
  signal n1365_o : std_logic_vector (3 downto 0);
  signal n1366_o : std_logic_vector (3 downto 0);
begin
  a_out <= n1312_o;
  b_out <= n1313_o;
  s <= n1314_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n1315_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n1316_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n1317_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n1318_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n575_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n582_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n576_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n1304_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n569_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n570_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n571_o <= n569_o & n570_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n572 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n571_o,
    o => cnota_o);
  n575_o <= cnota_n572 (1);
  n576_o <= cnota_n572 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n577_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n578_o <= n577_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n579 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n578_o,
    o => cnotb_o);
  n582_o <= cnotb_n579 (1);
  n583_o <= cnotb_n579 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n584_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n585_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n586_o <= n584_o & n585_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n587 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n586_o,
    o => ccnotc_o);
  n590_o <= ccnotc_n587 (2);
  n591_o <= ccnotc_n587 (1);
  n592_o <= ccnotc_n587 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n1319_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n1320_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n1321_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n593_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n594_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n595_o <= n593_o & n594_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n596_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n597_o <= n595_o & n596_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n598 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n597_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordich_stage.vhdl:14:16
  n601_o <= gen1_n1_ccnot1_n598 (2);
  -- vhdl_source/cordich_stage.vhdl:13:16
  n602_o <= gen1_n1_ccnot1_n598 (1);
  n603_o <= gen1_n1_ccnot1_n598 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n604_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n605_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n606_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n607_o <= n605_o & n606_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n608 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n607_o,
    o => gen1_n1_cnot1_o);
  n611_o <= gen1_n1_cnot1_n608 (1);
  n612_o <= gen1_n1_cnot1_n608 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n613_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n614_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n615_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n616_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n617_o <= n615_o & n616_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n618_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n619_o <= n617_o & n618_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n620 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n619_o,
    o => gen1_n1_ccnot2_o);
  n623_o <= gen1_n1_ccnot2_n620 (2);
  n624_o <= gen1_n1_ccnot2_n620 (1);
  n625_o <= gen1_n1_ccnot2_n620 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n626_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n627_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n628_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n629_o <= n627_o & n628_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n630 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n629_o,
    o => gen1_n1_cnot2_o);
  n633_o <= gen1_n1_cnot2_n630 (1);
  n634_o <= gen1_n1_cnot2_n630 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n635_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n636_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n1322_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n1323_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n1324_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n637_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n638_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n639_o <= n637_o & n638_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n640_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n641_o <= n639_o & n640_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n642 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n641_o,
    o => gen1_n2_ccnot1_o);
  n645_o <= gen1_n2_ccnot1_n642 (2);
  n646_o <= gen1_n2_ccnot1_n642 (1);
  n647_o <= gen1_n2_ccnot1_n642 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n648_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n649_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n650_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n651_o <= n649_o & n650_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n652 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n651_o,
    o => gen1_n2_cnot1_o);
  n655_o <= gen1_n2_cnot1_n652 (1);
  n656_o <= gen1_n2_cnot1_n652 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n657_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n658_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n659_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n660_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n661_o <= n659_o & n660_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n662_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n663_o <= n661_o & n662_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n664 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n663_o,
    o => gen1_n2_ccnot2_o);
  n667_o <= gen1_n2_ccnot2_n664 (2);
  n668_o <= gen1_n2_ccnot2_n664 (1);
  n669_o <= gen1_n2_ccnot2_n664 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n670_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n671_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n672_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n673_o <= n671_o & n672_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n674 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n673_o,
    o => gen1_n2_cnot2_o);
  n677_o <= gen1_n2_cnot2_n674 (1);
  n678_o <= gen1_n2_cnot2_n674 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n679_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n680_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n1325_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n1326_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n1327_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n681_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n682_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n683_o <= n681_o & n682_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n684_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n685_o <= n683_o & n684_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n686 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n685_o,
    o => gen1_n3_ccnot1_o);
  n689_o <= gen1_n3_ccnot1_n686 (2);
  n690_o <= gen1_n3_ccnot1_n686 (1);
  n691_o <= gen1_n3_ccnot1_n686 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n692_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n693_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n694_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n695_o <= n693_o & n694_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n696 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n695_o,
    o => gen1_n3_cnot1_o);
  n699_o <= gen1_n3_cnot1_n696 (1);
  n700_o <= gen1_n3_cnot1_n696 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n701_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n702_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n703_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n704_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n705_o <= n703_o & n704_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n706_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n707_o <= n705_o & n706_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n708 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n707_o,
    o => gen1_n3_ccnot2_o);
  n711_o <= gen1_n3_ccnot2_n708 (2);
  n712_o <= gen1_n3_ccnot2_n708 (1);
  n713_o <= gen1_n3_ccnot2_n708 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n714_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n715_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n716_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n717_o <= n715_o & n716_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n718 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n717_o,
    o => gen1_n3_cnot2_o);
  n721_o <= gen1_n3_cnot2_n718 (1);
  n722_o <= gen1_n3_cnot2_n718 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n723_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n724_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n1328_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n1329_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n1330_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n725_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n726_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n727_o <= n725_o & n726_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n728_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n729_o <= n727_o & n728_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n730 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n729_o,
    o => gen1_n4_ccnot1_o);
  n733_o <= gen1_n4_ccnot1_n730 (2);
  n734_o <= gen1_n4_ccnot1_n730 (1);
  n735_o <= gen1_n4_ccnot1_n730 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n736_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n737_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n738_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n739_o <= n737_o & n738_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n740 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n739_o,
    o => gen1_n4_cnot1_o);
  n743_o <= gen1_n4_cnot1_n740 (1);
  n744_o <= gen1_n4_cnot1_n740 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n745_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n746_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n747_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n748_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n749_o <= n747_o & n748_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n750_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n751_o <= n749_o & n750_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n752 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n751_o,
    o => gen1_n4_ccnot2_o);
  n755_o <= gen1_n4_ccnot2_n752 (2);
  n756_o <= gen1_n4_ccnot2_n752 (1);
  n757_o <= gen1_n4_ccnot2_n752 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n758_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n759_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n760_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n761_o <= n759_o & n760_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n762 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n761_o,
    o => gen1_n4_cnot2_o);
  n765_o <= gen1_n4_cnot2_n762 (1);
  n766_o <= gen1_n4_cnot2_n762 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n767_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n768_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n1331_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n1332_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n1333_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n769_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n770_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n771_o <= n769_o & n770_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n772_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n773_o <= n771_o & n772_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n774 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n773_o,
    o => gen1_n5_ccnot1_o);
  n777_o <= gen1_n5_ccnot1_n774 (2);
  n778_o <= gen1_n5_ccnot1_n774 (1);
  n779_o <= gen1_n5_ccnot1_n774 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n780_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n781_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n782_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n783_o <= n781_o & n782_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n784 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n783_o,
    o => gen1_n5_cnot1_o);
  n787_o <= gen1_n5_cnot1_n784 (1);
  n788_o <= gen1_n5_cnot1_n784 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n789_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n790_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n791_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n792_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n793_o <= n791_o & n792_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n794_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n795_o <= n793_o & n794_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n796 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n795_o,
    o => gen1_n5_ccnot2_o);
  n799_o <= gen1_n5_ccnot2_n796 (2);
  n800_o <= gen1_n5_ccnot2_n796 (1);
  n801_o <= gen1_n5_ccnot2_n796 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n802_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n803_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n804_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n805_o <= n803_o & n804_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n806 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n805_o,
    o => gen1_n5_cnot2_o);
  n809_o <= gen1_n5_cnot2_n806 (1);
  n810_o <= gen1_n5_cnot2_n806 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n811_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n812_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n1334_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n1335_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n1336_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n813_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n814_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n815_o <= n813_o & n814_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n816_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n817_o <= n815_o & n816_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n818 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n817_o,
    o => gen1_n6_ccnot1_o);
  n821_o <= gen1_n6_ccnot1_n818 (2);
  n822_o <= gen1_n6_ccnot1_n818 (1);
  n823_o <= gen1_n6_ccnot1_n818 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n824_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n825_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n826_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n827_o <= n825_o & n826_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n828 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n827_o,
    o => gen1_n6_cnot1_o);
  n831_o <= gen1_n6_cnot1_n828 (1);
  n832_o <= gen1_n6_cnot1_n828 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n833_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n834_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n835_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n836_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n837_o <= n835_o & n836_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n838_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n839_o <= n837_o & n838_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n840 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n839_o,
    o => gen1_n6_ccnot2_o);
  n843_o <= gen1_n6_ccnot2_n840 (2);
  n844_o <= gen1_n6_ccnot2_n840 (1);
  n845_o <= gen1_n6_ccnot2_n840 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n846_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n847_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n848_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n849_o <= n847_o & n848_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n850 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n849_o,
    o => gen1_n6_cnot2_o);
  n853_o <= gen1_n6_cnot2_n850 (1);
  n854_o <= gen1_n6_cnot2_n850 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n855_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n856_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n1337_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n1338_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n1339_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n857_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n858_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n859_o <= n857_o & n858_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n860_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n861_o <= n859_o & n860_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n862 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n861_o,
    o => gen1_n7_ccnot1_o);
  n865_o <= gen1_n7_ccnot1_n862 (2);
  n866_o <= gen1_n7_ccnot1_n862 (1);
  n867_o <= gen1_n7_ccnot1_n862 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n868_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n869_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n870_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n871_o <= n869_o & n870_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n872 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n871_o,
    o => gen1_n7_cnot1_o);
  n875_o <= gen1_n7_cnot1_n872 (1);
  n876_o <= gen1_n7_cnot1_n872 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n877_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n878_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n879_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n880_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n881_o <= n879_o & n880_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n882_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n883_o <= n881_o & n882_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n884 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n883_o,
    o => gen1_n7_ccnot2_o);
  n887_o <= gen1_n7_ccnot2_n884 (2);
  n888_o <= gen1_n7_ccnot2_n884 (1);
  n889_o <= gen1_n7_ccnot2_n884 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n890_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n891_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n892_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n893_o <= n891_o & n892_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n894 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n893_o,
    o => gen1_n7_cnot2_o);
  n897_o <= gen1_n7_cnot2_n894 (1);
  n898_o <= gen1_n7_cnot2_n894 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n899_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n900_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n8_mid1 <= n1340_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n8_mid2 <= n1341_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n8_mid3 <= n1342_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n901_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:69:56
  n902_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:69:51
  n903_o <= n901_o & n902_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n904_o <= w (9);
  -- vhdl_source/add_scratch.vhdl:69:62
  n905_o <= n903_o & n904_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n8_ccnot1_n906 <= gen1_n8_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n8_ccnot1 : entity work.ccnot port map (
    i => n905_o,
    o => gen1_n8_ccnot1_o);
  n909_o <= gen1_n8_ccnot1_n906 (2);
  n910_o <= gen1_n8_ccnot1_n906 (1);
  n911_o <= gen1_n8_ccnot1_n906 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n912_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:76:48
  n913_o <= gen1_n8_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n914_o <= gen1_n8_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n915_o <= n913_o & n914_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n8_cnot1_n916 <= gen1_n8_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n8_cnot1 : entity work.cnot port map (
    i => n915_o,
    o => gen1_n8_cnot1_o);
  n919_o <= gen1_n8_cnot1_n916 (1);
  n920_o <= gen1_n8_cnot1_n916 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n921_o <= gen1_n8_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n922_o <= gen1_n8_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n923_o <= gen1_n8_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n924_o <= gen1_n8_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n925_o <= n923_o & n924_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n926_o <= gen1_n8_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n927_o <= n925_o & n926_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n8_ccnot2_n928 <= gen1_n8_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n8_ccnot2 : entity work.ccnot port map (
    i => n927_o,
    o => gen1_n8_ccnot2_o);
  n931_o <= gen1_n8_ccnot2_n928 (2);
  n932_o <= gen1_n8_ccnot2_n928 (1);
  n933_o <= gen1_n8_ccnot2_n928 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n934_o <= gen1_n8_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n935_o <= gen1_n8_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n936_o <= gen1_n8_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n937_o <= n935_o & n936_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n8_cnot2_n938 <= gen1_n8_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n8_cnot2 : entity work.cnot port map (
    i => n937_o,
    o => gen1_n8_cnot2_o);
  n941_o <= gen1_n8_cnot2_n938 (1);
  n942_o <= gen1_n8_cnot2_n938 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n943_o <= gen1_n8_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n944_o <= gen1_n8_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n9_mid1 <= n1343_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n9_mid2 <= n1344_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n9_mid3 <= n1345_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n945_o <= b (9);
  -- vhdl_source/add_scratch.vhdl:69:56
  n946_o <= c_s (8);
  -- vhdl_source/add_scratch.vhdl:69:51
  n947_o <= n945_o & n946_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n948_o <= w (10);
  -- vhdl_source/add_scratch.vhdl:69:62
  n949_o <= n947_o & n948_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n9_ccnot1_n950 <= gen1_n9_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n9_ccnot1 : entity work.ccnot port map (
    i => n949_o,
    o => gen1_n9_ccnot1_o);
  n953_o <= gen1_n9_ccnot1_n950 (2);
  n954_o <= gen1_n9_ccnot1_n950 (1);
  n955_o <= gen1_n9_ccnot1_n950 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n956_o <= a (9);
  -- vhdl_source/add_scratch.vhdl:76:48
  n957_o <= gen1_n9_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n958_o <= gen1_n9_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n959_o <= n957_o & n958_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n9_cnot1_n960 <= gen1_n9_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n9_cnot1 : entity work.cnot port map (
    i => n959_o,
    o => gen1_n9_cnot1_o);
  n963_o <= gen1_n9_cnot1_n960 (1);
  n964_o <= gen1_n9_cnot1_n960 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n965_o <= gen1_n9_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n966_o <= gen1_n9_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n967_o <= gen1_n9_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n968_o <= gen1_n9_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n969_o <= n967_o & n968_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n970_o <= gen1_n9_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n971_o <= n969_o & n970_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n9_ccnot2_n972 <= gen1_n9_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n9_ccnot2 : entity work.ccnot port map (
    i => n971_o,
    o => gen1_n9_ccnot2_o);
  n975_o <= gen1_n9_ccnot2_n972 (2);
  n976_o <= gen1_n9_ccnot2_n972 (1);
  n977_o <= gen1_n9_ccnot2_n972 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n978_o <= gen1_n9_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n979_o <= gen1_n9_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n980_o <= gen1_n9_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n981_o <= n979_o & n980_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n9_cnot2_n982 <= gen1_n9_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n9_cnot2 : entity work.cnot port map (
    i => n981_o,
    o => gen1_n9_cnot2_o);
  n985_o <= gen1_n9_cnot2_n982 (1);
  n986_o <= gen1_n9_cnot2_n982 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n987_o <= gen1_n9_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n988_o <= gen1_n9_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n10_mid1 <= n1346_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n10_mid2 <= n1347_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n10_mid3 <= n1348_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n989_o <= b (10);
  -- vhdl_source/add_scratch.vhdl:69:56
  n990_o <= c_s (9);
  -- vhdl_source/add_scratch.vhdl:69:51
  n991_o <= n989_o & n990_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n992_o <= w (11);
  -- vhdl_source/add_scratch.vhdl:69:62
  n993_o <= n991_o & n992_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n10_ccnot1_n994 <= gen1_n10_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n10_ccnot1 : entity work.ccnot port map (
    i => n993_o,
    o => gen1_n10_ccnot1_o);
  n997_o <= gen1_n10_ccnot1_n994 (2);
  n998_o <= gen1_n10_ccnot1_n994 (1);
  n999_o <= gen1_n10_ccnot1_n994 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1000_o <= a (10);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1001_o <= gen1_n10_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1002_o <= gen1_n10_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1003_o <= n1001_o & n1002_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n10_cnot1_n1004 <= gen1_n10_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n10_cnot1 : entity work.cnot port map (
    i => n1003_o,
    o => gen1_n10_cnot1_o);
  n1007_o <= gen1_n10_cnot1_n1004 (1);
  n1008_o <= gen1_n10_cnot1_n1004 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1009_o <= gen1_n10_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1010_o <= gen1_n10_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1011_o <= gen1_n10_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1012_o <= gen1_n10_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1013_o <= n1011_o & n1012_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1014_o <= gen1_n10_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1015_o <= n1013_o & n1014_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n10_ccnot2_n1016 <= gen1_n10_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n10_ccnot2 : entity work.ccnot port map (
    i => n1015_o,
    o => gen1_n10_ccnot2_o);
  n1019_o <= gen1_n10_ccnot2_n1016 (2);
  n1020_o <= gen1_n10_ccnot2_n1016 (1);
  n1021_o <= gen1_n10_ccnot2_n1016 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1022_o <= gen1_n10_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1023_o <= gen1_n10_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1024_o <= gen1_n10_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1025_o <= n1023_o & n1024_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n10_cnot2_n1026 <= gen1_n10_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n10_cnot2 : entity work.cnot port map (
    i => n1025_o,
    o => gen1_n10_cnot2_o);
  n1029_o <= gen1_n10_cnot2_n1026 (1);
  n1030_o <= gen1_n10_cnot2_n1026 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1031_o <= gen1_n10_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1032_o <= gen1_n10_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n11_mid1 <= n1349_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n11_mid2 <= n1350_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n11_mid3 <= n1351_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1033_o <= b (11);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1034_o <= c_s (10);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1035_o <= n1033_o & n1034_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1036_o <= w (12);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1037_o <= n1035_o & n1036_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n11_ccnot1_n1038 <= gen1_n11_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n11_ccnot1 : entity work.ccnot port map (
    i => n1037_o,
    o => gen1_n11_ccnot1_o);
  n1041_o <= gen1_n11_ccnot1_n1038 (2);
  n1042_o <= gen1_n11_ccnot1_n1038 (1);
  n1043_o <= gen1_n11_ccnot1_n1038 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1044_o <= a (11);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1045_o <= gen1_n11_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1046_o <= gen1_n11_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1047_o <= n1045_o & n1046_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n11_cnot1_n1048 <= gen1_n11_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n11_cnot1 : entity work.cnot port map (
    i => n1047_o,
    o => gen1_n11_cnot1_o);
  n1051_o <= gen1_n11_cnot1_n1048 (1);
  n1052_o <= gen1_n11_cnot1_n1048 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1053_o <= gen1_n11_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1054_o <= gen1_n11_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1055_o <= gen1_n11_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1056_o <= gen1_n11_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1057_o <= n1055_o & n1056_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1058_o <= gen1_n11_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1059_o <= n1057_o & n1058_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n11_ccnot2_n1060 <= gen1_n11_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n11_ccnot2 : entity work.ccnot port map (
    i => n1059_o,
    o => gen1_n11_ccnot2_o);
  n1063_o <= gen1_n11_ccnot2_n1060 (2);
  n1064_o <= gen1_n11_ccnot2_n1060 (1);
  n1065_o <= gen1_n11_ccnot2_n1060 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1066_o <= gen1_n11_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1067_o <= gen1_n11_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1068_o <= gen1_n11_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1069_o <= n1067_o & n1068_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n11_cnot2_n1070 <= gen1_n11_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n11_cnot2 : entity work.cnot port map (
    i => n1069_o,
    o => gen1_n11_cnot2_o);
  n1073_o <= gen1_n11_cnot2_n1070 (1);
  n1074_o <= gen1_n11_cnot2_n1070 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1075_o <= gen1_n11_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1076_o <= gen1_n11_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n12_mid1 <= n1352_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n12_mid2 <= n1353_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n12_mid3 <= n1354_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1077_o <= b (12);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1078_o <= c_s (11);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1079_o <= n1077_o & n1078_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1080_o <= w (13);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1081_o <= n1079_o & n1080_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n12_ccnot1_n1082 <= gen1_n12_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n12_ccnot1 : entity work.ccnot port map (
    i => n1081_o,
    o => gen1_n12_ccnot1_o);
  n1085_o <= gen1_n12_ccnot1_n1082 (2);
  n1086_o <= gen1_n12_ccnot1_n1082 (1);
  n1087_o <= gen1_n12_ccnot1_n1082 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1088_o <= a (12);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1089_o <= gen1_n12_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1090_o <= gen1_n12_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1091_o <= n1089_o & n1090_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n12_cnot1_n1092 <= gen1_n12_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n12_cnot1 : entity work.cnot port map (
    i => n1091_o,
    o => gen1_n12_cnot1_o);
  n1095_o <= gen1_n12_cnot1_n1092 (1);
  n1096_o <= gen1_n12_cnot1_n1092 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1097_o <= gen1_n12_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1098_o <= gen1_n12_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1099_o <= gen1_n12_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1100_o <= gen1_n12_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1101_o <= n1099_o & n1100_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1102_o <= gen1_n12_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1103_o <= n1101_o & n1102_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n12_ccnot2_n1104 <= gen1_n12_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n12_ccnot2 : entity work.ccnot port map (
    i => n1103_o,
    o => gen1_n12_ccnot2_o);
  n1107_o <= gen1_n12_ccnot2_n1104 (2);
  n1108_o <= gen1_n12_ccnot2_n1104 (1);
  n1109_o <= gen1_n12_ccnot2_n1104 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1110_o <= gen1_n12_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1111_o <= gen1_n12_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1112_o <= gen1_n12_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1113_o <= n1111_o & n1112_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n12_cnot2_n1114 <= gen1_n12_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n12_cnot2 : entity work.cnot port map (
    i => n1113_o,
    o => gen1_n12_cnot2_o);
  n1117_o <= gen1_n12_cnot2_n1114 (1);
  n1118_o <= gen1_n12_cnot2_n1114 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1119_o <= gen1_n12_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1120_o <= gen1_n12_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n13_mid1 <= n1355_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n13_mid2 <= n1356_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n13_mid3 <= n1357_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1121_o <= b (13);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1122_o <= c_s (12);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1123_o <= n1121_o & n1122_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1124_o <= w (14);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1125_o <= n1123_o & n1124_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n13_ccnot1_n1126 <= gen1_n13_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n13_ccnot1 : entity work.ccnot port map (
    i => n1125_o,
    o => gen1_n13_ccnot1_o);
  n1129_o <= gen1_n13_ccnot1_n1126 (2);
  n1130_o <= gen1_n13_ccnot1_n1126 (1);
  n1131_o <= gen1_n13_ccnot1_n1126 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1132_o <= a (13);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1133_o <= gen1_n13_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1134_o <= gen1_n13_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1135_o <= n1133_o & n1134_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n13_cnot1_n1136 <= gen1_n13_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n13_cnot1 : entity work.cnot port map (
    i => n1135_o,
    o => gen1_n13_cnot1_o);
  n1139_o <= gen1_n13_cnot1_n1136 (1);
  n1140_o <= gen1_n13_cnot1_n1136 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1141_o <= gen1_n13_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1142_o <= gen1_n13_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1143_o <= gen1_n13_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1144_o <= gen1_n13_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1145_o <= n1143_o & n1144_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1146_o <= gen1_n13_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1147_o <= n1145_o & n1146_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n13_ccnot2_n1148 <= gen1_n13_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n13_ccnot2 : entity work.ccnot port map (
    i => n1147_o,
    o => gen1_n13_ccnot2_o);
  n1151_o <= gen1_n13_ccnot2_n1148 (2);
  n1152_o <= gen1_n13_ccnot2_n1148 (1);
  n1153_o <= gen1_n13_ccnot2_n1148 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1154_o <= gen1_n13_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1155_o <= gen1_n13_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1156_o <= gen1_n13_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1157_o <= n1155_o & n1156_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n13_cnot2_n1158 <= gen1_n13_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n13_cnot2 : entity work.cnot port map (
    i => n1157_o,
    o => gen1_n13_cnot2_o);
  n1161_o <= gen1_n13_cnot2_n1158 (1);
  n1162_o <= gen1_n13_cnot2_n1158 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1163_o <= gen1_n13_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1164_o <= gen1_n13_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n14_mid1 <= n1358_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n14_mid2 <= n1359_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n14_mid3 <= n1360_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1165_o <= b (14);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1166_o <= c_s (13);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1167_o <= n1165_o & n1166_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1168_o <= w (15);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1169_o <= n1167_o & n1168_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n14_ccnot1_n1170 <= gen1_n14_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n14_ccnot1 : entity work.ccnot port map (
    i => n1169_o,
    o => gen1_n14_ccnot1_o);
  n1173_o <= gen1_n14_ccnot1_n1170 (2);
  n1174_o <= gen1_n14_ccnot1_n1170 (1);
  n1175_o <= gen1_n14_ccnot1_n1170 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1176_o <= a (14);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1177_o <= gen1_n14_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1178_o <= gen1_n14_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1179_o <= n1177_o & n1178_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n14_cnot1_n1180 <= gen1_n14_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n14_cnot1 : entity work.cnot port map (
    i => n1179_o,
    o => gen1_n14_cnot1_o);
  n1183_o <= gen1_n14_cnot1_n1180 (1);
  n1184_o <= gen1_n14_cnot1_n1180 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1185_o <= gen1_n14_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1186_o <= gen1_n14_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1187_o <= gen1_n14_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1188_o <= gen1_n14_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1189_o <= n1187_o & n1188_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1190_o <= gen1_n14_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1191_o <= n1189_o & n1190_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n14_ccnot2_n1192 <= gen1_n14_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n14_ccnot2 : entity work.ccnot port map (
    i => n1191_o,
    o => gen1_n14_ccnot2_o);
  n1195_o <= gen1_n14_ccnot2_n1192 (2);
  n1196_o <= gen1_n14_ccnot2_n1192 (1);
  n1197_o <= gen1_n14_ccnot2_n1192 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1198_o <= gen1_n14_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1199_o <= gen1_n14_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1200_o <= gen1_n14_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1201_o <= n1199_o & n1200_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n14_cnot2_n1202 <= gen1_n14_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n14_cnot2 : entity work.cnot port map (
    i => n1201_o,
    o => gen1_n14_cnot2_o);
  n1205_o <= gen1_n14_cnot2_n1202 (1);
  n1206_o <= gen1_n14_cnot2_n1202 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1207_o <= gen1_n14_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1208_o <= gen1_n14_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n15_mid1 <= n1361_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n15_mid2 <= n1362_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n15_mid3 <= n1363_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1209_o <= b (15);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1210_o <= c_s (14);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1211_o <= n1209_o & n1210_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1212_o <= w (16);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1213_o <= n1211_o & n1212_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n15_ccnot1_n1214 <= gen1_n15_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n15_ccnot1 : entity work.ccnot port map (
    i => n1213_o,
    o => gen1_n15_ccnot1_o);
  n1217_o <= gen1_n15_ccnot1_n1214 (2);
  n1218_o <= gen1_n15_ccnot1_n1214 (1);
  n1219_o <= gen1_n15_ccnot1_n1214 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1220_o <= a (15);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1221_o <= gen1_n15_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1222_o <= gen1_n15_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1223_o <= n1221_o & n1222_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n15_cnot1_n1224 <= gen1_n15_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n15_cnot1 : entity work.cnot port map (
    i => n1223_o,
    o => gen1_n15_cnot1_o);
  n1227_o <= gen1_n15_cnot1_n1224 (1);
  n1228_o <= gen1_n15_cnot1_n1224 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1229_o <= gen1_n15_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1230_o <= gen1_n15_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1231_o <= gen1_n15_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1232_o <= gen1_n15_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1233_o <= n1231_o & n1232_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1234_o <= gen1_n15_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1235_o <= n1233_o & n1234_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n15_ccnot2_n1236 <= gen1_n15_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n15_ccnot2 : entity work.ccnot port map (
    i => n1235_o,
    o => gen1_n15_ccnot2_o);
  n1239_o <= gen1_n15_ccnot2_n1236 (2);
  n1240_o <= gen1_n15_ccnot2_n1236 (1);
  n1241_o <= gen1_n15_ccnot2_n1236 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1242_o <= gen1_n15_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1243_o <= gen1_n15_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1244_o <= gen1_n15_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1245_o <= n1243_o & n1244_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n15_cnot2_n1246 <= gen1_n15_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n15_cnot2 : entity work.cnot port map (
    i => n1245_o,
    o => gen1_n15_cnot2_o);
  n1249_o <= gen1_n15_cnot2_n1246 (1);
  n1250_o <= gen1_n15_cnot2_n1246 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1251_o <= gen1_n15_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1252_o <= gen1_n15_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n16_mid1 <= n1364_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n16_mid2 <= n1365_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n16_mid3 <= n1366_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1253_o <= b (16);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1254_o <= c_s (15);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1255_o <= n1253_o & n1254_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1256_o <= w (17);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1257_o <= n1255_o & n1256_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n16_ccnot1_n1258 <= gen1_n16_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n16_ccnot1 : entity work.ccnot port map (
    i => n1257_o,
    o => gen1_n16_ccnot1_o);
  n1261_o <= gen1_n16_ccnot1_n1258 (2);
  n1262_o <= gen1_n16_ccnot1_n1258 (1);
  n1263_o <= gen1_n16_ccnot1_n1258 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1264_o <= a (16);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1265_o <= gen1_n16_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1266_o <= gen1_n16_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1267_o <= n1265_o & n1266_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n16_cnot1_n1268 <= gen1_n16_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n16_cnot1 : entity work.cnot port map (
    i => n1267_o,
    o => gen1_n16_cnot1_o);
  n1271_o <= gen1_n16_cnot1_n1268 (1);
  n1272_o <= gen1_n16_cnot1_n1268 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1273_o <= gen1_n16_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1274_o <= gen1_n16_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1275_o <= gen1_n16_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1276_o <= gen1_n16_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1277_o <= n1275_o & n1276_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1278_o <= gen1_n16_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1279_o <= n1277_o & n1278_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n16_ccnot2_n1280 <= gen1_n16_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n16_ccnot2 : entity work.ccnot port map (
    i => n1279_o,
    o => gen1_n16_ccnot2_o);
  n1283_o <= gen1_n16_ccnot2_n1280 (2);
  n1284_o <= gen1_n16_ccnot2_n1280 (1);
  n1285_o <= gen1_n16_ccnot2_n1280 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1286_o <= gen1_n16_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1287_o <= gen1_n16_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1288_o <= gen1_n16_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1289_o <= n1287_o & n1288_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n16_cnot2_n1290 <= gen1_n16_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n16_cnot2 : entity work.cnot port map (
    i => n1289_o,
    o => gen1_n16_cnot2_o);
  n1293_o <= gen1_n16_cnot2_n1290 (1);
  n1294_o <= gen1_n16_cnot2_n1290 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1295_o <= gen1_n16_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1296_o <= gen1_n16_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n1297_o <= b (17);
  -- vhdl_source/add_scratch.vhdl:101:49
  n1298_o <= c_s (16);
  -- vhdl_source/add_scratch.vhdl:101:44
  n1299_o <= n1297_o & n1298_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n1300 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n1299_o,
    o => cnoteb_o);
  n1303_o <= cnoteb_n1300 (1);
  n1304_o <= cnoteb_n1300 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n1305_o <= a (17);
  -- vhdl_source/add_scratch.vhdl:105:44
  n1306_o <= n1305_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n1307 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n1306_o,
    o => cnotea_o);
  n1310_o <= cnotea_n1307 (1);
  n1311_o <= cnotea_n1307 (0);
  n1312_o <= n1310_o & a_s;
  n1313_o <= n1303_o & b_s;
  n1314_o <= n1311_o & s_s;
  n1315_o <= n1293_o & n1249_o & n1205_o & n1161_o & n1117_o & n1073_o & n1029_o & n985_o & n941_o & n897_o & n853_o & n809_o & n765_o & n721_o & n677_o & n633_o & n590_o;
  n1316_o <= n1295_o & n1251_o & n1207_o & n1163_o & n1119_o & n1075_o & n1031_o & n987_o & n943_o & n899_o & n855_o & n811_o & n767_o & n723_o & n679_o & n635_o & n591_o;
  n1317_o <= n1294_o & n1250_o & n1206_o & n1162_o & n1118_o & n1074_o & n1030_o & n986_o & n942_o & n898_o & n854_o & n810_o & n766_o & n722_o & n678_o & n634_o & n583_o;
  n1318_o <= n1296_o & n1252_o & n1208_o & n1164_o & n1120_o & n1076_o & n1032_o & n988_o & n944_o & n900_o & n856_o & n812_o & n768_o & n724_o & n680_o & n636_o & n592_o;
  n1319_o <= n603_o & n602_o & n601_o & n604_o;
  n1320_o <= n614_o & n612_o & n611_o & n613_o;
  n1321_o <= n625_o & n624_o & n626_o & n623_o;
  n1322_o <= n647_o & n646_o & n645_o & n648_o;
  n1323_o <= n658_o & n656_o & n655_o & n657_o;
  n1324_o <= n669_o & n668_o & n670_o & n667_o;
  n1325_o <= n691_o & n690_o & n689_o & n692_o;
  n1326_o <= n702_o & n700_o & n699_o & n701_o;
  n1327_o <= n713_o & n712_o & n714_o & n711_o;
  n1328_o <= n735_o & n734_o & n733_o & n736_o;
  n1329_o <= n746_o & n744_o & n743_o & n745_o;
  n1330_o <= n757_o & n756_o & n758_o & n755_o;
  n1331_o <= n779_o & n778_o & n777_o & n780_o;
  n1332_o <= n790_o & n788_o & n787_o & n789_o;
  n1333_o <= n801_o & n800_o & n802_o & n799_o;
  n1334_o <= n823_o & n822_o & n821_o & n824_o;
  n1335_o <= n834_o & n832_o & n831_o & n833_o;
  n1336_o <= n845_o & n844_o & n846_o & n843_o;
  n1337_o <= n867_o & n866_o & n865_o & n868_o;
  n1338_o <= n878_o & n876_o & n875_o & n877_o;
  n1339_o <= n889_o & n888_o & n890_o & n887_o;
  n1340_o <= n911_o & n910_o & n909_o & n912_o;
  n1341_o <= n922_o & n920_o & n919_o & n921_o;
  n1342_o <= n933_o & n932_o & n934_o & n931_o;
  n1343_o <= n955_o & n954_o & n953_o & n956_o;
  n1344_o <= n966_o & n964_o & n963_o & n965_o;
  n1345_o <= n977_o & n976_o & n978_o & n975_o;
  n1346_o <= n999_o & n998_o & n997_o & n1000_o;
  n1347_o <= n1010_o & n1008_o & n1007_o & n1009_o;
  n1348_o <= n1021_o & n1020_o & n1022_o & n1019_o;
  n1349_o <= n1043_o & n1042_o & n1041_o & n1044_o;
  n1350_o <= n1054_o & n1052_o & n1051_o & n1053_o;
  n1351_o <= n1065_o & n1064_o & n1066_o & n1063_o;
  n1352_o <= n1087_o & n1086_o & n1085_o & n1088_o;
  n1353_o <= n1098_o & n1096_o & n1095_o & n1097_o;
  n1354_o <= n1109_o & n1108_o & n1110_o & n1107_o;
  n1355_o <= n1131_o & n1130_o & n1129_o & n1132_o;
  n1356_o <= n1142_o & n1140_o & n1139_o & n1141_o;
  n1357_o <= n1153_o & n1152_o & n1154_o & n1151_o;
  n1358_o <= n1175_o & n1174_o & n1173_o & n1176_o;
  n1359_o <= n1186_o & n1184_o & n1183_o & n1185_o;
  n1360_o <= n1197_o & n1196_o & n1198_o & n1195_o;
  n1361_o <= n1219_o & n1218_o & n1217_o & n1220_o;
  n1362_o <= n1230_o & n1228_o & n1227_o & n1229_o;
  n1363_o <= n1241_o & n1240_o & n1242_o & n1239_o;
  n1364_o <= n1263_o & n1262_o & n1261_o & n1264_o;
  n1365_o <= n1274_o & n1272_o & n1271_o & n1273_o;
  n1366_o <= n1285_o & n1284_o & n1286_o & n1283_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_4 is
  port (
    w : in std_logic_vector (22 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (22 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_4;

architecture rtl of cordich_stage_16_4 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (3 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n461_o : std_logic_vector (17 downto 0);
  signal add1_n462 : std_logic_vector (17 downto 0);
  signal add1_n463 : std_logic_vector (17 downto 0);
  signal add1_n464 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n471_o : std_logic;
  signal addsub_n472 : std_logic;
  signal addsub_n473 : std_logic_vector (17 downto 0);
  signal addsub_n474 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n481_o : std_logic;
  signal cnotr1_n482 : std_logic;
  signal cnotr1_n483 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n488_o : std_logic;
  signal cnotr2_n489 : std_logic;
  signal cnotr2_n490 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n495_o : std_logic;
  signal n496_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_n497 : std_logic;
  signal gen0_cnotr3_n498 : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (3 downto 0);
  signal n503_o : std_logic_vector (12 downto 0);
  signal n504_o : std_logic;
  signal n505_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_n506 : std_logic;
  signal gen0_cnotr4_n507 : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (3 downto 0);
  signal n512_o : std_logic_vector (12 downto 0);
  signal n513_o : std_logic_vector (3 downto 0);
  signal n514_o : std_logic_vector (16 downto 0);
  signal n515_o : std_logic;
  signal gen0_cnotr5_n516 : std_logic;
  signal gen0_cnotr5_n517 : std_logic_vector (3 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (3 downto 0);
  signal n522_o : std_logic_vector (12 downto 0);
  signal n523_o : std_logic_vector (3 downto 0);
  signal n524_o : std_logic;
  signal n525_o : std_logic_vector (15 downto 0);
  signal n526_o : std_logic_vector (16 downto 0);
  signal add2_n527 : std_logic_vector (16 downto 0);
  signal add2_n528 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n533_o : std_logic;
  signal n534_o : std_logic;
  signal n535_o : std_logic;
  signal n536_o : std_logic;
  signal n537_o : std_logic;
  signal cnotr6_n538 : std_logic;
  signal cnotr6_n539 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n544_o : std_logic;
  signal n545_o : std_logic_vector (15 downto 0);
  signal cnotr7_n546 : std_logic;
  signal cnotr7_n547 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n552_o : std_logic;
  signal alut1_n553 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n556 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n559_o : std_logic_vector (22 downto 0);
  signal n560_o : std_logic_vector (16 downto 0);
  signal n561_o : std_logic_vector (17 downto 0);
  signal n562_o : std_logic_vector (17 downto 0);
  signal n563_o : std_logic_vector (17 downto 0);
  signal n564_o : std_logic_vector (5 downto 0);
begin
  g <= n559_o;
  a_out <= add2_n528;
  c_out <= n560_o;
  x_out <= add1_n464;
  y_out <= addsub_n474;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n462; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n561_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n562_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n483; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n463; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n490; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n563_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n564_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n553; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n539; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n527; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n556; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n507; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n526_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n461_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n462 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n463 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n464 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n461_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n471_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n472 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n473 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n474 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n471_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n481_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n482 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n483 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n481_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n488_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n489 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n490 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n488_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n495_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n496_o <= w (22 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n497 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n498 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_4 port map (
    ctrl => n495_o,
    i => n496_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n503_o <= y (16 downto 4);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n504_o <= y_4 (13);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n505_o <= y_4 (17 downto 14);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n506 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n507 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_4 port map (
    ctrl => n504_o,
    i => n505_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n512_o <= y_4 (12 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n513_o <= y (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n514_o <= n512_o & n513_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n515_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n516 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n517 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_4 port map (
    ctrl => n515_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n522_o <= x_1 (16 downto 4);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n523_o <= x_1 (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n524_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n525_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n526_o <= n524_o & n525_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n527 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n528 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n533_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n534_o <= not n533_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n535_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n536_o <= not n535_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n537_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n538 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n539 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n537_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n544_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n545_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n546 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n547 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n544_o,
    i => n545_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n552_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n553 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_4 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n556 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_4 port map (
    i => c_3,
    o => alut2_o);
  n559_o <= n523_o & addsub_n473 & cnotr7_n546;
  n560_o <= cnotr7_n547 & n552_o;
  n561_o <= gen0_cnotr5_n517 & gen0_cnotr5_n516 & n522_o;
  n562_o <= gen0_cnotr3_n498 & gen0_cnotr3_n497 & n503_o;
  n563_o <= gen0_cnotr4_n506 & n514_o;
  n564_o <= n536_o & addsub_n472 & cnotr6_n538 & cnotr2_n489 & cnotr1_n482 & n534_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_3 is
  port (
    w : in std_logic_vector (21 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (21 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_3;

architecture rtl of cordich_stage_16_3 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (2 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n351_o : std_logic_vector (17 downto 0);
  signal add1_n352 : std_logic_vector (17 downto 0);
  signal add1_n353 : std_logic_vector (17 downto 0);
  signal add1_n354 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n361_o : std_logic;
  signal addsub_n362 : std_logic;
  signal addsub_n363 : std_logic_vector (17 downto 0);
  signal addsub_n364 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n371_o : std_logic;
  signal cnotr1_n372 : std_logic;
  signal cnotr1_n373 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n378_o : std_logic;
  signal cnotr2_n379 : std_logic;
  signal cnotr2_n380 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n385_o : std_logic;
  signal n386_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_n387 : std_logic;
  signal gen0_cnotr3_n388 : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (2 downto 0);
  signal n393_o : std_logic_vector (13 downto 0);
  signal n394_o : std_logic;
  signal n395_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_n396 : std_logic;
  signal gen0_cnotr4_n397 : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (2 downto 0);
  signal n402_o : std_logic_vector (13 downto 0);
  signal n403_o : std_logic_vector (2 downto 0);
  signal n404_o : std_logic_vector (16 downto 0);
  signal n405_o : std_logic;
  signal gen0_cnotr5_n406 : std_logic;
  signal gen0_cnotr5_n407 : std_logic_vector (2 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (2 downto 0);
  signal n412_o : std_logic_vector (13 downto 0);
  signal n413_o : std_logic_vector (2 downto 0);
  signal n414_o : std_logic;
  signal n415_o : std_logic_vector (15 downto 0);
  signal n416_o : std_logic_vector (16 downto 0);
  signal add2_n417 : std_logic_vector (16 downto 0);
  signal add2_n418 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n423_o : std_logic;
  signal n424_o : std_logic;
  signal n425_o : std_logic;
  signal n426_o : std_logic;
  signal n427_o : std_logic;
  signal cnotr6_n428 : std_logic;
  signal cnotr6_n429 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n434_o : std_logic;
  signal n435_o : std_logic_vector (15 downto 0);
  signal cnotr7_n436 : std_logic;
  signal cnotr7_n437 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n442_o : std_logic;
  signal alut1_n443 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n446 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n449_o : std_logic_vector (21 downto 0);
  signal n450_o : std_logic_vector (16 downto 0);
  signal n451_o : std_logic_vector (17 downto 0);
  signal n452_o : std_logic_vector (17 downto 0);
  signal n453_o : std_logic_vector (17 downto 0);
  signal n454_o : std_logic_vector (5 downto 0);
begin
  g <= n449_o;
  a_out <= add2_n418;
  c_out <= n450_o;
  x_out <= add1_n354;
  y_out <= addsub_n364;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n352; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n451_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n452_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n373; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n353; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n380; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n453_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n454_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n443; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n429; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n417; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n446; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n397; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n416_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n351_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n352 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n353 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n354 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n351_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n361_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n362 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n363 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n364 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n361_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n371_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n372 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n373 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n371_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n378_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n379 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n380 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n378_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n385_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n386_o <= w (21 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n387 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n388 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_3 port map (
    ctrl => n385_o,
    i => n386_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n393_o <= y (16 downto 3);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n394_o <= y_4 (14);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n395_o <= y_4 (17 downto 15);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n396 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n397 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_3 port map (
    ctrl => n394_o,
    i => n395_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n402_o <= y_4 (13 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n403_o <= y (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n404_o <= n402_o & n403_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n405_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n406 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n407 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_3 port map (
    ctrl => n405_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n412_o <= x_1 (16 downto 3);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n413_o <= x_1 (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n414_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n415_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n416_o <= n414_o & n415_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n417 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n418 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n423_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n424_o <= not n423_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n425_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n426_o <= not n425_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n427_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n428 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n429 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n427_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n434_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n435_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n436 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n437 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n434_o,
    i => n435_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n442_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n443 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_3 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n446 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_3 port map (
    i => c_3,
    o => alut2_o);
  n449_o <= n413_o & addsub_n363 & cnotr7_n436;
  n450_o <= cnotr7_n437 & n442_o;
  n451_o <= gen0_cnotr5_n407 & gen0_cnotr5_n406 & n412_o;
  n452_o <= gen0_cnotr3_n388 & gen0_cnotr3_n387 & n393_o;
  n453_o <= gen0_cnotr4_n396 & n404_o;
  n454_o <= n426_o & addsub_n362 & cnotr6_n428 & cnotr2_n379 & cnotr1_n372 & n424_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_2 is
  port (
    w : in std_logic_vector (20 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (20 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_2;

architecture rtl of cordich_stage_16_2 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (1 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n241_o : std_logic_vector (17 downto 0);
  signal add1_n242 : std_logic_vector (17 downto 0);
  signal add1_n243 : std_logic_vector (17 downto 0);
  signal add1_n244 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n251_o : std_logic;
  signal addsub_n252 : std_logic;
  signal addsub_n253 : std_logic_vector (17 downto 0);
  signal addsub_n254 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n261_o : std_logic;
  signal cnotr1_n262 : std_logic;
  signal cnotr1_n263 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n268_o : std_logic;
  signal cnotr2_n269 : std_logic;
  signal cnotr2_n270 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n275_o : std_logic;
  signal n276_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_n277 : std_logic;
  signal gen0_cnotr3_n278 : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (1 downto 0);
  signal n283_o : std_logic_vector (14 downto 0);
  signal n284_o : std_logic;
  signal n285_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_n286 : std_logic;
  signal gen0_cnotr4_n287 : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (1 downto 0);
  signal n292_o : std_logic_vector (14 downto 0);
  signal n293_o : std_logic_vector (1 downto 0);
  signal n294_o : std_logic_vector (16 downto 0);
  signal n295_o : std_logic;
  signal gen0_cnotr5_n296 : std_logic;
  signal gen0_cnotr5_n297 : std_logic_vector (1 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (1 downto 0);
  signal n302_o : std_logic_vector (14 downto 0);
  signal n303_o : std_logic_vector (1 downto 0);
  signal n304_o : std_logic;
  signal n305_o : std_logic_vector (15 downto 0);
  signal n306_o : std_logic_vector (16 downto 0);
  signal add2_n307 : std_logic_vector (16 downto 0);
  signal add2_n308 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n313_o : std_logic;
  signal n314_o : std_logic;
  signal n315_o : std_logic;
  signal n316_o : std_logic;
  signal n317_o : std_logic;
  signal cnotr6_n318 : std_logic;
  signal cnotr6_n319 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n324_o : std_logic;
  signal n325_o : std_logic_vector (15 downto 0);
  signal cnotr7_n326 : std_logic;
  signal cnotr7_n327 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n332_o : std_logic;
  signal alut1_n333 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n336 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n339_o : std_logic_vector (20 downto 0);
  signal n340_o : std_logic_vector (16 downto 0);
  signal n341_o : std_logic_vector (17 downto 0);
  signal n342_o : std_logic_vector (17 downto 0);
  signal n343_o : std_logic_vector (17 downto 0);
  signal n344_o : std_logic_vector (5 downto 0);
begin
  g <= n339_o;
  a_out <= add2_n308;
  c_out <= n340_o;
  x_out <= add1_n244;
  y_out <= addsub_n254;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n242; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n341_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n342_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n263; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n243; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n270; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n343_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n344_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n333; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n319; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n307; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n336; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n287; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n306_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n241_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n242 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n243 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n244 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n241_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n251_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n252 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n253 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n254 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n251_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n261_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n262 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n263 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n261_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n268_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n269 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n270 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n268_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n275_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n276_o <= w (20 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n277 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n278 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_2 port map (
    ctrl => n275_o,
    i => n276_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n283_o <= y (16 downto 2);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n284_o <= y_4 (15);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n285_o <= y_4 (17 downto 16);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n286 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n287 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_2 port map (
    ctrl => n284_o,
    i => n285_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n292_o <= y_4 (14 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n293_o <= y (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n294_o <= n292_o & n293_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n295_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n296 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n297 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_2 port map (
    ctrl => n295_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n302_o <= x_1 (16 downto 2);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n303_o <= x_1 (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n304_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n305_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n306_o <= n304_o & n305_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n307 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n308 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n313_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n314_o <= not n313_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n315_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n316_o <= not n315_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n317_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n318 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n319 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n317_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n324_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n325_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n326 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n327 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n324_o,
    i => n325_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n332_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n333 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_2 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n336 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_2 port map (
    i => c_3,
    o => alut2_o);
  n339_o <= n303_o & addsub_n253 & cnotr7_n326;
  n340_o <= cnotr7_n327 & n332_o;
  n341_o <= gen0_cnotr5_n297 & gen0_cnotr5_n296 & n302_o;
  n342_o <= gen0_cnotr3_n278 & gen0_cnotr3_n277 & n283_o;
  n343_o <= gen0_cnotr4_n286 & n294_o;
  n344_o <= n316_o & addsub_n252 & cnotr6_n318 & cnotr2_n269 & cnotr1_n262 & n314_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_1 is
  port (
    w : in std_logic_vector (19 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (19 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_1;

architecture rtl of cordich_stage_16_1 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n131_o : std_logic_vector (17 downto 0);
  signal add1_n132 : std_logic_vector (17 downto 0);
  signal add1_n133 : std_logic_vector (17 downto 0);
  signal add1_n134 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n141_o : std_logic;
  signal addsub_n142 : std_logic;
  signal addsub_n143 : std_logic_vector (17 downto 0);
  signal addsub_n144 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n151_o : std_logic;
  signal cnotr1_n152 : std_logic;
  signal cnotr1_n153 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n158_o : std_logic;
  signal cnotr2_n159 : std_logic;
  signal cnotr2_n160 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n165_o : std_logic;
  signal n166_o : std_logic;
  signal gen0_cnotr3_n167 : std_logic;
  signal gen0_cnotr3_n168 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n173_o : std_logic_vector (15 downto 0);
  signal n174_o : std_logic;
  signal n175_o : std_logic;
  signal gen0_cnotr4_n176 : std_logic;
  signal gen0_cnotr4_n177 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n182_o : std_logic_vector (15 downto 0);
  signal n183_o : std_logic;
  signal n184_o : std_logic_vector (16 downto 0);
  signal n185_o : std_logic;
  signal gen0_cnotr5_n186 : std_logic;
  signal gen0_cnotr5_n187 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n192_o : std_logic_vector (15 downto 0);
  signal n193_o : std_logic;
  signal n194_o : std_logic;
  signal n195_o : std_logic_vector (15 downto 0);
  signal n196_o : std_logic_vector (16 downto 0);
  signal add2_n197 : std_logic_vector (16 downto 0);
  signal add2_n198 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n203_o : std_logic;
  signal n204_o : std_logic;
  signal n205_o : std_logic;
  signal n206_o : std_logic;
  signal n207_o : std_logic;
  signal cnotr6_n208 : std_logic;
  signal cnotr6_n209 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n214_o : std_logic;
  signal n215_o : std_logic_vector (15 downto 0);
  signal cnotr7_n216 : std_logic;
  signal cnotr7_n217 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n222_o : std_logic;
  signal alut1_n223 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n226 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n229_o : std_logic_vector (19 downto 0);
  signal n230_o : std_logic_vector (16 downto 0);
  signal n231_o : std_logic_vector (17 downto 0);
  signal n232_o : std_logic_vector (17 downto 0);
  signal n233_o : std_logic_vector (17 downto 0);
  signal n234_o : std_logic_vector (5 downto 0);
begin
  g <= n229_o;
  a_out <= add2_n198;
  c_out <= n230_o;
  x_out <= add1_n134;
  y_out <= addsub_n144;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n132; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n231_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n232_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n153; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n133; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n160; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n233_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n234_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n223; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n209; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n197; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n226; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n177; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n196_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n131_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n132 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n133 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n134 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n131_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n141_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n142 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n143 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n144 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n141_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n151_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n152 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n153 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n151_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n158_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n159 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n160 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n158_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n165_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n166_o <= w (19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n167 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n168 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n165_o,
    i => n166_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n173_o <= y (16 downto 1);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n174_o <= y_4 (16);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n175_o <= y_4 (17);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n176 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n177 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n174_o,
    i => n175_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n182_o <= y_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n183_o <= y (0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n184_o <= n182_o & n183_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n185_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n186 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n187 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n185_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n192_o <= x_1 (16 downto 1);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n193_o <= x_1 (0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n194_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n195_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n196_o <= n194_o & n195_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n197 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n198 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n203_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n204_o <= not n203_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n205_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n206_o <= not n205_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n207_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n208 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n209 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n207_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n214_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n215_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n216 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n217 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n214_o,
    i => n215_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n222_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n223 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n226 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_1 port map (
    i => c_3,
    o => alut2_o);
  n229_o <= n193_o & addsub_n143 & cnotr7_n216;
  n230_o <= cnotr7_n217 & n222_o;
  n231_o <= gen0_cnotr5_n187 & gen0_cnotr5_n186 & n192_o;
  n232_o <= gen0_cnotr3_n168 & gen0_cnotr3_n167 & n173_o;
  n233_o <= gen0_cnotr4_n176 & n184_o;
  n234_o <= n206_o & addsub_n142 & cnotr6_n208 & cnotr2_n159 & cnotr1_n152 & n204_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity inith_lookup_17_4 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity inith_lookup_17_4;

architecture rtl of inith_lookup_17_4 is
  signal n102_o : std_logic;
  signal n103_o : std_logic;
  signal n104_o : std_logic;
  signal n105_o : std_logic;
  signal n106_o : std_logic;
  signal n107_o : std_logic;
  signal n108_o : std_logic;
  signal n109_o : std_logic;
  signal n110_o : std_logic;
  signal n111_o : std_logic;
  signal n112_o : std_logic;
  signal n113_o : std_logic;
  signal n114_o : std_logic;
  signal n115_o : std_logic;
  signal n116_o : std_logic;
  signal n117_o : std_logic;
  signal n118_o : std_logic;
  signal n119_o : std_logic;
  signal n120_o : std_logic;
  signal n121_o : std_logic;
  signal n122_o : std_logic;
  signal n123_o : std_logic;
  signal n124_o : std_logic;
  signal n125_o : std_logic_vector (16 downto 0);
begin
  o <= n125_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n102_o <= i (16);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n103_o <= not n102_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n104_o <= i (15);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n105_o <= i (14);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n106_o <= i (13);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n107_o <= not n106_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n108_o <= i (12);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n109_o <= not n108_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n110_o <= i (11);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n111_o <= i (10);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n112_o <= not n111_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n113_o <= i (9);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n114_o <= i (8);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n115_o <= i (7);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n116_o <= i (6);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n117_o <= not n116_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n118_o <= i (5);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n119_o <= i (4);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n120_o <= not n119_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n121_o <= i (3);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n122_o <= i (2);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n123_o <= i (1);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n124_o <= i (0);
  n125_o <= n103_o & n104_o & n105_o & n107_o & n109_o & n110_o & n112_o & n113_o & n114_o & n115_o & n117_o & n118_o & n120_o & n121_o & n122_o & n123_o & n124_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordich is
  signal wrap_W: std_logic_vector (105 downto 0);
  signal wrap_A: std_logic_vector (16 downto 0);
  signal wrap_C: std_logic_vector (16 downto 0);
  signal wrap_X: std_logic_vector (17 downto 0);
  signal wrap_Y: std_logic_vector (17 downto 0);
  signal wrap_G: std_logic_vector (105 downto 0);
  signal wrap_A_OUT: std_logic_vector (16 downto 0);
  signal wrap_C_OUT: std_logic_vector (16 downto 0);
  signal wrap_X_OUT: std_logic_vector (17 downto 0);
  signal wrap_Y_OUT: std_logic_vector (17 downto 0);
  signal cs : std_logic_vector (84 downto 0);
  signal as : std_logic_vector (84 downto 0);
  signal xs : std_logic_vector (89 downto 0);
  signal ys : std_logic_vector (89 downto 0);
  signal n5_o : std_logic_vector (16 downto 0);
  signal initx_n6 : std_logic_vector (16 downto 0);
  signal initx_o : std_logic_vector (16 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic_vector (16 downto 0);
  signal n11_o : std_logic_vector (16 downto 0);
  signal n12_o : std_logic_vector (16 downto 0);
  signal n13_o : std_logic_vector (17 downto 0);
  signal n14_o : std_logic_vector (17 downto 0);
  signal n15_o : std_logic_vector (19 downto 0);
  signal n16_o : std_logic_vector (16 downto 0);
  signal n17_o : std_logic_vector (16 downto 0);
  signal n18_o : std_logic_vector (17 downto 0);
  signal n19_o : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n20 : std_logic_vector (19 downto 0);
  signal gen1_n0_stagex_n21 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n22 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n23 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n24 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (19 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (17 downto 0);
  signal n35_o : std_logic_vector (20 downto 0);
  signal n36_o : std_logic_vector (16 downto 0);
  signal n37_o : std_logic_vector (16 downto 0);
  signal n38_o : std_logic_vector (17 downto 0);
  signal n39_o : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_n40 : std_logic_vector (20 downto 0);
  signal gen1_n1_stagex_n41 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n42 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n43 : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_n44 : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (20 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (17 downto 0);
  signal n55_o : std_logic_vector (21 downto 0);
  signal n56_o : std_logic_vector (16 downto 0);
  signal n57_o : std_logic_vector (16 downto 0);
  signal n58_o : std_logic_vector (17 downto 0);
  signal n59_o : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_n60 : std_logic_vector (21 downto 0);
  signal gen1_n2_stagex_n61 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n62 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n63 : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_n64 : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_g : std_logic_vector (21 downto 0);
  signal gen1_n2_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_y_out : std_logic_vector (17 downto 0);
  signal n75_o : std_logic_vector (22 downto 0);
  signal n76_o : std_logic_vector (16 downto 0);
  signal n77_o : std_logic_vector (16 downto 0);
  signal n78_o : std_logic_vector (17 downto 0);
  signal n79_o : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_n80 : std_logic_vector (22 downto 0);
  signal gen1_n3_stagex_n81 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n82 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n83 : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_n84 : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_g : std_logic_vector (22 downto 0);
  signal gen1_n3_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_y_out : std_logic_vector (17 downto 0);
  signal n96_o : std_logic_vector (105 downto 0);
  signal n97_o : std_logic_vector (84 downto 0);
  signal n98_o : std_logic_vector (84 downto 0);
  signal n99_o : std_logic_vector (89 downto 0);
  signal n100_o : std_logic_vector (89 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n96_o;
  wrap_A_OUT <= n11_o;
  wrap_C_OUT <= n12_o;
  wrap_X_OUT <= n13_o;
  wrap_Y_OUT <= n14_o;
  -- vhdl_source/cordich.vhdl:74:15
  cs <= n97_o; -- (signal)
  -- vhdl_source/cordich.vhdl:74:19
  as <= n98_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:15
  xs <= n99_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:19
  ys <= n100_o; -- (signal)
  -- vhdl_source/cordich.vhdl:95:79
  n5_o <= wrap_X (16 downto 0);
  -- vhdl_source/cordich.vhdl:96:77
  initx_n6 <= initx_o; -- (signal)
  -- vhdl_source/cordich.vhdl:94:8
  initx : entity work.inith_lookup_17_4 port map (
    i => n5_o,
    o => initx_o);
  -- vhdl_source/cordich.vhdl:97:23
  n9_o <= wrap_X (17);
  -- vhdl_source/cordich.vhdl:108:17
  n10_o <= not wrap_A;
  -- vhdl_source/cordich.vhdl:109:19
  n11_o <= as (84 downto 68);
  -- vhdl_source/cordich.vhdl:110:19
  n12_o <= cs (84 downto 68);
  -- vhdl_source/cordich.vhdl:111:19
  n13_o <= xs (89 downto 72);
  -- vhdl_source/cordich.vhdl:112:19
  n14_o <= ys (89 downto 72);
  -- vhdl_source/cordich.vhdl:117:71
  n15_o <= wrap_W (19 downto 0);
  -- vhdl_source/cordich.vhdl:118:71
  n16_o <= as (16 downto 0);
  -- vhdl_source/cordich.vhdl:118:83
  n17_o <= cs (16 downto 0);
  -- vhdl_source/cordich.vhdl:119:71
  n18_o <= xs (17 downto 0);
  -- vhdl_source/cordich.vhdl:119:83
  n19_o <= ys (17 downto 0);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n0_stagex_n20 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n0_stagex_n21 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n0_stagex_n22 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n0_stagex_n23 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n0_stagex_n24 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n0_stagex : entity work.cordich_stage_16_1 port map (
    w => n15_o,
    a => n16_o,
    c => n17_o,
    x => n18_o,
    y => n19_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n35_o <= wrap_W (40 downto 20);
  -- vhdl_source/cordich.vhdl:118:71
  n36_o <= as (33 downto 17);
  -- vhdl_source/cordich.vhdl:118:83
  n37_o <= cs (33 downto 17);
  -- vhdl_source/cordich.vhdl:119:71
  n38_o <= xs (35 downto 18);
  -- vhdl_source/cordich.vhdl:119:83
  n39_o <= ys (35 downto 18);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n1_stagex_n40 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n1_stagex_n41 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n1_stagex_n42 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n1_stagex_n43 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n1_stagex_n44 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n1_stagex : entity work.cordich_stage_16_2 port map (
    w => n35_o,
    a => n36_o,
    c => n37_o,
    x => n38_o,
    y => n39_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n55_o <= wrap_W (62 downto 41);
  -- vhdl_source/cordich.vhdl:118:71
  n56_o <= as (50 downto 34);
  -- vhdl_source/cordich.vhdl:118:83
  n57_o <= cs (50 downto 34);
  -- vhdl_source/cordich.vhdl:119:71
  n58_o <= xs (53 downto 36);
  -- vhdl_source/cordich.vhdl:119:83
  n59_o <= ys (53 downto 36);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n2_stagex_n60 <= gen1_n2_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n2_stagex_n61 <= gen1_n2_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n2_stagex_n62 <= gen1_n2_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n2_stagex_n63 <= gen1_n2_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n2_stagex_n64 <= gen1_n2_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n2_stagex : entity work.cordich_stage_16_3 port map (
    w => n55_o,
    a => n56_o,
    c => n57_o,
    x => n58_o,
    y => n59_o,
    g => gen1_n2_stagex_g,
    a_out => gen1_n2_stagex_a_out,
    c_out => gen1_n2_stagex_c_out,
    x_out => gen1_n2_stagex_x_out,
    y_out => gen1_n2_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n75_o <= wrap_W (85 downto 63);
  -- vhdl_source/cordich.vhdl:118:71
  n76_o <= as (67 downto 51);
  -- vhdl_source/cordich.vhdl:118:83
  n77_o <= cs (67 downto 51);
  -- vhdl_source/cordich.vhdl:119:71
  n78_o <= xs (71 downto 54);
  -- vhdl_source/cordich.vhdl:119:83
  n79_o <= ys (71 downto 54);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n3_stagex_n80 <= gen1_n3_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n3_stagex_n81 <= gen1_n3_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n3_stagex_n82 <= gen1_n3_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n3_stagex_n83 <= gen1_n3_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n3_stagex_n84 <= gen1_n3_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n3_stagex : entity work.cordich_stage_16_4 port map (
    w => n75_o,
    a => n76_o,
    c => n77_o,
    x => n78_o,
    y => n79_o,
    g => gen1_n3_stagex_g,
    a_out => gen1_n3_stagex_a_out,
    c_out => gen1_n3_stagex_c_out,
    x_out => gen1_n3_stagex_x_out,
    y_out => gen1_n3_stagex_y_out);
  n96_o <= (19 downto 0 => 'Z') & gen1_n3_stagex_n80 & gen1_n2_stagex_n60 & gen1_n1_stagex_n40 & gen1_n0_stagex_n20;
  n97_o <= gen1_n3_stagex_n82 & gen1_n2_stagex_n62 & gen1_n1_stagex_n42 & gen1_n0_stagex_n22 & wrap_C;
  n98_o <= gen1_n3_stagex_n81 & gen1_n2_stagex_n61 & gen1_n1_stagex_n41 & gen1_n0_stagex_n21 & n10_o;
  n99_o <= gen1_n3_stagex_n83 & gen1_n2_stagex_n63 & gen1_n1_stagex_n43 & gen1_n0_stagex_n23 & n9_o & initx_n6;
  n100_o <= gen1_n3_stagex_n84 & gen1_n2_stagex_n64 & gen1_n1_stagex_n44 & gen1_n0_stagex_n24 & wrap_Y;
end rtl;
