Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "E:/Xilinx/projects/Clock/count_to_60_isim_beh.exe" -prj "E:/Xilinx/projects/Clock/count_to_60_beh.prj" "work.count_to_60" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/Xilinx/projects/Clock/decade_counter.v" into library work
Analyzing Verilog file "E:/Xilinx/projects/Clock/count_to_60.v" into library work
Analyzing Verilog file "E:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "E:/Xilinx/projects/Clock/count_to_60.v" Line 34: Port out is not connected to this instance
Completed static elaboration
Compiling module decade_counter
Compiling module count_to_60
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable E:/Xilinx/projects/Clock/count_to_60_isim_beh.exe
Fuse Memory Usage: 27952 KB
Fuse CPU Usage: 390 ms
