\doxysection{stm32f4xx\+\_\+hal\+\_\+tim.\+h}
\hypertarget{stm32f4xx__hal__tim_8h_source}{}\label{stm32f4xx__hal__tim_8h_source}\index{VGA\_Driver/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_tim.h@{VGA\_Driver/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_tim.h}}
\mbox{\hyperlink{stm32f4xx__hal__tim_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00020\ \textcolor{preprocessor}{\#ifndef\ STM32F4xx\_HAL\_TIM\_H}}
\DoxyCodeLine{00021\ \textcolor{preprocessor}{\#define\ STM32F4xx\_HAL\_TIM\_H}}
\DoxyCodeLine{00022\ }
\DoxyCodeLine{00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00026\ }
\DoxyCodeLine{00027\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00028\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__hal__def_8h}{stm32f4xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{00029\ }
\DoxyCodeLine{00038\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00046\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00047\ \{}
\DoxyCodeLine{00048\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___base___init_type_def_affb82025da5b8d4a06e61f1690460f4d}{Prescaler}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00051\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___base___init_type_def_a4b29303489c983d0e9326d7ae0196ceb}{CounterMode}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00054\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___base___init_type_def_a49500eef6a2354eeee4adc005bf9cef6}{Period}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00058\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___base___init_type_def_a8f20e02ae2774e1523942604315b8e13}{ClockDivision}};\ \ \ \ \ }
\DoxyCodeLine{00061\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___base___init_type_def_a3c2ea8434bbce30aa191a816e27f9c1f}{RepetitionCounter}};\ \ }
\DoxyCodeLine{00072\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___base___init_type_def_a24796ba26d572a0993cb065a02865723}{AutoReloadPreload}};\ \ }
\DoxyCodeLine{00074\ \}\ \mbox{\hyperlink{struct_t_i_m___base___init_type_def}{TIM\_Base\_InitTypeDef}};}
\DoxyCodeLine{00075\ }
\DoxyCodeLine{00079\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00080\ \{}
\DoxyCodeLine{00081\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_add4ac9143086c89effbede5c54e958bf}{OCMode}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00084\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a5251c3bce4ca5baf013bc0ace0865a4c}{Pulse}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00087\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a781c7dae9dec8b6c974b1bdf591b77e7}{OCPolarity}};\ \ \ \ }
\DoxyCodeLine{00090\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a978da9dd7cda80eb5fe8d04828b9bbcc}{OCNPolarity}};\ \ \ }
\DoxyCodeLine{00094\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_aadc3d763f52920adcd0150ffbad1043a}{OCFastMode}};\ \ \ \ }
\DoxyCodeLine{00099\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a57bb589da3cf2b39b727fe4a3d334ab3}{OCIdleState}};\ \ \ }
\DoxyCodeLine{00103\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a78d21970d78c1e3e328692743406ba25}{OCNIdleState}};\ \ }
\DoxyCodeLine{00106\ \}\ \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\_OC\_InitTypeDef}};}
\DoxyCodeLine{00107\ }
\DoxyCodeLine{00111\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00112\ \{}
\DoxyCodeLine{00113\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_add4ac9143086c89effbede5c54e958bf}{OCMode}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00116\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a5251c3bce4ca5baf013bc0ace0865a4c}{Pulse}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00119\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a781c7dae9dec8b6c974b1bdf591b77e7}{OCPolarity}};\ \ \ \ }
\DoxyCodeLine{00122\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a978da9dd7cda80eb5fe8d04828b9bbcc}{OCNPolarity}};\ \ \ }
\DoxyCodeLine{00126\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a57bb589da3cf2b39b727fe4a3d334ab3}{OCIdleState}};\ \ \ }
\DoxyCodeLine{00130\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a78d21970d78c1e3e328692743406ba25}{OCNIdleState}};\ \ }
\DoxyCodeLine{00134\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a6c0364c24e89f17849b0109236112fba}{ICPolarity}};\ \ \ \ }
\DoxyCodeLine{00137\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a280cec08ad0ea4608ae57523775cc1c0}{ICSelection}};\ \ \ }
\DoxyCodeLine{00140\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_ab621c1517d5345834fcc71eea97156bf}{ICFilter}};\ \ \ \ \ \ }
\DoxyCodeLine{00142\ \}\ \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def}{TIM\_OnePulse\_InitTypeDef}};}
\DoxyCodeLine{00143\ }
\DoxyCodeLine{00147\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00148\ \{}
\DoxyCodeLine{00149\ \ \ uint32\_t\ \ \mbox{\hyperlink{struct_t_i_m___i_c___init_type_def_a6c0364c24e89f17849b0109236112fba}{ICPolarity}};\ \ }
\DoxyCodeLine{00152\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___i_c___init_type_def_a280cec08ad0ea4608ae57523775cc1c0}{ICSelection}};\ \ }
\DoxyCodeLine{00155\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___i_c___init_type_def_adc795cd98eeaa7725743856652cd2b4a}{ICPrescaler}};\ \ }
\DoxyCodeLine{00158\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___i_c___init_type_def_ab621c1517d5345834fcc71eea97156bf}{ICFilter}};\ \ \ \ \ }
\DoxyCodeLine{00160\ \}\ \mbox{\hyperlink{struct_t_i_m___i_c___init_type_def}{TIM\_IC\_InitTypeDef}};}
\DoxyCodeLine{00161\ }
\DoxyCodeLine{00165\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00166\ \{}
\DoxyCodeLine{00167\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_ab451cb61e197d30ca8d3ce1c820ae1a4}{EncoderMode}};\ \ \ }
\DoxyCodeLine{00170\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_ac1191c7421a3ca4c53ec7875870812e5}{IC1Polarity}};\ \ \ }
\DoxyCodeLine{00173\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_ae0c7ebe03057c1dd939555d1d924afd1}{IC1Selection}};\ \ }
\DoxyCodeLine{00176\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_aa913a8df0a4c97fefa87ff760fae10cb}{IC1Prescaler}};\ \ }
\DoxyCodeLine{00179\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_a5efa2ad5085fe72fb0b5dc2e2fc61def}{IC1Filter}};\ \ \ \ \ }
\DoxyCodeLine{00182\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_a67a8a854c58aedd9d37aa9f2ad4f49b4}{IC2Polarity}};\ \ \ }
\DoxyCodeLine{00185\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_af5b15660e7593a0fa62ee00059b3a9f4}{IC2Selection}};\ \ }
\DoxyCodeLine{00188\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_a0ce08ea64b9e8986336acf65fbfc1976}{IC2Prescaler}};\ \ }
\DoxyCodeLine{00191\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_ab64eaec6065c8729c961721901f6a8d7}{IC2Filter}};\ \ \ \ \ }
\DoxyCodeLine{00193\ \}\ \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def}{TIM\_Encoder\_InitTypeDef}};}
\DoxyCodeLine{00194\ }
\DoxyCodeLine{00198\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00199\ \{}
\DoxyCodeLine{00200\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___clock_config_type_def_afe27815154e535b96e8fa1b4d2fdd596}{ClockSource}};\ \ \ \ \ }
\DoxyCodeLine{00202\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___clock_config_type_def_a765acd064e3a8fb99ec74ae5109fc5ec}{ClockPolarity}};\ \ \ }
\DoxyCodeLine{00204\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___clock_config_type_def_ab791f8fac403d508e1c53b6f27cf1f24}{ClockPrescaler}};\ \ }
\DoxyCodeLine{00206\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___clock_config_type_def_aed791f661f8bca36911e905631bebfa5}{ClockFilter}};\ \ \ \ \ }
\DoxyCodeLine{00208\ \}\ \mbox{\hyperlink{struct_t_i_m___clock_config_type_def}{TIM\_ClockConfigTypeDef}};}
\DoxyCodeLine{00209\ }
\DoxyCodeLine{00213\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00214\ \{}
\DoxyCodeLine{00215\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def_ae375822fd9a07ebafaf13fc47db211db}{ClearInputState}};\ \ \ \ \ \ }
\DoxyCodeLine{00217\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def_a53908db365bf0aa50a9217dcee98b61c}{ClearInputSource}};\ \ \ \ \ }
\DoxyCodeLine{00219\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def_a952f89c595fc06fe7e0ad41f8992fda2}{ClearInputPolarity}};\ \ \ }
\DoxyCodeLine{00221\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def_a177e485feed1a56dbb578aa11f758c79}{ClearInputPrescaler}};\ \ }
\DoxyCodeLine{00224\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def_a79dfd4545a2fa8ca202bf0e80374db66}{ClearInputFilter}};\ \ \ \ \ }
\DoxyCodeLine{00226\ \}\ \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def}{TIM\_ClearInputConfigTypeDef}};}
\DoxyCodeLine{00227\ }
\DoxyCodeLine{00231\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00232\ \{}
\DoxyCodeLine{00233\ \ \ uint32\_t\ \ \mbox{\hyperlink{struct_t_i_m___master_config_type_def_aafb70c2c7a9a93a3dad59a350df2b00f}{MasterOutputTrigger}};\ \ \ }
\DoxyCodeLine{00235\ \ \ uint32\_t\ \ \mbox{\hyperlink{struct_t_i_m___master_config_type_def_aa17903ecbee15ce7a6d51de5e9602d3f}{MasterSlaveMode}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00242\ \}\ \mbox{\hyperlink{struct_t_i_m___master_config_type_def}{TIM\_MasterConfigTypeDef}};}
\DoxyCodeLine{00243\ }
\DoxyCodeLine{00247\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00248\ \{}
\DoxyCodeLine{00249\ \ \ uint32\_t\ \ \mbox{\hyperlink{struct_t_i_m___slave_config_type_def_aa2b0001c7fceb00968ca503040874b4a}{SlaveMode}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00251\ \ \ uint32\_t\ \ \mbox{\hyperlink{struct_t_i_m___slave_config_type_def_a11eb45de70bcf3e3111a2d39bfc77074}{InputTrigger}};\ \ \ \ \ \ }
\DoxyCodeLine{00253\ \ \ uint32\_t\ \ \mbox{\hyperlink{struct_t_i_m___slave_config_type_def_afd12184c6e590581c775504a2e6c048c}{TriggerPolarity}};\ \ \ }
\DoxyCodeLine{00255\ \ \ uint32\_t\ \ \mbox{\hyperlink{struct_t_i_m___slave_config_type_def_aa2906798e3808ed40ac203a741512b55}{TriggerPrescaler}};\ \ }
\DoxyCodeLine{00257\ \ \ uint32\_t\ \ \mbox{\hyperlink{struct_t_i_m___slave_config_type_def_aef9e224ccafea4bfdd64193ea84feaf3}{TriggerFilter}};\ \ \ \ \ }
\DoxyCodeLine{00260\ \}\ \mbox{\hyperlink{struct_t_i_m___slave_config_type_def}{TIM\_SlaveConfigTypeDef}};}
\DoxyCodeLine{00261\ }
\DoxyCodeLine{00267\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00268\ \{}
\DoxyCodeLine{00269\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_af45695121f3b3fe1ab24e8fbdb56d781}{OffStateRunMode}};\ \ \ \ \ \ }
\DoxyCodeLine{00271\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a24f5a355f44432458801392e40a80faa}{OffStateIDLEMode}};\ \ \ \ \ }
\DoxyCodeLine{00273\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a5fb4b2ca5382b21df284a2d0ce75d32c}{LockLevel}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00275\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a5a08cf07668e90bc708f8cccf709f2b4}{DeadTime}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00277\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a2a1604bd7f46bd571a2507c5f873474f}{BreakState}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00279\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a9ac85dcd5135063196b8954d9b779aa7}{BreakPolarity}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00281\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a9832cc0d752f1106cd4fc5a2f0e510c0}{BreakFilter}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00283\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a811ab6cfce79a2aadab7fc040413c037}{AutomaticOutput}};\ \ \ \ \ \ }
\DoxyCodeLine{00285\ \}\ \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def}{TIM\_BreakDeadTimeConfigTypeDef}};}
\DoxyCodeLine{00286\ }
\DoxyCodeLine{00290\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{00291\ \{}
\DoxyCodeLine{00292\ \ \ \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca28011b79e60b74a6c55947c505c51cbc}{HAL\_TIM\_STATE\_RESET}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x00U,\ \ \ \ }
\DoxyCodeLine{00293\ \ \ \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{HAL\_TIM\_STATE\_READY}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x01U,\ \ \ \ }
\DoxyCodeLine{00294\ \ \ \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12}{HAL\_TIM\_STATE\_BUSY}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x02U,\ \ \ \ }
\DoxyCodeLine{00295\ \ \ \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca03e3339df71a74ac37820f72c2989371}{HAL\_TIM\_STATE\_TIMEOUT}}\ \ \ \ \ \ \ \ \ \ \ =\ 0x03U,\ \ \ \ }
\DoxyCodeLine{00296\ \ \ \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca318cceb243cb9ca9e01833913e4f90ea}{HAL\_TIM\_STATE\_ERROR}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x04U\ \ \ \ \ }
\DoxyCodeLine{00297\ \}\ \mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}};}
\DoxyCodeLine{00298\ }
\DoxyCodeLine{00302\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{00303\ \{}
\DoxyCodeLine{00304\ \ \ \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a430f7e41a278868bc1a7c5de6a08dc94}{HAL\_TIM\_CHANNEL\_STATE\_RESET}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x00U,\ \ \ \ }
\DoxyCodeLine{00305\ \ \ \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x01U,\ \ \ \ }
\DoxyCodeLine{00306\ \ \ \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x02U,\ \ \ \ }
\DoxyCodeLine{00307\ \}\ \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}};}
\DoxyCodeLine{00308\ }
\DoxyCodeLine{00312\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{00313\ \{}
\DoxyCodeLine{00314\ \ \ \mbox{\hyperlink{group___t_i_m___exported___types_gga9b87df539778a60ea940a9d5ba793f7ca98c26cb59bb0c07b7f020d7ff8678bb8}{HAL\_DMA\_BURST\_STATE\_RESET}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x00U,\ \ \ \ }
\DoxyCodeLine{00315\ \ \ \mbox{\hyperlink{group___t_i_m___exported___types_gga9b87df539778a60ea940a9d5ba793f7ca44e8b59c22cd2b17d449b120e03e4952}{HAL\_DMA\_BURST\_STATE\_READY}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x01U,\ \ \ \ }
\DoxyCodeLine{00316\ \ \ \mbox{\hyperlink{group___t_i_m___exported___types_gga9b87df539778a60ea940a9d5ba793f7ca2de45462aabea1ed8b0d249441404e82}{HAL\_DMA\_BURST\_STATE\_BUSY}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x02U,\ \ \ \ }
\DoxyCodeLine{00317\ \}\ \mbox{\hyperlink{group___t_i_m___exported___types_ga9b87df539778a60ea940a9d5ba793f7c}{HAL\_TIM\_DMABurstStateTypeDef}};}
\DoxyCodeLine{00318\ }
\DoxyCodeLine{00322\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{00323\ \{}
\DoxyCodeLine{00324\ \ \ \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a2024e95c48b58ec9b2115faa276e3fad}{HAL\_TIM\_ACTIVE\_CHANNEL\_1}}\ \ \ \ \ \ \ \ =\ 0x01U,\ \ \ \ }
\DoxyCodeLine{00325\ \ \ \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706ae80e6a1dd1c479f504219c0fec2f3322}{HAL\_TIM\_ACTIVE\_CHANNEL\_2}}\ \ \ \ \ \ \ \ =\ 0x02U,\ \ \ \ }
\DoxyCodeLine{00326\ \ \ \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706acc3fcf4ee6d91744c4bc6a5eccde2601}{HAL\_TIM\_ACTIVE\_CHANNEL\_3}}\ \ \ \ \ \ \ \ =\ 0x04U,\ \ \ \ }
\DoxyCodeLine{00327\ \ \ \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a7d98ec7e385cacb3aaa6cec601fa6ab6}{HAL\_TIM\_ACTIVE\_CHANNEL\_4}}\ \ \ \ \ \ \ \ =\ 0x08U,\ \ \ \ }
\DoxyCodeLine{00328\ \ \ \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a574f72ac3bb41fe660318aa42dfdc98d}{HAL\_TIM\_ACTIVE\_CHANNEL\_CLEARED}}\ \ =\ 0x00U\ \ \ \ \ }
\DoxyCodeLine{00329\ \}\ \mbox{\hyperlink{group___t_i_m___exported___types_gaa3fa7bcbb4707f1151ccfc90a8cf9706}{HAL\_TIM\_ActiveChannel}};}
\DoxyCodeLine{00330\ }
\DoxyCodeLine{00334\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{00335\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef}
\DoxyCodeLine{00336\ \#else}
\DoxyCodeLine{00337\ typedef\ struct}
\DoxyCodeLine{00338\ \#endif\ \textcolor{comment}{/*\ USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ */}}
\DoxyCodeLine{00339\ \{}
\DoxyCodeLine{00340\ \ \ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00341\ \ \ \mbox{\hyperlink{struct_t_i_m___base___init_type_def}{TIM\_Base\_InitTypeDef}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_t_i_m___handle_type_def_a21046dd4833b51c8e3f5c82ea134d03c}{Init}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00342\ \ \ \mbox{\hyperlink{group___t_i_m___exported___types_gaa3fa7bcbb4707f1151ccfc90a8cf9706}{HAL\_TIM\_ActiveChannel}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00343\ \ \ \mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *hdma[7];\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00345\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\_LockTypeDef}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}{Lock}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00346\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ \mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}}\ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00347\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}}\ \ \ ChannelState[4];\ \ \ }
\DoxyCodeLine{00348\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}}\ \ \ ChannelNState[4];\ \ }
\DoxyCodeLine{00349\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ \mbox{\hyperlink{group___t_i_m___exported___types_ga9b87df539778a60ea940a9d5ba793f7c}{HAL\_TIM\_DMABurstStateTypeDef}}\ \ \mbox{\hyperlink{struct_t_i_m___handle_type_def_af9f37bc98fa1295cc65af8fbd2aab848}{DMABurstState}};\ \ \ \ \ }
\DoxyCodeLine{00351\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{00352\ \ \ void\ (*\ Base\_MspInitCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00353\ \ \ void\ (*\ Base\_MspDeInitCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00354\ \ \ void\ (*\ IC\_MspInitCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00355\ \ \ void\ (*\ IC\_MspDeInitCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00356\ \ \ void\ (*\ OC\_MspInitCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00357\ \ \ void\ (*\ OC\_MspDeInitCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00358\ \ \ void\ (*\ PWM\_MspInitCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00359\ \ \ void\ (*\ PWM\_MspDeInitCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00360\ \ \ void\ (*\ OnePulse\_MspInitCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00361\ \ \ void\ (*\ OnePulse\_MspDeInitCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00362\ \ \ void\ (*\ Encoder\_MspInitCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00363\ \ \ void\ (*\ Encoder\_MspDeInitCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00364\ \ \ void\ (*\ HallSensor\_MspInitCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00365\ \ \ void\ (*\ HallSensor\_MspDeInitCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ }
\DoxyCodeLine{00366\ \ \ void\ (*\ PeriodElapsedCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00367\ \ \ void\ (*\ PeriodElapsedHalfCpltCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ }
\DoxyCodeLine{00368\ \ \ void\ (*\ TriggerCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00369\ \ \ void\ (*\ TriggerHalfCpltCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00370\ \ \ void\ (*\ IC\_CaptureCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00371\ \ \ void\ (*\ IC\_CaptureHalfCpltCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00372\ \ \ void\ (*\ OC\_DelayElapsedCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00373\ \ \ void\ (*\ PWM\_PulseFinishedCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00374\ \ \ void\ (*\ PWM\_PulseFinishedHalfCpltCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ }
\DoxyCodeLine{00375\ \ \ void\ (*\ ErrorCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00376\ \ \ void\ (*\ CommutationCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00377\ \ \ void\ (*\ CommutationHalfCpltCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ }
\DoxyCodeLine{00378\ \ \ void\ (*\ BreakCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00379\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00380\ \}\ \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}};}
\DoxyCodeLine{00381\ }
\DoxyCodeLine{00382\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{00386\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{00387\ \{}
\DoxyCodeLine{00388\ \ \ HAL\_TIM\_BASE\_MSPINIT\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x00U\ \ \ }
\DoxyCodeLine{00389\ \ \ ,\ HAL\_TIM\_BASE\_MSPDEINIT\_CB\_ID\ \ \ \ \ \ \ \ \ \ =\ 0x01U\ \ \ }
\DoxyCodeLine{00390\ \ \ ,\ HAL\_TIM\_IC\_MSPINIT\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x02U\ \ \ }
\DoxyCodeLine{00391\ \ \ ,\ HAL\_TIM\_IC\_MSPDEINIT\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ =\ 0x03U\ \ \ }
\DoxyCodeLine{00392\ \ \ ,\ HAL\_TIM\_OC\_MSPINIT\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x04U\ \ \ }
\DoxyCodeLine{00393\ \ \ ,\ HAL\_TIM\_OC\_MSPDEINIT\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ =\ 0x05U\ \ \ }
\DoxyCodeLine{00394\ \ \ ,\ HAL\_TIM\_PWM\_MSPINIT\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x06U\ \ \ }
\DoxyCodeLine{00395\ \ \ ,\ HAL\_TIM\_PWM\_MSPDEINIT\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ =\ 0x07U\ \ \ }
\DoxyCodeLine{00396\ \ \ ,\ HAL\_TIM\_ONE\_PULSE\_MSPINIT\_CB\_ID\ \ \ \ \ \ \ =\ 0x08U\ \ \ }
\DoxyCodeLine{00397\ \ \ ,\ HAL\_TIM\_ONE\_PULSE\_MSPDEINIT\_CB\_ID\ \ \ \ \ =\ 0x09U\ \ \ }
\DoxyCodeLine{00398\ \ \ ,\ HAL\_TIM\_ENCODER\_MSPINIT\_CB\_ID\ \ \ \ \ \ \ \ \ =\ 0x0AU\ \ \ }
\DoxyCodeLine{00399\ \ \ ,\ HAL\_TIM\_ENCODER\_MSPDEINIT\_CB\_ID\ \ \ \ \ \ \ =\ 0x0BU\ \ \ }
\DoxyCodeLine{00400\ \ \ ,\ HAL\_TIM\_HALL\_SENSOR\_MSPINIT\_CB\_ID\ \ \ \ \ =\ 0x0CU\ \ \ }
\DoxyCodeLine{00401\ \ \ ,\ HAL\_TIM\_HALL\_SENSOR\_MSPDEINIT\_CB\_ID\ \ \ =\ 0x0DU\ \ \ }
\DoxyCodeLine{00402\ \ \ ,\ HAL\_TIM\_PERIOD\_ELAPSED\_CB\_ID\ \ \ \ \ \ \ \ \ \ =\ 0x0EU\ \ \ }
\DoxyCodeLine{00403\ \ \ ,\ HAL\_TIM\_PERIOD\_ELAPSED\_HALF\_CB\_ID\ \ \ \ \ =\ 0x0FU\ \ \ }
\DoxyCodeLine{00404\ \ \ ,\ HAL\_TIM\_TRIGGER\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x10U\ \ \ }
\DoxyCodeLine{00405\ \ \ ,\ HAL\_TIM\_TRIGGER\_HALF\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ =\ 0x11U\ \ \ }
\DoxyCodeLine{00406\ \ \ ,\ HAL\_TIM\_IC\_CAPTURE\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x12U\ \ \ }
\DoxyCodeLine{00407\ \ \ ,\ HAL\_TIM\_IC\_CAPTURE\_HALF\_CB\_ID\ \ \ \ \ \ \ \ \ =\ 0x13U\ \ \ }
\DoxyCodeLine{00408\ \ \ ,\ HAL\_TIM\_OC\_DELAY\_ELAPSED\_CB\_ID\ \ \ \ \ \ \ \ =\ 0x14U\ \ \ }
\DoxyCodeLine{00409\ \ \ ,\ HAL\_TIM\_PWM\_PULSE\_FINISHED\_CB\_ID\ \ \ \ \ \ =\ 0x15U\ \ \ }
\DoxyCodeLine{00410\ \ \ ,\ HAL\_TIM\_PWM\_PULSE\_FINISHED\_HALF\_CB\_ID\ =\ 0x16U\ \ \ }
\DoxyCodeLine{00411\ \ \ ,\ HAL\_TIM\_ERROR\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x17U\ \ \ }
\DoxyCodeLine{00412\ \ \ ,\ HAL\_TIM\_COMMUTATION\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x18U\ \ \ }
\DoxyCodeLine{00413\ \ \ ,\ HAL\_TIM\_COMMUTATION\_HALF\_CB\_ID\ \ \ \ \ \ \ \ =\ 0x19U\ \ \ }
\DoxyCodeLine{00414\ \ \ ,\ HAL\_TIM\_BREAK\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x1AU\ \ \ }
\DoxyCodeLine{00415\ \}\ HAL\_TIM\_CallbackIDTypeDef;}
\DoxyCodeLine{00416\ }
\DoxyCodeLine{00420\ \textcolor{keyword}{typedef}\ \ void\ (*pTIM\_CallbackTypeDef)(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);\ \ }
\DoxyCodeLine{00422\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00423\ }
\DoxyCodeLine{00427\ \textcolor{comment}{/*\ End\ of\ exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00428\ }
\DoxyCodeLine{00429\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00437\ \textcolor{preprocessor}{\#define\ TIM\_CLEARINPUTSOURCE\_NONE\ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ }}
\DoxyCodeLine{00438\ \textcolor{preprocessor}{\#define\ TIM\_CLEARINPUTSOURCE\_ETR\ \ \ \ \ \ \ \ \ \ \ \ 0x00000001U\ \ \ }}
\DoxyCodeLine{00446\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_CR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00447\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_CR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000001U}}
\DoxyCodeLine{00448\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_SMCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000002U}}
\DoxyCodeLine{00449\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_DIER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000003U}}
\DoxyCodeLine{00450\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_SR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U}}
\DoxyCodeLine{00451\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_EGR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000005U}}
\DoxyCodeLine{00452\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_CCMR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000006U}}
\DoxyCodeLine{00453\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_CCMR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000007U}}
\DoxyCodeLine{00454\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_CCER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000008U}}
\DoxyCodeLine{00455\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_CNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000009U}}
\DoxyCodeLine{00456\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_PSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000000AU}}
\DoxyCodeLine{00457\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_ARR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000000BU}}
\DoxyCodeLine{00458\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_RCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000000CU}}
\DoxyCodeLine{00459\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_CCR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000000DU}}
\DoxyCodeLine{00460\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_CCR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000000EU}}
\DoxyCodeLine{00461\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_CCR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000000FU}}
\DoxyCodeLine{00462\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_CCR4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000010U}}
\DoxyCodeLine{00463\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_BDTR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000011U}}
\DoxyCodeLine{00464\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_DCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000012U}}
\DoxyCodeLine{00465\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_DMAR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000013U}}
\DoxyCodeLine{00473\ \textcolor{preprocessor}{\#define\ TIM\_EVENTSOURCE\_UPDATE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_UG\ \ \ \ \ }}
\DoxyCodeLine{00474\ \textcolor{preprocessor}{\#define\ TIM\_EVENTSOURCE\_CC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_CC1G\ \ \ }}
\DoxyCodeLine{00475\ \textcolor{preprocessor}{\#define\ TIM\_EVENTSOURCE\_CC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_CC2G\ \ \ }}
\DoxyCodeLine{00476\ \textcolor{preprocessor}{\#define\ TIM\_EVENTSOURCE\_CC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_CC3G\ \ \ }}
\DoxyCodeLine{00477\ \textcolor{preprocessor}{\#define\ TIM\_EVENTSOURCE\_CC4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_CC4G\ \ \ }}
\DoxyCodeLine{00478\ \textcolor{preprocessor}{\#define\ TIM\_EVENTSOURCE\_COM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_COMG\ \ \ }}
\DoxyCodeLine{00479\ \textcolor{preprocessor}{\#define\ TIM\_EVENTSOURCE\_TRIGGER\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_TG\ \ \ \ \ }}
\DoxyCodeLine{00480\ \textcolor{preprocessor}{\#define\ TIM\_EVENTSOURCE\_BREAK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_BG\ \ \ \ \ }}
\DoxyCodeLine{00488\ \textcolor{preprocessor}{\#define\ \ TIM\_INPUTCHANNELPOLARITY\_RISING\ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00489\ \textcolor{preprocessor}{\#define\ \ TIM\_INPUTCHANNELPOLARITY\_FALLING\ \ \ \ \ TIM\_CCER\_CC1P\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00490\ \textcolor{preprocessor}{\#define\ \ TIM\_INPUTCHANNELPOLARITY\_BOTHEDGE\ \ \ \ (TIM\_CCER\_CC1P\ |\ TIM\_CCER\_CC1NP)\ \ }}
\DoxyCodeLine{00498\ \textcolor{preprocessor}{\#define\ TIM\_ETRPOLARITY\_INVERTED\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00499\ \textcolor{preprocessor}{\#define\ TIM\_ETRPOLARITY\_NONINVERTED\ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00507\ \textcolor{preprocessor}{\#define\ TIM\_ETRPRESCALER\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00508\ \textcolor{preprocessor}{\#define\ TIM\_ETRPRESCALER\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETPS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00509\ \textcolor{preprocessor}{\#define\ TIM\_ETRPRESCALER\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETPS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00510\ \textcolor{preprocessor}{\#define\ TIM\_ETRPRESCALER\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETPS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00518\ \textcolor{preprocessor}{\#define\ TIM\_COUNTERMODE\_UP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00519\ \textcolor{preprocessor}{\#define\ TIM\_COUNTERMODE\_DOWN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_DIR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00520\ \textcolor{preprocessor}{\#define\ TIM\_COUNTERMODE\_CENTERALIGNED1\ \ \ \ \ TIM\_CR1\_CMS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00521\ \textcolor{preprocessor}{\#define\ TIM\_COUNTERMODE\_CENTERALIGNED2\ \ \ \ \ TIM\_CR1\_CMS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00522\ \textcolor{preprocessor}{\#define\ TIM\_COUNTERMODE\_CENTERALIGNED3\ \ \ \ \ TIM\_CR1\_CMS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00530\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKDIVISION\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00531\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKDIVISION\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_CKD\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00532\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKDIVISION\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_CKD\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00540\ \textcolor{preprocessor}{\#define\ TIM\_OUTPUTSTATE\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00541\ \textcolor{preprocessor}{\#define\ TIM\_OUTPUTSTATE\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1E\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00549\ \textcolor{preprocessor}{\#define\ TIM\_AUTORELOAD\_PRELOAD\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00550\ \textcolor{preprocessor}{\#define\ TIM\_AUTORELOAD\_PRELOAD\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_ARPE\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00559\ \textcolor{preprocessor}{\#define\ TIM\_OCFAST\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00560\ \textcolor{preprocessor}{\#define\ TIM\_OCFAST\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1FE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00568\ \textcolor{preprocessor}{\#define\ TIM\_OUTPUTNSTATE\_DISABLE\ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00569\ \textcolor{preprocessor}{\#define\ TIM\_OUTPUTNSTATE\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1NE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00577\ \textcolor{preprocessor}{\#define\ TIM\_OCPOLARITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00578\ \textcolor{preprocessor}{\#define\ TIM\_OCPOLARITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1P\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00586\ \textcolor{preprocessor}{\#define\ TIM\_OCNPOLARITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00587\ \textcolor{preprocessor}{\#define\ TIM\_OCNPOLARITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1NP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00595\ \textcolor{preprocessor}{\#define\ TIM\_OCIDLESTATE\_SET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00596\ \textcolor{preprocessor}{\#define\ TIM\_OCIDLESTATE\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00604\ \textcolor{preprocessor}{\#define\ TIM\_OCNIDLESTATE\_SET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS1N\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00605\ \textcolor{preprocessor}{\#define\ TIM\_OCNIDLESTATE\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00613\ \textcolor{preprocessor}{\#define\ \ TIM\_ICPOLARITY\_RISING\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_INPUTCHANNELPOLARITY\_RISING\ \ \ \ \ \ }}
\DoxyCodeLine{00614\ \textcolor{preprocessor}{\#define\ \ TIM\_ICPOLARITY\_FALLING\ \ \ \ \ \ \ \ \ \ \ \ TIM\_INPUTCHANNELPOLARITY\_FALLING\ \ \ \ \ }}
\DoxyCodeLine{00615\ \textcolor{preprocessor}{\#define\ \ TIM\_ICPOLARITY\_BOTHEDGE\ \ \ \ \ \ \ \ \ \ \ TIM\_INPUTCHANNELPOLARITY\_BOTHEDGE\ \ \ \ }}
\DoxyCodeLine{00623\ \textcolor{preprocessor}{\#define\ \ TIM\_ENCODERINPUTPOLARITY\_RISING\ \ \ TIM\_INPUTCHANNELPOLARITY\_RISING\ \ \ \ \ \ }}
\DoxyCodeLine{00624\ \textcolor{preprocessor}{\#define\ \ TIM\_ENCODERINPUTPOLARITY\_FALLING\ \ TIM\_INPUTCHANNELPOLARITY\_FALLING\ \ \ \ \ }}
\DoxyCodeLine{00632\ \textcolor{preprocessor}{\#define\ TIM\_ICSELECTION\_DIRECTTI\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_CC1S\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00633\ \textcolor{preprocessor}{\#define\ TIM\_ICSELECTION\_INDIRECTTI\ \ \ \ \ \ \ \ \ TIM\_CCMR1\_CC1S\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00634\ \textcolor{preprocessor}{\#define\ TIM\_ICSELECTION\_TRC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_CC1S\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00642\ \textcolor{preprocessor}{\#define\ TIM\_ICPSC\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00643\ \textcolor{preprocessor}{\#define\ TIM\_ICPSC\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_IC1PSC\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00644\ \textcolor{preprocessor}{\#define\ TIM\_ICPSC\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_IC1PSC\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00645\ \textcolor{preprocessor}{\#define\ TIM\_ICPSC\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_IC1PSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00653\ \textcolor{preprocessor}{\#define\ TIM\_OPMODE\_SINGLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_OPM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00654\ \textcolor{preprocessor}{\#define\ TIM\_OPMODE\_REPETITIVE\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00662\ \textcolor{preprocessor}{\#define\ TIM\_ENCODERMODE\_TI1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_SMS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00663\ \textcolor{preprocessor}{\#define\ TIM\_ENCODERMODE\_TI2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_SMS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00664\ \textcolor{preprocessor}{\#define\ TIM\_ENCODERMODE\_TI12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_SMS\_1\ |\ TIM\_SMCR\_SMS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00672\ \textcolor{preprocessor}{\#define\ TIM\_IT\_UPDATE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_UIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00673\ \textcolor{preprocessor}{\#define\ TIM\_IT\_CC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC1IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00674\ \textcolor{preprocessor}{\#define\ TIM\_IT\_CC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC2IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00675\ \textcolor{preprocessor}{\#define\ TIM\_IT\_CC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC3IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00676\ \textcolor{preprocessor}{\#define\ TIM\_IT\_CC4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC4IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00677\ \textcolor{preprocessor}{\#define\ TIM\_IT\_COM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_COMIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00678\ \textcolor{preprocessor}{\#define\ TIM\_IT\_TRIGGER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_TIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00679\ \textcolor{preprocessor}{\#define\ TIM\_IT\_BREAK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_BIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00687\ \textcolor{preprocessor}{\#define\ TIM\_COMMUTATION\_TRGI\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_CCUS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00688\ \textcolor{preprocessor}{\#define\ TIM\_COMMUTATION\_SOFTWARE\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00696\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_UPDATE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_UDE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00697\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_CC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC1DE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00698\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_CC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC2DE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00699\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_CC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC3DE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00700\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_CC4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC4DE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00701\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_COM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_COMDE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00702\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_TRIGGER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_TDE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00710\ \textcolor{preprocessor}{\#define\ TIM\_CCDMAREQUEST\_CC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00711\ \textcolor{preprocessor}{\#define\ TIM\_CCDMAREQUEST\_UPDATE\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_CCDS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00719\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_UPDATE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_UIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00720\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC1IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00721\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC2IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00722\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC3IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00723\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC4IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00724\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_COM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_COMIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00725\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_TRIGGER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_TIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00726\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_BREAK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_BIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00727\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC1OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC1OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00728\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC2OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC2OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00729\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC3OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC3OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00730\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC4OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC4OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00738\ \textcolor{preprocessor}{\#define\ TIM\_CHANNEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00739\ \textcolor{preprocessor}{\#define\ TIM\_CHANNEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00740\ \textcolor{preprocessor}{\#define\ TIM\_CHANNEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000008U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00741\ \textcolor{preprocessor}{\#define\ TIM\_CHANNEL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000000CU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00742\ \textcolor{preprocessor}{\#define\ TIM\_CHANNEL\_ALL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000003CU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00750\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_INTERNAL\ \ \ \ TIM\_SMCR\_ETPS\_0\ \ \ \ \ \ }}
\DoxyCodeLine{00751\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_ETRMODE1\ \ \ \ TIM\_TS\_ETRF\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00752\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_ETRMODE2\ \ \ \ TIM\_SMCR\_ETPS\_1\ \ \ \ \ \ }}
\DoxyCodeLine{00753\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_TI1ED\ \ \ \ \ \ \ TIM\_TS\_TI1F\_ED\ \ \ \ \ \ \ }}
\DoxyCodeLine{00754\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_TI1\ \ \ \ \ \ \ \ \ TIM\_TS\_TI1FP1\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00755\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_TI2\ \ \ \ \ \ \ \ \ TIM\_TS\_TI2FP2\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00756\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_ITR0\ \ \ \ \ \ \ \ TIM\_TS\_ITR0\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00757\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_ITR1\ \ \ \ \ \ \ \ TIM\_TS\_ITR1\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00758\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_ITR2\ \ \ \ \ \ \ \ TIM\_TS\_ITR2\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00759\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_ITR3\ \ \ \ \ \ \ \ TIM\_TS\_ITR3\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00767\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKPOLARITY\_INVERTED\ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPOLARITY\_INVERTED\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00768\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKPOLARITY\_NONINVERTED\ \ \ \ \ \ \ \ TIM\_ETRPOLARITY\_NONINVERTED\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00769\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKPOLARITY\_RISING\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_INPUTCHANNELPOLARITY\_RISING\ \ \ \ }}
\DoxyCodeLine{00770\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKPOLARITY\_FALLING\ \ \ \ \ \ \ \ \ \ \ \ TIM\_INPUTCHANNELPOLARITY\_FALLING\ \ \ }}
\DoxyCodeLine{00771\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKPOLARITY\_BOTHEDGE\ \ \ \ \ \ \ \ \ \ \ TIM\_INPUTCHANNELPOLARITY\_BOTHEDGE\ \ }}
\DoxyCodeLine{00779\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKPRESCALER\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV1\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00780\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKPRESCALER\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV2\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00781\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKPRESCALER\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV4\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00782\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKPRESCALER\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV8\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00790\ \textcolor{preprocessor}{\#define\ TIM\_CLEARINPUTPOLARITY\_INVERTED\ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPOLARITY\_INVERTED\ \ \ \ \ \ }}
\DoxyCodeLine{00791\ \textcolor{preprocessor}{\#define\ TIM\_CLEARINPUTPOLARITY\_NONINVERTED\ \ \ \ \ \ \ \ TIM\_ETRPOLARITY\_NONINVERTED\ \ \ }}
\DoxyCodeLine{00799\ \textcolor{preprocessor}{\#define\ TIM\_CLEARINPUTPRESCALER\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV1\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00800\ \textcolor{preprocessor}{\#define\ TIM\_CLEARINPUTPRESCALER\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV2\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00801\ \textcolor{preprocessor}{\#define\ TIM\_CLEARINPUTPRESCALER\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV4\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00802\ \textcolor{preprocessor}{\#define\ TIM\_CLEARINPUTPRESCALER\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV8\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00810\ \textcolor{preprocessor}{\#define\ TIM\_OSSR\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_OSSR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00811\ \textcolor{preprocessor}{\#define\ TIM\_OSSR\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00819\ \textcolor{preprocessor}{\#define\ TIM\_OSSI\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_OSSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00820\ \textcolor{preprocessor}{\#define\ TIM\_OSSI\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00827\ \textcolor{preprocessor}{\#define\ TIM\_LOCKLEVEL\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00828\ \textcolor{preprocessor}{\#define\ TIM\_LOCKLEVEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_LOCK\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00829\ \textcolor{preprocessor}{\#define\ TIM\_LOCKLEVEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_LOCK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00830\ \textcolor{preprocessor}{\#define\ TIM\_LOCKLEVEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_LOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00838\ \textcolor{preprocessor}{\#define\ TIM\_BREAK\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BKE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00839\ \textcolor{preprocessor}{\#define\ TIM\_BREAK\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00847\ \textcolor{preprocessor}{\#define\ TIM\_BREAKPOLARITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00848\ \textcolor{preprocessor}{\#define\ TIM\_BREAKPOLARITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BKP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00856\ \textcolor{preprocessor}{\#define\ TIM\_AUTOMATICOUTPUT\_DISABLE\ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00857\ \textcolor{preprocessor}{\#define\ TIM\_AUTOMATICOUTPUT\_ENABLE\ \ \ \ \ \ \ \ \ TIM\_BDTR\_AOE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00865\ \textcolor{preprocessor}{\#define\ TIM\_TRGO\_RESET\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00866\ \textcolor{preprocessor}{\#define\ TIM\_TRGO\_ENABLE\ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00867\ \textcolor{preprocessor}{\#define\ TIM\_TRGO\_UPDATE\ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00868\ \textcolor{preprocessor}{\#define\ TIM\_TRGO\_OC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS\_1\ |\ TIM\_CR2\_MMS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00869\ \textcolor{preprocessor}{\#define\ TIM\_TRGO\_OC1REF\ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00870\ \textcolor{preprocessor}{\#define\ TIM\_TRGO\_OC2REF\ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS\_2\ |\ TIM\_CR2\_MMS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00871\ \textcolor{preprocessor}{\#define\ TIM\_TRGO\_OC3REF\ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS\_2\ |\ TIM\_CR2\_MMS\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00872\ \textcolor{preprocessor}{\#define\ TIM\_TRGO\_OC4REF\ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS\_2\ |\ TIM\_CR2\_MMS\_1\ |\ TIM\_CR2\_MMS\_0)\ \ }}
\DoxyCodeLine{00880\ \textcolor{preprocessor}{\#define\ TIM\_MASTERSLAVEMODE\_ENABLE\ \ \ \ \ \ \ \ \ TIM\_SMCR\_MSM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00881\ \textcolor{preprocessor}{\#define\ TIM\_MASTERSLAVEMODE\_DISABLE\ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00889\ \textcolor{preprocessor}{\#define\ TIM\_SLAVEMODE\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00890\ \textcolor{preprocessor}{\#define\ TIM\_SLAVEMODE\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_SMS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00891\ \textcolor{preprocessor}{\#define\ TIM\_SLAVEMODE\_GATED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_SMS\_2\ |\ TIM\_SMCR\_SMS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00892\ \textcolor{preprocessor}{\#define\ TIM\_SLAVEMODE\_TRIGGER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_SMS\_2\ |\ TIM\_SMCR\_SMS\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00893\ \textcolor{preprocessor}{\#define\ TIM\_SLAVEMODE\_EXTERNAL1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_SMS\_2\ |\ TIM\_SMCR\_SMS\_1\ |\ TIM\_SMCR\_SMS\_0)\ }}
\DoxyCodeLine{00901\ \textcolor{preprocessor}{\#define\ TIM\_OCMODE\_TIMING\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00902\ \textcolor{preprocessor}{\#define\ TIM\_OCMODE\_ACTIVE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1M\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00903\ \textcolor{preprocessor}{\#define\ TIM\_OCMODE\_INACTIVE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1M\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00904\ \textcolor{preprocessor}{\#define\ TIM\_OCMODE\_TOGGLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_1\ |\ TIM\_CCMR1\_OC1M\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00905\ \textcolor{preprocessor}{\#define\ TIM\_OCMODE\_PWM1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_2\ |\ TIM\_CCMR1\_OC1M\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00906\ \textcolor{preprocessor}{\#define\ TIM\_OCMODE\_PWM2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_2\ |\ TIM\_CCMR1\_OC1M\_1\ |\ TIM\_CCMR1\_OC1M\_0)\ }}
\DoxyCodeLine{00907\ \textcolor{preprocessor}{\#define\ TIM\_OCMODE\_FORCED\_ACTIVE\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_2\ |\ TIM\_CCMR1\_OC1M\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00908\ \textcolor{preprocessor}{\#define\ TIM\_OCMODE\_FORCED\_INACTIVE\ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1M\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00916\ \textcolor{preprocessor}{\#define\ TIM\_TS\_ITR0\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00917\ \textcolor{preprocessor}{\#define\ TIM\_TS\_ITR1\ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_TS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00918\ \textcolor{preprocessor}{\#define\ TIM\_TS\_ITR2\ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_TS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00919\ \textcolor{preprocessor}{\#define\ TIM\_TS\_ITR3\ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_0\ |\ TIM\_SMCR\_TS\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00920\ \textcolor{preprocessor}{\#define\ TIM\_TS\_TI1F\_ED\ \ \ \ \ \ \ TIM\_SMCR\_TS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00921\ \textcolor{preprocessor}{\#define\ TIM\_TS\_TI1FP1\ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_0\ |\ TIM\_SMCR\_TS\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00922\ \textcolor{preprocessor}{\#define\ TIM\_TS\_TI2FP2\ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_1\ |\ TIM\_SMCR\_TS\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00923\ \textcolor{preprocessor}{\#define\ TIM\_TS\_ETRF\ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_0\ |\ TIM\_SMCR\_TS\_1\ |\ TIM\_SMCR\_TS\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00924\ \textcolor{preprocessor}{\#define\ TIM\_TS\_NONE\ \ \ \ \ \ \ \ \ \ 0x0000FFFFU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00932\ \textcolor{preprocessor}{\#define\ TIM\_TRIGGERPOLARITY\_INVERTED\ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPOLARITY\_INVERTED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00933\ \textcolor{preprocessor}{\#define\ TIM\_TRIGGERPOLARITY\_NONINVERTED\ \ \ \ \ \ \ \ TIM\_ETRPOLARITY\_NONINVERTED\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00934\ \textcolor{preprocessor}{\#define\ TIM\_TRIGGERPOLARITY\_RISING\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_INPUTCHANNELPOLARITY\_RISING\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00935\ \textcolor{preprocessor}{\#define\ TIM\_TRIGGERPOLARITY\_FALLING\ \ \ \ \ \ \ \ \ \ \ \ TIM\_INPUTCHANNELPOLARITY\_FALLING\ \ \ \ \ \ \ }}
\DoxyCodeLine{00936\ \textcolor{preprocessor}{\#define\ TIM\_TRIGGERPOLARITY\_BOTHEDGE\ \ \ \ \ \ \ \ \ \ \ TIM\_INPUTCHANNELPOLARITY\_BOTHEDGE\ \ \ \ \ \ }}
\DoxyCodeLine{00944\ \textcolor{preprocessor}{\#define\ TIM\_TRIGGERPRESCALER\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00945\ \textcolor{preprocessor}{\#define\ TIM\_TRIGGERPRESCALER\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00946\ \textcolor{preprocessor}{\#define\ TIM\_TRIGGERPRESCALER\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00947\ \textcolor{preprocessor}{\#define\ TIM\_TRIGGERPRESCALER\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00955\ \textcolor{preprocessor}{\#define\ TIM\_TI1SELECTION\_CH1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00956\ \textcolor{preprocessor}{\#define\ TIM\_TI1SELECTION\_XORCOMBINATION\ \ \ \ TIM\_CR2\_TI1S\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00964\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_1TRANSFER\ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00965\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_2TRANSFERS\ \ \ \ \ \ 0x00000100U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00966\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_3TRANSFERS\ \ \ \ \ \ 0x00000200U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00967\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_4TRANSFERS\ \ \ \ \ \ 0x00000300U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00968\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_5TRANSFERS\ \ \ \ \ \ 0x00000400U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00969\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_6TRANSFERS\ \ \ \ \ \ 0x00000500U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00970\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_7TRANSFERS\ \ \ \ \ \ 0x00000600U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00971\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_8TRANSFERS\ \ \ \ \ \ 0x00000700U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00972\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_9TRANSFERS\ \ \ \ \ \ 0x00000800U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00973\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_10TRANSFERS\ \ \ \ \ 0x00000900U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00974\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_11TRANSFERS\ \ \ \ \ 0x00000A00U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00975\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_12TRANSFERS\ \ \ \ \ 0x00000B00U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00976\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_13TRANSFERS\ \ \ \ \ 0x00000C00U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00977\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_14TRANSFERS\ \ \ \ \ 0x00000D00U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00978\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_15TRANSFERS\ \ \ \ \ 0x00000E00U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00979\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_16TRANSFERS\ \ \ \ \ 0x00000F00U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00980\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_17TRANSFERS\ \ \ \ \ 0x00001000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00981\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_18TRANSFERS\ \ \ \ \ 0x00001100U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00989\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_ID\_UPDATE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)\ 0x0000)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00990\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_ID\_CC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)\ 0x0001)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00991\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_ID\_CC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)\ 0x0002)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00992\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_ID\_CC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)\ 0x0003)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00993\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_ID\_CC4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)\ 0x0004)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00994\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_ID\_COMMUTATION\ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)\ 0x0005)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00995\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_ID\_TRIGGER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)\ 0x0006)\ \ \ \ \ \ \ }}
\DoxyCodeLine{01003\ \textcolor{preprocessor}{\#define\ TIM\_CCx\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000001U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01004\ \textcolor{preprocessor}{\#define\ TIM\_CCx\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01005\ \textcolor{preprocessor}{\#define\ TIM\_CCxN\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01006\ \textcolor{preprocessor}{\#define\ TIM\_CCxN\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01014\ \textcolor{comment}{/*\ End\ of\ exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01015\ }
\DoxyCodeLine{01016\ \textcolor{comment}{/*\ Exported\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01025\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{01026\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_)\ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01027\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>State\ \ \ \ \ \ \ \ \ \ \ \ =\ HAL\_TIM\_STATE\_RESET;\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01028\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[0]\ \ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{01029\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[1]\ \ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{01030\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[2]\ \ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{01031\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[3]\ \ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{01032\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelNState[0]\ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{01033\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelNState[1]\ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{01034\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelNState[2]\ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{01035\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelNState[3]\ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{01036\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>DMABurstState\ \ \ \ =\ HAL\_DMA\_BURST\_STATE\_RESET;\ \ \ \(\backslash\)}}
\DoxyCodeLine{01037\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Base\_MspInitCallback\ \ \ \ \ \ \ \ \ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01038\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Base\_MspDeInitCallback\ \ \ \ \ \ \ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01039\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>IC\_MspInitCallback\ \ \ \ \ \ \ \ \ \ \ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01040\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>IC\_MspDeInitCallback\ \ \ \ \ \ \ \ \ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01041\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>OC\_MspInitCallback\ \ \ \ \ \ \ \ \ \ \ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01042\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>OC\_MspDeInitCallback\ \ \ \ \ \ \ \ \ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01043\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>PWM\_MspInitCallback\ \ \ \ \ \ \ \ \ \ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01044\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>PWM\_MspDeInitCallback\ \ \ \ \ \ \ \ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01045\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>OnePulse\_MspInitCallback\ \ \ \ \ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01046\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>OnePulse\_MspDeInitCallback\ \ \ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01047\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Encoder\_MspInitCallback\ \ \ \ \ \ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01048\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Encoder\_MspDeInitCallback\ \ \ \ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01049\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>HallSensor\_MspInitCallback\ \ \ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01050\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>HallSensor\_MspDeInitCallback\ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01051\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01052\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01053\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_)\ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01054\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>State\ \ \ \ \ \ \ \ \ \ \ \ =\ HAL\_TIM\_STATE\_RESET;\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01055\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[0]\ \ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{01056\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[1]\ \ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{01057\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[2]\ \ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{01058\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[3]\ \ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{01059\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelNState[0]\ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{01060\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelNState[1]\ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{01061\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelNState[2]\ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{01062\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelNState[3]\ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{01063\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>DMABurstState\ \ \ \ =\ HAL\_DMA\_BURST\_STATE\_RESET;\ \ \ \(\backslash\)}}
\DoxyCodeLine{01064\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01065\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01066\ }
\DoxyCodeLine{01072\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_ENABLE(\_\_HANDLE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CR1|=(TIM\_CR1\_CEN))}}
\DoxyCodeLine{01073\ }
\DoxyCodeLine{01079\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_MOE\_ENABLE(\_\_HANDLE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>BDTR|=(TIM\_BDTR\_MOE))}}
\DoxyCodeLine{01080\ }
\DoxyCodeLine{01086\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_DISABLE(\_\_HANDLE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01087\ \textcolor{preprocessor}{\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01088\ \textcolor{preprocessor}{\ \ \ \ if\ (((\_\_HANDLE\_\_)-\/>Instance-\/>CCER\ \&\ TIM\_CCER\_CCxE\_MASK)\ ==\ 0UL)\ \(\backslash\)}}
\DoxyCodeLine{01089\ \textcolor{preprocessor}{\ \ \ \ \{\ \(\backslash\)}}
\DoxyCodeLine{01090\ \textcolor{preprocessor}{\ \ \ \ \ \ if(((\_\_HANDLE\_\_)-\/>Instance-\/>CCER\ \&\ TIM\_CCER\_CCxNE\_MASK)\ ==\ 0UL)\ \(\backslash\)}}
\DoxyCodeLine{01091\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \(\backslash\)}}
\DoxyCodeLine{01092\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Instance-\/>CR1\ \&=\ \string~(TIM\_CR1\_CEN);\ \(\backslash\)}}
\DoxyCodeLine{01093\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \(\backslash\)}}
\DoxyCodeLine{01094\ \textcolor{preprocessor}{\ \ \ \ \}\ \(\backslash\)}}
\DoxyCodeLine{01095\ \textcolor{preprocessor}{\ \ \}\ while(0)}}
\DoxyCodeLine{01096\ }
\DoxyCodeLine{01104\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_MOE\_DISABLE(\_\_HANDLE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01105\ \textcolor{preprocessor}{\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01106\ \textcolor{preprocessor}{\ \ \ \ if\ (((\_\_HANDLE\_\_)-\/>Instance-\/>CCER\ \&\ TIM\_CCER\_CCxE\_MASK)\ ==\ 0UL)\ \(\backslash\)}}
\DoxyCodeLine{01107\ \textcolor{preprocessor}{\ \ \ \ \{\ \(\backslash\)}}
\DoxyCodeLine{01108\ \textcolor{preprocessor}{\ \ \ \ \ \ if(((\_\_HANDLE\_\_)-\/>Instance-\/>CCER\ \&\ TIM\_CCER\_CCxNE\_MASK)\ ==\ 0UL)\ \(\backslash\)}}
\DoxyCodeLine{01109\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \(\backslash\)}}
\DoxyCodeLine{01110\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Instance-\/>BDTR\ \&=\ \string~(TIM\_BDTR\_MOE);\ \(\backslash\)}}
\DoxyCodeLine{01111\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \(\backslash\)}}
\DoxyCodeLine{01112\ \textcolor{preprocessor}{\ \ \ \ \}\ \(\backslash\)}}
\DoxyCodeLine{01113\ \textcolor{preprocessor}{\ \ \}\ while(0)}}
\DoxyCodeLine{01114\ }
\DoxyCodeLine{01121\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_MOE\_DISABLE\_UNCONDITIONALLY(\_\_HANDLE\_\_)\ \ (\_\_HANDLE\_\_)-\/>Instance-\/>BDTR\ \&=\ \string~(TIM\_BDTR\_MOE)}}
\DoxyCodeLine{01122\ }
\DoxyCodeLine{01137\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_ENABLE\_IT(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>DIER\ |=\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{01138\ }
\DoxyCodeLine{01153\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_DISABLE\_IT(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>DIER\ \&=\ \string~(\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{01154\ }
\DoxyCodeLine{01168\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_ENABLE\_DMA(\_\_HANDLE\_\_,\ \_\_DMA\_\_)\ \ \ \ \ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>DIER\ |=\ (\_\_DMA\_\_))}}
\DoxyCodeLine{01169\ }
\DoxyCodeLine{01183\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_DISABLE\_DMA(\_\_HANDLE\_\_,\ \_\_DMA\_\_)\ \ \ \ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>DIER\ \&=\ \string~(\_\_DMA\_\_))}}
\DoxyCodeLine{01184\ }
\DoxyCodeLine{01203\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_GET\_FLAG(\_\_HANDLE\_\_,\ \_\_FLAG\_\_)\ \ \ \ \ \ \ \ \ \ (((\_\_HANDLE\_\_)-\/>Instance-\/>SR\ \&(\_\_FLAG\_\_))\ ==\ (\_\_FLAG\_\_))}}
\DoxyCodeLine{01204\ }
\DoxyCodeLine{01223\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_CLEAR\_FLAG(\_\_HANDLE\_\_,\ \_\_FLAG\_\_)\ \ \ \ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>SR\ =\ \string~(\_\_FLAG\_\_))}}
\DoxyCodeLine{01224\ }
\DoxyCodeLine{01240\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_GET\_IT\_SOURCE(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ ((((\_\_HANDLE\_\_)-\/>Instance-\/>DIER\ \&\ (\_\_INTERRUPT\_\_))\ \(\backslash\)}}
\DoxyCodeLine{01241\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ==\ (\_\_INTERRUPT\_\_))\ ?\ SET\ :\ RESET)}}
\DoxyCodeLine{01242\ }
\DoxyCodeLine{01257\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_CLEAR\_IT(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ \ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>SR\ =\ \string~(\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{01258\ }
\DoxyCodeLine{01266\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_IS\_TIM\_COUNTING\_DOWN(\_\_HANDLE\_\_)\ \ \ \ (((\_\_HANDLE\_\_)-\/>Instance-\/>CR1\ \&(TIM\_CR1\_DIR))\ ==\ (TIM\_CR1\_DIR))}}
\DoxyCodeLine{01267\ }
\DoxyCodeLine{01274\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_SET\_PRESCALER(\_\_HANDLE\_\_,\ \_\_PRESC\_\_)\ \ \ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>PSC\ =\ (\_\_PRESC\_\_))}}
\DoxyCodeLine{01275\ }
\DoxyCodeLine{01282\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_SET\_COUNTER(\_\_HANDLE\_\_,\ \_\_COUNTER\_\_)\ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CNT\ =\ (\_\_COUNTER\_\_))}}
\DoxyCodeLine{01283\ }
\DoxyCodeLine{01289\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_GET\_COUNTER(\_\_HANDLE\_\_)\ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CNT)}}
\DoxyCodeLine{01290\ }
\DoxyCodeLine{01297\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_SET\_AUTORELOAD(\_\_HANDLE\_\_,\ \_\_AUTORELOAD\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01298\ \textcolor{preprocessor}{\ \ do\{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01299\ \textcolor{preprocessor}{\ \ \ \ (\_\_HANDLE\_\_)-\/>Instance-\/>ARR\ =\ (\_\_AUTORELOAD\_\_);\ \ \(\backslash\)}}
\DoxyCodeLine{01300\ \textcolor{preprocessor}{\ \ \ \ (\_\_HANDLE\_\_)-\/>Init.Period\ =\ (\_\_AUTORELOAD\_\_);\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01301\ \textcolor{preprocessor}{\ \ \}\ while(0)}}
\DoxyCodeLine{01302\ }
\DoxyCodeLine{01308\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_GET\_AUTORELOAD(\_\_HANDLE\_\_)\ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>ARR)}}
\DoxyCodeLine{01309\ }
\DoxyCodeLine{01320\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_SET\_CLOCKDIVISION(\_\_HANDLE\_\_,\ \_\_CKD\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01321\ \textcolor{preprocessor}{\ \ do\{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01322\ \textcolor{preprocessor}{\ \ \ \ (\_\_HANDLE\_\_)-\/>Instance-\/>CR1\ \&=\ (\string~TIM\_CR1\_CKD);\ \ \(\backslash\)}}
\DoxyCodeLine{01323\ \textcolor{preprocessor}{\ \ \ \ (\_\_HANDLE\_\_)-\/>Instance-\/>CR1\ |=\ (\_\_CKD\_\_);\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01324\ \textcolor{preprocessor}{\ \ \ \ (\_\_HANDLE\_\_)-\/>Init.ClockDivision\ =\ (\_\_CKD\_\_);\ \ \ \(\backslash\)}}
\DoxyCodeLine{01325\ \textcolor{preprocessor}{\ \ \}\ while(0)}}
\DoxyCodeLine{01326\ }
\DoxyCodeLine{01335\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_GET\_CLOCKDIVISION(\_\_HANDLE\_\_)\ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CR1\ \&\ TIM\_CR1\_CKD)}}
\DoxyCodeLine{01336\ }
\DoxyCodeLine{01355\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_SET\_ICPRESCALER(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_,\ \_\_ICPSC\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01356\ \textcolor{preprocessor}{\ \ do\{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01357\ \textcolor{preprocessor}{\ \ \ \ TIM\_RESET\_ICPRESCALERVALUE((\_\_HANDLE\_\_),\ (\_\_CHANNEL\_\_));\ \ \(\backslash\)}}
\DoxyCodeLine{01358\ \textcolor{preprocessor}{\ \ \ \ TIM\_SET\_ICPRESCALERVALUE((\_\_HANDLE\_\_),\ (\_\_CHANNEL\_\_),\ (\_\_ICPSC\_\_));\ \(\backslash\)}}
\DoxyCodeLine{01359\ \textcolor{preprocessor}{\ \ \}\ while(0)}}
\DoxyCodeLine{01360\ }
\DoxyCodeLine{01376\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_GET\_ICPRESCALER(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{01377\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ \&\ TIM\_CCMR1\_IC1PSC)\ :\(\backslash\)}}
\DoxyCodeLine{01378\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ (((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ \&\ TIM\_CCMR1\_IC2PSC)\ >>\ 8U)\ :\(\backslash\)}}
\DoxyCodeLine{01379\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ \&\ TIM\_CCMR2\_IC3PSC)\ :\(\backslash\)}}
\DoxyCodeLine{01380\ \textcolor{preprocessor}{\ \ \ (((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ \&\ TIM\_CCMR2\_IC4PSC))\ >>\ 8U)}}
\DoxyCodeLine{01381\ }
\DoxyCodeLine{01394\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_SET\_COMPARE(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_,\ \_\_COMPARE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01395\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR1\ =\ (\_\_COMPARE\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{01396\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR2\ =\ (\_\_COMPARE\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{01397\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR3\ =\ (\_\_COMPARE\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{01398\ \textcolor{preprocessor}{\ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR4\ =\ (\_\_COMPARE\_\_)))}}
\DoxyCodeLine{01399\ }
\DoxyCodeLine{01411\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_GET\_COMPARE(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01412\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR1)\ :\(\backslash\)}}
\DoxyCodeLine{01413\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR2)\ :\(\backslash\)}}
\DoxyCodeLine{01414\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR3)\ :\(\backslash\)}}
\DoxyCodeLine{01415\ \textcolor{preprocessor}{\ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR4))}}
\DoxyCodeLine{01416\ }
\DoxyCodeLine{01428\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_ENABLE\_OCxPRELOAD(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_)\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01429\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ |=\ TIM\_CCMR1\_OC1PE)\ :\(\backslash\)}}
\DoxyCodeLine{01430\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ |=\ TIM\_CCMR1\_OC2PE)\ :\(\backslash\)}}
\DoxyCodeLine{01431\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ |=\ TIM\_CCMR2\_OC3PE)\ :\(\backslash\)}}
\DoxyCodeLine{01432\ \textcolor{preprocessor}{\ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ |=\ TIM\_CCMR2\_OC4PE))}}
\DoxyCodeLine{01433\ }
\DoxyCodeLine{01445\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_DISABLE\_OCxPRELOAD(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_)\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01446\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ \&=\ \string~TIM\_CCMR1\_OC1PE)\ :\(\backslash\)}}
\DoxyCodeLine{01447\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ \&=\ \string~TIM\_CCMR1\_OC2PE)\ :\(\backslash\)}}
\DoxyCodeLine{01448\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ \&=\ \string~TIM\_CCMR2\_OC3PE)\ :\(\backslash\)}}
\DoxyCodeLine{01449\ \textcolor{preprocessor}{\ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ \&=\ \string~TIM\_CCMR2\_OC4PE))}}
\DoxyCodeLine{01450\ }
\DoxyCodeLine{01466\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_ENABLE\_OCxFAST(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_)\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01467\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ |=\ TIM\_CCMR1\_OC1FE)\ :\(\backslash\)}}
\DoxyCodeLine{01468\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ |=\ TIM\_CCMR1\_OC2FE)\ :\(\backslash\)}}
\DoxyCodeLine{01469\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ |=\ TIM\_CCMR2\_OC3FE)\ :\(\backslash\)}}
\DoxyCodeLine{01470\ \textcolor{preprocessor}{\ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ |=\ TIM\_CCMR2\_OC4FE))}}
\DoxyCodeLine{01471\ }
\DoxyCodeLine{01487\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_DISABLE\_OCxFAST(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_)\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01488\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ \&=\ \string~TIM\_CCMR1\_OC1FE)\ :\(\backslash\)}}
\DoxyCodeLine{01489\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ \&=\ \string~TIM\_CCMR1\_OC2FE)\ :\(\backslash\)}}
\DoxyCodeLine{01490\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ \&=\ \string~TIM\_CCMR2\_OC3FE)\ :\(\backslash\)}}
\DoxyCodeLine{01491\ \textcolor{preprocessor}{\ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ \&=\ \string~TIM\_CCMR2\_OC4FE))}}
\DoxyCodeLine{01492\ }
\DoxyCodeLine{01501\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_URS\_ENABLE(\_\_HANDLE\_\_)\ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CR1|=\ TIM\_CR1\_URS)}}
\DoxyCodeLine{01502\ }
\DoxyCodeLine{01514\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_URS\_DISABLE(\_\_HANDLE\_\_)\ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CR1\&=\string~TIM\_CR1\_URS)}}
\DoxyCodeLine{01515\ }
\DoxyCodeLine{01531\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_SET\_CAPTUREPOLARITY(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_,\ \_\_POLARITY\_\_)\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01532\ \textcolor{preprocessor}{\ \ do\{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01533\ \textcolor{preprocessor}{\ \ \ \ TIM\_RESET\_CAPTUREPOLARITY((\_\_HANDLE\_\_),\ (\_\_CHANNEL\_\_));\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01534\ \textcolor{preprocessor}{\ \ \ \ TIM\_SET\_CAPTUREPOLARITY((\_\_HANDLE\_\_),\ (\_\_CHANNEL\_\_),\ (\_\_POLARITY\_\_));\ \(\backslash\)}}
\DoxyCodeLine{01535\ \textcolor{preprocessor}{\ \ \}while(0)}}
\DoxyCodeLine{01536\ }
\DoxyCodeLine{01545\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_SELECT\_CCDMAREQUEST(\_\_HANDLE\_\_,\ \_\_CCDMA\_\_)\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01546\ \textcolor{preprocessor}{\ \ MODIFY\_REG((\_\_HANDLE\_\_)-\/>Instance-\/>CR2,\ TIM\_CR2\_CCDS,\ (\_\_CCDMA\_\_))}}
\DoxyCodeLine{01547\ }
\DoxyCodeLine{01551\ \textcolor{comment}{/*\ End\ of\ exported\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01552\ }
\DoxyCodeLine{01553\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01557\ \textcolor{comment}{/*\ The\ counter\ of\ a\ timer\ instance\ is\ disabled\ only\ if\ all\ the\ CCx\ and\ CCxN}}
\DoxyCodeLine{01558\ \textcolor{comment}{\ \ \ channels\ have\ been\ disabled\ */}}
\DoxyCodeLine{01559\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CCxE\_MASK\ \ ((uint32\_t)(TIM\_CCER\_CC1E\ |\ TIM\_CCER\_CC2E\ |\ TIM\_CCER\_CC3E\ |\ TIM\_CCER\_CC4E))}}
\DoxyCodeLine{01560\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CCxNE\_MASK\ ((uint32\_t)(TIM\_CCER\_CC1NE\ |\ TIM\_CCER\_CC2NE\ |\ TIM\_CCER\_CC3NE))}}
\DoxyCodeLine{01564\ \textcolor{comment}{/*\ End\ of\ private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01565\ }
\DoxyCodeLine{01566\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01570\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLEARINPUT\_SOURCE(\_\_MODE\_\_)\ \ (((\_\_MODE\_\_)\ ==\ TIM\_CLEARINPUTSOURCE\_NONE)\ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01571\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_CLEARINPUTSOURCE\_ETR))}}
\DoxyCodeLine{01572\ }
\DoxyCodeLine{01573\ \textcolor{preprocessor}{\#define\ IS\_TIM\_DMA\_BASE(\_\_BASE\_\_)\ (((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_CR1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01574\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_CR2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01575\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_SMCR)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01576\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_DIER)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01577\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_SR)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01578\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_EGR)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01579\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_CCMR1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01580\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_CCMR2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01581\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_CCER)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01582\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_CNT)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01583\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_PSC)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01584\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_ARR)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01585\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_RCR)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01586\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_CCR1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01587\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_CCR2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01588\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_CCR3)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01589\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_CCR4)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01590\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_BDTR))}}
\DoxyCodeLine{01591\ }
\DoxyCodeLine{01592\ \textcolor{preprocessor}{\#define\ IS\_TIM\_EVENT\_SOURCE(\_\_SOURCE\_\_)\ ((((\_\_SOURCE\_\_)\ \&\ 0xFFFFFF00U)\ ==\ 0x00000000U)\ \&\&\ ((\_\_SOURCE\_\_)\ !=\ 0x00000000U))}}
\DoxyCodeLine{01593\ }
\DoxyCodeLine{01594\ \textcolor{preprocessor}{\#define\ IS\_TIM\_COUNTER\_MODE(\_\_MODE\_\_)\ \ \ \ \ \ (((\_\_MODE\_\_)\ ==\ TIM\_COUNTERMODE\_UP)\ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01595\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_COUNTERMODE\_DOWN)\ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01596\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_COUNTERMODE\_CENTERALIGNED1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01597\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_COUNTERMODE\_CENTERALIGNED2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01598\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_COUNTERMODE\_CENTERALIGNED3))}}
\DoxyCodeLine{01599\ }
\DoxyCodeLine{01600\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKDIVISION\_DIV(\_\_DIV\_\_)\ \ (((\_\_DIV\_\_)\ ==\ TIM\_CLOCKDIVISION\_DIV1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01601\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DIV\_\_)\ ==\ TIM\_CLOCKDIVISION\_DIV2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01602\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DIV\_\_)\ ==\ TIM\_CLOCKDIVISION\_DIV4))}}
\DoxyCodeLine{01603\ }
\DoxyCodeLine{01604\ \textcolor{preprocessor}{\#define\ IS\_TIM\_AUTORELOAD\_PRELOAD(PRELOAD)\ (((PRELOAD)\ ==\ TIM\_AUTORELOAD\_PRELOAD\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01605\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PRELOAD)\ ==\ TIM\_AUTORELOAD\_PRELOAD\_ENABLE))}}
\DoxyCodeLine{01606\ }
\DoxyCodeLine{01607\ \textcolor{preprocessor}{\#define\ IS\_TIM\_FAST\_STATE(\_\_STATE\_\_)\ \ \ \ \ \ \ (((\_\_STATE\_\_)\ ==\ TIM\_OCFAST\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01608\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_STATE\_\_)\ ==\ TIM\_OCFAST\_ENABLE))}}
\DoxyCodeLine{01609\ }
\DoxyCodeLine{01610\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OC\_POLARITY(\_\_POLARITY\_\_)\ \ \ (((\_\_POLARITY\_\_)\ ==\ TIM\_OCPOLARITY\_HIGH)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01611\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_OCPOLARITY\_LOW))}}
\DoxyCodeLine{01612\ }
\DoxyCodeLine{01613\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OCN\_POLARITY(\_\_POLARITY\_\_)\ \ (((\_\_POLARITY\_\_)\ ==\ TIM\_OCNPOLARITY\_HIGH)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01614\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_OCNPOLARITY\_LOW))}}
\DoxyCodeLine{01615\ }
\DoxyCodeLine{01616\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OCIDLE\_STATE(\_\_STATE\_\_)\ \ \ \ \ (((\_\_STATE\_\_)\ ==\ TIM\_OCIDLESTATE\_SET)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01617\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_STATE\_\_)\ ==\ TIM\_OCIDLESTATE\_RESET))}}
\DoxyCodeLine{01618\ }
\DoxyCodeLine{01619\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OCNIDLE\_STATE(\_\_STATE\_\_)\ \ \ \ (((\_\_STATE\_\_)\ ==\ TIM\_OCNIDLESTATE\_SET)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01620\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_STATE\_\_)\ ==\ TIM\_OCNIDLESTATE\_RESET))}}
\DoxyCodeLine{01621\ }
\DoxyCodeLine{01622\ \textcolor{preprocessor}{\#define\ IS\_TIM\_ENCODERINPUT\_POLARITY(\_\_POLARITY\_\_)\ \ \ (((\_\_POLARITY\_\_)\ ==\ TIM\_ENCODERINPUTPOLARITY\_RISING)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01623\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_ENCODERINPUTPOLARITY\_FALLING))}}
\DoxyCodeLine{01624\ }
\DoxyCodeLine{01625\ \textcolor{preprocessor}{\#define\ IS\_TIM\_IC\_POLARITY(\_\_POLARITY\_\_)\ \ \ (((\_\_POLARITY\_\_)\ ==\ TIM\_ICPOLARITY\_RISING)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01626\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_ICPOLARITY\_FALLING)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01627\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_ICPOLARITY\_BOTHEDGE))}}
\DoxyCodeLine{01628\ }
\DoxyCodeLine{01629\ \textcolor{preprocessor}{\#define\ IS\_TIM\_IC\_SELECTION(\_\_SELECTION\_\_)\ (((\_\_SELECTION\_\_)\ ==\ TIM\_ICSELECTION\_DIRECTTI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01630\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SELECTION\_\_)\ ==\ TIM\_ICSELECTION\_INDIRECTTI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01631\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SELECTION\_\_)\ ==\ TIM\_ICSELECTION\_TRC))}}
\DoxyCodeLine{01632\ }
\DoxyCodeLine{01633\ \textcolor{preprocessor}{\#define\ IS\_TIM\_IC\_PRESCALER(\_\_PRESCALER\_\_)\ (((\_\_PRESCALER\_\_)\ ==\ TIM\_ICPSC\_DIV1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01634\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ TIM\_ICPSC\_DIV2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01635\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ TIM\_ICPSC\_DIV4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01636\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ TIM\_ICPSC\_DIV8))}}
\DoxyCodeLine{01637\ }
\DoxyCodeLine{01638\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OPM\_MODE(\_\_MODE\_\_)\ \ \ \ \ \ \ \ \ \ (((\_\_MODE\_\_)\ ==\ TIM\_OPMODE\_SINGLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01639\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_OPMODE\_REPETITIVE))}}
\DoxyCodeLine{01640\ }
\DoxyCodeLine{01641\ \textcolor{preprocessor}{\#define\ IS\_TIM\_ENCODER\_MODE(\_\_MODE\_\_)\ \ \ \ \ \ (((\_\_MODE\_\_)\ ==\ TIM\_ENCODERMODE\_TI1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01642\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_ENCODERMODE\_TI2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01643\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_ENCODERMODE\_TI12))}}
\DoxyCodeLine{01644\ }
\DoxyCodeLine{01645\ \textcolor{preprocessor}{\#define\ IS\_TIM\_DMA\_SOURCE(\_\_SOURCE\_\_)\ ((((\_\_SOURCE\_\_)\ \&\ 0xFFFF80FFU)\ ==\ 0x00000000U)\ \&\&\ ((\_\_SOURCE\_\_)\ !=\ 0x00000000U))}}
\DoxyCodeLine{01646\ }
\DoxyCodeLine{01647\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CHANNELS(\_\_CHANNEL\_\_)\ \ \ \ \ \ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01648\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01649\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01650\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01651\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_ALL))}}
\DoxyCodeLine{01652\ }
\DoxyCodeLine{01653\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OPM\_CHANNELS(\_\_CHANNEL\_\_)\ \ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01654\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2))}}
\DoxyCodeLine{01655\ }
\DoxyCodeLine{01656\ \textcolor{preprocessor}{\#define\ IS\_TIM\_PERIOD(\_\_HANDLE\_\_,\ \_\_PERIOD\_\_)\ ((IS\_TIM\_32B\_COUNTER\_INSTANCE(((\_\_HANDLE\_\_)-\/>Instance))\ ==\ 0U)\ ?\ \(\backslash\)}}
\DoxyCodeLine{01657\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_PERIOD\_\_)\ >\ 0U)\ \&\&\ ((\_\_PERIOD\_\_)\ <=\ 0x0000FFFFU))\ :\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01658\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PERIOD\_\_)\ >\ 0U))}}
\DoxyCodeLine{01659\ }
\DoxyCodeLine{01660\ \textcolor{preprocessor}{\#define\ IS\_TIM\_COMPLEMENTARY\_CHANNELS(\_\_CHANNEL\_\_)\ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01661\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01662\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3))}}
\DoxyCodeLine{01663\ }
\DoxyCodeLine{01664\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKSOURCE(\_\_CLOCK\_\_)\ (((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_INTERNAL)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01665\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ETRMODE1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01666\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ETRMODE2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01667\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_TI1ED)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01668\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_TI1)\ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01669\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_TI2)\ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01670\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR0)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01671\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR1)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01672\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR2)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01673\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR3))}}
\DoxyCodeLine{01674\ }
\DoxyCodeLine{01675\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKPOLARITY(\_\_POLARITY\_\_)\ (((\_\_POLARITY\_\_)\ ==\ TIM\_CLOCKPOLARITY\_INVERTED)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01676\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_CLOCKPOLARITY\_NONINVERTED)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01677\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_CLOCKPOLARITY\_RISING)\ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01678\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_CLOCKPOLARITY\_FALLING)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01679\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_CLOCKPOLARITY\_BOTHEDGE))}}
\DoxyCodeLine{01680\ }
\DoxyCodeLine{01681\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKPRESCALER(\_\_PRESCALER\_\_)\ (((\_\_PRESCALER\_\_)\ ==\ TIM\_CLOCKPRESCALER\_DIV1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01682\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ TIM\_CLOCKPRESCALER\_DIV2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01683\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ TIM\_CLOCKPRESCALER\_DIV4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01684\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ TIM\_CLOCKPRESCALER\_DIV8))}}
\DoxyCodeLine{01685\ }
\DoxyCodeLine{01686\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKFILTER(\_\_ICFILTER\_\_)\ \ \ \ \ \ ((\_\_ICFILTER\_\_)\ <=\ 0xFU)}}
\DoxyCodeLine{01687\ }
\DoxyCodeLine{01688\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLEARINPUT\_POLARITY(\_\_POLARITY\_\_)\ (((\_\_POLARITY\_\_)\ ==\ TIM\_CLEARINPUTPOLARITY\_INVERTED)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01689\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_CLEARINPUTPOLARITY\_NONINVERTED))}}
\DoxyCodeLine{01690\ }
\DoxyCodeLine{01691\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLEARINPUT\_PRESCALER(\_\_PRESCALER\_\_)\ (((\_\_PRESCALER\_\_)\ ==\ TIM\_CLEARINPUTPRESCALER\_DIV1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01692\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ TIM\_CLEARINPUTPRESCALER\_DIV2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01693\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ TIM\_CLEARINPUTPRESCALER\_DIV4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01694\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ TIM\_CLEARINPUTPRESCALER\_DIV8))}}
\DoxyCodeLine{01695\ }
\DoxyCodeLine{01696\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLEARINPUT\_FILTER(\_\_ICFILTER\_\_)\ ((\_\_ICFILTER\_\_)\ <=\ 0xFU)}}
\DoxyCodeLine{01697\ }
\DoxyCodeLine{01698\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OSSR\_STATE(\_\_STATE\_\_)\ \ \ \ \ \ \ (((\_\_STATE\_\_)\ ==\ TIM\_OSSR\_ENABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01699\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_STATE\_\_)\ ==\ TIM\_OSSR\_DISABLE))}}
\DoxyCodeLine{01700\ }
\DoxyCodeLine{01701\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OSSI\_STATE(\_\_STATE\_\_)\ \ \ \ \ \ \ (((\_\_STATE\_\_)\ ==\ TIM\_OSSI\_ENABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01702\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_STATE\_\_)\ ==\ TIM\_OSSI\_DISABLE))}}
\DoxyCodeLine{01703\ }
\DoxyCodeLine{01704\ \textcolor{preprocessor}{\#define\ IS\_TIM\_LOCK\_LEVEL(\_\_LEVEL\_\_)\ \ \ \ \ \ \ (((\_\_LEVEL\_\_)\ ==\ TIM\_LOCKLEVEL\_OFF)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01705\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LEVEL\_\_)\ ==\ TIM\_LOCKLEVEL\_1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01706\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LEVEL\_\_)\ ==\ TIM\_LOCKLEVEL\_2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01707\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LEVEL\_\_)\ ==\ TIM\_LOCKLEVEL\_3))}}
\DoxyCodeLine{01708\ }
\DoxyCodeLine{01709\ \textcolor{preprocessor}{\#define\ IS\_TIM\_BREAK\_FILTER(\_\_BRKFILTER\_\_)\ ((\_\_BRKFILTER\_\_)\ <=\ 0xFUL)}}
\DoxyCodeLine{01710\ }
\DoxyCodeLine{01711\ \textcolor{preprocessor}{\#define\ IS\_TIM\_BREAK\_STATE(\_\_STATE\_\_)\ \ \ \ \ \ (((\_\_STATE\_\_)\ ==\ TIM\_BREAK\_ENABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01712\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_STATE\_\_)\ ==\ TIM\_BREAK\_DISABLE))}}
\DoxyCodeLine{01713\ }
\DoxyCodeLine{01714\ \textcolor{preprocessor}{\#define\ IS\_TIM\_BREAK\_POLARITY(\_\_POLARITY\_\_)\ (((\_\_POLARITY\_\_)\ ==\ TIM\_BREAKPOLARITY\_LOW)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01715\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_BREAKPOLARITY\_HIGH))}}
\DoxyCodeLine{01716\ }
\DoxyCodeLine{01717\ \textcolor{preprocessor}{\#define\ IS\_TIM\_AUTOMATIC\_OUTPUT\_STATE(\_\_STATE\_\_)\ (((\_\_STATE\_\_)\ ==\ TIM\_AUTOMATICOUTPUT\_ENABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01718\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_STATE\_\_)\ ==\ TIM\_AUTOMATICOUTPUT\_DISABLE))}}
\DoxyCodeLine{01719\ }
\DoxyCodeLine{01720\ \textcolor{preprocessor}{\#define\ IS\_TIM\_TRGO\_SOURCE(\_\_SOURCE\_\_)\ (((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO\_RESET)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01721\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO\_ENABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01722\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO\_UPDATE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01723\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO\_OC1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01724\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO\_OC1REF)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01725\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO\_OC2REF)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01726\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO\_OC3REF)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01727\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO\_OC4REF))}}
\DoxyCodeLine{01728\ }
\DoxyCodeLine{01729\ \textcolor{preprocessor}{\#define\ IS\_TIM\_MSM\_STATE(\_\_STATE\_\_)\ \ \ \ \ \ (((\_\_STATE\_\_)\ ==\ TIM\_MASTERSLAVEMODE\_ENABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01730\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_STATE\_\_)\ ==\ TIM\_MASTERSLAVEMODE\_DISABLE))}}
\DoxyCodeLine{01731\ }
\DoxyCodeLine{01732\ \textcolor{preprocessor}{\#define\ IS\_TIM\_SLAVE\_MODE(\_\_MODE\_\_)\ (((\_\_MODE\_\_)\ ==\ TIM\_SLAVEMODE\_DISABLE)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01733\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_SLAVEMODE\_RESET)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01734\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_SLAVEMODE\_GATED)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01735\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_SLAVEMODE\_TRIGGER)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01736\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_SLAVEMODE\_EXTERNAL1))}}
\DoxyCodeLine{01737\ }
\DoxyCodeLine{01738\ \textcolor{preprocessor}{\#define\ IS\_TIM\_PWM\_MODE(\_\_MODE\_\_)\ (((\_\_MODE\_\_)\ ==\ TIM\_OCMODE\_PWM1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01739\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_OCMODE\_PWM2))}}
\DoxyCodeLine{01740\ }
\DoxyCodeLine{01741\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OC\_MODE(\_\_MODE\_\_)\ \ (((\_\_MODE\_\_)\ ==\ TIM\_OCMODE\_TIMING)\ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01742\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_OCMODE\_ACTIVE)\ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01743\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_OCMODE\_INACTIVE)\ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01744\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_OCMODE\_TOGGLE)\ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01745\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_OCMODE\_FORCED\_ACTIVE)\ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01746\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_OCMODE\_FORCED\_INACTIVE))}}
\DoxyCodeLine{01747\ }
\DoxyCodeLine{01748\ \textcolor{preprocessor}{\#define\ IS\_TIM\_TRIGGER\_SELECTION(\_\_SELECTION\_\_)\ (((\_\_SELECTION\_\_)\ ==\ TIM\_TS\_ITR0)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01749\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SELECTION\_\_)\ ==\ TIM\_TS\_ITR1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01750\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SELECTION\_\_)\ ==\ TIM\_TS\_ITR2)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01751\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SELECTION\_\_)\ ==\ TIM\_TS\_ITR3)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01752\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SELECTION\_\_)\ ==\ TIM\_TS\_TI1F\_ED)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01753\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SELECTION\_\_)\ ==\ TIM\_TS\_TI1FP1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01754\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SELECTION\_\_)\ ==\ TIM\_TS\_TI2FP2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01755\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SELECTION\_\_)\ ==\ TIM\_TS\_ETRF))}}
\DoxyCodeLine{01756\ }
\DoxyCodeLine{01757\ \textcolor{preprocessor}{\#define\ IS\_TIM\_INTERNAL\_TRIGGEREVENT\_SELECTION(\_\_SELECTION\_\_)\ (((\_\_SELECTION\_\_)\ ==\ TIM\_TS\_ITR0)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01758\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SELECTION\_\_)\ ==\ TIM\_TS\_ITR1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01759\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SELECTION\_\_)\ ==\ TIM\_TS\_ITR2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01760\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SELECTION\_\_)\ ==\ TIM\_TS\_ITR3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01761\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SELECTION\_\_)\ ==\ TIM\_TS\_NONE))}}
\DoxyCodeLine{01762\ }
\DoxyCodeLine{01763\ \textcolor{preprocessor}{\#define\ IS\_TIM\_TRIGGERPOLARITY(\_\_POLARITY\_\_)\ \ \ (((\_\_POLARITY\_\_)\ ==\ TIM\_TRIGGERPOLARITY\_INVERTED\ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{01764\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_TRIGGERPOLARITY\_NONINVERTED)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01765\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_TRIGGERPOLARITY\_RISING\ \ \ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{01766\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_TRIGGERPOLARITY\_FALLING\ \ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{01767\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_TRIGGERPOLARITY\_BOTHEDGE\ \ \ ))}}
\DoxyCodeLine{01768\ }
\DoxyCodeLine{01769\ \textcolor{preprocessor}{\#define\ IS\_TIM\_TRIGGERPRESCALER(\_\_PRESCALER\_\_)\ (((\_\_PRESCALER\_\_)\ ==\ TIM\_TRIGGERPRESCALER\_DIV1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01770\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ TIM\_TRIGGERPRESCALER\_DIV2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01771\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ TIM\_TRIGGERPRESCALER\_DIV4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01772\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ TIM\_TRIGGERPRESCALER\_DIV8))}}
\DoxyCodeLine{01773\ }
\DoxyCodeLine{01774\ \textcolor{preprocessor}{\#define\ IS\_TIM\_TRIGGERFILTER(\_\_ICFILTER\_\_)\ ((\_\_ICFILTER\_\_)\ <=\ 0xFU)}}
\DoxyCodeLine{01775\ }
\DoxyCodeLine{01776\ \textcolor{preprocessor}{\#define\ IS\_TIM\_TI1SELECTION(\_\_TI1SELECTION\_\_)\ \ (((\_\_TI1SELECTION\_\_)\ ==\ TIM\_TI1SELECTION\_CH1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01777\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TI1SELECTION\_\_)\ ==\ TIM\_TI1SELECTION\_XORCOMBINATION))}}
\DoxyCodeLine{01778\ }
\DoxyCodeLine{01779\ \textcolor{preprocessor}{\#define\ IS\_TIM\_DMA\_LENGTH(\_\_LENGTH\_\_)\ \ \ \ \ \ (((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_1TRANSFER)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01780\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_2TRANSFERS)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01781\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_3TRANSFERS)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01782\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_4TRANSFERS)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01783\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_5TRANSFERS)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01784\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_6TRANSFERS)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01785\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_7TRANSFERS)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01786\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_8TRANSFERS)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01787\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_9TRANSFERS)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01788\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_10TRANSFERS)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01789\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_11TRANSFERS)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01790\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_12TRANSFERS)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01791\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_13TRANSFERS)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01792\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_14TRANSFERS)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01793\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_15TRANSFERS)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01794\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_16TRANSFERS)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01795\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_17TRANSFERS)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01796\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_18TRANSFERS))}}
\DoxyCodeLine{01797\ }
\DoxyCodeLine{01798\ \textcolor{preprocessor}{\#define\ IS\_TIM\_DMA\_DATA\_LENGTH(LENGTH)\ (((LENGTH)\ >=\ 0x1U)\ \&\&\ ((LENGTH)\ <\ 0x10000U))}}
\DoxyCodeLine{01799\ }
\DoxyCodeLine{01800\ \textcolor{preprocessor}{\#define\ IS\_TIM\_IC\_FILTER(\_\_ICFILTER\_\_)\ \ \ ((\_\_ICFILTER\_\_)\ <=\ 0xFU)}}
\DoxyCodeLine{01801\ }
\DoxyCodeLine{01802\ \textcolor{preprocessor}{\#define\ IS\_TIM\_DEADTIME(\_\_DEADTIME\_\_)\ \ \ \ ((\_\_DEADTIME\_\_)\ <=\ 0xFFU)}}
\DoxyCodeLine{01803\ }
\DoxyCodeLine{01804\ \textcolor{preprocessor}{\#define\ IS\_TIM\_SLAVEMODE\_TRIGGER\_ENABLED(\_\_TRIGGER\_\_)\ ((\_\_TRIGGER\_\_)\ ==\ TIM\_SLAVEMODE\_TRIGGER)}}
\DoxyCodeLine{01805\ }
\DoxyCodeLine{01806\ \textcolor{preprocessor}{\#define\ TIM\_SET\_ICPRESCALERVALUE(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_,\ \_\_ICPSC\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01807\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ |=\ (\_\_ICPSC\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{01808\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ |=\ ((\_\_ICPSC\_\_)\ <<\ 8U))\ :\(\backslash\)}}
\DoxyCodeLine{01809\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ |=\ (\_\_ICPSC\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{01810\ \textcolor{preprocessor}{\ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ |=\ ((\_\_ICPSC\_\_)\ <<\ 8U)))}}
\DoxyCodeLine{01811\ }
\DoxyCodeLine{01812\ \textcolor{preprocessor}{\#define\ TIM\_RESET\_ICPRESCALERVALUE(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01813\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ \&=\ \string~TIM\_CCMR1\_IC1PSC)\ :\(\backslash\)}}
\DoxyCodeLine{01814\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ \&=\ \string~TIM\_CCMR1\_IC2PSC)\ :\(\backslash\)}}
\DoxyCodeLine{01815\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ \&=\ \string~TIM\_CCMR2\_IC3PSC)\ :\(\backslash\)}}
\DoxyCodeLine{01816\ \textcolor{preprocessor}{\ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ \&=\ \string~TIM\_CCMR2\_IC4PSC))}}
\DoxyCodeLine{01817\ }
\DoxyCodeLine{01818\ \textcolor{preprocessor}{\#define\ TIM\_SET\_CAPTUREPOLARITY(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_,\ \_\_POLARITY\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01819\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCER\ |=\ (\_\_POLARITY\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{01820\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCER\ |=\ ((\_\_POLARITY\_\_)\ <<\ 4U))\ :\(\backslash\)}}
\DoxyCodeLine{01821\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCER\ |=\ ((\_\_POLARITY\_\_)\ <<\ 8U))\ :\(\backslash\)}}
\DoxyCodeLine{01822\ \textcolor{preprocessor}{\ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCER\ |=\ (((\_\_POLARITY\_\_)\ <<\ 12U))))}}
\DoxyCodeLine{01823\ }
\DoxyCodeLine{01824\ \textcolor{preprocessor}{\#define\ TIM\_RESET\_CAPTUREPOLARITY(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01825\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCER\ \&=\ \string~(TIM\_CCER\_CC1P\ |\ TIM\_CCER\_CC1NP))\ :\(\backslash\)}}
\DoxyCodeLine{01826\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCER\ \&=\ \string~(TIM\_CCER\_CC2P\ |\ TIM\_CCER\_CC2NP))\ :\(\backslash\)}}
\DoxyCodeLine{01827\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCER\ \&=\ \string~(TIM\_CCER\_CC3P\ |\ TIM\_CCER\_CC3NP))\ :\(\backslash\)}}
\DoxyCodeLine{01828\ \textcolor{preprocessor}{\ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCER\ \&=\ \string~(TIM\_CCER\_CC4P\ |\ TIM\_CCER\_CC4NP)))}}
\DoxyCodeLine{01829\ }
\DoxyCodeLine{01830\ \textcolor{preprocessor}{\#define\ TIM\_CHANNEL\_STATE\_GET(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_)\(\backslash\)}}
\DoxyCodeLine{01831\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ (\_\_HANDLE\_\_)-\/>ChannelState[0]\ :\(\backslash\)}}
\DoxyCodeLine{01832\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ (\_\_HANDLE\_\_)-\/>ChannelState[1]\ :\(\backslash\)}}
\DoxyCodeLine{01833\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ (\_\_HANDLE\_\_)-\/>ChannelState[2]\ :\(\backslash\)}}
\DoxyCodeLine{01834\ \textcolor{preprocessor}{\ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[3])}}
\DoxyCodeLine{01835\ }
\DoxyCodeLine{01836\ \textcolor{preprocessor}{\#define\ TIM\_CHANNEL\_STATE\_SET(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_,\ \_\_CHANNEL\_STATE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01837\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ ((\_\_HANDLE\_\_)-\/>ChannelState[0]\ =\ (\_\_CHANNEL\_STATE\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{01838\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ ((\_\_HANDLE\_\_)-\/>ChannelState[1]\ =\ (\_\_CHANNEL\_STATE\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{01839\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ ((\_\_HANDLE\_\_)-\/>ChannelState[2]\ =\ (\_\_CHANNEL\_STATE\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{01840\ \textcolor{preprocessor}{\ \ \ ((\_\_HANDLE\_\_)-\/>ChannelState[3]\ =\ (\_\_CHANNEL\_STATE\_\_)))}}
\DoxyCodeLine{01841\ }
\DoxyCodeLine{01842\ \textcolor{preprocessor}{\#define\ TIM\_CHANNEL\_STATE\_SET\_ALL(\_\_HANDLE\_\_,\ \ \_\_CHANNEL\_STATE\_\_)\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01843\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[0]\ \ =\ (\_\_CHANNEL\_STATE\_\_);\ \ \(\backslash\)}}
\DoxyCodeLine{01844\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[1]\ \ =\ (\_\_CHANNEL\_STATE\_\_);\ \ \(\backslash\)}}
\DoxyCodeLine{01845\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[2]\ \ =\ (\_\_CHANNEL\_STATE\_\_);\ \ \(\backslash\)}}
\DoxyCodeLine{01846\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[3]\ \ =\ (\_\_CHANNEL\_STATE\_\_);\ \ \(\backslash\)}}
\DoxyCodeLine{01847\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01848\ }
\DoxyCodeLine{01849\ \textcolor{preprocessor}{\#define\ TIM\_CHANNEL\_N\_STATE\_GET(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_)\(\backslash\)}}
\DoxyCodeLine{01850\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ (\_\_HANDLE\_\_)-\/>ChannelNState[0]\ :\(\backslash\)}}
\DoxyCodeLine{01851\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ (\_\_HANDLE\_\_)-\/>ChannelNState[1]\ :\(\backslash\)}}
\DoxyCodeLine{01852\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ (\_\_HANDLE\_\_)-\/>ChannelNState[2]\ :\(\backslash\)}}
\DoxyCodeLine{01853\ \textcolor{preprocessor}{\ \ \ (\_\_HANDLE\_\_)-\/>ChannelNState[3])}}
\DoxyCodeLine{01854\ }
\DoxyCodeLine{01855\ \textcolor{preprocessor}{\#define\ TIM\_CHANNEL\_N\_STATE\_SET(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_,\ \_\_CHANNEL\_STATE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01856\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ ((\_\_HANDLE\_\_)-\/>ChannelNState[0]\ =\ (\_\_CHANNEL\_STATE\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{01857\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ ((\_\_HANDLE\_\_)-\/>ChannelNState[1]\ =\ (\_\_CHANNEL\_STATE\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{01858\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ ((\_\_HANDLE\_\_)-\/>ChannelNState[2]\ =\ (\_\_CHANNEL\_STATE\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{01859\ \textcolor{preprocessor}{\ \ \ ((\_\_HANDLE\_\_)-\/>ChannelNState[3]\ =\ (\_\_CHANNEL\_STATE\_\_)))}}
\DoxyCodeLine{01860\ }
\DoxyCodeLine{01861\ \textcolor{preprocessor}{\#define\ TIM\_CHANNEL\_N\_STATE\_SET\_ALL(\_\_HANDLE\_\_,\ \ \_\_CHANNEL\_STATE\_\_)\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01862\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelNState[0]\ =\ \(\backslash\)}}
\DoxyCodeLine{01863\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_CHANNEL\_STATE\_\_);\ \ \(\backslash\)}}
\DoxyCodeLine{01864\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelNState[1]\ =\ \(\backslash\)}}
\DoxyCodeLine{01865\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_CHANNEL\_STATE\_\_);\ \ \(\backslash\)}}
\DoxyCodeLine{01866\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelNState[2]\ =\ \(\backslash\)}}
\DoxyCodeLine{01867\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_CHANNEL\_STATE\_\_);\ \ \(\backslash\)}}
\DoxyCodeLine{01868\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelNState[3]\ =\ \(\backslash\)}}
\DoxyCodeLine{01869\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_CHANNEL\_STATE\_\_);\ \ \(\backslash\)}}
\DoxyCodeLine{01870\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01871\ }
\DoxyCodeLine{01875\ \textcolor{comment}{/*\ End\ of\ private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01876\ }
\DoxyCodeLine{01877\ \textcolor{comment}{/*\ Include\ TIM\ HAL\ Extended\ module\ */}}
\DoxyCodeLine{01878\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__hal__tim__ex_8h}{stm32f4xx\_hal\_tim\_ex.h}}"{}}}
\DoxyCodeLine{01879\ }
\DoxyCodeLine{01880\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01889\ \textcolor{comment}{/*\ Time\ Base\ functions\ ********************************************************/}}
\DoxyCodeLine{01890\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_Base\_Init(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01891\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_Base\_DeInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01892\ \textcolor{keywordtype}{void}\ HAL\_TIM\_Base\_MspInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01893\ \textcolor{keywordtype}{void}\ HAL\_TIM\_Base\_MspDeInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01894\ \textcolor{comment}{/*\ Blocking\ mode:\ Polling\ */}}
\DoxyCodeLine{01895\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_Base\_Start(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01896\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_Base\_Stop(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01897\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ Interrupt\ */}}
\DoxyCodeLine{01898\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_Base\_Start\_IT(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01899\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_Base\_Stop\_IT(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01900\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ DMA\ */}}
\DoxyCodeLine{01901\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_Base\_Start\_DMA(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \textcolor{keyword}{const}\ uint32\_t\ *pData,\ uint16\_t\ Length);}
\DoxyCodeLine{01902\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_Base\_Stop\_DMA(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01911\ \textcolor{comment}{/*\ Timer\ Output\ Compare\ functions\ *********************************************/}}
\DoxyCodeLine{01912\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_OC\_Init(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01913\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_OC\_DeInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01914\ \textcolor{keywordtype}{void}\ HAL\_TIM\_OC\_MspInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01915\ \textcolor{keywordtype}{void}\ HAL\_TIM\_OC\_MspDeInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01916\ \textcolor{comment}{/*\ Blocking\ mode:\ Polling\ */}}
\DoxyCodeLine{01917\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_OC\_Start(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{01918\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_OC\_Stop(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{01919\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ Interrupt\ */}}
\DoxyCodeLine{01920\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_OC\_Start\_IT(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{01921\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_OC\_Stop\_IT(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{01922\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ DMA\ */}}
\DoxyCodeLine{01923\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_OC\_Start\_DMA(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel,\ \textcolor{keyword}{const}\ uint32\_t\ *pData,}
\DoxyCodeLine{01924\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint16\_t\ Length);}
\DoxyCodeLine{01925\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_OC\_Stop\_DMA(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{01934\ \textcolor{comment}{/*\ Timer\ PWM\ functions\ ********************************************************/}}
\DoxyCodeLine{01935\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_PWM\_Init(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01936\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_PWM\_DeInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01937\ \textcolor{keywordtype}{void}\ HAL\_TIM\_PWM\_MspInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01938\ \textcolor{keywordtype}{void}\ HAL\_TIM\_PWM\_MspDeInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01939\ \textcolor{comment}{/*\ Blocking\ mode:\ Polling\ */}}
\DoxyCodeLine{01940\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_PWM\_Start(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{01941\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_PWM\_Stop(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{01942\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ Interrupt\ */}}
\DoxyCodeLine{01943\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_PWM\_Start\_IT(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{01944\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_PWM\_Stop\_IT(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{01945\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ DMA\ */}}
\DoxyCodeLine{01946\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_PWM\_Start\_DMA(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel,\ \textcolor{keyword}{const}\ uint32\_t\ *pData,}
\DoxyCodeLine{01947\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint16\_t\ Length);}
\DoxyCodeLine{01948\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_PWM\_Stop\_DMA(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{01957\ \textcolor{comment}{/*\ Timer\ Input\ Capture\ functions\ **********************************************/}}
\DoxyCodeLine{01958\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_IC\_Init(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01959\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_IC\_DeInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01960\ \textcolor{keywordtype}{void}\ HAL\_TIM\_IC\_MspInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01961\ \textcolor{keywordtype}{void}\ HAL\_TIM\_IC\_MspDeInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01962\ \textcolor{comment}{/*\ Blocking\ mode:\ Polling\ */}}
\DoxyCodeLine{01963\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_IC\_Start(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{01964\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_IC\_Stop(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{01965\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ Interrupt\ */}}
\DoxyCodeLine{01966\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_IC\_Start\_IT(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{01967\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_IC\_Stop\_IT(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{01968\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ DMA\ */}}
\DoxyCodeLine{01969\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_IC\_Start\_DMA(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel,\ uint32\_t\ *pData,\ uint16\_t\ Length);}
\DoxyCodeLine{01970\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_IC\_Stop\_DMA(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{01979\ \textcolor{comment}{/*\ Timer\ One\ Pulse\ functions\ **************************************************/}}
\DoxyCodeLine{01980\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_OnePulse\_Init(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ OnePulseMode);}
\DoxyCodeLine{01981\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_OnePulse\_DeInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01982\ \textcolor{keywordtype}{void}\ HAL\_TIM\_OnePulse\_MspInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01983\ \textcolor{keywordtype}{void}\ HAL\_TIM\_OnePulse\_MspDeInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01984\ \textcolor{comment}{/*\ Blocking\ mode:\ Polling\ */}}
\DoxyCodeLine{01985\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_OnePulse\_Start(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ OutputChannel);}
\DoxyCodeLine{01986\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_OnePulse\_Stop(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ OutputChannel);}
\DoxyCodeLine{01987\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ Interrupt\ */}}
\DoxyCodeLine{01988\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_OnePulse\_Start\_IT(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ OutputChannel);}
\DoxyCodeLine{01989\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_OnePulse\_Stop\_IT(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ OutputChannel);}
\DoxyCodeLine{01998\ \textcolor{comment}{/*\ Timer\ Encoder\ functions\ ****************************************************/}}
\DoxyCodeLine{01999\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_Encoder\_Init(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def}{TIM\_Encoder\_InitTypeDef}}\ *sConfig);}
\DoxyCodeLine{02000\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_Encoder\_DeInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02001\ \textcolor{keywordtype}{void}\ HAL\_TIM\_Encoder\_MspInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02002\ \textcolor{keywordtype}{void}\ HAL\_TIM\_Encoder\_MspDeInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02003\ \textcolor{comment}{/*\ Blocking\ mode:\ Polling\ */}}
\DoxyCodeLine{02004\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_Encoder\_Start(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{02005\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_Encoder\_Stop(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{02006\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ Interrupt\ */}}
\DoxyCodeLine{02007\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_Encoder\_Start\_IT(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{02008\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_Encoder\_Stop\_IT(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{02009\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ DMA\ */}}
\DoxyCodeLine{02010\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_Encoder\_Start\_DMA(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel,\ uint32\_t\ *pData1,}
\DoxyCodeLine{02011\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ *pData2,\ uint16\_t\ Length);}
\DoxyCodeLine{02012\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_Encoder\_Stop\_DMA(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{02021\ \textcolor{comment}{/*\ Interrupt\ Handler\ functions\ \ ***********************************************/}}
\DoxyCodeLine{02022\ \textcolor{keywordtype}{void}\ HAL\_TIM\_IRQHandler(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02031\ \textcolor{comment}{/*\ Control\ functions\ \ *********************************************************/}}
\DoxyCodeLine{02032\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_OC\_ConfigChannel(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\_OC\_InitTypeDef}}\ *sConfig,}
\DoxyCodeLine{02033\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Channel);}
\DoxyCodeLine{02034\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_PWM\_ConfigChannel(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\_OC\_InitTypeDef}}\ *sConfig,}
\DoxyCodeLine{02035\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Channel);}
\DoxyCodeLine{02036\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_IC\_ConfigChannel(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___i_c___init_type_def}{TIM\_IC\_InitTypeDef}}\ *sConfig,}
\DoxyCodeLine{02037\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Channel);}
\DoxyCodeLine{02038\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_OnePulse\_ConfigChannel(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def}{TIM\_OnePulse\_InitTypeDef}}\ *sConfig,}
\DoxyCodeLine{02039\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ OutputChannel,\ \ uint32\_t\ InputChannel);}
\DoxyCodeLine{02040\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_ConfigOCrefClear(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,}
\DoxyCodeLine{02041\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def}{TIM\_ClearInputConfigTypeDef}}\ *sClearInputConfig,}
\DoxyCodeLine{02042\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Channel);}
\DoxyCodeLine{02043\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_ConfigClockSource(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___clock_config_type_def}{TIM\_ClockConfigTypeDef}}\ *sClockSourceConfig);}
\DoxyCodeLine{02044\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_ConfigTI1Input(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ TI1\_Selection);}
\DoxyCodeLine{02045\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_SlaveConfigSynchro(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___slave_config_type_def}{TIM\_SlaveConfigTypeDef}}\ *sSlaveConfig);}
\DoxyCodeLine{02046\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_SlaveConfigSynchro\_IT(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___slave_config_type_def}{TIM\_SlaveConfigTypeDef}}\ *sSlaveConfig);}
\DoxyCodeLine{02047\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_DMABurst\_WriteStart(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ BurstBaseAddress,}
\DoxyCodeLine{02048\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BurstRequestSrc,\ \textcolor{keyword}{const}\ uint32\_t\ \ *BurstBuffer,}
\DoxyCodeLine{02049\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ \ BurstLength);}
\DoxyCodeLine{02050\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_DMABurst\_MultiWriteStart(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ BurstBaseAddress,}
\DoxyCodeLine{02051\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BurstRequestSrc,\ \textcolor{keyword}{const}\ uint32\_t\ *BurstBuffer,}
\DoxyCodeLine{02052\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BurstLength,\ \ uint32\_t\ DataLength);}
\DoxyCodeLine{02053\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_DMABurst\_WriteStop(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ BurstRequestSrc);}
\DoxyCodeLine{02054\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_DMABurst\_ReadStart(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ BurstBaseAddress,}
\DoxyCodeLine{02055\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BurstRequestSrc,\ uint32\_t\ \ *BurstBuffer,\ uint32\_t\ \ BurstLength);}
\DoxyCodeLine{02056\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_DMABurst\_MultiReadStart(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ BurstBaseAddress,}
\DoxyCodeLine{02057\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BurstRequestSrc,\ uint32\_t\ \ *BurstBuffer,}
\DoxyCodeLine{02058\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ \ BurstLength,\ uint32\_t\ \ DataLength);}
\DoxyCodeLine{02059\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_DMABurst\_ReadStop(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ BurstRequestSrc);}
\DoxyCodeLine{02060\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_GenerateEvent(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ EventSource);}
\DoxyCodeLine{02061\ uint32\_t\ HAL\_TIM\_ReadCapturedValue(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{02070\ \textcolor{comment}{/*\ Callback\ in\ non\ blocking\ modes\ (Interrupt\ and\ DMA)\ *************************/}}
\DoxyCodeLine{02071\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga8a3b0ad512a6e6c6157440b68d395eac}{HAL\_TIM\_PeriodElapsedCallback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02072\ \textcolor{keywordtype}{void}\ HAL\_TIM\_PeriodElapsedHalfCpltCallback(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02073\ \textcolor{keywordtype}{void}\ HAL\_TIM\_OC\_DelayElapsedCallback(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02074\ \textcolor{keywordtype}{void}\ HAL\_TIM\_IC\_CaptureCallback(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02075\ \textcolor{keywordtype}{void}\ HAL\_TIM\_IC\_CaptureHalfCpltCallback(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02076\ \textcolor{keywordtype}{void}\ HAL\_TIM\_PWM\_PulseFinishedCallback(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02077\ \textcolor{keywordtype}{void}\ HAL\_TIM\_PWM\_PulseFinishedHalfCpltCallback(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02078\ \textcolor{keywordtype}{void}\ HAL\_TIM\_TriggerCallback(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02079\ \textcolor{keywordtype}{void}\ HAL\_TIM\_TriggerHalfCpltCallback(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02080\ \textcolor{keywordtype}{void}\ HAL\_TIM\_ErrorCallback(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02081\ }
\DoxyCodeLine{02082\ \textcolor{comment}{/*\ Callbacks\ Register/UnRegister\ functions\ \ ***********************************/}}
\DoxyCodeLine{02083\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{02084\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_RegisterCallback(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ HAL\_TIM\_CallbackIDTypeDef\ CallbackID,}
\DoxyCodeLine{02085\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ pTIM\_CallbackTypeDef\ pCallback);}
\DoxyCodeLine{02086\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_UnRegisterCallback(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ HAL\_TIM\_CallbackIDTypeDef\ CallbackID);}
\DoxyCodeLine{02087\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02088\ }
\DoxyCodeLine{02097\ \textcolor{comment}{/*\ Peripheral\ State\ functions\ \ ************************************************/}}
\DoxyCodeLine{02098\ \mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}}\ HAL\_TIM\_Base\_GetState(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02099\ \mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}}\ HAL\_TIM\_OC\_GetState(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02100\ \mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}}\ HAL\_TIM\_PWM\_GetState(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02101\ \mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}}\ HAL\_TIM\_IC\_GetState(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02102\ \mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}}\ HAL\_TIM\_OnePulse\_GetState(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02103\ \mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}}\ HAL\_TIM\_Encoder\_GetState(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02104\ }
\DoxyCodeLine{02105\ \textcolor{comment}{/*\ Peripheral\ Channel\ state\ functions\ \ ************************************************/}}
\DoxyCodeLine{02106\ \mbox{\hyperlink{group___t_i_m___exported___types_gaa3fa7bcbb4707f1151ccfc90a8cf9706}{HAL\_TIM\_ActiveChannel}}\ HAL\_TIM\_GetActiveChannel(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02107\ \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}}\ HAL\_TIM\_GetChannelState(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \ uint32\_t\ Channel);}
\DoxyCodeLine{02108\ \mbox{\hyperlink{group___t_i_m___exported___types_ga9b87df539778a60ea940a9d5ba793f7c}{HAL\_TIM\_DMABurstStateTypeDef}}\ HAL\_TIM\_DMABurstState(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02116\ \textcolor{comment}{/*\ End\ of\ exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{02117\ }
\DoxyCodeLine{02118\ \textcolor{comment}{/*\ Private\ functions-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{02122\ \textcolor{keywordtype}{void}\ TIM\_Base\_SetConfig(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ \textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___base___init_type_def}{TIM\_Base\_InitTypeDef}}\ *Structure);}
\DoxyCodeLine{02123\ \textcolor{keywordtype}{void}\ TIM\_TI1\_SetConfig(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ TIM\_ICPolarity,\ uint32\_t\ TIM\_ICSelection,\ uint32\_t\ TIM\_ICFilter);}
\DoxyCodeLine{02124\ \textcolor{keywordtype}{void}\ TIM\_OC2\_SetConfig(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ \textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\_OC\_InitTypeDef}}\ *OC\_Config);}
\DoxyCodeLine{02125\ \textcolor{keywordtype}{void}\ TIM\_ETR\_SetConfig(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ TIM\_ExtTRGPrescaler,}
\DoxyCodeLine{02126\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ TIM\_ExtTRGPolarity,\ uint32\_t\ ExtTRGFilter);}
\DoxyCodeLine{02127\ }
\DoxyCodeLine{02128\ \textcolor{keywordtype}{void}\ TIM\_DMADelayPulseHalfCplt(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{02129\ \textcolor{keywordtype}{void}\ TIM\_DMAError(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{02130\ \textcolor{keywordtype}{void}\ TIM\_DMACaptureCplt(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{02131\ \textcolor{keywordtype}{void}\ TIM\_DMACaptureHalfCplt(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{02132\ \textcolor{keywordtype}{void}\ TIM\_CCxChannelCmd(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ ChannelState);}
\DoxyCodeLine{02133\ }
\DoxyCodeLine{02134\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{02135\ \textcolor{keywordtype}{void}\ TIM\_ResetCallback(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02136\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02137\ }
\DoxyCodeLine{02141\ \textcolor{comment}{/*\ End\ of\ private\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{02142\ }
\DoxyCodeLine{02151\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{02152\ \}}
\DoxyCodeLine{02153\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{02154\ }
\DoxyCodeLine{02155\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F4xx\_HAL\_TIM\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
