$date
	Fri Sep 26 14:24:09 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module part4_tb $end
$var wire 1 ! Q_pos $end
$var wire 1 " Q_neg $end
$var wire 1 # Q_latch $end
$var reg 1 $ D $end
$var reg 1 % clk $end
$scope module uut $end
$var wire 1 $ D $end
$var wire 1 % clk $end
$var wire 1 ! Q_pos $end
$var wire 1 " Q_neg $end
$var wire 1 # Q_latch $end
$scope module u1 $end
$var wire 1 $ D $end
$var wire 1 % clk $end
$var reg 1 # Q $end
$upscope $end
$scope module u2 $end
$var wire 1 $ D $end
$var wire 1 % clk $end
$var reg 1 ! Q $end
$upscope $end
$scope module u3 $end
$var wire 1 $ D $end
$var wire 1 % clk $end
$var reg 1 " Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
x#
0"
x!
$end
#5000
0!
0#
1%
#7000
1#
1$
#10000
1"
0%
#15000
0#
1%
0$
#20000
0"
0%
#25000
1!
1#
1%
1$
#30000
1"
0%
#35000
0!
0#
1%
0$
#40000
0"
0%
#45000
1%
#47000
1#
1$
#50000
1"
0%
#55000
0#
1%
0$
#60000
0"
0%
#65000
1%
#70000
1"
0%
1$
#75000
1!
1#
1%
#80000
0%
#85000
1%
#90000
0"
0%
0$
#95000
0!
0#
1%
#100000
0%
#105000
1!
1#
1%
1$
#110000
1"
0%
#115000
0!
0#
1%
0$
#120000
0"
0%
#125000
1%
#130000
0%
#135000
1%
