Warning (10268): Verilog HDL information at top.v(168): always construct contains both blocking and non-blocking assignments File: /home/tjw740/engr-ece/Documents/CME_495/Quartus/CME495/hardware/final/src/top.v Line: 168
