#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jul 14 10:28:17 2021
# Process ID: 8681
# Current directory: /home/pedro/chameliot-freedom/builds/e300artydevkit
# Command line: vivado -nojournal -mode batch -source /home/pedro/chameliot-freedom/fpga-shells/xilinx/common/tcl/vivado.tcl -tclargs -top-module E300ArtyDevKitFPGAChip -F /home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.vsrcs.F -ip-vivado-tcls  -board arty
# Log file: /home/pedro/chameliot-freedom/builds/e300artydevkit/vivado.log
# Journal file: 
#-----------------------------------------------------------
source /home/pedro/chameliot-freedom/fpga-shells/xilinx/common/tcl/vivado.tcl
# set scriptdir [file dirname [info script]]
# source [file join $scriptdir "prologue.tcl"]
## set ip_vivado_tcls {}
## while {[llength $argv]} {
##   set argv [lassign $argv[set argv {}] flag]
##   switch -glob $flag {
##     -top-module {
##       set argv [lassign $argv[set argv {}] top]
##     }
##     -F {
##       # This should be a simple file format with one filepath per line
##       set argv [lassign $argv[set argv {}] vsrc_manifest]
##     }
##     -board {
##       set argv [lassign $argv[set argv {}] board]
##     }
##     -ip-vivado-tcls {
##       set argv [lassign $argv[set argv {}] ip_vivado_tcls]
##     }
##     -pre-impl-debug-tcl {
##       set argv [lassign $argv[set argv {}] pre_impl_debug_tcl]
##     }
##     -post-impl-debug-tcl {
##       set argv [lassign $argv[set argv {}] post_impl_debug_tcl]
##     }
##     default {
##       return -code error [list {unknown option} $flag]
##     }
##   }
## }
## if {![info exists top]} {
##   return -code error [list {--top-module option is required}]
## }
## if {![info exists vsrc_manifest]} {
##   return -code error [list {-F option is required}]
## }
## if {![info exists board]} {
##   return -code error [list {--board option is required}]
## }
## set commondir [file dirname $scriptdir]
## set boarddir [file join [file dirname $commondir] $board]
## source [file join $boarddir tcl board.tcl]
### set name {arty}
### set part_fpga {xc7a35ticsg324-1L}
### set part_board {digilentinc.com:arty:part0:1.1}
### set bootrom_inst {rom}
## set constraintsdir [file join $boarddir constraints]
## set srcdir [file join $commondir vsrc]
## set wrkdir [file join [pwd] obj]
## set ipdir [file join $wrkdir ip]
## create_project -part $part_fpga -force $top
## set_property -dict [list \
## 	BOARD_PART $part_board \
## 	TARGET_LANGUAGE {Verilog} \
## 	DEFAULT_LIB {xil_defaultlib} \
## 	IP_REPO_PATHS $ipdir \
## 	] [current_project]
## if {[get_filesets -quiet sources_1] eq ""} {
## 	create_fileset -srcset sources_1
## }
## set obj [current_fileset]
## proc load_vsrc_manifest {obj vsrc_manifest} {
##   set fp [open $vsrc_manifest r]
##   set files [lsearch -not -exact -all -inline [split [read $fp] "\n"] {}]
##   set relative_files {}
##   foreach path $files {
##     if {[string match {/*} $path]} {
##       lappend relative_files $path
##     } elseif {![string match {#*} $path]} {
##       lappend relative_files [file join [file dirname $vsrc_manifest] $path]
##     }
##   }
##   add_files -norecurse -fileset $obj {*}$relative_files
##   close $fp
## }
## load_vsrc_manifest $obj $vsrc_manifest
## if {$ip_vivado_tcls ne {}} {
##   # Split string into words even with multiple consecutive spaces
##   # http://wiki.tcl.tk/989
##   set ip_vivado_tcls [regexp -inline -all -- {\S+} $ip_vivado_tcls]
## }
## if {[get_filesets -quiet sim_1] eq ""} {
## 	create_fileset -simset sim_1
## }
## set obj [current_fileset -simset]
## if {[get_filesets -quiet constrs_1] eq ""} {
## 	create_fileset -constrset constrs_1
## }
## set obj [current_fileset -constrset]
## add_files -quiet -norecurse -fileset $obj [lsort [glob -directory $constraintsdir -nocomplain {*.xdc}]]
## add_files -quiet -norecurse -fileset $obj [lsort [glob -directory $constraintsdir -nocomplain {*.tcl}]]
# source [file join $scriptdir "init.tcl"]
## source [file join $scriptdir "util.tcl"]
### proc recglob { basedir pattern } {
###   set dirlist [glob -nocomplain -directory $basedir -type d *]
###   set findlist [glob -nocomplain -directory $basedir $pattern]
###   foreach dir $dirlist {
###     set reclist [recglob $dir $pattern]
###     set findlist [concat $findlist $reclist]
###   }
###   return $findlist
### }
### proc findincludedir { basedir pattern } {
###   set vhfiles [recglob $basedir $pattern]
###   set vhdirs {}
###   foreach match $vhfiles {
###     lappend vhdirs [file dir $match]
###   }
###   set uniquevhdirs [lsort -unique $vhdirs]
###   return $uniquevhdirs
### }
## file mkdir $ipdir
## update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:15 . Memory (MB): peak = 2225.516 ; gain = 0.000 ; free physical = 1540 ; free virtual = 11414
## foreach ip_vivado_tcl $ip_vivado_tcls {
##   source $ip_vivado_tcl
## }
## set boardiptcl [file join $boarddir tcl ip.tcl]
## if {[file exists $boardiptcl]} {
##   source $boardiptcl
## }
### create_ip -vendor xilinx.com -library ip -name clk_wiz -module_name mmcm -dir $ipdir -force
create_ip: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2289.676 ; gain = 64.160 ; free physical = 1270 ; free virtual = 11273
### set_property -dict [list \
### 	CONFIG.PRIMITIVE {MMCM} \
### 	CONFIG.RESET_TYPE {ACTIVE_LOW} \
### 	CONFIG.CLKOUT1_USED {true} \
###         CONFIG.CLKOUT2_USED {true} \
###         CONFIG.CLKOUT3_USED {true} \
### 	CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {8.388} \
###         CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {65.000} \
###         CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {32.500} \
### 	] [get_ips mmcm]
### create_ip -vendor xilinx.com -library ip -name proc_sys_reset -module_name reset_sys -dir $ipdir -force
### set_property -dict [list \
### 	CONFIG.C_EXT_RESET_HIGH {false} \
### 	CONFIG.C_AUX_RESET_HIGH {false} \
### 	CONFIG.C_NUM_BUS_RST {1} \
### 	CONFIG.C_NUM_PERP_RST {1} \
### 	CONFIG.C_NUM_INTERCONNECT_ARESETN {1} \
### 	CONFIG.C_NUM_PERP_ARESETN {1} \
### 	] [get_ips reset_sys]
### create_ip -vendor xilinx.com -library ip -name ila -module_name ila -dir $ipdir -force
### set_property -dict [list \
### 	CONFIG.C_NUM_OF_PROBES {1} \
### 	CONFIG.C_TRIGOUT_EN {false} \
### 	CONFIG.C_TRIGIN_EN {false} \
### 	CONFIG.C_MONITOR_TYPE {Native} \
### 	CONFIG.C_ENABLE_ILA_AXI_MON {false} \
### 	CONFIG.C_PROBE0_WIDTH {4} \
### 	CONFIG.C_PROBE10_TYPE {1} \
### 	CONFIG.C_PROBE10_WIDTH {32} \
### 	CONFIG.C_PROBE11_TYPE {1} \
### 	CONFIG.C_PROBE11_WIDTH {32} \
### 	CONFIG.C_PROBE12_TYPE {1} \
### 	CONFIG.C_PROBE12_WIDTH {64} \
### 	CONFIG.C_PROBE13_TYPE {1} \
### 	CONFIG.C_PROBE13_WIDTH {64} \
### 	CONFIG.C_PROBE14_TYPE {1} \
### 	CONFIG.C_PROBE14_WIDTH {97} \
### 	] [get_ips ila]
## set xci_files [get_files -all {*.xci}]
## foreach xci_file $xci_files {
##   set_property GENERATE_SYNTH_CHECKPOINT {false} -quiet $xci_file
## }
## set obj [get_ips]
## generate_target all $obj
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'reset_sys'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'reset_sys'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'reset_sys'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'reset_sys'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'reset_sys'...
generate_target: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2289.676 ; gain = 0.000 ; free physical = 978 ; free virtual = 11133
## export_ip_user_files -of_objects $obj -no_script -force
## set obj [current_fileset]
## set property_include_dirs [get_property include_dirs $obj]
## set ip_include_dirs [concat $property_include_dirs [findincludedir $ipdir "*.vh"]]
## set ip_include_dirs [concat $ip_include_dirs [findincludedir $srcdir "*.h"]]
## set ip_include_dirs [concat $ip_include_dirs [findincludedir $srcdir "*.vh"]]
# source [file join $scriptdir "synth.tcl"]
## read_ip [glob -directory $ipdir [file join * {*.xci}]]
CRITICAL WARNING: [Vivado 12-1504] The IP is already part of the fileset 'sources_1'. Requested source '/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/ila/ila.xci' will not be added.
CRITICAL WARNING: [Vivado 12-1504] The IP is already part of the fileset 'sources_1'. Requested source '/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/reset_sys/reset_sys.xci' will not be added.
CRITICAL WARNING: [Vivado 12-1504] The IP is already part of the fileset 'sources_1'. Requested source '/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/mmcm/mmcm.xci' will not be added.
## synth_design -top $top -flatten_hierarchy rebuilt
Command: synth_design -top E300ArtyDevKitFPGAChip -flatten_hierarchy rebuilt
Starting synth_design
Using part: xc7a35ticsg324-1L
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8994
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 2395.688 ; gain = 82.000 ; free physical = 165 ; free virtual = 9291
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'E300ArtyDevKitFPGAChip' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:401091]
INFO: [Synth 8-6157] synthesizing module 'mmcm' [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/mmcm/mmcm.v:72]
INFO: [Synth 8-6157] synthesizing module 'mmcm_clk_wiz' [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/mmcm/mmcm_clk_wiz.v:70]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39998]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 62.375000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 123.875000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 6 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39998]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'mmcm_clk_wiz' (4#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/mmcm/mmcm_clk_wiz.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mmcm' (5#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/mmcm/mmcm.v:72]
INFO: [Synth 8-638] synthesizing module 'reset_sys' [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/reset_sys/synth/reset_sys.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/reset_sys/synth/reset_sys.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78018' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78018]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (6#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78018]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/reset_sys/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/reset_sys/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/reset_sys/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/reset_sys/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/reset_sys/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/reset_sys/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/reset_sys/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (7#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/reset_sys/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (8#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (9#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (10#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (11#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'reset_sys' (12#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/reset_sys/synth/reset_sys.vhd:74]
INFO: [Synth 8-6157] synthesizing module 'E300ArtyDevKitPlatform' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:400183]
INFO: [Synth 8-6157] synthesizing module 'E300ArtyDevKitSystem' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:395808]
INFO: [Synth 8-6157] synthesizing module 'IntXbar' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IntXbar' (13#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:1]
INFO: [Synth 8-6157] synthesizing module 'SystemBus' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:91949]
INFO: [Synth 8-6157] synthesizing module 'TLXbar' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:3310]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:3374]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:160]
INFO: [Synth 8-6157] synthesizing module 'plusarg_reader' [/home/pedro/chameliot-freedom/rocket-chip/src/main/resources/vsrc/plusarg_reader.v:7]
	Parameter FORMAT bound to: tilelink_timeout=%d - type: string 
	Parameter DEFAULT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'plusarg_reader' (14#1) [/home/pedro/chameliot-freedom/rocket-chip/src/main/resources/vsrc/plusarg_reader.v:7]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor' (15#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:160]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar' (16#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:3310]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:69906]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_1' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:6587]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:6651]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_1' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:3437]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_1' (17#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:3437]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_1' (18#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:6587]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_2' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:9826]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:10343]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_2' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:6714]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_2' (19#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:6714]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_2' (20#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:9826]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:14743]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:14851]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_3' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:10997]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_3' (21#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:10997]
INFO: [Synth 8-6157] synthesizing module 'Queue' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:14143]
INFO: [Synth 8-6155] done synthesizing module 'Queue' (22#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:14143]
INFO: [Synth 8-6157] synthesizing module 'Queue_1' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:14443]
INFO: [Synth 8-6155] done synthesizing module 'Queue_1' (23#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:14443]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer' (24#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:14743]
INFO: [Synth 8-6157] synthesizing module 'TLAtomicAutomata' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:18136]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:18721]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_4' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:14986]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_4' (25#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:14986]
INFO: [Synth 8-6155] done synthesizing module 'TLAtomicAutomata' (26#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:18136]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_1' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:22743]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:22807]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_5' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:19593]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_5' (27#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:19593]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_1' (28#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:22743]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_1' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:26057]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:25930]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:25994]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_6' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:22870]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_6' (29#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:22870]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget' (30#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:25930]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_1' (31#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:26057]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_2' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:32718]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:29254]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:29424]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_7' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:26230]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_7' (32#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:26230]
INFO: [Synth 8-6157] synthesizing module 'Repeater' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:29095]
INFO: [Synth 8-6155] done synthesizing module 'Repeater' (33#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:29095]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter' (34#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:29254]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_2' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:32615]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:32667]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_8' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:29750]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_8' (35#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:29750]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_2' (36#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:32615]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_2' (37#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:32718]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_3' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:39367]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_1' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:35937]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:36107]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_9' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:32947]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_9' (38#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:32947]
INFO: [Synth 8-6157] synthesizing module 'Repeater_1' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:35778]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_1' (39#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:35778]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_1' (40#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:35937]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_3' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:39264]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:39316]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_10' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:36433]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_10' (41#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:36433]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_3' (42#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:39264]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_3' (43#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:39367]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_4' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:46012]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_2' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:42584]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:42754]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_11' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:39596]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_11' (44#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:39596]
INFO: [Synth 8-6157] synthesizing module 'Repeater_2' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:42425]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_2' (45#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:42425]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_2' (46#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:42584]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_4' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:45909]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:45961]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_12' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:43080]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_12' (47#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:43080]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_4' (48#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:45909]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_4' (49#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:46012]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_5' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:49338]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_5' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:49211]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:49275]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_13' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:46241]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_13' (50#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:46241]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_5' (51#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:49211]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_5' (52#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:49338]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_6' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:58560]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_3' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:52421]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:52567]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_14' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:49511]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_14' (53#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:49511]
INFO: [Synth 8-6157] synthesizing module 'Repeater_3' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:52262]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_3' (54#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:52262]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_3' (55#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:52421]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget_1' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:55621]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:55668]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_15' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:52870]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_15' (56#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:52870]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget_1' (57#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:55621]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_6' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:58466]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:58513]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_16' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:55715]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_16' (58#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:55715]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_6' (59#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:58466]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_6' (60#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:58560]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_7' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:69485]
INFO: [Synth 8-6157] synthesizing module 'TLAsyncCrossingSource' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:62504]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:62628]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_17' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:58841]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_17' (61#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:58841]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSource' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61982]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetRegVec_w1_i0' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61743]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetReg' [/home/pedro/chameliot-freedom/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v:40]
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetReg' (62#1) [/home/pedro/chameliot-freedom/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v:40]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetRegVec_w1_i0' (63#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61743]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61768]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0' (64#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61768]
INFO: [Synth 8-6157] synthesizing module 'AsyncValidSync' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61896]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d4_i0' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61824]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d4_i0' (65#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61824]
INFO: [Synth 8-6155] done synthesizing module 'AsyncValidSync' (66#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61896]
INFO: [Synth 8-6157] synthesizing module 'AsyncValidSync_1' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61940]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d1_i0' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61916]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d1_i0' (67#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61916]
INFO: [Synth 8-6155] done synthesizing module 'AsyncValidSync_1' (68#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61940]
INFO: [Synth 8-6157] synthesizing module 'AsyncValidSync_2' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61961]
INFO: [Synth 8-6155] done synthesizing module 'AsyncValidSync_2' (69#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61961]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSource' (70#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61982]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSink' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:62290]
INFO: [Synth 8-6157] synthesizing module 'SynchronizerShiftReg_w48_d1' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:62244]
INFO: [Synth 8-6155] done synthesizing module 'SynchronizerShiftReg_w48_d1' (71#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:62244]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSink' (72#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:62290]
INFO: [Synth 8-6155] done synthesizing module 'TLAsyncCrossingSource' (73#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:62504]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_4' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:65888]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:66070]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_18' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:62779]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_18' (74#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:62779]
INFO: [Synth 8-6157] synthesizing module 'Repeater_4' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:65729]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_4' (75#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:65729]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_4' (76#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:65888]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_7' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:69358]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:69422]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_19' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:66408]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_19' (77#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:66408]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_7' (78#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:69358]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_7' (79#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:69485]
INFO: [Synth 8-6155] done synthesizing module 'PeripheryBus' (80#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:69906]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_8' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:81448]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:74767]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:74831]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_20' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:71617]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_20' (81#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:71617]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer' (82#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:74767]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget_2' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:78044]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:78108]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_21' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:74894]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_21' (83#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:74894]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget_2' (84#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:78044]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_8' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:81321]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:81385]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_22' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:78171]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_22' (85#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:78171]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_8' (86#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:81321]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_8' (87#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:81448]
INFO: [Synth 8-6157] synthesizing module 'TLSplitter' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:84987]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:85051]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_23' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:81837]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_23' (88#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:81837]
INFO: [Synth 8-6155] done synthesizing module 'TLSplitter' (89#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:84987]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_10' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:91668]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_9' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:88264]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:88328]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_24' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:85114]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_24' (90#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:85114]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_9' (91#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:88264]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_1' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:91541]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:91605]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_25' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:88391]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_25' (92#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:88391]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_1' (93#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:91541]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_10' (94#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:91668]
INFO: [Synth 8-6155] done synthesizing module 'SystemBus' (95#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:91949]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus_1' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:160285]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_3' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:96054]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:96118]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_26' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:92994]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_26' (96#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:92994]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_3' (97#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:96054]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_4' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:99197]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:99957]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_27' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:96181]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_27' (98#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:96181]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_4' (99#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:99197]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_10' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:104230]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:104338]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_28' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:100880]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_28' (100#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:100880]
INFO: [Synth 8-6157] synthesizing module 'Queue_2' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:103930]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'Queue_2' (101#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:103930]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_10' (102#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:104230]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:108133]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_29' (103#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:104473]
INFO: [Synth 8-6155] done synthesizing module 'TLAtomicAutomata_1' (104#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:107533]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:112134]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_30' (105#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:109020]
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_opcode_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_size_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_source_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_4' (106#1) [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:111904]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:115570]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:118706]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:122174]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:125642]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:129090]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:132445]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:135508]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:139010]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:142478]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:145946]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:149414]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:152882]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:156350]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:159818]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:167764]
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_read_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_index_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_data_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_mask_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_extra_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:173480]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:176671]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:180255]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:183781]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:195211]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:195229]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:209201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:209222]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:284318]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:296203]
	Parameter FORMAT bound to: max_core_cycles=%d - type: string 
	Parameter DEFAULT bound to: 0 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:303593]
WARNING: [Synth 8-639] system function call 'value$plusargs' not supported [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:26]
INFO: [Synth 8-3876] $readmem data file '/home/pedro/chameliot-freedom/builds/e300artydevkit/xip.hex' is read successfully [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:29]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:309020]
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_read_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_index_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_data_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_mask_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_extra_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:315113]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:318826]
	Parameter FORMAT bound to: uart_tx=%d - type: string 
	Parameter DEFAULT bound to: 1 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:322023]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:325140]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:328337]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:331072]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:339150]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:339167]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:343014]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:347595]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:351149]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:354465]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:358213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:362623]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:366999]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:370995]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:374242]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:378126]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:381358]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:384598]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:387830]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:391088]
	Parameter RESET_VALUE bound to: 1 - type: integer 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:19 ; elapsed = 00:01:57 . Memory (MB): peak = 3733.031 ; gain = 1419.344 ; free physical = 305 ; free virtual = 5524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:33 ; elapsed = 00:02:15 . Memory (MB): peak = 3733.031 ; gain = 1419.344 ; free physical = 250 ; free virtual = 4977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:33 ; elapsed = 00:02:15 . Memory (MB): peak = 3733.031 ; gain = 1419.344 ; free physical = 250 ; free virtual = 4977
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3733.031 ; gain = 0.000 ; free physical = 167 ; free virtual = 4552
INFO: [Netlist 29-17] Analyzing 70 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'IBUFG' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/mmcm/mmcm_board.xdc] for cell 'ip_mmcm/inst'
Finished Parsing XDC File [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/mmcm/mmcm_board.xdc] for cell 'ip_mmcm/inst'
Parsing XDC File [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/mmcm/mmcm.xdc] for cell 'ip_mmcm/inst'
Finished Parsing XDC File [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/mmcm/mmcm.xdc] for cell 'ip_mmcm/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/mmcm/mmcm.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/E300ArtyDevKitFPGAChip_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/E300ArtyDevKitFPGAChip_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/reset_sys/reset_sys_board.xdc] for cell 'ip_reset_sys/U0'
Finished Parsing XDC File [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/reset_sys/reset_sys_board.xdc] for cell 'ip_reset_sys/U0'
Parsing XDC File [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/reset_sys/reset_sys.xdc] for cell 'ip_reset_sys/U0'
Finished Parsing XDC File [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/reset_sys/reset_sys.xdc] for cell 'ip_reset_sys/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila'. The XDC file /home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/ila/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
INFO: [Timing 38-2] Deriving generated clocks
write_xdc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4270.738 ; gain = 14.844 ; free physical = 207 ; free virtual = 3021
Parsing XDC File [/home/pedro/chameliot-freedom/fpga-shells/xilinx/arty/constraints/arty-config.xdc]
Finished Parsing XDC File [/home/pedro/chameliot-freedom/fpga-shells/xilinx/arty/constraints/arty-config.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/pedro/chameliot-freedom/fpga-shells/xilinx/arty/constraints/arty-config.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/E300ArtyDevKitFPGAChip_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/E300ArtyDevKitFPGAChip_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/pedro/chameliot-freedom/fpga-shells/xilinx/arty/constraints/arty-master.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/pedro/chameliot-freedom/fpga-shells/xilinx/arty/constraints/arty-master.xdc:233]
Finished Parsing XDC File [/home/pedro/chameliot-freedom/fpga-shells/xilinx/arty/constraints/arty-master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/pedro/chameliot-freedom/fpga-shells/xilinx/arty/constraints/arty-master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/E300ArtyDevKitFPGAChip_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/E300ArtyDevKitFPGAChip_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4270.738 ; gain = 0.000 ; free physical = 196 ; free virtual = 3018
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 69 instances were transformed.
  FDR => FDRE: 12 instances
  IBUFG => IBUF: 1 instance 
  IOBUF => IOBUF (IBUF, OBUFT): 55 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:01 . Memory (MB): peak = 4270.738 ; gain = 0.000 ; free physical = 191 ; free virtual = 3017
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:39 ; elapsed = 00:03:33 . Memory (MB): peak = 4270.738 ; gain = 1957.051 ; free physical = 9072 ; free virtual = 11965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:39 ; elapsed = 00:03:33 . Memory (MB): peak = 4274.648 ; gain = 1960.961 ; free physical = 9069 ; free virtual = 11963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for ip_mmcm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_mmcm/inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_reset_sys. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_reset_sys/U0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:40 ; elapsed = 00:03:34 . Memory (MB): peak = 4274.656 ; gain = 1960.969 ; free physical = 9052 ; free virtual = 11952
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'latch_reg' [/home/pedro/chameliot-freedom/sifive-blocks/vsrc/SRLatch.v:15]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:24 ; elapsed = 00:04:33 . Memory (MB): peak = 4274.656 ; gain = 1960.969 ; free physical = 5867 ; free virtual = 9484
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/widx_bin' (AsyncResetRegVec_w1_i0) to 'E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/widx_gray'
INFO: [Synth 8-223] decloning instance 'E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin' (AsyncResetRegVec_w1_i0) to 'E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_gray'
INFO: [Synth 8-223] decloning instance 'E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/widx_bin' (AsyncResetRegVec_w1_i0) to 'E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/widx_gray'
INFO: [Synth 8-223] decloning instance 'E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/ridx_bin' (AsyncResetRegVec_w1_i0) to 'E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/ridx_gray'
INFO: [Synth 8-223] decloning instance 'E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/widx_bin' (AsyncResetRegVec_w1_i0) to 'E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/widx_gray'
INFO: [Synth 8-223] decloning instance 'E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/ridx_bin' (AsyncResetRegVec_w1_i0) to 'E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/ridx_gray'
INFO: [Synth 8-223] decloning instance 'E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/widx_bin' (AsyncResetRegVec_w1_i0) to 'E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/widx_gray'
INFO: [Synth 8-223] decloning instance 'E300ArtyDevKitPlatform/sys/debug_1/dmInner/AsyncQueueSink/ridx_bin' (AsyncResetRegVec_w1_i0) to 'E300ArtyDevKitPlatform/sys/debug_1/dmInner/AsyncQueueSink/ridx_gray'
INFO: [Synth 8-223] decloning instance 'E300ArtyDevKitPlatform/sys/aon_1/crossing/AsyncQueueSink/ridx_bin' (AsyncResetRegVec_w1_i0) to 'E300ArtyDevKitPlatform/sys/aon_1/crossing/AsyncQueueSink/ridx_gray'
INFO: [Synth 8-223] decloning instance 'E300ArtyDevKitPlatform/sys/aon_1/crossing/AsyncQueueSource/widx_bin' (AsyncResetRegVec_w1_i0) to 'E300ArtyDevKitPlatform/sys/aon_1/crossing/AsyncQueueSource/widx_gray'
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 1     
	   2 Input   58 Bit       Adders := 2     
	   2 Input   42 Bit       Adders := 1     
	   2 Input   41 Bit       Adders := 1     
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 8     
	   3 Input   32 Bit       Adders := 4     
	   2 Input   30 Bit       Adders := 8     
	   2 Input   27 Bit       Adders := 2     
	   2 Input   26 Bit       Adders := 3     
	   2 Input   19 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 6     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 7     
	   3 Input   10 Bit       Adders := 5     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 8     
	   3 Input    4 Bit       Adders := 17    
	   2 Input    4 Bit       Adders := 27    
	   2 Input    3 Bit       Adders := 30    
	   3 Input    3 Bit       Adders := 10    
	   2 Input    2 Bit       Adders := 8     
	   3 Input    2 Bit       Adders := 3     
	   4 Input    2 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 36    
	   3 Input    1 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 226   
	   4 Input     32 Bit         XORs := 1     
	   5 Input     32 Bit         XORs := 1     
	   6 Input     32 Bit         XORs := 1     
	   7 Input     32 Bit         XORs := 1     
	   8 Input     32 Bit         XORs := 1     
	   9 Input     32 Bit         XORs := 1     
	  10 Input     32 Bit         XORs := 1     
	  11 Input     32 Bit         XORs := 1     
	  12 Input     32 Bit         XORs := 1     
	   2 Input     30 Bit         XORs := 22    
	   2 Input     27 Bit         XORs := 2     
	   2 Input     19 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 1     
	   2 Input      9 Bit         XORs := 11    
	   2 Input      8 Bit         XORs := 1144  
	   4 Input      8 Bit         XORs := 39    
	   6 Input      8 Bit         XORs := 26    
	   7 Input      8 Bit         XORs := 78    
	   8 Input      8 Bit         XORs := 52    
	   3 Input      8 Bit         XORs := 169   
	   9 Input      8 Bit         XORs := 39    
	   5 Input      8 Bit         XORs := 91    
	   2 Input      6 Bit         XORs := 3     
	   2 Input      4 Bit         XORs := 5     
	   2 Input      2 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 62    
+---Registers : 
	              256 Bit    Registers := 1     
	               80 Bit    Registers := 1     
	               66 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               58 Bit    Registers := 2     
	               55 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               43 Bit    Registers := 1     
	               42 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 226   
	               30 Bit    Registers := 12    
	               29 Bit    Registers := 13    
	               28 Bit    Registers := 3     
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 4     
	               24 Bit    Registers := 2     
	               18 Bit    Registers := 7     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 20    
	               14 Bit    Registers := 5     
	               13 Bit    Registers := 56    
	               12 Bit    Registers := 16    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 19    
	                8 Bit    Registers := 129   
	                7 Bit    Registers := 9     
	                6 Bit    Registers := 13    
	                5 Bit    Registers := 26    
	                4 Bit    Registers := 109   
	                3 Bit    Registers := 224   
	                2 Bit    Registers := 96    
	                1 Bit    Registers := 1318  
+---Multipliers : 
	               9x33  Multipliers := 1     
+---RAMs : 
	             128K Bit	(16384 X 8 bit)          RAMs := 4     
	              64K Bit	(2048 X 32 bit)          RAMs := 2     
	               2K Bit	(128 X 20 bit)          RAMs := 2     
	              992 Bit	(31 X 32 bit)          RAMs := 1     
	              512 Bit	(512 X 1 bit)          RAMs := 1     
	              240 Bit	(8 X 30 bit)          RAMs := 1     
	               64 Bit	(2 X 32 bit)          RAMs := 16    
	               64 Bit	(8 X 8 bit)          RAMs := 10    
	               60 Bit	(2 X 30 bit)          RAMs := 2     
	               24 Bit	(8 X 3 bit)          RAMs := 3     
	               14 Bit	(2 X 7 bit)          RAMs := 2     
	               10 Bit	(2 X 5 bit)          RAMs := 2     
	                8 Bit	(2 X 4 bit)          RAMs := 13    
	                8 Bit	(8 X 1 bit)          RAMs := 3     
	                6 Bit	(2 X 3 bit)          RAMs := 17    
	                4 Bit	(2 X 2 bit)          RAMs := 5     
	                2 Bit	(2 X 1 bit)          RAMs := 31    
+---Muxes : 
	   2 Input  256 Bit        Muxes := 1     
	   2 Input   80 Bit        Muxes := 4     
	   2 Input   78 Bit        Muxes := 2     
	   2 Input   66 Bit        Muxes := 3     
	   2 Input   64 Bit        Muxes := 3     
	   2 Input   58 Bit        Muxes := 12    
	   2 Input   45 Bit        Muxes := 19    
	   2 Input   44 Bit        Muxes := 2     
	   2 Input   43 Bit        Muxes := 2     
	   2 Input   42 Bit        Muxes := 4     
	   2 Input   34 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 12    
	   2 Input   32 Bit        Muxes := 181   
	  12 Input   32 Bit        Muxes := 2     
	   3 Input   32 Bit        Muxes := 1     
	 916 Input   32 Bit        Muxes := 1     
	  16 Input   32 Bit        Muxes := 1     
	  28 Input   32 Bit        Muxes := 2     
	   2 Input   30 Bit        Muxes := 19    
	   2 Input   29 Bit        Muxes := 12    
	   2 Input   28 Bit        Muxes := 13    
	   2 Input   27 Bit        Muxes := 3     
	   2 Input   26 Bit        Muxes := 8     
	   2 Input   25 Bit        Muxes := 5     
	   2 Input   24 Bit        Muxes := 2     
	  18 Input   24 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 3     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 4     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 18    
	   2 Input   13 Bit        Muxes := 28    
	   3 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 7     
	   2 Input   11 Bit        Muxes := 5     
	   2 Input   10 Bit        Muxes := 19    
	   2 Input    9 Bit        Muxes := 7     
	   2 Input    8 Bit        Muxes := 1002  
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 15    
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 18    
	   2 Input    5 Bit        Muxes := 39    
	   6 Input    5 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 2     
	  16 Input    5 Bit        Muxes := 1     
	  18 Input    5 Bit        Muxes := 1     
	  21 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 219   
	  12 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	  14 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 3     
	   5 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 247   
	  12 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 3     
	   8 Input    3 Bit        Muxes := 2     
	  25 Input    3 Bit        Muxes := 1     
	  32 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 3     
	   6 Input    3 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 99    
	  13 Input    2 Bit        Muxes := 1     
	  12 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 14    
	  19 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1060  
	   7 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 7     
	  16 Input    1 Bit        Muxes := 5     
	   6 Input    1 Bit        Muxes := 3     
	 492 Input    1 Bit        Muxes := 1     
	  32 Input    1 Bit        Muxes := 1     
	  59 Input    1 Bit        Muxes := 1     
	  31 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 2     
	  12 Input    1 Bit        Muxes := 2     
	  51 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register '_T_595_reg' and it is trimmed from '32' to '16' bits. [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:212850]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:294068]
DSP Report: Generating DSP _T_84, operation Mode is: A2*B2.
DSP Report: register _T_84 is absorbed into DSP _T_84.
DSP Report: register _T_84 is absorbed into DSP _T_84.
DSP Report: operator _T_84 is absorbed into DSP _T_84.
DSP Report: operator _T_84 is absorbed into DSP _T_84.
DSP Report: Generating DSP _T_84, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register _T_84 is absorbed into DSP _T_84.
DSP Report: operator _T_84 is absorbed into DSP _T_84.
DSP Report: operator _T_84 is absorbed into DSP _T_84.
WARNING: [Synth 8-6014] Unused sequential element buffer/Queue_1/_T_35_param_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element buffer/Queue_1/_T_35_sink_reg was removed. 
WARNING: [Synth 8-7129] Port io_dmem_resp_bits_tag[7] in module Rocket is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dmem_resp_bits_tag[6] in module Rocket is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_req_valid in module TLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_req_bits_addr[1] in module DCacheDataArray is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_req_bits_addr[0] in module DCacheDataArray is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_5_valid in module Arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_5_bits_addr[31] in module Arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_5_bits_addr[30] in module Arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_5_bits_addr[29] in module Arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_5_bits_addr[28] in module Arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_5_bits_addr[27] in module Arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_5_bits_addr[26] in module Arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_5_bits_addr[25] in module Arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_5_bits_addr[24] in module Arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_5_bits_addr[23] in module Arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_5_bits_addr[22] in module Arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_5_bits_addr[21] in module Arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_5_bits_addr[20] in module Arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_5_bits_addr[19] in module Arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_5_bits_addr[18] in module Arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_5_bits_addr[17] in module Arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_5_bits_addr[16] in module Arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_5_bits_addr[15] in module Arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_5_bits_addr[14] in module Arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_5_bits_addr[13] in module Arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_5_bits_addr[12] in module Arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_5_bits_addr[11] in module Arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_5_bits_addr[10] in module Arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_5_bits_addr[9] in module Arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_5_bits_addr[8] in module Arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_5_bits_addr[7] in module Arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_5_bits_addr[6] in module Arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_5_bits_addr[5] in module Arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_5_bits_addr[4] in module Arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_5_bits_addr[3] in module Arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_5_bits_addr[2] in module Arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_5_bits_addr[1] in module Arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_5_bits_addr[0] in module Arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_5_bits_idx[9] in module Arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_5_bits_idx[8] in module Arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_5_bits_idx[7] in module Arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_5_bits_idx[6] in module Arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_5_bits_idx[5] in module Arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_5_bits_idx[4] in module Arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_5_bits_idx[3] in module Arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_5_bits_idx[2] in module Arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_5_bits_idx[1] in module Arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_5_bits_idx[0] in module Arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_out_d_bits_opcode[2] in module DCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_out_d_bits_opcode[1] in module DCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_out_d_bits_denied in module DCache is either unconnected or has no load
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "dcache/data/data_arrays_0_0_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_1_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "dcache/data/data_arrays_0_1_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_2_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "dcache/data/data_arrays_0_2_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_3_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "dcache/data/data_arrays_0_3_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_3_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-7067] Removed DRAM instance i_44/buffer/Queue/_T_35_corrupt_reg_0_1_0_0 from module RocketTile__GCB0 due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module RocketTile__GCB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_54/buffer_1/Queue_1/_T_35_param_reg_0_1_0_0 from module RocketTile__GCB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_54/buffer_1/Queue_1/_T_35_param_reg_0_1_1_1 from module RocketTile__GCB0 due to constant propagation
INFO: [Synth 8-7066] Removed 2 DRAM instances from module RocketTile__GCB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_57/buffer_1/Queue_1/_T_35_sink_reg_0_1_0_0 from module RocketTile__GCB0 due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module RocketTile__GCB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_58/buffer_1/Queue_1/_T_35_denied_reg_0_1_0_0 from module RocketTile__GCB0 due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module RocketTile__GCB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_60/buffer_1/Queue_1/_T_35_corrupt_reg_0_1_0_0 from module RocketTile__GCB0 due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module RocketTile__GCB0 due to constant propagation
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[30]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[29]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[28]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[27]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[26]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[25]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[24]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[23]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[22]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[21]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[20]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[19]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[18]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[17]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[16]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[15]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[14]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[13]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[12]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[11]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[10]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[9]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[8]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[30]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[29]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[28]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[27]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[26]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[25]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[24]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[23]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[22]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[21]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[20]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[19]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[18]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[17]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[16]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[15]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[14]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[13]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[12]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[11]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[10]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[9]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[8]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'SimpleHellaCacheIF/s1_req_tag_reg[7]' (FD) to 'SimpleHellaCacheIF/s1_req_tag_reg[4]'
INFO: [Synth 8-3886] merging instance 'SimpleHellaCacheIF/s1_req_tag_reg[6]' (FD) to 'SimpleHellaCacheIF/s1_req_tag_reg[4]'
INFO: [Synth 8-3886] merging instance 'SimpleHellaCacheIF/s1_req_tag_reg[4]' (FD) to 'SimpleHellaCacheIF/s1_req_tag_reg[5]'
INFO: [Synth 8-3886] merging instance 'SimpleHellaCacheIF/s1_req_tag_reg[5]' (FD) to 'SimpleHellaCacheIF/s1_req_tag_reg[3]'
INFO: [Synth 8-3886] merging instance 'SimpleHellaCacheIF/s1_req_tag_reg[3]' (FD) to 'SimpleHellaCacheIF/s1_req_tag_reg[2]'
INFO: [Synth 8-3886] merging instance 'SimpleHellaCacheIF/s1_req_tag_reg[2]' (FD) to 'SimpleHellaCacheIF/s1_req_tag_reg[1]'
INFO: [Synth 8-3886] merging instance 'SimpleHellaCacheIF/s1_req_tag_reg[1]' (FD) to 'SimpleHellaCacheIF/s1_req_tag_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SimpleHellaCacheIF/s1_req_tag_reg[0] )
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[7]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[6]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[4]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/\ex_reg_cause_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/ibuf/buf__xcpt_pf_inst_reg)
INFO: [Synth 8-3886] merging instance 'SimpleHellaCacheIF/s2_req_tag_reg[4]' (FD) to 'SimpleHellaCacheIF/s1_req_tag_reg[0]'
INFO: [Synth 8-3886] merging instance 'SimpleHellaCacheIF/s2_req_tag_reg[5]' (FD) to 'SimpleHellaCacheIF/s1_req_tag_reg[0]'
INFO: [Synth 8-3886] merging instance 'SimpleHellaCacheIF/s2_req_tag_reg[3]' (FD) to 'SimpleHellaCacheIF/s1_req_tag_reg[0]'
INFO: [Synth 8-3886] merging instance 'SimpleHellaCacheIF/s2_req_tag_reg[2]' (FD) to 'SimpleHellaCacheIF/s1_req_tag_reg[0]'
INFO: [Synth 8-3886] merging instance 'SimpleHellaCacheIF/s2_req_tag_reg[1]' (FD) to 'SimpleHellaCacheIF/s1_req_tag_reg[0]'
INFO: [Synth 8-3886] merging instance 'SimpleHellaCacheIF/s2_req_tag_reg[0]' (FD) to 'SimpleHellaCacheIF/s1_req_tag_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache/\s1_req_tag_reg[2] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[30]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (core/csr/\reg_misa_reg[30] )
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[7]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[6]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[4]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[31]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[31] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[5]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[5] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[6]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[6] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[8]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/reg_mstatus_spp_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (core/csr/\reg_misa_reg[8] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[9]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[9] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[10]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[10] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mstatus_mpp_reg[0]' (FDE) to 'core/csr/reg_mstatus_mpp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[11] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[13]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[13] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[14]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[14] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[15]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mstatus_xs_reg[0]' (FDRE) to 'core/csr/reg_mstatus_xs_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[15] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[16]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[16] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[17]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[17] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[18]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[18] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[19]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[19] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[20]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[20] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[21]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[21] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[22]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[22] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[23]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[24]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[24] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[25]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[25] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[26]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[26] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[27]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[27] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[28]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[28] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[29]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[29] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_dcsr_prv_reg[0]' (FDSE) to 'core/csr/reg_dcsr_prv_reg[1]'
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[0]' (FDE) to 'core/csr/reg_mie_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (core/csr/\reg_dcsr_prv_reg[1] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[1]' (FDE) to 'core/csr/reg_mie_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[1] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[2]' (FDE) to 'core/csr/reg_mie_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_mie_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache/resetting_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/\ex_ctrl_mem_cmd_reg[4] )
INFO: [Synth 8-3886] merging instance 'dcache/release_state_reg[1]' (FDRE) to 'dcache/release_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'dcache/release_state_reg[0]' (FDRE) to 'dcache/release_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache/\release_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache/s1_flush_valid_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache/cached_grant_wait_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/mem_ctrl_fp_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_mtvec_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/mem_reg_sfence_reg)
INFO: [Synth 8-3886] merging instance 'dcache/_T_2608_pf_st_reg' (FDE) to 'dcache/_T_2608_pf_ld_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache/_T_2608_pf_ld_reg)
INFO: [Synth 8-3886] merging instance 'dcache/s1_flush_valid_reg' (FD) to 'dcache/s1_release_data_valid_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache/s1_release_data_valid_reg)
INFO: [Synth 8-3886] merging instance 'core/wb_reg_cause_reg[30]' (FDE) to 'core/wb_reg_cause_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SimpleHellaCacheIF/s1_req_tag_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache/\flushCounter_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache/\flushCounter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache/\flushCounter_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache/\flushCounter_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache/\flushCounter_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache/\flushCounter_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache/\flushCounter_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache/\flushCounter_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache/\flushCounter_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache/\flushCounter_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/\mem_reg_cause_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/wb_reg_sfence_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/\wb_reg_cause_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_mcause_reg[7] )
INFO: [Synth 8-4471] merging register '_T_1163_reg[7:0]' into '_T_1163_reg[7:0]' [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:276020]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_btb_update_bits_br_pc_reg' and it is trimmed from '32' to '2' bits. [/home/pedro/chameliot-freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:275524]
WARNING: [Synth 8-3917] design Frontend has port io_cpu_npc[0] driven by constant 0
WARNING: [Synth 8-7129] Port io_req_bits_addr[0] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[31] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[30] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[29] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[28] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[27] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[26] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[25] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[24] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[23] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[22] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[21] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[20] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[19] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[18] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[17] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[16] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[15] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[14] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[13] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[12] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[11] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[10] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[9] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[8] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[7] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[6] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[5] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[4] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[3] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[2] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_bht_update_bits_pc[1] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_bht_update_bits_pc[0] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_enq_bits_mask[1] in module ShiftQueue is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_enq_bits_mask[0] in module ShiftQueue is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_slave_in_a_bits_address[27] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_slave_in_a_bits_address[26] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_slave_in_a_bits_address[25] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_slave_in_a_bits_address[24] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_slave_in_a_bits_address[23] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_slave_in_a_bits_address[22] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_slave_in_a_bits_address[21] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_slave_in_a_bits_address[20] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_slave_in_a_bits_address[19] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_slave_in_a_bits_address[18] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_slave_in_a_bits_address[17] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_slave_in_a_bits_address[16] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_slave_in_a_bits_address[15] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_slave_in_a_bits_address[14] in module ICache is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_0_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "icache/tag_array_0_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_1_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "icache/tag_array_1_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_1_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "icache/data_arrays_0_1_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "icache/data_arrays_0_0_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s1_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s2_partial_insn_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s2_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fq/\_T_82_4_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fq/\_T_82_3_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fq/\_T_82_2_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fq/\_T_82_1_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fq/\_T_82_0_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_1/dmInner/dmInner /\ABSTRACTAUTOReg_autoexecdata_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_1/dmOuter/asource/AsyncQueueSource/mem_0_opcode_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\debug_1/dmInner/dmInner /\abstractGeneratedMem_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\debug_1/dmInner/dmInner /\abstractGeneratedMem_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_1/dmInner/dmInner /\abstractGeneratedMem_1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_1/dmInner/dmInner /\abstractGeneratedMem_0_reg[31] )
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7067] Removed DRAM instance pbus/i_14/buffer/Queue_1/_T_35_sink_reg_0_1_0_0 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pbus/coupler_to_mem_named_qspi_0/\widget/_T_315_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aon_1/\crossing/AsyncQueueSource/mem_0_opcode_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_0_1/\inSyncReg/sync_2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sbus/control_bus /\atomics/_T_269_0_lut_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pbus/atomics/\_T_269_0_lut_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pbus/coupler_to_mem_named_qspi_0/\widget/Repeater/full_reg )
INFO: [Synth 8-7067] Removed DRAM instance pbus/i_32/buffer_1/Queue_1/_T_35_sink_reg_0_1_0_0 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance pbus/i_11/buffer/Queue_1/_T_35_param_reg_0_1_1_1 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance pbus/i_11/buffer/Queue_1/_T_35_param_reg_0_1_0_0 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_0_1/\inSyncReg/sync_2_reg[6] )
INFO: [Synth 8-7067] Removed DRAM instance pbus/i_29/buffer_1/Queue_1/_T_35_param_reg_0_1_1_1 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance pbus/i_29/buffer_1/Queue_1/_T_35_param_reg_0_1_0_0 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_0_1/\inSyncReg/sync_2_reg[6] )
INFO: [Synth 8-7067] Removed DRAM instance pbus/i_29/buffer_1/Queue_1/_T_35_param_reg_0_1_0_0 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_0_1/\valueReg_reg[8] )
WARNING: [Synth 8-3332] Sequential element (SRLatch/latch_reg) is unused and will be removed from module PMU.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (qspi_0_1/a_size_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:09:06 ; elapsed = 00:13:43 . Memory (MB): peak = 4274.660 ; gain = 1960.973 ; free physical = 7221 ; free virtual = 9001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+----------------------+------------+---------------+----------------+
|Module Name           | RTL Object | Depth x Width | Implemented As | 
+----------------------+------------+---------------+----------------+
|KeyExpansion          | p_0_out    | 256x8         | LUT            | 
|KeyExpansion          | p_0_out    | 256x8         | LUT            | 
|KeyExpansion          | p_0_out    | 256x8         | LUT            | 
|KeyExpansion          | p_0_out    | 256x8         | LUT            | 
|KeyExpansion          | p_0_out    | 256x8         | LUT            | 
|KeyExpansion          | p_0_out    | 256x8         | LUT            | 
|KeyExpansion          | p_0_out    | 256x8         | LUT            | 
|KeyExpansion          | p_0_out    | 256x8         | LUT            | 
|KeyExpansion          | p_0_out    | 256x8         | LUT            | 
|KeyExpansion          | p_0_out    | 256x8         | LUT            | 
|KeyExpansion          | p_0_out    | 256x8         | LUT            | 
|KeyExpansion          | p_0_out    | 256x8         | LUT            | 
|KeyExpansion          | p_0_out    | 256x8         | LUT            | 
|KeyExpansion          | p_0_out    | 256x8         | LUT            | 
|KeyExpansion          | p_0_out    | 256x8         | LUT            | 
|KeyExpansion          | p_0_out    | 256x8         | LUT            | 
|KeyExpansion          | p_0_out    | 256x8         | LUT            | 
|KeyExpansion          | p_0_out    | 256x8         | LUT            | 
|KeyExpansion          | p_0_out    | 256x8         | LUT            | 
|KeyExpansion          | p_0_out    | 256x8         | LUT            | 
|KeyExpansion          | p_0_out    | 256x8         | LUT            | 
|KeyExpansion          | p_0_out    | 256x8         | LUT            | 
|KeyExpansion          | p_0_out    | 256x8         | LUT            | 
|KeyExpansion          | p_0_out    | 256x8         | LUT            | 
|KeyExpansion          | p_0_out    | 256x8         | LUT            | 
|KeyExpansion          | p_0_out    | 256x8         | LUT            | 
|KeyExpansion          | p_0_out    | 256x8         | LUT            | 
|KeyExpansion          | p_0_out    | 256x8         | LUT            | 
|KeyExpansion          | p_0_out    | 256x8         | LUT            | 
|KeyExpansion          | p_0_out    | 256x8         | LUT            | 
|KeyExpansion          | p_0_out    | 256x8         | LUT            | 
|KeyExpansion          | p_0_out    | 256x8         | LUT            | 
|KeyExpansion          | p_0_out    | 256x8         | LUT            | 
|KeyExpansion          | p_0_out    | 256x8         | LUT            | 
|KeyExpansion          | p_0_out    | 256x8         | LUT            | 
|KeyExpansion          | p_0_out    | 256x8         | LUT            | 
|KeyExpansion          | p_0_out    | 256x8         | LUT            | 
|KeyExpansion          | p_0_out    | 256x8         | LUT            | 
|KeyExpansion          | p_0_out    | 256x8         | LUT            | 
|KeyExpansion          | p_0_out    | 256x8         | LUT            | 
|ROUND_Module          | p_0_out    | 256x8         | LUT            | 
|ROUND_Module          | p_0_out    | 256x8         | LUT            | 
|ROUND_Module          | p_0_out    | 256x8         | LUT            | 
|ROUND_Module          | p_0_out    | 256x8         | LUT            | 
|ROUND_Module          | p_0_out    | 256x8         | LUT            | 
|ROUND_Module          | p_0_out    | 256x8         | LUT            | 
|ROUND_Module          | p_0_out    | 256x8         | LUT            | 
|ROUND_Module          | p_0_out    | 256x8         | LUT            | 
|ROUND_Module          | p_0_out    | 256x8         | LUT            | 
|ROUND_Module          | p_0_out    | 256x8         | LUT            | 
|ROUND_Module          | p_0_out    | 256x8         | LUT            | 
|ROUND_Module          | p_0_out    | 256x8         | LUT            | 
|ROUND_Module          | p_0_out    | 256x8         | LUT            | 
|ROUND_Module          | p_0_out    | 256x8         | LUT            | 
|ROUND_Module          | p_0_out    | 256x8         | LUT            | 
|ROUND_Module          | p_0_out    | 256x8         | LUT            | 
|Cipher_Module         | p_0_out    | 256x8         | LUT            | 
|Cipher_Module         | p_0_out    | 256x8         | LUT            | 
|Cipher_Module         | p_0_out    | 256x8         | LUT            | 
|Cipher_Module         | p_0_out    | 256x8         | LUT            | 
|Cipher_Module         | p_0_out    | 256x8         | LUT            | 
|Cipher_Module         | p_0_out    | 256x8         | LUT            | 
|Cipher_Module         | p_0_out    | 256x8         | LUT            | 
|Cipher_Module         | p_0_out    | 256x8         | LUT            | 
|Cipher_Module         | p_0_out    | 256x8         | LUT            | 
|Cipher_Module         | p_0_out    | 256x8         | LUT            | 
|Cipher_Module         | p_0_out    | 256x8         | LUT            | 
|Cipher_Module         | p_0_out    | 256x8         | LUT            | 
|Cipher_Module         | p_0_out    | 256x8         | LUT            | 
|Cipher_Module         | p_0_out    | 256x8         | LUT            | 
|Cipher_Module         | p_0_out    | 256x8         | LUT            | 
|Cipher_Module         | p_0_out    | 256x8         | LUT            | 
|Inverse_ROUND_Module  | p_0_out    | 256x8         | LUT            | 
|Inverse_ROUND_Module  | p_0_out    | 256x8         | LUT            | 
|Inverse_ROUND_Module  | p_0_out    | 256x8         | LUT            | 
|Inverse_ROUND_Module  | p_0_out    | 256x8         | LUT            | 
|Inverse_ROUND_Module  | p_0_out    | 256x8         | LUT            | 
|Inverse_ROUND_Module  | p_0_out    | 256x8         | LUT            | 
|Inverse_ROUND_Module  | p_0_out    | 256x8         | LUT            | 
|Inverse_ROUND_Module  | p_0_out    | 256x8         | LUT            | 
|Inverse_ROUND_Module  | p_0_out    | 256x8         | LUT            | 
|Inverse_ROUND_Module  | p_0_out    | 256x8         | LUT            | 
|Inverse_ROUND_Module  | p_0_out    | 256x8         | LUT            | 
|Inverse_ROUND_Module  | p_0_out    | 256x8         | LUT            | 
|Inverse_ROUND_Module  | p_0_out    | 256x8         | LUT            | 
|Inverse_ROUND_Module  | p_0_out    | 256x8         | LUT            | 
|Inverse_ROUND_Module  | p_0_out    | 256x8         | LUT            | 
|Inverse_ROUND_Module  | p_0_out    | 256x8         | LUT            | 
|Inverse_Cipher_Module | p_0_out    | 256x8         | LUT            | 
|Inverse_Cipher_Module | p_0_out    | 256x8         | LUT            | 
|Inverse_Cipher_Module | p_0_out    | 256x8         | LUT            | 
|Inverse_Cipher_Module | p_0_out    | 256x8         | LUT            | 
|Inverse_Cipher_Module | p_0_out    | 256x8         | LUT            | 
|Inverse_Cipher_Module | p_0_out    | 256x8         | LUT            | 
|Inverse_Cipher_Module | p_0_out    | 256x8         | LUT            | 
|Inverse_Cipher_Module | p_0_out    | 256x8         | LUT            | 
|Inverse_Cipher_Module | p_0_out    | 256x8         | LUT            | 
|Inverse_Cipher_Module | p_0_out    | 256x8         | LUT            | 
|Inverse_Cipher_Module | p_0_out    | 256x8         | LUT            | 
|Inverse_Cipher_Module | p_0_out    | 256x8         | LUT            | 
|Inverse_Cipher_Module | p_0_out    | 256x8         | LUT            | 
|Inverse_Cipher_Module | p_0_out    | 256x8         | LUT            | 
|Inverse_Cipher_Module | p_0_out    | 256x8         | LUT            | 
|Inverse_Cipher_Module | p_0_out    | 256x8         | LUT            | 
+----------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|icache      | tag_array_0_reg     | 128 x 20(READ_FIRST)   | W |   | 128 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|icache      | tag_array_1_reg     | 128 x 20(READ_FIRST)   | W |   | 128 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|icache      | data_arrays_0_1_reg | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|icache      | data_arrays_0_0_reg | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|dcache/data | data_arrays_0_0_reg | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|dcache/data | data_arrays_0_1_reg | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|dcache/data | data_arrays_0_2_reg | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|dcache/data | data_arrays_0_3_reg | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+---------------------------------+-------------------------------------+-----------+----------------------+----------------+
|Module Name                      | RTL Object                          | Inference | Size (Depth x Width) | Primitives     | 
+---------------------------------+-------------------------------------+-----------+----------------------+----------------+
|btb                              | _T_1161_reg                         | Implied   | 512 x 1              | RAM128X1D x 4	 | 
|core                             | _T_604_reg                          | Implied   | 32 x 32              | RAM32M x 12	   | 
|RocketTile__GCB0                 | buffer/Queue_1/_T_35_source_reg     | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|RocketTile__GCB0                 | buffer_1/Queue/_T_35_address_reg    | Implied   | 2 x 32               | RAM32M x 6	    | 
|RocketTile__GCB0                 | buffer_1/Queue/_T_35_opcode_reg     | Implied   | 2 x 3                | RAM32M x 1	    | 
|RocketTile__GCB0                 | buffer_1/Queue/_T_35_param_reg      | Implied   | 2 x 3                | RAM32M x 1	    | 
|RocketTile__GCB0                 | buffer_1/Queue/_T_35_source_reg     | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|RocketTile__GCB0                 | buffer_1/Queue/_T_35_mask_reg       | Implied   | 2 x 4                | RAM32M x 1	    | 
|RocketTile__GCB0                 | buffer_1/Queue/_T_35_size_reg       | Implied   | 2 x 3                | RAM32M x 1	    | 
|RocketTile__GCB0                 | buffer_1/Queue/_T_35_data_reg       | Implied   | 2 x 32               | RAM32M x 6	    | 
|RocketTile__GCB0                 | buffer/Queue/_T_35_opcode_reg       | Implied   | 2 x 3                | RAM32M x 1	    | 
|RocketTile__GCB0                 | buffer/Queue/_T_35_param_reg        | Implied   | 2 x 3                | RAM32M x 1	    | 
|RocketTile__GCB0                 | buffer/Queue/_T_35_size_reg         | Implied   | 2 x 4                | RAM32M x 1	    | 
|RocketTile__GCB0                 | buffer/Queue/_T_35_source_reg       | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|RocketTile__GCB0                 | buffer/Queue/_T_35_address_reg      | Implied   | 2 x 32               | RAM32M x 6	    | 
|RocketTile__GCB0                 | buffer/Queue/_T_35_mask_reg         | Implied   | 2 x 4                | RAM32M x 1	    | 
|RocketTile__GCB0                 | buffer/Queue/_T_35_data_reg         | Implied   | 2 x 32               | RAM32M x 6	    | 
|RocketTile__GCB0                 | buffer/Queue_1/_T_35_opcode_reg     | Implied   | 2 x 3                | RAM32M x 1	    | 
|RocketTile__GCB0                 | buffer/Queue_1/_T_35_size_reg       | Implied   | 2 x 4                | RAM32M x 1	    | 
|RocketTile__GCB0                 | buffer/Queue_1/_T_35_data_reg       | Implied   | 2 x 32               | RAM32M x 6	    | 
|RocketTile__GCB0                 | buffer/Queue_1/_T_35_corrupt_reg    | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|RocketTile__GCB0                 | buffer_1/Queue_1/_T_35_opcode_reg   | Implied   | 2 x 3                | RAM32M x 1	    | 
|RocketTile__GCB0                 | buffer_1/Queue_1/_T_35_size_reg     | Implied   | 2 x 3                | RAM32M x 1	    | 
|RocketTile__GCB0                 | buffer_1/Queue_1/_T_35_source_reg   | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|RocketTile__GCB0                 | buffer_1/Queue_1/_T_35_data_reg     | Implied   | 2 x 32               | RAM32M x 6	    | 
|RocketTile__GCB0                 | cmdRouter/cmd/_T_35_inst_funct_reg  | Implied   | 2 x 7                | RAM32M x 2	    | 
|RocketTile__GCB0                 | cmdRouter/cmd/_T_35_inst_xd_reg     | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|RocketTile__GCB0                 | cmdRouter/cmd/_T_35_inst_rd_reg     | Implied   | 2 x 5                | RAM32M x 1	    | 
|RocketTile__GCB0                 | cmdRouter/cmd/_T_35_rs1_reg         | Implied   | 2 x 32               | RAM32M x 6	    | 
|RocketTile__GCB0                 | cmdRouter/cmd/_T_35_rs2_reg         | Implied   | 2 x 32               | RAM32M x 6	    | 
|RocketTile__GCB0                 | cmdRouter/cmd/_T_35_inst_opcode_reg | Implied   | 2 x 7                | RAM32M x 2	    | 
|RocketTile__GCB0                 | Queue/_T_35_rd_reg                  | Implied   | 2 x 5                | RAM32M x 1	    | 
|RocketTile__GCB0                 | Queue/_T_35_data_reg                | Implied   | 2 x 32               | RAM32M x 6	    | 
|spi_1_1                          | fifo/txq/_T_35_reg                  | Implied   | 8 x 8                | RAM32M x 2	    | 
|spi_1_1                          | fifo/rxq/_T_35_reg                  | Implied   | 8 x 8                | RAM32M x 2	    | 
|spi_0_1                          | fifo/txq/_T_35_reg                  | Implied   | 8 x 8                | RAM32M x 2	    | 
|spi_0_1                          | fifo/rxq/_T_35_reg                  | Implied   | 8 x 8                | RAM32M x 2	    | 
|qspi_0_1                         | fifo/txq/_T_35_reg                  | Implied   | 8 x 8                | RAM32M x 2	    | 
|qspi_0_1                         | fifo/rxq/_T_35_reg                  | Implied   | 8 x 8                | RAM32M x 2	    | 
|uart_1_1                         | txq/_T_35_reg                       | Implied   | 8 x 8                | RAM32M x 2	    | 
|uart_1_1                         | rxq/_T_35_reg                       | Implied   | 8 x 8                | RAM32M x 2	    | 
|uart_0_1                         | txq/_T_35_reg                       | Implied   | 8 x 8                | RAM32M x 2	    | 
|uart_0_1                         | rxq/_T_35_reg                       | Implied   | 8 x 8                | RAM32M x 2	    | 
|pbus/coupler_to_mem_named_qspi_0 | buffer/Queue/_T_35_source_reg       | Implied   | 8 x 1                | RAM16X1D x 1	  | 
|pbus/coupler_to_mem_named_qspi_0 | buffer/Queue/_T_35_address_reg      | Implied   | 8 x 30               | RAM32M x 5	    | 
|pbus/coupler_to_mem_named_qspi_0 | buffer/Queue/_T_35_size_reg         | Implied   | 8 x 3                | RAM32M x 1	    | 
|pbus                             | buffer/Queue/_T_35_opcode_reg       | Implied   | 2 x 3                | RAM32M x 1	    | 
|pbus                             | buffer/Queue/_T_35_param_reg        | Implied   | 2 x 3                | RAM32M x 1	    | 
|pbus                             | buffer/Queue/_T_35_size_reg         | Implied   | 2 x 4                | RAM32M x 1	    | 
|pbus                             | buffer/Queue/_T_35_source_reg       | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|pbus                             | buffer/Queue/_T_35_address_reg      | Implied   | 2 x 30               | RAM32M x 5	    | 
|pbus                             | buffer/Queue/_T_35_mask_reg         | Implied   | 2 x 4                | RAM32M x 1	    | 
|pbus                             | buffer/Queue/_T_35_data_reg         | Implied   | 2 x 32               | RAM32M x 6	    | 
|pbus                             | buffer/Queue/_T_35_corrupt_reg      | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|pbus                             | buffer/Queue_1/_T_35_opcode_reg     | Implied   | 2 x 3                | RAM32M x 1	    | 
|pbus                             | buffer/Queue_1/_T_35_size_reg       | Implied   | 2 x 4                | RAM32M x 1	    | 
|pbus                             | buffer/Queue_1/_T_35_source_reg     | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|pbus                             | buffer/Queue_1/_T_35_denied_reg     | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|pbus                             | buffer/Queue_1/_T_35_data_reg       | Implied   | 2 x 32               | RAM32M x 6	    | 
|pbus                             | buffer/Queue_1/_T_35_corrupt_reg    | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|pbus                             | buffer_1/Queue/_T_35_opcode_reg     | Implied   | 2 x 3                | RAM32M x 1	    | 
|pbus                             | buffer_1/Queue/_T_35_param_reg      | Implied   | 2 x 3                | RAM32M x 1	    | 
|pbus                             | buffer_1/Queue/_T_35_size_reg       | Implied   | 2 x 4                | RAM32M x 1	    | 
|pbus                             | buffer_1/Queue/_T_35_source_reg     | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|pbus                             | buffer_1/Queue/_T_35_address_reg    | Implied   | 2 x 30               | RAM32M x 5	    | 
|pbus                             | buffer_1/Queue/_T_35_mask_reg       | Implied   | 2 x 4                | RAM32M x 1	    | 
|pbus                             | buffer_1/Queue/_T_35_data_reg       | Implied   | 2 x 32               | RAM32M x 6	    | 
|pbus                             | buffer_1/Queue/_T_35_corrupt_reg    | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|pbus                             | buffer_1/Queue_1/_T_35_opcode_reg   | Implied   | 2 x 3                | RAM32M x 1	    | 
|pbus                             | buffer_1/Queue_1/_T_35_size_reg     | Implied   | 2 x 4                | RAM32M x 1	    | 
|pbus                             | buffer_1/Queue_1/_T_35_source_reg   | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|pbus                             | buffer_1/Queue_1/_T_35_denied_reg   | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|pbus                             | buffer_1/Queue_1/_T_35_data_reg     | Implied   | 2 x 32               | RAM32M x 6	    | 
|pbus                             | buffer_1/Queue_1/_T_35_corrupt_reg  | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|\sbus/control_bus                | buffer/Queue/_T_35_opcode_reg       | Implied   | 2 x 3                | RAM32M x 1	    | 
|\sbus/control_bus                | buffer/Queue/_T_35_param_reg        | Implied   | 2 x 3                | RAM32M x 1	    | 
|\sbus/control_bus                | buffer/Queue/_T_35_size_reg         | Implied   | 2 x 4                | RAM32M x 1	    | 
|\sbus/control_bus                | buffer/Queue/_T_35_source_reg       | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|\sbus/control_bus                | buffer/Queue/_T_35_address_reg      | Implied   | 2 x 32               | RAM32M x 6	    | 
|\sbus/control_bus                | buffer/Queue/_T_35_mask_reg         | Implied   | 2 x 4                | RAM32M x 1	    | 
|\sbus/control_bus                | buffer/Queue/_T_35_data_reg         | Implied   | 2 x 32               | RAM32M x 6	    | 
|\sbus/control_bus                | buffer/Queue/_T_35_corrupt_reg      | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|\sbus/control_bus                | buffer/Queue_1/_T_35_opcode_reg     | Implied   | 2 x 3                | RAM32M x 1	    | 
|\sbus/control_bus                | buffer/Queue_1/_T_35_param_reg      | Implied   | 2 x 2                | RAM16X1D x 2	  | 
|\sbus/control_bus                | buffer/Queue_1/_T_35_size_reg       | Implied   | 2 x 4                | RAM32M x 1	    | 
|\sbus/control_bus                | buffer/Queue_1/_T_35_source_reg     | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|\sbus/control_bus                | buffer/Queue_1/_T_35_sink_reg       | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|\sbus/control_bus                | buffer/Queue_1/_T_35_denied_reg     | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|\sbus/control_bus                | buffer/Queue_1/_T_35_data_reg       | Implied   | 2 x 32               | RAM32M x 6	    | 
|\sbus/control_bus                | buffer/Queue_1/_T_35_corrupt_reg    | Implied   | 2 x 1                | RAM16X1D x 1	  | 
+---------------------------------+-------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MulDiv      | A2*B2           | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv      | (PCIN>>17)+A*B2 | 16     | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:09:14 ; elapsed = 00:13:57 . Memory (MB): peak = 4274.660 ; gain = 1960.973 ; free physical = 7035 ; free virtual = 8915
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:10:10 ; elapsed = 00:14:55 . Memory (MB): peak = 4274.660 ; gain = 1960.973 ; free physical = 6879 ; free virtual = 8776
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|icache      | tag_array_0_reg     | 128 x 20(READ_FIRST)   | W |   | 128 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|icache      | tag_array_1_reg     | 128 x 20(READ_FIRST)   | W |   | 128 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|icache      | data_arrays_0_1_reg | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|icache      | data_arrays_0_0_reg | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|dcache/data | data_arrays_0_0_reg | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|dcache/data | data_arrays_0_1_reg | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|dcache/data | data_arrays_0_2_reg | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|dcache/data | data_arrays_0_3_reg | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+---------------------------------+-------------------------------------+-----------+----------------------+----------------+
|Module Name                      | RTL Object                          | Inference | Size (Depth x Width) | Primitives     | 
+---------------------------------+-------------------------------------+-----------+----------------------+----------------+
|btb                              | _T_1161_reg                         | Implied   | 512 x 1              | RAM128X1D x 4	 | 
|RocketTile__GCB0                 | Queue/_T_35_data_reg                | Implied   | 2 x 32               | RAM32M x 6	    | 
|core                             | _T_604_reg                          | Implied   | 32 x 32              | RAM32M x 12	   | 
|RocketTile__GCB0                 | buffer/Queue_1/_T_35_source_reg     | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|RocketTile__GCB0                 | buffer_1/Queue/_T_35_address_reg    | Implied   | 2 x 32               | RAM32M x 6	    | 
|RocketTile__GCB0                 | buffer_1/Queue/_T_35_opcode_reg     | Implied   | 2 x 3                | RAM32M x 1	    | 
|RocketTile__GCB0                 | buffer_1/Queue/_T_35_param_reg      | Implied   | 2 x 3                | RAM32M x 1	    | 
|RocketTile__GCB0                 | buffer_1/Queue/_T_35_source_reg     | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|RocketTile__GCB0                 | buffer_1/Queue/_T_35_mask_reg       | Implied   | 2 x 4                | RAM32M x 1	    | 
|RocketTile__GCB0                 | buffer_1/Queue/_T_35_size_reg       | Implied   | 2 x 3                | RAM32M x 1	    | 
|RocketTile__GCB0                 | buffer_1/Queue/_T_35_data_reg       | Implied   | 2 x 32               | RAM32M x 6	    | 
|RocketTile__GCB0                 | buffer/Queue/_T_35_opcode_reg       | Implied   | 2 x 3                | RAM32M x 1	    | 
|RocketTile__GCB0                 | buffer/Queue/_T_35_param_reg        | Implied   | 2 x 3                | RAM32M x 1	    | 
|RocketTile__GCB0                 | buffer/Queue/_T_35_size_reg         | Implied   | 2 x 4                | RAM32M x 1	    | 
|RocketTile__GCB0                 | buffer/Queue/_T_35_source_reg       | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|RocketTile__GCB0                 | buffer/Queue/_T_35_address_reg      | Implied   | 2 x 32               | RAM32M x 6	    | 
|RocketTile__GCB0                 | buffer/Queue/_T_35_mask_reg         | Implied   | 2 x 4                | RAM32M x 1	    | 
|RocketTile__GCB0                 | buffer/Queue/_T_35_data_reg         | Implied   | 2 x 32               | RAM32M x 6	    | 
|RocketTile__GCB0                 | buffer/Queue_1/_T_35_opcode_reg     | Implied   | 2 x 3                | RAM32M x 1	    | 
|RocketTile__GCB0                 | buffer/Queue_1/_T_35_size_reg       | Implied   | 2 x 4                | RAM32M x 1	    | 
|RocketTile__GCB0                 | buffer/Queue_1/_T_35_data_reg       | Implied   | 2 x 32               | RAM32M x 6	    | 
|RocketTile__GCB0                 | buffer/Queue_1/_T_35_corrupt_reg    | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|RocketTile__GCB0                 | buffer_1/Queue_1/_T_35_opcode_reg   | Implied   | 2 x 3                | RAM32M x 1	    | 
|RocketTile__GCB0                 | buffer_1/Queue_1/_T_35_size_reg     | Implied   | 2 x 3                | RAM32M x 1	    | 
|RocketTile__GCB0                 | buffer_1/Queue_1/_T_35_source_reg   | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|RocketTile__GCB0                 | buffer_1/Queue_1/_T_35_data_reg     | Implied   | 2 x 32               | RAM32M x 6	    | 
|RocketTile__GCB0                 | cmdRouter/cmd/_T_35_inst_funct_reg  | Implied   | 2 x 7                | RAM32M x 2	    | 
|RocketTile__GCB0                 | cmdRouter/cmd/_T_35_inst_xd_reg     | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|RocketTile__GCB0                 | cmdRouter/cmd/_T_35_inst_rd_reg     | Implied   | 2 x 5                | RAM32M x 1	    | 
|RocketTile__GCB0                 | cmdRouter/cmd/_T_35_rs1_reg         | Implied   | 2 x 32               | RAM32M x 6	    | 
|RocketTile__GCB0                 | cmdRouter/cmd/_T_35_rs2_reg         | Implied   | 2 x 32               | RAM32M x 6	    | 
|RocketTile__GCB0                 | cmdRouter/cmd/_T_35_inst_opcode_reg | Implied   | 2 x 7                | RAM32M x 2	    | 
|RocketTile__GCB0                 | Queue/_T_35_rd_reg                  | Implied   | 2 x 5                | RAM32M x 1	    | 
|spi_1_1                          | fifo/txq/_T_35_reg                  | Implied   | 8 x 8                | RAM32M x 2	    | 
|spi_1_1                          | fifo/rxq/_T_35_reg                  | Implied   | 8 x 8                | RAM32M x 2	    | 
|spi_0_1                          | fifo/txq/_T_35_reg                  | Implied   | 8 x 8                | RAM32M x 2	    | 
|spi_0_1                          | fifo/rxq/_T_35_reg                  | Implied   | 8 x 8                | RAM32M x 2	    | 
|qspi_0_1                         | fifo/txq/_T_35_reg                  | Implied   | 8 x 8                | RAM32M x 2	    | 
|qspi_0_1                         | fifo/rxq/_T_35_reg                  | Implied   | 8 x 8                | RAM32M x 2	    | 
|uart_1_1                         | txq/_T_35_reg                       | Implied   | 8 x 8                | RAM32M x 2	    | 
|uart_1_1                         | rxq/_T_35_reg                       | Implied   | 8 x 8                | RAM32M x 2	    | 
|uart_0_1                         | txq/_T_35_reg                       | Implied   | 8 x 8                | RAM32M x 2	    | 
|uart_0_1                         | rxq/_T_35_reg                       | Implied   | 8 x 8                | RAM32M x 2	    | 
|pbus/coupler_to_mem_named_qspi_0 | buffer/Queue/_T_35_source_reg       | Implied   | 8 x 1                | RAM16X1D x 1	  | 
|pbus/coupler_to_mem_named_qspi_0 | buffer/Queue/_T_35_address_reg      | Implied   | 8 x 30               | RAM32M x 5	    | 
|pbus/coupler_to_mem_named_qspi_0 | buffer/Queue/_T_35_size_reg         | Implied   | 8 x 3                | RAM32M x 1	    | 
|pbus                             | buffer/Queue/_T_35_opcode_reg       | Implied   | 2 x 3                | RAM32M x 1	    | 
|pbus                             | buffer/Queue/_T_35_size_reg         | Implied   | 2 x 4                | RAM32M x 1	    | 
|pbus                             | buffer/Queue/_T_35_source_reg       | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|pbus                             | buffer/Queue/_T_35_address_reg      | Implied   | 2 x 30               | RAM32M x 5	    | 
|pbus                             | buffer/Queue/_T_35_mask_reg         | Implied   | 2 x 4                | RAM32M x 1	    | 
|pbus                             | buffer/Queue/_T_35_data_reg         | Implied   | 2 x 32               | RAM32M x 6	    | 
|pbus                             | buffer/Queue_1/_T_35_opcode_reg     | Implied   | 2 x 3                | RAM32M x 1	    | 
|pbus                             | buffer/Queue_1/_T_35_size_reg       | Implied   | 2 x 4                | RAM32M x 1	    | 
|pbus                             | buffer/Queue_1/_T_35_source_reg     | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|pbus                             | buffer/Queue_1/_T_35_denied_reg     | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|pbus                             | buffer/Queue_1/_T_35_data_reg       | Implied   | 2 x 32               | RAM32M x 6	    | 
|pbus                             | buffer/Queue_1/_T_35_corrupt_reg    | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|pbus                             | buffer_1/Queue/_T_35_opcode_reg     | Implied   | 2 x 3                | RAM32M x 1	    | 
|pbus                             | buffer_1/Queue/_T_35_param_reg      | Implied   | 2 x 3                | RAM32M x 1	    | 
|pbus                             | buffer_1/Queue/_T_35_size_reg       | Implied   | 2 x 4                | RAM32M x 1	    | 
|pbus                             | buffer_1/Queue/_T_35_source_reg     | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|pbus                             | buffer_1/Queue/_T_35_address_reg    | Implied   | 2 x 30               | RAM32M x 5	    | 
|pbus                             | buffer_1/Queue/_T_35_mask_reg       | Implied   | 2 x 4                | RAM32M x 1	    | 
|pbus                             | buffer_1/Queue/_T_35_data_reg       | Implied   | 2 x 32               | RAM32M x 6	    | 
|pbus                             | buffer_1/Queue_1/_T_35_opcode_reg   | Implied   | 2 x 3                | RAM32M x 1	    | 
|pbus                             | buffer_1/Queue_1/_T_35_size_reg     | Implied   | 2 x 4                | RAM32M x 1	    | 
|pbus                             | buffer_1/Queue_1/_T_35_source_reg   | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|pbus                             | buffer_1/Queue_1/_T_35_denied_reg   | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|pbus                             | buffer_1/Queue_1/_T_35_data_reg     | Implied   | 2 x 32               | RAM32M x 6	    | 
|pbus                             | buffer_1/Queue_1/_T_35_corrupt_reg  | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|\sbus/control_bus                | buffer/Queue/_T_35_opcode_reg       | Implied   | 2 x 3                | RAM32M x 1	    | 
|\sbus/control_bus                | buffer/Queue/_T_35_param_reg        | Implied   | 2 x 3                | RAM32M x 1	    | 
|\sbus/control_bus                | buffer/Queue/_T_35_size_reg         | Implied   | 2 x 4                | RAM32M x 1	    | 
|\sbus/control_bus                | buffer/Queue/_T_35_source_reg       | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|\sbus/control_bus                | buffer/Queue/_T_35_address_reg      | Implied   | 2 x 32               | RAM32M x 6	    | 
|\sbus/control_bus                | buffer/Queue/_T_35_mask_reg         | Implied   | 2 x 4                | RAM32M x 1	    | 
|\sbus/control_bus                | buffer/Queue/_T_35_data_reg         | Implied   | 2 x 32               | RAM32M x 6	    | 
|\sbus/control_bus                | buffer/Queue_1/_T_35_opcode_reg     | Implied   | 2 x 3                | RAM32M x 1	    | 
|\sbus/control_bus                | buffer/Queue_1/_T_35_size_reg       | Implied   | 2 x 4                | RAM32M x 1	    | 
|\sbus/control_bus                | buffer/Queue_1/_T_35_source_reg     | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|\sbus/control_bus                | buffer/Queue_1/_T_35_denied_reg     | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|\sbus/control_bus                | buffer/Queue_1/_T_35_data_reg       | Implied   | 2 x 32               | RAM32M x 6	    | 
|\sbus/control_bus                | buffer/Queue_1/_T_35_corrupt_reg    | Implied   | 2 x 1                | RAM16X1D x 1	  | 
+---------------------------------+-------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_1/E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_1/E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_1/E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_1/E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_1/E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_1/E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_1/E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_1/E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_1/E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_1/E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_1/E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_1/E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_1/E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_1/E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_1/E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_1/E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:10:29 ; elapsed = 00:15:29 . Memory (MB): peak = 4282.664 ; gain = 1968.977 ; free physical = 6364 ; free virtual = 8279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:10:38 ; elapsed = 00:15:40 . Memory (MB): peak = 4282.664 ; gain = 1968.977 ; free physical = 6306 ; free virtual = 8277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:10:38 ; elapsed = 00:15:40 . Memory (MB): peak = 4282.664 ; gain = 1968.977 ; free physical = 6301 ; free virtual = 8272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:10:47 ; elapsed = 00:15:49 . Memory (MB): peak = 4282.664 ; gain = 1968.977 ; free physical = 6293 ; free virtual = 8265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:10:48 ; elapsed = 00:15:50 . Memory (MB): peak = 4282.664 ; gain = 1968.977 ; free physical = 6381 ; free virtual = 8353
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:10:50 ; elapsed = 00:15:52 . Memory (MB): peak = 4282.664 ; gain = 1968.977 ; free physical = 6282 ; free virtual = 8254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:10:50 ; elapsed = 00:15:52 . Memory (MB): peak = 4282.664 ; gain = 1968.977 ; free physical = 6387 ; free virtual = 8360
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+-----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+-----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/tile/intsink/SynchronizerShiftReg_w1_d3/sync_0_reg     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/rtc/sync_0_reg                                         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/intsink_1/SynchronizerShiftReg_w2_d3/sync_0_reg[1]     | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/asyncXing/SynchronizerShiftReg_w1_d3/sync_0_reg        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/asyncXing_1/SynchronizerShiftReg_w1_d3/sync_0_reg      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/asyncXing_2/SynchronizerShiftReg_w1_d3/sync_0_reg      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/asyncXing_3/SynchronizerShiftReg_w1_d3/sync_0_reg      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/asyncXing_9/SynchronizerShiftReg_w1_d3/sync_0_reg      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/asyncXing_4/SynchronizerShiftReg_w1_d3/sync_0_reg      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_0_reg[31] | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/sync_0_reg[3]   | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/asyncXing_8/SynchronizerShiftReg_w4_d3/sync_0_reg[3]   | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/asyncXing_7/SynchronizerShiftReg_w4_d3/sync_0_reg[3]   | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/gpio_0_1/inSyncReg/sync_0_reg[31]                      | 3      | 29    | NO           | NO                 | YES               | 29     | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/aon_1/dwakeup_deglitch/sync_reg                        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/spi_dq_0_sync/sync_0_reg                                   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/spi_dq_1_sync/sync_0_reg                                   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/spi_dq_2_sync/sync_0_reg                                   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/spi_dq_3_sync/sync_0_reg                                   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-----------------------+-----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     5|
|2     |CARRY4     |   695|
|3     |DSP48E1    |     2|
|4     |LUT1       |    92|
|5     |LUT2       |  3354|
|6     |LUT3       |  3280|
|7     |LUT4       |  4260|
|8     |LUT5       |  3307|
|9     |LUT6       | 25539|
|10    |MMCME2_ADV |     1|
|11    |MUXF7      |  3035|
|12    |MUXF8      |  1203|
|13    |PULLUP     |     3|
|14    |RAM128X1D  |     4|
|15    |RAM16X1D   |    19|
|16    |RAM32M     |   173|
|17    |RAMB18E1   |     2|
|18    |RAMB36E1   |    20|
|20    |SRL16      |     1|
|21    |SRL16E     |    88|
|22    |FDCE       |   318|
|23    |FDPE       |     4|
|24    |FDR        |     4|
|25    |FDRE       | 11580|
|26    |FDSE       |   218|
|27    |LDP        |     2|
|28    |IBUF       |     2|
|29    |IBUFG      |     1|
|30    |IOBUF      |    55|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:10:50 ; elapsed = 00:15:53 . Memory (MB): peak = 4282.664 ; gain = 1968.977 ; free physical = 6299 ; free virtual = 8273
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 243 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:09:57 ; elapsed = 00:15:15 . Memory (MB): peak = 4282.664 ; gain = 1431.270 ; free physical = 10128 ; free virtual = 12311
Synthesis Optimization Complete : Time (s): cpu = 00:10:56 ; elapsed = 00:16:20 . Memory (MB): peak = 4282.664 ; gain = 1968.977 ; free physical = 10005 ; free virtual = 12179
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.57 . Memory (MB): peak = 4282.664 ; gain = 0.000 ; free physical = 10030 ; free virtual = 12215
INFO: [Netlist 29-17] Analyzing 5217 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'IBUFG' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, IBUFG, from the path connected to top-level port: jd_2 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
Parsing XDC File [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/mmcm/mmcm_board.xdc] for cell 'ip_mmcm/inst'
Finished Parsing XDC File [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/mmcm/mmcm_board.xdc] for cell 'ip_mmcm/inst'
Parsing XDC File [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/mmcm/mmcm.xdc] for cell 'ip_mmcm/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/mmcm/mmcm.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/mmcm/mmcm.xdc:57]
Finished Parsing XDC File [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/mmcm/mmcm.xdc] for cell 'ip_mmcm/inst'
Parsing XDC File [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/reset_sys/reset_sys_board.xdc] for cell 'ip_reset_sys/U0'
Finished Parsing XDC File [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/reset_sys/reset_sys_board.xdc] for cell 'ip_reset_sys/U0'
Parsing XDC File [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/reset_sys/reset_sys.xdc] for cell 'ip_reset_sys/U0'
Finished Parsing XDC File [/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/reset_sys/reset_sys.xdc] for cell 'ip_reset_sys/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila'. The XDC file /home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/ila/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila'. The XDC file /home/pedro/chameliot-freedom/builds/e300artydevkit/obj/ip/ila/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/pedro/chameliot-freedom/fpga-shells/xilinx/arty/constraints/arty-config.xdc]
Finished Parsing XDC File [/home/pedro/chameliot-freedom/fpga-shells/xilinx/arty/constraints/arty-config.xdc]
Parsing XDC File [/home/pedro/chameliot-freedom/fpga-shells/xilinx/arty/constraints/arty-master.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/pedro/chameliot-freedom/fpga-shells/xilinx/arty/constraints/arty-master.xdc:233]
Finished Parsing XDC File [/home/pedro/chameliot-freedom/fpga-shells/xilinx/arty/constraints/arty-master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Shape Builder 18-132] Instance E300ArtyDevKitPlatform/sys/qspi_0_1/mac/cs_dflt_0_reg has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance E300ArtyDevKitPlatform/sys/qspi_0_1/mac/cs_dflt_0_reg cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance E300ArtyDevKitPlatform/sys/qspi_0_1/mac/cs_dflt_0_reg has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance E300ArtyDevKitPlatform/sys/qspi_0_1/mac/cs_dflt_0_reg cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4326.766 ; gain = 0.000 ; free physical = 9778 ; free virtual = 12011
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 258 instances were transformed.
  FDR => FDRE: 4 instances
  IOBUF => IOBUF (IBUF, OBUFT): 55 instances
  LDP => LDPE: 2 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 4 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 19 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 173 instances
  SRL16 => SRL16E: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
516 Infos, 193 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:11:18 ; elapsed = 00:17:00 . Memory (MB): peak = 4326.766 ; gain = 2037.090 ; free physical = 9963 ; free virtual = 12197
## write_checkpoint -force [file join $wrkdir post_synth]
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4366.785 ; gain = 0.000 ; free physical = 10025 ; free virtual = 12263
INFO: [Common 17-1381] The checkpoint '/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4366.785 ; gain = 40.020 ; free physical = 9957 ; free virtual = 12213
# if {[info exists pre_impl_debug_tcl]} {
#   source [file join $scriptdir $pre_impl_debug_tcl]
# }
# source [file join $scriptdir "opt.tcl"]
## opt_design -directive Explore
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4366.785 ; gain = 0.000 ; free physical = 9969 ; free virtual = 12230

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1cb3a374a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4366.785 ; gain = 0.000 ; free physical = 9921 ; free virtual = 12182

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1af04a10a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4366.785 ; gain = 0.000 ; free physical = 9855 ; free virtual = 12119
INFO: [Opt 31-389] Phase Retarget created 12 cells and removed 47 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 16ccda1b0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4366.785 ; gain = 0.000 ; free physical = 9832 ; free virtual = 12097
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a670df91

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4366.785 ; gain = 0.000 ; free physical = 9889 ; free virtual = 12154
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG IOBUF_6_O_BUFG_inst to drive 301 load(s) on clock net IOBUF_6/O
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1560403be

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4366.785 ; gain = 0.000 ; free physical = 9860 ; free virtual = 12125
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1560403be

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4366.785 ; gain = 0.000 ; free physical = 9857 ; free virtual = 12121
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1560403be

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4366.785 ; gain = 0.000 ; free physical = 9843 ; free virtual = 12107
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              12  |              47  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               1  |                                              1  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4366.785 ; gain = 0.000 ; free physical = 9832 ; free virtual = 12097
Ending Logic Optimization Task | Checksum: 1846987cb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4366.785 ; gain = 0.000 ; free physical = 9832 ; free virtual = 12097

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for PULLUP
INFO: [Power 33-23] Power model is not available for PULLUP_1
INFO: [Power 33-23] Power model is not available for PULLUP_2
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 22 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 16 newly gated: 0 Total Ports: 44
Ending PowerOpt Patch Enables Task | Checksum: 195da1124

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.31 . Memory (MB): peak = 4406.805 ; gain = 0.000 ; free physical = 9935 ; free virtual = 12213
Ending Power Optimization Task | Checksum: 195da1124

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 4406.805 ; gain = 40.020 ; free physical = 9956 ; free virtual = 12235

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 195da1124

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4406.805 ; gain = 0.000 ; free physical = 9956 ; free virtual = 12235

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4406.805 ; gain = 0.000 ; free physical = 9956 ; free virtual = 12235
Ending Netlist Obfuscation Task | Checksum: 1ae9ae973

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4406.805 ; gain = 0.000 ; free physical = 9956 ; free virtual = 12235
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 4406.805 ; gain = 40.020 ; free physical = 9955 ; free virtual = 12234
## write_checkpoint -force [file join $wrkdir post_opt]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4406.805 ; gain = 0.000 ; free physical = 9912 ; free virtual = 12192
INFO: [Common 17-1381] The checkpoint '/home/pedro/chameliot-freedom/builds/e300artydevkit/obj/post_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4406.805 ; gain = 0.000 ; free physical = 9875 ; free virtual = 12198
# source [file join $scriptdir "place.tcl"]
## place_design -directive Explore
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
ERROR: [DRC UTLZ-1] Resource utilization: LUT as Logic over-utilized in Top Level Design (This design requires more LUT as Logic cells than are available in the target device. This design requires 36094 of such cell types but only 20800 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [DRC UTLZ-1] Resource utilization: Slice LUTs over-utilized in Top Level Design (This design requires more Slice LUTs cells than are available in the target device. This design requires 36929 of such cell types but only 20800 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
INFO: [Vivado_Tcl 4-198] DRC finished with 2 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-23] Error(s) found during DRC. Placer not run.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
place_design failed
ERROR: [Common 17-39] 'place_design' failed due to earlier errors.

    while executing
"place_design -directive Explore"
    (file "/home/pedro/chameliot-freedom/fpga-shells/xilinx/common/tcl/place.tcl" line 4)

    while executing
"source [file join $scriptdir "place.tcl"]"
    (file "/home/pedro/chameliot-freedom/fpga-shells/xilinx/common/tcl/vivado.tcl" line 24)
INFO: [Common 17-206] Exiting Vivado at Wed Jul 14 10:48:38 2021...
