#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Sep  9 03:28:39 2025
# Process ID: 12724
# Current directory: C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15308 C:\HamzaMateen\Architecture\_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED\_18_lab.xpr
# Log file: C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/vivado.log
# Journal file: C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.xpr
INFO: [Project 1-313] Project file moved from 'C:/HamzaMateen/Architecture/_20_lab_sub_version' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_processor' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/reg_file.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/data_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/alu_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/immediate_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/main_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/mux_2x1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sim_1/new/tb_processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
"xelab -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'funct7' [C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/processor.sv:119]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.immediate_generator
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.tb_processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_processor_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/xsim.dir/tb_processor_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Sep  9 03:34:32 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_processor_behav -key {Behavioral:sim_1:Functional:tb_processor} -tclbatch {tb_processor.tcl} -view {C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/tb_register_file_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/tb_register_file_behav.wcfg
source tb_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 829.242 ; gain = 65.238
save_wave_config {C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/tb_register_file_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
create_project risc_v_sarah_harris C:/HamzaMateen/Architecture/risc_v_sarah_harris -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
close_project
open_project C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_processor' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/reg_file.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/data_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/alu_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/immediate_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/main_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/mux_2x1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sim_1/new/tb_processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
"xelab -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'funct7' [C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/processor.sv:119]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.immediate_generator
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.tb_processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_processor_behav -key {Behavioral:sim_1:Functional:tb_processor} -tclbatch {tb_processor.tcl} -view {C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/tb_register_file_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/tb_register_file_behav.wcfg
source tb_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 845.320 ; gain = 5.043
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_processor' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/reg_file.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/data_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/alu_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/immediate_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/main_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/mux_2x1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sim_1/new/tb_processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
"xelab -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'funct7' [C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/processor.sv:119]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.immediate_generator
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.tb_processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_processor' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/reg_file.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/data_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/alu_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/immediate_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/main_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/mux_2x1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sim_1/new/tb_processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
"xelab -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3633] port 'pc_next' is already connected [C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/processor.sv:8]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'funct7' [C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/processor.sv:120]
ERROR: [VRFC 10-3633] port 'pc_next' is already connected [C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/processor.sv:12]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

save_wave_config {C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/tb_register_file_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_processor' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/reg_file.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/data_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/alu_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/immediate_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/main_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/mux_2x1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sim_1/new/tb_processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
"xelab -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3633] port 'pc_next' is already connected [C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/processor.sv:8]
ERROR: [VRFC 10-3180] cannot find port 'OpCode_bit6d' on this module [C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/processor.sv:122]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

save_wave_config {C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/tb_register_file_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_processor' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/reg_file.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/data_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/alu_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
ERROR: [VRFC 10-2989] 'OpCodeBit_5' is not declared [C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/alu_control.sv:70]
ERROR: [VRFC 10-2865] module 'alu_control' ignored due to previous errors [C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/alu_control.sv:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_processor' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/reg_file.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/data_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/alu_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/immediate_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/main_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/mux_2x1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sim_1/new/tb_processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
"xelab -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3633] port 'pc_next' is already connected [C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/processor.sv:8]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'funct7' [C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/processor.sv:120]
ERROR: [VRFC 10-3633] port 'pc_next' is already connected [C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/processor.sv:12]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_processor' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/reg_file.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/data_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/alu_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/immediate_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/main_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/mux_2x1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sim_1/new/tb_processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
"xelab -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3633] port 'pc_next' is already connected [C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/processor.sv:8]
ERROR: [VRFC 10-3633] port 'pc_next' is already connected [C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/processor.sv:12]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_processor' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/reg_file.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/data_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_processor_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
"xelab -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3633] port 'pc_next' is already connected [C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/processor.sv:8]
ERROR: [VRFC 10-3633] port 'pc_next' is already connected [C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/processor.sv:12]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_processor' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/reg_file.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/data_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_processor_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
"xelab -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3633] port 'pc_next' is already connected [C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/processor.sv:8]
ERROR: [VRFC 10-3633] port 'pc_next' is already connected [C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/processor.sv:12]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_processor' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/reg_file.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/data_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_processor_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
"xelab -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3633] port 'pc_next' is already connected [C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/processor.sv:8]
ERROR: [VRFC 10-3633] port 'pc_next' is already connected [C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/processor.sv:12]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_processor' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/reg_file.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/data_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/alu_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/immediate_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/main_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/mux_2x1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sim_1/new/tb_processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
"xelab -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.immediate_generator
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.tb_processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_processor_behav -key {Behavioral:sim_1:Functional:tb_processor} -tclbatch {tb_processor.tcl} -view {C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/tb_register_file_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/tb_register_file_behav.wcfg
WARNING: Simulation object /tb_processor/RISC_V/ALU_CTRL/IsRType was not found in the design.
source tb_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 880.648 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_processor' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/reg_file.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/data_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_processor_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
"xelab -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 880.648 ; gain = 0.000
save_wave_config {C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/tb_register_file_behav.wcfg}
save_wave_config {C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/tb_register_file_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_processor' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/reg_file.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/data_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/alu_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/immediate_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/main_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/mux_2x1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sim_1/new/tb_processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
"xelab -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.immediate_generator
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.tb_processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
save_wave_config {C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/tb_register_file_behav.wcfg}
save_wave_config {C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/tb_register_file_behav.wcfg}
save_wave_config {C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/tb_register_file_behav.wcfg}
save_wave_config {C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/tb_register_file_behav.wcfg}
save_wave_config {C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/tb_register_file_behav.wcfg}
save_wave_config {C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/tb_register_file_behav.wcfg}
save_wave_config {C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/tb_register_file_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_processor' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/reg_file.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/data_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/alu_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/immediate_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/main_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/mux_2x1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sim_1/new/tb_processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
"xelab -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.immediate_generator
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.tb_processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 880.648 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_processor' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/reg_file.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/data_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/alu_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/immediate_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/main_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/mux_2x1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.srcs/sim_1/new/tb_processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
"xelab -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.immediate_generator
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.tb_processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 880.648 ; gain = 0.000
save_wave_config {C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/tb_register_file_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_processor' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/reg_file.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim/data_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_processor_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/_18_lab.sim/sim_1/behav/xsim'
"xelab -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1030.625 ; gain = 0.000
save_wave_config {C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/tb_register_file_behav.wcfg}
save_wave_config {C:/HamzaMateen/Architecture/_20_lab_RISC_V_RV32I_ISA_TESTER_VERIFIED/tb_register_file_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep  9 09:18:42 2025...
