From 0000000000000000000000000000000000000000 Mon Sep 17 00:00:00 2001
From: John Doe <john.doe@somewhere.on.planet>
Date: Sun, 8 Dec 2024 21:15:07 +0000
Subject: Patching kernel rockchip64 files
 drivers/gpu/drm/rockchip/dw_hdmi-rockchip.c

Signed-off-by: John Doe <john.doe@somewhere.on.planet>
---
 drivers/gpu/drm/rockchip/dw_hdmi-rockchip.c | 206 +++-------
 1 file changed, 62 insertions(+), 144 deletions(-)

diff --git a/drivers/gpu/drm/rockchip/dw_hdmi-rockchip.c b/drivers/gpu/drm/rockchip/dw_hdmi-rockchip.c
index 29c14397e..84dd6303f 100644
--- a/drivers/gpu/drm/rockchip/dw_hdmi-rockchip.c
+++ b/drivers/gpu/drm/rockchip/dw_hdmi-rockchip.c
@@ -92,168 +92,86 @@ static struct rockchip_hdmi *to_rockchip_hdmi(struct drm_bridge *bridge)
 	return container_of(bridge, struct rockchip_hdmi, bridge);
 }
 
 static const struct dw_hdmi_mpll_config rockchip_mpll_cfg[] = {
 	{
-		30666000, {
-			{ 0x00b3, 0x0000 },
-			{ 0x2153, 0x0000 },
-			{ 0x40f3, 0x0000 },
+		27000000, {
+			{ 0x00b3, 0x0000},
+			{ 0x2153, 0x0000},
+			{ 0x40f3, 0x0000}
 		},
-	},  {
-		36800000, {
-			{ 0x00b3, 0x0000 },
-			{ 0x2153, 0x0000 },
-			{ 0x40a2, 0x0001 },
-		},
-	},  {
-		46000000, {
-			{ 0x00b3, 0x0000 },
-			{ 0x2142, 0x0001 },
-			{ 0x40a2, 0x0001 },
-		},
-	},  {
-		61333000, {
-			{ 0x0072, 0x0001 },
-			{ 0x2142, 0x0001 },
-			{ 0x40a2, 0x0001 },
-		},
-	},  {
-		73600000, {
-			{ 0x0072, 0x0001 },
-			{ 0x2142, 0x0001 },
-			{ 0x4061, 0x0002 },
-		},
-	},  {
-		92000000, {
-			{ 0x0072, 0x0001 },
-			{ 0x2145, 0x0002 },
-			{ 0x4061, 0x0002 },
-		},
-	},  {
-		122666000, {
-			{ 0x0051, 0x0002 },
-			{ 0x2145, 0x0002 },
-			{ 0x4061, 0x0002 },
-		},
-	},  {
-		147200000, {
-			{ 0x0051, 0x0002 },
-			{ 0x2145, 0x0002 },
-			{ 0x4064, 0x0003 },
-		},
-	},  {
-		184000000, {
-			{ 0x0051, 0x0002 },
-			{ 0x214c, 0x0003 },
-			{ 0x4064, 0x0003 },
-		},
-	},  {
-		226666000, {
-			{ 0x0040, 0x0003 },
-			{ 0x214c, 0x0003 },
-			{ 0x4064, 0x0003 },
-		},
-	},  {
-		272000000, {
-			{ 0x0040, 0x0003 },
-			{ 0x214c, 0x0003 },
-			{ 0x5a64, 0x0003 },
-		},
-	},  {
-		340000000, {
-			{ 0x0040, 0x0003 },
-			{ 0x3b4c, 0x0003 },
-			{ 0x5a64, 0x0003 },
-		},
-	},  {
-		600000000, {
-			{ 0x1a40, 0x0003 },
-			{ 0x3b4c, 0x0003 },
-			{ 0x5a64, 0x0003 },
+	}, {
+		36000000, {
+			{ 0x00b3, 0x0000},
+			{ 0x2153, 0x0000},
+			{ 0x40f3, 0x0000}
 		},
-	},  {
-		~0UL, {
-			{ 0x0000, 0x0000 },
-			{ 0x0000, 0x0000 },
-			{ 0x0000, 0x0000 },
+	}, {
+		40000000, {
+			{ 0x00b3, 0x0000},
+			{ 0x2153, 0x0000},
+			{ 0x40f3, 0x0000}
 		},
-	}
-};
-
-static const struct dw_hdmi_mpll_config rockchip_mpll_cfg_420[] = {
-	{
-		30666000, {
-			{ 0x00b7, 0x0000 },
-			{ 0x2157, 0x0000 },
-			{ 0x40f7, 0x0000 },
+	}, {
+		54000000, {
+			{ 0x0072, 0x0001},
+			{ 0x2142, 0x0001},
+			{ 0x40a2, 0x0001},
 		},
-	},  {
-		92000000, {
-			{ 0x00b7, 0x0000 },
-			{ 0x2143, 0x0001 },
-			{ 0x40a3, 0x0001 },
+	}, {
+		65000000, {
+			{ 0x0072, 0x0001},
+			{ 0x2142, 0x0001},
+			{ 0x40a2, 0x0001},
 		},
-	},  {
-		184000000, {
-			{ 0x0073, 0x0001 },
-			{ 0x2146, 0x0002 },
-			{ 0x4062, 0x0002 },
+	}, {
+		66000000, {
+			{ 0x013e, 0x0003},
+			{ 0x217e, 0x0002},
+			{ 0x4061, 0x0002}
 		},
-	},  {
-		340000000, {
-			{ 0x0052, 0x0003 },
-			{ 0x214d, 0x0003 },
-			{ 0x4065, 0x0003 },
+	}, {
+		74250000, {
+			{ 0x0072, 0x0001},
+			{ 0x2145, 0x0002},
+			{ 0x4061, 0x0002}
 		},
-	},  {
-		600000000, {
-			{ 0x0041, 0x0003 },
-			{ 0x3b4d, 0x0003 },
-			{ 0x5a65, 0x0003 },
+	}, {
+		83500000, {
+			{ 0x0072, 0x0001},
 		},
-	},  {
-		~0UL, {
-			{ 0x0000, 0x0000 },
-			{ 0x0000, 0x0000 },
-			{ 0x0000, 0x0000 },
+	}, {
+		108000000, {
+			{ 0x0051, 0x0002},
+			{ 0x2145, 0x0002},
+			{ 0x4061, 0x0002}
 		},
-	}
-};
-
-static const struct dw_hdmi_mpll_config rockchip_rk3288w_mpll_cfg_420[] = {
-	{
-		30666000, {
-			{ 0x00b7, 0x0000 },
-			{ 0x2157, 0x0000 },
-			{ 0x40f7, 0x0000 },
+	}, {
+		106500000, {
+			{ 0x0051, 0x0002},
+			{ 0x2145, 0x0002},
+			{ 0x4061, 0x0002}
 		},
-	},  {
-		92000000, {
-			{ 0x00b7, 0x0000 },
-			{ 0x2143, 0x0001 },
-			{ 0x40a3, 0x0001 },
+	}, {
+		146250000, {
+			{ 0x0051, 0x0002},
+			{ 0x2145, 0x0002},
+			{ 0x4061, 0x0002}
 		},
-	},  {
-		184000000, {
-			{ 0x0073, 0x0001 },
-			{ 0x2146, 0x0002 },
-			{ 0x4062, 0x0002 },
+	}, {
+		148500000, {
+			{ 0x0051, 0x0003},
+			{ 0x214c, 0x0003},
+			{ 0x4064, 0x0003}
 		},
-	},  {
+	}, {
 		340000000, {
-			{ 0x0052, 0x0003 },
-			{ 0x214d, 0x0003 },
-			{ 0x4065, 0x0003 },
-		},
-	},  {
-		600000000, {
 			{ 0x0040, 0x0003 },
 			{ 0x3b4c, 0x0003 },
-			{ 0x5a65, 0x0003 },
+			{ 0x5a64, 0x0003 },
 		},
-	},  {
+	}, {
 		~0UL, {
 			{ 0x0000, 0x0000 },
 			{ 0x0000, 0x0000 },
 			{ 0x0000, 0x0000 },
 		},
@@ -650,11 +568,11 @@ static struct rockchip_hdmi_chip_data rk3288_chip_data = {
 };
 
 static const struct dw_hdmi_plat_data rk3288_hdmi_drv_data = {
 	.mode_valid = dw_hdmi_rockchip_mode_valid,
 	.mpll_cfg   = rockchip_mpll_cfg,
-	.mpll_cfg_420 = rockchip_rk3288w_mpll_cfg_420,
+	.mpll_cfg_420 = rockchip_mpll_cfg,
 	.cur_ctr    = rockchip_cur_ctr,
 	.phy_config = rockchip_phy_config,
 	.phy_data = &rk3288_chip_data,
 };
 
@@ -690,11 +608,11 @@ static struct rockchip_hdmi_chip_data rk3399_chip_data = {
 };
 
 static const struct dw_hdmi_plat_data rk3399_hdmi_drv_data = {
 	.mode_valid = dw_hdmi_rockchip_mode_valid,
 	.mpll_cfg   = rockchip_mpll_cfg,
-	.mpll_cfg_420 = rockchip_mpll_cfg_420,
+	.mpll_cfg_420 = rockchip_mpll_cfg,
 	.cur_ctr    = rockchip_cur_ctr,
 	.phy_config = rockchip_phy_config,
 	.phy_data = &rk3399_chip_data,
 	.use_drm_infoframe = true,
 };
-- 
Created with Armbian build tools https://github.com/armbian/build

