{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736437442636 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736437442640 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 09 17:44:02 2025 " "Processing started: Thu Jan 09 17:44:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736437442640 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736437442640 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2p4 -c lab2p4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2p4 -c lab2p4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736437442640 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1736437443240 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1736437443240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nedff.sv 1 1 " "Found 1 design units, including 1 entities, in source file nedff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nedff " "Found entity 1: nedff" {  } { { "nedff.sv" "" { Text "D:/Quartus Projects/Task2_Proigmenes/lab2p4/nedff.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736437448664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736437448664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2p4.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab2p4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab2p4 " "Found entity 1: lab2p4" {  } { { "lab2p4.sv" "" { Text "D:/Quartus Projects/Task2_Proigmenes/lab2p4/lab2p4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736437448665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736437448665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dalwlatch.sv 1 1 " "Found 1 design units, including 1 entities, in source file dalwlatch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dalwlatch " "Found entity 1: dalwlatch" {  } { { "dalwlatch.sv" "" { Text "D:/Quartus Projects/Task2_Proigmenes/lab2p4/dalwlatch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736437448666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736437448666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pedff.sv 1 1 " "Found 1 design units, including 1 entities, in source file pedff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pedff " "Found entity 1: pedff" {  } { { "pedff.sv" "" { Text "D:/Quartus Projects/Task2_Proigmenes/lab2p4/pedff.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736437448667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736437448667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchp4.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchp4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbenchp4 " "Found entity 1: testbenchp4" {  } { { "testbenchp4.sv" "" { Text "D:/Quartus Projects/Task2_Proigmenes/lab2p4/testbenchp4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736437448668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736437448668 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab2p4 " "Elaborating entity \"lab2p4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1736437448684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dalwlatch dalwlatch:latchD " "Elaborating entity \"dalwlatch\" for hierarchy \"dalwlatch:latchD\"" {  } { { "lab2p4.sv" "latchD" { Text "D:/Quartus Projects/Task2_Proigmenes/lab2p4/lab2p4.sv" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736437448685 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q dalwlatch.sv(5) " "Inferred latch for \"Q\" at dalwlatch.sv(5)" {  } { { "dalwlatch.sv" "" { Text "D:/Quartus Projects/Task2_Proigmenes/lab2p4/dalwlatch.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736437448685 "|lab2p4|dalwlatch:latchD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pedff pedff:dffP " "Elaborating entity \"pedff\" for hierarchy \"pedff:dffP\"" {  } { { "lab2p4.sv" "dffP" { Text "D:/Quartus Projects/Task2_Proigmenes/lab2p4/lab2p4.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736437448686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nedff nedff:dffN " "Elaborating entity \"nedff\" for hierarchy \"nedff:dffN\"" {  } { { "lab2p4.sv" "dffN" { Text "D:/Quartus Projects/Task2_Proigmenes/lab2p4/lab2p4.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736437448686 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1736437448915 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1736437449176 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736437449176 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1736437449189 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1736437449189 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1736437449189 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1736437449189 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736437449196 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 09 17:44:09 2025 " "Processing ended: Thu Jan 09 17:44:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736437449196 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736437449196 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736437449196 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736437449196 ""}
