Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: State_reg[1]/Q
    (Clocked by sysclk F)
Endpoint: out_reg[1]/D
    (Clocked by sysclk F)
Path Group: default
Data required time: 1962.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 38.0)
Data arrival time: 370.3
Slack: 1591.7
Logic depth: 8
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
Clk                      {create_clock}           f      0.0      0.0      0.0                        0.0      0.0      1    38,   76                       
i_0_0_82/A->ZN           INV_X1                  fr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     12    38,   38  /PD_TOP        (1.10)
State_reg[1]/CK->Q       DFF_X1*                 rf    134.4    134.4    134.4      0.0      0.0      5.5     81.1      8    38,   38  /PD_TOP        (1.10)
i_0_0_64/A1->ZN          NOR2_X4*                fr    197.0     62.6     62.5      0.1     15.3      2.5     40.1      4    38,   38  /PD_TOP        (1.10)
i_0_0_63/A->ZN           INV_X8                  rf    205.5      8.5      8.5      0.0     15.3      1.4      9.4      2    38,   38  /PD_TOP        (1.10)
i_0_0_79/B1->ZN          OAI21_X4                fr    258.4     52.9     52.9      0.0      4.0      0.6     26.1      1    38,   38  /PD_TOP        (1.10)
i_0_0_75/A->ZN           INV_X8                  rf    267.6      9.2      9.2      0.0     43.7      1.3      9.5      2    38,   38  /PD_TOP        (1.10)
i_0_0_74/A2->ZN          NAND2_X4                fr    284.8     17.2     17.2      0.0      4.0      1.3      9.1      2    38,   38  /PD_TOP        (1.10)
i_0_0_9/B2->ZN           OAI21_X4                rf    304.8     20.0     20.0      0.0     12.0      1.6      9.7      2    38,   38  /PD_TOP        (1.10)
i_0_0_8/A1->ZN           AOI22_X4                fr    365.4     60.6     60.6      0.0     11.6      0.7     26.2      1    38,   38  /PD_TOP        (1.10)
i_0_0_7/A->ZN            INV_X8                  rf    370.3      4.9      4.9      0.0     50.8      0.7      1.8      1    38,   38  /PD_TOP        (1.10)
out_reg[1]/D             DFF_X1                   f    370.3      0.0               0.0      3.2                             38,   38  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: ST[4]
    (Clocked by rtDefaultClock R)
Endpoint: out_reg[3]/D
    (Clocked by sysclk F)
Path Group: I2R
Data required time: 960.0
    (Clock shift: 1000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 40.0)
Data arrival time: 941.5
Slack: 18.5
Logic depth: 8
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
ST[4]                    {set_input_delay}        f    700.0    700.0    700.0                        5.5     34.8      2    76,   38                       
i_0_0_89/A2->ZN          NAND2_X4                fr    768.1     67.7     67.7      0.0    100.0      0.6     26.0      1    38,   38  /PD_TOP        (1.10)
i_0_0_88/A->ZN           INV_X8                  rf    775.4      7.3      7.3      0.0     21.5      0.6      4.8      1    38,   38  /PD_TOP        (1.10)
i_0_0_87/B2->ZN          AOI21_X4                fr    828.3     52.9     52.9      0.0      3.5      3.8     22.8      5    38,   38  /PD_TOP        (1.10)
i_0_0_71/A2->ZN          NOR2_X4                 rf    851.7     23.4     23.3      0.1     43.4      3.0     18.6      4    38,   38  /PD_TOP        (1.10)
i_0_0_49/A1->ZN          NAND2_X4*               fr    882.6     30.9     30.8      0.1      8.9      1.3     30.7      2    38,   38  /PD_TOP        (1.10)
i_0_0_48/A->ZN           INV_X8                  rf    889.6      7.0      7.0      0.0     15.3      0.6      4.5      1    38,   38  /PD_TOP        (1.10)
i_0_0_46/A->ZN           AOI21_X4                fr    926.6     37.0     37.0      0.0      3.5      0.7      4.7      1    38,   38  /PD_TOP        (1.10)
i_0_0_17/B1->ZN          OAI21_X2                rf    941.5     14.9     14.9      0.0     22.1      0.7      1.9      1    38,   38  /PD_TOP        (1.10)
out_reg[3]/D             DFF_X1                   f    941.5      0.4               0.4      8.1                             38,   38  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: out_reg[5]/Q
    (Clocked by sysclk F)
Endpoint: fdoor
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 700.0
    (Clock shift: 1000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 300.0)
Data arrival time: 126.6
Slack: 573.4
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
Clk                      {create_clock}           f      0.0      0.0      0.0                        0.0      0.0      1    38,   76                       
i_0_0_82/A->ZN           INV_X1                  fr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     12    38,   38  /PD_TOP        (1.10)
out_reg[5]/CK->Q         DFF_X1                  rr    126.2    126.2    126.2      0.0      0.0      5.8     19.8      2    38,   38  /PD_TOP        (1.10)
fdoor                                             r    126.6      0.4               0.4     48.1                             76,   37                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
