

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
f8ef2438f721c8b40cd84ee198964aba  /home/scratch/adwait/applications/benchmarks/CUDA/AES/gpgpu_ptx_sim__AES
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=aesHost.cu
self exe links to: /home/scratch/adwait/applications/benchmarks/CUDA/AES/gpgpu_ptx_sim__AES
Running md5sum using "md5sum /home/scratch/adwait/applications/benchmarks/CUDA/AES/gpgpu_ptx_sim__AES "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/scratch/adwait/applications/benchmarks/CUDA/AES/gpgpu_ptx_sim__AES > _cuobjdump_complete_output_0mqXQE"
Parsing file _cuobjdump_complete_output_0mqXQE
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: aesHost.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: aesHost.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z13aesDecrypt256PjS_i : hostFun 0x0x40b9ca, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating global region for "texEKey128" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating constant region for "posIdx_E" from 0x120 to 0x140 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "TBox0" from 0x180 to 0x580 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "TBox1" from 0x580 to 0x980 (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "TBox2" from 0x980 to 0xd80 (global memory space) 4
GPGPU-Sim PTX: allocating constant region for "TBox3" from 0xd80 to 0x1180 (global memory space) 5
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34343_33_non_const_tBox1Block20" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34345_33_non_const_tBox3Block1044" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34338_36_non_const_stageBlock12068" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34342_33_non_const_tBox0Block3092" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34344_33_non_const_tBox2Block4116" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34339_33_non_const_stageBlock25140" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13aesEncrypt128PjS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: reconvergence points for _Z13aesEncrypt128PjS_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z13aesEncrypt128PjS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13aesEncrypt128PjS_i'.
GPGPU-Sim PTX: allocating global region for "texDKey128" from 0x1180 to 0x1184 (global memory space)
GPGPU-Sim PTX: allocating constant region for "posIdx_D" from 0x11a0 to 0x11c0 (global memory space) 6
GPGPU-Sim PTX: allocating constant region for "TBoxi0" from 0x1200 to 0x1600 (global memory space) 7
GPGPU-Sim PTX: allocating constant region for "TBoxi1" from 0x1600 to 0x1a00 (global memory space) 8
GPGPU-Sim PTX: allocating constant region for "TBoxi2" from 0x1a00 to 0x1e00 (global memory space) 9
GPGPU-Sim PTX: allocating constant region for "TBoxi3" from 0x1e00 to 0x2200 (global memory space) 10
GPGPU-Sim PTX: allocating constant region for "inv_SBox" from 0x2200 to 0x2600 (global memory space) 11
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34698_36_non_const_tBox1Block6188" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34700_36_non_const_tBox3Block7212" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34695_36_non_const_stageBlock18236" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34697_36_non_const_tBox0Block9260" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34699_36_non_const_tBox2Block10284" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34701_36_non_const_invSBoxBlock11308" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34696_33_non_const_stageBlock212332" from 0x1800 to 0x1c00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13aesDecrypt128PjS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: reconvergence points for _Z13aesDecrypt128PjS_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z13aesDecrypt128PjS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13aesDecrypt128PjS_i'.
GPGPU-Sim PTX: allocating global region for "texEKey" from 0x2600 to 0x2604 (global memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35052_33_non_const_tBox0Block13380" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35054_33_non_const_tBox2Block14404" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35053_33_non_const_tBox1Block15428" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35055_33_non_const_tBox3Block16452" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35048_36_non_const_stageBlock117476" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35049_33_non_const_stageBlock218500" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13aesEncrypt256PjS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: reconvergence points for _Z13aesEncrypt256PjS_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z13aesEncrypt256PjS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13aesEncrypt256PjS_i'.
GPGPU-Sim PTX: allocating global region for "texDKey" from 0x2604 to 0x2608 (global memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35498_36_non_const_tBox0Block19548" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35500_36_non_const_tBox2Block20572" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35502_36_non_const_invSBoxBlock21596" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35499_36_non_const_tBox1Block22620" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35501_36_non_const_tBox3Block23644" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35496_36_non_const_stageBlock124668" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35497_33_non_const_stageBlock225692" from 0x1800 to 0x1c00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13aesDecrypt256PjS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: reconvergence points for _Z13aesDecrypt256PjS_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z13aesDecrypt256PjS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13aesDecrypt256PjS_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_GBH9Wr"
Running: cat _ptx_GBH9Wr | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_gbuE4e
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_gbuE4e --output-file  /dev/null 2> _ptx_GBH9Wrinfo"
GPGPU-Sim PTX: Kernel '_Z13aesDecrypt256PjS_i' : regs=15, lmem=0, smem=7168, cmem=9332
GPGPU-Sim PTX: Kernel '_Z13aesEncrypt256PjS_i' : regs=15, lmem=0, smem=6144, cmem=9332
GPGPU-Sim PTX: Kernel '_Z13aesDecrypt128PjS_i' : regs=15, lmem=0, smem=7168, cmem=9332
GPGPU-Sim PTX: Kernel '_Z13aesEncrypt128PjS_i' : regs=15, lmem=0, smem=6144, cmem=9332
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_GBH9Wr _ptx2_gbuE4e _ptx_GBH9Wrinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z13aesEncrypt256PjS_i : hostFun 0x0x40b90b, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13aesDecrypt128PjS_i : hostFun 0x0x40b84c, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13aesEncrypt128PjS_i : hostFun 0x0x40b78d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x644420; deviceAddress = posIdx_E; deviceName = posIdx_E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 32 bytes
GPGPU-Sim PTX registering constant posIdx_E (32 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x644440; deviceAddress = TBox0; deviceName = TBox0
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBox0 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x644840; deviceAddress = TBox1; deviceName = TBox1
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBox1 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x644c40; deviceAddress = TBox2; deviceName = TBox2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBox2 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x645040; deviceAddress = TBox3; deviceName = TBox3
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBox3 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x645440; deviceAddress = posIdx_D; deviceName = posIdx_D
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 32 bytes
GPGPU-Sim PTX registering constant posIdx_D (32 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x645460; deviceAddress = TBoxi0; deviceName = TBoxi0
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBoxi0 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x645860; deviceAddress = TBoxi1; deviceName = TBoxi1
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBoxi1 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x645c60; deviceAddress = TBoxi2; deviceName = TBoxi2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBoxi2 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x646060; deviceAddress = TBoxi3; deviceName = TBoxi3
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBoxi3 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x646460; deviceAddress = inv_SBox; deviceName = inv_SBox
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant inv_SBox (1024 bytes) to name mapping
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"

###############################################################

AES - CUDA by Svetlin Manavski)

AES 128 is running....

Input file size: 262198 Bytes

Key: 0123456789abcdef
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 104
GPGPU-Sim PTX:   size = 176
GPGPU-Sim PTX:   texref = 0x646860, array = 0x2a63890
GPGPU-Sim PTX:   devPtr32 = 80040400
GPGPU-Sim PTX:   Name corresponding to textureReference: texEKey128
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0x80040400
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffff80040400
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 104
GPGPU-Sim PTX:   size = 176
GPGPU-Sim PTX:   texref = 0x6468e0, array = 0x2a63950
GPGPU-Sim PTX:   devPtr32 = 80040400
GPGPU-Sim PTX:   Name corresponding to textureReference: texDKey128
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0x80040400
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffff80040400
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 104
GPGPU-Sim PTX:   size = 176
GPGPU-Sim PTX:   texref = 0x646960, array = 0x2a63a10
GPGPU-Sim PTX:   devPtr32 = 80040400
GPGPU-Sim PTX:   Name corresponding to textureReference: texEKey
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0x80040400
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffff80040400
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 104
GPGPU-Sim PTX:   size = 176
GPGPU-Sim PTX:   texref = 0x6469e0, array = 0x2a63ad0
GPGPU-Sim PTX:   devPtr32 = 80040400
GPGPU-Sim PTX:   Name corresponding to textureReference: texDKey
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0x80040400
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffff80040400

ENCRYPTION.....


GPGPU-Sim PTX: cudaLaunch for 0x0x40b78d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13aesEncrypt128PjS_i' to stream 0, gridDim= (257,1,1) blockDim = (256,1,1) 
kernel '_Z13aesEncrypt128PjS_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(53,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 159712 (ipc=319.4) sim_rate=159712 (inst/sec) elapsed = 0:0:00:01 / Tue Apr 16 16:56:31 2019
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(35,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(49,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 368640 (ipc=368.6) sim_rate=184320 (inst/sec) elapsed = 0:0:00:02 / Tue Apr 16 16:56:32 2019
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(3,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 415360 (ipc=166.1) sim_rate=138453 (inst/sec) elapsed = 0:0:00:03 / Tue Apr 16 16:56:33 2019
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 447520 (ipc=99.4) sim_rate=111880 (inst/sec) elapsed = 0:0:00:04 / Tue Apr 16 16:56:34 2019
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(24,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 527168 (ipc=87.9) sim_rate=105433 (inst/sec) elapsed = 0:0:00:05 / Tue Apr 16 16:56:35 2019
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(43,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(34,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(11,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(4,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 969728 (ipc=138.5) sim_rate=161621 (inst/sec) elapsed = 0:0:00:06 / Tue Apr 16 16:56:36 2019
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(66,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(26,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(47,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(63,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 1351072 (ipc=180.1) sim_rate=193010 (inst/sec) elapsed = 0:0:00:07 / Tue Apr 16 16:56:37 2019
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(82,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(9,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(83,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 1685856 (ipc=210.7) sim_rate=210732 (inst/sec) elapsed = 0:0:00:08 / Tue Apr 16 16:56:38 2019
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(79,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(87,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(8,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(59,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 2073472 (ipc=243.9) sim_rate=230385 (inst/sec) elapsed = 0:0:00:09 / Tue Apr 16 16:56:39 2019
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(60,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(0,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(67,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(8,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 2481056 (ipc=275.7) sim_rate=248105 (inst/sec) elapsed = 0:0:00:10 / Tue Apr 16 16:56:40 2019
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(64,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(66,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(47,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(21,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 2855456 (ipc=300.6) sim_rate=259586 (inst/sec) elapsed = 0:0:00:11 / Tue Apr 16 16:56:41 2019
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(66,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(5,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(9,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 3186752 (ipc=318.7) sim_rate=265562 (inst/sec) elapsed = 0:0:00:12 / Tue Apr 16 16:56:42 2019
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(45,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(82,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(27,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(54,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(71,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(13,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(15,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(39,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 3918624 (ipc=356.2) sim_rate=301432 (inst/sec) elapsed = 0:0:00:13 / Tue Apr 16 16:56:43 2019
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(76,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(11,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(51,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(65,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 4340384 (ipc=377.4) sim_rate=310027 (inst/sec) elapsed = 0:0:00:14 / Tue Apr 16 16:56:44 2019
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(21,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(2,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(58,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(14,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 4693056 (ipc=391.1) sim_rate=312870 (inst/sec) elapsed = 0:0:00:15 / Tue Apr 16 16:56:45 2019
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(28,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(54,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(84,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(46,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 5104832 (ipc=408.4) sim_rate=319052 (inst/sec) elapsed = 0:0:00:16 / Tue Apr 16 16:56:46 2019
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(16,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(58,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(11,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 5465216 (ipc=420.4) sim_rate=321483 (inst/sec) elapsed = 0:0:00:17 / Tue Apr 16 16:56:47 2019
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(41,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(60,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(62,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(12,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 5882912 (ipc=435.8) sim_rate=326828 (inst/sec) elapsed = 0:0:00:18 / Tue Apr 16 16:56:48 2019
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(1,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(75,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(4,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(43,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 6251136 (ipc=446.5) sim_rate=329007 (inst/sec) elapsed = 0:0:00:19 / Tue Apr 16 16:56:49 2019
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(41,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(34,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(5,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(56,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 6663840 (ipc=459.6) sim_rate=333192 (inst/sec) elapsed = 0:0:00:20 / Tue Apr 16 16:56:50 2019
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(68,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(60,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(31,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(40,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 7007328 (ipc=467.2) sim_rate=333682 (inst/sec) elapsed = 0:0:00:21 / Tue Apr 16 16:56:51 2019
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(47,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(6,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(18,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(79,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 7420608 (ipc=478.7) sim_rate=337300 (inst/sec) elapsed = 0:0:00:22 / Tue Apr 16 16:56:52 2019
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(41,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(5,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(67,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(25,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(42,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(26,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(78,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 8163968 (ipc=494.8) sim_rate=354955 (inst/sec) elapsed = 0:0:00:23 / Tue Apr 16 16:56:53 2019
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(85,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(4,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(14,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 8486368 (ipc=499.2) sim_rate=353598 (inst/sec) elapsed = 0:0:00:24 / Tue Apr 16 16:56:54 2019
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(82,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(23,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(27,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(31,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 8893312 (ipc=508.2) sim_rate=355732 (inst/sec) elapsed = 0:0:00:25 / Tue Apr 16 16:56:55 2019
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(3,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(47,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(21,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(81,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 9275072 (ipc=515.3) sim_rate=356733 (inst/sec) elapsed = 0:0:00:26 / Tue Apr 16 16:56:56 2019
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(14,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(30,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(62,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(5,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 9649792 (ipc=521.6) sim_rate=357399 (inst/sec) elapsed = 0:0:00:27 / Tue Apr 16 16:56:57 2019
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(17,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(30,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(56,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(24,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 10008864 (ipc=526.8) sim_rate=357459 (inst/sec) elapsed = 0:0:00:28 / Tue Apr 16 16:56:58 2019
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(75,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (19174,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(19175,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (19250,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(19251,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (19281,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(19282,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (19290,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(19291,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (19313,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(19314,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (19314,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(19315,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (19330,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(19331,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (19341,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(19342,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(79,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (19378,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(19379,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (19409,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(19410,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (19468,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(19469,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (19471,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(19472,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (19475,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(19476,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (19485,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(19486,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 10263040 (ipc=526.3) sim_rate=353897 (inst/sec) elapsed = 0:0:00:29 / Tue Apr 16 16:56:59 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (19502,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(19503,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (19530,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(19531,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(76,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (19561,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(19562,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (19564,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(19565,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (19592,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(19593,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (19620,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(19621,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (19630,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(19631,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (19651,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(19652,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (19721,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(19722,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(75,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (19740,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(19741,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (19744,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(19745,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (19747,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(19748,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (19783,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(19784,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (19796,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(19797,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (19798,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(19799,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (19811,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(19812,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (19833,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(19834,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (19864,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(19865,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (19873,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(19874,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(84,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (19957,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(19958,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (19969,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(19970,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (19978,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(19979,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 10531616 (ipc=526.6) sim_rate=339729 (inst/sec) elapsed = 0:0:00:31 / Tue Apr 16 16:57:01 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (20027,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(20028,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (20043,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(20044,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (20076,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(20077,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (20086,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(20087,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (20091,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(20092,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (20102,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(20103,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(117,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (20106,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(20107,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (20110,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(20111,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (20127,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(20128,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (20164,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(20165,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (20172,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(20173,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (20181,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(20182,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (20187,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(20188,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (20210,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(20211,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (20226,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(20227,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (20234,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(20235,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (20235,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(20236,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(131,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (20249,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(20250,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (20255,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(20256,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (20257,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(20258,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (20281,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(20282,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (20289,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(20290,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (20296,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(20297,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (20319,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(20320,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (20379,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(20380,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (20381,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(20382,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (20399,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(20400,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (20406,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(20407,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(150,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (20450,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(20451,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (20481,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(20482,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 10794080 (ipc=526.5) sim_rate=337315 (inst/sec) elapsed = 0:0:00:32 / Tue Apr 16 16:57:02 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (20506,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(20507,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (20530,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(20531,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (20537,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(20538,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (20566,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(20567,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (20568,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(20569,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (20574,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(20575,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (20597,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(20598,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (20605,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(20606,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (20630,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(20631,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (20667,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(20668,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (20690,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(20691,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (20718,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(20719,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (20760,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(20761,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(113,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 10908384 (ipc=519.4) sim_rate=330557 (inst/sec) elapsed = 0:0:00:33 / Tue Apr 16 16:57:03 2019
GPGPU-Sim uArch: Shader 13 finished CTA #5 (21020,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(21021,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(146,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (21242,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(21243,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(116,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (21271,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(21272,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (21322,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (21322,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(21323,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(21323,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (21354,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(21355,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (21357,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(21358,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (21359,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(21360,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (21363,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(21364,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (21366,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(21367,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (21371,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(21372,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(109,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(154,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 11294016 (ipc=525.3) sim_rate=322686 (inst/sec) elapsed = 0:0:00:35 / Tue Apr 16 16:57:05 2019
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(119,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(137,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(122,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(151,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 11725408 (ipc=533.0) sim_rate=325705 (inst/sec) elapsed = 0:0:00:36 / Tue Apr 16 16:57:06 2019
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(140,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(108,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(97,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(105,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 12166368 (ipc=540.7) sim_rate=328820 (inst/sec) elapsed = 0:0:00:37 / Tue Apr 16 16:57:07 2019
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(140,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(132,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(96,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(101,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(155,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 12611264 (ipc=548.3) sim_rate=331875 (inst/sec) elapsed = 0:0:00:38 / Tue Apr 16 16:57:08 2019
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(163,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(115,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(136,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(103,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 13033408 (ipc=554.6) sim_rate=334189 (inst/sec) elapsed = 0:0:00:39 / Tue Apr 16 16:57:09 2019
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(97,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(139,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(136,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(141,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 13461248 (ipc=560.9) sim_rate=328323 (inst/sec) elapsed = 0:0:00:41 / Tue Apr 16 16:57:11 2019
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(121,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(131,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(133,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(131,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 13864224 (ipc=565.9) sim_rate=330100 (inst/sec) elapsed = 0:0:00:42 / Tue Apr 16 16:57:12 2019
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(144,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(100,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(105,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(142,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 14265376 (ipc=570.6) sim_rate=331752 (inst/sec) elapsed = 0:0:00:43 / Tue Apr 16 16:57:13 2019
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(138,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(119,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(135,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(135,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 14656416 (ipc=574.8) sim_rate=333100 (inst/sec) elapsed = 0:0:00:44 / Tue Apr 16 16:57:14 2019
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(134,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(120,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(99,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(95,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 15056960 (ipc=579.1) sim_rate=334599 (inst/sec) elapsed = 0:0:00:45 / Tue Apr 16 16:57:15 2019
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(147,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(129,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(129,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(138,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 15462144 (ipc=583.5) sim_rate=336133 (inst/sec) elapsed = 0:0:00:46 / Tue Apr 16 16:57:16 2019
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(144,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(163,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(119,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(123,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 15861344 (ipc=587.5) sim_rate=337475 (inst/sec) elapsed = 0:0:00:47 / Tue Apr 16 16:57:17 2019
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(149,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(101,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(163,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(105,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 16264576 (ipc=591.4) sim_rate=338845 (inst/sec) elapsed = 0:0:00:48 / Tue Apr 16 16:57:18 2019
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(118,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(133,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(123,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(90,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 16671168 (ipc=595.4) sim_rate=340227 (inst/sec) elapsed = 0:0:00:49 / Tue Apr 16 16:57:19 2019
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(116,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(132,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(115,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(178,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 17080928 (ipc=599.3) sim_rate=341618 (inst/sec) elapsed = 0:0:00:50 / Tue Apr 16 16:57:20 2019
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(105,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(134,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(100,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(143,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 17485376 (ipc=602.9) sim_rate=342850 (inst/sec) elapsed = 0:0:00:51 / Tue Apr 16 16:57:21 2019
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(91,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(145,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(131,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (29404,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(29405,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(143,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (29466,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(29467,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (29469,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(29470,0)
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 17845888 (ipc=604.9) sim_rate=336714 (inst/sec) elapsed = 0:0:00:53 / Tue Apr 16 16:57:23 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (29533,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(29534,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (29565,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(29566,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(183,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (29594,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(29595,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (29613,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(29614,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (29650,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(29651,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (29660,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(29661,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (29664,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(29665,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (29738,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (29738,0), 5 CTAs running
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(185,0,0) tid=(191,0,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(29739,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(29739,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (29790,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(29791,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (29795,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(29796,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (29843,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(29844,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (29856,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(29857,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (29872,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (29872,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(29873,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(29874,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (29877,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(29878,0)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(158,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (29893,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(29894,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (29910,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(29911,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (29936,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(29937,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (29942,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(29943,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (29964,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(29965,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (29990,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(29991,0)
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 18177952 (ipc=605.9) sim_rate=330508 (inst/sec) elapsed = 0:0:00:55 / Tue Apr 16 16:57:25 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (30012,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(30013,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(188,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (30034,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(30035,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (30050,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(30051,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (30058,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(30059,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (30102,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(30103,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (30127,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(30128,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(124,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (30165,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(30166,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (30178,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(30179,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (30217,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(30218,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (30236,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(30237,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (30239,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(30240,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (30281,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(30282,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(150,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (30296,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(30297,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (30380,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(30381,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (30389,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(30390,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(127,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (30425,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(30426,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (30432,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(30433,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (30484,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(30485,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (30487,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(30488,0)
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 18547712 (ipc=608.1) sim_rate=331209 (inst/sec) elapsed = 0:0:00:56 / Tue Apr 16 16:57:26 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (30533,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(30534,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(174,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(147,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(127,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(139,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 18933952 (ipc=610.8) sim_rate=326447 (inst/sec) elapsed = 0:0:00:58 / Tue Apr 16 16:57:28 2019
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(169,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(196,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (31252,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(31253,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(152,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(137,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (31481,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(31482,0)
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 19310816 (ipc=613.0) sim_rate=327301 (inst/sec) elapsed = 0:0:00:59 / Tue Apr 16 16:57:29 2019
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(202,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(157,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(224,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (31987,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(31988,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(213,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 19699360 (ipc=615.6) sim_rate=328322 (inst/sec) elapsed = 0:0:01:00 / Tue Apr 16 16:57:30 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (32072,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(32073,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(158,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(171,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(218,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (32489,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(32490,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (32490,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(32491,0)
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 20084352 (ipc=618.0) sim_rate=329251 (inst/sec) elapsed = 0:0:01:01 / Tue Apr 16 16:57:31 2019
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(182,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (32548,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(32549,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(163,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (32740,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(32741,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(152,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (32821,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(32822,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (32832,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(32833,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (32841,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(32842,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (32857,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(32858,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(193,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 33000  inst.: 20476192 (ipc=620.5) sim_rate=325018 (inst/sec) elapsed = 0:0:01:03 / Tue Apr 16 16:57:33 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (33007,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(33008,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(220,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (33043,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(33044,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(163,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(189,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(184,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (33375,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(33376,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(167,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 20895200 (ipc=623.7) sim_rate=326487 (inst/sec) elapsed = 0:0:01:04 / Tue Apr 16 16:57:34 2019
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(197,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(171,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(188,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(181,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 34000  inst.: 21317792 (ipc=627.0) sim_rate=327966 (inst/sec) elapsed = 0:0:01:05 / Tue Apr 16 16:57:35 2019
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(218,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(152,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(175,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(196,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 21731968 (ipc=629.9) sim_rate=324357 (inst/sec) elapsed = 0:0:01:07 / Tue Apr 16 16:57:37 2019
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(156,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(198,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (34784,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(34785,0)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(150,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(153,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 35000  inst.: 22142848 (ipc=632.7) sim_rate=325630 (inst/sec) elapsed = 0:0:01:08 / Tue Apr 16 16:57:38 2019
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(198,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (35141,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(35142,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(152,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(215,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (35409,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(35410,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(171,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (35489,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(35490,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (35497,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(35498,0)
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 22529504 (ipc=634.6) sim_rate=326514 (inst/sec) elapsed = 0:0:01:09 / Tue Apr 16 16:57:39 2019
GPGPU-Sim uArch: Shader 10 finished CTA #4 (35501,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(35502,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (35568,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(35569,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(242,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (35594,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(35595,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (35653,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(35654,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (35666,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(35667,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(168,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (35746,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(35747,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (35812,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(35813,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (35823,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(35824,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(204,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (35858,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(35859,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(210,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (35955,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(35956,0)
GPGPU-Sim uArch: cycles simulated: 36000  inst.: 22926688 (ipc=636.9) sim_rate=322911 (inst/sec) elapsed = 0:0:01:11 / Tue Apr 16 16:57:41 2019
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(186,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (36198,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(36199,0)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(245,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (36291,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(36292,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(168,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(200,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (36460,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 23341216 (ipc=639.5) sim_rate=324183 (inst/sec) elapsed = 0:0:01:12 / Tue Apr 16 16:57:42 2019
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(197,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(205,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(214,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(185,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (36934,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 37000  inst.: 23768640 (ipc=642.4) sim_rate=321197 (inst/sec) elapsed = 0:0:01:14 / Tue Apr 16 16:57:44 2019
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(191,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(207,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(204,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(193,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (37447,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 24188064 (ipc=645.0) sim_rate=322507 (inst/sec) elapsed = 0:0:01:15 / Tue Apr 16 16:57:45 2019
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(218,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (37582,0), 5 CTAs running
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(200,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(190,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (37800,0), 5 CTAs running
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(210,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (37872,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (37960,0), 5 CTAs running
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(215,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 38000  inst.: 24600320 (ipc=647.4) sim_rate=323688 (inst/sec) elapsed = 0:0:01:16 / Tue Apr 16 16:57:46 2019
GPGPU-Sim uArch: Shader 3 finished CTA #5 (38007,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (38011,0), 5 CTAs running
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(246,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (38121,0), 4 CTAs running
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(221,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(203,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (38454,0), 5 CTAs running
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(209,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (38487,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 25007232 (ipc=649.5) sim_rate=324769 (inst/sec) elapsed = 0:0:01:17 / Tue Apr 16 16:57:47 2019
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(237,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (38622,0), 5 CTAs running
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(200,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(228,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(206,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 25423168 (ipc=651.9) sim_rate=325938 (inst/sec) elapsed = 0:0:01:18 / Tue Apr 16 16:57:48 2019
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(223,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(217,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(202,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(245,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 25837120 (ipc=654.1) sim_rate=327052 (inst/sec) elapsed = 0:0:01:19 / Tue Apr 16 16:57:49 2019
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(196,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(234,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(206,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (39932,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (39932,0), 4 CTAs running
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(230,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (39983,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (39986,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 40000  inst.: 26242304 (ipc=656.1) sim_rate=328028 (inst/sec) elapsed = 0:0:01:20 / Tue Apr 16 16:57:50 2019
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(202,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (40189,0), 3 CTAs running
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(216,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (40261,0), 2 CTAs running
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(210,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(238,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 40500  inst.: 26630464 (ipc=657.5) sim_rate=328771 (inst/sec) elapsed = 0:0:01:21 / Tue Apr 16 16:57:51 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (40558,0), 4 CTAs running
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(232,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (40619,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (40659,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (40668,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (40689,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (40693,0), 3 CTAs running
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(205,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (40789,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (40817,0), 4 CTAs running
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(225,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (40871,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (40873,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (40917,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (40921,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (40974,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (40996,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 41000  inst.: 26990144 (ipc=658.3) sim_rate=325182 (inst/sec) elapsed = 0:0:01:23 / Tue Apr 16 16:57:53 2019
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(231,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (41021,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (41022,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (41140,0), 5 CTAs running
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(216,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (41186,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (41244,0), 3 CTAs running
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(205,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(254,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (41431,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (41458,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (41466,0), 4 CTAs running
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(228,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(249,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(230,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(219,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 42000  inst.: 27717184 (ipc=659.9) sim_rate=329966 (inst/sec) elapsed = 0:0:01:24 / Tue Apr 16 16:57:54 2019
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(194,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(250,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (42363,0), 3 CTAs running
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(226,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (42395,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 28086304 (ipc=660.9) sim_rate=330427 (inst/sec) elapsed = 0:0:01:25 / Tue Apr 16 16:57:55 2019
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(219,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(226,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (42688,0), 2 CTAs running
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(251,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(250,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (42988,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 28447456 (ipc=661.6) sim_rate=330784 (inst/sec) elapsed = 0:0:01:26 / Tue Apr 16 16:57:56 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (43074,0), 1 CTAs running
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(232,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (43204,0), 3 CTAs running
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(244,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (43225,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (43268,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (43315,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (43329,0), 2 CTAs running
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(256,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (43478,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (43496,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 43500  inst.: 28769472 (ipc=661.4) sim_rate=330683 (inst/sec) elapsed = 0:0:01:27 / Tue Apr 16 16:57:57 2019
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(255,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (43581,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (43621,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (43643,0), 2 CTAs running
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(246,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(246,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (43863,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (43929,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (43953,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 29082112 (ipc=661.0) sim_rate=330478 (inst/sec) elapsed = 0:0:01:28 / Tue Apr 16 16:57:58 2019
GPGPU-Sim uArch: Shader 8 finished CTA #3 (44006,0), 2 CTAs running
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(256,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (44031,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (44059,0), 1 CTAs running
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(256,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (44308,0), 1 CTAs running
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(245,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (44471,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 29387712 (ipc=660.4) sim_rate=330199 (inst/sec) elapsed = 0:0:01:29 / Tue Apr 16 16:57:59 2019
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(248,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(241,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (44732,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (44775,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(232,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (44925,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 29641536 (ipc=658.7) sim_rate=329350 (inst/sec) elapsed = 0:0:01:30 / Tue Apr 16 16:58:00 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (45013,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (45100,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(252,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (45159,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (45188,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (45228,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (45250,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (45361,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (45366,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (45416,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(248,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (45600,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (45641,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (45661,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (45666,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (45780,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (45984,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: cycles simulated: 46000  inst.: 29890816 (ipc=649.8) sim_rate=328470 (inst/sec) elapsed = 0:0:01:31 / Tue Apr 16 16:58:01 2019
GPGPU-Sim uArch: Shader 4 finished CTA #4 (46028,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(242,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (46492,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(248,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (46969,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (47352,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (47380,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (47409,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (47463,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (48587,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: GPU detected kernel '_Z13aesEncrypt128PjS_i' finished on shader 10.
kernel_name = _Z13aesEncrypt128PjS_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 48588
gpu_sim_insn = 30066944
gpu_ipc =     618.8142
gpu_tot_sim_cycle = 48588
gpu_tot_sim_insn = 30066944
gpu_tot_ipc =     618.8142
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 10541
gpu_stall_icnt2sh    = 11149
gpu_total_sim_rate=330405

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 510247
	L1I_total_cache_misses = 39423
	L1I_total_cache_miss_rate = 0.0773
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29385
L1D_cache:
	L1D_cache_core[0]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 741
	L1D_cache_core[1]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 607
	L1D_cache_core[2]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 644
	L1D_cache_core[3]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 510
	L1D_cache_core[4]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 594
	L1D_cache_core[5]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 748
	L1D_cache_core[6]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 761
	L1D_cache_core[7]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 647
	L1D_cache_core[8]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 705
	L1D_cache_core[9]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 865
	L1D_cache_core[11]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 642
	L1D_cache_core[12]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 608
	L1D_cache_core[13]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 731
	L1D_cache_core[14]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 792
	L1D_total_cache_accesses = 4112
	L1D_total_cache_misses = 4112
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 10394
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 28784
	L1C_total_cache_misses = 2007
	L1C_total_cache_miss_rate = 0.0697
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 72239
L1T_cache:
	L1T_total_cache_accesses = 22616
	L1T_total_cache_misses = 30
	L1T_total_cache_miss_rate = 0.0013
	L1T_total_cache_pending_hits = 22586
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10330
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26777
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2007
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 72239
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 22586
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 64
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 470824
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 39423
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29385
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 914, 914, 914, 914, 914, 914, 914, 914, 
gpgpu_n_tot_thrd_icount = 30066944
gpgpu_n_tot_w_icount = 939592
gpgpu_n_stall_shd_mem = 164505
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2056
gpgpu_n_mem_write_global = 2056
gpgpu_n_mem_texture = 30
gpgpu_n_mem_const = 990
gpgpu_n_load_insn  = 65792
gpgpu_n_store_insn = 65792
gpgpu_n_shmem_insn = 6644992
gpgpu_n_tex_insn = 723712
gpgpu_n_const_mem_insn = 526336
gpgpu_n_param_mem_insn = 131584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 80463
gpgpu_stall_shd_mem[c_mem][bk_conf] = 80463
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 73648
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10394
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:262629	W0_Idle:74065	W0_Scoreboard:103560	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:939592
traffic_breakdown_coretomem[CONST_ACC_R] = 7920 {8:990,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16448 {8:2056,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 279616 {136:2056,}
traffic_breakdown_coretomem[INST_ACC_R] = 23536 {8:2942,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 240 {8:30,}
traffic_breakdown_memtocore[CONST_ACC_R] = 71280 {72:990,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 279616 {136:2056,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16448 {8:2056,}
traffic_breakdown_memtocore[INST_ACC_R] = 400112 {136:2942,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 4080 {136:30,}
maxmrqlatency = 624 
maxdqlatency = 0 
maxmflatency = 1372 
averagemflatency = 397 
max_icnt2mem_latency = 491 
max_icnt2sh_latency = 48587 
mrq_lat_table:2161 	633 	315 	438 	502 	417 	841 	817 	56 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	3 	2 	17 	996 	2876 	996 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	5290 	1368 	1167 	179 	7 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1360 	1054 	589 	73 	0 	0 	0 	0 	0 	0 	0 	1152 	904 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	1 	12 	44 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         2         2         0         0        10        10        32        32        32        32        32        32         0         0         0         0 
dram[1]:         2         2         0         0        10        10        32        32        32        32        32        32         0         0         0         0 
dram[2]:         4         2         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
dram[3]:         4         2         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
dram[4]:         4         2         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
dram[5]:         3         2         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
maximum service time to same row:
dram[0]:     13300     11403     19879     19879     28066     28036     31391     31384     38859     38504     24295     24485     21135     21134     30824     30662 
dram[1]:     10541     12319     19868     19939     28006     28039     31048     31389     39183     38512     23946     24506     21147     21138     30822     30849 
dram[2]:     11486     13224     19841     19946     28006     28066     31051     31384     39189     38552     23936     24506     21143     21241     30825     30649 
dram[3]:     10534     14109     19914     19772     28006     28082     31063     31379     39208     38864     23945     24224     21144     21204     30828     30671 
dram[4]:      6960     15027     19893     19782     28062     28087     31093     31384     39221     38867     23908     24234     21132     21263     30579     30688 
dram[5]:     10566     15938     19882     19857     28030     28090     31366     31406     38500     38870     24476     24238     21114     21230     30582     30690 
average row accesses per activate:
dram[0]: 11.500000 34.000000 64.000000 64.000000 37.000000 37.000000 48.000000 48.000000 48.000000 48.000000 30.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 11.666667 34.000000 64.000000 64.000000 37.000000 37.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 34.500000 34.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 34.000000 34.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 22.666666 34.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 34.500000 34.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 6233/165 = 37.775757
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        39        36        32        32        42        42        64        64        64        64        46        44        32        32        32        32 
dram[1]:        40        36        32        32        42        42        64        64        64        64        44        44        32        32        32        32 
dram[2]:        39        36        32        32        42        44        64        64        64        64        44        44        32        32        32        32 
dram[3]:        38        36        32        32        42        44        64        64        64        64        44        44        32        32        32        32 
dram[4]:        38        36        32        32        42        44        64        64        64        64        44        44        32        32        32        32 
dram[5]:        37        36        32        32        42        44        64        64        64        64        44        44        32        32        32        32 
total reads: 4177
bank skew: 64/32 = 2.00
chip skew: 697/695 = 1.00
number of total write accesses:
dram[0]:        30        32        32        32        32        32        32        32        32        32        14        12         0         0         0         0 
dram[1]:        30        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
dram[2]:        30        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
dram[3]:        30        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
dram[4]:        30        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
dram[5]:        32        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
total reads: 2056
min_bank_accesses = 0!
chip skew: 344/342 = 1.01
average mf latency per bank:
dram[0]:        481       435       528       463       216       250       237       230       246       232       364       419       294       292       277       268
dram[1]:        560       443       494       483       214       262       243       236       259       231       417       389       309       286       281       270
dram[2]:        598       448       476       493       219       270       242       234       266       264       412       442       297       308       283       266
dram[3]:        576       445       517       453       210       190       226       222       249       248       383       413       290       281       280       270
dram[4]:        590       451       523       459       202       196       227       247       236       264       431       444       301       292       266       269
dram[5]:        484       450       459       491       254       212       242       236       234       266       403       426       284       294       268       274
maximum mf latency per bank:
dram[0]:       1094      1088      1367      1350       550       805       592       533       685       691       752       829       399       439       359       337
dram[1]:       1064      1096      1300      1328       488       813       603       573       770       609       820       754       402       355       380       342
dram[2]:       1062      1130      1287      1331       592       836       620       593       779       785       822       857       392       395       376       302
dram[3]:       1113      1136      1317      1301       506       511       541       556       712       718       770       797       397       340       381       349
dram[4]:       1071      1132      1372      1320       468       507       515       621       726       796       845       856       487       361       321       317
dram[5]:       1101      1129      1295      1349       814       537       571       598       699       735       794       806       403       363       326       351

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0x80080280, atomic=0 1 entries : 0x7f4c31a19af0 :  mf: uid=679832, sid10:w43, part=0, addr=0x80080280, load , size=128, unknown  status = IN_PARTITION_DRAM (48579), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64135 n_nop=62007 n_act=31 n_pre=15 n_req=1041 n_rd=1394 n_write=688 bw_util=0.06493
n_activity=11462 dram_eff=0.3633
bk0: 78a 62625i bk1: 72a 62652i bk2: 64a 62248i bk3: 64a 62107i bk4: 84a 62904i bk5: 84a 62729i bk6: 128a 62901i bk7: 128a 62942i bk8: 128a 63128i bk9: 128a 62970i bk10: 92a 63394i bk11: 88a 63332i bk12: 64a 63918i bk13: 64a 63882i bk14: 64a 63967i bk15: 64a 63973i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.0726
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64135 n_nop=62011 n_act=32 n_pre=16 n_req=1038 n_rd=1392 n_write=684 bw_util=0.06474
n_activity=11227 dram_eff=0.3698
bk0: 80a 62576i bk1: 72a 62650i bk2: 64a 62194i bk3: 64a 62162i bk4: 84a 62817i bk5: 84a 62672i bk6: 128a 62929i bk7: 128a 62942i bk8: 128a 63018i bk9: 128a 62964i bk10: 88a 63479i bk11: 88a 63309i bk12: 64a 63914i bk13: 64a 63834i bk14: 64a 63970i bk15: 64a 63973i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.04692
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x80080480, atomic=0 1 entries : 0x7f4c31a19dc0 :  mf: uid=679833, sid10:w47, part=2, addr=0x80080480, load , size=128, unknown  status = IN_PARTITION_DRAM (48585), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64135 n_nop=62017 n_act=28 n_pre=12 n_req=1039 n_rd=1394 n_write=684 bw_util=0.0648
n_activity=10985 dram_eff=0.3783
bk0: 78a 62671i bk1: 72a 62612i bk2: 64a 62160i bk3: 64a 62084i bk4: 84a 62781i bk5: 88a 62621i bk6: 128a 62961i bk7: 128a 62794i bk8: 128a 63058i bk9: 128a 62851i bk10: 88a 63516i bk11: 88a 63361i bk12: 64a 63912i bk13: 64a 63890i bk14: 64a 63959i bk15: 64a 63963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.04626
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64135 n_nop=62019 n_act=28 n_pre=12 n_req=1038 n_rd=1392 n_write=684 bw_util=0.06474
n_activity=11229 dram_eff=0.3698
bk0: 76a 62645i bk1: 72a 62603i bk2: 64a 62189i bk3: 64a 62134i bk4: 84a 62864i bk5: 88a 62865i bk6: 128a 62931i bk7: 128a 62864i bk8: 128a 63090i bk9: 128a 62910i bk10: 88a 63513i bk11: 88a 63329i bk12: 64a 63909i bk13: 64a 63916i bk14: 64a 63960i bk15: 64a 63962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.987511
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64135 n_nop=62017 n_act=29 n_pre=13 n_req=1038 n_rd=1392 n_write=684 bw_util=0.06474
n_activity=11271 dram_eff=0.3684
bk0: 76a 62664i bk1: 72a 62610i bk2: 64a 62211i bk3: 64a 62240i bk4: 84a 62847i bk5: 88a 62900i bk6: 128a 62942i bk7: 128a 62834i bk8: 128a 63088i bk9: 128a 63026i bk10: 88a 63502i bk11: 88a 63308i bk12: 64a 63910i bk13: 64a 63901i bk14: 64a 63983i bk15: 64a 63970i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.00006
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64135 n_nop=62017 n_act=28 n_pre=12 n_req=1039 n_rd=1390 n_write=688 bw_util=0.0648
n_activity=11173 dram_eff=0.372
bk0: 74a 62667i bk1: 72a 62615i bk2: 64a 62130i bk3: 64a 62213i bk4: 84a 62784i bk5: 88a 62767i bk6: 128a 62975i bk7: 128a 62765i bk8: 128a 63056i bk9: 128a 62984i bk10: 88a 63551i bk11: 88a 63293i bk12: 64a 63904i bk13: 64a 63863i bk14: 64a 63957i bk15: 64a 63948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.05725

========= L2 cache stats =========
L2_cache_bank[0]: Access = 765, Miss = 351, Miss_rate = 0.459, Pending_hits = 19, Reservation_fails = 717
L2_cache_bank[1]: Access = 626, Miss = 346, Miss_rate = 0.553, Pending_hits = 11, Reservation_fails = 439
L2_cache_bank[2]: Access = 795, Miss = 350, Miss_rate = 0.440, Pending_hits = 23, Reservation_fails = 546
L2_cache_bank[3]: Access = 634, Miss = 346, Miss_rate = 0.546, Pending_hits = 12, Reservation_fails = 425
L2_cache_bank[4]: Access = 740, Miss = 349, Miss_rate = 0.472, Pending_hits = 19, Reservation_fails = 635
L2_cache_bank[5]: Access = 632, Miss = 348, Miss_rate = 0.551, Pending_hits = 10, Reservation_fails = 403
L2_cache_bank[6]: Access = 630, Miss = 348, Miss_rate = 0.552, Pending_hits = 16, Reservation_fails = 479
L2_cache_bank[7]: Access = 638, Miss = 348, Miss_rate = 0.545, Pending_hits = 10, Reservation_fails = 372
L2_cache_bank[8]: Access = 691, Miss = 348, Miss_rate = 0.504, Pending_hits = 20, Reservation_fails = 497
L2_cache_bank[9]: Access = 636, Miss = 348, Miss_rate = 0.547, Pending_hits = 10, Reservation_fails = 460
L2_cache_bank[10]: Access = 653, Miss = 347, Miss_rate = 0.531, Pending_hits = 11, Reservation_fails = 377
L2_cache_bank[11]: Access = 634, Miss = 348, Miss_rate = 0.549, Pending_hits = 8, Reservation_fails = 517
L2_total_cache_accesses = 8074
L2_total_cache_misses = 4177
L2_total_cache_miss_rate = 0.5173
L2_total_cache_pending_hits = 169
L2_total_cache_reservation_fails = 5867
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2485
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 880
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 76
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 865
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 151
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2826
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 87
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 29
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2364
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.029

icnt_total_pkts_mem_to_simt=30166
icnt_total_pkts_simt_to_mem=16298
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.8412
	minimum = 6
	maximum = 450
Network latency average = 11.6785
	minimum = 6
	maximum = 439
Slowest packet = 139b
Flit latency average = 10.331
	minimum = 6
	maximum = 435
Slowest flit = 3713
Fragmentation average = 0.15005
	minimum = 0
	maximum = 417
Injected packet rate average = 0.0123091
	minimum = 0.0106199 (at node d)
	maximum = 0.0163621 (at node 11)
Accepted packet rate average = 0.0123091
	minimum = 0.0106199 (at node d)
	maximum = 0.0163621 (at node 11)
Injected flit rate average = 0.035418
	minimum = 0.0211575 (at node d)
	maximum = 0.063493 (at node 11)
Accepted flit rate average= 0.035418
	minimum = 0.0269614 (at node 15)
	maximum = 0.0432 (at node c)
Injected packet length average = 2.87738
Accepted packet length average = 2.87738
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.8412 (1 samples)
	minimum = 6 (1 samples)
	maximum = 450 (1 samples)
Network latency average = 11.6785 (1 samples)
	minimum = 6 (1 samples)
	maximum = 439 (1 samples)
Flit latency average = 10.331 (1 samples)
	minimum = 6 (1 samples)
	maximum = 435 (1 samples)
Fragmentation average = 0.15005 (1 samples)
	minimum = 0 (1 samples)
	maximum = 417 (1 samples)
Injected packet rate average = 0.0123091 (1 samples)
	minimum = 0.0106199 (1 samples)
	maximum = 0.0163621 (1 samples)
Accepted packet rate average = 0.0123091 (1 samples)
	minimum = 0.0106199 (1 samples)
	maximum = 0.0163621 (1 samples)
Injected flit rate average = 0.035418 (1 samples)
	minimum = 0.0211575 (1 samples)
	maximum = 0.063493 (1 samples)
Accepted flit rate average = 0.035418 (1 samples)
	minimum = 0.0269614 (1 samples)
	maximum = 0.0432 (1 samples)
Injected packet size average = 2.87738 (1 samples)
Accepted packet size average = 2.87738 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 31 sec (91 sec)
gpgpu_simulation_rate = 330405 (inst/sec)
gpgpu_simulation_rate = 533 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPU processing time: 90576.960938 (ms)
Total processing time: 90606.992188 (ms)


###############################################################

