Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Jun 12 14:53:53 2024
| Host         : LAPTOP-93A21ICM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file max_diff_timing_summary_routed.rpt -pb max_diff_timing_summary_routed.pb -rpx max_diff_timing_summary_routed.rpx -warn_on_violation
| Design       : max_diff
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     54          
TIMING-20  Warning           Non-clocked latch               14          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (106)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (154)
5. checking no_input_delay (26)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (106)
--------------------------
 There are 54 register/latch pins with no clock driven by root clock pin: Clk (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: CTRL_UNIT/FSM_onehot_state_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: CTRL_UNIT/FSM_onehot_state_reg[11]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: CTRL_UNIT/FSM_onehot_state_reg[13]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: CTRL_UNIT/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: CTRL_UNIT/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CTRL_UNIT/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CTRL_UNIT/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: CTRL_UNIT/FSM_onehot_state_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CTRL_UNIT/FSM_onehot_state_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: CTRL_UNIT/FSM_onehot_state_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (154)
--------------------------------------------------
 There are 154 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (26)
-------------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  172          inf        0.000                      0                  172           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           172 Endpoints
Min Delay           172 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 N[1]
                            (input port)
  Destination:            ALUResult[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.788ns  (logic 3.791ns (43.137%)  route 4.997ns (56.863%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N24                                               0.000     0.000 r  N[1] (IN)
                         net (fo=0)                   0.000     0.000    N[1]
    N24                  IBUF (Prop_ibuf_I_O)         0.847     0.847 r  N_IBUF[1]_inst/O
                         net (fo=1, routed)           1.321     2.169    CTRL_UNIT/N_IBUF[1]
    SLICE_X1Y26          LUT6 (Prop_lut6_I4_O)        0.053     2.222 f  CTRL_UNIT/ALUResult_OBUF[1]_inst_i_5/O
                         net (fo=2, routed)           0.673     2.895    CTRL_UNIT/ALUResult_OBUF[1]_inst_i_5_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I3_O)        0.053     2.948 r  CTRL_UNIT/ALUResult_OBUF[3]_inst_i_2/O
                         net (fo=7, routed)           0.351     3.299    CTRL_UNIT/DATAPATH_UNIT/alu_i/adder/C_2
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.056     3.355 r  CTRL_UNIT/ALUResult_OBUF[6]_inst_i_6/O
                         net (fo=9, routed)           0.663     4.018    CTRL_UNIT/DATAPATH_UNIT/alu_i/adder/C_4
    SLICE_X2Y23          LUT5 (Prop_lut5_I0_O)        0.173     4.191 r  CTRL_UNIT/ALUResult_OBUF[7]_inst_i_5/O
                         net (fo=6, routed)           0.374     4.565    CTRL_UNIT/DATAPATH_UNIT/alu_i/adder/C_6
    SLICE_X2Y23          LUT4 (Prop_lut4_I3_O)        0.168     4.733 r  CTRL_UNIT/ALUResult_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.615     6.348    ALUResult_OBUF[7]
    R17                  OBUF (Prop_obuf_I_O)         2.441     8.788 r  ALUResult_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.788    ALUResult[7]
    R17                                                               r  ALUResult[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N[1]
                            (input port)
  Destination:            ALUResult[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.623ns  (logic 3.640ns (42.216%)  route 4.983ns (57.784%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N24                                               0.000     0.000 r  N[1] (IN)
                         net (fo=0)                   0.000     0.000    N[1]
    N24                  IBUF (Prop_ibuf_I_O)         0.847     0.847 r  N_IBUF[1]_inst/O
                         net (fo=1, routed)           1.321     2.169    CTRL_UNIT/N_IBUF[1]
    SLICE_X1Y26          LUT6 (Prop_lut6_I4_O)        0.053     2.222 f  CTRL_UNIT/ALUResult_OBUF[1]_inst_i_5/O
                         net (fo=2, routed)           0.673     2.895    CTRL_UNIT/ALUResult_OBUF[1]_inst_i_5_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I3_O)        0.053     2.948 r  CTRL_UNIT/ALUResult_OBUF[3]_inst_i_2/O
                         net (fo=7, routed)           0.351     3.299    CTRL_UNIT/DATAPATH_UNIT/alu_i/adder/C_2
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.056     3.355 r  CTRL_UNIT/ALUResult_OBUF[6]_inst_i_6/O
                         net (fo=9, routed)           0.809     4.164    CTRL_UNIT/DATAPATH_UNIT/alu_i/adder/C_4
    SLICE_X3Y23          LUT4 (Prop_lut4_I0_O)        0.170     4.334 r  CTRL_UNIT/ALUResult_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.828     6.162    ALUResult_OBUF[5]
    M19                  OBUF (Prop_obuf_I_O)         2.461     8.623 r  ALUResult_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.623    ALUResult[5]
    M19                                                               r  ALUResult[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N[1]
                            (input port)
  Destination:            ALUResult[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.334ns  (logic 3.597ns (43.161%)  route 4.737ns (56.839%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N24                                               0.000     0.000 r  N[1] (IN)
                         net (fo=0)                   0.000     0.000    N[1]
    N24                  IBUF (Prop_ibuf_I_O)         0.847     0.847 r  N_IBUF[1]_inst/O
                         net (fo=1, routed)           1.321     2.169    CTRL_UNIT/N_IBUF[1]
    SLICE_X1Y26          LUT6 (Prop_lut6_I4_O)        0.053     2.222 f  CTRL_UNIT/ALUResult_OBUF[1]_inst_i_5/O
                         net (fo=2, routed)           0.673     2.895    CTRL_UNIT/ALUResult_OBUF[1]_inst_i_5_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I3_O)        0.053     2.948 r  CTRL_UNIT/ALUResult_OBUF[3]_inst_i_2/O
                         net (fo=7, routed)           0.351     3.299    CTRL_UNIT/DATAPATH_UNIT/alu_i/adder/C_2
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.056     3.355 r  CTRL_UNIT/ALUResult_OBUF[6]_inst_i_6/O
                         net (fo=9, routed)           0.663     4.018    CTRL_UNIT/DATAPATH_UNIT/alu_i/adder/C_4
    SLICE_X2Y23          LUT3 (Prop_lut3_I2_O)        0.170     4.188 r  CTRL_UNIT/ALUResult_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.728     5.916    ALUResult_OBUF[4]
    U17                  OBUF (Prop_obuf_I_O)         2.417     8.334 r  ALUResult_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.334    ALUResult[4]
    U17                                                               r  ALUResult[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N[1]
                            (input port)
  Destination:            ALUResult[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.175ns  (logic 3.640ns (44.519%)  route 4.536ns (55.481%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N24                                               0.000     0.000 r  N[1] (IN)
                         net (fo=0)                   0.000     0.000    N[1]
    N24                  IBUF (Prop_ibuf_I_O)         0.847     0.847 r  N_IBUF[1]_inst/O
                         net (fo=1, routed)           1.321     2.169    CTRL_UNIT/N_IBUF[1]
    SLICE_X1Y26          LUT6 (Prop_lut6_I4_O)        0.053     2.222 f  CTRL_UNIT/ALUResult_OBUF[1]_inst_i_5/O
                         net (fo=2, routed)           0.673     2.895    CTRL_UNIT/ALUResult_OBUF[1]_inst_i_5_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I3_O)        0.053     2.948 r  CTRL_UNIT/ALUResult_OBUF[3]_inst_i_2/O
                         net (fo=7, routed)           0.351     3.299    CTRL_UNIT/DATAPATH_UNIT/alu_i/adder/C_2
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.056     3.355 r  CTRL_UNIT/ALUResult_OBUF[6]_inst_i_6/O
                         net (fo=9, routed)           0.329     3.684    CTRL_UNIT/DATAPATH_UNIT/alu_i/adder/C_4
    SLICE_X2Y25          LUT6 (Prop_lut6_I4_O)        0.170     3.854 r  CTRL_UNIT/ALUResult_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           1.861     5.715    ALUResult_OBUF[6]
    N18                  OBUF (Prop_obuf_I_O)         2.460     8.175 r  ALUResult_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.175    ALUResult[6]
    N18                                                               r  ALUResult[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N[1]
                            (input port)
  Destination:            ALUResult[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.965ns  (logic 3.557ns (44.652%)  route 4.409ns (55.348%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N24                                               0.000     0.000 r  N[1] (IN)
                         net (fo=0)                   0.000     0.000    N[1]
    N24                  IBUF (Prop_ibuf_I_O)         0.847     0.847 r  N_IBUF[1]_inst/O
                         net (fo=1, routed)           1.321     2.169    CTRL_UNIT/N_IBUF[1]
    SLICE_X1Y26          LUT6 (Prop_lut6_I4_O)        0.053     2.222 f  CTRL_UNIT/ALUResult_OBUF[1]_inst_i_5/O
                         net (fo=2, routed)           0.673     2.895    CTRL_UNIT/ALUResult_OBUF[1]_inst_i_5_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I3_O)        0.053     2.948 r  CTRL_UNIT/ALUResult_OBUF[3]_inst_i_2/O
                         net (fo=7, routed)           0.581     3.529    CTRL_UNIT/DATAPATH_UNIT/alu_i/adder/C_2
    SLICE_X0Y23          LUT4 (Prop_lut4_I0_O)        0.068     3.597 r  CTRL_UNIT/ALUResult_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.833     5.430    ALUResult_OBUF[3]
    T17                  OBUF (Prop_obuf_I_O)         2.535     7.965 r  ALUResult_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.965    ALUResult[3]
    T17                                                               r  ALUResult[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N[1]
                            (input port)
  Destination:            ALUResult[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.688ns  (logic 3.452ns (44.906%)  route 4.236ns (55.094%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N24                                               0.000     0.000 r  N[1] (IN)
                         net (fo=0)                   0.000     0.000    N[1]
    N24                  IBUF (Prop_ibuf_I_O)         0.847     0.847 r  N_IBUF[1]_inst/O
                         net (fo=1, routed)           1.321     2.169    CTRL_UNIT/N_IBUF[1]
    SLICE_X1Y26          LUT6 (Prop_lut6_I4_O)        0.053     2.222 f  CTRL_UNIT/ALUResult_OBUF[1]_inst_i_5/O
                         net (fo=2, routed)           0.673     2.895    CTRL_UNIT/ALUResult_OBUF[1]_inst_i_5_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I3_O)        0.053     2.948 r  CTRL_UNIT/ALUResult_OBUF[3]_inst_i_2/O
                         net (fo=7, routed)           0.351     3.299    CTRL_UNIT/DATAPATH_UNIT/alu_i/adder/C_2
    SLICE_X0Y25          LUT3 (Prop_lut3_I2_O)        0.053     3.352 r  CTRL_UNIT/ALUResult_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.890     5.242    ALUResult_OBUF[2]
    R18                  OBUF (Prop_obuf_I_O)         2.446     7.688 r  ALUResult_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.688    ALUResult[2]
    R18                                                               r  ALUResult[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N[1]
                            (input port)
  Destination:            ALUResult[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.425ns  (logic 3.531ns (47.557%)  route 3.894ns (52.443%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N24                                               0.000     0.000 r  N[1] (IN)
                         net (fo=0)                   0.000     0.000    N[1]
    N24                  IBUF (Prop_ibuf_I_O)         0.847     0.847 r  N_IBUF[1]_inst/O
                         net (fo=1, routed)           1.321     2.169    CTRL_UNIT/N_IBUF[1]
    SLICE_X1Y26          LUT6 (Prop_lut6_I4_O)        0.053     2.222 r  CTRL_UNIT/ALUResult_OBUF[1]_inst_i_5/O
                         net (fo=2, routed)           0.673     2.895    CTRL_UNIT/ALUResult_OBUF[1]_inst_i_5_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I4_O)        0.065     2.960 r  CTRL_UNIT/ALUResult_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           1.899     4.859    ALUResult_OBUF[1]
    P18                  OBUF (Prop_obuf_I_O)         2.566     7.425 r  ALUResult_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.425    ALUResult[1]
    P18                                                               r  ALUResult[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N[0]
                            (input port)
  Destination:            ALUResult[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.329ns  (logic 3.518ns (48.008%)  route 3.810ns (51.992%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N26                                               0.000     0.000 r  N[0] (IN)
                         net (fo=0)                   0.000     0.000    N[0]
    N26                  IBUF (Prop_ibuf_I_O)         0.858     0.858 r  N_IBUF[0]_inst/O
                         net (fo=1, routed)           1.393     2.250    CTRL_UNIT/N_IBUF[0]
    SLICE_X3Y26          LUT6 (Prop_lut6_I2_O)        0.053     2.303 r  CTRL_UNIT/ALUResult_OBUF[1]_inst_i_3/O
                         net (fo=5, routed)           0.560     2.864    CTRL_UNIT/ALUResult_OBUF[1]_inst_i_3_n_0
    SLICE_X2Y23          LUT3 (Prop_lut3_I1_O)        0.063     2.927 r  CTRL_UNIT/ALUResult_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.858     4.784    ALUResult_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         2.545     7.329 r  ALUResult_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.329    ALUResult[0]
    U16                                                               r  ALUResult[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AddressOut[1]
                            (input port)
  Destination:            MemAddress[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.135ns  (logic 3.347ns (54.553%)  route 2.788ns (45.447%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 r  AddressOut[1] (IN)
                         net (fo=0)                   0.000     0.000    AddressOut[1]
    N22                  IBUF (Prop_ibuf_I_O)         0.849     0.849 r  AddressOut_IBUF[1]_inst/O
                         net (fo=1, routed)           1.079     1.928    CTRL_UNIT/AddressOut_IBUF[1]
    SLICE_X0Y24          LUT3 (Prop_lut3_I0_O)        0.053     1.981 r  CTRL_UNIT/MemAddress_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.709     3.690    MemAddress_OBUF[1]
    N17                  OBUF (Prop_obuf_I_O)         2.444     6.135 r  MemAddress_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.135    MemAddress[1]
    N17                                                               r  MemAddress[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AddressOut[3]
                            (input port)
  Destination:            MemAddress[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.024ns  (logic 3.464ns (57.511%)  route 2.560ns (42.489%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N23                                               0.000     0.000 r  AddressOut[3] (IN)
                         net (fo=0)                   0.000     0.000    AddressOut[3]
    N23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  AddressOut_IBUF[3]_inst/O
                         net (fo=1, routed)           0.884     1.729    CTRL_UNIT/AddressOut_IBUF[3]
    SLICE_X0Y24          LUT3 (Prop_lut3_I0_O)        0.062     1.791 r  CTRL_UNIT/MemAddress_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.675     3.467    MemAddress_OBUF[3]
    T19                  OBUF (Prop_obuf_I_O)         2.557     6.024 r  MemAddress_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.024    MemAddress[3]
    T19                                                               r  MemAddress[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CTRL_UNIT/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CTRL_UNIT/FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.118ns (60.258%)  route 0.078ns (39.742%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDCE                         0.000     0.000 r  CTRL_UNIT/FSM_onehot_state_reg[2]/C
    SLICE_X2Y27          FDCE (Prop_fdce_C_Q)         0.118     0.118 r  CTRL_UNIT/FSM_onehot_state_reg[2]/Q
                         net (fo=6, routed)           0.078     0.196    CTRL_UNIT/FSM_onehot_state_reg_n_0_[2]
    SLICE_X2Y27          FDCE                                         r  CTRL_UNIT/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CTRL_UNIT/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CTRL_UNIT/FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.212ns  (logic 0.107ns (50.409%)  route 0.105ns (49.591%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDCE                         0.000     0.000 r  CTRL_UNIT/FSM_onehot_state_reg[3]/C
    SLICE_X2Y27          FDCE (Prop_fdce_C_Q)         0.107     0.107 r  CTRL_UNIT/FSM_onehot_state_reg[3]/Q
                         net (fo=5, routed)           0.105     0.212    CTRL_UNIT/FSM_onehot_state_reg_n_0_[3]
    SLICE_X2Y26          FDCE                                         r  CTRL_UNIT/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CTRL_UNIT/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CTRL_UNIT/FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.128ns (58.297%)  route 0.092ns (41.703%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE                         0.000     0.000 r  CTRL_UNIT/FSM_onehot_state_reg[12]/C
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  CTRL_UNIT/FSM_onehot_state_reg[12]/Q
                         net (fo=2, routed)           0.092     0.192    CTRL_UNIT/FSM_onehot_state_reg_n_0_[12]
    SLICE_X2Y27          LUT6 (Prop_lut6_I4_O)        0.028     0.220 r  CTRL_UNIT/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.220    CTRL_UNIT/FSM_onehot_state[2]_i_1_n_0
    SLICE_X2Y27          FDCE                                         r  CTRL_UNIT/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CTRL_UNIT/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            CTRL_UNIT/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.157ns (71.407%)  route 0.063ns (28.593%))
  Logic Levels:           2  (FDPE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDPE                         0.000     0.000 r  CTRL_UNIT/FSM_onehot_state_reg[0]/C
    SLICE_X1Y35          FDPE (Prop_fdpe_C_Q)         0.091     0.091 r  CTRL_UNIT/FSM_onehot_state_reg[0]/Q
                         net (fo=2, routed)           0.063     0.154    CTRL_UNIT/FSM_onehot_state_reg_n_0_[0]
    SLICE_X1Y35          LUT2 (Prop_lut2_I0_O)        0.066     0.220 r  CTRL_UNIT/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.220    CTRL_UNIT/FSM_onehot_state[1]_i_1_n_0
    SLICE_X1Y35          FDCE                                         r  CTRL_UNIT/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CTRL_UNIT/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CTRL_UNIT/FSM_onehot_state_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.222ns  (logic 0.128ns (57.771%)  route 0.094ns (42.229%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE                         0.000     0.000 r  CTRL_UNIT/FSM_onehot_state_reg[12]/C
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  CTRL_UNIT/FSM_onehot_state_reg[12]/Q
                         net (fo=2, routed)           0.094     0.194    CTRL_UNIT/FSM_onehot_state_reg_n_0_[12]
    SLICE_X2Y27          LUT6 (Prop_lut6_I0_O)        0.028     0.222 r  CTRL_UNIT/FSM_onehot_state[13]_i_1/O
                         net (fo=1, routed)           0.000     0.222    CTRL_UNIT/FSM_onehot_state[13]_i_1_n_0
    SLICE_X2Y27          FDCE                                         r  CTRL_UNIT/FSM_onehot_state_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CTRL_UNIT/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CTRL_UNIT/FSM_onehot_state_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.235ns  (logic 0.107ns (45.583%)  route 0.128ns (54.417%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDCE                         0.000     0.000 r  CTRL_UNIT/FSM_onehot_state_reg[10]/C
    SLICE_X2Y26          FDCE (Prop_fdce_C_Q)         0.107     0.107 r  CTRL_UNIT/FSM_onehot_state_reg[10]/Q
                         net (fo=7, routed)           0.128     0.235    CTRL_UNIT/FSM_onehot_state_reg_n_0_[10]
    SLICE_X2Y26          FDCE                                         r  CTRL_UNIT/FSM_onehot_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CTRL_UNIT/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CTRL_UNIT/FSM_onehot_state_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.118ns (49.201%)  route 0.122ns (50.799%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDCE                         0.000     0.000 r  CTRL_UNIT/FSM_onehot_state_reg[9]/C
    SLICE_X2Y26          FDCE (Prop_fdce_C_Q)         0.118     0.118 r  CTRL_UNIT/FSM_onehot_state_reg[9]/Q
                         net (fo=8, routed)           0.122     0.240    CTRL_UNIT/FSM_onehot_state_reg_n_0_[9]
    SLICE_X2Y26          FDCE                                         r  CTRL_UNIT/FSM_onehot_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CTRL_UNIT/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CTRL_UNIT/FSM_onehot_state_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.179ns (73.868%)  route 0.063ns (26.132%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDCE                         0.000     0.000 r  CTRL_UNIT/FSM_onehot_state_reg[7]/C
    SLICE_X2Y26          FDCE (Prop_fdce_C_Q)         0.107     0.107 r  CTRL_UNIT/FSM_onehot_state_reg[7]/Q
                         net (fo=2, routed)           0.063     0.170    CTRL_UNIT/FSM_onehot_state_reg_n_0_[7]
    SLICE_X2Y26          LUT6 (Prop_lut6_I4_O)        0.072     0.242 r  CTRL_UNIT/FSM_onehot_state[9]_i_1/O
                         net (fo=1, routed)           0.000     0.242    CTRL_UNIT/FSM_onehot_state[9]_i_1_n_0
    SLICE_X2Y26          FDCE                                         r  CTRL_UNIT/FSM_onehot_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CTRL_UNIT/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CTRL_UNIT/FSM_onehot_state_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.179ns (73.565%)  route 0.064ns (26.435%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDCE                         0.000     0.000 r  CTRL_UNIT/FSM_onehot_state_reg[7]/C
    SLICE_X2Y26          FDCE (Prop_fdce_C_Q)         0.107     0.107 r  CTRL_UNIT/FSM_onehot_state_reg[7]/Q
                         net (fo=2, routed)           0.064     0.171    CTRL_UNIT/FSM_onehot_state_reg_n_0_[7]
    SLICE_X2Y26          LUT6 (Prop_lut6_I0_O)        0.072     0.243 r  CTRL_UNIT/FSM_onehot_state[8]_i_1/O
                         net (fo=1, routed)           0.000     0.243    CTRL_UNIT/FSM_onehot_state[8]_i_1_n_0
    SLICE_X2Y26          FDCE                                         r  CTRL_UNIT/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CTRL_UNIT/MaxWriteEn_reg/G
                            (positive level-sensitive latch)
  Destination:            DATAPATH_UNIT/max_reg/Q_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.128ns (50.240%)  route 0.127ns (49.760%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          LDCE                         0.000     0.000 r  CTRL_UNIT/MaxWriteEn_reg/G
    SLICE_X4Y25          LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  CTRL_UNIT/MaxWriteEn_reg/Q
                         net (fo=8, routed)           0.127     0.255    DATAPATH_UNIT/max_reg/Q_reg[0]_1[0]
    SLICE_X4Y24          FDCE                                         r  DATAPATH_UNIT/max_reg/Q_reg[0]/CE
  -------------------------------------------------------------------    -------------------





