// Generated by CIRCT firtool-1.48.0-34-g7018fb13b
module simple_custom_verilog_name_custom_name(
  input  I,
  output O
);

  assign O = I;
endmodule

