# Copyright (C) 1994-2020, Concept Engineering GmbH.
# All Rights Reserved.  Cmd=logfile.
# Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
# License cookie [G|T|S|B|*] for HR="Xilinx Inc."
# -----------------------------------------------------------------------------
# -----------------------------------------------------------------------------
property attrfontsize 8
property fillcolor1
#R #441133
property fillcolor5
#R #651b4d
property -colorscheme lightblue
property shadowstyle 1
property showpinname 5
property showcellname 1
property showattribute 1
property showinstname 1
property boxminwidth 40
property boxminheight 40
#CMD bind stroke-1 -action {}
#CMD bind stroke-nw-1 -action callback -echo_type line -echo_text {Zoom fit}
#CMD bind stroke-nw-1 -action zoom_fit -echo_type line -echo_text {Zoom fit}
#CMD bind stroke-ne-1 -action zoom_out -echo_type line -echo_text {Zoom -%z}
#CMD bind stroke-se-1 -action zoom_in -echo_type rectangle -autoscroll -echo_text {Zoom area}
#CMD bind stroke-sw-1 -action zoom_in2 -echo_type line -echo_text {Zoom +%z}
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_227 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_227 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_227 a } -attr @name {}
attribute {hierPin Tile_227 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC3.s03 s03 v -hier Tile_227 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC3.mixer DAC3mixer syn -hier Tile_227 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_I} -attr @name I
load symbol first v RTL(+) attrdsp @name -cc -10 -10 10 port X in.left port Y in.top port Z out
load inst DAC.Tile_227.DAC3.first first v -hier Tile_227 -pg 1 -y 2 -x 52 -resize 5 5 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC3.first } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC3.first Z } -attr @name {}
attribute {pin DAC.Tile_227.DAC3.first Y } -attr @name {}
attribute {pin DAC.Tile_227.DAC3.first X } -attr @name {}
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC3 DAC30 syn -hier Tile_227 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_227.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC3} -attr @name {}
attribute {pin DAC.Tile_227.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC2.s02 s02 v -hier Tile_227 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC2.mixer DAC2mixer syn -hier Tile_227 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_I} -attr @name I
load symbol first v RTL(+) attrdsp @name -cc -10 -10 10 port X in.left port Y in.top port Z out
load inst DAC.Tile_227.DAC2.first first v -hier Tile_227 -pg 1 -y 102 -x 51 -resize 5 5 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC2.first } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC2.first Z } -attr @name {}
attribute {pin DAC.Tile_227.DAC2.first Y } -attr @name {}
attribute {pin DAC.Tile_227.DAC2.first X } -attr @name {}
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC2 DAC21 syn -hier Tile_227 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_227.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC2} -attr @name {}
attribute {pin DAC.Tile_227.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC1.s01 s01 v -hier Tile_227 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC1.mixer DAC1mixer syn -hier Tile_227 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_I} -attr @name I
load symbol first v RTL(+) attrdsp @name -cc -10 -10 10 port X in.left port Y in.top port Z out
load inst DAC.Tile_227.DAC1.first first v -hier Tile_227 -pg 1 -y 202 -x 52 -resize 5 5 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC1.first } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC1.first Z } -attr @name {}
attribute {pin DAC.Tile_227.DAC1.first Y } -attr @name {}
attribute {pin DAC.Tile_227.DAC1.first X } -attr @name {}
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC1 DAC12 syn -hier Tile_227 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_227.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC1} -attr @name {}
attribute {pin DAC.Tile_227.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC0.s00 s00 v -hier Tile_227 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC0.mixer DAC0mixer syn -hier Tile_227 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_I} -attr @name I
load symbol first v RTL(+) attrdsp @name -cc -10 -10 10 port X in.left port Y in.top port Z out
load inst DAC.Tile_227.DAC0.first first v -hier Tile_227 -pg 1 -y 302 -x 51 -resize 5 5 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC0.first } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC0.first Z } -attr @name {}
attribute {pin DAC.Tile_227.DAC0.first Y } -attr @name {}
attribute {pin DAC.Tile_227.DAC0.first X } -attr @name {}
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC0 DAC03 syn -hier Tile_227 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_227.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC0} -attr @name {}
attribute {pin DAC.Tile_227.DAC0 TX } -attr @name {}
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC34 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC25 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC16 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC07 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  101.44
# NoSplit 30 Comps, 0 Nets 0 NetBundles                                 101.44
# End of Split Pages                                                    101.44
# Generating Regions for Page 1:   30 Comps,    0 Nets                  101.44
# Analyze                                                               101.44
# Levelize                                                              101.44
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            101.44
# Nets                                                                  101.44
# Place                                                                 101.44
# PlaceNets                                                             101.44
# SpaceY                                                                101.44
# Track                                                                 101.44
# SpaceX                                                                101.44
# Wire                                                                  101.44
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 101.44
# End of doGenerate                                                     101.44
# Analyze                                                               101.44
# Levelize                                                              101.44
# End of LevelAssign mode=I, 6 Levels, 16 Comps, limit=30000            101.44
# Nets                                                                  101.44
# Place                                                                 101.44
# PlaceNets                                                             101.44
# SpaceY                                                                101.44
# Track                                                                 101.44
# SpaceX                                                                101.44
# Wire                                                                  101.44
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 101.44
# End of doGenerate                                                     101.44
# Analyze                                                               101.44
# Levelize                                                              101.44
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             101.44
# Nets                                                                  101.44
# Place                                                                 101.44
# PlaceNets                                                             101.44
# SpaceY                                                                101.44
# Track                                                                 101.44
# SpaceX                                                                101.44
# Wire                                                                  101.44
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 101.44
# End of doGenerate                                                     101.44
# End of Generating Regions for Page 1                                  101.44
scrollpos 156 344
zoom -x 0 -y 0 0.5
scrollpos 98 215
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_227 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_227 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_227 a } -attr @name {}
attribute {hierPin Tile_227 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC3.s03 s03 v -hier Tile_227 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC3.mixer DAC3mixer syn -hier Tile_227 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_I} -attr @name I
load symbol first v RTL(+) attrdsp @name -cc -10 -10 10 port X in.left port Y in.top port Z out
load inst DAC.Tile_227.DAC3.first first v -hier Tile_227 -pg 1 -y 2 -x 52 -resize 5 5 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC3.first } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC3.first Z } -attr @name {}
attribute {pin DAC.Tile_227.DAC3.first Y } -attr @name {}
attribute {pin DAC.Tile_227.DAC3.first X } -attr @name {}
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC3 DAC30 syn -hier Tile_227 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_227.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC3} -attr @name {}
attribute {pin DAC.Tile_227.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC2.s02 s02 v -hier Tile_227 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC2.mixer DAC2mixer syn -hier Tile_227 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_I} -attr @name I
load symbol first v RTL(+) attrdsp @name -cc -10 -10 10 port X in.left port Y in.top port Z out
load inst DAC.Tile_227.DAC2.first first v -hier Tile_227 -pg 1 -y 102 -x 51 -resize 5 5 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC2.first } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC2.first Z } -attr @name {}
attribute {pin DAC.Tile_227.DAC2.first Y } -attr @name {}
attribute {pin DAC.Tile_227.DAC2.first X } -attr @name {}
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC2 DAC21 syn -hier Tile_227 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_227.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC2} -attr @name {}
attribute {pin DAC.Tile_227.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC1.s01 s01 v -hier Tile_227 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC1.mixer DAC1mixer syn -hier Tile_227 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_I} -attr @name I
load symbol first v RTL(+) attrdsp @name -cc -10 -10 10 port X in.left port Y in.top port Z out
load inst DAC.Tile_227.DAC1.first first v -hier Tile_227 -pg 1 -y 202 -x 52 -resize 5 5 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC1.first } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC1.first Z } -attr @name {}
attribute {pin DAC.Tile_227.DAC1.first Y } -attr @name {}
attribute {pin DAC.Tile_227.DAC1.first X } -attr @name {}
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC1 DAC12 syn -hier Tile_227 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_227.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC1} -attr @name {}
attribute {pin DAC.Tile_227.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC0.s00 s00 v -hier Tile_227 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC0.mixer DAC0mixer syn -hier Tile_227 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_I} -attr @name I
load symbol first v RTL(+) attrdsp @name -cc -10 -10 10 port X in.left port Y in.top port Z out
load inst DAC.Tile_227.DAC0.first first v -hier Tile_227 -pg 1 -y 302 -x 51 -resize 5 5 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC0.first } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC0.first Z } -attr @name {}
attribute {pin DAC.Tile_227.DAC0.first Y } -attr @name {}
attribute {pin DAC.Tile_227.DAC0.first X } -attr @name {}
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC0 DAC03 syn -hier Tile_227 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_227.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC0} -attr @name {}
attribute {pin DAC.Tile_227.DAC0 TX } -attr @name {}
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC34 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC25 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC16 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC07 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  101.44
# NoSplit 30 Comps, 0 Nets 0 NetBundles                                 101.44
# End of Split Pages                                                    101.44
# Generating Regions for Page 1:   30 Comps,    0 Nets                  101.44
# Analyze                                                               101.44
# Levelize                                                              101.44
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            101.44
# Nets                                                                  101.44
# Place                                                                 101.44
# PlaceNets                                                             101.44
# SpaceY                                                                101.44
# Track                                                                 101.44
# SpaceX                                                                101.44
# Wire                                                                  101.44
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 101.44
# End of doGenerate                                                     101.44
# Analyze                                                               101.44
# Levelize                                                              101.44
# End of LevelAssign mode=I, 6 Levels, 16 Comps, limit=30000            101.44
# Nets                                                                  101.44
# Place                                                                 101.44
# PlaceNets                                                             101.44
# SpaceY                                                                101.44
# Track                                                                 101.44
# SpaceX                                                                101.44
# Wire                                                                  101.44
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 101.44
# End of doGenerate                                                     101.44
# Analyze                                                               101.44
# Levelize                                                              101.44
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             101.44
# Nets                                                                  101.44
# Place                                                                 101.44
# PlaceNets                                                             101.44
# SpaceY                                                                101.44
# Track                                                                 101.44
# SpaceX                                                                101.44
# Wire                                                                  101.44
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 101.44
# End of doGenerate                                                     101.44
# End of Generating Regions for Page 1                                  101.44
scrollpos 156 344
zoom -x 0 -y 0 0.5
scrollpos 98 215
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_227.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_227.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_227.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_227.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_227.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_227.DAC0.mixer } -attr @fillcolor #a7c491
attribute {inst DAC.Tile_227.DAC1.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_227.DAC0.mixer.DAC.Tile_227.DAC0.first -pin DAC.Tile_227.DAC0.mixer RIGHT_I -pin DAC.Tile_227.DAC0.first X
load net net.DAC.Tile_227.DAC0.first.DAC.Tile_227.DAC0 -pin DAC.Tile_227.DAC0.first Z -pin DAC.Tile_227.DAC0 TX
load net net.DAC.Tile_227.DAC1.mixer.DAC.Tile_227.DAC0.first -pin DAC.Tile_227.DAC1.mixer RIGHT_I -pin DAC.Tile_227.DAC0.first Y
load net net.DAC.Tile_227.DAC0.mixer.Tile_227.DAC0.s00 -pin DAC.Tile_227.DAC0.mixer LEFT_I -pin DAC.Tile_227.DAC0.s00 TX
load net net.DAC.Tile_227.DAC0.mixer.Tile_227.DAC0.s00 -pin DAC.Tile_227.DAC0.mixer LEFT_Q -pin DAC.Tile_227.DAC0.s00 TX
load net net.DAC.Tile_227.DAC1.mixer.Tile_227.DAC1.s01 -pin DAC.Tile_227.DAC1.mixer LEFT_I -pin DAC.Tile_227.DAC1.s01 TX
load net net.DAC.Tile_227.DAC1.mixer.Tile_227.DAC1.s01 -pin DAC.Tile_227.DAC1.mixer LEFT_Q -pin DAC.Tile_227.DAC1.s01 TX
attribute {inst DAC.Tile_227.DAC0.s00} -attr @name IQ
attribute {inst DAC.Tile_227.DAC1.s01} -attr @name IQ
attribute {inst DAC.Tile_227.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_227.DAC1.mixer.DAC.Tile_227.DAC1.first -pin DAC.Tile_227.DAC1.mixer RIGHT_Q -pin DAC.Tile_227.DAC1.first Y
load net net.DAC.Tile_227.DAC0.mixer.DAC.Tile_227.DAC1.first -pin DAC.Tile_227.DAC0.mixer RIGHT_Q -pin DAC.Tile_227.DAC1.first X
load net net.DAC.Tile_227.DAC1.first.DAC.Tile_227.DAC1 -pin DAC.Tile_227.DAC1.first Z -pin DAC.Tile_227.DAC1 TX
attribute {inst DAC.Tile_227.DAC1} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_227.DAC2} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_227.DAC2.mixer } -attr @fillcolor #a7c491
attribute {inst DAC.Tile_227.DAC3.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_227.DAC2.mixer.DAC.Tile_227.DAC2.first -pin DAC.Tile_227.DAC2.mixer RIGHT_I -pin DAC.Tile_227.DAC2.first X
load net net.DAC.Tile_227.DAC2.first.DAC.Tile_227.DAC2 -pin DAC.Tile_227.DAC2.first Z -pin DAC.Tile_227.DAC2 TX
load net net.DAC.Tile_227.DAC3.mixer.DAC.Tile_227.DAC2.first -pin DAC.Tile_227.DAC3.mixer RIGHT_I -pin DAC.Tile_227.DAC2.first Y
load net net.DAC.Tile_227.DAC2.mixer.Tile_227.DAC2.s02 -pin DAC.Tile_227.DAC2.mixer LEFT_I -pin DAC.Tile_227.DAC2.s02 TX
load net net.DAC.Tile_227.DAC2.mixer.Tile_227.DAC2.s02 -pin DAC.Tile_227.DAC2.mixer LEFT_Q -pin DAC.Tile_227.DAC2.s02 TX
load net net.DAC.Tile_227.DAC3.mixer.Tile_227.DAC3.s03 -pin DAC.Tile_227.DAC3.mixer LEFT_I -pin DAC.Tile_227.DAC3.s03 TX
load net net.DAC.Tile_227.DAC3.mixer.Tile_227.DAC3.s03 -pin DAC.Tile_227.DAC3.mixer LEFT_Q -pin DAC.Tile_227.DAC3.s03 TX
attribute {inst DAC.Tile_227.DAC2.s02} -attr @name IQ
attribute {inst DAC.Tile_227.DAC3.s03} -attr @name IQ
attribute {inst DAC.Tile_227.DAC2.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_227.DAC3.mixer.DAC.Tile_227.DAC3.first -pin DAC.Tile_227.DAC3.mixer RIGHT_Q -pin DAC.Tile_227.DAC3.first Y
load net net.DAC.Tile_227.DAC2.mixer.DAC.Tile_227.DAC3.first -pin DAC.Tile_227.DAC2.mixer RIGHT_Q -pin DAC.Tile_227.DAC3.first X
load net net.DAC.Tile_227.DAC3.first.DAC.Tile_227.DAC3 -pin DAC.Tile_227.DAC3.first Z -pin DAC.Tile_227.DAC3 TX
attribute {inst DAC.Tile_227.DAC3} -attr @fillcolor #a7c491
increment -const
show
# Starting Split Pages                                                  101.44
# NoSplit 30 Comps, 16 Nets 0 NetBundles                                101.44
# End of Split Pages                                                    101.44
# Generating Regions for Page 1:   30 Comps,   16 Nets                  101.44
# Analyze                                                               101.44
# Levelize                                                              101.44
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            101.44
# Nets                                                                  101.44
# Place                                                                 101.44
# PlaceNets                                                             101.44
# SpaceY                                                                101.44
# Track                                                                 101.44
# SpaceX                                                                101.44
# Wire                                                                  101.44
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 101.44
# End of doGenerate                                                     101.44
# Analyze                                                               101.44
# Levelize                                                              101.44
# End of LevelAssign mode=I, 6 Levels, 16 Comps, limit=30000            101.44
# Nets                                                                  101.44
# Place                                                                 101.44
# PlaceNets                                                             101.44
# SpaceY                                                                101.44
# Track                                                                 101.44
# SpaceX                                                                101.44
# Wire                                                                  101.44
# End of Wire: 16 nets, 22 ch, wire: 98-->86 (0 with wbits)             101.44
# End of doGenerate                                                     101.44
# Analyze                                                               101.44
# Levelize                                                              101.44
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             101.44
# Nets                                                                  101.44
# Place                                                                 101.44
# PlaceNets                                                             101.44
# SpaceY                                                                101.44
# Track                                                                 101.44
# SpaceX                                                                101.44
# Wire                                                                  101.44
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 101.44
# End of doGenerate                                                     101.44
# End of Generating Regions for Page 1                                  101.44
#CMD scrollpos -100 -30
scrollpos -100 -30
fullfit
scrollpos -249 -329
fullfit
scrollpos -59 -43
scrollpos -59 -43
scrollpos -62 -44
#CMD scrollpos
#R -62 -44
increment -const
unload net net.DAC.Tile_227.DAC0.mixer.Tile_227.DAC0.s00
increment -const
unload net net.DAC.Tile_227.DAC0.first.DAC.Tile_227.DAC0
increment -const
unload net net.DAC.Tile_227.DAC2.first.DAC.Tile_227.DAC2
increment -const
unload net net.DAC.Tile_227.DAC2.mixer.DAC.Tile_227.DAC2.first
increment -const
unload net net.DAC.Tile_227.DAC0.mixer.DAC.Tile_227.DAC0.first
increment -const
unload net net.DAC.Tile_227.DAC0.mixer.DAC.Tile_227.DAC1.first
increment -const
unload net net.DAC.Tile_227.DAC3.mixer.DAC.Tile_227.DAC3.first
increment -const
unload net net.DAC.Tile_227.DAC3.mixer.DAC.Tile_227.DAC2.first
increment -const
unload net net.DAC.Tile_227.DAC1.mixer.DAC.Tile_227.DAC0.first
increment -const
unload net net.DAC.Tile_227.DAC2.mixer.DAC.Tile_227.DAC3.first
increment -const
unload net net.DAC.Tile_227.DAC1.first.DAC.Tile_227.DAC1
increment -const
unload net net.DAC.Tile_227.DAC3.first.DAC.Tile_227.DAC3
increment -const
unload net net.DAC.Tile_227.DAC3.mixer.Tile_227.DAC3.s03
increment -const
unload net net.DAC.Tile_227.DAC1.mixer.Tile_227.DAC1.s01
increment -const
unload net net.DAC.Tile_227.DAC1.mixer.DAC.Tile_227.DAC1.first
increment -const
unload net net.DAC.Tile_227.DAC2.mixer.Tile_227.DAC2.s02
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_227 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_227 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_227 a } -attr @name {}
attribute {hierPin Tile_227 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC3.s03 s03 v -hier Tile_227 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC3.mixer DAC3mixer syn -hier Tile_227 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_I} -attr @name I
load symbol first v RTL(+) attrdsp @name -cc -10 -10 10 port X in.left port Y in.top port Z out
load inst DAC.Tile_227.DAC3.first first v -hier Tile_227 -pg 1 -y 2 -x 52 -resize 5 5 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC3.first } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC3.first Z } -attr @name {}
attribute {pin DAC.Tile_227.DAC3.first Y } -attr @name {}
attribute {pin DAC.Tile_227.DAC3.first X } -attr @name {}
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC3 DAC30 syn -hier Tile_227 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_227.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC3} -attr @name {}
attribute {pin DAC.Tile_227.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC2.s02 s02 v -hier Tile_227 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC2.mixer DAC2mixer syn -hier Tile_227 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_I} -attr @name I
load symbol first v RTL(+) attrdsp @name -cc -10 -10 10 port X in.left port Y in.top port Z out
load inst DAC.Tile_227.DAC2.first first v -hier Tile_227 -pg 1 -y 102 -x 51 -resize 5 5 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC2.first } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC2.first Z } -attr @name {}
attribute {pin DAC.Tile_227.DAC2.first Y } -attr @name {}
attribute {pin DAC.Tile_227.DAC2.first X } -attr @name {}
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC2 DAC21 syn -hier Tile_227 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_227.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC2} -attr @name {}
attribute {pin DAC.Tile_227.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC1.s01 s01 v -hier Tile_227 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC1.mixer DAC1mixer syn -hier Tile_227 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_I} -attr @name I
load symbol first v RTL(+) attrdsp @name -cc -10 -10 10 port X in.left port Y in.top port Z out
load inst DAC.Tile_227.DAC1.first first v -hier Tile_227 -pg 1 -y 202 -x 52 -resize 5 5 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC1.first } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC1.first Z } -attr @name {}
attribute {pin DAC.Tile_227.DAC1.first Y } -attr @name {}
attribute {pin DAC.Tile_227.DAC1.first X } -attr @name {}
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC1 DAC12 syn -hier Tile_227 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_227.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC1} -attr @name {}
attribute {pin DAC.Tile_227.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC0.s00 s00 v -hier Tile_227 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC0.mixer DAC0mixer syn -hier Tile_227 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_I} -attr @name I
load symbol first v RTL(+) attrdsp @name -cc -10 -10 10 port X in.left port Y in.top port Z out
load inst DAC.Tile_227.DAC0.first first v -hier Tile_227 -pg 1 -y 302 -x 51 -resize 5 5 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC0.first } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC0.first Z } -attr @name {}
attribute {pin DAC.Tile_227.DAC0.first Y } -attr @name {}
attribute {pin DAC.Tile_227.DAC0.first X } -attr @name {}
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC0 DAC03 syn -hier Tile_227 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_227.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC0} -attr @name {}
attribute {pin DAC.Tile_227.DAC0 TX } -attr @name {}
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC34 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC25 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC16 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC07 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  103.31
# NoSplit 30 Comps, 0 Nets 0 NetBundles                                 103.31
# End of Split Pages                                                    103.31
# Generating Regions for Page 1:   30 Comps,    0 Nets                  103.31
# Analyze                                                               103.31
# Levelize                                                              103.31
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            103.31
# Nets                                                                  103.31
# Place                                                                 103.31
# PlaceNets                                                             103.31
# SpaceY                                                                103.31
# Track                                                                 103.31
# SpaceX                                                                103.31
# Wire                                                                  103.31
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 103.31
# End of doGenerate                                                     103.31
# Analyze                                                               103.31
# Levelize                                                              103.31
# End of LevelAssign mode=I, 6 Levels, 16 Comps, limit=30000            103.31
# Nets                                                                  103.31
# Place                                                                 103.31
# PlaceNets                                                             103.31
# SpaceY                                                                103.31
# Track                                                                 103.31
# SpaceX                                                                103.31
# Wire                                                                  103.31
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 103.31
# End of doGenerate                                                     103.31
# Analyze                                                               103.31
# Levelize                                                              103.31
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             103.31
# Nets                                                                  103.31
# Place                                                                 103.31
# PlaceNets                                                             103.31
# SpaceY                                                                103.31
# Track                                                                 103.31
# SpaceX                                                                103.31
# Wire                                                                  103.31
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 103.31
# End of doGenerate                                                     103.31
# End of Generating Regions for Page 1                                  103.31
scrollpos -102 4
zoom -x 0 -y 0 0.5
scrollpos -63 3
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_227.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_227.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_227.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_227.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_227.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_227.DAC0.mixer } -attr @fillcolor #a7c491
attribute {inst DAC.Tile_227.DAC1.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_227.DAC0.mixer.DAC.Tile_227.DAC0.first -pin DAC.Tile_227.DAC0.mixer RIGHT_I -pin DAC.Tile_227.DAC0.first X
load net net.DAC.Tile_227.DAC0.first.DAC.Tile_227.DAC0 -pin DAC.Tile_227.DAC0.first Z -pin DAC.Tile_227.DAC0 TX
load net net.DAC.Tile_227.DAC1.mixer.DAC.Tile_227.DAC0.first -pin DAC.Tile_227.DAC1.mixer RIGHT_I -pin DAC.Tile_227.DAC0.first Y
load net net.DAC.Tile_227.DAC0.mixer.Tile_227.DAC0.s00 -pin DAC.Tile_227.DAC0.mixer LEFT_I -pin DAC.Tile_227.DAC0.s00 TX
load net net.DAC.Tile_227.DAC0.mixer.Tile_227.DAC0.s00 -pin DAC.Tile_227.DAC0.mixer LEFT_Q -pin DAC.Tile_227.DAC0.s00 TX
load net net.DAC.Tile_227.DAC1.mixer.Tile_227.DAC1.s01 -pin DAC.Tile_227.DAC1.mixer LEFT_I -pin DAC.Tile_227.DAC1.s01 TX
load net net.DAC.Tile_227.DAC1.mixer.Tile_227.DAC1.s01 -pin DAC.Tile_227.DAC1.mixer LEFT_Q -pin DAC.Tile_227.DAC1.s01 TX
attribute {inst DAC.Tile_227.DAC0.s00} -attr @name IQ
attribute {inst DAC.Tile_227.DAC1.s01} -attr @name IQ
attribute {inst DAC.Tile_227.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_227.DAC1.mixer.DAC.Tile_227.DAC1.first -pin DAC.Tile_227.DAC1.mixer RIGHT_Q -pin DAC.Tile_227.DAC1.first Y
load net net.DAC.Tile_227.DAC0.mixer.DAC.Tile_227.DAC1.first -pin DAC.Tile_227.DAC0.mixer RIGHT_Q -pin DAC.Tile_227.DAC1.first X
load net net.DAC.Tile_227.DAC1.first.DAC.Tile_227.DAC1 -pin DAC.Tile_227.DAC1.first Z -pin DAC.Tile_227.DAC1 TX
attribute {inst DAC.Tile_227.DAC1} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_227.DAC2} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_227.DAC2.mixer } -attr @fillcolor #a7c491
attribute {inst DAC.Tile_227.DAC3.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_227.DAC2.mixer.DAC.Tile_227.DAC2.first -pin DAC.Tile_227.DAC2.mixer RIGHT_I -pin DAC.Tile_227.DAC2.first X
load net net.DAC.Tile_227.DAC2.first.DAC.Tile_227.DAC2 -pin DAC.Tile_227.DAC2.first Z -pin DAC.Tile_227.DAC2 TX
load net net.DAC.Tile_227.DAC3.mixer.DAC.Tile_227.DAC2.first -pin DAC.Tile_227.DAC3.mixer RIGHT_I -pin DAC.Tile_227.DAC2.first Y
load net net.DAC.Tile_227.DAC2.mixer.Tile_227.DAC2.s02 -pin DAC.Tile_227.DAC2.mixer LEFT_I -pin DAC.Tile_227.DAC2.s02 TX
load net net.DAC.Tile_227.DAC2.mixer.Tile_227.DAC2.s02 -pin DAC.Tile_227.DAC2.mixer LEFT_Q -pin DAC.Tile_227.DAC2.s02 TX
load net net.DAC.Tile_227.DAC3.mixer.Tile_227.DAC3.s03 -pin DAC.Tile_227.DAC3.mixer LEFT_I -pin DAC.Tile_227.DAC3.s03 TX
load net net.DAC.Tile_227.DAC3.mixer.Tile_227.DAC3.s03 -pin DAC.Tile_227.DAC3.mixer LEFT_Q -pin DAC.Tile_227.DAC3.s03 TX
attribute {inst DAC.Tile_227.DAC2.s02} -attr @name IQ
attribute {inst DAC.Tile_227.DAC3.s03} -attr @name IQ
attribute {inst DAC.Tile_227.DAC2.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_227.DAC3.mixer.DAC.Tile_227.DAC3.first -pin DAC.Tile_227.DAC3.mixer RIGHT_Q -pin DAC.Tile_227.DAC3.first Y
load net net.DAC.Tile_227.DAC2.mixer.DAC.Tile_227.DAC3.first -pin DAC.Tile_227.DAC2.mixer RIGHT_Q -pin DAC.Tile_227.DAC3.first X
load net net.DAC.Tile_227.DAC3.first.DAC.Tile_227.DAC3 -pin DAC.Tile_227.DAC3.first Z -pin DAC.Tile_227.DAC3 TX
attribute {inst DAC.Tile_227.DAC3} -attr @fillcolor #a7c491
increment -const
show
# Starting Split Pages                                                  103.34
# NoSplit 30 Comps, 16 Nets 0 NetBundles                                103.34
# End of Split Pages                                                    103.34
# Generating Regions for Page 1:   30 Comps,   16 Nets                  103.34
# Analyze                                                               103.34
# Levelize                                                              103.34
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            103.34
# Nets                                                                  103.34
# Place                                                                 103.34
# PlaceNets                                                             103.34
# SpaceY                                                                103.34
# Track                                                                 103.34
# SpaceX                                                                103.34
# Wire                                                                  103.34
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 103.34
# End of doGenerate                                                     103.34
# Analyze                                                               103.34
# Levelize                                                              103.34
# End of LevelAssign mode=I, 6 Levels, 16 Comps, limit=30000            103.34
# Nets                                                                  103.34
# Place                                                                 103.34
# PlaceNets                                                             103.34
# SpaceY                                                                103.34
# Track                                                                 103.34
# SpaceX                                                                103.34
# Wire                                                                  103.34
# End of Wire: 16 nets, 22 ch, wire: 98-->86 (0 with wbits)             103.34
# End of doGenerate                                                     103.34
# Analyze                                                               103.34
# Levelize                                                              103.34
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             103.34
# Nets                                                                  103.34
# Place                                                                 103.34
# PlaceNets                                                             103.34
# SpaceY                                                                103.34
# Track                                                                 103.34
# SpaceX                                                                103.34
# Wire                                                                  103.34
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 103.34
# End of doGenerate                                                     103.34
# End of Generating Regions for Page 1                                  103.34
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -100 -30
fullfit
scrollpos -62 -44
#CMD scrollpos
#R -62 -44
increment -const
unload net net.DAC.Tile_227.DAC0.mixer.Tile_227.DAC0.s00
increment -const
unload net net.DAC.Tile_227.DAC0.first.DAC.Tile_227.DAC0
increment -const
unload net net.DAC.Tile_227.DAC2.first.DAC.Tile_227.DAC2
increment -const
unload net net.DAC.Tile_227.DAC2.mixer.DAC.Tile_227.DAC2.first
increment -const
unload net net.DAC.Tile_227.DAC0.mixer.DAC.Tile_227.DAC0.first
increment -const
unload net net.DAC.Tile_227.DAC0.mixer.DAC.Tile_227.DAC1.first
increment -const
unload net net.DAC.Tile_227.DAC3.mixer.DAC.Tile_227.DAC3.first
increment -const
unload net net.DAC.Tile_227.DAC3.mixer.DAC.Tile_227.DAC2.first
increment -const
unload net net.DAC.Tile_227.DAC1.mixer.DAC.Tile_227.DAC0.first
increment -const
unload net net.DAC.Tile_227.DAC2.mixer.DAC.Tile_227.DAC3.first
increment -const
unload net net.DAC.Tile_227.DAC1.first.DAC.Tile_227.DAC1
increment -const
unload net net.DAC.Tile_227.DAC3.first.DAC.Tile_227.DAC3
increment -const
unload net net.DAC.Tile_227.DAC3.mixer.Tile_227.DAC3.s03
increment -const
unload net net.DAC.Tile_227.DAC1.mixer.Tile_227.DAC1.s01
increment -const
unload net net.DAC.Tile_227.DAC1.mixer.DAC.Tile_227.DAC1.first
increment -const
unload net net.DAC.Tile_227.DAC2.mixer.Tile_227.DAC2.s02
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_227 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_227 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_227 a } -attr @name {}
attribute {hierPin Tile_227 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC3.s03 s03 v -hier Tile_227 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC3.mixer DAC3mixer syn -hier Tile_227 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_I} -attr @name I
load symbol first v RTL(+) attrdsp @name -cc -10 -10 10 port X in.left port Y in.top port Z out
load inst DAC.Tile_227.DAC3.first first v -hier Tile_227 -pg 1 -y 2 -x 52 -resize 5 5 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC3.first } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC3.first Z } -attr @name {}
attribute {pin DAC.Tile_227.DAC3.first Y } -attr @name {}
attribute {pin DAC.Tile_227.DAC3.first X } -attr @name {}
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC3 DAC30 syn -hier Tile_227 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_227.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC3} -attr @name {}
attribute {pin DAC.Tile_227.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC2.s02 s02 v -hier Tile_227 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC2.mixer DAC2mixer syn -hier Tile_227 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_I} -attr @name I
load symbol first v RTL(+) attrdsp @name -cc -10 -10 10 port X in.left port Y in.top port Z out
load inst DAC.Tile_227.DAC2.first first v -hier Tile_227 -pg 1 -y 102 -x 51 -resize 5 5 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC2.first } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC2.first Z } -attr @name {}
attribute {pin DAC.Tile_227.DAC2.first Y } -attr @name {}
attribute {pin DAC.Tile_227.DAC2.first X } -attr @name {}
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC2 DAC21 syn -hier Tile_227 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_227.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC2} -attr @name {}
attribute {pin DAC.Tile_227.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC1.s01 s01 v -hier Tile_227 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC1.mixer DAC1mixer syn -hier Tile_227 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_I} -attr @name I
load symbol first v RTL(+) attrdsp @name -cc -10 -10 10 port X in.left port Y in.top port Z out
load inst DAC.Tile_227.DAC1.first first v -hier Tile_227 -pg 1 -y 202 -x 52 -resize 5 5 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC1.first } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC1.first Z } -attr @name {}
attribute {pin DAC.Tile_227.DAC1.first Y } -attr @name {}
attribute {pin DAC.Tile_227.DAC1.first X } -attr @name {}
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC1 DAC12 syn -hier Tile_227 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_227.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC1} -attr @name {}
attribute {pin DAC.Tile_227.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC0.s00 s00 v -hier Tile_227 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC0.mixer DAC0mixer syn -hier Tile_227 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_I} -attr @name I
load symbol first v RTL(+) attrdsp @name -cc -10 -10 10 port X in.left port Y in.top port Z out
load inst DAC.Tile_227.DAC0.first first v -hier Tile_227 -pg 1 -y 302 -x 51 -resize 5 5 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC0.first } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC0.first Z } -attr @name {}
attribute {pin DAC.Tile_227.DAC0.first Y } -attr @name {}
attribute {pin DAC.Tile_227.DAC0.first X } -attr @name {}
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC0 DAC03 syn -hier Tile_227 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_227.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC0} -attr @name {}
attribute {pin DAC.Tile_227.DAC0 TX } -attr @name {}
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC34 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC25 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC16 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC07 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  103.69
# NoSplit 30 Comps, 0 Nets 0 NetBundles                                 103.69
# End of Split Pages                                                    103.69
# Generating Regions for Page 1:   30 Comps,    0 Nets                  103.69
# Analyze                                                               103.69
# Levelize                                                              103.69
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            103.69
# Nets                                                                  103.69
# Place                                                                 103.69
# PlaceNets                                                             103.69
# SpaceY                                                                103.69
# Track                                                                 103.69
# SpaceX                                                                103.69
# Wire                                                                  103.69
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 103.69
# End of doGenerate                                                     103.69
# Analyze                                                               103.69
# Levelize                                                              103.69
# End of LevelAssign mode=I, 6 Levels, 16 Comps, limit=30000            103.69
# Nets                                                                  103.69
# Place                                                                 103.69
# PlaceNets                                                             103.69
# SpaceY                                                                103.69
# Track                                                                 103.69
# SpaceX                                                                103.69
# Wire                                                                  103.69
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 103.69
# End of doGenerate                                                     103.69
# Analyze                                                               103.69
# Levelize                                                              103.69
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             103.69
# Nets                                                                  103.69
# Place                                                                 103.69
# PlaceNets                                                             103.69
# SpaceY                                                                103.69
# Track                                                                 103.69
# SpaceX                                                                103.69
# Wire                                                                  103.69
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 103.69
# End of doGenerate                                                     103.69
# End of Generating Regions for Page 1                                  103.69
scrollpos -102 4
zoom -x 0 -y 0 0.5
scrollpos -63 3
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_227.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_227.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_227.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_227.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_227.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_227.DAC0.mixer } -attr @fillcolor #a7c491
attribute {inst DAC.Tile_227.DAC1.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_227.DAC0.mixer.DAC.Tile_227.DAC0.first -pin DAC.Tile_227.DAC0.mixer RIGHT_I -pin DAC.Tile_227.DAC0.first X
load net net.DAC.Tile_227.DAC0.first.DAC.Tile_227.DAC0 -pin DAC.Tile_227.DAC0.first Z -pin DAC.Tile_227.DAC0 TX
load net net.DAC.Tile_227.DAC1.mixer.DAC.Tile_227.DAC0.first -pin DAC.Tile_227.DAC1.mixer RIGHT_I -pin DAC.Tile_227.DAC0.first Y
load net net.DAC.Tile_227.DAC0.mixer.Tile_227.DAC0.s00 -pin DAC.Tile_227.DAC0.mixer LEFT_I -pin DAC.Tile_227.DAC0.s00 TX
load net net.DAC.Tile_227.DAC0.mixer.Tile_227.DAC0.s00 -pin DAC.Tile_227.DAC0.mixer LEFT_Q -pin DAC.Tile_227.DAC0.s00 TX
load net net.DAC.Tile_227.DAC1.mixer.Tile_227.DAC1.s01 -pin DAC.Tile_227.DAC1.mixer LEFT_I -pin DAC.Tile_227.DAC1.s01 TX
load net net.DAC.Tile_227.DAC1.mixer.Tile_227.DAC1.s01 -pin DAC.Tile_227.DAC1.mixer LEFT_Q -pin DAC.Tile_227.DAC1.s01 TX
attribute {inst DAC.Tile_227.DAC0.s00} -attr @name IQ
attribute {inst DAC.Tile_227.DAC1.s01} -attr @name IQ
attribute {inst DAC.Tile_227.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_227.DAC1.mixer.DAC.Tile_227.DAC1.first -pin DAC.Tile_227.DAC1.mixer RIGHT_Q -pin DAC.Tile_227.DAC1.first Y
load net net.DAC.Tile_227.DAC0.mixer.DAC.Tile_227.DAC1.first -pin DAC.Tile_227.DAC0.mixer RIGHT_Q -pin DAC.Tile_227.DAC1.first X
load net net.DAC.Tile_227.DAC1.first.DAC.Tile_227.DAC1 -pin DAC.Tile_227.DAC1.first Z -pin DAC.Tile_227.DAC1 TX
attribute {inst DAC.Tile_227.DAC1} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_227.DAC2} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_227.DAC2.mixer } -attr @fillcolor #a7c491
attribute {inst DAC.Tile_227.DAC3.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_227.DAC2.mixer.DAC.Tile_227.DAC2.first -pin DAC.Tile_227.DAC2.mixer RIGHT_I -pin DAC.Tile_227.DAC2.first X
load net net.DAC.Tile_227.DAC2.first.DAC.Tile_227.DAC2 -pin DAC.Tile_227.DAC2.first Z -pin DAC.Tile_227.DAC2 TX
load net net.DAC.Tile_227.DAC3.mixer.DAC.Tile_227.DAC2.first -pin DAC.Tile_227.DAC3.mixer RIGHT_I -pin DAC.Tile_227.DAC2.first Y
load net net.DAC.Tile_227.DAC2.mixer.Tile_227.DAC2.s02 -pin DAC.Tile_227.DAC2.mixer LEFT_I -pin DAC.Tile_227.DAC2.s02 TX
load net net.DAC.Tile_227.DAC2.mixer.Tile_227.DAC2.s02 -pin DAC.Tile_227.DAC2.mixer LEFT_Q -pin DAC.Tile_227.DAC2.s02 TX
load net net.DAC.Tile_227.DAC3.mixer.Tile_227.DAC3.s03 -pin DAC.Tile_227.DAC3.mixer LEFT_I -pin DAC.Tile_227.DAC3.s03 TX
load net net.DAC.Tile_227.DAC3.mixer.Tile_227.DAC3.s03 -pin DAC.Tile_227.DAC3.mixer LEFT_Q -pin DAC.Tile_227.DAC3.s03 TX
attribute {inst DAC.Tile_227.DAC2.s02} -attr @name IQ
attribute {inst DAC.Tile_227.DAC3.s03} -attr @name IQ
attribute {inst DAC.Tile_227.DAC2.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_227.DAC3.mixer.DAC.Tile_227.DAC3.first -pin DAC.Tile_227.DAC3.mixer RIGHT_Q -pin DAC.Tile_227.DAC3.first Y
load net net.DAC.Tile_227.DAC2.mixer.DAC.Tile_227.DAC3.first -pin DAC.Tile_227.DAC2.mixer RIGHT_Q -pin DAC.Tile_227.DAC3.first X
load net net.DAC.Tile_227.DAC3.first.DAC.Tile_227.DAC3 -pin DAC.Tile_227.DAC3.first Z -pin DAC.Tile_227.DAC3 TX
attribute {inst DAC.Tile_227.DAC3} -attr @fillcolor #a7c491
increment -const
show
# Starting Split Pages                                                  103.69
# NoSplit 30 Comps, 16 Nets 0 NetBundles                                103.69
# End of Split Pages                                                    103.69
# Generating Regions for Page 1:   30 Comps,   16 Nets                  103.69
# Analyze                                                               103.69
# Levelize                                                              103.69
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            103.69
# Nets                                                                  103.69
# Place                                                                 103.69
# PlaceNets                                                             103.69
# SpaceY                                                                103.69
# Track                                                                 103.69
# SpaceX                                                                103.69
# Wire                                                                  103.69
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 103.69
# End of doGenerate                                                     103.69
# Analyze                                                               103.69
# Levelize                                                              103.69
# End of LevelAssign mode=I, 6 Levels, 16 Comps, limit=30000            103.69
# Nets                                                                  103.69
# Place                                                                 103.69
# PlaceNets                                                             103.69
# SpaceY                                                                103.69
# Track                                                                 103.69
# SpaceX                                                                103.69
# Wire                                                                  103.69
# End of Wire: 16 nets, 22 ch, wire: 98-->86 (0 with wbits)             103.69
# End of doGenerate                                                     103.69
# Analyze                                                               103.69
# Levelize                                                              103.69
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             103.69
# Nets                                                                  103.69
# Place                                                                 103.69
# PlaceNets                                                             103.69
# SpaceY                                                                103.69
# Track                                                                 103.69
# SpaceX                                                                103.69
# Wire                                                                  103.69
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 103.69
# End of doGenerate                                                     103.69
# End of Generating Regions for Page 1                                  103.69
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -100 -30
fullfit
scrollpos -62 -44
#CMD scrollpos
#R -62 -44
increment -const
unload net net.DAC.Tile_227.DAC0.mixer.Tile_227.DAC0.s00
increment -const
unload net net.DAC.Tile_227.DAC0.first.DAC.Tile_227.DAC0
increment -const
unload net net.DAC.Tile_227.DAC2.first.DAC.Tile_227.DAC2
increment -const
unload net net.DAC.Tile_227.DAC2.mixer.DAC.Tile_227.DAC2.first
increment -const
unload net net.DAC.Tile_227.DAC0.mixer.DAC.Tile_227.DAC0.first
increment -const
unload net net.DAC.Tile_227.DAC0.mixer.DAC.Tile_227.DAC1.first
increment -const
unload net net.DAC.Tile_227.DAC3.mixer.DAC.Tile_227.DAC3.first
increment -const
unload net net.DAC.Tile_227.DAC3.mixer.DAC.Tile_227.DAC2.first
increment -const
unload net net.DAC.Tile_227.DAC1.mixer.DAC.Tile_227.DAC0.first
increment -const
unload net net.DAC.Tile_227.DAC2.mixer.DAC.Tile_227.DAC3.first
increment -const
unload net net.DAC.Tile_227.DAC1.first.DAC.Tile_227.DAC1
increment -const
unload net net.DAC.Tile_227.DAC3.first.DAC.Tile_227.DAC3
increment -const
unload net net.DAC.Tile_227.DAC3.mixer.Tile_227.DAC3.s03
increment -const
unload net net.DAC.Tile_227.DAC1.mixer.Tile_227.DAC1.s01
increment -const
unload net net.DAC.Tile_227.DAC1.mixer.DAC.Tile_227.DAC1.first
increment -const
unload net net.DAC.Tile_227.DAC2.mixer.Tile_227.DAC2.s02
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_227 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_227 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_227 a } -attr @name {}
attribute {hierPin Tile_227 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC3.s03 s03 v -hier Tile_227 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC3.mixer DAC3mixer syn -hier Tile_227 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_I} -attr @name I
load symbol first v RTL(+) attrdsp @name -cc -10 -10 10 port X in.left port Y in.top port Z out
load inst DAC.Tile_227.DAC3.first first v -hier Tile_227 -pg 1 -y 2 -x 52 -resize 5 5 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC3.first } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC3.first Z } -attr @name {}
attribute {pin DAC.Tile_227.DAC3.first Y } -attr @name {}
attribute {pin DAC.Tile_227.DAC3.first X } -attr @name {}
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC3 DAC30 syn -hier Tile_227 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_227.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC3} -attr @name {}
attribute {pin DAC.Tile_227.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC2.s02 s02 v -hier Tile_227 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC2.mixer DAC2mixer syn -hier Tile_227 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_I} -attr @name I
load symbol first v RTL(+) attrdsp @name -cc -10 -10 10 port X in.left port Y in.top port Z out
load inst DAC.Tile_227.DAC2.first first v -hier Tile_227 -pg 1 -y 102 -x 51 -resize 5 5 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC2.first } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC2.first Z } -attr @name {}
attribute {pin DAC.Tile_227.DAC2.first Y } -attr @name {}
attribute {pin DAC.Tile_227.DAC2.first X } -attr @name {}
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC2 DAC21 syn -hier Tile_227 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_227.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC2} -attr @name {}
attribute {pin DAC.Tile_227.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC1.s01 s01 v -hier Tile_227 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC1.mixer DAC1mixer syn -hier Tile_227 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_I} -attr @name I
load symbol first v RTL(+) attrdsp @name -cc -10 -10 10 port X in.left port Y in.top port Z out
load inst DAC.Tile_227.DAC1.first first v -hier Tile_227 -pg 1 -y 202 -x 52 -resize 5 5 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC1.first } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC1.first Z } -attr @name {}
attribute {pin DAC.Tile_227.DAC1.first Y } -attr @name {}
attribute {pin DAC.Tile_227.DAC1.first X } -attr @name {}
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC1 DAC12 syn -hier Tile_227 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_227.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC1} -attr @name {}
attribute {pin DAC.Tile_227.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC0.s00 s00 v -hier Tile_227 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC0.mixer DAC0mixer syn -hier Tile_227 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_I} -attr @name I
load symbol first v RTL(+) attrdsp @name -cc -10 -10 10 port X in.left port Y in.top port Z out
load inst DAC.Tile_227.DAC0.first first v -hier Tile_227 -pg 1 -y 302 -x 51 -resize 5 5 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC0.first } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC0.first Z } -attr @name {}
attribute {pin DAC.Tile_227.DAC0.first Y } -attr @name {}
attribute {pin DAC.Tile_227.DAC0.first X } -attr @name {}
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC0 DAC03 syn -hier Tile_227 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_227.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC0} -attr @name {}
attribute {pin DAC.Tile_227.DAC0 TX } -attr @name {}
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC34 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC25 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC16 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC07 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  104.01
# NoSplit 30 Comps, 0 Nets 0 NetBundles                                 104.01
# End of Split Pages                                                    104.01
# Generating Regions for Page 1:   30 Comps,    0 Nets                  104.01
# Analyze                                                               104.01
# Levelize                                                              104.01
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            104.01
# Nets                                                                  104.01
# Place                                                                 104.01
# PlaceNets                                                             104.01
# SpaceY                                                                104.01
# Track                                                                 104.01
# SpaceX                                                                104.01
# Wire                                                                  104.01
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 104.01
# End of doGenerate                                                     104.01
# Analyze                                                               104.01
# Levelize                                                              104.01
# End of LevelAssign mode=I, 6 Levels, 16 Comps, limit=30000            104.01
# Nets                                                                  104.01
# Place                                                                 104.01
# PlaceNets                                                             104.01
# SpaceY                                                                104.01
# Track                                                                 104.01
# SpaceX                                                                104.01
# Wire                                                                  104.01
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 104.01
# End of doGenerate                                                     104.01
# Analyze                                                               104.01
# Levelize                                                              104.01
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             104.01
# Nets                                                                  104.01
# Place                                                                 104.01
# PlaceNets                                                             104.01
# SpaceY                                                                104.01
# Track                                                                 104.01
# SpaceX                                                                104.01
# Wire                                                                  104.01
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 104.01
# End of doGenerate                                                     104.01
# End of Generating Regions for Page 1                                  104.01
scrollpos -102 4
zoom -x 0 -y 0 0.5
scrollpos -63 3
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_227.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_227.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_227.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_227.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_227.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_227.DAC0.mixer } -attr @fillcolor #a7c491
attribute {inst DAC.Tile_227.DAC1.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_227.DAC0.mixer.DAC.Tile_227.DAC0.first -pin DAC.Tile_227.DAC0.mixer RIGHT_I -pin DAC.Tile_227.DAC0.first X
load net net.DAC.Tile_227.DAC0.first.DAC.Tile_227.DAC0 -pin DAC.Tile_227.DAC0.first Z -pin DAC.Tile_227.DAC0 TX
load net net.DAC.Tile_227.DAC1.mixer.DAC.Tile_227.DAC0.first -pin DAC.Tile_227.DAC1.mixer RIGHT_I -pin DAC.Tile_227.DAC0.first Y
load net net.DAC.Tile_227.DAC0.mixer.Tile_227.DAC0.s00 -pin DAC.Tile_227.DAC0.mixer LEFT_I -pin DAC.Tile_227.DAC0.s00 TX
load net net.DAC.Tile_227.DAC0.mixer.Tile_227.DAC0.s00 -pin DAC.Tile_227.DAC0.mixer LEFT_Q -pin DAC.Tile_227.DAC0.s00 TX
load net net.DAC.Tile_227.DAC1.mixer.Tile_227.DAC1.s01 -pin DAC.Tile_227.DAC1.mixer LEFT_I -pin DAC.Tile_227.DAC1.s01 TX
load net net.DAC.Tile_227.DAC1.mixer.Tile_227.DAC1.s01 -pin DAC.Tile_227.DAC1.mixer LEFT_Q -pin DAC.Tile_227.DAC1.s01 TX
attribute {inst DAC.Tile_227.DAC0.s00} -attr @name IQ
attribute {inst DAC.Tile_227.DAC1.s01} -attr @name IQ
attribute {inst DAC.Tile_227.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_227.DAC1.mixer.DAC.Tile_227.DAC1.first -pin DAC.Tile_227.DAC1.mixer RIGHT_Q -pin DAC.Tile_227.DAC1.first Y
load net net.DAC.Tile_227.DAC0.mixer.DAC.Tile_227.DAC1.first -pin DAC.Tile_227.DAC0.mixer RIGHT_Q -pin DAC.Tile_227.DAC1.first X
load net net.DAC.Tile_227.DAC1.first.DAC.Tile_227.DAC1 -pin DAC.Tile_227.DAC1.first Z -pin DAC.Tile_227.DAC1 TX
attribute {inst DAC.Tile_227.DAC1} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_227.DAC2} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_227.DAC2.mixer } -attr @fillcolor #a7c491
attribute {inst DAC.Tile_227.DAC3.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_227.DAC2.mixer.DAC.Tile_227.DAC2.first -pin DAC.Tile_227.DAC2.mixer RIGHT_I -pin DAC.Tile_227.DAC2.first X
load net net.DAC.Tile_227.DAC2.first.DAC.Tile_227.DAC2 -pin DAC.Tile_227.DAC2.first Z -pin DAC.Tile_227.DAC2 TX
load net net.DAC.Tile_227.DAC3.mixer.DAC.Tile_227.DAC2.first -pin DAC.Tile_227.DAC3.mixer RIGHT_I -pin DAC.Tile_227.DAC2.first Y
load net net.DAC.Tile_227.DAC2.mixer.Tile_227.DAC2.s02 -pin DAC.Tile_227.DAC2.mixer LEFT_I -pin DAC.Tile_227.DAC2.s02 TX
load net net.DAC.Tile_227.DAC2.mixer.Tile_227.DAC2.s02 -pin DAC.Tile_227.DAC2.mixer LEFT_Q -pin DAC.Tile_227.DAC2.s02 TX
load net net.DAC.Tile_227.DAC3.mixer.Tile_227.DAC3.s03 -pin DAC.Tile_227.DAC3.mixer LEFT_I -pin DAC.Tile_227.DAC3.s03 TX
load net net.DAC.Tile_227.DAC3.mixer.Tile_227.DAC3.s03 -pin DAC.Tile_227.DAC3.mixer LEFT_Q -pin DAC.Tile_227.DAC3.s03 TX
attribute {inst DAC.Tile_227.DAC2.s02} -attr @name IQ
attribute {inst DAC.Tile_227.DAC3.s03} -attr @name IQ
attribute {inst DAC.Tile_227.DAC2.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_227.DAC3.mixer.DAC.Tile_227.DAC3.first -pin DAC.Tile_227.DAC3.mixer RIGHT_Q -pin DAC.Tile_227.DAC3.first Y
load net net.DAC.Tile_227.DAC2.mixer.DAC.Tile_227.DAC3.first -pin DAC.Tile_227.DAC2.mixer RIGHT_Q -pin DAC.Tile_227.DAC3.first X
load net net.DAC.Tile_227.DAC3.first.DAC.Tile_227.DAC3 -pin DAC.Tile_227.DAC3.first Z -pin DAC.Tile_227.DAC3 TX
attribute {inst DAC.Tile_227.DAC3} -attr @fillcolor #a7c491
increment -const
show
# Starting Split Pages                                                  104.01
# NoSplit 30 Comps, 16 Nets 0 NetBundles                                104.01
# End of Split Pages                                                    104.01
# Generating Regions for Page 1:   30 Comps,   16 Nets                  104.01
# Analyze                                                               104.01
# Levelize                                                              104.01
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            104.01
# Nets                                                                  104.01
# Place                                                                 104.01
# PlaceNets                                                             104.01
# SpaceY                                                                104.01
# Track                                                                 104.01
# SpaceX                                                                104.01
# Wire                                                                  104.01
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 104.01
# End of doGenerate                                                     104.01
# Analyze                                                               104.01
# Levelize                                                              104.01
# End of LevelAssign mode=I, 6 Levels, 16 Comps, limit=30000            104.01
# Nets                                                                  104.01
# Place                                                                 104.01
# PlaceNets                                                             104.01
# SpaceY                                                                104.01
# Track                                                                 104.01
# SpaceX                                                                104.01
# Wire                                                                  104.01
# End of Wire: 16 nets, 22 ch, wire: 98-->86 (0 with wbits)             104.01
# End of doGenerate                                                     104.01
# Analyze                                                               104.01
# Levelize                                                              104.01
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             104.01
# Nets                                                                  104.01
# Place                                                                 104.01
# PlaceNets                                                             104.01
# SpaceY                                                                104.01
# Track                                                                 104.01
# SpaceX                                                                104.01
# Wire                                                                  104.01
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 104.01
# End of doGenerate                                                     104.01
# End of Generating Regions for Page 1                                  104.01
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -100 -30
fullfit
scrollpos -62 -44
#CMD scrollpos
#R -62 -44
increment -const
unload net net.DAC.Tile_227.DAC0.mixer.Tile_227.DAC0.s00
increment -const
unload net net.DAC.Tile_227.DAC0.first.DAC.Tile_227.DAC0
increment -const
unload net net.DAC.Tile_227.DAC2.first.DAC.Tile_227.DAC2
increment -const
unload net net.DAC.Tile_227.DAC2.mixer.DAC.Tile_227.DAC2.first
increment -const
unload net net.DAC.Tile_227.DAC0.mixer.DAC.Tile_227.DAC0.first
increment -const
unload net net.DAC.Tile_227.DAC0.mixer.DAC.Tile_227.DAC1.first
increment -const
unload net net.DAC.Tile_227.DAC3.mixer.DAC.Tile_227.DAC3.first
increment -const
unload net net.DAC.Tile_227.DAC3.mixer.DAC.Tile_227.DAC2.first
increment -const
unload net net.DAC.Tile_227.DAC1.mixer.DAC.Tile_227.DAC0.first
increment -const
unload net net.DAC.Tile_227.DAC2.mixer.DAC.Tile_227.DAC3.first
increment -const
unload net net.DAC.Tile_227.DAC1.first.DAC.Tile_227.DAC1
increment -const
unload net net.DAC.Tile_227.DAC3.first.DAC.Tile_227.DAC3
increment -const
unload net net.DAC.Tile_227.DAC3.mixer.Tile_227.DAC3.s03
increment -const
unload net net.DAC.Tile_227.DAC1.mixer.Tile_227.DAC1.s01
increment -const
unload net net.DAC.Tile_227.DAC1.mixer.DAC.Tile_227.DAC1.first
increment -const
unload net net.DAC.Tile_227.DAC2.mixer.Tile_227.DAC2.s02
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_227 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_227 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_227 a } -attr @name {}
attribute {hierPin Tile_227 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC3.s03 s03 v -hier Tile_227 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC3.mixer DAC3mixer syn -hier Tile_227 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC3 DAC30 syn -hier Tile_227 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_227.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC3} -attr @name {}
attribute {pin DAC.Tile_227.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC2.s02 s02 v -hier Tile_227 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC2.mixer DAC2mixer syn -hier Tile_227 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC2 DAC21 syn -hier Tile_227 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_227.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC2} -attr @name {}
attribute {pin DAC.Tile_227.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC1.s01 s01 v -hier Tile_227 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC1.mixer DAC1mixer syn -hier Tile_227 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC1 DAC12 syn -hier Tile_227 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_227.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC1} -attr @name {}
attribute {pin DAC.Tile_227.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC0.s00 s00 v -hier Tile_227 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC0.mixer DAC0mixer syn -hier Tile_227 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC0 DAC03 syn -hier Tile_227 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_227.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC0} -attr @name {}
attribute {pin DAC.Tile_227.DAC0 TX } -attr @name {}
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC34 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC25 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC16 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC07 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  104.67
# NoSplit 26 Comps, 0 Nets 0 NetBundles                                 104.67
# End of Split Pages                                                    104.67
# Generating Regions for Page 1:   26 Comps,    0 Nets                  104.67
# Analyze                                                               104.67
# Levelize                                                              104.67
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            104.67
# Nets                                                                  104.67
# Place                                                                 104.67
# PlaceNets                                                             104.67
# SpaceY                                                                104.67
# Track                                                                 104.67
# SpaceX                                                                104.67
# Wire                                                                  104.67
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 104.67
# End of doGenerate                                                     104.67
# Analyze                                                               104.67
# Levelize                                                              104.67
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            104.67
# Nets                                                                  104.67
# Place                                                                 104.67
# PlaceNets                                                             104.67
# SpaceY                                                                104.67
# Track                                                                 104.67
# SpaceX                                                                104.67
# Wire                                                                  104.67
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 104.67
# End of doGenerate                                                     104.67
# Analyze                                                               104.67
# Levelize                                                              104.67
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             104.67
# Nets                                                                  104.67
# Place                                                                 104.67
# PlaceNets                                                             104.67
# SpaceY                                                                104.67
# Track                                                                 104.67
# SpaceX                                                                104.67
# Wire                                                                  104.67
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 104.67
# End of doGenerate                                                     104.67
# End of Generating Regions for Page 1                                  104.67
scrollpos -150 4
zoom -x 0 -y 0 0.5
scrollpos -93 3
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_227.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_227.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_227.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_227.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_227.DAC0.mixer.Tile_227.DAC0 -pin DAC.Tile_227.DAC0.mixer RIGHT_I -pin DAC.Tile_227.DAC0 TX
attribute {inst DAC.Tile_227.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_227.DAC0.s00} -attr @name IQ
attribute {inst DAC.Tile_227.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_227.DAC0.mixer.Tile_227.DAC0.s00 -pin DAC.Tile_227.DAC0.s00 TX -pin DAC.Tile_227.DAC0.mixer LEFT_Q
load net net.DAC.Tile_227.DAC0.mixer.Tile_227.DAC0.s00 -pin DAC.Tile_227.DAC0.s00 TX -pin DAC.Tile_227.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_227.DAC1} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_227.DAC1.s01} -attr @name IQ
load net net.Tile_227.DAC0.RIGHT_Q -pin DAC.Tile_227.DAC0.mixer RIGHT_Q -pin DAC.Tile_227.DAC1 TX
increment -const
load net net.DAC.Tile_227.DAC2.mixer.Tile_227.DAC2 -pin DAC.Tile_227.DAC2.mixer RIGHT_I -pin DAC.Tile_227.DAC2 TX
attribute {inst DAC.Tile_227.DAC2} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_227.DAC2.s02} -attr @name IQ
attribute {inst DAC.Tile_227.DAC2.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_227.DAC2.mixer.Tile_227.DAC2.s02 -pin DAC.Tile_227.DAC2.s02 TX -pin DAC.Tile_227.DAC2.mixer LEFT_Q
attribute {inst DAC.Tile_227.DAC3} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_227.DAC3.s03} -attr @name IQ
load net net.Tile_227.DAC2.RIGHT_Q -pin DAC.Tile_227.DAC2.mixer RIGHT_Q -pin DAC.Tile_227.DAC3 TX
show
# Starting Split Pages                                                  104.67
# NoSplit 26 Comps, 6 Nets 0 NetBundles                                 104.67
# End of Split Pages                                                    104.67
# Generating Regions for Page 1:   26 Comps,    6 Nets                  104.67
# Analyze                                                               104.67
# Levelize                                                              104.67
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            104.67
# Nets                                                                  104.67
# Place                                                                 104.67
# PlaceNets                                                             104.67
# SpaceY                                                                104.67
# Track                                                                 104.67
# SpaceX                                                                104.67
# Wire                                                                  104.67
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 104.67
# End of doGenerate                                                     104.67
# Analyze                                                               104.67
# Levelize                                                              104.67
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            104.67
# Nets                                                                  104.67
# Place                                                                 104.67
# PlaceNets                                                             104.67
# SpaceY                                                                104.67
# Track                                                                 104.67
# SpaceX                                                                104.67
# Wire                                                                  104.67
# End of Wire: 6 nets, 6 ch, wire: 28-->28 (0 with wbits)               104.67
# End of doGenerate                                                     104.67
# Analyze                                                               104.67
# Levelize                                                              104.67
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             104.67
# Nets                                                                  104.67
# Place                                                                 104.67
# PlaceNets                                                             104.67
# SpaceY                                                                104.67
# Track                                                                 104.67
# SpaceX                                                                104.67
# Wire                                                                  104.67
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 104.67
# End of doGenerate                                                     104.67
# End of Generating Regions for Page 1                                  104.67
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -100 -30
fullfit
scrollpos -136 -44
#CMD scrollpos
#R -136 -44
increment -const
unload net net.DAC.Tile_227.DAC0.mixer.Tile_227.DAC0.s00
increment -const
unload net net.DAC.Tile_227.DAC0.mixer.Tile_227.DAC0
increment -const
unload net net.Tile_227.DAC0.RIGHT_Q
increment -const
unload net net.DAC.Tile_227.DAC2.mixer.Tile_227.DAC2
increment -const
unload net net.DAC.Tile_227.DAC2.mixer.Tile_227.DAC2.s02
increment -const
unload net net.Tile_227.DAC2.RIGHT_Q
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_227 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_227 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_227 a } -attr @name {}
attribute {hierPin Tile_227 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC3.s03 s03 v -hier Tile_227 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC3.mixer DAC3mixer syn -hier Tile_227 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC3 DAC30 syn -hier Tile_227 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_227.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC3} -attr @name {}
attribute {pin DAC.Tile_227.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC2.s02 s02 v -hier Tile_227 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC2.mixer DAC2mixer syn -hier Tile_227 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC2 DAC21 syn -hier Tile_227 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_227.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC2} -attr @name {}
attribute {pin DAC.Tile_227.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC1.s01 s01 v -hier Tile_227 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC1.mixer DAC1mixer syn -hier Tile_227 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC1 DAC12 syn -hier Tile_227 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_227.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC1} -attr @name {}
attribute {pin DAC.Tile_227.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC0.s00 s00 v -hier Tile_227 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC0.mixer DAC0mixer syn -hier Tile_227 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC0 DAC03 syn -hier Tile_227 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_227.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC0} -attr @name {}
attribute {pin DAC.Tile_227.DAC0 TX } -attr @name {}
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC34 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC25 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC16 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC07 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  105.01
# NoSplit 26 Comps, 0 Nets 0 NetBundles                                 105.01
# End of Split Pages                                                    105.01
# Generating Regions for Page 1:   26 Comps,    0 Nets                  105.01
# Analyze                                                               105.01
# Levelize                                                              105.01
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            105.01
# Nets                                                                  105.01
# Place                                                                 105.01
# PlaceNets                                                             105.01
# SpaceY                                                                105.01
# Track                                                                 105.01
# SpaceX                                                                105.01
# Wire                                                                  105.01
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 105.01
# End of doGenerate                                                     105.01
# Analyze                                                               105.01
# Levelize                                                              105.01
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            105.01
# Nets                                                                  105.01
# Place                                                                 105.01
# PlaceNets                                                             105.01
# SpaceY                                                                105.01
# Track                                                                 105.01
# SpaceX                                                                105.01
# Wire                                                                  105.01
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 105.01
# End of doGenerate                                                     105.01
# Analyze                                                               105.01
# Levelize                                                              105.01
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             105.01
# Nets                                                                  105.01
# Place                                                                 105.01
# PlaceNets                                                             105.01
# SpaceY                                                                105.01
# Track                                                                 105.01
# SpaceX                                                                105.01
# Wire                                                                  105.01
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 105.01
# End of doGenerate                                                     105.01
# End of Generating Regions for Page 1                                  105.01
scrollpos -150 4
zoom -x 0 -y 0 0.5
scrollpos -93 3
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_227.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_227.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_227.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_227.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_227.DAC0.mixer.Tile_227.DAC0 -pin DAC.Tile_227.DAC0.mixer RIGHT_I -pin DAC.Tile_227.DAC0 TX
attribute {inst DAC.Tile_227.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_227.DAC0.s00} -attr @name IQ
attribute {inst DAC.Tile_227.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_227.DAC0.mixer.Tile_227.DAC0.s00 -pin DAC.Tile_227.DAC0.s00 TX -pin DAC.Tile_227.DAC0.mixer LEFT_Q
load net net.DAC.Tile_227.DAC0.mixer.Tile_227.DAC0.s00 -pin DAC.Tile_227.DAC0.s00 TX -pin DAC.Tile_227.DAC0.mixer LEFT_I
increment -const
load net net.DAC.Tile_227.DAC2.mixer.Tile_227.DAC2 -pin DAC.Tile_227.DAC2.mixer RIGHT_I -pin DAC.Tile_227.DAC2 TX
attribute {inst DAC.Tile_227.DAC2} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_227.DAC2.s02} -attr @name IQ
attribute {inst DAC.Tile_227.DAC2.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_227.DAC2.mixer.Tile_227.DAC2.s02 -pin DAC.Tile_227.DAC2.s02 TX -pin DAC.Tile_227.DAC2.mixer LEFT_Q
attribute {inst DAC.Tile_227.DAC3} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_227.DAC3.s03} -attr @name IQ
load net net.Tile_227.DAC2.RIGHT_Q -pin DAC.Tile_227.DAC2.mixer RIGHT_Q -pin DAC.Tile_227.DAC3 TX
show
# Starting Split Pages                                                  105.01
# NoSplit 26 Comps, 5 Nets 0 NetBundles                                 105.01
# End of Split Pages                                                    105.01
# Generating Regions for Page 1:   26 Comps,    5 Nets                  105.01
# Analyze                                                               105.01
# Levelize                                                              105.01
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            105.01
# Nets                                                                  105.01
# Place                                                                 105.01
# PlaceNets                                                             105.01
# SpaceY                                                                105.01
# Track                                                                 105.01
# SpaceX                                                                105.01
# Wire                                                                  105.01
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 105.01
# End of doGenerate                                                     105.01
# Analyze                                                               105.01
# Levelize                                                              105.01
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            105.01
# Nets                                                                  105.01
# Place                                                                 105.01
# PlaceNets                                                             105.01
# SpaceY                                                                105.01
# Track                                                                 105.01
# SpaceX                                                                105.01
# Wire                                                                  105.01
# End of Wire: 5 nets, 5 ch, wire: 24-->24 (0 with wbits)               105.01
# End of doGenerate                                                     105.01
# Analyze                                                               105.01
# Levelize                                                              105.01
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             105.01
# Nets                                                                  105.01
# Place                                                                 105.01
# PlaceNets                                                             105.01
# SpaceY                                                                105.01
# Track                                                                 105.01
# SpaceX                                                                105.01
# Wire                                                                  105.01
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 105.01
# End of doGenerate                                                     105.01
# End of Generating Regions for Page 1                                  105.01
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -136 -30
scrollpos -136 -30
fullfit
scrollpos -136 -44
#CMD scrollpos
#R -136 -44
increment -const
unload net net.DAC.Tile_227.DAC0.mixer.Tile_227.DAC0.s00
increment -const
unload net net.DAC.Tile_227.DAC0.mixer.Tile_227.DAC0
increment -const
unload net net.DAC.Tile_227.DAC2.mixer.Tile_227.DAC2
increment -const
unload net net.DAC.Tile_227.DAC2.mixer.Tile_227.DAC2.s02
increment -const
unload net net.Tile_227.DAC2.RIGHT_Q
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_227 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_227 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_227 a } -attr @name {}
attribute {hierPin Tile_227 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC3.s03 s03 v -hier Tile_227 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC3.mixer DAC3mixer syn -hier Tile_227 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC3 DAC30 syn -hier Tile_227 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_227.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC3} -attr @name {}
attribute {pin DAC.Tile_227.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC2.s02 s02 v -hier Tile_227 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC2.mixer DAC2mixer syn -hier Tile_227 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC2 DAC21 syn -hier Tile_227 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_227.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC2} -attr @name {}
attribute {pin DAC.Tile_227.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC1.s01 s01 v -hier Tile_227 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC1.mixer DAC1mixer syn -hier Tile_227 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_I} -attr @name I
load symbol first v RTL(+) attrdsp @name -cc -10 -10 10 port X in.left port Y in.top port Z out
load inst DAC.Tile_227.DAC1.first first v -hier Tile_227 -pg 1 -y 202 -x 52 -resize 5 5 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC1.first } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC1.first Z } -attr @name {}
attribute {pin DAC.Tile_227.DAC1.first Y } -attr @name {}
attribute {pin DAC.Tile_227.DAC1.first X } -attr @name {}
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC1 DAC12 syn -hier Tile_227 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_227.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC1} -attr @name {}
attribute {pin DAC.Tile_227.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC0.s00 s00 v -hier Tile_227 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC0.mixer DAC0mixer syn -hier Tile_227 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_I} -attr @name I
load symbol first v RTL(+) attrdsp @name -cc -10 -10 10 port X in.left port Y in.top port Z out
load inst DAC.Tile_227.DAC0.first first v -hier Tile_227 -pg 1 -y 302 -x 51 -resize 5 5 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC0.first } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC0.first Z } -attr @name {}
attribute {pin DAC.Tile_227.DAC0.first Y } -attr @name {}
attribute {pin DAC.Tile_227.DAC0.first X } -attr @name {}
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC0 DAC03 syn -hier Tile_227 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_227.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC0} -attr @name {}
attribute {pin DAC.Tile_227.DAC0 TX } -attr @name {}
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC34 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC25 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC16 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC07 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  105.69
# NoSplit 28 Comps, 0 Nets 0 NetBundles                                 105.69
# End of Split Pages                                                    105.69
# Generating Regions for Page 1:   28 Comps,    0 Nets                  105.69
# Analyze                                                               105.69
# Levelize                                                              105.69
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            105.69
# Nets                                                                  105.69
# Place                                                                 105.69
# PlaceNets                                                             105.69
# SpaceY                                                                105.69
# Track                                                                 105.69
# SpaceX                                                                105.69
# Wire                                                                  105.69
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 105.69
# End of doGenerate                                                     105.69
# Analyze                                                               105.69
# Levelize                                                              105.69
# End of LevelAssign mode=I, 6 Levels, 14 Comps, limit=30000            105.69
# Nets                                                                  105.69
# Place                                                                 105.69
# PlaceNets                                                             105.69
# SpaceY                                                                105.69
# Track                                                                 105.69
# SpaceX                                                                105.69
# Wire                                                                  105.69
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 105.69
# End of doGenerate                                                     105.69
# Analyze                                                               105.69
# Levelize                                                              105.69
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             105.69
# Nets                                                                  105.69
# Place                                                                 105.69
# PlaceNets                                                             105.69
# SpaceY                                                                105.69
# Track                                                                 105.69
# SpaceX                                                                105.69
# Wire                                                                  105.69
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 105.69
# End of doGenerate                                                     105.69
# End of Generating Regions for Page 1                                  105.69
scrollpos -102 4
zoom -x 0 -y 0 0.5
scrollpos -63 3
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_227.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_227.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_227.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_227.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_227.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_227.DAC0.mixer } -attr @fillcolor #a7c491
attribute {inst DAC.Tile_227.DAC1.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_227.DAC0.mixer.DAC.Tile_227.DAC0.first -pin DAC.Tile_227.DAC0.mixer RIGHT_I -pin DAC.Tile_227.DAC0.first X
load net net.DAC.Tile_227.DAC0.first.DAC.Tile_227.DAC0 -pin DAC.Tile_227.DAC0.first Z -pin DAC.Tile_227.DAC0 TX
load net net.DAC.Tile_227.DAC1.mixer.DAC.Tile_227.DAC0.first -pin DAC.Tile_227.DAC1.mixer RIGHT_I -pin DAC.Tile_227.DAC0.first Y
load net net.DAC.Tile_227.DAC0.mixer.Tile_227.DAC0.s00 -pin DAC.Tile_227.DAC0.mixer LEFT_I -pin DAC.Tile_227.DAC0.s00 TX
load net net.DAC.Tile_227.DAC0.mixer.Tile_227.DAC0.s00 -pin DAC.Tile_227.DAC0.mixer LEFT_Q -pin DAC.Tile_227.DAC0.s00 TX
load net net.DAC.Tile_227.DAC1.mixer.Tile_227.DAC1.s01 -pin DAC.Tile_227.DAC1.mixer LEFT_I -pin DAC.Tile_227.DAC1.s01 TX
load net net.DAC.Tile_227.DAC1.mixer.Tile_227.DAC1.s01 -pin DAC.Tile_227.DAC1.mixer LEFT_Q -pin DAC.Tile_227.DAC1.s01 TX
attribute {inst DAC.Tile_227.DAC0.s00} -attr @name IQ
attribute {inst DAC.Tile_227.DAC1.s01} -attr @name IQ
attribute {inst DAC.Tile_227.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_227.DAC1.mixer.DAC.Tile_227.DAC1.first -pin DAC.Tile_227.DAC1.mixer RIGHT_Q -pin DAC.Tile_227.DAC1.first Y
load net net.DAC.Tile_227.DAC0.mixer.DAC.Tile_227.DAC1.first -pin DAC.Tile_227.DAC0.mixer RIGHT_Q -pin DAC.Tile_227.DAC1.first X
load net net.DAC.Tile_227.DAC1.first.DAC.Tile_227.DAC1 -pin DAC.Tile_227.DAC1.first Z -pin DAC.Tile_227.DAC1 TX
attribute {inst DAC.Tile_227.DAC1} -attr @fillcolor #a7c491
increment -const
increment -const
load net net.DAC.Tile_227.DAC2.mixer.Tile_227.DAC2 -pin DAC.Tile_227.DAC2.mixer RIGHT_I -pin DAC.Tile_227.DAC2 TX
attribute {inst DAC.Tile_227.DAC2} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_227.DAC2.s02} -attr @name IQ
attribute {inst DAC.Tile_227.DAC2.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_227.DAC2.mixer.Tile_227.DAC2.s02 -pin DAC.Tile_227.DAC2.s02 TX -pin DAC.Tile_227.DAC2.mixer LEFT_Q
increment -const
load net net.DAC.Tile_227.DAC3.mixer.Tile_227.DAC3 -pin DAC.Tile_227.DAC3.mixer RIGHT_I -pin DAC.Tile_227.DAC3 TX
attribute {inst DAC.Tile_227.DAC3} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_227.DAC3.s03} -attr @name IQ
unload net net.DAC.Tile_227.DAC3.mixer.Tile_227.DAC3
load net net.Tile_227.DAC2.RIGHT_Q -pin DAC.Tile_227.DAC2.mixer RIGHT_Q -pin DAC.Tile_227.DAC3 TX
show
# Starting Split Pages                                                  105.69
# NoSplit 28 Comps, 11 Nets 0 NetBundles                                105.69
# End of Split Pages                                                    105.69
# Generating Regions for Page 1:   28 Comps,   11 Nets                  105.69
# Analyze                                                               105.69
# Levelize                                                              105.69
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            105.69
# Nets                                                                  105.69
# Place                                                                 105.69
# PlaceNets                                                             105.69
# SpaceY                                                                105.69
# Track                                                                 105.69
# SpaceX                                                                105.69
# Wire                                                                  105.69
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 105.69
# End of doGenerate                                                     105.69
# Analyze                                                               105.69
# Levelize                                                              105.69
# End of LevelAssign mode=I, 6 Levels, 14 Comps, limit=30000            105.69
# Nets                                                                  105.69
# Place                                                                 105.69
# PlaceNets                                                             105.69
# SpaceY                                                                105.69
# Track                                                                 105.69
# SpaceX                                                                105.69
# Wire                                                                  105.69
# End of Wire: 11 nets, 18 ch, wire: 68-->54 (0 with wbits)             105.69
# End of doGenerate                                                     105.69
# Analyze                                                               105.69
# Levelize                                                              105.69
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             105.69
# Nets                                                                  105.69
# Place                                                                 105.69
# PlaceNets                                                             105.69
# SpaceY                                                                105.69
# Track                                                                 105.69
# SpaceX                                                                105.69
# Wire                                                                  105.69
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 105.69
# End of doGenerate                                                     105.69
# End of Generating Regions for Page 1                                  105.69
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -136 -30
scrollpos -136 -30
fullfit
scrollpos -62 -44
#CMD scrollpos
#R -62 -44
increment -const
unload net net.DAC.Tile_227.DAC0.mixer.Tile_227.DAC0.s00
increment -const
unload net net.DAC.Tile_227.DAC0.first.DAC.Tile_227.DAC0
increment -const
unload net net.DAC.Tile_227.DAC0.mixer.DAC.Tile_227.DAC0.first
increment -const
unload net net.DAC.Tile_227.DAC0.mixer.DAC.Tile_227.DAC1.first
increment -const
unload net net.DAC.Tile_227.DAC2.mixer.Tile_227.DAC2
increment -const
unload net net.DAC.Tile_227.DAC1.mixer.DAC.Tile_227.DAC0.first
increment -const
unload net net.DAC.Tile_227.DAC1.first.DAC.Tile_227.DAC1
increment -const
unload net net.DAC.Tile_227.DAC1.mixer.Tile_227.DAC1.s01
increment -const
unload net net.DAC.Tile_227.DAC1.mixer.DAC.Tile_227.DAC1.first
increment -const
unload net net.DAC.Tile_227.DAC2.mixer.Tile_227.DAC2.s02
increment -const
unload net net.Tile_227.DAC2.RIGHT_Q
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_227 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_227 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_227 a } -attr @name {}
attribute {hierPin Tile_227 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC3.s03 s03 v -hier Tile_227 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC3.mixer DAC3mixer syn -hier Tile_227 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC3 DAC30 syn -hier Tile_227 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_227.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC3} -attr @name {}
attribute {pin DAC.Tile_227.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC2.s02 s02 v -hier Tile_227 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC2.mixer DAC2mixer syn -hier Tile_227 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC2 DAC21 syn -hier Tile_227 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_227.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC2} -attr @name {}
attribute {pin DAC.Tile_227.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC1.s01 s01 v -hier Tile_227 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC1.mixer DAC1mixer syn -hier Tile_227 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_I} -attr @name I
load symbol first v RTL(+) attrdsp @name -cc -10 -10 10 port X in.left port Y in.top port Z out
load inst DAC.Tile_227.DAC1.first first v -hier Tile_227 -pg 1 -y 202 -x 52 -resize 5 5 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC1.first } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC1.first Z } -attr @name {}
attribute {pin DAC.Tile_227.DAC1.first Y } -attr @name {}
attribute {pin DAC.Tile_227.DAC1.first X } -attr @name {}
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC1 DAC12 syn -hier Tile_227 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_227.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC1} -attr @name {}
attribute {pin DAC.Tile_227.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC0.s00 s00 v -hier Tile_227 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC0.mixer DAC0mixer syn -hier Tile_227 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_I} -attr @name I
load symbol first v RTL(+) attrdsp @name -cc -10 -10 10 port X in.left port Y in.top port Z out
load inst DAC.Tile_227.DAC0.first first v -hier Tile_227 -pg 1 -y 302 -x 51 -resize 5 5 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC0.first } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC0.first Z } -attr @name {}
attribute {pin DAC.Tile_227.DAC0.first Y } -attr @name {}
attribute {pin DAC.Tile_227.DAC0.first X } -attr @name {}
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC0 DAC03 syn -hier Tile_227 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_227.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC0} -attr @name {}
attribute {pin DAC.Tile_227.DAC0 TX } -attr @name {}
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC34 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC25 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC16 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC07 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  106.81
# NoSplit 28 Comps, 0 Nets 0 NetBundles                                 106.81
# End of Split Pages                                                    106.81
# Generating Regions for Page 1:   28 Comps,    0 Nets                  106.81
# Analyze                                                               106.81
# Levelize                                                              106.81
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            106.81
# Nets                                                                  106.81
# Place                                                                 106.81
# PlaceNets                                                             106.81
# SpaceY                                                                106.81
# Track                                                                 106.81
# SpaceX                                                                106.81
# Wire                                                                  106.81
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 106.81
# End of doGenerate                                                     106.81
# Analyze                                                               106.81
# Levelize                                                              106.81
# End of LevelAssign mode=I, 6 Levels, 14 Comps, limit=30000            106.81
# Nets                                                                  106.81
# Place                                                                 106.81
# PlaceNets                                                             106.81
# SpaceY                                                                106.81
# Track                                                                 106.81
# SpaceX                                                                106.81
# Wire                                                                  106.81
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 106.81
# End of doGenerate                                                     106.81
# Analyze                                                               106.81
# Levelize                                                              106.81
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             106.81
# Nets                                                                  106.81
# Place                                                                 106.81
# PlaceNets                                                             106.81
# SpaceY                                                                106.81
# Track                                                                 106.81
# SpaceX                                                                106.81
# Wire                                                                  106.81
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 106.81
# End of doGenerate                                                     106.81
# End of Generating Regions for Page 1                                  106.81
scrollpos -102 4
zoom -x 0 -y 0 0.5
scrollpos -63 3
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_227.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_227.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_227.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_227.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_227.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_227.DAC0.mixer } -attr @fillcolor #a7c491
attribute {inst DAC.Tile_227.DAC1.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_227.DAC0.mixer.DAC.Tile_227.DAC0.first -pin DAC.Tile_227.DAC0.mixer RIGHT_I -pin DAC.Tile_227.DAC0.first X
load net net.DAC.Tile_227.DAC0.first.DAC.Tile_227.DAC0 -pin DAC.Tile_227.DAC0.first Z -pin DAC.Tile_227.DAC0 TX
load net net.DAC.Tile_227.DAC1.mixer.DAC.Tile_227.DAC0.first -pin DAC.Tile_227.DAC1.mixer RIGHT_I -pin DAC.Tile_227.DAC0.first Y
load net net.DAC.Tile_227.DAC0.mixer.Tile_227.DAC0.s00 -pin DAC.Tile_227.DAC0.mixer LEFT_I -pin DAC.Tile_227.DAC0.s00 TX
load net net.DAC.Tile_227.DAC0.mixer.Tile_227.DAC0.s00 -pin DAC.Tile_227.DAC0.mixer LEFT_Q -pin DAC.Tile_227.DAC0.s00 TX
load net net.DAC.Tile_227.DAC1.mixer.Tile_227.DAC1.s01 -pin DAC.Tile_227.DAC1.mixer LEFT_I -pin DAC.Tile_227.DAC1.s01 TX
load net net.DAC.Tile_227.DAC1.mixer.Tile_227.DAC1.s01 -pin DAC.Tile_227.DAC1.mixer LEFT_Q -pin DAC.Tile_227.DAC1.s01 TX
attribute {inst DAC.Tile_227.DAC0.s00} -attr @name IQ
attribute {inst DAC.Tile_227.DAC1.s01} -attr @name IQ
attribute {inst DAC.Tile_227.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_227.DAC1.mixer.DAC.Tile_227.DAC1.first -pin DAC.Tile_227.DAC1.mixer RIGHT_Q -pin DAC.Tile_227.DAC1.first Y
load net net.DAC.Tile_227.DAC0.mixer.DAC.Tile_227.DAC1.first -pin DAC.Tile_227.DAC0.mixer RIGHT_Q -pin DAC.Tile_227.DAC1.first X
load net net.DAC.Tile_227.DAC1.first.DAC.Tile_227.DAC1 -pin DAC.Tile_227.DAC1.first Z -pin DAC.Tile_227.DAC1 TX
attribute {inst DAC.Tile_227.DAC1} -attr @fillcolor #a7c491
increment -const
increment -const
load net net.DAC.Tile_227.DAC2.mixer.Tile_227.DAC2 -pin DAC.Tile_227.DAC2.mixer RIGHT_I -pin DAC.Tile_227.DAC2 TX
attribute {inst DAC.Tile_227.DAC2} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_227.DAC2.s02} -attr @name IQ
attribute {inst DAC.Tile_227.DAC2.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_227.DAC2.mixer.Tile_227.DAC2.s02 -pin DAC.Tile_227.DAC2.s02 TX -pin DAC.Tile_227.DAC2.mixer LEFT_Q
increment -const
load net net.DAC.Tile_227.DAC3.mixer.Tile_227.DAC3 -pin DAC.Tile_227.DAC3.mixer RIGHT_I -pin DAC.Tile_227.DAC3 TX
attribute {inst DAC.Tile_227.DAC3} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_227.DAC3.s03} -attr @name IQ
unload net net.DAC.Tile_227.DAC3.mixer.Tile_227.DAC3
load net net.Tile_227.DAC2.RIGHT_Q -pin DAC.Tile_227.DAC2.mixer RIGHT_Q -pin DAC.Tile_227.DAC3 TX
show
# Starting Split Pages                                                  106.83
# NoSplit 28 Comps, 11 Nets 0 NetBundles                                106.83
# End of Split Pages                                                    106.83
# Generating Regions for Page 1:   28 Comps,   11 Nets                  106.83
# Analyze                                                               106.83
# Levelize                                                              106.83
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            106.83
# Nets                                                                  106.83
# Place                                                                 106.83
# PlaceNets                                                             106.83
# SpaceY                                                                106.83
# Track                                                                 106.83
# SpaceX                                                                106.83
# Wire                                                                  106.83
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 106.83
# End of doGenerate                                                     106.83
# Analyze                                                               106.83
# Levelize                                                              106.83
# End of LevelAssign mode=I, 6 Levels, 14 Comps, limit=30000            106.83
# Nets                                                                  106.83
# Place                                                                 106.83
# PlaceNets                                                             106.83
# SpaceY                                                                106.83
# Track                                                                 106.83
# SpaceX                                                                106.83
# Wire                                                                  106.83
# End of Wire: 11 nets, 18 ch, wire: 68-->54 (0 with wbits)             106.83
# End of doGenerate                                                     106.83
# Analyze                                                               106.83
# Levelize                                                              106.83
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             106.83
# Nets                                                                  106.83
# Place                                                                 106.83
# PlaceNets                                                             106.83
# SpaceY                                                                106.83
# Track                                                                 106.83
# SpaceX                                                                106.83
# Wire                                                                  106.83
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 106.83
# End of doGenerate                                                     106.83
# End of Generating Regions for Page 1                                  106.83
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -100 -30
fullfit
scrollpos -62 -44
#CMD scrollpos
#R -62 -44
increment -const
unload net net.DAC.Tile_227.DAC0.mixer.Tile_227.DAC0.s00
increment -const
unload net net.DAC.Tile_227.DAC0.first.DAC.Tile_227.DAC0
increment -const
unload net net.DAC.Tile_227.DAC0.mixer.DAC.Tile_227.DAC0.first
increment -const
unload net net.DAC.Tile_227.DAC0.mixer.DAC.Tile_227.DAC1.first
increment -const
unload net net.DAC.Tile_227.DAC2.mixer.Tile_227.DAC2
increment -const
unload net net.DAC.Tile_227.DAC1.mixer.DAC.Tile_227.DAC0.first
increment -const
unload net net.DAC.Tile_227.DAC1.first.DAC.Tile_227.DAC1
increment -const
unload net net.DAC.Tile_227.DAC1.mixer.Tile_227.DAC1.s01
increment -const
unload net net.DAC.Tile_227.DAC1.mixer.DAC.Tile_227.DAC1.first
increment -const
unload net net.DAC.Tile_227.DAC2.mixer.Tile_227.DAC2.s02
increment -const
unload net net.Tile_227.DAC2.RIGHT_Q
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_227 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_227 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_227 a } -attr @name {}
attribute {hierPin Tile_227 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC3.s03 s03 v -hier Tile_227 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC3.mixer DAC3mixer syn -hier Tile_227 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC3 DAC30 syn -hier Tile_227 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_227.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC3} -attr @name {}
attribute {pin DAC.Tile_227.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC2.s02 s02 v -hier Tile_227 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC2.mixer DAC2mixer syn -hier Tile_227 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC2 DAC21 syn -hier Tile_227 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_227.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC2} -attr @name {}
attribute {pin DAC.Tile_227.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC1.s01 s01 v -hier Tile_227 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC1.mixer DAC1mixer syn -hier Tile_227 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_I} -attr @name I
load symbol first v RTL(+) attrdsp @name -cc -10 -10 10 port X in.left port Y in.top port Z out
load inst DAC.Tile_227.DAC1.first first v -hier Tile_227 -pg 1 -y 202 -x 52 -resize 5 5 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC1.first } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC1.first Z } -attr @name {}
attribute {pin DAC.Tile_227.DAC1.first Y } -attr @name {}
attribute {pin DAC.Tile_227.DAC1.first X } -attr @name {}
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC1 DAC12 syn -hier Tile_227 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_227.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC1} -attr @name {}
attribute {pin DAC.Tile_227.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC0.s00 s00 v -hier Tile_227 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC0.mixer DAC0mixer syn -hier Tile_227 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_I} -attr @name I
load symbol first v RTL(+) attrdsp @name -cc -10 -10 10 port X in.left port Y in.top port Z out
load inst DAC.Tile_227.DAC0.first first v -hier Tile_227 -pg 1 -y 302 -x 51 -resize 5 5 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC0.first } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC0.first Z } -attr @name {}
attribute {pin DAC.Tile_227.DAC0.first Y } -attr @name {}
attribute {pin DAC.Tile_227.DAC0.first X } -attr @name {}
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC0 DAC03 syn -hier Tile_227 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_227.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC0} -attr @name {}
attribute {pin DAC.Tile_227.DAC0 TX } -attr @name {}
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC34 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC25 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC16 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC07 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  107.92
# NoSplit 28 Comps, 0 Nets 0 NetBundles                                 107.92
# End of Split Pages                                                    107.92
# Generating Regions for Page 1:   28 Comps,    0 Nets                  107.92
# Analyze                                                               107.92
# Levelize                                                              107.92
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            107.92
# Nets                                                                  107.92
# Place                                                                 107.92
# PlaceNets                                                             107.92
# SpaceY                                                                107.92
# Track                                                                 107.92
# SpaceX                                                                107.92
# Wire                                                                  107.92
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 107.92
# End of doGenerate                                                     107.92
# Analyze                                                               107.92
# Levelize                                                              107.92
# End of LevelAssign mode=I, 6 Levels, 14 Comps, limit=30000            107.92
# Nets                                                                  107.92
# Place                                                                 107.92
# PlaceNets                                                             107.92
# SpaceY                                                                107.92
# Track                                                                 107.92
# SpaceX                                                                107.92
# Wire                                                                  107.92
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 107.92
# End of doGenerate                                                     107.92
# Analyze                                                               107.92
# Levelize                                                              107.92
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             107.92
# Nets                                                                  107.92
# Place                                                                 107.92
# PlaceNets                                                             107.92
# SpaceY                                                                107.92
# Track                                                                 107.92
# SpaceX                                                                107.92
# Wire                                                                  107.92
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 107.92
# End of doGenerate                                                     107.92
# End of Generating Regions for Page 1                                  107.92
scrollpos -102 4
zoom -x 0 -y 0 0.5
scrollpos -63 3
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_227.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_227.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_227.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_227.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_227.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_227.DAC0.mixer } -attr @fillcolor #a7c491
attribute {inst DAC.Tile_227.DAC1.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_227.DAC0.mixer.DAC.Tile_227.DAC0.first -pin DAC.Tile_227.DAC0.mixer RIGHT_I -pin DAC.Tile_227.DAC0.first X
load net net.DAC.Tile_227.DAC0.first.DAC.Tile_227.DAC0 -pin DAC.Tile_227.DAC0.first Z -pin DAC.Tile_227.DAC0 TX
load net net.DAC.Tile_227.DAC1.mixer.DAC.Tile_227.DAC0.first -pin DAC.Tile_227.DAC1.mixer RIGHT_I -pin DAC.Tile_227.DAC0.first Y
load net net.DAC.Tile_227.DAC0.mixer.Tile_227.DAC0.s00 -pin DAC.Tile_227.DAC0.mixer LEFT_I -pin DAC.Tile_227.DAC0.s00 TX
load net net.DAC.Tile_227.DAC0.mixer.Tile_227.DAC0.s00 -pin DAC.Tile_227.DAC0.mixer LEFT_Q -pin DAC.Tile_227.DAC0.s00 TX
load net net.DAC.Tile_227.DAC1.mixer.Tile_227.DAC1.s01 -pin DAC.Tile_227.DAC1.mixer LEFT_I -pin DAC.Tile_227.DAC1.s01 TX
load net net.DAC.Tile_227.DAC1.mixer.Tile_227.DAC1.s01 -pin DAC.Tile_227.DAC1.mixer LEFT_Q -pin DAC.Tile_227.DAC1.s01 TX
attribute {inst DAC.Tile_227.DAC0.s00} -attr @name IQ
attribute {inst DAC.Tile_227.DAC1.s01} -attr @name IQ
attribute {inst DAC.Tile_227.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_227.DAC1.mixer.DAC.Tile_227.DAC1.first -pin DAC.Tile_227.DAC1.mixer RIGHT_Q -pin DAC.Tile_227.DAC1.first Y
load net net.DAC.Tile_227.DAC0.mixer.DAC.Tile_227.DAC1.first -pin DAC.Tile_227.DAC0.mixer RIGHT_Q -pin DAC.Tile_227.DAC1.first X
load net net.DAC.Tile_227.DAC1.first.DAC.Tile_227.DAC1 -pin DAC.Tile_227.DAC1.first Z -pin DAC.Tile_227.DAC1 TX
attribute {inst DAC.Tile_227.DAC1} -attr @fillcolor #a7c491
increment -const
increment -const
load net net.DAC.Tile_227.DAC2.mixer.Tile_227.DAC2 -pin DAC.Tile_227.DAC2.mixer RIGHT_I -pin DAC.Tile_227.DAC2 TX
attribute {inst DAC.Tile_227.DAC2} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_227.DAC2.s02} -attr @name IQ
attribute {inst DAC.Tile_227.DAC2.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_227.DAC2.mixer.Tile_227.DAC2.s02 -pin DAC.Tile_227.DAC2.s02 TX -pin DAC.Tile_227.DAC2.mixer LEFT_Q
increment -const
load net net.DAC.Tile_227.DAC3.mixer.Tile_227.DAC3 -pin DAC.Tile_227.DAC3.mixer RIGHT_I -pin DAC.Tile_227.DAC3 TX
attribute {inst DAC.Tile_227.DAC3} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_227.DAC3.s03} -attr @name IQ
unload net net.DAC.Tile_227.DAC3.mixer.Tile_227.DAC3
load net net.Tile_227.DAC2.RIGHT_Q -pin DAC.Tile_227.DAC2.mixer RIGHT_Q -pin DAC.Tile_227.DAC3 TX
show
# Starting Split Pages                                                  107.92
# NoSplit 28 Comps, 11 Nets 0 NetBundles                                107.92
# End of Split Pages                                                    107.92
# Generating Regions for Page 1:   28 Comps,   11 Nets                  107.92
# Analyze                                                               107.92
# Levelize                                                              107.92
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            107.92
# Nets                                                                  107.92
# Place                                                                 107.92
# PlaceNets                                                             107.92
# SpaceY                                                                107.92
# Track                                                                 107.92
# SpaceX                                                                107.92
# Wire                                                                  107.92
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 107.92
# End of doGenerate                                                     107.92
# Analyze                                                               107.92
# Levelize                                                              107.92
# End of LevelAssign mode=I, 6 Levels, 14 Comps, limit=30000            107.92
# Nets                                                                  107.92
# Place                                                                 107.92
# PlaceNets                                                             107.92
# SpaceY                                                                107.92
# Track                                                                 107.92
# SpaceX                                                                107.92
# Wire                                                                  107.92
# End of Wire: 11 nets, 18 ch, wire: 68-->54 (0 with wbits)             107.92
# End of doGenerate                                                     107.92
# Analyze                                                               107.92
# Levelize                                                              107.92
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             107.92
# Nets                                                                  107.92
# Place                                                                 107.92
# PlaceNets                                                             107.92
# SpaceY                                                                107.92
# Track                                                                 107.92
# SpaceX                                                                107.92
# Wire                                                                  107.92
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 107.92
# End of doGenerate                                                     107.92
# End of Generating Regions for Page 1                                  107.92
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -100 -30
fullfit
scrollpos -62 -44
#CMD scrollpos
#R -62 -44
increment -const
unload net net.DAC.Tile_227.DAC0.mixer.Tile_227.DAC0.s00
increment -const
unload net net.DAC.Tile_227.DAC0.first.DAC.Tile_227.DAC0
increment -const
unload net net.DAC.Tile_227.DAC0.mixer.DAC.Tile_227.DAC0.first
increment -const
unload net net.DAC.Tile_227.DAC0.mixer.DAC.Tile_227.DAC1.first
increment -const
unload net net.DAC.Tile_227.DAC2.mixer.Tile_227.DAC2
increment -const
unload net net.DAC.Tile_227.DAC1.mixer.DAC.Tile_227.DAC0.first
increment -const
unload net net.DAC.Tile_227.DAC1.first.DAC.Tile_227.DAC1
increment -const
unload net net.DAC.Tile_227.DAC1.mixer.Tile_227.DAC1.s01
increment -const
unload net net.DAC.Tile_227.DAC1.mixer.DAC.Tile_227.DAC1.first
increment -const
unload net net.DAC.Tile_227.DAC2.mixer.Tile_227.DAC2.s02
increment -const
unload net net.Tile_227.DAC2.RIGHT_Q
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_227 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_227 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_227 a } -attr @name {}
attribute {hierPin Tile_227 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC3.s03 s03 v -hier Tile_227 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC3.mixer DAC3mixer syn -hier Tile_227 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC3 DAC30 syn -hier Tile_227 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_227.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC3} -attr @name {}
attribute {pin DAC.Tile_227.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC2.s02 s02 v -hier Tile_227 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC2.mixer DAC2mixer syn -hier Tile_227 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC2 DAC21 syn -hier Tile_227 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_227.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC2} -attr @name {}
attribute {pin DAC.Tile_227.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC1.s01 s01 v -hier Tile_227 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC1.mixer DAC1mixer syn -hier Tile_227 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_I} -attr @name I
load symbol first v RTL(+) attrdsp @name -cc -10 -10 10 port X in.left port Y in.top port Z out
load inst DAC.Tile_227.DAC1.first first v -hier Tile_227 -pg 1 -y 202 -x 52 -resize 5 5 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC1.first } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC1.first Z } -attr @name {}
attribute {pin DAC.Tile_227.DAC1.first Y } -attr @name {}
attribute {pin DAC.Tile_227.DAC1.first X } -attr @name {}
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC1 DAC12 syn -hier Tile_227 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_227.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC1} -attr @name {}
attribute {pin DAC.Tile_227.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC0.s00 s00 v -hier Tile_227 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC0.mixer DAC0mixer syn -hier Tile_227 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_I} -attr @name I
load symbol first v RTL(+) attrdsp @name -cc -10 -10 10 port X in.left port Y in.top port Z out
load inst DAC.Tile_227.DAC0.first first v -hier Tile_227 -pg 1 -y 302 -x 51 -resize 5 5 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC0.first } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC0.first Z } -attr @name {}
attribute {pin DAC.Tile_227.DAC0.first Y } -attr @name {}
attribute {pin DAC.Tile_227.DAC0.first X } -attr @name {}
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC0 DAC03 syn -hier Tile_227 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_227.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC0} -attr @name {}
attribute {pin DAC.Tile_227.DAC0 TX } -attr @name {}
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC34 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC25 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC16 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC07 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  108.20
# NoSplit 28 Comps, 0 Nets 0 NetBundles                                 108.20
# End of Split Pages                                                    108.20
# Generating Regions for Page 1:   28 Comps,    0 Nets                  108.20
# Analyze                                                               108.20
# Levelize                                                              108.20
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            108.20
# Nets                                                                  108.20
# Place                                                                 108.20
# PlaceNets                                                             108.20
# SpaceY                                                                108.20
# Track                                                                 108.20
# SpaceX                                                                108.20
# Wire                                                                  108.20
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 108.20
# End of doGenerate                                                     108.20
# Analyze                                                               108.20
# Levelize                                                              108.20
# End of LevelAssign mode=I, 6 Levels, 14 Comps, limit=30000            108.20
# Nets                                                                  108.20
# Place                                                                 108.20
# PlaceNets                                                             108.20
# SpaceY                                                                108.20
# Track                                                                 108.20
# SpaceX                                                                108.20
# Wire                                                                  108.20
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 108.20
# End of doGenerate                                                     108.20
# Analyze                                                               108.20
# Levelize                                                              108.20
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             108.20
# Nets                                                                  108.20
# Place                                                                 108.20
# PlaceNets                                                             108.20
# SpaceY                                                                108.20
# Track                                                                 108.20
# SpaceX                                                                108.20
# Wire                                                                  108.20
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 108.20
# End of doGenerate                                                     108.20
# End of Generating Regions for Page 1                                  108.20
scrollpos -102 4
zoom -x 0 -y 0 0.5
scrollpos -63 3
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_227.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_227.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_227.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_227.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_227.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_227.DAC0.mixer } -attr @fillcolor #a7c491
attribute {inst DAC.Tile_227.DAC1.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_227.DAC0.mixer.DAC.Tile_227.DAC0.first -pin DAC.Tile_227.DAC0.mixer RIGHT_I -pin DAC.Tile_227.DAC0.first X
load net net.DAC.Tile_227.DAC0.first.DAC.Tile_227.DAC0 -pin DAC.Tile_227.DAC0.first Z -pin DAC.Tile_227.DAC0 TX
load net net.DAC.Tile_227.DAC1.mixer.DAC.Tile_227.DAC0.first -pin DAC.Tile_227.DAC1.mixer RIGHT_I -pin DAC.Tile_227.DAC0.first Y
load net net.DAC.Tile_227.DAC0.mixer.Tile_227.DAC0.s00 -pin DAC.Tile_227.DAC0.mixer LEFT_I -pin DAC.Tile_227.DAC0.s00 TX
load net net.DAC.Tile_227.DAC0.mixer.Tile_227.DAC0.s00 -pin DAC.Tile_227.DAC0.mixer LEFT_Q -pin DAC.Tile_227.DAC0.s00 TX
load net net.DAC.Tile_227.DAC1.mixer.Tile_227.DAC1.s01 -pin DAC.Tile_227.DAC1.mixer LEFT_I -pin DAC.Tile_227.DAC1.s01 TX
load net net.DAC.Tile_227.DAC1.mixer.Tile_227.DAC1.s01 -pin DAC.Tile_227.DAC1.mixer LEFT_Q -pin DAC.Tile_227.DAC1.s01 TX
attribute {inst DAC.Tile_227.DAC0.s00} -attr @name IQ
attribute {inst DAC.Tile_227.DAC1.s01} -attr @name IQ
attribute {inst DAC.Tile_227.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_227.DAC1.mixer.DAC.Tile_227.DAC1.first -pin DAC.Tile_227.DAC1.mixer RIGHT_Q -pin DAC.Tile_227.DAC1.first Y
load net net.DAC.Tile_227.DAC0.mixer.DAC.Tile_227.DAC1.first -pin DAC.Tile_227.DAC0.mixer RIGHT_Q -pin DAC.Tile_227.DAC1.first X
load net net.DAC.Tile_227.DAC1.first.DAC.Tile_227.DAC1 -pin DAC.Tile_227.DAC1.first Z -pin DAC.Tile_227.DAC1 TX
attribute {inst DAC.Tile_227.DAC1} -attr @fillcolor #a7c491
increment -const
increment -const
load net net.DAC.Tile_227.DAC2.mixer.Tile_227.DAC2 -pin DAC.Tile_227.DAC2.mixer RIGHT_I -pin DAC.Tile_227.DAC2 TX
attribute {inst DAC.Tile_227.DAC2} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_227.DAC2.s02} -attr @name IQ
attribute {inst DAC.Tile_227.DAC2.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_227.DAC2.mixer.Tile_227.DAC2.s02 -pin DAC.Tile_227.DAC2.s02 TX -pin DAC.Tile_227.DAC2.mixer LEFT_Q
increment -const
load net net.DAC.Tile_227.DAC3.mixer.Tile_227.DAC3 -pin DAC.Tile_227.DAC3.mixer RIGHT_I -pin DAC.Tile_227.DAC3 TX
attribute {inst DAC.Tile_227.DAC3} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_227.DAC3.s03} -attr @name IQ
unload net net.DAC.Tile_227.DAC3.mixer.Tile_227.DAC3
load net net.Tile_227.DAC2.RIGHT_Q -pin DAC.Tile_227.DAC2.mixer RIGHT_Q -pin DAC.Tile_227.DAC3 TX
show
# Starting Split Pages                                                  108.20
# NoSplit 28 Comps, 11 Nets 0 NetBundles                                108.20
# End of Split Pages                                                    108.20
# Generating Regions for Page 1:   28 Comps,   11 Nets                  108.20
# Analyze                                                               108.20
# Levelize                                                              108.20
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            108.20
# Nets                                                                  108.20
# Place                                                                 108.20
# PlaceNets                                                             108.20
# SpaceY                                                                108.20
# Track                                                                 108.20
# SpaceX                                                                108.20
# Wire                                                                  108.20
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 108.20
# End of doGenerate                                                     108.20
# Analyze                                                               108.20
# Levelize                                                              108.20
# End of LevelAssign mode=I, 6 Levels, 14 Comps, limit=30000            108.20
# Nets                                                                  108.20
# Place                                                                 108.20
# PlaceNets                                                             108.20
# SpaceY                                                                108.20
# Track                                                                 108.20
# SpaceX                                                                108.20
# Wire                                                                  108.20
# End of Wire: 11 nets, 18 ch, wire: 68-->54 (0 with wbits)             108.20
# End of doGenerate                                                     108.20
# Analyze                                                               108.20
# Levelize                                                              108.20
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             108.20
# Nets                                                                  108.20
# Place                                                                 108.20
# PlaceNets                                                             108.20
# SpaceY                                                                108.20
# Track                                                                 108.20
# SpaceX                                                                108.20
# Wire                                                                  108.20
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 108.20
# End of doGenerate                                                     108.20
# End of Generating Regions for Page 1                                  108.20
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -100 -30
fullfit
scrollpos -62 -44
#CMD scrollpos
#R -62 -44
increment -const
unload net net.DAC.Tile_227.DAC0.mixer.Tile_227.DAC0.s00
increment -const
unload net net.DAC.Tile_227.DAC0.first.DAC.Tile_227.DAC0
increment -const
unload net net.DAC.Tile_227.DAC0.mixer.DAC.Tile_227.DAC0.first
increment -const
unload net net.DAC.Tile_227.DAC0.mixer.DAC.Tile_227.DAC1.first
increment -const
unload net net.DAC.Tile_227.DAC2.mixer.Tile_227.DAC2
increment -const
unload net net.DAC.Tile_227.DAC1.mixer.DAC.Tile_227.DAC0.first
increment -const
unload net net.DAC.Tile_227.DAC1.first.DAC.Tile_227.DAC1
increment -const
unload net net.DAC.Tile_227.DAC1.mixer.Tile_227.DAC1.s01
increment -const
unload net net.DAC.Tile_227.DAC1.mixer.DAC.Tile_227.DAC1.first
increment -const
unload net net.DAC.Tile_227.DAC2.mixer.Tile_227.DAC2.s02
increment -const
unload net net.Tile_227.DAC2.RIGHT_Q
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_227 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_227 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_227 a } -attr @name {}
attribute {hierPin Tile_227 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC3.s03 s03 v -hier Tile_227 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC3.mixer DAC3mixer syn -hier Tile_227 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC3 DAC30 syn -hier Tile_227 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_227.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC3} -attr @name {}
attribute {pin DAC.Tile_227.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC2.s02 s02 v -hier Tile_227 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC2.mixer DAC2mixer syn -hier Tile_227 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC2 DAC21 syn -hier Tile_227 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_227.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC2} -attr @name {}
attribute {pin DAC.Tile_227.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC1.s01 s01 v -hier Tile_227 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC1.mixer DAC1mixer syn -hier Tile_227 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_I} -attr @name I
load symbol first v RTL(+) attrdsp @name -cc -10 -10 10 port X in.left port Y in.top port Z out
load inst DAC.Tile_227.DAC1.first first v -hier Tile_227 -pg 1 -y 202 -x 52 -resize 5 5 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC1.first } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC1.first Z } -attr @name {}
attribute {pin DAC.Tile_227.DAC1.first Y } -attr @name {}
attribute {pin DAC.Tile_227.DAC1.first X } -attr @name {}
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC1 DAC12 syn -hier Tile_227 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_227.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC1} -attr @name {}
attribute {pin DAC.Tile_227.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC0.s00 s00 v -hier Tile_227 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC0.mixer DAC0mixer syn -hier Tile_227 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_I} -attr @name I
load symbol first v RTL(+) attrdsp @name -cc -10 -10 10 port X in.left port Y in.top port Z out
load inst DAC.Tile_227.DAC0.first first v -hier Tile_227 -pg 1 -y 302 -x 51 -resize 5 5 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC0.first } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC0.first Z } -attr @name {}
attribute {pin DAC.Tile_227.DAC0.first Y } -attr @name {}
attribute {pin DAC.Tile_227.DAC0.first X } -attr @name {}
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC0 DAC03 syn -hier Tile_227 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_227.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC0} -attr @name {}
attribute {pin DAC.Tile_227.DAC0 TX } -attr @name {}
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC34 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC25 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC16 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC07 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  109.16
# NoSplit 28 Comps, 0 Nets 0 NetBundles                                 109.16
# End of Split Pages                                                    109.16
# Generating Regions for Page 1:   28 Comps,    0 Nets                  109.16
# Analyze                                                               109.16
# Levelize                                                              109.16
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            109.16
# Nets                                                                  109.16
# Place                                                                 109.16
# PlaceNets                                                             109.16
# SpaceY                                                                109.16
# Track                                                                 109.16
# SpaceX                                                                109.16
# Wire                                                                  109.16
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 109.16
# End of doGenerate                                                     109.16
# Analyze                                                               109.16
# Levelize                                                              109.16
# End of LevelAssign mode=I, 6 Levels, 14 Comps, limit=30000            109.16
# Nets                                                                  109.16
# Place                                                                 109.16
# PlaceNets                                                             109.16
# SpaceY                                                                109.16
# Track                                                                 109.16
# SpaceX                                                                109.16
# Wire                                                                  109.16
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 109.16
# End of doGenerate                                                     109.16
# Analyze                                                               109.16
# Levelize                                                              109.16
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             109.16
# Nets                                                                  109.16
# Place                                                                 109.16
# PlaceNets                                                             109.16
# SpaceY                                                                109.16
# Track                                                                 109.16
# SpaceX                                                                109.16
# Wire                                                                  109.16
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 109.16
# End of doGenerate                                                     109.16
# End of Generating Regions for Page 1                                  109.16
scrollpos -102 4
zoom -x 0 -y 0 0.5
scrollpos -63 3
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_227.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_227.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_227.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_227.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_227.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_227.DAC0.mixer } -attr @fillcolor #a7c491
attribute {inst DAC.Tile_227.DAC1.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_227.DAC0.mixer.DAC.Tile_227.DAC0.first -pin DAC.Tile_227.DAC0.mixer RIGHT_I -pin DAC.Tile_227.DAC0.first X
load net net.DAC.Tile_227.DAC0.first.DAC.Tile_227.DAC0 -pin DAC.Tile_227.DAC0.first Z -pin DAC.Tile_227.DAC0 TX
load net net.DAC.Tile_227.DAC1.mixer.DAC.Tile_227.DAC0.first -pin DAC.Tile_227.DAC1.mixer RIGHT_I -pin DAC.Tile_227.DAC0.first Y
load net net.DAC.Tile_227.DAC0.mixer.Tile_227.DAC0.s00 -pin DAC.Tile_227.DAC0.mixer LEFT_I -pin DAC.Tile_227.DAC0.s00 TX
load net net.DAC.Tile_227.DAC0.mixer.Tile_227.DAC0.s00 -pin DAC.Tile_227.DAC0.mixer LEFT_Q -pin DAC.Tile_227.DAC0.s00 TX
load net net.DAC.Tile_227.DAC1.mixer.Tile_227.DAC1.s01 -pin DAC.Tile_227.DAC1.mixer LEFT_I -pin DAC.Tile_227.DAC1.s01 TX
load net net.DAC.Tile_227.DAC1.mixer.Tile_227.DAC1.s01 -pin DAC.Tile_227.DAC1.mixer LEFT_Q -pin DAC.Tile_227.DAC1.s01 TX
attribute {inst DAC.Tile_227.DAC0.s00} -attr @name IQ
attribute {inst DAC.Tile_227.DAC1.s01} -attr @name IQ
attribute {inst DAC.Tile_227.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_227.DAC1.mixer.DAC.Tile_227.DAC1.first -pin DAC.Tile_227.DAC1.mixer RIGHT_Q -pin DAC.Tile_227.DAC1.first Y
load net net.DAC.Tile_227.DAC0.mixer.DAC.Tile_227.DAC1.first -pin DAC.Tile_227.DAC0.mixer RIGHT_Q -pin DAC.Tile_227.DAC1.first X
load net net.DAC.Tile_227.DAC1.first.DAC.Tile_227.DAC1 -pin DAC.Tile_227.DAC1.first Z -pin DAC.Tile_227.DAC1 TX
attribute {inst DAC.Tile_227.DAC1} -attr @fillcolor #a7c491
increment -const
increment -const
load net net.DAC.Tile_227.DAC2.mixer.Tile_227.DAC2 -pin DAC.Tile_227.DAC2.mixer RIGHT_I -pin DAC.Tile_227.DAC2 TX
attribute {inst DAC.Tile_227.DAC2} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_227.DAC2.s02} -attr @name IQ
attribute {inst DAC.Tile_227.DAC2.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_227.DAC2.mixer.Tile_227.DAC2.s02 -pin DAC.Tile_227.DAC2.s02 TX -pin DAC.Tile_227.DAC2.mixer LEFT_Q
increment -const
load net net.DAC.Tile_227.DAC3.mixer.Tile_227.DAC3 -pin DAC.Tile_227.DAC3.mixer RIGHT_I -pin DAC.Tile_227.DAC3 TX
attribute {inst DAC.Tile_227.DAC3} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_227.DAC3.s03} -attr @name IQ
unload net net.DAC.Tile_227.DAC3.mixer.Tile_227.DAC3
load net net.Tile_227.DAC2.RIGHT_Q -pin DAC.Tile_227.DAC2.mixer RIGHT_Q -pin DAC.Tile_227.DAC3 TX
show
# Starting Split Pages                                                  109.16
# NoSplit 28 Comps, 11 Nets 0 NetBundles                                109.16
# End of Split Pages                                                    109.16
# Generating Regions for Page 1:   28 Comps,   11 Nets                  109.16
# Analyze                                                               109.16
# Levelize                                                              109.16
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            109.16
# Nets                                                                  109.16
# Place                                                                 109.16
# PlaceNets                                                             109.16
# SpaceY                                                                109.16
# Track                                                                 109.16
# SpaceX                                                                109.16
# Wire                                                                  109.16
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 109.16
# End of doGenerate                                                     109.16
# Analyze                                                               109.16
# Levelize                                                              109.16
# End of LevelAssign mode=I, 6 Levels, 14 Comps, limit=30000            109.16
# Nets                                                                  109.16
# Place                                                                 109.16
# PlaceNets                                                             109.16
# SpaceY                                                                109.16
# Track                                                                 109.16
# SpaceX                                                                109.16
# Wire                                                                  109.16
# End of Wire: 11 nets, 18 ch, wire: 68-->54 (0 with wbits)             109.16
# End of doGenerate                                                     109.16
# Analyze                                                               109.16
# Levelize                                                              109.16
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             109.16
# Nets                                                                  109.16
# Place                                                                 109.16
# PlaceNets                                                             109.16
# SpaceY                                                                109.16
# Track                                                                 109.16
# SpaceX                                                                109.16
# Wire                                                                  109.16
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 109.16
# End of doGenerate                                                     109.16
# End of Generating Regions for Page 1                                  109.16
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -100 -30
fullfit
scrollpos -62 -44
#CMD scrollpos
#R -62 -44
increment -const
unload net net.DAC.Tile_227.DAC0.mixer.Tile_227.DAC0.s00
increment -const
unload net net.DAC.Tile_227.DAC0.first.DAC.Tile_227.DAC0
increment -const
unload net net.DAC.Tile_227.DAC0.mixer.DAC.Tile_227.DAC0.first
increment -const
unload net net.DAC.Tile_227.DAC0.mixer.DAC.Tile_227.DAC1.first
increment -const
unload net net.DAC.Tile_227.DAC2.mixer.Tile_227.DAC2
increment -const
unload net net.DAC.Tile_227.DAC1.mixer.DAC.Tile_227.DAC0.first
increment -const
unload net net.DAC.Tile_227.DAC1.first.DAC.Tile_227.DAC1
increment -const
unload net net.DAC.Tile_227.DAC1.mixer.Tile_227.DAC1.s01
increment -const
unload net net.DAC.Tile_227.DAC1.mixer.DAC.Tile_227.DAC1.first
increment -const
unload net net.DAC.Tile_227.DAC2.mixer.Tile_227.DAC2.s02
increment -const
unload net net.Tile_227.DAC2.RIGHT_Q
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_227 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_227 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_227 a } -attr @name {}
attribute {hierPin Tile_227 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC3.s03 s03 v -hier Tile_227 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC3.mixer DAC3mixer syn -hier Tile_227 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC3 DAC30 syn -hier Tile_227 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_227.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC3} -attr @name {}
attribute {pin DAC.Tile_227.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC2.s02 s02 v -hier Tile_227 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC2.mixer DAC2mixer syn -hier Tile_227 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC2 DAC21 syn -hier Tile_227 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_227.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC2} -attr @name {}
attribute {pin DAC.Tile_227.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC1.s01 s01 v -hier Tile_227 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC1.mixer DAC1mixer syn -hier Tile_227 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC1.mixer RIGHT_I} -attr @name I
load symbol first v RTL(+) attrdsp @name -cc -10 -10 10 port X in.left port Y in.top port Z out
load inst DAC.Tile_227.DAC1.first first v -hier Tile_227 -pg 1 -y 202 -x 52 -resize 5 5 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC1.first } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC1.first Z } -attr @name {}
attribute {pin DAC.Tile_227.DAC1.first Y } -attr @name {}
attribute {pin DAC.Tile_227.DAC1.first X } -attr @name {}
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC1 DAC12 syn -hier Tile_227 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_227.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC1} -attr @name {}
attribute {pin DAC.Tile_227.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_227.DAC0.s00 s00 v -hier Tile_227 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_227.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_227.DAC0.mixer DAC0mixer syn -hier Tile_227 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_227.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_227.DAC0.mixer RIGHT_I} -attr @name I
load symbol first v RTL(+) attrdsp @name -cc -10 -10 10 port X in.left port Y in.top port Z out
load inst DAC.Tile_227.DAC0.first first v -hier Tile_227 -pg 1 -y 302 -x 51 -resize 5 5 -autohide -attr @name {}
attribute {inst DAC.Tile_227.DAC0.first } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_227.DAC0.first Z } -attr @name {}
attribute {pin DAC.Tile_227.DAC0.first Y } -attr @name {}
attribute {pin DAC.Tile_227.DAC0.first X } -attr @name {}
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_227.DAC0 DAC03 syn -hier Tile_227 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_227.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC0} -attr @name {}
attribute {pin DAC.Tile_227.DAC0 TX } -attr @name {}
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC34 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC25 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC16 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC07 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  109.76
# NoSplit 28 Comps, 0 Nets 0 NetBundles                                 109.76
# End of Split Pages                                                    109.76
# Generating Regions for Page 1:   28 Comps,    0 Nets                  109.76
# Analyze                                                               109.76
# Levelize                                                              109.76
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            109.76
# Nets                                                                  109.76
# Place                                                                 109.76
# PlaceNets                                                             109.76
# SpaceY                                                                109.76
# Track                                                                 109.76
# SpaceX                                                                109.76
# Wire                                                                  109.76
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 109.76
# End of doGenerate                                                     109.76
# Analyze                                                               109.76
# Levelize                                                              109.76
# End of LevelAssign mode=I, 6 Levels, 14 Comps, limit=30000            109.76
# Nets                                                                  109.76
# Place                                                                 109.76
# PlaceNets                                                             109.76
# SpaceY                                                                109.76
# Track                                                                 109.76
# SpaceX                                                                109.76
# Wire                                                                  109.76
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 109.76
# End of doGenerate                                                     109.76
# Analyze                                                               109.76
# Levelize                                                              109.76
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             109.76
# Nets                                                                  109.76
# Place                                                                 109.76
# PlaceNets                                                             109.76
# SpaceY                                                                109.76
# Track                                                                 109.76
# SpaceX                                                                109.76
# Wire                                                                  109.76
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 109.76
# End of doGenerate                                                     109.76
# End of Generating Regions for Page 1                                  109.76
scrollpos -102 4
zoom -x 0 -y 0 0.5
scrollpos -63 3
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_227.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_227.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_227.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_227.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_227.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_227.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_227.DAC0.mixer } -attr @fillcolor #a7c491
attribute {inst DAC.Tile_227.DAC1.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_227.DAC0.mixer.DAC.Tile_227.DAC0.first -pin DAC.Tile_227.DAC0.mixer RIGHT_I -pin DAC.Tile_227.DAC0.first X
load net net.DAC.Tile_227.DAC0.first.DAC.Tile_227.DAC0 -pin DAC.Tile_227.DAC0.first Z -pin DAC.Tile_227.DAC0 TX
load net net.DAC.Tile_227.DAC1.mixer.DAC.Tile_227.DAC0.first -pin DAC.Tile_227.DAC1.mixer RIGHT_I -pin DAC.Tile_227.DAC0.first Y
load net net.DAC.Tile_227.DAC0.mixer.Tile_227.DAC0.s00 -pin DAC.Tile_227.DAC0.mixer LEFT_I -pin DAC.Tile_227.DAC0.s00 TX
load net net.DAC.Tile_227.DAC0.mixer.Tile_227.DAC0.s00 -pin DAC.Tile_227.DAC0.mixer LEFT_Q -pin DAC.Tile_227.DAC0.s00 TX
load net net.DAC.Tile_227.DAC1.mixer.Tile_227.DAC1.s01 -pin DAC.Tile_227.DAC1.mixer LEFT_I -pin DAC.Tile_227.DAC1.s01 TX
load net net.DAC.Tile_227.DAC1.mixer.Tile_227.DAC1.s01 -pin DAC.Tile_227.DAC1.mixer LEFT_Q -pin DAC.Tile_227.DAC1.s01 TX
attribute {inst DAC.Tile_227.DAC0.s00} -attr @name IQ
attribute {inst DAC.Tile_227.DAC1.s01} -attr @name IQ
attribute {inst DAC.Tile_227.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_227.DAC1.mixer.DAC.Tile_227.DAC1.first -pin DAC.Tile_227.DAC1.mixer RIGHT_Q -pin DAC.Tile_227.DAC1.first Y
load net net.DAC.Tile_227.DAC0.mixer.DAC.Tile_227.DAC1.first -pin DAC.Tile_227.DAC0.mixer RIGHT_Q -pin DAC.Tile_227.DAC1.first X
load net net.DAC.Tile_227.DAC1.first.DAC.Tile_227.DAC1 -pin DAC.Tile_227.DAC1.first Z -pin DAC.Tile_227.DAC1 TX
attribute {inst DAC.Tile_227.DAC1} -attr @fillcolor #a7c491
increment -const
increment -const
load net net.DAC.Tile_227.DAC2.mixer.Tile_227.DAC2 -pin DAC.Tile_227.DAC2.mixer RIGHT_I -pin DAC.Tile_227.DAC2 TX
attribute {inst DAC.Tile_227.DAC2} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_227.DAC2.s02} -attr @name IQ
attribute {inst DAC.Tile_227.DAC2.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_227.DAC2.mixer.Tile_227.DAC2.s02 -pin DAC.Tile_227.DAC2.s02 TX -pin DAC.Tile_227.DAC2.mixer LEFT_Q
increment -const
load net net.DAC.Tile_227.DAC3.mixer.Tile_227.DAC3 -pin DAC.Tile_227.DAC3.mixer RIGHT_I -pin DAC.Tile_227.DAC3 TX
attribute {inst DAC.Tile_227.DAC3} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_227.DAC3.s03} -attr @name IQ
unload net net.DAC.Tile_227.DAC3.mixer.Tile_227.DAC3
load net net.Tile_227.DAC2.RIGHT_Q -pin DAC.Tile_227.DAC2.mixer RIGHT_Q -pin DAC.Tile_227.DAC3 TX
show
# Starting Split Pages                                                  109.76
# NoSplit 28 Comps, 11 Nets 0 NetBundles                                109.76
# End of Split Pages                                                    109.76
# Generating Regions for Page 1:   28 Comps,   11 Nets                  109.76
# Analyze                                                               109.76
# Levelize                                                              109.76
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            109.76
# Nets                                                                  109.76
# Place                                                                 109.76
# PlaceNets                                                             109.76
# SpaceY                                                                109.76
# Track                                                                 109.76
# SpaceX                                                                109.76
# Wire                                                                  109.76
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 109.76
# End of doGenerate                                                     109.76
# Analyze                                                               109.76
# Levelize                                                              109.76
# End of LevelAssign mode=I, 6 Levels, 14 Comps, limit=30000            109.76
# Nets                                                                  109.76
# Place                                                                 109.76
# PlaceNets                                                             109.76
# SpaceY                                                                109.76
# Track                                                                 109.76
# SpaceX                                                                109.76
# Wire                                                                  109.76
# End of Wire: 11 nets, 18 ch, wire: 68-->54 (0 with wbits)             109.76
# End of doGenerate                                                     109.76
# Analyze                                                               109.76
# Levelize                                                              109.76
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             109.76
# Nets                                                                  109.76
# Place                                                                 109.76
# PlaceNets                                                             109.76
# SpaceY                                                                109.76
# Track                                                                 109.76
# SpaceX                                                                109.76
# Wire                                                                  109.76
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 109.76
# End of doGenerate                                                     109.76
# End of Generating Regions for Page 1                                  109.76
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -100 -30
fullfit
scrollpos -62 -44
