

================================================================
== Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config2_s'
================================================================
* Date:           Tue Dec 19 20:25:44 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 25.00 ns | 19.097 ns |   3.12 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        8|        8| 0.200 us | 0.200 us |    8|    8| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                            |                                                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                                  Instance                                  |                             Module                             |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0_fu_211   |dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0  |        7|        7| 0.175 us | 0.175 us |    8|    8| function |
        |call_ret19_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_224  |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s        |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +----------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    348|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      5|     817|   1169|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    170|    -|
|Register         |        -|      -|     286|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      5|    1103|   1687|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|       1|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------+----------------------------------------------------------------+---------+-------+-----+------+-----+
    |                                  Instance                                  |                             Module                             | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +----------------------------------------------------------------------------+----------------------------------------------------------------+---------+-------+-----+------+-----+
    |grp_dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0_fu_211   |dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0  |        0|      5|  688|  1105|    0|
    |call_ret19_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_224  |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s        |        0|      0|  129|    64|    0|
    +----------------------------------------------------------------------------+----------------------------------------------------------------+---------+-------+-----+------+-----+
    |Total                                                                       |                                                                |        0|      5|  817|  1169|    0|
    +----------------------------------------------------------------------------+----------------------------------------------------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln321_fu_374_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln323_fu_386_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln326_fu_324_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln328_fu_336_p2               |     +    |      0|  0|  39|          32|           1|
    |and_ln289_1_fu_306_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln289_2_fu_312_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln289_fu_300_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_187                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_376                  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op91          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln289_1_fu_254_p2            |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln289_2_fu_274_p2            |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln289_3_fu_294_p2            |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln289_fu_244_p2              |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln313_fu_318_p2              |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln317_fu_368_p2              |   icmp   |      0|  0|  18|          32|           5|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_subdone       |    or    |      0|  0|   2|           1|           1|
    |select_ln323_fu_392_p3            |  select  |      0|  0|  32|           1|           2|
    |select_ln328_fu_342_p3            |  select  |      0|  0|  32|           1|           2|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 348|         330|          35|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  44|          9|    1|          9|
    |ap_enable_reg_pp0_iter0                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter0_storemerge_reg_200  |   9|          2|   32|         64|
    |pX                                       |   9|          2|   32|         64|
    |pY                                       |   9|          2|   32|         64|
    |res_stream_V_data_0_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_1_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_2_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_3_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_4_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_5_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_6_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_7_V_blk_n              |   9|          2|    1|          2|
    |sX                                       |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 170|         37|  139|        285|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                           Name                                          | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln289_2_reg_563                                                                      |   1|   0|    1|          0|
    |ap_CS_fsm                                                                                |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0_reg                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_storemerge_reg_200                                                  |  32|   0|   32|          0|
    |ap_port_reg_in_elem_data_V_read                                                          |  16|   0|   16|          0|
    |call_ret19_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_224_ap_start_reg  |   1|   0|    1|          0|
    |grp_dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0_fu_211_ap_start_reg   |   1|   0|    1|          0|
    |icmp_ln313_reg_567                                                                       |   1|   0|    1|          0|
    |kernel_data_V_1_1                                                                        |  16|   0|   16|          0|
    |kernel_data_V_1_2                                                                        |  16|   0|   16|          0|
    |kernel_data_V_1_4                                                                        |  16|   0|   16|          0|
    |kernel_data_V_1_5                                                                        |  16|   0|   16|          0|
    |kernel_data_V_1_7                                                                        |  16|   0|   16|          0|
    |kernel_data_V_1_8                                                                        |  16|   0|   16|          0|
    |pX                                                                                       |  32|   0|   32|          0|
    |pY                                                                                       |  32|   0|   32|          0|
    |sX                                                                                       |  32|   0|   32|          0|
    |sY                                                                                       |  32|   0|   32|          0|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                    | 286|   0|  286|          0|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> | return value |
|ap_start                      |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> | return value |
|ap_done                       | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> | return value |
|ap_idle                       | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> | return value |
|ap_ready                      | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> | return value |
|ap_ce                         |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> | return value |
|res_stream_V_data_0_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> | return value |
|res_stream_V_data_1_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> | return value |
|res_stream_V_data_2_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> | return value |
|res_stream_V_data_3_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> | return value |
|res_stream_V_data_4_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> | return value |
|res_stream_V_data_5_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> | return value |
|res_stream_V_data_6_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> | return value |
|res_stream_V_data_7_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> | return value |
|in_elem_data_V_read           |  in |   16|   ap_none  |                           in_elem_data_V_read                          |    scalar    |
|res_stream_V_data_0_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_0_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_0_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_1_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_1_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_1_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_2_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_2_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_2_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_3_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_3_V                         |    pointer   |
|res_stream_V_data_3_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_3_V                         |    pointer   |
|res_stream_V_data_3_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_3_V                         |    pointer   |
|res_stream_V_data_4_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_4_V                         |    pointer   |
|res_stream_V_data_4_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_4_V                         |    pointer   |
|res_stream_V_data_4_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_4_V                         |    pointer   |
|res_stream_V_data_5_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_5_V                         |    pointer   |
|res_stream_V_data_5_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_5_V                         |    pointer   |
|res_stream_V_data_5_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_5_V                         |    pointer   |
|res_stream_V_data_6_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_6_V                         |    pointer   |
|res_stream_V_data_6_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_6_V                         |    pointer   |
|res_stream_V_data_6_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_6_V                         |    pointer   |
|res_stream_V_data_7_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_7_V                         |    pointer   |
|res_stream_V_data_7_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_7_V                         |    pointer   |
|res_stream_V_data_7_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_7_V                         |    pointer   |
+------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 8, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.01>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sX_load = load i32* @sX, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 10 'load' 'sX_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (2.47ns)   --->   "%icmp_ln289 = icmp eq i32 %sX_load, 2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 11 'icmp' 'icmp_ln289' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sY_load = load i32* @sY, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 12 'load' 'sY_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (2.47ns)   --->   "%icmp_ln289_1 = icmp eq i32 %sY_load, 2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 13 'icmp' 'icmp_ln289_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%pY_load = load i32* @pY, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 14 'load' 'pY_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pY_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 15 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.47ns)   --->   "%icmp_ln289_2 = icmp sgt i31 %tmp, 0" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 16 'icmp' 'icmp_ln289_2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%pX_load = load i32* @pX, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 17 'load' 'pX_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_55 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pX_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 18 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.47ns)   --->   "%icmp_ln289_3 = icmp sgt i31 %tmp_55, 0" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 19 'icmp' 'icmp_ln289_3' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node and_ln289_2)   --->   "%and_ln289 = and i1 %icmp_ln289, %icmp_ln289_1" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 20 'and' 'and_ln289' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node and_ln289_2)   --->   "%and_ln289_1 = and i1 %icmp_ln289_2, %icmp_ln289_3" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 21 'and' 'and_ln289_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln289_2 = and i1 %and_ln289_1, %and_ln289" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 22 'and' 'and_ln289_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %and_ln289_2, label %0, label %._crit_edge22" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.47ns)   --->   "%icmp_ln313 = icmp eq i32 %pX_load, 27" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 24 'icmp' 'icmp_ln313' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln313, label %1, label %5" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.55ns)   --->   "%add_ln326 = add nsw i32 %pX_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:326]   --->   Operation 26 'add' 'add_ln326' <Predicate = (!icmp_ln313)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.76ns)   --->   "store i32 %add_ln326, i32* @pX, align 4" [firmware/nnet_utils/nnet_conv_stream.h:326]   --->   Operation 27 'store' <Predicate = (!icmp_ln313)> <Delay = 1.76>
ST_1 : Operation 28 [1/1] (2.55ns)   --->   "%add_ln328 = add i32 %sX_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 28 'add' 'add_ln328' <Predicate = (!icmp_ln313)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.69ns)   --->   "%select_ln328 = select i1 %icmp_ln289, i32 2, i32 %add_ln328" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 29 'select' 'select_ln328' <Predicate = (!icmp_ln313)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.76ns)   --->   "store i32 %select_ln328, i32* @sX, align 4" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 30 'store' <Predicate = (!icmp_ln313)> <Delay = 1.76>
ST_1 : Operation 31 [1/1] (1.76ns)   --->   "store i32 0, i32* @pX, align 4" [firmware/nnet_utils/nnet_conv_stream.h:315]   --->   Operation 31 'store' <Predicate = (icmp_ln313)> <Delay = 1.76>
ST_1 : Operation 32 [1/1] (1.76ns)   --->   "store i32 0, i32* @sX, align 4" [firmware/nnet_utils/nnet_conv_stream.h:316]   --->   Operation 32 'store' <Predicate = (icmp_ln313)> <Delay = 1.76>
ST_1 : Operation 33 [1/1] (2.47ns)   --->   "%icmp_ln317 = icmp eq i32 %pY_load, 27" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 33 'icmp' 'icmp_ln317' <Predicate = (icmp_ln313)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln317, label %2, label %3" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 34 'br' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.55ns)   --->   "%add_ln321 = add nsw i32 %pY_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:321]   --->   Operation 35 'add' 'add_ln321' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.76ns)   --->   "store i32 %add_ln321, i32* @pY, align 4" [firmware/nnet_utils/nnet_conv_stream.h:321]   --->   Operation 36 'store' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 1.76>
ST_1 : Operation 37 [1/1] (2.55ns)   --->   "%add_ln323 = add i32 %sY_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 37 'add' 'add_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.69ns)   --->   "%select_ln323 = select i1 %icmp_ln289_1, i32 2, i32 %add_ln323" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 38 'select' 'select_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.76ns)   --->   "br label %4"   --->   Operation 39 'br' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 1.76>
ST_1 : Operation 40 [1/1] (1.76ns)   --->   "store i32 0, i32* @pY, align 4" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 40 'store' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 1.76>
ST_1 : Operation 41 [1/1] (1.76ns)   --->   "br label %4" [firmware/nnet_utils/nnet_conv_stream.h:320]   --->   Operation 41 'br' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 1.76>

State 2 <SV = 1> <Delay = 18.7>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%in_elem_data_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_elem_data_V_read)"   --->   Operation 42 'read' 'in_elem_data_V_read_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%kernel_data_V_1_1_load = load i16* @kernel_data_V_1_1, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 43 'load' 'kernel_data_V_1_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%kernel_data_V_1_2_load = load i16* @kernel_data_V_1_2, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 44 'load' 'kernel_data_V_1_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%kernel_data_V_1_4_load = load i16* @kernel_data_V_1_4, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 45 'load' 'kernel_data_V_1_4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%kernel_data_V_1_5_load = load i16* @kernel_data_V_1_5, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 46 'load' 'kernel_data_V_1_5_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%kernel_data_V_1_7_load = load i16* @kernel_data_V_1_7, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 47 'load' 'kernel_data_V_1_7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%kernel_data_V_1_8_load = load i16* @kernel_data_V_1_8, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 48 'load' 'kernel_data_V_1_8_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (3.25ns)   --->   "%call_ret19 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>"(i16 %in_elem_data_V_read_2, i16 %kernel_data_V_1_1_load, i16 %kernel_data_V_1_2_load, i16 %kernel_data_V_1_4_load, i16 %kernel_data_V_1_5_load, i16 %kernel_data_V_1_7_load, i16 %kernel_data_V_1_8_load)" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 49 'call' 'call_ret19' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%kernel_data_V_1_6_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret19, 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 50 'extractvalue' 'kernel_data_V_1_6_ret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%kernel_data_V_1_3_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret19, 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 51 'extractvalue' 'kernel_data_V_1_3_ret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%kernel_data_V_1_0_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret19, 0" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 52 'extractvalue' 'kernel_data_V_1_0_ret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%kernel_data_V_1_1_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret19, 3" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 53 'extractvalue' 'kernel_data_V_1_1_ret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_1_1_ret, i16* @kernel_data_V_1_1, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 54 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%kernel_data_V_1_2_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret19, 4" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 55 'extractvalue' 'kernel_data_V_1_2_ret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_1_2_ret, i16* @kernel_data_V_1_2, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 56 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%kernel_data_V_1_4_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret19, 5" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 57 'extractvalue' 'kernel_data_V_1_4_ret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_1_4_ret, i16* @kernel_data_V_1_4, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 58 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%kernel_data_V_1_5_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret19, 6" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 59 'extractvalue' 'kernel_data_V_1_5_ret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_1_5_ret, i16* @kernel_data_V_1_5, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 60 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%kernel_data_V_1_7_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret19, 7" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 61 'extractvalue' 'kernel_data_V_1_7_ret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_1_7_ret, i16* @kernel_data_V_1_7, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 62 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%kernel_data_V_1_8_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret19, 8" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 63 'extractvalue' 'kernel_data_V_1_8_ret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_1_8_ret, i16* @kernel_data_V_1_8, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 64 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [8/8] (15.4ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 65 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 15.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%storemerge = phi i32 [ %select_ln323, %3 ], [ 0, %2 ]" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 66 'phi' 'storemerge' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "store i32 %storemerge, i32* @sY, align 4" [firmware/nnet_utils/nnet_conv_stream.h:319]   --->   Operation 67 'store' <Predicate = (icmp_ln313)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 17.2>
ST_3 : Operation 68 [7/8] (17.2ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 68 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 17.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 17.2>
ST_4 : Operation 69 [6/8] (17.2ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 69 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 17.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 17.2>
ST_5 : Operation 70 [5/8] (17.2ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 70 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 17.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 17.2>
ST_6 : Operation 71 [4/8] (17.2ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 71 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 17.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 17.2>
ST_7 : Operation 72 [3/8] (17.2ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 72 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 17.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 17.2>
ST_8 : Operation 73 [2/8] (17.2ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 73 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 17.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 19.0>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str278, i32 0, i32 0, [1 x i8]* @p_str279, [1 x i8]* @p_str280, [1 x i8]* @p_str281, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str282, [1 x i8]* @p_str283)"   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str285, i32 0, i32 0, [1 x i8]* @p_str286, [1 x i8]* @p_str287, [1 x i8]* @p_str288, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str289, [1 x i8]* @p_str290)"   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str292, i32 0, i32 0, [1 x i8]* @p_str293, [1 x i8]* @p_str294, [1 x i8]* @p_str295, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str296, [1 x i8]* @p_str297)"   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str299, i32 0, i32 0, [1 x i8]* @p_str300, [1 x i8]* @p_str301, [1 x i8]* @p_str302, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str303, [1 x i8]* @p_str304)"   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str306, i32 0, i32 0, [1 x i8]* @p_str307, [1 x i8]* @p_str308, [1 x i8]* @p_str309, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str310, [1 x i8]* @p_str311)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str313, i32 0, i32 0, [1 x i8]* @p_str314, [1 x i8]* @p_str315, [1 x i8]* @p_str316, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str317, [1 x i8]* @p_str318)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str320, i32 0, i32 0, [1 x i8]* @p_str321, [1 x i8]* @p_str322, [1 x i8]* @p_str323, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str324, [1 x i8]* @p_str325)"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str327, i32 0, i32 0, [1 x i8]* @p_str328, [1 x i8]* @p_str329, [1 x i8]* @p_str330, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str331, [1 x i8]* @p_str332)"   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/8] (15.4ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 82 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 15.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 0" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 83 'extractvalue' 'tmp_data_0_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 1" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 84 'extractvalue' 'tmp_data_1_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 2" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 85 'extractvalue' 'tmp_data_2_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 3" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 86 'extractvalue' 'tmp_data_3_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_data_4_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 4" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 87 'extractvalue' 'tmp_data_4_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_data_5_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 5" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 88 'extractvalue' 'tmp_data_5_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_data_6_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 6" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 89 'extractvalue' 'tmp_data_6_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_data_7_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 7" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 90 'extractvalue' 'tmp_data_7_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %res_stream_V_data_0_V, i16* %res_stream_V_data_1_V, i16* %res_stream_V_data_2_V, i16* %res_stream_V_data_3_V, i16* %res_stream_V_data_4_V, i16* %res_stream_V_data_5_V, i16* %res_stream_V_data_6_V, i16* %res_stream_V_data_7_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V, i16 %tmp_data_4_V, i16 %tmp_data_5_V, i16 %tmp_data_6_V, i16 %tmp_data_7_V)" [firmware/nnet_utils/nnet_conv_stream.h:309]   --->   Operation 91 'write' <Predicate = (and_ln289_2)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "br label %._crit_edge22" [firmware/nnet_utils/nnet_conv_stream.h:310]   --->   Operation 92 'br' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 93 'br' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "br label %6" [firmware/nnet_utils/nnet_conv_stream.h:325]   --->   Operation 94 'br' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv_stream.h:330]   --->   Operation 95 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_elem_data_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res_stream_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ kernel_data_V_1_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_V_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1232_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sX]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sX_load                (load         ) [ 0000000000]
icmp_ln289             (icmp         ) [ 0000000000]
sY_load                (load         ) [ 0000000000]
icmp_ln289_1           (icmp         ) [ 0000000000]
pY_load                (load         ) [ 0000000000]
tmp                    (partselect   ) [ 0000000000]
icmp_ln289_2           (icmp         ) [ 0000000000]
pX_load                (load         ) [ 0000000000]
tmp_55                 (partselect   ) [ 0000000000]
icmp_ln289_3           (icmp         ) [ 0000000000]
and_ln289              (and          ) [ 0000000000]
and_ln289_1            (and          ) [ 0000000000]
and_ln289_2            (and          ) [ 0111111111]
br_ln289               (br           ) [ 0000000000]
icmp_ln313             (icmp         ) [ 0111111111]
br_ln313               (br           ) [ 0000000000]
add_ln326              (add          ) [ 0000000000]
store_ln326            (store        ) [ 0000000000]
add_ln328              (add          ) [ 0000000000]
select_ln328           (select       ) [ 0000000000]
store_ln328            (store        ) [ 0000000000]
store_ln315            (store        ) [ 0000000000]
store_ln316            (store        ) [ 0000000000]
icmp_ln317             (icmp         ) [ 0100000000]
br_ln317               (br           ) [ 0000000000]
add_ln321              (add          ) [ 0000000000]
store_ln321            (store        ) [ 0000000000]
add_ln323              (add          ) [ 0000000000]
select_ln323           (select       ) [ 0110000000]
br_ln0                 (br           ) [ 0110000000]
store_ln318            (store        ) [ 0000000000]
br_ln320               (br           ) [ 0110000000]
in_elem_data_V_read_2  (read         ) [ 0000000000]
kernel_data_V_1_1_load (load         ) [ 0000000000]
kernel_data_V_1_2_load (load         ) [ 0000000000]
kernel_data_V_1_4_load (load         ) [ 0000000000]
kernel_data_V_1_5_load (load         ) [ 0000000000]
kernel_data_V_1_7_load (load         ) [ 0000000000]
kernel_data_V_1_8_load (load         ) [ 0000000000]
call_ret19             (call         ) [ 0000000000]
kernel_data_V_1_6_ret  (extractvalue ) [ 0001111000]
kernel_data_V_1_3_ret  (extractvalue ) [ 0001100000]
kernel_data_V_1_0_ret  (extractvalue ) [ 0000000000]
kernel_data_V_1_1_ret  (extractvalue ) [ 0001000000]
store_ln286            (store        ) [ 0000000000]
kernel_data_V_1_2_ret  (extractvalue ) [ 0001000000]
store_ln286            (store        ) [ 0000000000]
kernel_data_V_1_4_ret  (extractvalue ) [ 0001100000]
store_ln286            (store        ) [ 0000000000]
kernel_data_V_1_5_ret  (extractvalue ) [ 0001110000]
store_ln286            (store        ) [ 0000000000]
kernel_data_V_1_7_ret  (extractvalue ) [ 0001111100]
store_ln286            (store        ) [ 0000000000]
kernel_data_V_1_8_ret  (extractvalue ) [ 0001111100]
store_ln286            (store        ) [ 0000000000]
storemerge             (phi          ) [ 0010000000]
store_ln319            (store        ) [ 0000000000]
specinterface_ln0      (specinterface) [ 0000000000]
specinterface_ln0      (specinterface) [ 0000000000]
specinterface_ln0      (specinterface) [ 0000000000]
specinterface_ln0      (specinterface) [ 0000000000]
specinterface_ln0      (specinterface) [ 0000000000]
specinterface_ln0      (specinterface) [ 0000000000]
specinterface_ln0      (specinterface) [ 0000000000]
specinterface_ln0      (specinterface) [ 0000000000]
call_ret               (call         ) [ 0000000000]
tmp_data_0_V           (extractvalue ) [ 0000000000]
tmp_data_1_V           (extractvalue ) [ 0000000000]
tmp_data_2_V           (extractvalue ) [ 0000000000]
tmp_data_3_V           (extractvalue ) [ 0000000000]
tmp_data_4_V           (extractvalue ) [ 0000000000]
tmp_data_5_V           (extractvalue ) [ 0000000000]
tmp_data_6_V           (extractvalue ) [ 0000000000]
tmp_data_7_V           (extractvalue ) [ 0000000000]
write_ln309            (write        ) [ 0000000000]
br_ln310               (br           ) [ 0000000000]
br_ln0                 (br           ) [ 0000000000]
br_ln325               (br           ) [ 0000000000]
ret_ln330              (ret          ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_elem_data_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_stream_V_data_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res_stream_V_data_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="res_stream_V_data_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res_stream_V_data_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res_stream_V_data_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res_stream_V_data_5_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="res_stream_V_data_6_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="res_stream_V_data_7_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_data_V_1_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kernel_data_V_1_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="kernel_data_V_1_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kernel_data_V_1_5">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_data_V_1_7">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_7"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_data_V_1_8">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="line_buffer_Array_V_0_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="line_buffer_Array_V_1232_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1232_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="sX">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="sY">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="pY">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="pX">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str278"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str279"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str280"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str281"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str282"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str283"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str285"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str286"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str287"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str288"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str289"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str290"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str292"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str293"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str294"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str295"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str296"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str297"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str299"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str300"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str301"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str302"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str303"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str304"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str306"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str307"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str308"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str309"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str310"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str311"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str313"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str314"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str315"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str316"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str317"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str318"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str320"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str321"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str322"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str323"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str324"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str325"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str327"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str328"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str329"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str330"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str331"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str332"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="166" class="1004" name="in_elem_data_V_read_2_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="0" index="1" bw="16" slack="0"/>
<pin id="169" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_V_read_2/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="write_ln309_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="0" index="2" bw="16" slack="0"/>
<pin id="176" dir="0" index="3" bw="16" slack="0"/>
<pin id="177" dir="0" index="4" bw="16" slack="0"/>
<pin id="178" dir="0" index="5" bw="16" slack="0"/>
<pin id="179" dir="0" index="6" bw="16" slack="0"/>
<pin id="180" dir="0" index="7" bw="16" slack="0"/>
<pin id="181" dir="0" index="8" bw="16" slack="0"/>
<pin id="182" dir="0" index="9" bw="16" slack="0"/>
<pin id="183" dir="0" index="10" bw="16" slack="0"/>
<pin id="184" dir="0" index="11" bw="16" slack="0"/>
<pin id="185" dir="0" index="12" bw="16" slack="0"/>
<pin id="186" dir="0" index="13" bw="16" slack="0"/>
<pin id="187" dir="0" index="14" bw="16" slack="0"/>
<pin id="188" dir="0" index="15" bw="16" slack="0"/>
<pin id="189" dir="0" index="16" bw="16" slack="0"/>
<pin id="190" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln309/9 "/>
</bind>
</comp>

<comp id="200" class="1005" name="storemerge_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="storemerge_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="1" slack="1"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="128" slack="0"/>
<pin id="213" dir="0" index="1" bw="16" slack="0"/>
<pin id="214" dir="0" index="2" bw="16" slack="0"/>
<pin id="215" dir="0" index="3" bw="16" slack="0"/>
<pin id="216" dir="0" index="4" bw="16" slack="0"/>
<pin id="217" dir="0" index="5" bw="16" slack="0"/>
<pin id="218" dir="0" index="6" bw="16" slack="0"/>
<pin id="219" dir="0" index="7" bw="16" slack="0"/>
<pin id="220" dir="0" index="8" bw="16" slack="0"/>
<pin id="221" dir="0" index="9" bw="16" slack="0"/>
<pin id="222" dir="1" index="10" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="call_ret19_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="144" slack="0"/>
<pin id="226" dir="0" index="1" bw="16" slack="0"/>
<pin id="227" dir="0" index="2" bw="16" slack="0"/>
<pin id="228" dir="0" index="3" bw="16" slack="0"/>
<pin id="229" dir="0" index="4" bw="16" slack="0"/>
<pin id="230" dir="0" index="5" bw="16" slack="0"/>
<pin id="231" dir="0" index="6" bw="16" slack="0"/>
<pin id="232" dir="0" index="7" bw="16" slack="0"/>
<pin id="233" dir="0" index="8" bw="16" slack="0"/>
<pin id="234" dir="0" index="9" bw="16" slack="0"/>
<pin id="235" dir="1" index="10" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret19/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="sX_load_load_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_load/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="icmp_ln289_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="sY_load_load_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_load/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="icmp_ln289_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_1/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="pY_load_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_load/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="31" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="0" index="2" bw="1" slack="0"/>
<pin id="268" dir="0" index="3" bw="6" slack="0"/>
<pin id="269" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="icmp_ln289_2_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="31" slack="0"/>
<pin id="276" dir="0" index="1" bw="31" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_2/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="pX_load_load_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_load/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_55_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="31" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="0" index="2" bw="1" slack="0"/>
<pin id="288" dir="0" index="3" bw="6" slack="0"/>
<pin id="289" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_55/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="icmp_ln289_3_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="31" slack="0"/>
<pin id="296" dir="0" index="1" bw="31" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_3/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="and_ln289_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln289/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="and_ln289_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln289_1/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="and_ln289_2_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln289_2/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="icmp_ln313_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln313/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="add_ln326_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln326/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="store_ln326_store_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln326/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="add_ln328_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln328/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="select_ln328_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="0"/>
<pin id="345" dir="0" index="2" bw="32" slack="0"/>
<pin id="346" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln328/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="store_ln328_store_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln328/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="store_ln315_store_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="0"/>
<pin id="359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln315/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="store_ln316_store_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln316/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="icmp_ln317_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln317/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="add_ln321_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="store_ln321_store_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln321/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="add_ln323_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln323/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="select_ln323_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="0"/>
<pin id="395" dir="0" index="2" bw="32" slack="0"/>
<pin id="396" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln323/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="store_ln318_store_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="0"/>
<pin id="403" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln318/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="kernel_data_V_1_1_load_load_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="16" slack="0"/>
<pin id="408" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_1_load/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="kernel_data_V_1_2_load_load_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="16" slack="0"/>
<pin id="413" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_2_load/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="kernel_data_V_1_4_load_load_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="16" slack="0"/>
<pin id="418" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_4_load/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="kernel_data_V_1_5_load_load_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="16" slack="0"/>
<pin id="423" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_5_load/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="kernel_data_V_1_7_load_load_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="16" slack="0"/>
<pin id="428" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_7_load/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="kernel_data_V_1_8_load_load_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="16" slack="0"/>
<pin id="433" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_8_load/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="kernel_data_V_1_6_ret_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="144" slack="0"/>
<pin id="438" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_6_ret/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="kernel_data_V_1_3_ret_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="144" slack="0"/>
<pin id="443" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_3_ret/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="kernel_data_V_1_0_ret_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="144" slack="0"/>
<pin id="448" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_0_ret/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="kernel_data_V_1_1_ret_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="144" slack="0"/>
<pin id="453" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_1_ret/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="store_ln286_store_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="16" slack="0"/>
<pin id="458" dir="0" index="1" bw="16" slack="0"/>
<pin id="459" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="kernel_data_V_1_2_ret_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="144" slack="0"/>
<pin id="464" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_2_ret/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="store_ln286_store_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="16" slack="0"/>
<pin id="469" dir="0" index="1" bw="16" slack="0"/>
<pin id="470" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="kernel_data_V_1_4_ret_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="144" slack="0"/>
<pin id="475" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_4_ret/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="store_ln286_store_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="16" slack="0"/>
<pin id="480" dir="0" index="1" bw="16" slack="0"/>
<pin id="481" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="kernel_data_V_1_5_ret_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="144" slack="0"/>
<pin id="486" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_5_ret/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="store_ln286_store_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="16" slack="0"/>
<pin id="491" dir="0" index="1" bw="16" slack="0"/>
<pin id="492" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="kernel_data_V_1_7_ret_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="144" slack="0"/>
<pin id="497" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_7_ret/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="store_ln286_store_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="16" slack="0"/>
<pin id="502" dir="0" index="1" bw="16" slack="0"/>
<pin id="503" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="kernel_data_V_1_8_ret_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="144" slack="0"/>
<pin id="508" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_8_ret/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="store_ln286_store_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="16" slack="0"/>
<pin id="513" dir="0" index="1" bw="16" slack="0"/>
<pin id="514" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="store_ln319_store_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="0"/>
<pin id="520" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln319/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_data_0_V_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="128" slack="0"/>
<pin id="525" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/9 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_data_1_V_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="128" slack="0"/>
<pin id="530" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/9 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_data_2_V_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="128" slack="0"/>
<pin id="535" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V/9 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_data_3_V_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="128" slack="0"/>
<pin id="540" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V/9 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_data_4_V_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="128" slack="0"/>
<pin id="545" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_4_V/9 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_data_5_V_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="128" slack="0"/>
<pin id="550" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_5_V/9 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_data_6_V_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="128" slack="0"/>
<pin id="555" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_6_V/9 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_data_7_V_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="128" slack="0"/>
<pin id="560" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_7_V/9 "/>
</bind>
</comp>

<comp id="563" class="1005" name="and_ln289_2_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="1"/>
<pin id="565" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln289_2 "/>
</bind>
</comp>

<comp id="567" class="1005" name="icmp_ln313_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="1"/>
<pin id="569" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln313 "/>
</bind>
</comp>

<comp id="574" class="1005" name="select_ln323_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="1"/>
<pin id="576" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln323 "/>
</bind>
</comp>

<comp id="579" class="1005" name="kernel_data_V_1_6_ret_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="16" slack="1"/>
<pin id="581" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_6_ret "/>
</bind>
</comp>

<comp id="584" class="1005" name="kernel_data_V_1_3_ret_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="16" slack="1"/>
<pin id="586" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_3_ret "/>
</bind>
</comp>

<comp id="589" class="1005" name="kernel_data_V_1_1_ret_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="16" slack="1"/>
<pin id="591" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_1_ret "/>
</bind>
</comp>

<comp id="594" class="1005" name="kernel_data_V_1_2_ret_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="16" slack="1"/>
<pin id="596" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_2_ret "/>
</bind>
</comp>

<comp id="599" class="1005" name="kernel_data_V_1_4_ret_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="16" slack="1"/>
<pin id="601" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_4_ret "/>
</bind>
</comp>

<comp id="604" class="1005" name="kernel_data_V_1_5_ret_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="16" slack="1"/>
<pin id="606" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_5_ret "/>
</bind>
</comp>

<comp id="609" class="1005" name="kernel_data_V_1_7_ret_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="16" slack="1"/>
<pin id="611" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_7_ret "/>
</bind>
</comp>

<comp id="614" class="1005" name="kernel_data_V_1_8_ret_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="16" slack="1"/>
<pin id="616" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_8_ret "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="170"><net_src comp="56" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="191"><net_src comp="164" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="192"><net_src comp="2" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="194"><net_src comp="6" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="195"><net_src comp="8" pin="0"/><net_sink comp="172" pin=4"/></net>

<net id="196"><net_src comp="10" pin="0"/><net_sink comp="172" pin=5"/></net>

<net id="197"><net_src comp="12" pin="0"/><net_sink comp="172" pin=6"/></net>

<net id="198"><net_src comp="14" pin="0"/><net_sink comp="172" pin=7"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="172" pin=8"/></net>

<net id="203"><net_src comp="54" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="223"><net_src comp="60" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="236"><net_src comp="58" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="237"><net_src comp="166" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="238"><net_src comp="30" pin="0"/><net_sink comp="224" pin=8"/></net>

<net id="239"><net_src comp="32" pin="0"/><net_sink comp="224" pin=9"/></net>

<net id="243"><net_src comp="34" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="240" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="42" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="36" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="42" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="38" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="44" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="260" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="272"><net_src comp="46" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="273"><net_src comp="48" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="278"><net_src comp="264" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="50" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="40" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="44" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="280" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="292"><net_src comp="46" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="293"><net_src comp="48" pin="0"/><net_sink comp="284" pin=3"/></net>

<net id="298"><net_src comp="284" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="50" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="244" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="254" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="274" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="294" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="306" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="300" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="280" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="52" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="280" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="46" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="324" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="40" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="240" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="46" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="347"><net_src comp="244" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="42" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="336" pin="2"/><net_sink comp="342" pin=2"/></net>

<net id="354"><net_src comp="342" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="34" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="54" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="40" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="54" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="34" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="260" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="52" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="260" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="46" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="374" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="38" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="250" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="46" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="397"><net_src comp="254" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="42" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="386" pin="2"/><net_sink comp="392" pin=2"/></net>

<net id="404"><net_src comp="54" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="38" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="409"><net_src comp="18" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="414"><net_src comp="20" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="224" pin=3"/></net>

<net id="419"><net_src comp="22" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="224" pin=4"/></net>

<net id="424"><net_src comp="24" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="224" pin=5"/></net>

<net id="429"><net_src comp="26" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="224" pin=6"/></net>

<net id="434"><net_src comp="28" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="224" pin=7"/></net>

<net id="439"><net_src comp="224" pin="10"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="211" pin=7"/></net>

<net id="444"><net_src comp="224" pin="10"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="211" pin=4"/></net>

<net id="449"><net_src comp="224" pin="10"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="454"><net_src comp="224" pin="10"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="460"><net_src comp="451" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="18" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="465"><net_src comp="224" pin="10"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="211" pin=3"/></net>

<net id="471"><net_src comp="462" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="20" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="476"><net_src comp="224" pin="10"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="211" pin=5"/></net>

<net id="482"><net_src comp="473" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="22" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="487"><net_src comp="224" pin="10"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="211" pin=6"/></net>

<net id="493"><net_src comp="484" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="24" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="498"><net_src comp="224" pin="10"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="211" pin=8"/></net>

<net id="504"><net_src comp="495" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="26" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="509"><net_src comp="224" pin="10"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="211" pin=9"/></net>

<net id="515"><net_src comp="506" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="28" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="204" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="36" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="526"><net_src comp="211" pin="10"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="172" pin=9"/></net>

<net id="531"><net_src comp="211" pin="10"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="172" pin=10"/></net>

<net id="536"><net_src comp="211" pin="10"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="172" pin=11"/></net>

<net id="541"><net_src comp="211" pin="10"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="172" pin=12"/></net>

<net id="546"><net_src comp="211" pin="10"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="172" pin=13"/></net>

<net id="551"><net_src comp="211" pin="10"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="172" pin=14"/></net>

<net id="556"><net_src comp="211" pin="10"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="172" pin=15"/></net>

<net id="561"><net_src comp="211" pin="10"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="172" pin=16"/></net>

<net id="566"><net_src comp="312" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="570"><net_src comp="318" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="577"><net_src comp="392" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="582"><net_src comp="436" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="211" pin=7"/></net>

<net id="587"><net_src comp="441" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="211" pin=4"/></net>

<net id="592"><net_src comp="451" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="597"><net_src comp="462" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="211" pin=3"/></net>

<net id="602"><net_src comp="473" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="211" pin=5"/></net>

<net id="607"><net_src comp="484" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="211" pin=6"/></net>

<net id="612"><net_src comp="495" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="211" pin=8"/></net>

<net id="617"><net_src comp="506" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="211" pin=9"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_elem_data_V_read | {}
	Port: res_stream_V_data_0_V | {9 }
	Port: res_stream_V_data_1_V | {9 }
	Port: res_stream_V_data_2_V | {9 }
	Port: res_stream_V_data_3_V | {9 }
	Port: res_stream_V_data_4_V | {9 }
	Port: res_stream_V_data_5_V | {9 }
	Port: res_stream_V_data_6_V | {9 }
	Port: res_stream_V_data_7_V | {9 }
	Port: kernel_data_V_1_1 | {2 }
	Port: kernel_data_V_1_2 | {2 }
	Port: kernel_data_V_1_4 | {2 }
	Port: kernel_data_V_1_5 | {2 }
	Port: kernel_data_V_1_7 | {2 }
	Port: kernel_data_V_1_8 | {2 }
	Port: line_buffer_Array_V_0_0 | {2 }
	Port: line_buffer_Array_V_1232_0 | {2 }
	Port: sX | {1 }
	Port: sY | {2 }
	Port: pY | {1 }
	Port: pX | {1 }
 - Input state : 
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> : in_elem_data_V_read | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> : res_stream_V_data_0_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> : res_stream_V_data_1_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> : res_stream_V_data_2_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> : res_stream_V_data_3_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> : res_stream_V_data_4_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> : res_stream_V_data_5_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> : res_stream_V_data_6_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> : res_stream_V_data_7_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> : kernel_data_V_1_1 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> : kernel_data_V_1_2 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> : kernel_data_V_1_4 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> : kernel_data_V_1_5 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> : kernel_data_V_1_7 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> : kernel_data_V_1_8 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> : line_buffer_Array_V_0_0 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> : line_buffer_Array_V_1232_0 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> : sX | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> : sY | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> : pY | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> : pX | {1 }
  - Chain level:
	State 1
		icmp_ln289 : 1
		icmp_ln289_1 : 1
		tmp : 1
		icmp_ln289_2 : 2
		tmp_55 : 1
		icmp_ln289_3 : 2
		and_ln289 : 2
		and_ln289_1 : 3
		and_ln289_2 : 3
		br_ln289 : 3
		icmp_ln313 : 1
		br_ln313 : 2
		add_ln326 : 1
		store_ln326 : 2
		add_ln328 : 1
		select_ln328 : 2
		store_ln328 : 3
		icmp_ln317 : 1
		br_ln317 : 2
		add_ln321 : 1
		store_ln321 : 2
		add_ln323 : 1
		select_ln323 : 2
	State 2
		call_ret19 : 1
		kernel_data_V_1_6_ret : 2
		kernel_data_V_1_3_ret : 2
		kernel_data_V_1_0_ret : 2
		kernel_data_V_1_1_ret : 2
		store_ln286 : 3
		kernel_data_V_1_2_ret : 2
		store_ln286 : 3
		kernel_data_V_1_4_ret : 2
		store_ln286 : 3
		kernel_data_V_1_5_ret : 2
		store_ln286 : 3
		kernel_data_V_1_7_ret : 2
		store_ln286 : 3
		kernel_data_V_1_8_ret : 2
		store_ln286 : 3
		call_ret : 3
		store_ln319 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		tmp_data_0_V : 1
		tmp_data_1_V : 1
		tmp_data_2_V : 1
		tmp_data_3_V : 1
		tmp_data_4_V : 1
		tmp_data_5_V : 1
		tmp_data_6_V : 1
		tmp_data_7_V : 1
		write_ln309 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                               Functional Unit                              |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   |  grp_dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0_fu_211 |    5    | 19.7917 |   552   |   913   |
|          | call_ret19_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_224 |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              add_ln326_fu_324                              |    0    |    0    |    0    |    39   |
|    add   |                              add_ln328_fu_336                              |    0    |    0    |    0    |    39   |
|          |                              add_ln321_fu_374                              |    0    |    0    |    0    |    39   |
|          |                              add_ln323_fu_386                              |    0    |    0    |    0    |    39   |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              icmp_ln289_fu_244                             |    0    |    0    |    0    |    18   |
|          |                             icmp_ln289_1_fu_254                            |    0    |    0    |    0    |    18   |
|   icmp   |                             icmp_ln289_2_fu_274                            |    0    |    0    |    0    |    18   |
|          |                             icmp_ln289_3_fu_294                            |    0    |    0    |    0    |    18   |
|          |                              icmp_ln313_fu_318                             |    0    |    0    |    0    |    18   |
|          |                              icmp_ln317_fu_368                             |    0    |    0    |    0    |    18   |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                             select_ln328_fu_342                            |    0    |    0    |    0    |    32   |
|          |                             select_ln323_fu_392                            |    0    |    0    |    0    |    32   |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              and_ln289_fu_300                              |    0    |    0    |    0    |    2    |
|    and   |                             and_ln289_1_fu_306                             |    0    |    0    |    0    |    2    |
|          |                             and_ln289_2_fu_312                             |    0    |    0    |    0    |    2    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                      in_elem_data_V_read_2_read_fu_166                     |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                          write_ln309_write_fu_172                          |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                                 tmp_fu_264                                 |    0    |    0    |    0    |    0    |
|          |                                tmp_55_fu_284                               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                        kernel_data_V_1_6_ret_fu_436                        |    0    |    0    |    0    |    0    |
|          |                        kernel_data_V_1_3_ret_fu_441                        |    0    |    0    |    0    |    0    |
|          |                        kernel_data_V_1_0_ret_fu_446                        |    0    |    0    |    0    |    0    |
|          |                        kernel_data_V_1_1_ret_fu_451                        |    0    |    0    |    0    |    0    |
|          |                        kernel_data_V_1_2_ret_fu_462                        |    0    |    0    |    0    |    0    |
|          |                        kernel_data_V_1_4_ret_fu_473                        |    0    |    0    |    0    |    0    |
|          |                        kernel_data_V_1_5_ret_fu_484                        |    0    |    0    |    0    |    0    |
|          |                        kernel_data_V_1_7_ret_fu_495                        |    0    |    0    |    0    |    0    |
|extractvalue|                        kernel_data_V_1_8_ret_fu_506                        |    0    |    0    |    0    |    0    |
|          |                             tmp_data_0_V_fu_523                            |    0    |    0    |    0    |    0    |
|          |                             tmp_data_1_V_fu_528                            |    0    |    0    |    0    |    0    |
|          |                             tmp_data_2_V_fu_533                            |    0    |    0    |    0    |    0    |
|          |                             tmp_data_3_V_fu_538                            |    0    |    0    |    0    |    0    |
|          |                             tmp_data_4_V_fu_543                            |    0    |    0    |    0    |    0    |
|          |                             tmp_data_5_V_fu_548                            |    0    |    0    |    0    |    0    |
|          |                             tmp_data_6_V_fu_553                            |    0    |    0    |    0    |    0    |
|          |                             tmp_data_7_V_fu_558                            |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                            |    5    | 19.7917 |   552   |   1247  |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     and_ln289_2_reg_563     |    1   |
|      icmp_ln313_reg_567     |    1   |
|kernel_data_V_1_1_ret_reg_589|   16   |
|kernel_data_V_1_2_ret_reg_594|   16   |
|kernel_data_V_1_3_ret_reg_584|   16   |
|kernel_data_V_1_4_ret_reg_599|   16   |
|kernel_data_V_1_5_ret_reg_604|   16   |
|kernel_data_V_1_6_ret_reg_579|   16   |
|kernel_data_V_1_7_ret_reg_609|   16   |
|kernel_data_V_1_8_ret_reg_614|   16   |
|     select_ln323_reg_574    |   32   |
|      storemerge_reg_200     |   32   |
+-----------------------------+--------+
|            Total            |   194  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                    Comp                                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0_fu_211 |  p2  |   2  |  16  |   32   ||    9    |
| grp_dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0_fu_211 |  p3  |   2  |  16  |   32   ||    9    |
| grp_dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0_fu_211 |  p4  |   2  |  16  |   32   ||    9    |
| grp_dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0_fu_211 |  p5  |   2  |  16  |   32   ||    9    |
| grp_dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0_fu_211 |  p6  |   2  |  16  |   32   ||    9    |
| grp_dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0_fu_211 |  p7  |   2  |  16  |   32   ||    9    |
| grp_dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0_fu_211 |  p8  |   2  |  16  |   32   ||    9    |
| grp_dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0_fu_211 |  p9  |   2  |  16  |   32   ||    9    |
|---------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                   Total                                   |      |      |      |   256  ||  14.152 ||    72   |
|---------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |   19   |   552  |  1247  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   72   |
|  Register |    -   |    -   |   194  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   33   |   746  |  1319  |
+-----------+--------+--------+--------+--------+
