
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000347                       # Number of seconds simulated
sim_ticks                                   346806500                       # Number of ticks simulated
final_tick                                  346806500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  14922                       # Simulator instruction rate (inst/s)
host_op_rate                                    16254                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               17107297                       # Simulator tick rate (ticks/s)
host_mem_usage                                 680432                       # Number of bytes of host memory used
host_seconds                                    20.27                       # Real time elapsed on the host
sim_insts                                      302500                       # Number of instructions simulated
sim_ops                                        329515                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    346806500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           49280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          519872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             569152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        49280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         49280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       222528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          222528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              770                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             8123                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8893                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          3477                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3477                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          142096529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data         1499026114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1641122643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     142096529                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        142096529                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       641648873                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            641648873                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       641648873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         142096529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data        1499026114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2282771517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        8894                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       7611                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8894                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     7611                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 292480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  276736                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  278464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  569216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               487104                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   4324                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3230                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              970                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     346805500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8894                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 7611                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1050                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1433                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    396.326588                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   244.147459                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   361.258994                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          361     25.19%     25.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          343     23.94%     49.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          156     10.89%     60.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          128      8.93%     68.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           78      5.44%     74.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           35      2.44%     76.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           35      2.44%     79.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           25      1.74%     81.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          272     18.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1433                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          263                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.304183                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.217102                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.412020                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7               5      1.90%      1.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11             37     14.07%     15.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            64     24.33%     40.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19            86     32.70%     73.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            51     19.39%     92.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            10      3.80%     96.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31             3      1.14%     97.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35             3      1.14%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             2      0.76%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             1      0.38%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::116-119            1      0.38%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           263                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          263                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.543726                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.508207                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.131180                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              207     78.71%     78.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      1.90%     80.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               25      9.51%     90.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               18      6.84%     96.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      2.28%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.76%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           263                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     90194750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               175882250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   22850000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19736.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38486.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       843.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       802.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1641.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1404.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.77                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3472                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4005                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.42                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      21012.15                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5276460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2777940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                11202660                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                5590620                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         27044160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             47044380                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               683520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       102356610                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         6679200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              208655550                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            601.646591                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            241893000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       509500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      11440000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     17388750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      92962250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    224506000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  5026560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2656500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                21420000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               17121600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         27044160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             56131890                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               579360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       101072970                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy          211680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              231264720                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            666.838866                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            222207750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       292000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      11440000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN       549250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     112866750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    221658500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    346806500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   71240                       # Number of BP lookups
system.cpu.branchPred.condPredicted             55162                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              4283                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                38679                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   34398                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             88.931979                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    5476                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                561                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            2678                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               1705                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              973                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          176                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    346806500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    346806500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    346806500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    346806500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    67                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       346806500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           693614                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              29699                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         425964                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       71240                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              41579                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        608497                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    8776                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  277                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           353                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          798                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    148746                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   380                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             644012                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.742749                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.112661                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   403150     62.60%     62.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   103029     16.00%     78.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    38189      5.93%     84.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    99644     15.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               644012                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.102708                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.614123                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    46883                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                436535                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    122331                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 34524                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3739                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                31100                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   671                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                 398507                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 14843                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   3739                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    80816                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  208568                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          68910                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    121141                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                160838                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 382776                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                  6142                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                 10661                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   2041                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  41868                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  89778                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              389171                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               1806486                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           445594                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                330180                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    58991                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                411                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            410                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    101051                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               133972                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               56090                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             56464                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            28648                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     376124                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 707                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    354991                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1421                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           47315                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       130682                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             30                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        644012                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.551218                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.858420                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              416335     64.65%     64.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              128527     19.96%     84.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               73132     11.36%     95.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               23872      3.71%     99.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                2146      0.33%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          644012                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   14871     17.68%     17.68% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      1      0.00%     17.68% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     17.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     17.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     17.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     17.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     17.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     17.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     17.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     17.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     17.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     17.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     17.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     17.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     17.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     17.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     17.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     17.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     17.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     17.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     17.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     17.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     17.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     17.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     17.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     17.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     17.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     17.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     17.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     17.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     17.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  62049     73.75%     91.43% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  7204      8.56%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                7      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                170059     47.91%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   41      0.01%     47.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     47.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     47.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     47.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     47.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     47.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     47.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     47.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     47.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     47.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     47.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     47.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     47.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     47.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     47.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     47.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     47.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     47.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     47.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     47.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     47.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     47.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     47.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     47.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     47.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     47.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     47.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     47.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     47.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               131066     36.92%     84.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               53809     15.16%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 354991                       # Type of FU issued
system.cpu.iq.rate                           0.511799                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       84132                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.236998                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            1439508                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            424173                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       346862                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  39                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 439100                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      23                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            45550                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        11795                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         4899                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          273                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1786                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3739                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   25345                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 14307                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              376845                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                133972                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                56090                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                398                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    398                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 13662                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             43                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1200                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2606                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3806                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                350369                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                129270                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4622                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            14                       # number of nop insts executed
system.cpu.iew.exec_refs                       182417                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    48505                       # Number of branches executed
system.cpu.iew.exec_stores                      53147                       # Number of stores executed
system.cpu.iew.exec_rate                     0.505135                       # Inst execution rate
system.cpu.iew.wb_sent                         347200                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        346878                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    217740                       # num instructions producing a value
system.cpu.iew.wb_consumers                    322404                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.500102                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.675364                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           41984                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             677                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              3634                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       636641                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.517584                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.319482                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       496014     77.91%     77.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        76445     12.01%     89.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        14295      2.25%     92.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        21214      3.33%     95.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         4180      0.66%     96.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        15557      2.44%     98.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2014      0.32%     98.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1127      0.18%     99.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         5795      0.91%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       636641                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               302500                       # Number of instructions committed
system.cpu.commit.committedOps                 329515                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         173368                       # Number of memory references committed
system.cpu.commit.loads                        122177                       # Number of loads committed
system.cpu.commit.membars                         302                       # Number of memory barriers committed
system.cpu.commit.branches                      45508                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    290268                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 2552                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           156143     47.39%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          122177     37.08%     84.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          51175     15.53%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            329515                       # Class of committed instruction
system.cpu.commit.bw_lim_events                  5795                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      1001487                       # The number of ROB reads
system.cpu.rob.rob_writes                      750374                       # The number of ROB writes
system.cpu.timesIdled                             885                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           49602                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      302500                       # Number of Instructions Simulated
system.cpu.committedOps                        329515                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.292939                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.292939                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.436122                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.436122                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   363527                       # number of integer regfile reads
system.cpu.int_regfile_writes                  210955                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                   1426015                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   134043                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  181954                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    617                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    346806500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              8107                       # number of replacements
system.cpu.dcache.tags.tagsinuse            15.983925                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              107533                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              8123                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.238089                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            671000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    15.983925                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1053155                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1053155                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    346806500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data        70542                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           70542                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        36394                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          36394                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          296                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          296                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          301                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          301                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        106936                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           106936                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       106936                       # number of overall hits
system.cpu.dcache.overall_hits::total          106936                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         9771                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9771                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        13302                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        13302                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           16                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           16                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            7                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data        23073                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          23073                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        23073                       # number of overall misses
system.cpu.dcache.overall_misses::total         23073                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    424483500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    424483500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    599278464                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    599278464                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       560500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       560500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   1023761964                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1023761964                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   1023761964                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1023761964                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        80313                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        80313                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        49696                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        49696                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          312                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          312                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          308                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          308                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       130009                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       130009                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       130009                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       130009                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.121661                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.121661                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.267667                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.267667                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.051282                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.051282                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.022727                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.022727                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.177472                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.177472                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.177472                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.177472                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 43443.199263                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43443.199263                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 45051.756428                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45051.756428                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 35031.250000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 35031.250000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 44370.561435                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44370.561435                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 44370.561435                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44370.561435                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          152                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        75565                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1195                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           19                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    63.234310                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         8107                       # number of writebacks
system.cpu.dcache.writebacks::total              8107                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         4213                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4213                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        10744                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        10744                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            9                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        14957                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        14957                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        14957                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        14957                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         5558                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5558                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         2558                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2558                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            7                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         8116                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         8116                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         8116                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         8116                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    252621500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    252621500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    123629467                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    123629467                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       150500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       150500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    376250967                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    376250967                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    376250967                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    376250967                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.069204                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.069204                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.051473                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.051473                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.022436                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.022436                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.062426                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.062426                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.062426                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.062426                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 45451.871177                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45451.871177                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 48330.518765                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48330.518765                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        21500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        21500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 46359.163011                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46359.163011                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 46359.163011                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46359.163011                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    346806500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    346806500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    346806500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               394                       # number of replacements
system.cpu.icache.tags.tagsinuse           337.688643                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              147840                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               769                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            192.249675                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   337.688643                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.659548                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.659548                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          375                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          325                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.732422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            298251                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           298251                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    346806500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       147840                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          147840                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        147840                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           147840                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       147840                       # number of overall hits
system.cpu.icache.overall_hits::total          147840                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          901                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           901                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          901                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            901                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          901                       # number of overall misses
system.cpu.icache.overall_misses::total           901                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     51257989                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     51257989                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     51257989                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     51257989                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     51257989                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     51257989                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       148741                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       148741                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       148741                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       148741                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       148741                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       148741                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.006058                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006058                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.006058                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006058                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.006058                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006058                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 56890.109878                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56890.109878                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 56890.109878                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56890.109878                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 56890.109878                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56890.109878                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        12165                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           16                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               141                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    86.276596                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           16                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          394                       # number of writebacks
system.cpu.icache.writebacks::total               394                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          130                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          130                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          130                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          130                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          130                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          130                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          771                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          771                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          771                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          771                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          771                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          771                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     45865991                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     45865991                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     45865991                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     45865991                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     45865991                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     45865991                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.005184                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005184                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.005184                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005184                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.005184                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005184                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 59488.963684                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59488.963684                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 59488.963684                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59488.963684                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 59488.963684                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59488.963684                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    346806500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    346806500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.membus.snoop_filter.tot_requests         17395                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         8504                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          890                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    346806500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6317                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3477                       # Transaction distribution
system.membus.trans_dist::WritebackClean         5024                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2575                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2575                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            771                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5548                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1934                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        24353                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  26287                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        74432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1038720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1113152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8894                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.100405                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.300556                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8001     89.96%     89.96% # Request fanout histogram
system.membus.snoop_fanout::1                     893     10.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                8894                       # Request fanout histogram
system.membus.reqLayer0.occupancy            52813000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              15.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4070241                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           41893481                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             12.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
