<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Port 'predicted_index' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="teste_hls" solutionName="solution1" date="2024-07-15T09:46:20.534-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="teste_hls" solutionName="solution1" date="2024-07-15T09:46:20.520-0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_26_1' (hls_sources/finn_feeder_chiplet.cpp:26:22) in function 'finn_feeder_chiplet' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.&#xA;Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-960.html" projectName="teste_hls" solutionName="solution1" date="2024-07-15T09:46:19.961-0300" type="Warning"/>
        <logs message="WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'ext_mem' for cosimulation. (hls_sources/finn_feeder_chiplet.cpp:14:0)" projectName="teste_hls" solutionName="solution1" date="2024-07-15T09:46:19.814-0300" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
