Warning (10268): Verilog HDL information at pid.v(156): always construct contains both blocking and non-blocking assignments File: C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v Line: 156
