INFO-FLOW: Workspace /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1 opened at Sun Dec 07 21:53:36 CST 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     config_array_partition -maximum_size 4096 
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
Command     config_array_partition done; error code: 1; 
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.58 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Command     set_part done; 0.66 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_clock_uncertainty 12.5% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% default 
Execute       ap_set_clock -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 202.168 MB.
Execute         set_directive_top myproject -name=myproject 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang firmware/myproject.cpp -foptimization-record-file=/home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/all.directive.json -E -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.out.log 2> /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/clang.out.log 2> /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.47 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.68 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 1.14 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:37:63)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:37:67)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:45:67)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:45:71)
Execute         send_msg_by_id WARNING @200-471@%s%s 4 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/myproject.cpp
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.out.log 2> /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:11:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_code_gen.h:12:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_code_gen.h:13:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:21:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_code_gen.h:22:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_code_gen.h:23:32)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.6 seconds. CPU system time: 0.5 seconds. Elapsed time: 4.27 seconds; current allocated memory: 207.344 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject.g.bc -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 0.79 sec.
Execute         run_link_or_opt -opt -out /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.31 sec.
Execute         run_link_or_opt -out /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=myproject -mllvm -hls-db-dir -mllvm /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,389 Compile/Link /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,389 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 24,572 Unroll/Inline /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 24,572 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,007 Performance/Pipeline /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,007 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,709 Optimizations /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,709 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-273] In function 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::weight_t*, config2::bias_t*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (firmware/nnet_utils/nnet_dense.h:38:0)
WARNING: [HLS 214-273] In function 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config4::weight_t*, config4::bias_t*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (firmware/nnet_utils/nnet_dense.h:38:0)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:56:17)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config4::weight_t*, config4::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:56:17)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::weight_t*, config2::bias_t*)' into 'myproject(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:37:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config4::weight_t*, config4::bias_t*)' into 'myproject(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:45:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_114_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:114:23)
INFO: [HLS 214-291] Loop 'MultLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_resource.h:52:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:43:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_114_1' (firmware/nnet_utils/nnet_activation.h:114:23) in function 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config5>' completely with a factor of 64 (firmware/nnet_utils/nnet_activation.h:95:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:77:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:52:9) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 128 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:37:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config3>' completely with a factor of 16 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:77:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 16 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:52:9) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 128 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:37:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 16 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(config2::accum_t)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-248] Applying array_partition to 'b4': Complete partitioning on dimension 1. (firmware/weights/b4.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b2': Complete partitioning on dimension 1. (firmware/weights/b2.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:35:11)
INFO: [HLS 214-248] Applying array_partition to 'layer3_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:39:14)
INFO: [HLS 214-248] Applying array_partition to 'layer4_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:43:14)
INFO: [HLS 214-248] Applying array_partition to 'layer5_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:9:0)
INFO: [HLS 214-248] Applying array_reshape to 'w4': Block reshaping with factor 128 on dimension 1. (firmware/weights/w4.h:12:0)
INFO: [HLS 214-248] Applying array_reshape to 'w2': Block reshaping with factor 128 on dimension 1. (firmware/weights/w2.h:12:0)
INFO: [HLS 214-248] Applying array_reshape to 'input_1': Complete reshaping on dimension 1. (firmware/myproject.cpp:9:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.44 seconds. CPU system time: 0.64 seconds. Elapsed time: 6.41 seconds; current allocated memory: 208.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 208.184 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
Command           transform done; 0.23 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 214.875 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.11 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] firmware/nnet_utils/nnet_dense_resource.h:43: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 217.555 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-712] Applying dataflow to function 'myproject' (firmware/myproject.cpp:35:1), detected/extracted 4 process function(s): 
	 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'
	 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config3>'
	 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>'
	 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config5>'.
Command           transform done; 0.37 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:109:9) to (firmware/nnet_utils/nnet_activation.h:123:1) in function 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config5>'... converting 129 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_mult.h:43:11)...128 expression(s) balanced.
Command           transform done; 0.18 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 255.750 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:43) in function 'dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:43) in function 'dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>'.
Execute             auto_get_db
Command           transform done; 0.42 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 302.750 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1.32 sec.
Command       elaborate done; 12 sec.
Execute       ap_eval exec zip -j /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' to 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>' to 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>' to 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config5>' to 'sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_s'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config5> 
Execute         preproc_iomode -model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         preproc_iomode -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> 
Execute         preproc_iomode -model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: {dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>} {dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} {sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config5>} myproject
INFO-FLOW: Configuring Module : dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> ...
Execute         set_default_model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         apply_spec_resource_limit dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
INFO-FLOW: Configuring Module : relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> ...
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> 
Execute         apply_spec_resource_limit relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> 
INFO-FLOW: Configuring Module : dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> ...
Execute         set_default_model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         apply_spec_resource_limit dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
INFO-FLOW: Configuring Module : sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config5> ...
Execute         set_default_model sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config5> 
Execute         apply_spec_resource_limit sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config5> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: {dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>} {dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} {sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config5>} myproject
INFO-FLOW: Preprocessing Module: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> ...
Execute         set_default_model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         cdfg_preprocess -model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         rtl_gen_preprocess dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
INFO-FLOW: Preprocessing Module: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> ...
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> 
Execute         cdfg_preprocess -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> 
INFO-FLOW: Preprocessing Module: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> ...
Execute         set_default_model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         cdfg_preprocess -model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         rtl_gen_preprocess dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
INFO-FLOW: Preprocessing Module: sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config5> ...
Execute         set_default_model sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config5> 
Execute         cdfg_preprocess -model sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config5> 
Execute         rtl_gen_preprocess sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config5> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: {dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>} {dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} {sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config5>} myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         schedule -model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'ReuseLoop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.76 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 310.719 MB.
Execute         syn_report -verbosereport -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.
Execute         set_default_model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         bind -model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 310.719 MB.
Execute         syn_report -verbosereport -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.bind.adb -f 
INFO-FLOW: Finish binding dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> 
Execute         schedule -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 311.891 MB.
Execute         syn_report -verbosereport -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>.
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> 
Execute         bind -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 311.891 MB.
Execute         syn_report -verbosereport -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         schedule -model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'ReuseLoop'
WARNING: [HLS 200-871] Estimated clock period (4.842 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 0.625 ns, effective delay budget: 4.375 ns).
WARNING: [HLS 200-1016] The critical path in module 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s' consists of the following:
	multiplexor before 'phi' operation ('w_index') with incoming values : ('w_index', firmware/nnet_utils/nnet_dense_resource.h:43->firmware/nnet_utils/nnet_dense_resource.h:253) [101]  (1.588 ns)
	'phi' operation ('w_index') with incoming values : ('w_index', firmware/nnet_utils/nnet_dense_resource.h:43->firmware/nnet_utils/nnet_dense_resource.h:253) [101]  (0.000 ns)
	'getelementptr' operation ('w4_84_addr', firmware/nnet_utils/nnet_dense_resource.h:56->firmware/nnet_utils/nnet_dense_resource.h:253) [143]  (0.000 ns)
	'load' operation ('w4_84_load', firmware/nnet_utils/nnet_dense_resource.h:56->firmware/nnet_utils/nnet_dense_resource.h:253) on array 'w4_84' [144]  (3.254 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.7 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 321.918 MB.
Execute         syn_report -verbosereport -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>.
Execute         set_default_model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         bind -model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 321.918 MB.
Execute         syn_report -verbosereport -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command         syn_report done; 0.19 sec.
Execute         db_write -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.bind.adb -f 
INFO-FLOW: Finish binding dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config5> 
Execute         schedule -model sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config5>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config5>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.34 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.56 seconds; current allocated memory: 332.934 MB.
Execute         syn_report -verbosereport -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_s.sched.adb -f 
INFO-FLOW: Finish scheduling sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config5>.
Execute         set_default_model sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config5> 
Execute         bind -model sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config5> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 332.934 MB.
Execute         syn_report -verbosereport -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_s.bind.adb -f 
INFO-FLOW: Finish binding sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 332.934 MB.
Execute         syn_report -verbosereport -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 333.188 MB.
Execute         syn_report -verbosereport -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command         syn_report done; 0.29 sec.
Execute         db_write -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> 
Execute         rtl_gen_preprocess dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         rtl_gen_preprocess sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config5> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: {dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>} {dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} {sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config5>} myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_w2_85_ROM_AUTO_1R' to 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_w2_85_ROM_AUbkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s' pipeline 'ReuseLoop' pipeline type 'rewind pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'ReuseLoop' in module 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s'. Estimated max control fanout for pipeline is 62511.
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s' is 8192 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (frp_pipeline_valid_U_valid_out[4'd1] == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'lshr_1024ns_10ns_1024_6_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lshr_1024ns_7ns_1024_6_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lshr_1024ns_8ns_1024_6_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lshr_1024ns_9ns_1024_6_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_26_2_1': 127 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9s_25_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s'.
INFO: [RTMG 210-279] Implementing memory 'myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_w2_85_ROM_AUbkb' using auto ROMs.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 344.234 MB.
Execute         source /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -style xilinx -f -lang vhdl -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s 
Execute         gen_rtl dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -style xilinx -f -lang vlog -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/syn/verilog/myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s 
Execute         syn_report -csynth -model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/syn/report/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/syn/report/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command         syn_report done; 0.18 sec.
Execute         db_write -model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -f -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.adb 
Execute         db_write -model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -bindview -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -p /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s' pipeline 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.55 seconds; current allocated memory: 361.340 MB.
Execute         source /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> -style xilinx -f -lang vhdl -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s 
Execute         gen_rtl relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> -style xilinx -f -lang vlog -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/syn/verilog/myproject_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s 
Execute         syn_report -csynth -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/syn/report/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/syn/report/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> -f -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.adb 
Execute         db_write -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> -bindview -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> -p /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_w4_84_ROM_AUTO_1R' to 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_w4_84_ROM_AUcud' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s' pipeline 'ReuseLoop' pipeline type 'rewind pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'ReuseLoop' in module 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s'. Estimated max control fanout for pipeline is 14478.
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_9s_24_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_15ns_26_2_1': 127 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s'.
INFO: [RTMG 210-279] Implementing memory 'myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_w4_84_ROM_AUcud' using auto ROMs.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 388.375 MB.
Execute         source /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -style xilinx -f -lang vhdl -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s 
Execute         gen_rtl dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -style xilinx -f -lang vlog -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/syn/verilog/myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s 
Execute         syn_report -csynth -model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/syn/report/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/syn/report/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command         syn_report done; 0.24 sec.
Execute         db_write -model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -f -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.adb 
Execute         db_write -model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -bindview -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -p /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config5> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_s_sigmoid_table_ROM_AUTO_1R' to 'sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_s_sigmoid_tabdEe' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_s' pipeline 'sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config5>' pipeline type 'function pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config5>' in module 'sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_s'. Estimated max control fanout for pipeline is 6144.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_s'.
INFO: [RTMG 210-279] Implementing memory 'myproject_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_s_sigmoid_tabdEe' using auto ROMs.
Command         create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.84 seconds; current allocated memory: 415.816 MB.
Execute         source /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config5> -style xilinx -f -lang vhdl -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/syn/vhdl/myproject_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_s 
Execute         gen_rtl sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config5> -style xilinx -f -lang vlog -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/syn/verilog/myproject_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_s 
Execute         syn_report -csynth -model sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config5> -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/syn/report/sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_s_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command         syn_report done; 0.28 sec.
Execute         syn_report -rtlxml -model sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config5> -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/syn/report/sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_s_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config5> -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_s.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command         syn_report done; 0.38 sec.
Execute         db_write -model sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config5> -f -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_s.adb 
Command         db_write done; 0.41 sec.
Execute         db_write -model sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config5> -bindview -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config5> -p /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model myproject -top_prefix  -sub_prefix myproject_ -mg_file /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_20' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_21' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_22' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_23' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_24' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_25' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_26' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_27' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_28' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_29' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_30' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_31' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_32' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_33' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_34' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_35' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_36' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_37' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_38' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_39' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_40' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_41' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_42' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_43' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_44' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_45' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_46' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_47' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_48' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_49' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_50' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_51' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_52' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_53' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_54' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_55' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_56' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_57' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_58' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_59' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_60' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_61' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_62' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_63' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_1_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_2_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_3_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_4_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_5_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_6_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_7_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_8_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_9_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_10_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_11_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_12_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_13_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_14_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_15_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_U(myproject_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_1_U(myproject_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_2_U(myproject_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_3_U(myproject_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_4_U(myproject_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_5_U(myproject_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_6_U(myproject_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_7_U(myproject_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_8_U(myproject_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_9_U(myproject_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_10_U(myproject_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_11_U(myproject_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_12_U(myproject_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_13_U(myproject_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_14_U(myproject_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_15_U(myproject_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_1_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_2_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_3_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_4_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_5_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_6_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_7_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_8_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_9_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_10_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_11_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_12_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_13_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_14_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_15_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_16_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_17_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_18_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_19_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_20_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_21_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_22_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_23_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_24_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_25_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_26_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_27_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_28_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_29_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_30_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_31_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_32_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_33_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_34_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_35_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_36_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_37_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_38_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_39_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_40_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_41_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_42_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_43_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_44_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_45_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_46_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_47_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_48_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_49_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_50_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_51_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_52_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_53_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_54_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_55_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_56_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_57_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_58_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_59_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_60_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_61_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_62_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_63_U(myproject_fifo_w16_d2_S)' using Shift Registers.
Command         create_rtl_model done; 0.3 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.53 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.68 seconds; current allocated memory: 446.387 MB.
Execute         source /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/syn/vhdl/myproject 
Command         gen_rtl done; 0.46 sec.
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/syn/verilog/myproject 
Command         gen_rtl done; 0.23 sec.
Execute         syn_report -csynth -model myproject -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command         syn_report done; 0.24 sec.
Execute         syn_report -rtlxml -model myproject -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command         syn_report done; 0.24 sec.
Execute         syn_report -verbosereport -model myproject -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command         syn_report done; 0.85 sec.
Execute         db_write -model myproject -f -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command         db_write done; 0.23 sec.
Execute         db_write -model myproject -bindview -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info myproject -p /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command         syn_report done; 1.03 sec.
Execute         syn_report -csynthDesign -model myproject -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/syn/report/csynth.rpt -MHOut /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -wcfg -model myproject -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         sc_get_clocks myproject 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: {dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>} {dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} {sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config5>} myproject
INFO-FLOW: Handling components in module [dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s] ... 
Execute         source /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
INFO-FLOW: Found component myproject_lshr_1024ns_7ns_1024_6_1.
INFO-FLOW: Append model myproject_lshr_1024ns_7ns_1024_6_1
INFO-FLOW: Found component myproject_lshr_1024ns_8ns_1024_6_1.
INFO-FLOW: Append model myproject_lshr_1024ns_8ns_1024_6_1
INFO-FLOW: Found component myproject_lshr_1024ns_9ns_1024_6_1.
INFO-FLOW: Append model myproject_lshr_1024ns_9ns_1024_6_1
INFO-FLOW: Found component myproject_lshr_1024ns_10ns_1024_6_1.
INFO-FLOW: Append model myproject_lshr_1024ns_10ns_1024_6_1
INFO-FLOW: Found component myproject_mul_16s_16s_26_2_1.
INFO-FLOW: Append model myproject_mul_16s_16s_26_2_1
INFO-FLOW: Found component myproject_mul_16s_9s_25_2_1.
INFO-FLOW: Append model myproject_mul_16s_9s_25_2_1
INFO-FLOW: Found component myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_w2_85_ROM_AUbkb.
INFO-FLOW: Append model myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_w2_85_ROM_AUbkb
INFO-FLOW: Found component myproject_frp_fifoout.
INFO-FLOW: Append model myproject_frp_fifoout
INFO-FLOW: Found component myproject_frp_pipeline_valid.
INFO-FLOW: Append model myproject_frp_pipeline_valid
INFO-FLOW: Found component myproject_flow_control_loop_pipe.
INFO-FLOW: Append model myproject_flow_control_loop_pipe
INFO-FLOW: Handling components in module [relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s] ... 
Execute         source /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s] ... 
Execute         source /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_8_3_15_1_1.
INFO-FLOW: Append model myproject_mux_8_3_15_1_1
INFO-FLOW: Found component myproject_mul_16s_15ns_26_2_1.
INFO-FLOW: Append model myproject_mul_16s_15ns_26_2_1
INFO-FLOW: Found component myproject_mul_15ns_9s_24_2_1.
INFO-FLOW: Append model myproject_mul_15ns_9s_24_2_1
INFO-FLOW: Found component myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_w4_84_ROM_AUcud.
INFO-FLOW: Append model myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_w4_84_ROM_AUcud
INFO-FLOW: Found component myproject_frp_fifoout.
INFO-FLOW: Append model myproject_frp_fifoout
INFO-FLOW: Found component myproject_frp_pipeline_valid.
INFO-FLOW: Append model myproject_frp_pipeline_valid
INFO-FLOW: Found component myproject_flow_control_loop_pipe.
INFO-FLOW: Append model myproject_flow_control_loop_pipe
INFO-FLOW: Handling components in module [sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_s] ... 
Execute         source /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_s.compgen.tcl 
INFO-FLOW: Found component myproject_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_s_sigmoid_tabdEe.
INFO-FLOW: Append model myproject_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_s_sigmoid_tabdEe
INFO-FLOW: Found component myproject_frp_fifoout.
INFO-FLOW: Append model myproject_frp_fifoout
INFO-FLOW: Found component myproject_frp_pipeline_valid.
INFO-FLOW: Append model myproject_frp_pipeline_valid
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w15_d2_S.
INFO-FLOW: Append model myproject_fifo_w15_d2_S
INFO-FLOW: Found component myproject_fifo_w15_d2_S.
INFO-FLOW: Append model myproject_fifo_w15_d2_S
INFO-FLOW: Found component myproject_fifo_w15_d2_S.
INFO-FLOW: Append model myproject_fifo_w15_d2_S
INFO-FLOW: Found component myproject_fifo_w15_d2_S.
INFO-FLOW: Append model myproject_fifo_w15_d2_S
INFO-FLOW: Found component myproject_fifo_w15_d2_S.
INFO-FLOW: Append model myproject_fifo_w15_d2_S
INFO-FLOW: Found component myproject_fifo_w15_d2_S.
INFO-FLOW: Append model myproject_fifo_w15_d2_S
INFO-FLOW: Found component myproject_fifo_w15_d2_S.
INFO-FLOW: Append model myproject_fifo_w15_d2_S
INFO-FLOW: Found component myproject_fifo_w15_d2_S.
INFO-FLOW: Append model myproject_fifo_w15_d2_S
INFO-FLOW: Found component myproject_fifo_w15_d2_S.
INFO-FLOW: Append model myproject_fifo_w15_d2_S
INFO-FLOW: Found component myproject_fifo_w15_d2_S.
INFO-FLOW: Append model myproject_fifo_w15_d2_S
INFO-FLOW: Found component myproject_fifo_w15_d2_S.
INFO-FLOW: Append model myproject_fifo_w15_d2_S
INFO-FLOW: Found component myproject_fifo_w15_d2_S.
INFO-FLOW: Append model myproject_fifo_w15_d2_S
INFO-FLOW: Found component myproject_fifo_w15_d2_S.
INFO-FLOW: Append model myproject_fifo_w15_d2_S
INFO-FLOW: Found component myproject_fifo_w15_d2_S.
INFO-FLOW: Append model myproject_fifo_w15_d2_S
INFO-FLOW: Found component myproject_fifo_w15_d2_S.
INFO-FLOW: Append model myproject_fifo_w15_d2_S
INFO-FLOW: Found component myproject_fifo_w15_d2_S.
INFO-FLOW: Append model myproject_fifo_w15_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Append model dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
INFO-FLOW: Append model relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s
INFO-FLOW: Append model dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s
INFO-FLOW: Append model sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_lshr_1024ns_7ns_1024_6_1 myproject_lshr_1024ns_8ns_1024_6_1 myproject_lshr_1024ns_9ns_1024_6_1 myproject_lshr_1024ns_10ns_1024_6_1 myproject_mul_16s_16s_26_2_1 myproject_mul_16s_9s_25_2_1 myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_w2_85_ROM_AUbkb myproject_frp_fifoout myproject_frp_pipeline_valid myproject_flow_control_loop_pipe myproject_mux_8_3_15_1_1 myproject_mul_16s_15ns_26_2_1 myproject_mul_15ns_9s_24_2_1 myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_w4_84_ROM_AUcud myproject_frp_fifoout myproject_frp_pipeline_valid myproject_flow_control_loop_pipe myproject_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_s_sigmoid_tabdEe myproject_frp_fifoout myproject_frp_pipeline_valid myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w15_d2_S myproject_fifo_w15_d2_S myproject_fifo_w15_d2_S myproject_fifo_w15_d2_S myproject_fifo_w15_d2_S myproject_fifo_w15_d2_S myproject_fifo_w15_d2_S myproject_fifo_w15_d2_S myproject_fifo_w15_d2_S myproject_fifo_w15_d2_S myproject_fifo_w15_d2_S myproject_fifo_w15_d2_S myproject_fifo_w15_d2_S myproject_fifo_w15_d2_S myproject_fifo_w15_d2_S myproject_fifo_w15_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_s myproject
INFO-FLOW: Generating /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model myproject_lshr_1024ns_7ns_1024_6_1
INFO-FLOW: To file: write model myproject_lshr_1024ns_8ns_1024_6_1
INFO-FLOW: To file: write model myproject_lshr_1024ns_9ns_1024_6_1
INFO-FLOW: To file: write model myproject_lshr_1024ns_10ns_1024_6_1
INFO-FLOW: To file: write model myproject_mul_16s_16s_26_2_1
INFO-FLOW: To file: write model myproject_mul_16s_9s_25_2_1
INFO-FLOW: To file: write model myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_w2_85_ROM_AUbkb
INFO-FLOW: To file: write model myproject_frp_fifoout
INFO-FLOW: To file: write model myproject_frp_pipeline_valid
INFO-FLOW: To file: write model myproject_flow_control_loop_pipe
INFO-FLOW: To file: write model myproject_mux_8_3_15_1_1
INFO-FLOW: To file: write model myproject_mul_16s_15ns_26_2_1
INFO-FLOW: To file: write model myproject_mul_15ns_9s_24_2_1
INFO-FLOW: To file: write model myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_w4_84_ROM_AUcud
INFO-FLOW: To file: write model myproject_frp_fifoout
INFO-FLOW: To file: write model myproject_frp_pipeline_valid
INFO-FLOW: To file: write model myproject_flow_control_loop_pipe
INFO-FLOW: To file: write model myproject_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_s_sigmoid_tabdEe
INFO-FLOW: To file: write model myproject_frp_fifoout
INFO-FLOW: To file: write model myproject_frp_pipeline_valid
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w15_d2_S
INFO-FLOW: To file: write model myproject_fifo_w15_d2_S
INFO-FLOW: To file: write model myproject_fifo_w15_d2_S
INFO-FLOW: To file: write model myproject_fifo_w15_d2_S
INFO-FLOW: To file: write model myproject_fifo_w15_d2_S
INFO-FLOW: To file: write model myproject_fifo_w15_d2_S
INFO-FLOW: To file: write model myproject_fifo_w15_d2_S
INFO-FLOW: To file: write model myproject_fifo_w15_d2_S
INFO-FLOW: To file: write model myproject_fifo_w15_d2_S
INFO-FLOW: To file: write model myproject_fifo_w15_d2_S
INFO-FLOW: To file: write model myproject_fifo_w15_d2_S
INFO-FLOW: To file: write model myproject_fifo_w15_d2_S
INFO-FLOW: To file: write model myproject_fifo_w15_d2_S
INFO-FLOW: To file: write model myproject_fifo_w15_d2_S
INFO-FLOW: To file: write model myproject_fifo_w15_d2_S
INFO-FLOW: To file: write model myproject_fifo_w15_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
INFO-FLOW: To file: write model relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s
INFO-FLOW: To file: write model dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s
INFO-FLOW: To file: write model sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Generating /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/vhdl' dstVlogDir='/home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/vlog' tclDir='/home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db' modelList='myproject_lshr_1024ns_7ns_1024_6_1
myproject_lshr_1024ns_8ns_1024_6_1
myproject_lshr_1024ns_9ns_1024_6_1
myproject_lshr_1024ns_10ns_1024_6_1
myproject_mul_16s_16s_26_2_1
myproject_mul_16s_9s_25_2_1
myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_w2_85_ROM_AUbkb
myproject_frp_fifoout
myproject_frp_pipeline_valid
myproject_flow_control_loop_pipe
myproject_mux_8_3_15_1_1
myproject_mul_16s_15ns_26_2_1
myproject_mul_15ns_9s_24_2_1
myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_w4_84_ROM_AUcud
myproject_frp_fifoout
myproject_frp_pipeline_valid
myproject_flow_control_loop_pipe
myproject_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_s_sigmoid_tabdEe
myproject_frp_fifoout
myproject_frp_pipeline_valid
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w15_d2_S
myproject_fifo_w15_d2_S
myproject_fifo_w15_d2_S
myproject_fifo_w15_d2_S
myproject_fifo_w15_d2_S
myproject_fifo_w15_d2_S
myproject_fifo_w15_d2_S
myproject_fifo_w15_d2_S
myproject_fifo_w15_d2_S
myproject_fifo_w15_d2_S
myproject_fifo_w15_d2_S
myproject_fifo_w15_d2_S
myproject_fifo_w15_d2_S
myproject_fifo_w15_d2_S
myproject_fifo_w15_d2_S
myproject_fifo_w15_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s
dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s
sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_s
myproject
' expOnly='0'
Execute         source /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_lshr_1024ns_7ns_1024_6_1'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_lshr_1024ns_8ns_1024_6_1'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_lshr_1024ns_9ns_1024_6_1'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_lshr_1024ns_10ns_1024_6_1'
Execute         source /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.compgen.tcl 
Execute         source /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_s.compgen.tcl 
Execute         source /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.43 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.51 seconds; current allocated memory: 451.574 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='myproject_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='myproject_lshr_1024ns_7ns_1024_6_1
myproject_lshr_1024ns_8ns_1024_6_1
myproject_lshr_1024ns_9ns_1024_6_1
myproject_lshr_1024ns_10ns_1024_6_1
myproject_mul_16s_16s_26_2_1
myproject_mul_16s_9s_25_2_1
myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_w2_85_ROM_AUbkb
myproject_frp_fifoout
myproject_frp_pipeline_valid
myproject_flow_control_loop_pipe
myproject_mux_8_3_15_1_1
myproject_mul_16s_15ns_26_2_1
myproject_mul_15ns_9s_24_2_1
myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_w4_84_ROM_AUcud
myproject_frp_fifoout
myproject_frp_pipeline_valid
myproject_flow_control_loop_pipe
myproject_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_s_sigmoid_tabdEe
myproject_frp_fifoout
myproject_frp_pipeline_valid
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w15_d2_S
myproject_fifo_w15_d2_S
myproject_fifo_w15_d2_S
myproject_fifo_w15_d2_S
myproject_fifo_w15_d2_S
myproject_fifo_w15_d2_S
myproject_fifo_w15_d2_S
myproject_fifo_w15_d2_S
myproject_fifo_w15_d2_S
myproject_fifo_w15_d2_S
myproject_fifo_w15_d2_S
myproject_fifo_w15_d2_S
myproject_fifo_w15_d2_S
myproject_fifo_w15_d2_S
myproject_fifo_w15_d2_S
myproject_fifo_w15_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s
dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s
sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_s
myproject
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.tbgen.tcl 
Execute         source /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.tbgen.tcl 
Execute         source /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.tbgen.tcl 
Execute         source /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_s.tbgen.tcl 
Execute         source /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         source /home/ubuntu2004/527_final/mini_ae_project/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST myproject MODULE2INSTS {myproject myproject dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0 relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0 dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0 sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_s sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_U0} INST2MODULE {myproject myproject dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0 dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0 relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0 dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_U0 sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_s} INSTDATA {myproject {DEPTH 1 CHILDREN {dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0 relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0 dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0 sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_U0}} dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0 {DEPTH 2 CHILDREN {}} relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0 {DEPTH 2 CHILDREN {}} dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0 {DEPTH 2 CHILDREN {}} sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_U0 {DEPTH 2 CHILDREN {}}} MODULEDATA {dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U9 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U10 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_128 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U11 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_129 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U12 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_130 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U13 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_131 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U14 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_132 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U15 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_133 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U16 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_134 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_128_fu_4818_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE add_ln55_128 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_131_fu_4822_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE add_ln55_131 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U17 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_135 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U18 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_136 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U19 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_137 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U20 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_138 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U21 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_139 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U22 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_140 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U23 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_141 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U24 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_142 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_136_fu_4826_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE add_ln55_136 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_139_fu_4830_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE add_ln55_139 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U25 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_143 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U26 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_144 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U27 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_145 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U28 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_146 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U29 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_147 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U30 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_148 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U31 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_149 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U32 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_150 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_144_fu_4834_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE add_ln55_144 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_147_fu_4838_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE add_ln55_147 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U33 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_151 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U34 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_152 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U35 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_153 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U36 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_154 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U37 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_155 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U38 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_156 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U39 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_157 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U40 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_158 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_152_fu_4842_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE add_ln55_152 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_155_fu_4846_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE add_ln55_155 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U41 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_159 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U42 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_160 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U43 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_161 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U44 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_162 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U45 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_163 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U46 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_164 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U47 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_165 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U48 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_166 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_160_fu_4850_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE add_ln55_160 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_163_fu_4854_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE add_ln55_163 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U49 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_167 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U50 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_168 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U51 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_169 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U52 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_170 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U53 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_171 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U54 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_172 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U55 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_173 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U56 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_174 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_168_fu_4858_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE add_ln55_168 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_171_fu_4862_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE add_ln55_171 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U57 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_175 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U58 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_176 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U59 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_177 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U60 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_178 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U61 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_179 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U62 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_180 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U63 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_181 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U64 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_182 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_176_fu_4866_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE add_ln55_176 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_179_fu_4870_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE add_ln55_179 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U65 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_183 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U66 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_184 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U67 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_185 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U68 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_186 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U69 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_187 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U70 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_188 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U71 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_189 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U72 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_190 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_184_fu_4874_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE add_ln55_184 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_187_fu_4878_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE add_ln55_187 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U73 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_191 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U74 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_192 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U75 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_193 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U76 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_194 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U77 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_195 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U78 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_196 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U79 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_197 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U80 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_198 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_192_fu_4882_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE add_ln55_192 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_195_fu_4886_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE add_ln55_195 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U81 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_199 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U82 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_200 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U83 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_201 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U84 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_202 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U85 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_203 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U86 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_204 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U87 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_205 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U88 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_206 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_200_fu_4890_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE add_ln55_200 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_203_fu_4894_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE add_ln55_203 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U89 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_207 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U90 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_208 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U91 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_209 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U92 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_210 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U93 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_211 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U94 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_212 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U95 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_213 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U96 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_214 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_208_fu_4898_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE add_ln55_208 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_211_fu_4902_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE add_ln55_211 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U97 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_215 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U98 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_216 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U99 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_217 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U100 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_218 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U101 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_219 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U102 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_220 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U103 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_221 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U104 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_222 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_216_fu_4906_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE add_ln55_216 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_219_fu_4910_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE add_ln55_219 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U105 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_223 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U106 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_224 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U107 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_225 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U108 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_226 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U109 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_227 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U110 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_228 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U111 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_229 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U112 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_230 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_224_fu_4914_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE add_ln55_224 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_227_fu_4918_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE add_ln55_227 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U113 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_231 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U114 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_232 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U115 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_233 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U116 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_234 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U117 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_235 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U118 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_236 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U119 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_237 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U120 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_238 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_232_fu_4922_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE add_ln55_232 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_235_fu_4926_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE add_ln55_235 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U121 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_239 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U122 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_240 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U123 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_241 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U124 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_242 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U125 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_243 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U126 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_244 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U127 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_245 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U128 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_246 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_240_fu_4930_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE add_ln55_240 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_243_fu_4934_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE add_ln55_243 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U129 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_247 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U130 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_248 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U131 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_249 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U132 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_250 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U133 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_251 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U134 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_252 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_2_1_U135 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_253 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_2_1_U136 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_254 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_248_fu_4941_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE add_ln55_248 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_251_fu_4945_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE add_ln55_251 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w_index_fu_896_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:43 VARIABLE w_index LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME w2_85_U SOURCE {} VARIABLE w2_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 57 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 128 BRAM 57 URAM 0}} dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U164 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U165 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_1 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U166 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_2 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U167 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_3 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U168 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_4 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U169 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_5 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U170 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_6 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U171 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_7 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U172 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_8 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U173 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_9 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U174 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_10 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U175 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_11 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U176 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_12 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U177 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_13 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U178 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_14 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U179 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_15 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U180 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_16 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U181 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_17 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U182 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_18 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U183 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_19 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U184 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_20 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U185 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_21 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U186 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_22 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U187 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_23 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U188 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_24 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U189 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_25 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U190 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_26 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U191 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_27 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U192 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_28 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U193 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_29 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U194 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_30 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U195 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_31 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U196 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_32 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U197 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_33 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U198 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_34 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U199 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_35 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U200 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_36 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U201 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_37 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U202 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_38 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U203 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_39 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U204 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_40 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U205 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_41 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U206 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_42 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U207 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_43 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U208 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_44 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U209 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_45 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U210 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_46 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U211 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_47 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U212 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_48 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U213 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_49 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U214 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_50 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U215 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_51 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U216 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_52 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U217 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_53 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U218 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_54 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U219 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_55 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U220 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_56 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U221 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_57 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U222 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_58 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U223 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_59 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U224 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_60 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U225 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_61 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U226 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_62 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U227 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_63 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U228 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_64 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U229 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_65 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U230 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_66 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U231 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_67 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U232 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_68 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U233 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_69 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U234 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_70 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U235 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_71 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U236 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_72 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U237 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_73 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U238 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_74 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U239 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_75 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U240 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_76 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U241 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_77 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U242 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_78 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U243 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_79 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U244 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_80 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U245 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_81 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U246 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_82 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U247 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_83 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U248 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_84 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U249 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_85 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U250 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_86 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U251 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_87 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U252 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_88 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U253 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_89 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U254 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_90 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U255 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_91 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U256 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_92 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U257 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_93 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U258 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_94 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U259 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_95 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U260 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_96 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U261 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_97 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U262 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_98 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U263 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_99 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U264 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_100 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U265 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_101 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U266 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_102 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U267 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_103 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U268 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_104 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U269 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_105 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U270 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_106 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U271 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_107 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U272 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_108 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U273 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_109 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U274 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_110 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U275 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_111 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U276 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_112 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U277 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_113 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U278 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_114 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U279 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_115 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U280 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_116 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U281 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_117 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U282 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_118 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U283 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_119 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U284 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_120 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U285 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_121 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U286 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_122 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U287 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_123 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U288 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_124 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U289 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_125 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_26_2_1_U290 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_126 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_9s_24_2_1_U291 SOURCE firmware/nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_127 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w_index_fu_2069_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:43 VARIABLE w_index LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME w4_84_U SOURCE {} VARIABLE w4_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 57 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 128 BRAM 57 URAM 0}} sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_fu_3719_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_fu_6327_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_fu_6332_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_1_fu_3760_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_3_fu_6373_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_1_fu_6378_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_2_fu_3801_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_6_fu_6419_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_2_fu_6424_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_3_fu_3842_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_9_fu_6465_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_3_fu_6470_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_4_fu_3883_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_12_fu_6511_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_4_fu_6516_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_5_fu_3924_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_15_fu_6557_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_5_fu_6562_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_6_fu_3965_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_18_fu_6603_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_6_fu_6608_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_7_fu_4006_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_21_fu_6649_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_7_fu_6654_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_8_fu_4047_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_24_fu_6695_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_8_fu_6700_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_9_fu_4088_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_27_fu_6741_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_9_fu_6746_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_10_fu_4129_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_30_fu_6787_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_10_fu_6792_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_11_fu_4170_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_33_fu_6833_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_11_fu_6838_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_12_fu_4211_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_36_fu_6879_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_12_fu_6884_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_13_fu_4252_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_39_fu_6925_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_13_fu_6930_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_14_fu_4293_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_42_fu_6971_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_14_fu_6976_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_15_fu_4334_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_45_fu_7017_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_15_fu_7022_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_16_fu_4375_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_48_fu_7063_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_16_fu_7068_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_17_fu_4416_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_51_fu_7109_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_17_fu_7114_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_18_fu_4457_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_54_fu_7155_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_18_fu_7160_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_19_fu_4498_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_57_fu_7201_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_19_fu_7206_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_20_fu_4539_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_60_fu_7247_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_20_fu_7252_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_21_fu_4580_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_63_fu_7293_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_21_fu_7298_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_22_fu_4621_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_66_fu_7339_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_22_fu_7344_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_23_fu_4662_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_69_fu_7385_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_23_fu_7390_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_24_fu_4703_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_72_fu_7431_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_24_fu_7436_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_25_fu_4744_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_75_fu_7477_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_25_fu_7482_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_26_fu_4785_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_78_fu_7523_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_26_fu_7528_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_27_fu_4826_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_81_fu_7569_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_27_fu_7574_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_28_fu_4867_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_84_fu_7615_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_28_fu_7620_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_29_fu_4908_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_87_fu_7661_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_29_fu_7666_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_30_fu_4949_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_90_fu_7707_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_30_fu_7712_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_31_fu_4990_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_93_fu_7753_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_31_fu_7758_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_32_fu_5031_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_96_fu_7799_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_32_fu_7804_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_33_fu_5072_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_99_fu_7845_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_33_fu_7850_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_34_fu_5113_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_102_fu_7891_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_34_fu_7896_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_35_fu_5154_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_105_fu_7937_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_35_fu_7942_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_36_fu_5195_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_108_fu_7983_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_36_fu_7988_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_37_fu_5236_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_111_fu_8029_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_37_fu_8034_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_38_fu_5277_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_114_fu_8075_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_38_fu_8080_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_39_fu_5318_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_117_fu_8121_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_39_fu_8126_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_40_fu_5359_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_120_fu_8167_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_40_fu_8172_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_41_fu_5400_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_123_fu_8213_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_41_fu_8218_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_42_fu_5441_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_126_fu_8259_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_42_fu_8264_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_43_fu_5482_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_129_fu_8305_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_43_fu_8310_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_44_fu_5523_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_132_fu_8351_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_44_fu_8356_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_45_fu_5564_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_135_fu_8397_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_45_fu_8402_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_46_fu_5605_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_138_fu_8443_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_46_fu_8448_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_47_fu_5646_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_141_fu_8489_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_47_fu_8494_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_48_fu_5687_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_144_fu_8535_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_48_fu_8540_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_49_fu_5728_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_147_fu_8581_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_49_fu_8586_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_50_fu_5769_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_150_fu_8627_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_50_fu_8632_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_51_fu_5810_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_153_fu_8673_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_51_fu_8678_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_52_fu_5851_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_156_fu_8719_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_52_fu_8724_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_53_fu_5892_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_159_fu_8765_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_53_fu_8770_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_54_fu_5933_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_162_fu_8811_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_54_fu_8816_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_55_fu_5974_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_165_fu_8857_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_55_fu_8862_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_56_fu_6015_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_168_fu_8903_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_56_fu_8908_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_57_fu_6056_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_171_fu_8949_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_57_fu_8954_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_58_fu_6097_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_174_fu_8995_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_58_fu_9000_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_59_fu_6138_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_177_fu_9041_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_59_fu_9046_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_60_fu_6179_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_180_fu_9087_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_60_fu_9092_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_61_fu_6220_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_183_fu_9133_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_61_fu_9138_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_62_fu_6261_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_186_fu_9179_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_62_fu_9184_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_63_fu_6302_p2 SOURCE firmware/nnet_utils/nnet_activation.h:115 VARIABLE add_ln115_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_189_fu_9225_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_63_fu_9230_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME sigmoid_table_U SOURCE {} VARIABLE sigmoid_table LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 DISPNAME {bind_storage rom_np}}} AREA {DSP 0 BRAM 32 URAM 0}} myproject {BINDINFO {{BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_1_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_2_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_3_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_4_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_5_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_6_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_7_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_8_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_9_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_10_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_11_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_12_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_13_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_14_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_15_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_U SOURCE firmware/myproject.cpp:41 VARIABLE layer3_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_1_U SOURCE firmware/myproject.cpp:41 VARIABLE layer3_out_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_2_U SOURCE firmware/myproject.cpp:41 VARIABLE layer3_out_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_3_U SOURCE firmware/myproject.cpp:41 VARIABLE layer3_out_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_4_U SOURCE firmware/myproject.cpp:41 VARIABLE layer3_out_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_5_U SOURCE firmware/myproject.cpp:41 VARIABLE layer3_out_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_6_U SOURCE firmware/myproject.cpp:41 VARIABLE layer3_out_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_7_U SOURCE firmware/myproject.cpp:41 VARIABLE layer3_out_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_8_U SOURCE firmware/myproject.cpp:41 VARIABLE layer3_out_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_9_U SOURCE firmware/myproject.cpp:41 VARIABLE layer3_out_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_10_U SOURCE firmware/myproject.cpp:41 VARIABLE layer3_out_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_11_U SOURCE firmware/myproject.cpp:41 VARIABLE layer3_out_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_12_U SOURCE firmware/myproject.cpp:41 VARIABLE layer3_out_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_13_U SOURCE firmware/myproject.cpp:41 VARIABLE layer3_out_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_14_U SOURCE firmware/myproject.cpp:41 VARIABLE layer3_out_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_15_U SOURCE firmware/myproject.cpp:41 VARIABLE layer3_out_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_1_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_2_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_3_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_4_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_5_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_6_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_7_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_8_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_9_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_10_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_11_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_12_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_13_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_14_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_15_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_16_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_17_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_18_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_19_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_20_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_21_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_22_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_23_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_24_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_25_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_26_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_27_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_28_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_29_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_30_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_31_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_32_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_33_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_34_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_35_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_36_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_37_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_38_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_39_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_40_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_41_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_42_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_43_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_44_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_45_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_46_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_47_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_48_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_49_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_50_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_51_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_52_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_53_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_54_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_55_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_56_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_57_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_58_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_59_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_60_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_61_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_62_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_63_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer4_out_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}}} AREA {DSP 256 BRAM 146 URAM 0}} relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.22 seconds; current allocated memory: 469.727 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 206.53 MHz
Command       autosyn done; 12.72 sec.
Command     csynth_design done; 24.79 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 20.37 seconds. CPU system time: 1.59 seconds. Elapsed time: 24.79 seconds; current allocated memory: 267.906 MB.
Execute     cleanup_all 
