Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto cc39cf210c9749b89c07723e109a641e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_VHDL_tb_behav xil_defaultlib.top_VHDL_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture sop of entity xil_defaultlib.top_VHDL [top_vhdl_default_uniq_0]
Compiling architecture pos of entity xil_defaultlib.top_VHDL [top_vhdl_default_uniq_1]
Compiling architecture null_arch of entity xil_defaultlib.top_vhdl_tb
Built simulation snapshot top_VHDL_tb_behav
