[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/UnsignedParam/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/UnsignedParam/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<172> s<171> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<GOOD> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:12>
n<> u<4> t<Port> p<5> l<1:13> el<1:13>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:12> el<1:14>
n<> u<6> t<Module_nonansi_header> p<8> c<2> s<7> l<1:1> el<1:15>
n<> u<7> t<ENDMODULE> p<8> l<2:1> el<2:10>
n<> u<8> t<Module_declaration> p<9> c<6> l<1:1> el<2:10>
n<> u<9> t<Description> p<171> c<8> s<170> l<1:1> el<2:10>
n<module> u<10> t<Module_keyword> p<14> s<11> l<4:1> el<4:7>
n<top> u<11> t<StringConst> p<14> s<13> l<4:8> el<4:11>
n<> u<12> t<Port> p<13> l<4:12> el<4:12>
n<> u<13> t<List_of_ports> p<14> c<12> l<4:11> el<4:13>
n<> u<14> t<Module_nonansi_header> p<169> c<10> s<42> l<4:1> el<4:14>
n<> u<15> t<Signing_Signed> p<26> s<25> l<5:14> el<5:20>
n<63> u<16> t<IntConst> p<17> l<5:22> el<5:24>
n<> u<17> t<Primary_literal> p<18> c<16> l<5:22> el<5:24>
n<> u<18> t<Constant_primary> p<19> c<17> l<5:22> el<5:24>
n<> u<19> t<Constant_expression> p<24> c<18> s<23> l<5:22> el<5:24>
n<0> u<20> t<IntConst> p<21> l<5:25> el<5:26>
n<> u<21> t<Primary_literal> p<22> c<20> l<5:25> el<5:26>
n<> u<22> t<Constant_primary> p<23> c<21> l<5:25> el<5:26>
n<> u<23> t<Constant_expression> p<24> c<22> l<5:25> el<5:26>
n<> u<24> t<Constant_range> p<25> c<19> l<5:22> el<5:26>
n<> u<25> t<Packed_dimension> p<26> c<24> l<5:21> el<5:27>
n<> u<26> t<Data_type_or_implicit> p<36> c<15> s<35> l<5:14> el<5:27>
n<n> u<27> t<StringConst> p<34> s<33> l<5:28> el<5:29>
n<32'h8000_0000> u<28> t<IntConst> p<29> l<5:32> el<5:45>
n<> u<29> t<Primary_literal> p<30> c<28> l<5:32> el<5:45>
n<> u<30> t<Constant_primary> p<31> c<29> l<5:32> el<5:45>
n<> u<31> t<Constant_expression> p<32> c<30> l<5:32> el<5:45>
n<> u<32> t<Constant_mintypmax_expression> p<33> c<31> l<5:32> el<5:45>
n<> u<33> t<Constant_param_expression> p<34> c<32> l<5:32> el<5:45>
n<> u<34> t<Param_assignment> p<35> c<27> l<5:28> el<5:45>
n<> u<35> t<List_of_param_assignments> p<36> c<34> l<5:28> el<5:45>
n<> u<36> t<Local_parameter_declaration> p<37> c<26> l<5:3> el<5:45>
n<> u<37> t<Package_or_generate_item_declaration> p<38> c<36> l<5:3> el<5:46>
n<> u<38> t<Module_or_generate_item_declaration> p<39> c<37> l<5:3> el<5:46>
n<> u<39> t<Module_common_item> p<40> c<38> l<5:3> el<5:46>
n<> u<40> t<Module_or_generate_item> p<41> c<39> l<5:3> el<5:46>
n<> u<41> t<Non_port_module_item> p<42> c<40> l<5:3> el<5:46>
n<> u<42> t<Module_item> p<169> c<41> s<76> l<5:3> el<5:46>
n<> u<43> t<Signing_Signed> p<54> s<53> l<6:14> el<6:20>
n<63> u<44> t<IntConst> p<45> l<6:22> el<6:24>
n<> u<45> t<Primary_literal> p<46> c<44> l<6:22> el<6:24>
n<> u<46> t<Constant_primary> p<47> c<45> l<6:22> el<6:24>
n<> u<47> t<Constant_expression> p<52> c<46> s<51> l<6:22> el<6:24>
n<0> u<48> t<IntConst> p<49> l<6:25> el<6:26>
n<> u<49> t<Primary_literal> p<50> c<48> l<6:25> el<6:26>
n<> u<50> t<Constant_primary> p<51> c<49> l<6:25> el<6:26>
n<> u<51> t<Constant_expression> p<52> c<50> l<6:25> el<6:26>
n<> u<52> t<Constant_range> p<53> c<47> l<6:22> el<6:26>
n<> u<53> t<Packed_dimension> p<54> c<52> l<6:21> el<6:27>
n<> u<54> t<Data_type_or_implicit> p<70> c<43> s<69> l<6:14> el<6:27>
n<n2> u<55> t<StringConst> p<68> s<67> l<6:28> el<6:30>
n<n> u<56> t<StringConst> p<57> l<6:33> el<6:34>
n<> u<57> t<Primary_literal> p<58> c<56> l<6:33> el<6:34>
n<> u<58> t<Constant_primary> p<59> c<57> l<6:33> el<6:34>
n<> u<59> t<Constant_expression> p<65> c<58> s<64> l<6:33> el<6:34>
n<> u<60> t<Number_1Tickb1> p<61> l<6:37> el<6:41>
n<> u<61> t<Primary_literal> p<62> c<60> l<6:37> el<6:41>
n<> u<62> t<Constant_primary> p<63> c<61> l<6:37> el<6:41>
n<> u<63> t<Constant_expression> p<65> c<62> l<6:37> el<6:41>
n<> u<64> t<BinOp_Plus> p<65> s<63> l<6:35> el<6:36>
n<> u<65> t<Constant_expression> p<66> c<59> l<6:33> el<6:41>
n<> u<66> t<Constant_mintypmax_expression> p<67> c<65> l<6:33> el<6:41>
n<> u<67> t<Constant_param_expression> p<68> c<66> l<6:33> el<6:41>
n<> u<68> t<Param_assignment> p<69> c<55> l<6:28> el<6:41>
n<> u<69> t<List_of_param_assignments> p<70> c<68> l<6:28> el<6:41>
n<> u<70> t<Local_parameter_declaration> p<71> c<54> l<6:3> el<6:41>
n<> u<71> t<Package_or_generate_item_declaration> p<72> c<70> l<6:3> el<6:42>
n<> u<72> t<Module_or_generate_item_declaration> p<73> c<71> l<6:3> el<6:42>
n<> u<73> t<Module_common_item> p<74> c<72> l<6:3> el<6:42>
n<> u<74> t<Module_or_generate_item> p<75> c<73> l<6:3> el<6:42>
n<> u<75> t<Non_port_module_item> p<76> c<74> l<6:3> el<6:42>
n<> u<76> t<Module_item> p<169> c<75> s<104> l<6:3> el<6:42>
n<> u<77> t<Signing_Signed> p<88> s<87> l<7:14> el<7:20>
n<63> u<78> t<IntConst> p<79> l<7:22> el<7:24>
n<> u<79> t<Primary_literal> p<80> c<78> l<7:22> el<7:24>
n<> u<80> t<Constant_primary> p<81> c<79> l<7:22> el<7:24>
n<> u<81> t<Constant_expression> p<86> c<80> s<85> l<7:22> el<7:24>
n<0> u<82> t<IntConst> p<83> l<7:25> el<7:26>
n<> u<83> t<Primary_literal> p<84> c<82> l<7:25> el<7:26>
n<> u<84> t<Constant_primary> p<85> c<83> l<7:25> el<7:26>
n<> u<85> t<Constant_expression> p<86> c<84> l<7:25> el<7:26>
n<> u<86> t<Constant_range> p<87> c<81> l<7:22> el<7:26>
n<> u<87> t<Packed_dimension> p<88> c<86> l<7:21> el<7:27>
n<> u<88> t<Data_type_or_implicit> p<98> c<77> s<97> l<7:14> el<7:27>
n<n3> u<89> t<StringConst> p<96> s<95> l<7:28> el<7:30>
n<64'h8FFF_FFFF_FFFF_0000> u<90> t<IntConst> p<91> l<7:33> el<7:56>
n<> u<91> t<Primary_literal> p<92> c<90> l<7:33> el<7:56>
n<> u<92> t<Constant_primary> p<93> c<91> l<7:33> el<7:56>
n<> u<93> t<Constant_expression> p<94> c<92> l<7:33> el<7:56>
n<> u<94> t<Constant_mintypmax_expression> p<95> c<93> l<7:33> el<7:56>
n<> u<95> t<Constant_param_expression> p<96> c<94> l<7:33> el<7:56>
n<> u<96> t<Param_assignment> p<97> c<89> l<7:28> el<7:56>
n<> u<97> t<List_of_param_assignments> p<98> c<96> l<7:28> el<7:56>
n<> u<98> t<Local_parameter_declaration> p<99> c<88> l<7:3> el<7:56>
n<> u<99> t<Package_or_generate_item_declaration> p<100> c<98> l<7:3> el<7:57>
n<> u<100> t<Module_or_generate_item_declaration> p<101> c<99> l<7:3> el<7:57>
n<> u<101> t<Module_common_item> p<102> c<100> l<7:3> el<7:57>
n<> u<102> t<Module_or_generate_item> p<103> c<101> l<7:3> el<7:57>
n<> u<103> t<Non_port_module_item> p<104> c<102> l<7:3> el<7:57>
n<> u<104> t<Module_item> p<169> c<103> s<138> l<7:3> el<7:57>
n<> u<105> t<Signing_Signed> p<116> s<115> l<8:14> el<8:20>
n<63> u<106> t<IntConst> p<107> l<8:22> el<8:24>
n<> u<107> t<Primary_literal> p<108> c<106> l<8:22> el<8:24>
n<> u<108> t<Constant_primary> p<109> c<107> l<8:22> el<8:24>
n<> u<109> t<Constant_expression> p<114> c<108> s<113> l<8:22> el<8:24>
n<0> u<110> t<IntConst> p<111> l<8:25> el<8:26>
n<> u<111> t<Primary_literal> p<112> c<110> l<8:25> el<8:26>
n<> u<112> t<Constant_primary> p<113> c<111> l<8:25> el<8:26>
n<> u<113> t<Constant_expression> p<114> c<112> l<8:25> el<8:26>
n<> u<114> t<Constant_range> p<115> c<109> l<8:22> el<8:26>
n<> u<115> t<Packed_dimension> p<116> c<114> l<8:21> el<8:27>
n<> u<116> t<Data_type_or_implicit> p<132> c<105> s<131> l<8:14> el<8:27>
n<n4> u<117> t<StringConst> p<130> s<129> l<8:28> el<8:30>
n<n3> u<118> t<StringConst> p<119> l<8:33> el<8:35>
n<> u<119> t<Primary_literal> p<120> c<118> l<8:33> el<8:35>
n<> u<120> t<Constant_primary> p<121> c<119> l<8:33> el<8:35>
n<> u<121> t<Constant_expression> p<127> c<120> s<126> l<8:33> el<8:35>
n<64'h0000_0000_0000_FFFF> u<122> t<IntConst> p<123> l<8:38> el<8:61>
n<> u<123> t<Primary_literal> p<124> c<122> l<8:38> el<8:61>
n<> u<124> t<Constant_primary> p<125> c<123> l<8:38> el<8:61>
n<> u<125> t<Constant_expression> p<127> c<124> l<8:38> el<8:61>
n<> u<126> t<BinOp_Plus> p<127> s<125> l<8:36> el<8:37>
n<> u<127> t<Constant_expression> p<128> c<121> l<8:33> el<8:61>
n<> u<128> t<Constant_mintypmax_expression> p<129> c<127> l<8:33> el<8:61>
n<> u<129> t<Constant_param_expression> p<130> c<128> l<8:33> el<8:61>
n<> u<130> t<Param_assignment> p<131> c<117> l<8:28> el<8:61>
n<> u<131> t<List_of_param_assignments> p<132> c<130> l<8:28> el<8:61>
n<> u<132> t<Local_parameter_declaration> p<133> c<116> l<8:3> el<8:61>
n<> u<133> t<Package_or_generate_item_declaration> p<134> c<132> l<8:3> el<8:62>
n<> u<134> t<Module_or_generate_item_declaration> p<135> c<133> l<8:3> el<8:62>
n<> u<135> t<Module_common_item> p<136> c<134> l<8:3> el<8:62>
n<> u<136> t<Module_or_generate_item> p<137> c<135> l<8:3> el<8:62>
n<> u<137> t<Non_port_module_item> p<138> c<136> l<8:3> el<8:62>
n<> u<138> t<Module_item> p<169> c<137> s<167> l<8:3> el<8:62>
n<n4> u<139> t<StringConst> p<140> l<10:7> el<10:9>
n<> u<140> t<Primary_literal> p<141> c<139> l<10:7> el<10:9>
n<> u<141> t<Constant_primary> p<142> c<140> l<10:7> el<10:9>
n<> u<142> t<Constant_expression> p<148> c<141> s<147> l<10:7> el<10:9>
n<10376293541461622783> u<143> t<IntConst> p<144> l<10:13> el<10:33>
n<> u<144> t<Primary_literal> p<145> c<143> l<10:13> el<10:33>
n<> u<145> t<Constant_primary> p<146> c<144> l<10:13> el<10:33>
n<> u<146> t<Constant_expression> p<148> c<145> l<10:13> el<10:33>
n<> u<147> t<BinOp_Equiv> p<148> s<146> l<10:10> el<10:12>
n<> u<148> t<Constant_expression> p<162> c<142> s<160> l<10:7> el<10:33>
n<GOOD> u<149> t<StringConst> p<155> s<154> l<11:4> el<11:8>
n<good> u<150> t<StringConst> p<151> l<11:9> el<11:13>
n<> u<151> t<Name_of_instance> p<154> c<150> s<153> l<11:9> el<11:13>
n<> u<152> t<Ordered_port_connection> p<153> l<11:14> el<11:14>
n<> u<153> t<List_of_port_connections> p<154> c<152> l<11:14> el<11:14>
n<> u<154> t<Hierarchical_instance> p<155> c<151> l<11:9> el<11:15>
n<> u<155> t<Module_instantiation> p<156> c<149> l<11:4> el<11:16>
n<> u<156> t<Module_or_generate_item> p<157> c<155> l<11:4> el<11:16>
n<> u<157> t<Generate_item> p<159> c<156> s<158> l<11:4> el<11:16>
n<> u<158> t<END> p<159> l<12:3> el<12:6>
n<> u<159> t<Generate_begin_end_block> p<160> c<157> l<10:35> el<12:6>
n<> u<160> t<Generate_item> p<162> c<159> l<10:35> el<12:6>
n<> u<161> t<IF> p<162> s<148> l<10:3> el<10:5>
n<> u<162> t<If_generate_construct> p<163> c<161> l<10:3> el<12:6>
n<> u<163> t<Conditional_generate_construct> p<164> c<162> l<10:3> el<12:6>
n<> u<164> t<Module_common_item> p<165> c<163> l<10:3> el<12:6>
n<> u<165> t<Module_or_generate_item> p<166> c<164> l<10:3> el<12:6>
n<> u<166> t<Non_port_module_item> p<167> c<165> l<10:3> el<12:6>
n<> u<167> t<Module_item> p<169> c<166> s<168> l<10:3> el<12:6>
n<> u<168> t<ENDMODULE> p<169> l<13:1> el<13:10>
n<> u<169> t<Module_declaration> p<170> c<14> l<4:1> el<13:10>
n<> u<170> t<Description> p<171> c<169> l<4:1> el<13:10>
n<> u<171> t<Source_text> p<172> c<9> l<1:1> el<13:10>
n<> u<172> t<Top_level_rule> c<1> l<1:1> el<15:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/UnsignedParam/dut.sv:1:1: No timescale set for "GOOD".

[WRN:PA0205] ${SURELOG_DIR}/tests/UnsignedParam/dut.sv:4:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/UnsignedParam/dut.sv:1:1: Compile module "work@GOOD".

[INF:CP0303] ${SURELOG_DIR}/tests/UnsignedParam/dut.sv:4:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/UnsignedParam/dut.sv:11:4: Compile generate block "work@top.genblk1".

[NTE:EL0503] ${SURELOG_DIR}/tests/UnsignedParam/dut.sv:4:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
begin                                                  1
constant                                              36
design                                                 1
gen_if                                                 1
gen_scope                                              2
gen_scope_array                                        2
int_typespec                                          11
module_inst                                            6
operation                                              6
param_assign                                           8
parameter                                              8
range                                                  8
ref_module                                             2
ref_obj                                                3
ref_typespec                                          21
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
begin                                                  1
constant                                              36
design                                                 1
gen_if                                                 1
gen_scope                                              3
gen_scope_array                                        3
int_typespec                                          11
module_inst                                            7
operation                                              6
param_assign                                           8
parameter                                              8
range                                                  8
ref_module                                             2
ref_obj                                                3
ref_typespec                                          21
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/UnsignedParam/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/UnsignedParam/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/UnsignedParam/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/UnsignedParam/dut.sv, line:1:1, endln:2:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@GOOD
  |vpiDefName:work@GOOD
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/UnsignedParam/dut.sv, line:4:1, endln:13:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.n), line:5:28, endln:5:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/UnsignedParam/dut.sv, line:4:1, endln:13:10
    |HEX:80000000
    |vpiTypespec:
    \_ref_typespec: (work@top.n)
      |vpiParent:
      \_parameter: (work@top.n), line:5:28, endln:5:29
      |vpiFullName:work@top.n
      |vpiActual:
      \_int_typespec: , line:5:14, endln:5:20
    |vpiLocalParam:1
    |vpiName:n
    |vpiFullName:work@top.n
  |vpiParameter:
  \_parameter: (work@top.n2), line:6:28, endln:6:30
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/UnsignedParam/dut.sv, line:4:1, endln:13:10
    |vpiTypespec:
    \_ref_typespec: (work@top.n2)
      |vpiParent:
      \_parameter: (work@top.n2), line:6:28, endln:6:30
      |vpiFullName:work@top.n2
      |vpiActual:
      \_int_typespec: , line:6:14, endln:6:20
    |vpiLocalParam:1
    |vpiName:n2
    |vpiFullName:work@top.n2
  |vpiParameter:
  \_parameter: (work@top.n3), line:7:28, endln:7:30
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/UnsignedParam/dut.sv, line:4:1, endln:13:10
    |HEX:8FFFFFFFFFFF0000
    |vpiTypespec:
    \_ref_typespec: (work@top.n3)
      |vpiParent:
      \_parameter: (work@top.n3), line:7:28, endln:7:30
      |vpiFullName:work@top.n3
      |vpiActual:
      \_int_typespec: , line:7:14, endln:7:20
    |vpiLocalParam:1
    |vpiName:n3
    |vpiFullName:work@top.n3
  |vpiParameter:
  \_parameter: (work@top.n4), line:8:28, endln:8:30
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/UnsignedParam/dut.sv, line:4:1, endln:13:10
    |vpiTypespec:
    \_ref_typespec: (work@top.n4)
      |vpiParent:
      \_parameter: (work@top.n4), line:8:28, endln:8:30
      |vpiFullName:work@top.n4
      |vpiActual:
      \_int_typespec: , line:8:14, endln:8:20
    |vpiLocalParam:1
    |vpiName:n4
    |vpiFullName:work@top.n4
  |vpiParamAssign:
  \_param_assign: , line:5:28, endln:5:45
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/UnsignedParam/dut.sv, line:4:1, endln:13:10
    |vpiRhs:
    \_constant: , line:5:32, endln:5:45
      |vpiParent:
      \_param_assign: , line:5:28, endln:5:45
      |vpiDecompile:32'h8000_0000
      |vpiSize:32
      |HEX:80000000
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_constant: , line:5:32, endln:5:45
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:5:14, endln:5:20
      |vpiConstType:5
    |vpiLhs:
    \_parameter: (work@top.n), line:5:28, endln:5:29
  |vpiParamAssign:
  \_param_assign: , line:6:28, endln:6:41
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/UnsignedParam/dut.sv, line:4:1, endln:13:10
    |vpiRhs:
    \_operation: , line:6:33, endln:6:41
      |vpiParent:
      \_param_assign: , line:6:28, endln:6:41
      |vpiOpType:24
      |vpiOperand:
      \_ref_obj: (work@top.n), line:6:33, endln:6:34
        |vpiParent:
        \_operation: , line:6:33, endln:6:41
        |vpiName:n
        |vpiFullName:work@top.n
      |vpiOperand:
      \_constant: , line:6:37, endln:6:41
        |vpiParent:
        \_operation: , line:6:33, endln:6:41
        |vpiDecompile:1'b1
        |vpiSize:1
        |BIN:1
        |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.n2), line:6:28, endln:6:30
  |vpiParamAssign:
  \_param_assign: , line:7:28, endln:7:56
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/UnsignedParam/dut.sv, line:4:1, endln:13:10
    |vpiRhs:
    \_constant: , line:7:33, endln:7:56
      |vpiParent:
      \_param_assign: , line:7:28, endln:7:56
      |vpiDecompile:64'h8FFF_FFFF_FFFF_0000
      |vpiSize:64
      |HEX:8FFFFFFFFFFF0000
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_constant: , line:7:33, endln:7:56
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:7:14, endln:7:20
      |vpiConstType:5
    |vpiLhs:
    \_parameter: (work@top.n3), line:7:28, endln:7:30
  |vpiParamAssign:
  \_param_assign: , line:8:28, endln:8:61
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/UnsignedParam/dut.sv, line:4:1, endln:13:10
    |vpiRhs:
    \_operation: , line:8:33, endln:8:61
      |vpiParent:
      \_param_assign: , line:8:28, endln:8:61
      |vpiOpType:24
      |vpiOperand:
      \_ref_obj: (work@top.n3), line:8:33, endln:8:35
        |vpiParent:
        \_operation: , line:8:33, endln:8:61
        |vpiName:n3
        |vpiFullName:work@top.n3
      |vpiOperand:
      \_constant: , line:8:38, endln:8:61
        |vpiParent:
        \_operation: , line:8:33, endln:8:61
        |vpiDecompile:64'h0000_0000_0000_FFFF
        |vpiSize:64
        |HEX:000000000000FFFF
        |vpiConstType:5
    |vpiLhs:
    \_parameter: (work@top.n4), line:8:28, endln:8:30
  |vpiDefName:work@top
  |vpiGenStmt:
  \_gen_if: , line:10:3, endln:10:5
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/UnsignedParam/dut.sv, line:4:1, endln:13:10
    |vpiCondition:
    \_operation: , line:10:7, endln:10:33
      |vpiParent:
      \_gen_if: , line:10:3, endln:10:5
      |vpiOpType:14
      |vpiOperand:
      \_ref_obj: (work@top.n4), line:10:7, endln:10:9
        |vpiParent:
        \_operation: , line:10:7, endln:10:33
        |vpiName:n4
        |vpiFullName:work@top.n4
      |vpiOperand:
      \_constant: , line:10:13, endln:10:33
        |vpiParent:
        \_operation: , line:10:7, endln:10:33
        |vpiDecompile:10376293541461622783
        |vpiSize:64
        |UINT:10376293541461622783
        |vpiConstType:9
    |vpiStmt:
    \_begin: (work@top)
      |vpiParent:
      \_gen_if: , line:10:3, endln:10:5
      |vpiFullName:work@top
      |vpiStmt:
      \_ref_module: work@GOOD (good), line:11:9, endln:11:13
        |vpiParent:
        \_begin: (work@top)
        |vpiName:good
        |vpiDefName:work@GOOD
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/UnsignedParam/dut.sv, line:4:1, endln:13:10
  |vpiName:work@top
  |vpiParameter:
  \_parameter: (work@top.n), line:5:28, endln:5:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/UnsignedParam/dut.sv, line:4:1, endln:13:10
    |HEX:80000000
    |vpiTypespec:
    \_ref_typespec: (work@top.n)
      |vpiParent:
      \_parameter: (work@top.n), line:5:28, endln:5:29
      |vpiFullName:work@top.n
      |vpiActual:
      \_int_typespec: , line:5:14, endln:5:20
    |vpiLocalParam:1
    |vpiName:n
    |vpiFullName:work@top.n
  |vpiParameter:
  \_parameter: (work@top.n2), line:6:28, endln:6:30
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/UnsignedParam/dut.sv, line:4:1, endln:13:10
    |vpiTypespec:
    \_ref_typespec: (work@top.n2)
      |vpiParent:
      \_parameter: (work@top.n2), line:6:28, endln:6:30
      |vpiFullName:work@top.n2
      |vpiActual:
      \_int_typespec: , line:6:14, endln:6:20
    |vpiLocalParam:1
    |vpiName:n2
    |vpiFullName:work@top.n2
  |vpiParameter:
  \_parameter: (work@top.n3), line:7:28, endln:7:30
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/UnsignedParam/dut.sv, line:4:1, endln:13:10
    |HEX:8FFFFFFFFFFF0000
    |vpiTypespec:
    \_ref_typespec: (work@top.n3)
      |vpiParent:
      \_parameter: (work@top.n3), line:7:28, endln:7:30
      |vpiFullName:work@top.n3
      |vpiActual:
      \_int_typespec: , line:7:14, endln:7:20
    |vpiLocalParam:1
    |vpiName:n3
    |vpiFullName:work@top.n3
  |vpiParameter:
  \_parameter: (work@top.n4), line:8:28, endln:8:30
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/UnsignedParam/dut.sv, line:4:1, endln:13:10
    |vpiTypespec:
    \_ref_typespec: (work@top.n4)
      |vpiParent:
      \_parameter: (work@top.n4), line:8:28, endln:8:30
      |vpiFullName:work@top.n4
      |vpiActual:
      \_int_typespec: , line:8:14, endln:8:20
    |vpiLocalParam:1
    |vpiName:n4
    |vpiFullName:work@top.n4
  |vpiParamAssign:
  \_param_assign: , line:5:28, endln:5:45
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/UnsignedParam/dut.sv, line:4:1, endln:13:10
    |vpiRhs:
    \_constant: , line:5:32, endln:5:45
      |vpiParent:
      \_param_assign: , line:5:28, endln:5:45
      |vpiDecompile:64'h80000000
      |vpiSize:64
      |HEX:80000000
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_constant: , line:5:32, endln:5:45
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:5:14, endln:5:20
      |vpiConstType:5
    |vpiLhs:
    \_parameter: (work@top.n), line:5:28, endln:5:29
  |vpiParamAssign:
  \_param_assign: , line:6:28, endln:6:41
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/UnsignedParam/dut.sv, line:4:1, endln:13:10
    |vpiRhs:
    \_constant: , line:6:33, endln:6:41
      |vpiParent:
      \_param_assign: , line:6:28, endln:6:41
      |vpiDecompile:2147483649
      |vpiSize:64
      |UINT:2147483649
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_constant: , line:6:33, endln:6:41
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:6:14, endln:6:20
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.n2), line:6:28, endln:6:30
  |vpiParamAssign:
  \_param_assign: , line:7:28, endln:7:56
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/UnsignedParam/dut.sv, line:4:1, endln:13:10
    |vpiRhs:
    \_constant: , line:7:33, endln:7:56
      |vpiParent:
      \_param_assign: , line:7:28, endln:7:56
      |vpiDecompile:64'h8FFFFFFFFFFF0000
      |vpiSize:64
      |HEX:8FFFFFFFFFFF0000
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_constant: , line:7:33, endln:7:56
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:7:14, endln:7:20
      |vpiConstType:5
    |vpiLhs:
    \_parameter: (work@top.n3), line:7:28, endln:7:30
  |vpiParamAssign:
  \_param_assign: , line:8:28, endln:8:61
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/UnsignedParam/dut.sv, line:4:1, endln:13:10
    |vpiRhs:
    \_constant: , line:8:33, endln:8:61
      |vpiParent:
      \_param_assign: , line:8:28, endln:8:61
      |vpiDecompile:10376293541461622783
      |vpiSize:64
      |UINT:10376293541461622783
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_constant: , line:8:33, endln:8:61
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:8:14, endln:8:20
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.n4), line:8:28, endln:8:30
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk1), line:11:4, endln:11:16
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/UnsignedParam/dut.sv, line:4:1, endln:13:10
    |vpiName:genblk1
    |vpiFullName:work@top.genblk1
    |vpiGenScope:
    \_gen_scope: (work@top.genblk1), line:11:4, endln:11:16
      |vpiParent:
      \_gen_scope_array: (work@top.genblk1), line:11:4, endln:11:16
      |vpiFullName:work@top.genblk1
      |vpiModule:
      \_module_inst: work@GOOD (work@top.genblk1.good), file:${SURELOG_DIR}/tests/UnsignedParam/dut.sv, line:11:4, endln:11:16
        |vpiParent:
        \_gen_scope: (work@top.genblk1), line:11:4, endln:11:16
        |vpiName:good
        |vpiFullName:work@top.genblk1.good
        |vpiDefName:work@GOOD
        |vpiDefFile:${SURELOG_DIR}/tests/UnsignedParam/dut.sv
        |vpiDefLineNo:1
\_weaklyReferenced:
\_int_typespec: , line:5:14, endln:5:20
  |vpiParent:
  \_parameter: (work@top.n), line:5:28, endln:5:29
  |vpiSigned:1
  |vpiRange:
  \_range: , line:5:21, endln:5:27
    |vpiParent:
    \_int_typespec: , line:5:14, endln:5:20
    |vpiLeftRange:
    \_constant: , line:5:22, endln:5:24
      |vpiParent:
      \_range: , line:5:21, endln:5:27
      |vpiDecompile:63
      |vpiSize:64
      |UINT:63
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:5:25, endln:5:26
      |vpiParent:
      \_range: , line:5:21, endln:5:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:6:14, endln:6:20
  |vpiParent:
  \_parameter: (work@top.n2), line:6:28, endln:6:30
  |vpiSigned:1
  |vpiRange:
  \_range: , line:6:21, endln:6:27
    |vpiParent:
    \_int_typespec: , line:6:14, endln:6:20
    |vpiLeftRange:
    \_constant: , line:6:22, endln:6:24
      |vpiParent:
      \_range: , line:6:21, endln:6:27
      |vpiDecompile:63
      |vpiSize:64
      |UINT:63
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:6:25, endln:6:26
      |vpiParent:
      \_range: , line:6:21, endln:6:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:7:14, endln:7:20
  |vpiParent:
  \_parameter: (work@top.n3), line:7:28, endln:7:30
  |vpiSigned:1
  |vpiRange:
  \_range: , line:7:21, endln:7:27
    |vpiParent:
    \_int_typespec: , line:7:14, endln:7:20
    |vpiLeftRange:
    \_constant: , line:7:22, endln:7:24
      |vpiParent:
      \_range: , line:7:21, endln:7:27
      |vpiDecompile:63
      |vpiSize:64
      |UINT:63
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:7:25, endln:7:26
      |vpiParent:
      \_range: , line:7:21, endln:7:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:8:14, endln:8:20
  |vpiParent:
  \_parameter: (work@top.n4), line:8:28, endln:8:30
  |vpiSigned:1
  |vpiRange:
  \_range: , line:8:21, endln:8:27
    |vpiParent:
    \_int_typespec: , line:8:14, endln:8:20
    |vpiLeftRange:
    \_constant: , line:8:22, endln:8:24
      |vpiParent:
      \_range: , line:8:21, endln:8:27
      |vpiDecompile:63
      |vpiSize:64
      |UINT:63
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:8:25, endln:8:26
      |vpiParent:
      \_range: , line:8:21, endln:8:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:5:14, endln:5:20
  |vpiParent:
  \_ref_typespec: (work@top.n)
  |vpiSigned:1
  |vpiRange:
  \_range: , line:5:21, endln:5:27
    |vpiParent:
    \_int_typespec: , line:5:14, endln:5:20
    |vpiLeftRange:
    \_constant: , line:5:22, endln:5:24
      |vpiParent:
      \_range: , line:5:21, endln:5:27
      |vpiDecompile:63
      |vpiSize:64
      |UINT:63
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:5:25, endln:5:26
      |vpiParent:
      \_range: , line:5:21, endln:5:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:6:14, endln:6:20
  |vpiParent:
  \_ref_typespec: (work@top.n2)
  |vpiSigned:1
  |vpiRange:
  \_range: , line:6:21, endln:6:27
    |vpiParent:
    \_int_typespec: , line:6:14, endln:6:20
    |vpiLeftRange:
    \_constant: , line:6:22, endln:6:24
      |vpiParent:
      \_range: , line:6:21, endln:6:27
      |vpiDecompile:63
      |vpiSize:64
      |UINT:63
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:6:25, endln:6:26
      |vpiParent:
      \_range: , line:6:21, endln:6:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:7:14, endln:7:20
  |vpiParent:
  \_ref_typespec: (work@top.n3)
  |vpiSigned:1
  |vpiRange:
  \_range: , line:7:21, endln:7:27
    |vpiParent:
    \_int_typespec: , line:7:14, endln:7:20
    |vpiLeftRange:
    \_constant: , line:7:22, endln:7:24
      |vpiParent:
      \_range: , line:7:21, endln:7:27
      |vpiDecompile:63
      |vpiSize:64
      |UINT:63
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:7:25, endln:7:26
      |vpiParent:
      \_range: , line:7:21, endln:7:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:8:14, endln:8:20
  |vpiParent:
  \_ref_typespec: (work@top.n4)
  |vpiSigned:1
  |vpiRange:
  \_range: , line:8:21, endln:8:27
    |vpiParent:
    \_int_typespec: , line:8:14, endln:8:20
    |vpiLeftRange:
    \_constant: , line:8:22, endln:8:24
      |vpiParent:
      \_range: , line:8:21, endln:8:27
      |vpiDecompile:63
      |vpiSize:64
      |UINT:63
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:8:25, endln:8:26
      |vpiParent:
      \_range: , line:8:21, endln:8:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/UnsignedParam/dut.sv | ${SURELOG_DIR}/build/regression/UnsignedParam/roundtrip/dut_000.sv | 7 | 13 |