{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 11:10:53 2019 " "Info: Processing started: Tue Mar 19 11:10:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RingJohnson -c RingJohnson --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RingJohnson -c RingJohnson --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "RingJohnson.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/RingJohnson/RingJohnson.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register o\[2\]~reg0 o\[0\]~reg0 450.05 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 450.05 MHz between source register \"o\[2\]~reg0\" and destination register \"o\[0\]~reg0\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.344 ns + Longest register register " "Info: + Longest register to register delay is 1.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns o\[2\]~reg0 1 REG LCFF_X62_Y11_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y11_N5; Fanout = 4; REG Node = 'o\[2\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2]~reg0 } "NODE_NAME" } } { "RingJohnson.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/RingJohnson/RingJohnson.v" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.371 ns) 0.709 ns o~4 2 COMB LCCOMB_X62_Y11_N14 2 " "Info: 2: + IC(0.338 ns) + CELL(0.371 ns) = 0.709 ns; Loc. = LCCOMB_X62_Y11_N14; Fanout = 2; COMB Node = 'o~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { o[2]~reg0 o~4 } "NODE_NAME" } } { "RingJohnson.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/RingJohnson/RingJohnson.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.271 ns) 1.260 ns o~8 3 COMB LCCOMB_X62_Y11_N24 1 " "Info: 3: + IC(0.280 ns) + CELL(0.271 ns) = 1.260 ns; Loc. = LCCOMB_X62_Y11_N24; Fanout = 1; COMB Node = 'o~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.551 ns" { o~4 o~8 } "NODE_NAME" } } { "RingJohnson.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/RingJohnson/RingJohnson.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.344 ns o\[0\]~reg0 4 REG LCFF_X62_Y11_N25 5 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.344 ns; Loc. = LCFF_X62_Y11_N25; Fanout = 5; REG Node = 'o\[0\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { o~8 o[0]~reg0 } "NODE_NAME" } } { "RingJohnson.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/RingJohnson/RingJohnson.v" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.726 ns ( 54.02 % ) " "Info: Total cell delay = 0.726 ns ( 54.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.618 ns ( 45.98 % ) " "Info: Total interconnect delay = 0.618 ns ( 45.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.344 ns" { o[2]~reg0 o~4 o~8 o[0]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.344 ns" { o[2]~reg0 {} o~4 {} o~8 {} o[0]~reg0 {} } { 0.000ns 0.338ns 0.280ns 0.000ns } { 0.000ns 0.371ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.169 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.169 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns clk 1 CLK PIN_G26 5 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "RingJohnson.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/RingJohnson/RingJohnson.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.770 ns) + CELL(0.537 ns) 3.169 ns o\[0\]~reg0 2 REG LCFF_X62_Y11_N25 5 " "Info: 2: + IC(1.770 ns) + CELL(0.537 ns) = 3.169 ns; Loc. = LCFF_X62_Y11_N25; Fanout = 5; REG Node = 'o\[0\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { clk o[0]~reg0 } "NODE_NAME" } } { "RingJohnson.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/RingJohnson/RingJohnson.v" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 44.15 % ) " "Info: Total cell delay = 1.399 ns ( 44.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.770 ns ( 55.85 % ) " "Info: Total interconnect delay = 1.770 ns ( 55.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.169 ns" { clk o[0]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.169 ns" { clk {} clk~combout {} o[0]~reg0 {} } { 0.000ns 0.000ns 1.770ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.169 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.169 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns clk 1 CLK PIN_G26 5 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "RingJohnson.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/RingJohnson/RingJohnson.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.770 ns) + CELL(0.537 ns) 3.169 ns o\[2\]~reg0 2 REG LCFF_X62_Y11_N5 4 " "Info: 2: + IC(1.770 ns) + CELL(0.537 ns) = 3.169 ns; Loc. = LCFF_X62_Y11_N5; Fanout = 4; REG Node = 'o\[2\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { clk o[2]~reg0 } "NODE_NAME" } } { "RingJohnson.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/RingJohnson/RingJohnson.v" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 44.15 % ) " "Info: Total cell delay = 1.399 ns ( 44.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.770 ns ( 55.85 % ) " "Info: Total interconnect delay = 1.770 ns ( 55.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.169 ns" { clk o[2]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.169 ns" { clk {} clk~combout {} o[2]~reg0 {} } { 0.000ns 0.000ns 1.770ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.169 ns" { clk o[0]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.169 ns" { clk {} clk~combout {} o[0]~reg0 {} } { 0.000ns 0.000ns 1.770ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.169 ns" { clk o[2]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.169 ns" { clk {} clk~combout {} o[2]~reg0 {} } { 0.000ns 0.000ns 1.770ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "RingJohnson.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/RingJohnson/RingJohnson.v" 15 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "RingJohnson.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/RingJohnson/RingJohnson.v" 15 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.344 ns" { o[2]~reg0 o~4 o~8 o[0]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.344 ns" { o[2]~reg0 {} o~4 {} o~8 {} o[0]~reg0 {} } { 0.000ns 0.338ns 0.280ns 0.000ns } { 0.000ns 0.371ns 0.271ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.169 ns" { clk o[0]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.169 ns" { clk {} clk~combout {} o[0]~reg0 {} } { 0.000ns 0.000ns 1.770ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.169 ns" { clk o[2]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.169 ns" { clk {} clk~combout {} o[2]~reg0 {} } { 0.000ns 0.000ns 1.770ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[0]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { o[0]~reg0 {} } {  } {  } "" } } { "RingJohnson.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/RingJohnson/RingJohnson.v" 15 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "o\[3\]~reg0 i\[3\] clk 4.869 ns register " "Info: tsu for register \"o\[3\]~reg0\" (data pin = \"i\[3\]\", clock pin = \"clk\") is 4.869 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.074 ns + Longest pin register " "Info: + Longest pin to register delay is 8.074 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns i\[3\] 1 PIN PIN_U3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 1; PIN Node = 'i\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { i[3] } "NODE_NAME" } } { "RingJohnson.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/RingJohnson/RingJohnson.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.340 ns) + CELL(0.416 ns) 7.598 ns o~2 2 COMB LCCOMB_X62_Y11_N12 1 " "Info: 2: + IC(6.340 ns) + CELL(0.416 ns) = 7.598 ns; Loc. = LCCOMB_X62_Y11_N12; Fanout = 1; COMB Node = 'o~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.756 ns" { i[3] o~2 } "NODE_NAME" } } { "RingJohnson.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/RingJohnson/RingJohnson.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 7.990 ns o~3 3 COMB LCCOMB_X62_Y11_N10 1 " "Info: 3: + IC(0.242 ns) + CELL(0.150 ns) = 7.990 ns; Loc. = LCCOMB_X62_Y11_N10; Fanout = 1; COMB Node = 'o~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { o~2 o~3 } "NODE_NAME" } } { "RingJohnson.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/RingJohnson/RingJohnson.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.074 ns o\[3\]~reg0 4 REG LCFF_X62_Y11_N11 5 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 8.074 ns; Loc. = LCFF_X62_Y11_N11; Fanout = 5; REG Node = 'o\[3\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { o~3 o[3]~reg0 } "NODE_NAME" } } { "RingJohnson.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/RingJohnson/RingJohnson.v" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.492 ns ( 18.48 % ) " "Info: Total cell delay = 1.492 ns ( 18.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.582 ns ( 81.52 % ) " "Info: Total interconnect delay = 6.582 ns ( 81.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.074 ns" { i[3] o~2 o~3 o[3]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.074 ns" { i[3] {} i[3]~combout {} o~2 {} o~3 {} o[3]~reg0 {} } { 0.000ns 0.000ns 6.340ns 0.242ns 0.000ns } { 0.000ns 0.842ns 0.416ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "RingJohnson.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/RingJohnson/RingJohnson.v" 15 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.169 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.169 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns clk 1 CLK PIN_G26 5 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "RingJohnson.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/RingJohnson/RingJohnson.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.770 ns) + CELL(0.537 ns) 3.169 ns o\[3\]~reg0 2 REG LCFF_X62_Y11_N11 5 " "Info: 2: + IC(1.770 ns) + CELL(0.537 ns) = 3.169 ns; Loc. = LCFF_X62_Y11_N11; Fanout = 5; REG Node = 'o\[3\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { clk o[3]~reg0 } "NODE_NAME" } } { "RingJohnson.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/RingJohnson/RingJohnson.v" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 44.15 % ) " "Info: Total cell delay = 1.399 ns ( 44.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.770 ns ( 55.85 % ) " "Info: Total interconnect delay = 1.770 ns ( 55.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.169 ns" { clk o[3]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.169 ns" { clk {} clk~combout {} o[3]~reg0 {} } { 0.000ns 0.000ns 1.770ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.074 ns" { i[3] o~2 o~3 o[3]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.074 ns" { i[3] {} i[3]~combout {} o~2 {} o~3 {} o[3]~reg0 {} } { 0.000ns 0.000ns 6.340ns 0.242ns 0.000ns } { 0.000ns 0.842ns 0.416ns 0.150ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.169 ns" { clk o[3]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.169 ns" { clk {} clk~combout {} o[3]~reg0 {} } { 0.000ns 0.000ns 1.770ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk o\[3\] o\[3\]~reg0 7.794 ns register " "Info: tco from clock \"clk\" to destination pin \"o\[3\]\" through register \"o\[3\]~reg0\" is 7.794 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.169 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.169 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns clk 1 CLK PIN_G26 5 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "RingJohnson.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/RingJohnson/RingJohnson.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.770 ns) + CELL(0.537 ns) 3.169 ns o\[3\]~reg0 2 REG LCFF_X62_Y11_N11 5 " "Info: 2: + IC(1.770 ns) + CELL(0.537 ns) = 3.169 ns; Loc. = LCFF_X62_Y11_N11; Fanout = 5; REG Node = 'o\[3\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { clk o[3]~reg0 } "NODE_NAME" } } { "RingJohnson.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/RingJohnson/RingJohnson.v" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 44.15 % ) " "Info: Total cell delay = 1.399 ns ( 44.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.770 ns ( 55.85 % ) " "Info: Total interconnect delay = 1.770 ns ( 55.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.169 ns" { clk o[3]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.169 ns" { clk {} clk~combout {} o[3]~reg0 {} } { 0.000ns 0.000ns 1.770ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "RingJohnson.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/RingJohnson/RingJohnson.v" 15 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.375 ns + Longest register pin " "Info: + Longest register to pin delay is 4.375 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns o\[3\]~reg0 1 REG LCFF_X62_Y11_N11 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y11_N11; Fanout = 5; REG Node = 'o\[3\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3]~reg0 } "NODE_NAME" } } { "RingJohnson.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/RingJohnson/RingJohnson.v" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.557 ns) + CELL(2.818 ns) 4.375 ns o\[3\] 2 PIN PIN_AF23 0 " "Info: 2: + IC(1.557 ns) + CELL(2.818 ns) = 4.375 ns; Loc. = PIN_AF23; Fanout = 0; PIN Node = 'o\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.375 ns" { o[3]~reg0 o[3] } "NODE_NAME" } } { "RingJohnson.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/RingJohnson/RingJohnson.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.818 ns ( 64.41 % ) " "Info: Total cell delay = 2.818 ns ( 64.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.557 ns ( 35.59 % ) " "Info: Total interconnect delay = 1.557 ns ( 35.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.375 ns" { o[3]~reg0 o[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.375 ns" { o[3]~reg0 {} o[3] {} } { 0.000ns 1.557ns } { 0.000ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.169 ns" { clk o[3]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.169 ns" { clk {} clk~combout {} o[3]~reg0 {} } { 0.000ns 0.000ns 1.770ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.375 ns" { o[3]~reg0 o[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.375 ns" { o[3]~reg0 {} o[3] {} } { 0.000ns 1.557ns } { 0.000ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "o\[0\]~reg0 s clk 0.670 ns register " "Info: th for register \"o\[0\]~reg0\" (data pin = \"s\", clock pin = \"clk\") is 0.670 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.169 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.169 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns clk 1 CLK PIN_G26 5 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "RingJohnson.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/RingJohnson/RingJohnson.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.770 ns) + CELL(0.537 ns) 3.169 ns o\[0\]~reg0 2 REG LCFF_X62_Y11_N25 5 " "Info: 2: + IC(1.770 ns) + CELL(0.537 ns) = 3.169 ns; Loc. = LCFF_X62_Y11_N25; Fanout = 5; REG Node = 'o\[0\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { clk o[0]~reg0 } "NODE_NAME" } } { "RingJohnson.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/RingJohnson/RingJohnson.v" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 44.15 % ) " "Info: Total cell delay = 1.399 ns ( 44.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.770 ns ( 55.85 % ) " "Info: Total interconnect delay = 1.770 ns ( 55.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.169 ns" { clk o[0]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.169 ns" { clk {} clk~combout {} o[0]~reg0 {} } { 0.000ns 0.000ns 1.770ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "RingJohnson.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/RingJohnson/RingJohnson.v" 15 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.765 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns s 1 PIN PIN_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 4; PIN Node = 's'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { s } "NODE_NAME" } } { "RingJohnson.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/RingJohnson/RingJohnson.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.438 ns) 2.681 ns o~8 2 COMB LCCOMB_X62_Y11_N24 1 " "Info: 2: + IC(1.244 ns) + CELL(0.438 ns) = 2.681 ns; Loc. = LCCOMB_X62_Y11_N24; Fanout = 1; COMB Node = 'o~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.682 ns" { s o~8 } "NODE_NAME" } } { "RingJohnson.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/RingJohnson/RingJohnson.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.765 ns o\[0\]~reg0 3 REG LCFF_X62_Y11_N25 5 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.765 ns; Loc. = LCFF_X62_Y11_N25; Fanout = 5; REG Node = 'o\[0\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { o~8 o[0]~reg0 } "NODE_NAME" } } { "RingJohnson.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/RingJohnson/RingJohnson.v" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.521 ns ( 55.01 % ) " "Info: Total cell delay = 1.521 ns ( 55.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.244 ns ( 44.99 % ) " "Info: Total interconnect delay = 1.244 ns ( 44.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.765 ns" { s o~8 o[0]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.765 ns" { s {} s~combout {} o~8 {} o[0]~reg0 {} } { 0.000ns 0.000ns 1.244ns 0.000ns } { 0.000ns 0.999ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.169 ns" { clk o[0]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.169 ns" { clk {} clk~combout {} o[0]~reg0 {} } { 0.000ns 0.000ns 1.770ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.765 ns" { s o~8 o[0]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.765 ns" { s {} s~combout {} o~8 {} o[0]~reg0 {} } { 0.000ns 0.000ns 1.244ns 0.000ns } { 0.000ns 0.999ns 0.438ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 11:10:53 2019 " "Info: Processing ended: Tue Mar 19 11:10:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
