#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x28d0340 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x28d04d0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x28c7990 .functor NOT 1, L_0x28feec0, C4<0>, C4<0>, C4<0>;
L_0x28fec70 .functor XOR 1, L_0x28feb10, L_0x28febd0, C4<0>, C4<0>;
L_0x28fedb0 .functor XOR 1, L_0x28fec70, L_0x28fece0, C4<0>, C4<0>;
v0x28fc330_0 .net *"_ivl_10", 0 0, L_0x28fece0;  1 drivers
v0x28fc430_0 .net *"_ivl_12", 0 0, L_0x28fedb0;  1 drivers
v0x28fc510_0 .net *"_ivl_2", 0 0, L_0x28fea70;  1 drivers
v0x28fc5d0_0 .net *"_ivl_4", 0 0, L_0x28feb10;  1 drivers
v0x28fc6b0_0 .net *"_ivl_6", 0 0, L_0x28febd0;  1 drivers
v0x28fc7e0_0 .net *"_ivl_8", 0 0, L_0x28fec70;  1 drivers
v0x28fc8c0_0 .var "clk", 0 0;
v0x28fc960_0 .net "f_dut", 0 0, L_0x28fe8b0;  1 drivers
v0x28fca00_0 .net "f_ref", 0 0, L_0x28fdb70;  1 drivers
v0x28fcb30_0 .var/2u "stats1", 159 0;
v0x28fcbd0_0 .var/2u "strobe", 0 0;
v0x28fcc70_0 .net "tb_match", 0 0, L_0x28feec0;  1 drivers
v0x28fcd30_0 .net "tb_mismatch", 0 0, L_0x28c7990;  1 drivers
v0x28fcdf0_0 .net "wavedrom_enable", 0 0, v0x28fae60_0;  1 drivers
v0x28fce90_0 .net "wavedrom_title", 511 0, v0x28faf20_0;  1 drivers
v0x28fcf60_0 .net "x1", 0 0, v0x28fafe0_0;  1 drivers
v0x28fd000_0 .net "x2", 0 0, v0x28fb080_0;  1 drivers
v0x28fd1b0_0 .net "x3", 0 0, v0x28fb170_0;  1 drivers
L_0x28fea70 .concat [ 1 0 0 0], L_0x28fdb70;
L_0x28feb10 .concat [ 1 0 0 0], L_0x28fdb70;
L_0x28febd0 .concat [ 1 0 0 0], L_0x28fe8b0;
L_0x28fece0 .concat [ 1 0 0 0], L_0x28fdb70;
L_0x28feec0 .cmp/eeq 1, L_0x28fea70, L_0x28fedb0;
S_0x28d0660 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x28d04d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x28bce70 .functor NOT 1, v0x28fb170_0, C4<0>, C4<0>, C4<0>;
L_0x28d0d80 .functor AND 1, L_0x28bce70, v0x28fb080_0, C4<1>, C4<1>;
L_0x28c7a00 .functor NOT 1, v0x28fafe0_0, C4<0>, C4<0>, C4<0>;
L_0x28fd450 .functor AND 1, L_0x28d0d80, L_0x28c7a00, C4<1>, C4<1>;
L_0x28fd520 .functor NOT 1, v0x28fb170_0, C4<0>, C4<0>, C4<0>;
L_0x28fd590 .functor AND 1, L_0x28fd520, v0x28fb080_0, C4<1>, C4<1>;
L_0x28fd640 .functor AND 1, L_0x28fd590, v0x28fafe0_0, C4<1>, C4<1>;
L_0x28fd700 .functor OR 1, L_0x28fd450, L_0x28fd640, C4<0>, C4<0>;
L_0x28fd860 .functor NOT 1, v0x28fb080_0, C4<0>, C4<0>, C4<0>;
L_0x28fd8d0 .functor AND 1, v0x28fb170_0, L_0x28fd860, C4<1>, C4<1>;
L_0x28fd9f0 .functor AND 1, L_0x28fd8d0, v0x28fafe0_0, C4<1>, C4<1>;
L_0x28fda60 .functor OR 1, L_0x28fd700, L_0x28fd9f0, C4<0>, C4<0>;
L_0x28fdbe0 .functor AND 1, v0x28fb170_0, v0x28fb080_0, C4<1>, C4<1>;
L_0x28fdc50 .functor AND 1, L_0x28fdbe0, v0x28fafe0_0, C4<1>, C4<1>;
L_0x28fdb70 .functor OR 1, L_0x28fda60, L_0x28fdc50, C4<0>, C4<0>;
v0x28c7c00_0 .net *"_ivl_0", 0 0, L_0x28bce70;  1 drivers
v0x28c7ca0_0 .net *"_ivl_10", 0 0, L_0x28fd590;  1 drivers
v0x28bcee0_0 .net *"_ivl_12", 0 0, L_0x28fd640;  1 drivers
v0x28f97c0_0 .net *"_ivl_14", 0 0, L_0x28fd700;  1 drivers
v0x28f98a0_0 .net *"_ivl_16", 0 0, L_0x28fd860;  1 drivers
v0x28f99d0_0 .net *"_ivl_18", 0 0, L_0x28fd8d0;  1 drivers
v0x28f9ab0_0 .net *"_ivl_2", 0 0, L_0x28d0d80;  1 drivers
v0x28f9b90_0 .net *"_ivl_20", 0 0, L_0x28fd9f0;  1 drivers
v0x28f9c70_0 .net *"_ivl_22", 0 0, L_0x28fda60;  1 drivers
v0x28f9de0_0 .net *"_ivl_24", 0 0, L_0x28fdbe0;  1 drivers
v0x28f9ec0_0 .net *"_ivl_26", 0 0, L_0x28fdc50;  1 drivers
v0x28f9fa0_0 .net *"_ivl_4", 0 0, L_0x28c7a00;  1 drivers
v0x28fa080_0 .net *"_ivl_6", 0 0, L_0x28fd450;  1 drivers
v0x28fa160_0 .net *"_ivl_8", 0 0, L_0x28fd520;  1 drivers
v0x28fa240_0 .net "f", 0 0, L_0x28fdb70;  alias, 1 drivers
v0x28fa300_0 .net "x1", 0 0, v0x28fafe0_0;  alias, 1 drivers
v0x28fa3c0_0 .net "x2", 0 0, v0x28fb080_0;  alias, 1 drivers
v0x28fa480_0 .net "x3", 0 0, v0x28fb170_0;  alias, 1 drivers
S_0x28fa5c0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x28d04d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x28fada0_0 .net "clk", 0 0, v0x28fc8c0_0;  1 drivers
v0x28fae60_0 .var "wavedrom_enable", 0 0;
v0x28faf20_0 .var "wavedrom_title", 511 0;
v0x28fafe0_0 .var "x1", 0 0;
v0x28fb080_0 .var "x2", 0 0;
v0x28fb170_0 .var "x3", 0 0;
E_0x28cb190/0 .event negedge, v0x28fada0_0;
E_0x28cb190/1 .event posedge, v0x28fada0_0;
E_0x28cb190 .event/or E_0x28cb190/0, E_0x28cb190/1;
E_0x28caf50 .event negedge, v0x28fada0_0;
E_0x28b69f0 .event posedge, v0x28fada0_0;
S_0x28fa8a0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x28fa5c0;
 .timescale -12 -12;
v0x28faaa0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x28faba0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x28fa5c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x28fb270 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x28d04d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x28fde80 .functor NOT 1, v0x28fb080_0, C4<0>, C4<0>, C4<0>;
L_0x28fe000 .functor AND 1, v0x28fb170_0, L_0x28fde80, C4<1>, C4<1>;
L_0x28fe1f0 .functor AND 1, L_0x28fe000, v0x28fafe0_0, C4<1>, C4<1>;
L_0x28fe3c0 .functor AND 1, v0x28fb170_0, v0x28fb080_0, C4<1>, C4<1>;
L_0x28fe460 .functor NOT 1, v0x28fafe0_0, C4<0>, C4<0>, C4<0>;
L_0x28fe4d0 .functor AND 1, L_0x28fe3c0, L_0x28fe460, C4<1>, C4<1>;
L_0x28fe620 .functor OR 1, L_0x28fe1f0, L_0x28fe4d0, C4<0>, C4<0>;
L_0x28fe730 .functor AND 1, v0x28fb170_0, v0x28fb080_0, C4<1>, C4<1>;
L_0x28fe7f0 .functor AND 1, L_0x28fe730, v0x28fafe0_0, C4<1>, C4<1>;
L_0x28fe8b0 .functor OR 1, L_0x28fe620, L_0x28fe7f0, C4<0>, C4<0>;
v0x28fb480_0 .net *"_ivl_0", 0 0, L_0x28fde80;  1 drivers
v0x28fb560_0 .net *"_ivl_10", 0 0, L_0x28fe4d0;  1 drivers
v0x28fb640_0 .net *"_ivl_12", 0 0, L_0x28fe620;  1 drivers
v0x28fb730_0 .net *"_ivl_14", 0 0, L_0x28fe730;  1 drivers
v0x28fb810_0 .net *"_ivl_16", 0 0, L_0x28fe7f0;  1 drivers
v0x28fb940_0 .net *"_ivl_2", 0 0, L_0x28fe000;  1 drivers
v0x28fba20_0 .net *"_ivl_4", 0 0, L_0x28fe1f0;  1 drivers
v0x28fbb00_0 .net *"_ivl_6", 0 0, L_0x28fe3c0;  1 drivers
v0x28fbbe0_0 .net *"_ivl_8", 0 0, L_0x28fe460;  1 drivers
v0x28fbd50_0 .net "f", 0 0, L_0x28fe8b0;  alias, 1 drivers
v0x28fbe10_0 .net "x1", 0 0, v0x28fafe0_0;  alias, 1 drivers
v0x28fbeb0_0 .net "x2", 0 0, v0x28fb080_0;  alias, 1 drivers
v0x28fbfa0_0 .net "x3", 0 0, v0x28fb170_0;  alias, 1 drivers
S_0x28fc110 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x28d04d0;
 .timescale -12 -12;
E_0x28cb3e0 .event anyedge, v0x28fcbd0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28fcbd0_0;
    %nor/r;
    %assign/vec4 v0x28fcbd0_0, 0;
    %wait E_0x28cb3e0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28fa5c0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x28fafe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28fb080_0, 0;
    %assign/vec4 v0x28fb170_0, 0;
    %wait E_0x28caf50;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28b69f0;
    %load/vec4 v0x28fb170_0;
    %load/vec4 v0x28fb080_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x28fafe0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x28fafe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28fb080_0, 0;
    %assign/vec4 v0x28fb170_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x28caf50;
    %fork TD_tb.stim1.wavedrom_stop, S_0x28faba0;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28cb190;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x28fafe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28fb080_0, 0;
    %assign/vec4 v0x28fb170_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x28d04d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28fc8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28fcbd0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x28d04d0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x28fc8c0_0;
    %inv;
    %store/vec4 v0x28fc8c0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x28d04d0;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28fada0_0, v0x28fcd30_0, v0x28fd1b0_0, v0x28fd000_0, v0x28fcf60_0, v0x28fca00_0, v0x28fc960_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x28d04d0;
T_7 ;
    %load/vec4 v0x28fcb30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x28fcb30_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28fcb30_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x28fcb30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28fcb30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28fcb30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28fcb30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x28d04d0;
T_8 ;
    %wait E_0x28cb190;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28fcb30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28fcb30_0, 4, 32;
    %load/vec4 v0x28fcc70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x28fcb30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28fcb30_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28fcb30_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28fcb30_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x28fca00_0;
    %load/vec4 v0x28fca00_0;
    %load/vec4 v0x28fc960_0;
    %xor;
    %load/vec4 v0x28fca00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x28fcb30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28fcb30_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x28fcb30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28fcb30_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/truthtable1/iter1/response1/top_module.sv";
