// Seed: 4130819756
module module_0 (
    output wand id_0,
    input  wand id_1,
    input  tri1 id_2,
    input  tri0 id_3,
    input  wand id_4,
    input  tri1 id_5
);
  logic id_7;
endmodule
module module_1 (
    input wire id_0,
    output supply1 id_1,
    output logic id_2,
    input tri1 id_3,
    input tri0 id_4,
    output wor id_5,
    input wire id_6,
    input tri1 id_7,
    input wire id_8,
    output wire id_9
);
  always @(id_6 or posedge 1) id_2 = (1) ^ -1;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_8,
      id_7,
      id_6,
      id_6
  );
endmodule
