
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1259.617 ; gain = 542.938
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6376
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1259.617 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_200MHZ' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.runs/synth_1/.Xil/Vivado-13952-kPC/realtime/clk_wiz_200MHZ_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_200MHZ' (1#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.runs/synth_1/.Xil/Vivado-13952-kPC/realtime/clk_wiz_200MHZ_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_25MHZ' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.runs/synth_1/.Xil/Vivado-13952-kPC/realtime/clk_wiz_25MHZ_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_25MHZ' (2#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.runs/synth_1/.Xil/Vivado-13952-kPC/realtime/clk_wiz_25MHZ_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'cpu_top' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cpu_top.v:2]
	Parameter INIT bound to: 4'b1000 
	Parameter iIDLE bound to: 4'b0000 
	Parameter iREAD bound to: 4'b0001 
	Parameter WRITE bound to: 4'b0010 
	Parameter OK1 bound to: 4'b0011 
	Parameter OK2 bound to: 4'b0100 
	Parameter OK3 bound to: 4'b0101 
	Parameter dIDLE bound to: 4'b0110 
	Parameter dREAD bound to: 4'b0111 
	Parameter startLoop bound to: 16'b0000000100000000 
INFO: [Synth 8-6157] synthesizing module 'time_divider' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/divider.v:2]
	Parameter index bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_divider' (3#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/divider.v:2]
INFO: [Synth 8-6157] synthesizing module 'cpu' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cpu.v:3]
INFO: [Synth 8-6157] synthesizing module 'pcreg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/pcreg.v:2]
	Parameter initvalue bound to: 805306368 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Ansynchronous' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/Asynchronous_D_FF.v:2]
	Parameter initvalue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'Ansynchronous' (4#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/Asynchronous_D_FF.v:2]
INFO: [Synth 8-6157] synthesizing module 'Ansynchronous__parameterized0' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/Asynchronous_D_FF.v:2]
	Parameter initvalue bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Ansynchronous__parameterized0' (4#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/Asynchronous_D_FF.v:2]
INFO: [Synth 8-6155] done synthesizing module 'pcreg' (5#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/pcreg.v:2]
INFO: [Synth 8-6157] synthesizing module 'PipeIF' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/PipeIF.v:2]
INFO: [Synth 8-6157] synthesizing module 'npc' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/npc.v:2]
INFO: [Synth 8-6155] done synthesizing module 'npc' (6#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/npc.v:2]
INFO: [Synth 8-6157] synthesizing module 'mux_pc' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/mux.v:2]
	Parameter mux_pc_NPC bound to: 8'b00000000 
	Parameter mux_pc_Rs bound to: 8'b00000001 
	Parameter mux_pc_EXT18 bound to: 8'b00000010 
	Parameter mux_pc_II bound to: 8'b00000011 
	Parameter mux_pc_EPC bound to: 8'b00000100 
INFO: [Synth 8-155] case statement is not full and has no default [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/mux.v:14]
INFO: [Synth 8-6155] done synthesizing module 'mux_pc' (7#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/mux.v:2]
INFO: [Synth 8-6155] done synthesizing module 'PipeIF' (8#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/PipeIF.v:2]
INFO: [Synth 8-6157] synthesizing module 'PipeIR' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/PipeIR.v:2]
INFO: [Synth 8-6155] done synthesizing module 'PipeIR' (9#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/PipeIR.v:2]
INFO: [Synth 8-6157] synthesizing module 'PipeID' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/PipeID.v:2]
INFO: [Synth 8-6157] synthesizing module 'decoder' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/decoder.v:2]
	Parameter ADD bound to: 8'b00000001 
	Parameter ADDU bound to: 8'b00000010 
	Parameter SUB bound to: 8'b00000011 
	Parameter SUBU bound to: 8'b00000100 
	Parameter AND bound to: 8'b00000101 
	Parameter OR bound to: 8'b00000110 
	Parameter XOR bound to: 8'b00000111 
	Parameter NOR bound to: 8'b00001000 
	Parameter SLT bound to: 8'b00001001 
	Parameter SLTU bound to: 8'b00001010 
	Parameter SLL bound to: 8'b00001011 
	Parameter SRL bound to: 8'b00001100 
	Parameter SRA bound to: 8'b00001101 
	Parameter SLLV bound to: 8'b00001110 
	Parameter SRLV bound to: 8'b00001111 
	Parameter SRAV bound to: 8'b00010000 
	Parameter JR bound to: 8'b00010001 
	Parameter ADDI bound to: 8'b00010010 
	Parameter ADDIU bound to: 8'b00010011 
	Parameter ANDI bound to: 8'b00010100 
	Parameter ORI bound to: 8'b00010101 
	Parameter XORI bound to: 8'b00010110 
	Parameter LW bound to: 8'b00010111 
	Parameter SW bound to: 8'b00011000 
	Parameter BEQ bound to: 8'b00011001 
	Parameter BNE bound to: 8'b00011010 
	Parameter SLTI bound to: 8'b00011011 
	Parameter SLTIU bound to: 8'b00011100 
	Parameter LUI bound to: 8'b00011101 
	Parameter J bound to: 8'b00011110 
	Parameter JAL bound to: 8'b00011111 
	Parameter DIV bound to: 8'b00100000 
	Parameter DIVU bound to: 8'b00100001 
	Parameter MULT bound to: 8'b00100010 
	Parameter MULTU bound to: 8'b00100011 
	Parameter BGEZ bound to: 8'b00100100 
	Parameter JALR bound to: 8'b00100101 
	Parameter LBU bound to: 8'b00100110 
	Parameter LHU bound to: 8'b00100111 
	Parameter LB bound to: 8'b00101000 
	Parameter LH bound to: 8'b00101001 
	Parameter SB bound to: 8'b00101010 
	Parameter SH bound to: 8'b00101011 
	Parameter BREAK bound to: 8'b00101100 
	Parameter SYSCALL bound to: 8'b00101101 
	Parameter ERET bound to: 8'b00101110 
	Parameter MFHI bound to: 8'b00101111 
	Parameter MFLO bound to: 8'b00110000 
	Parameter MTHI bound to: 8'b00110001 
	Parameter MTLO bound to: 8'b00110010 
	Parameter MFC0 bound to: 8'b00110011 
	Parameter MTC0 bound to: 8'b00110100 
	Parameter CLZ bound to: 8'b00110101 
	Parameter TEQ bound to: 8'b00110110 
	Parameter MUL bound to: 8'b00110111 
	Parameter MOVN bound to: 8'b00111000 
	Parameter MOVZ bound to: 8'b00111001 
	Parameter CLO bound to: 8'b00111010 
	Parameter MADD bound to: 8'b00111011 
	Parameter MADDU bound to: 8'b00111100 
	Parameter MSUB bound to: 8'b00111101 
	Parameter MSUBU bound to: 8'b00111110 
	Parameter BGEZAL bound to: 8'b00111111 
	Parameter BGTZ bound to: 8'b01000000 
	Parameter BLEZ bound to: 8'b01000001 
	Parameter BLTZ bound to: 8'b01000010 
	Parameter BLTZAL bound to: 8'b01000011 
	Parameter LL bound to: 8'b01000100 
	Parameter LWL bound to: 8'b01000101 
	Parameter LWR bound to: 8'b01000110 
	Parameter SC bound to: 8'b01000111 
	Parameter SWL bound to: 8'b01001000 
	Parameter SWR bound to: 8'b01001001 
	Parameter TGE bound to: 8'b01001010 
	Parameter TGEU bound to: 8'b01001011 
	Parameter TLT bound to: 8'b01001100 
	Parameter TLTU bound to: 8'b01001101 
	Parameter TNE bound to: 8'b01001110 
	Parameter TEQI bound to: 8'b01001111 
	Parameter TGEI bound to: 8'b01010000 
	Parameter TGEIU bound to: 8'b01010001 
	Parameter TLTI bound to: 8'b01010010 
	Parameter TLTIU bound to: 8'b01010011 
	Parameter TNEI bound to: 8'b01010100 
INFO: [Synth 8-155] case statement is not full and has no default [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/decoder.v:74]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (10#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/decoder.v:2]
INFO: [Synth 8-6157] synthesizing module 'cu' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cu.v:3]
	Parameter Wdata bound to: 4'b0000 
	Parameter Hdata bound to: 4'b0001 
	Parameter Bdata bound to: 4'b0010 
	Parameter Ldata bound to: 4'b0011 
	Parameter Rdata bound to: 4'b0100 
	Parameter ADD bound to: 8'b00000001 
	Parameter ADDU bound to: 8'b00000010 
	Parameter SUB bound to: 8'b00000011 
	Parameter SUBU bound to: 8'b00000100 
	Parameter AND bound to: 8'b00000101 
	Parameter OR bound to: 8'b00000110 
	Parameter XOR bound to: 8'b00000111 
	Parameter NOR bound to: 8'b00001000 
	Parameter SLT bound to: 8'b00001001 
	Parameter SLTU bound to: 8'b00001010 
	Parameter SLL bound to: 8'b00001011 
	Parameter SRL bound to: 8'b00001100 
	Parameter SRA bound to: 8'b00001101 
	Parameter SLLV bound to: 8'b00001110 
	Parameter SRLV bound to: 8'b00001111 
	Parameter SRAV bound to: 8'b00010000 
	Parameter JR bound to: 8'b00010001 
	Parameter ADDI bound to: 8'b00010010 
	Parameter ADDIU bound to: 8'b00010011 
	Parameter ANDI bound to: 8'b00010100 
	Parameter ORI bound to: 8'b00010101 
	Parameter XORI bound to: 8'b00010110 
	Parameter LW bound to: 8'b00010111 
	Parameter SW bound to: 8'b00011000 
	Parameter BEQ bound to: 8'b00011001 
	Parameter BNE bound to: 8'b00011010 
	Parameter SLTI bound to: 8'b00011011 
	Parameter SLTIU bound to: 8'b00011100 
	Parameter LUI bound to: 8'b00011101 
	Parameter J bound to: 8'b00011110 
	Parameter JAL bound to: 8'b00011111 
	Parameter DIV bound to: 8'b00100000 
	Parameter DIVU bound to: 8'b00100001 
	Parameter MULT bound to: 8'b00100010 
	Parameter MULTU bound to: 8'b00100011 
	Parameter BGEZ bound to: 8'b00100100 
	Parameter JALR bound to: 8'b00100101 
	Parameter LBU bound to: 8'b00100110 
	Parameter LHU bound to: 8'b00100111 
	Parameter LB bound to: 8'b00101000 
	Parameter LH bound to: 8'b00101001 
	Parameter SB bound to: 8'b00101010 
	Parameter SH bound to: 8'b00101011 
	Parameter BREAK bound to: 8'b00101100 
	Parameter SYSCALL bound to: 8'b00101101 
	Parameter ERET bound to: 8'b00101110 
	Parameter MFHI bound to: 8'b00101111 
	Parameter MFLO bound to: 8'b00110000 
	Parameter MTHI bound to: 8'b00110001 
	Parameter MTLO bound to: 8'b00110010 
	Parameter MFC0 bound to: 8'b00110011 
	Parameter MTC0 bound to: 8'b00110100 
	Parameter CLZ bound to: 8'b00110101 
	Parameter TEQ bound to: 8'b00110110 
	Parameter MUL bound to: 8'b00110111 
	Parameter MOVN bound to: 8'b00111000 
	Parameter MOVZ bound to: 8'b00111001 
	Parameter CLO bound to: 8'b00111010 
	Parameter MADD bound to: 8'b00111011 
	Parameter MADDU bound to: 8'b00111100 
	Parameter MSUB bound to: 8'b00111101 
	Parameter MSUBU bound to: 8'b00111110 
	Parameter BGEZAL bound to: 8'b00111111 
	Parameter BGTZ bound to: 8'b01000000 
	Parameter BLEZ bound to: 8'b01000001 
	Parameter BLTZ bound to: 8'b01000010 
	Parameter BLTZAL bound to: 8'b01000011 
	Parameter LL bound to: 8'b01000100 
	Parameter LWL bound to: 8'b01000101 
	Parameter LWR bound to: 8'b01000110 
	Parameter SC bound to: 8'b01000111 
	Parameter SWL bound to: 8'b01001000 
	Parameter SWR bound to: 8'b01001001 
	Parameter TGE bound to: 8'b01001010 
	Parameter TGEU bound to: 8'b01001011 
	Parameter TLT bound to: 8'b01001100 
	Parameter TLTU bound to: 8'b01001101 
	Parameter TNE bound to: 8'b01001110 
	Parameter TEQI bound to: 8'b01001111 
	Parameter TGEI bound to: 8'b01010000 
	Parameter TGEIU bound to: 8'b01010001 
	Parameter TLTI bound to: 8'b01010010 
	Parameter TLTIU bound to: 8'b01010011 
	Parameter TNEI bound to: 8'b01010100 
	Parameter mux_pc_NPC bound to: 8'b00000000 
	Parameter mux_pc_Rs bound to: 8'b00000001 
	Parameter mux_pc_EXT18 bound to: 8'b00000010 
	Parameter mux_pc_II bound to: 8'b00000011 
	Parameter mux_pc_EPC bound to: 8'b00000100 
	Parameter mux_rf_ALU bound to: 8'b00000000 
	Parameter mux_rf_EXT1 bound to: 8'b00000001 
	Parameter mux_rf_PC bound to: 8'b00000010 
	Parameter mux_rf_CLZ bound to: 8'b00000011 
	Parameter mux_rf_HI bound to: 8'b00000100 
	Parameter mux_rf_LO bound to: 8'b00000101 
	Parameter mux_rf_CPR bound to: 8'b00000110 
	Parameter mux_rf_MUL bound to: 8'b00000111 
	Parameter mux_rf_CLO bound to: 8'b00001000 
	Parameter mux_rf_O bound to: 8'b00001001 
	Parameter mux_rf_Z bound to: 8'b00001010 
	Parameter mux_alu_Rs_Rt bound to: 8'b00000000 
	Parameter mux_alu_ext5_Rt bound to: 8'b00000001 
	Parameter mux_alu_Rs_EXT16 bound to: 8'b00000010 
	Parameter mux_alu_x_EXT16 bound to: 8'b00000011 
	Parameter mux_alu_Rs_0 bound to: 8'b00000100 
	Parameter mux_hi_Rs bound to: 8'b00000000 
	Parameter mux_hi_DIV bound to: 8'b00000001 
	Parameter mux_hi_DIVU bound to: 8'b00000010 
	Parameter mux_hi_MULT bound to: 8'b00000011 
	Parameter mux_hi_MULTU bound to: 8'b00000100 
	Parameter mux_lo_Rs bound to: 8'b00000000 
	Parameter mux_lo_DIV bound to: 8'b00000001 
	Parameter mux_lo_DIVU bound to: 8'b00000010 
	Parameter mux_lo_MULT bound to: 8'b00000011 
	Parameter mux_lo_MULTU bound to: 8'b00000100 
	Parameter EXC_Int bound to: 5'b00000 
	Parameter EXC_Sys bound to: 5'b01000 
	Parameter EXC_Bp bound to: 5'b01001 
	Parameter EXC_RI bound to: 5'b01010 
	Parameter EXC_Ov bound to: 5'b01100 
	Parameter EXC_Tr bound to: 5'b01101 
	Parameter branch_NONE bound to: 4'b0000 
	Parameter branch_BEQ bound to: 4'b0001 
	Parameter branch_BNE bound to: 4'b0010 
	Parameter branch_BGEZ bound to: 4'b0011 
	Parameter branch_BGTZ bound to: 4'b0101 
	Parameter branch_BLEZ bound to: 4'b0110 
	Parameter branch_BLTZ bound to: 4'b0111 
	Parameter mov_cond_NONE bound to: 4'b0000 
	Parameter mov_cond_N bound to: 4'b0001 
	Parameter mov_cond_Z bound to: 4'b0010 
	Parameter hi_lo_func_NONE bound to: 4'b0000 
	Parameter hi_lo_func_MADD bound to: 4'b0001 
	Parameter hi_lo_func_MADDU bound to: 4'b0010 
	Parameter hi_lo_func_MSUB bound to: 4'b0011 
	Parameter hi_lo_func_MSUBU bound to: 4'b0100 
INFO: [Synth 8-6157] synthesizing module 'predictor' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/predictor.v:2]
	Parameter s0 bound to: 2'b00 
	Parameter s1 bound to: 2'b01 
	Parameter s2 bound to: 2'b10 
	Parameter s3 bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'predictor' (11#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/predictor.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cu.v:120]
INFO: [Synth 8-6155] done synthesizing module 'cu' (12#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cu.v:3]
INFO: [Synth 8-6157] synthesizing module 'direct' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/direct.v:2]
INFO: [Synth 8-6155] done synthesizing module 'direct' (13#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/direct.v:2]
INFO: [Synth 8-6157] synthesizing module 'regfile' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/regfile.v:2]
INFO: [Synth 8-6157] synthesizing module 'pcreg__parameterized0' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/pcreg.v:2]
	Parameter initvalue bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcreg__parameterized0' (13#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/pcreg.v:2]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (14#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/regfile.v:2]
INFO: [Synth 8-6157] synthesizing module 'extend5' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/extend.v:8]
INFO: [Synth 8-6155] done synthesizing module 'extend5' (15#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/extend.v:8]
INFO: [Synth 8-6157] synthesizing module 'extend16' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/extend.v:21]
INFO: [Synth 8-6155] done synthesizing module 'extend16' (16#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/extend.v:21]
INFO: [Synth 8-6157] synthesizing module 'extend18' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/extend.v:28]
INFO: [Synth 8-6155] done synthesizing module 'extend18' (17#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/extend.v:28]
INFO: [Synth 8-6157] synthesizing module 'ADD' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/alu.v:60]
INFO: [Synth 8-6155] done synthesizing module 'ADD' (18#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/alu.v:60]
INFO: [Synth 8-6157] synthesizing module 'ii' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/II.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ii' (19#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/II.v:3]
INFO: [Synth 8-6157] synthesizing module 'cp0' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cp0.v:2]
	Parameter EXC_Int bound to: 5'b00000 
	Parameter EXC_Sys bound to: 5'b01000 
	Parameter EXC_Bp bound to: 5'b01001 
	Parameter EXC_RI bound to: 5'b01010 
	Parameter EXC_Ov bound to: 5'b01100 
	Parameter EXC_Tr bound to: 5'b01101 
	Parameter reg_Count bound to: 5'b01001 
	Parameter reg_Compare bound to: 5'b01011 
	Parameter reg_Status bound to: 5'b01100 
	Parameter reg_Cause bound to: 5'b01101 
	Parameter reg_EPC bound to: 5'b01110 
	Parameter reg_PRid bound to: 5'b01111 
	Parameter reg_Config bound to: 5'b10000 
	Parameter IE bound to: 5'b00000 
	Parameter EXL bound to: 5'b00001 
	Parameter IM2 bound to: 5'b01010 
	Parameter IM3 bound to: 5'b01011 
	Parameter IM4 bound to: 5'b01100 
INFO: [Synth 8-155] case statement is not full and has no default [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cp0.v:69]
INFO: [Synth 8-155] case statement is not full and has no default [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cp0.v:136]
INFO: [Synth 8-6155] done synthesizing module 'cp0' (20#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cp0.v:2]
INFO: [Synth 8-6157] synthesizing module 'LLbit_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/LLbit_reg.v:2]
INFO: [Synth 8-6155] done synthesizing module 'LLbit_reg' (21#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/LLbit_reg.v:2]
INFO: [Synth 8-6155] done synthesizing module 'PipeID' (22#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/PipeID.v:2]
INFO: [Synth 8-6157] synthesizing module 'PipeDEreg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/PipeDEreg.v:2]
INFO: [Synth 8-6155] done synthesizing module 'PipeDEreg' (23#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/PipeDEreg.v:2]
INFO: [Synth 8-6157] synthesizing module 'PipeEXE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/PipeEXE.v:2]
	Parameter branch_NONE bound to: 4'b0000 
	Parameter branch_BEQ bound to: 4'b0001 
	Parameter branch_BNE bound to: 4'b0010 
	Parameter branch_BGEZ bound to: 4'b0011 
	Parameter branch_BGTZ bound to: 4'b0101 
	Parameter branch_BLEZ bound to: 4'b0110 
	Parameter branch_BLTZ bound to: 4'b0111 
	Parameter mov_cond_NONE bound to: 4'b0000 
	Parameter mov_cond_N bound to: 4'b0001 
	Parameter mov_cond_Z bound to: 4'b0010 
INFO: [Synth 8-6157] synthesizing module 'mux_alu' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/mux.v:54]
	Parameter mux_alu_Rs_Rt bound to: 8'b00000000 
	Parameter mux_alu_ext5_Rt bound to: 8'b00000001 
	Parameter mux_alu_Rs_EXT16 bound to: 8'b00000010 
	Parameter mux_alu_x_EXT16 bound to: 8'b00000011 
	Parameter mux_alu_Rs_0 bound to: 8'b00000100 
INFO: [Synth 8-155] case statement is not full and has no default [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/mux.v:67]
INFO: [Synth 8-6155] done synthesizing module 'mux_alu' (24#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/mux.v:54]
INFO: [Synth 8-6157] synthesizing module 'alu' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/alu.v:2]
INFO: [Synth 8-6157] synthesizing module 'ADDU' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/alu.v:46]
INFO: [Synth 8-6155] done synthesizing module 'ADDU' (25#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/alu.v:46]
INFO: [Synth 8-6157] synthesizing module 'SUBU' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/alu.v:72]
INFO: [Synth 8-6155] done synthesizing module 'SUBU' (26#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/alu.v:72]
INFO: [Synth 8-6157] synthesizing module 'SUB' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/alu.v:81]
INFO: [Synth 8-6155] done synthesizing module 'SUB' (27#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/alu.v:81]
INFO: [Synth 8-6157] synthesizing module 'AND' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/alu.v:95]
INFO: [Synth 8-6155] done synthesizing module 'AND' (28#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/alu.v:95]
INFO: [Synth 8-6157] synthesizing module 'OR' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/alu.v:102]
INFO: [Synth 8-6155] done synthesizing module 'OR' (29#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/alu.v:102]
INFO: [Synth 8-6157] synthesizing module 'XOR' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/alu.v:109]
INFO: [Synth 8-6155] done synthesizing module 'XOR' (30#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/alu.v:109]
INFO: [Synth 8-6157] synthesizing module 'NOR' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/alu.v:116]
INFO: [Synth 8-6155] done synthesizing module 'NOR' (31#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/alu.v:116]
INFO: [Synth 8-6157] synthesizing module 'LUI' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/alu.v:123]
INFO: [Synth 8-6155] done synthesizing module 'LUI' (32#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/alu.v:123]
INFO: [Synth 8-6157] synthesizing module 'SLT' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/alu.v:130]
INFO: [Synth 8-6155] done synthesizing module 'SLT' (33#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/alu.v:130]
INFO: [Synth 8-6157] synthesizing module 'SLTU' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/alu.v:137]
INFO: [Synth 8-6155] done synthesizing module 'SLTU' (34#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/alu.v:137]
INFO: [Synth 8-6157] synthesizing module 'SRA' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/alu.v:146]
INFO: [Synth 8-6155] done synthesizing module 'SRA' (35#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/alu.v:146]
INFO: [Synth 8-6157] synthesizing module 'SLLSLR' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/alu.v:160]
INFO: [Synth 8-6155] done synthesizing module 'SLLSLR' (36#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/alu.v:160]
INFO: [Synth 8-6157] synthesizing module 'SRL' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/alu.v:174]
INFO: [Synth 8-6155] done synthesizing module 'SRL' (37#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/alu.v:174]
INFO: [Synth 8-6157] synthesizing module 'alu_selector' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/alu.v:188]
INFO: [Synth 8-226] default block is never used [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/alu.v:212]
INFO: [Synth 8-6155] done synthesizing module 'alu_selector' (38#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/alu.v:188]
INFO: [Synth 8-6155] done synthesizing module 'alu' (39#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/alu.v:2]
INFO: [Synth 8-6157] synthesizing module 'mult' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/mult.v:2]
INFO: [Synth 8-6157] synthesizing module 'complement32' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/complement.v:2]
INFO: [Synth 8-6155] done synthesizing module 'complement32' (40#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/complement.v:2]
INFO: [Synth 8-6157] synthesizing module 'multu' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/mult.v:19]
INFO: [Synth 8-6155] done synthesizing module 'multu' (41#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/mult.v:19]
INFO: [Synth 8-6157] synthesizing module 'complement64' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/complement.v:10]
INFO: [Synth 8-6155] done synthesizing module 'complement64' (42#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/complement.v:10]
INFO: [Synth 8-6155] done synthesizing module 'mult' (43#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/mult.v:2]
INFO: [Synth 8-6157] synthesizing module 'div' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/div.v:2]
INFO: [Synth 8-6157] synthesizing module 'divu' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/div.v:21]
INFO: [Synth 8-6155] done synthesizing module 'divu' (44#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/div.v:21]
INFO: [Synth 8-6155] done synthesizing module 'div' (45#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/div.v:2]
INFO: [Synth 8-6157] synthesizing module 'clz' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/clz.v:2]
INFO: [Synth 8-6155] done synthesizing module 'clz' (46#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/clz.v:2]
INFO: [Synth 8-6157] synthesizing module 'clo' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/clo.v:2]
INFO: [Synth 8-6155] done synthesizing module 'clo' (47#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/clo.v:2]
INFO: [Synth 8-6157] synthesizing module 'mux_rf' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/mux.v:23]
	Parameter mux_rf_ALU bound to: 8'b00000000 
	Parameter mux_rf_EXT1 bound to: 8'b00000001 
	Parameter mux_rf_PC bound to: 8'b00000010 
	Parameter mux_rf_CLZ bound to: 8'b00000011 
	Parameter mux_rf_HI bound to: 8'b00000100 
	Parameter mux_rf_LO bound to: 8'b00000101 
	Parameter mux_rf_CPR bound to: 8'b00000110 
	Parameter mux_rf_MUL bound to: 8'b00000111 
	Parameter mux_rf_CLO bound to: 8'b00001000 
	Parameter mux_rf_O bound to: 8'b00001001 
	Parameter mux_rf_Z bound to: 8'b00001010 
INFO: [Synth 8-155] case statement is not full and has no default [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/mux.v:39]
INFO: [Synth 8-6155] done synthesizing module 'mux_rf' (48#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux_hi' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/mux.v:77]
	Parameter mux_hi_Rs bound to: 8'b00000000 
	Parameter mux_hi_DIV bound to: 8'b00000001 
	Parameter mux_hi_DIVU bound to: 8'b00000010 
	Parameter mux_hi_MULT bound to: 8'b00000011 
	Parameter mux_hi_MULTU bound to: 8'b00000100 
INFO: [Synth 8-155] case statement is not full and has no default [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/mux.v:89]
INFO: [Synth 8-6155] done synthesizing module 'mux_hi' (49#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/mux.v:77]
INFO: [Synth 8-6157] synthesizing module 'mux_lo' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/mux.v:99]
	Parameter mux_lo_Rs bound to: 8'b00000000 
	Parameter mux_lo_DIV bound to: 8'b00000001 
	Parameter mux_lo_DIVU bound to: 8'b00000010 
	Parameter mux_lo_MULT bound to: 8'b00000011 
	Parameter mux_lo_MULTU bound to: 8'b00000100 
INFO: [Synth 8-155] case statement is not full and has no default [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/mux.v:111]
INFO: [Synth 8-6155] done synthesizing module 'mux_lo' (50#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/mux.v:99]
INFO: [Synth 8-6157] synthesizing module 'hi_lo_function' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/hi_lo_function.v:2]
	Parameter hi_lo_func_NONE bound to: 4'b0000 
	Parameter hi_lo_func_MADD bound to: 4'b0001 
	Parameter hi_lo_func_MADDU bound to: 4'b0010 
	Parameter hi_lo_func_MSUB bound to: 4'b0011 
	Parameter hi_lo_func_MSUBU bound to: 4'b0100 
INFO: [Synth 8-155] case statement is not full and has no default [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/hi_lo_function.v:25]
INFO: [Synth 8-6155] done synthesizing module 'hi_lo_function' (51#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/hi_lo_function.v:2]
INFO: [Synth 8-6157] synthesizing module 'extend1' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/extend.v:2]
INFO: [Synth 8-6155] done synthesizing module 'extend1' (52#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/extend.v:2]
INFO: [Synth 8-6157] synthesizing module 'mux2_32' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/mux.v:121]
INFO: [Synth 8-226] default block is never used [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/mux.v:129]
INFO: [Synth 8-6155] done synthesizing module 'mux2_32' (53#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/mux.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/PipeEXE.v:162]
INFO: [Synth 8-6155] done synthesizing module 'PipeEXE' (54#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/PipeEXE.v:2]
INFO: [Synth 8-6157] synthesizing module 'PipeEMreg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/PipeEMreg.v:2]
INFO: [Synth 8-6155] done synthesizing module 'PipeEMreg' (55#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/PipeEMreg.v:2]
INFO: [Synth 8-6157] synthesizing module 'PipeMEM' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/PipeMEM.v:2]
	Parameter Wdata bound to: 4'b0000 
	Parameter Hdata bound to: 4'b0001 
	Parameter Bdata bound to: 4'b0010 
	Parameter Ldata bound to: 4'b0011 
	Parameter Rdata bound to: 4'b0100 
INFO: [Synth 8-6157] synthesizing module 'cpmem' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cpmem.v:5]
	Parameter Wdata bound to: 4'b0000 
	Parameter Hdata bound to: 4'b0001 
	Parameter Bdata bound to: 4'b0010 
	Parameter Ldata bound to: 4'b0011 
	Parameter Rdata bound to: 4'b0100 
INFO: [Synth 8-155] case statement is not full and has no default [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cpmem.v:33]
INFO: [Synth 8-155] case statement is not full and has no default [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cpmem.v:25]
INFO: [Synth 8-6155] done synthesizing module 'cpmem' (56#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cpmem.v:5]
INFO: [Synth 8-6157] synthesizing module 'extend8' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/extend.v:14]
INFO: [Synth 8-6155] done synthesizing module 'extend8' (57#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/extend.v:14]
INFO: [Synth 8-155] case statement is not full and has no default [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/PipeMEM.v:52]
INFO: [Synth 8-6155] done synthesizing module 'PipeMEM' (58#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/PipeMEM.v:2]
INFO: [Synth 8-6157] synthesizing module 'PipeMWreg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/PipeMWreg.v:2]
INFO: [Synth 8-6155] done synthesizing module 'PipeMWreg' (59#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/PipeMWreg.v:2]
INFO: [Synth 8-6157] synthesizing module 'PipeWB' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/PipeWB.v:2]
INFO: [Synth 8-6155] done synthesizing module 'PipeWB' (60#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/PipeWB.v:2]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (61#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cpu.v:3]
WARNING: [Synth 8-7071] port 'count' of module 'cpu' is unconnected for instance 'CPU' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cpu_top.v:54]
WARNING: [Synth 8-7071] port 'compare' of module 'cpu' is unconnected for instance 'CPU' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cpu_top.v:54]
WARNING: [Synth 8-7023] instance 'CPU' of module 'cpu' has 17 connections declared, but only 15 given [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cpu_top.v:54]
INFO: [Synth 8-155] case statement is not full and has no default [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cpu_top.v:99]
INFO: [Synth 8-6155] done synthesizing module 'cpu_top' (62#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cpu_top.v:2]
INFO: [Synth 8-6157] synthesizing module 'ddr2_func_controller' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/sdram/ddr2_func_controller.v:3]
	Parameter ddr_startLoop bound to: 16'b0000000100000000 
	Parameter readInsistLoop bound to: 16'b0000000100000000 
	Parameter writeInsistLoop bound to: 16'b0000000100000000 
	Parameter INIT bound to: 8'b00000000 
	Parameter IDLE bound to: 8'b00000001 
	Parameter READ bound to: 8'b00000010 
	Parameter WRITE bound to: 8'b00000011 
	Parameter LOAD bound to: 8'b00000100 
	Parameter SAVE bound to: 8'b00000101 
INFO: [Synth 8-6157] synthesizing module 'ddr2_signal_controller' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/sdram/ddr2_signal_controller.v:1]
	Parameter IDLE bound to: 8'b00000000 
	Parameter READ bound to: 8'b00000001 
	Parameter WRITE bound to: 8'b00000010 
INFO: [Synth 8-6157] synthesizing module 'sdram' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.runs/synth_1/.Xil/Vivado-13952-kPC/realtime/sdram_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'sdram' (63#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.runs/synth_1/.Xil/Vivado-13952-kPC/realtime/sdram_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ddr2_signal_controller' (64#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/sdram/ddr2_signal_controller.v:1]
WARNING: [Synth 8-7071] port 'rdqs_n' of module 'ddr2_signal_controller' is unconnected for instance 'singal_controller' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/sdram/ddr2_func_controller.v:48]
WARNING: [Synth 8-7023] instance 'singal_controller' of module 'ddr2_signal_controller' has 25 connections declared, but only 24 given [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/sdram/ddr2_func_controller.v:48]
INFO: [Synth 8-6155] done synthesizing module 'ddr2_func_controller' (65#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/sdram/ddr2_func_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_top' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/uart/uart_top.v:140]
	Parameter uart_data_width bound to: 32 - type: integer 
	Parameter uart_addr_width bound to: 5 - type: integer 
INFO: [Synth 8-251] () UART INFO: Data bus width is 32. Debug Interface present.
 [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/uart/uart_top.v:329]
INFO: [Synth 8-251] () UART INFO: Doesn't have baudrate output
 [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/uart/uart_top.v:334]
INFO: [Synth 8-6157] synthesizing module 'uart_wb' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/uart/uart_wb.v:142]
INFO: [Synth 8-6155] done synthesizing module 'uart_wb' (66#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/uart/uart_wb.v:142]
INFO: [Synth 8-6157] synthesizing module 'uart_regs' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/uart/uart_regs.v:231]
INFO: [Synth 8-6157] synthesizing module 'uart_transmitter' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/uart/uart_transmitter.v:154]
	Parameter s_idle bound to: 3'b000 
	Parameter s_send_start bound to: 3'b001 
	Parameter s_send_byte bound to: 3'b010 
	Parameter s_send_parity bound to: 3'b011 
	Parameter s_send_stop bound to: 3'b100 
	Parameter s_pop_byte bound to: 3'b101 
INFO: [Synth 8-6157] synthesizing module 'uart_tfifo' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/uart/uart_tfifo.v:144]
	Parameter fifo_width bound to: 8 - type: integer 
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_pointer_w bound to: 4 - type: integer 
	Parameter fifo_counter_w bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'raminfr' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/uart/raminfr.v:83]
	Parameter addr_width bound to: 4 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter depth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'raminfr' (67#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/uart/raminfr.v:83]
INFO: [Synth 8-6155] done synthesizing module 'uart_tfifo' (68#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/uart/uart_tfifo.v:144]
INFO: [Synth 8-6155] done synthesizing module 'uart_transmitter' (69#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/uart/uart_transmitter.v:154]
INFO: [Synth 8-6157] synthesizing module 'uart_sync_flops' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/uart/uart_sync_flops.v:71]
	Parameter Tp bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_value bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'uart_sync_flops' (70#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/uart/uart_sync_flops.v:71]
INFO: [Synth 8-6157] synthesizing module 'uart_receiver' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/uart/uart_receiver.v:198]
	Parameter sr_idle bound to: 4'b0000 
	Parameter sr_rec_start bound to: 4'b0001 
	Parameter sr_rec_bit bound to: 4'b0010 
	Parameter sr_rec_parity bound to: 4'b0011 
	Parameter sr_rec_stop bound to: 4'b0100 
	Parameter sr_check_parity bound to: 4'b0101 
	Parameter sr_rec_prepare bound to: 4'b0110 
	Parameter sr_end_bit bound to: 4'b0111 
	Parameter sr_ca_lc_parity bound to: 4'b1000 
	Parameter sr_wait1 bound to: 4'b1001 
	Parameter sr_push bound to: 4'b1010 
INFO: [Synth 8-6157] synthesizing module 'uart_rfifo' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/uart/uart_rfifo.v:150]
	Parameter fifo_width bound to: 11 - type: integer 
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_pointer_w bound to: 4 - type: integer 
	Parameter fifo_counter_w bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rfifo' (71#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/uart/uart_rfifo.v:150]
INFO: [Synth 8-6155] done synthesizing module 'uart_receiver' (72#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/uart/uart_receiver.v:198]
INFO: [Synth 8-6155] done synthesizing module 'uart_regs' (73#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/uart/uart_regs.v:231]
INFO: [Synth 8-6157] synthesizing module 'uart_debug_if' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/uart/uart_debug_if.v:89]
INFO: [Synth 8-6155] done synthesizing module 'uart_debug_if' (74#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/uart/uart_debug_if.v:89]
INFO: [Synth 8-6155] done synthesizing module 'uart_top' (75#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/uart/uart_top.v:140]
INFO: [Synth 8-6157] synthesizing module 'gpio_top' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/gpio/gpio_top.v:115]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 8 - type: integer 
	Parameter gw bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gpio_top' (76#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/gpio/gpio_top.v:115]
INFO: [Synth 8-6157] synthesizing module 'sd_func_controller' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/flash/sd_func_controller.v:3]
	Parameter IDLE bound to: 8'b00000000 
	Parameter READ bound to: 8'b00000001 
	Parameter WRITE bound to: 8'b00000010 
	Parameter SAVE bound to: 8'b00000011 
	Parameter LOAD bound to: 8'b00000100 
INFO: [Synth 8-6157] synthesizing module 'sd_signal_controller' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/flash/sd_signal_controller.v:3]
	Parameter RST bound to: 0 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000001 
	Parameter CMD0 bound to: 2 - type: integer 
	Parameter CMD55 bound to: 3 - type: integer 
	Parameter CMD41 bound to: 4 - type: integer 
	Parameter POLL_CMD bound to: 5 - type: integer 
	Parameter IDLE bound to: 6 - type: integer 
	Parameter READ_BLOCK bound to: 7 - type: integer 
	Parameter READ_BLOCK_WAIT bound to: 8 - type: integer 
	Parameter READ_BLOCK_DATA bound to: 9 - type: integer 
	Parameter READ_BLOCK_CRC bound to: 10 - type: integer 
	Parameter SEND_CMD bound to: 11 - type: integer 
	Parameter RECEIVE_BYTE_WAIT bound to: 12 - type: integer 
	Parameter RECEIVE_BYTE bound to: 13 - type: integer 
	Parameter WRITE_BLOCK_CMD bound to: 14 - type: integer 
	Parameter WRITE_BLOCK_INIT bound to: 15 - type: integer 
	Parameter WRITE_BLOCK_DATA bound to: 16 - type: integer 
	Parameter WRITE_BLOCK_BYTE bound to: 17 - type: integer 
	Parameter WRITE_BLOCK_WAIT bound to: 18 - type: integer 
	Parameter WRITE_DATA_SIZE bound to: 515 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/flash/sd_signal_controller.v:76]
INFO: [Synth 8-6155] done synthesizing module 'sd_signal_controller' (77#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/flash/sd_signal_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'sd_buf' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.runs/synth_1/.Xil/Vivado-13952-kPC/realtime/sd_buf_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sd_buf' (78#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.runs/synth_1/.Xil/Vivado-13952-kPC/realtime/sd_buf_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/flash/sd_func_controller.v:139]
INFO: [Synth 8-155] case statement is not full and has no default [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/flash/sd_func_controller.v:318]
INFO: [Synth 8-155] case statement is not full and has no default [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/flash/sd_func_controller.v:331]
INFO: [Synth 8-6155] done synthesizing module 'sd_func_controller' (79#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/flash/sd_func_controller.v:3]
WARNING: [Synth 8-7071] port 'o_dirty' of module 'sd_func_controller' is unconnected for instance 'SD' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:241]
WARNING: [Synth 8-7023] instance 'SD' of module 'sd_func_controller' has 24 connections declared, but only 23 given [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:241]
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_top' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/wishbone/wb_conmax_top.v:61]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
	Parameter rf_addr bound to: 4'b1111 
	Parameter pri_sel0 bound to: 2'b10 
	Parameter pri_sel1 bound to: 2'b10 
	Parameter pri_sel2 bound to: 2'b10 
	Parameter pri_sel3 bound to: 2'b10 
	Parameter pri_sel4 bound to: 2'b10 
	Parameter pri_sel5 bound to: 2'b10 
	Parameter pri_sel6 bound to: 2'b10 
	Parameter pri_sel7 bound to: 2'b10 
	Parameter pri_sel8 bound to: 2'b10 
	Parameter pri_sel9 bound to: 2'b10 
	Parameter pri_sel10 bound to: 2'b10 
	Parameter pri_sel11 bound to: 2'b10 
	Parameter pri_sel12 bound to: 2'b10 
	Parameter pri_sel13 bound to: 2'b10 
	Parameter pri_sel14 bound to: 2'b10 
	Parameter pri_sel15 bound to: 2'b10 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_master_if' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/wishbone/wb_conmax_master_if.v:61]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/wishbone/wb_conmax_master_if.v:442]
INFO: [Synth 8-226] default block is never used [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/wishbone/wb_conmax_master_if.v:586]
INFO: [Synth 8-226] default block is never used [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/wishbone/wb_conmax_master_if.v:610]
INFO: [Synth 8-226] default block is never used [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/wishbone/wb_conmax_master_if.v:634]
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_master_if' (80#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/wishbone/wb_conmax_master_if.v:61]
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_slave_if' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/wishbone/wb_conmax_slave_if.v:61]
	Parameter pri_sel bound to: 2'b10 
	Parameter aw bound to: 32 - type: integer 
	Parameter dw bound to: 32 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_arb' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/wishbone/wb_conmax_arb.v:63]
	Parameter grant0 bound to: 3'b000 
	Parameter grant1 bound to: 3'b001 
	Parameter grant2 bound to: 3'b010 
	Parameter grant3 bound to: 3'b011 
	Parameter grant4 bound to: 3'b100 
	Parameter grant5 bound to: 3'b101 
	Parameter grant6 bound to: 3'b110 
	Parameter grant7 bound to: 3'b111 
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_arb' (81#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/wishbone/wb_conmax_arb.v:63]
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_msel' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/wishbone/wb_conmax_msel.v:61]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_pri_enc' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/wishbone/wb_conmax_pri_enc.v:61]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_pri_dec' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/wishbone/wb_conmax_pri_dec.v:61]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_pri_dec' (82#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/wishbone/wb_conmax_pri_dec.v:61]
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_pri_enc' (83#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/wishbone/wb_conmax_pri_enc.v:61]
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_msel' (84#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/wishbone/wb_conmax_msel.v:61]
INFO: [Synth 8-226] default block is never used [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/wishbone/wb_conmax_slave_if.v:296]
INFO: [Synth 8-226] default block is never used [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/wishbone/wb_conmax_slave_if.v:310]
INFO: [Synth 8-226] default block is never used [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/wishbone/wb_conmax_slave_if.v:324]
INFO: [Synth 8-226] default block is never used [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/wishbone/wb_conmax_slave_if.v:352]
INFO: [Synth 8-226] default block is never used [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/wishbone/wb_conmax_slave_if.v:392]
INFO: [Synth 8-226] default block is never used [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/wishbone/wb_conmax_slave_if.v:406]
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_slave_if' (85#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/wishbone/wb_conmax_slave_if.v:61]
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_rf' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/wishbone/wb_conmax_rf.v:61]
	Parameter rf_addr bound to: 4'b1111 
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_rf' (86#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/wishbone/wb_conmax_rf.v:61]
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_top' (87#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/wishbone/wb_conmax_top.v:61]
WARNING: [Synth 8-7071] port 'm2_data_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm2_data_o' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm2_addr_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm2_sel_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm2_we_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm2_cyc_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm2_stb_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm2_ack_o' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm2_err_o' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm2_rty_o' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm3_data_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm3_data_o' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm3_addr_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm3_sel_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm3_we_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm3_cyc_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm3_stb_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm3_ack_o' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm3_err_o' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm3_rty_o' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm4_data_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm4_data_o' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm4_addr_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm4_sel_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm4_we_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm4_cyc_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm4_stb_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm4_ack_o' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm4_err_o' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm4_rty_o' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm5_data_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm5_data_o' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm5_addr_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm5_sel_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm5_we_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm5_cyc_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm5_stb_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm5_ack_o' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm5_err_o' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm5_rty_o' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm6_data_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm6_data_o' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm6_addr_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm6_sel_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm6_we_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm6_cyc_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm6_stb_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm6_ack_o' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm6_err_o' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm6_rty_o' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm7_data_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm7_data_o' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm7_addr_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm7_sel_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm7_we_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm7_cyc_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm7_stb_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm7_ack_o' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm7_err_o' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 'm7_rty_o' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 's4_data_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 's4_data_o' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 's4_addr_o' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 's4_sel_o' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 's4_we_o' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 's4_cyc_o' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 's4_stb_o' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 's4_ack_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 's4_err_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 's4_rty_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 's5_data_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 's5_data_o' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 's5_addr_o' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 's5_sel_o' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 's5_we_o' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 's5_cyc_o' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 's5_stb_o' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 's5_ack_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 's5_err_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 's5_rty_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 's6_data_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 's6_data_o' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 's6_addr_o' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 's6_sel_o' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 's6_we_o' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 's6_cyc_o' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 's6_stb_o' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 's6_ack_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 's6_err_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 's6_rty_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 's7_data_i' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 's7_data_o' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 's7_addr_o' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 's7_sel_o' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 's7_we_o' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
WARNING: [Synth 8-7071] port 's7_cyc_o' of module 'wb_conmax_top' is unconnected for instance 'WISHBONE' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'WISHBONE' of module 'wb_conmax_top' has 242 connections declared, but only 62 given [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:270]
INFO: [Synth 8-6157] synthesizing module 'seg7x16' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/seg7x16.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/seg7x16.v:67]
INFO: [Synth 8-6155] done synthesizing module 'seg7x16' (88#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/seg7x16.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:351]
INFO: [Synth 8-6155] done synthesizing module 'top' (89#1) [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1293.512 ; gain = 33.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1293.512 ; gain = 33.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1293.512 ; gain = 33.895
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.873 . Memory (MB): peak = 1293.512 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sd_buf/sd_buf/sd_buf_in_context.xdc] for cell 'SD/BUF'
Finished Parsing XDC File [g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sd_buf/sd_buf/sd_buf_in_context.xdc] for cell 'SD/BUF'
Parsing XDC File [g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc] for cell 'DDR2/singal_controller/ddr2_ram'
Finished Parsing XDC File [g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc] for cell 'DDR2/singal_controller/ddr2_ram'
Parsing XDC File [g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/clk_wiz_200MHZ/clk_wiz_200MHZ/clk_wiz_200MHZ_in_context.xdc] for cell 'wiz200mhz'
Finished Parsing XDC File [g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/clk_wiz_200MHZ/clk_wiz_200MHZ/clk_wiz_200MHZ_in_context.xdc] for cell 'wiz200mhz'
Parsing XDC File [g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/clk_wiz_25MHZ/clk_wiz_25MHZ/clk_wiz_25MHZ_in_context.xdc] for cell 'wiz25mhz'
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/clk_wiz_25MHZ/clk_wiz_25MHZ/clk_wiz_25MHZ_in_context.xdc:1]
Finished Parsing XDC File [g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/clk_wiz_25MHZ/clk_wiz_25MHZ/clk_wiz_25MHZ_in_context.xdc] for cell 'wiz25mhz'
Parsing XDC File [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/constrs_1/new/wb.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/constrs_1/new/wb.xdc:128]
Finished Parsing XDC File [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/constrs_1/new/wb.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/constrs_1/new/wb.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/constrs_1/new/wb.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1475.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.203 . Memory (MB): peak = 1475.168 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'SD/BUF' at clock pin 'clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 1479.129 ; gain = 219.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 1479.129 ; gain = 219.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[0]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[0]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[10]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[10]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[11]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[11]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[12]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[12]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[1]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[1]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[2]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[2]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[3]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[3]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[4]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[4]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[5]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[5]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[6]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[6]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[7]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[7]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[8]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[8]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[9]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[9]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[0]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[0]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[1]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[1]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[2]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[2]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cas_n. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cas_n. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ck_n. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ck_n. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ck_p. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ck_p. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cke. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cke. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cs_n. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cs_n. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dm[0]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dm[0]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dm[1]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dm[1]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[0]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[0]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[10]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[10]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[11]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[11]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[12]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[12]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[13]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[13]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[14]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[14]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[15]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[15]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[1]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[1]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[2]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[2]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[3]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[3]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[4]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[4]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[5]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[5]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[6]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[6]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[7]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[7]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[8]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[8]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[9]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[9]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_n[0]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_n[0]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_n[1]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_n[1]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_p[0]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_p[0]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_p[1]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_p[1]. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_odt. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_odt. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ras_n. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ras_n. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_we_n. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_we_n. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/sdram/sdram/sdram_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/clk_wiz_25MHZ/clk_wiz_25MHZ/clk_wiz_25MHZ_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  g:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/clk_wiz_25MHZ/clk_wiz_25MHZ/clk_wiz_25MHZ_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for SD/BUF. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DDR2/singal_controller/ddr2_ram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for wiz200mhz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for wiz25mhz. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 1479.129 ; gain = 219.512
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'predictor'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cpu_top'
INFO: [Synth 8-802] inferred FSM for state register 'wbstate_reg' in module 'uart_wb'
INFO: [Synth 8-802] inferred FSM for state register 'tstate_reg' in module 'uart_transmitter'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'uart_receiver'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'wb_conmax_arb'
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/mux.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/decoder.v:37]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s2 |                               00 |                               10
                      s3 |                               01 |                               11
                      s1 |                               10 |                               01
                      s0 |                               11 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'predictor'
WARNING: [Synth 8-327] inferring latch for variable 'DMEM_ena_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cu.v:91]
WARNING: [Synth 8-327] inferring latch for variable 'DMEM_wena_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cu.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'data_type_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cu.v:93]
WARNING: [Synth 8-327] inferring latch for variable 'CBW_sign_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cu.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'mux_pc_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cu.v:96]
WARNING: [Synth 8-327] inferring latch for variable 'mux_rf_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cu.v:97]
WARNING: [Synth 8-327] inferring latch for variable 'mux_rf_DMEM_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cu.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'mux_alu_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cu.v:99]
WARNING: [Synth 8-327] inferring latch for variable 'mux_hi_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cu.v:100]
WARNING: [Synth 8-327] inferring latch for variable 'mux_lo_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cu.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'rf_wena_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cu.v:102]
WARNING: [Synth 8-327] inferring latch for variable 'mov_cond_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cu.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'rf_waddr_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cu.v:104]
WARNING: [Synth 8-327] inferring latch for variable 'alu_aluc_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cu.v:105]
WARNING: [Synth 8-327] inferring latch for variable 'hi_ena_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cu.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'lo_ena_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cu.v:107]
WARNING: [Synth 8-327] inferring latch for variable 'hi_lo_func_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cu.v:108]
WARNING: [Synth 8-327] inferring latch for variable 'EXT1_n_c_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cu.v:109]
WARNING: [Synth 8-327] inferring latch for variable 'EXT16_sign_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cu.v:110]
WARNING: [Synth 8-327] inferring latch for variable 'exception_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cu.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'cause_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cu.v:111]
WARNING: [Synth 8-327] inferring latch for variable 'blockade_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cu.v:112]
WARNING: [Synth 8-327] inferring latch for variable 'branch_flag_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cu.v:113]
WARNING: [Synth 8-327] inferring latch for variable 'branch_fail_pc_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cu.v:114]
WARNING: [Synth 8-327] inferring latch for variable 'LLbit_idata_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cu.v:115]
WARNING: [Synth 8-327] inferring latch for variable 'LLbit_wena_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cu.v:116]
WARNING: [Synth 8-327] inferring latch for variable 'o_rdata1_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/direct.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'o_rdata2_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/direct.v:75]
WARNING: [Synth 8-327] inferring latch for variable 'exc_addr_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cp0.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'int_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cp0.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'a_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/mux.v:68]
WARNING: [Synth 8-327] inferring latch for variable 'b_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/mux.v:68]
WARNING: [Synth 8-327] inferring latch for variable 'carry_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/alu.v:213]
WARNING: [Synth 8-327] inferring latch for variable 'overflow_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/alu.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/mux.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/mux.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/mux.v:112]
WARNING: [Synth 8-327] inferring latch for variable 'data_result_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/hi_lo_function.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'branch_predict_success_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/PipeEXE.v:164]
WARNING: [Synth 8-327] inferring latch for variable 'branch_predict_fail_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/PipeEXE.v:165]
WARNING: [Synth 8-327] inferring latch for variable 'rdata32_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cpmem.v:29]
WARNING: [Synth 8-327] inferring latch for variable 'rdata16_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cpmem.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'rdata8_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cpmem.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'wdata_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cpmem.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'sel_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cpmem.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'o_DMEM_rdata_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/PipeMEM.v:54]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                        000000001 |                             1000
                   iIDLE |                        000000010 |                             0000
                   iREAD |                        000000100 |                             0001
                   dIDLE |                        000001000 |                             0110
                   dREAD |                        000010000 |                             0111
                   WRITE |                        000100000 |                             0010
                     OK1 |                        001000000 |                             0011
                     OK2 |                        010000000 |                             0100
                     OK3 |                        100000000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'cpu_top'
WARNING: [Synth 8-327] inferring latch for variable 'app_cmd_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/sdram/ddr2_signal_controller.v:56]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE2 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wbstate_reg' using encoding 'one-hot' in module 'uart_wb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              000 |                              000
              s_pop_byte |                              001 |                              101
            s_send_start |                              010 |                              001
             s_send_byte |                              011 |                              010
           s_send_parity |                              100 |                              011
             s_send_stop |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tstate_reg' using encoding 'sequential' in module 'uart_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sr_idle |                             0000 |                             0000
            sr_rec_start |                             0001 |                             0001
          sr_rec_prepare |                             0010 |                             0110
              sr_rec_bit |                             0011 |                             0010
              sr_end_bit |                             0100 |                             0111
           sr_rec_parity |                             0101 |                             0011
         sr_ca_lc_parity |                             0110 |                             1000
         sr_check_parity |                             0111 |                             0101
                sr_wait1 |                             1000 |                             1001
             sr_rec_stop |                             1001 |                             0100
                 sr_push |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'sequential' in module 'uart_receiver'
WARNING: [Synth 8-327] inferring latch for variable 'mem_address_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/flash/sd_func_controller.v:97]
WARNING: [Synth 8-327] inferring latch for variable 'mem_idata_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/flash/sd_func_controller.v:98]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  grant0 |                              000 |                              000
                  grant7 |                              001 |                              111
                  grant6 |                              010 |                              110
                  grant5 |                              011 |                              101
                  grant4 |                              100 |                              100
                  grant3 |                              101 |                              011
                  grant2 |                              110 |                              010
                  grant1 |                              111 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'wb_conmax_arb'
WARNING: [Synth 8-327] inferring latch for variable 'show_data_reg' [G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/top.v:345]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 1479.129 ; gain = 219.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   64 Bit       Adders := 3     
	  32 Input   64 Bit       Adders := 2     
	   2 Input   64 Bit       Adders := 1     
	   3 Input   63 Bit       Adders := 62    
	   2 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 18    
	   3 Input   32 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 5     
	   2 Input    3 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                9 Bit    Wide XORs := 1     
	                8 Bit    Wide XORs := 1     
	                7 Bit    Wide XORs := 1     
	                6 Bit    Wide XORs := 1     
	                5 Bit    Wide XORs := 1     
+---Registers : 
	              128 Bit    Registers := 3     
	               56 Bit    Registers := 1     
	               32 Bit    Registers := 71    
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 20    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 19    
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 15    
	                3 Bit    Registers := 21    
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 1471  
+---Muxes : 
	   2 Input  128 Bit        Muxes := 2     
	   4 Input  128 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 67    
	   6 Input   64 Bit        Muxes := 3     
	   2 Input   63 Bit        Muxes := 62    
	   2 Input   32 Bit        Muxes := 55    
	   6 Input   32 Bit        Muxes := 6     
	  14 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 9     
	   2 Input   24 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   7 Input   16 Bit        Muxes := 3     
	   2 Input   11 Bit        Muxes := 2     
	  11 Input   11 Bit        Muxes := 1     
	   8 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	  20 Input   10 Bit        Muxes := 2     
	   9 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 9     
	  11 Input    8 Bit        Muxes := 3     
	  75 Input    8 Bit        Muxes := 1     
	  85 Input    8 Bit        Muxes := 3     
	   6 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 35    
	   4 Input    8 Bit        Muxes := 4     
	   9 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   6 Input    7 Bit        Muxes := 2     
	   3 Input    7 Bit        Muxes := 1     
	  33 Input    6 Bit        Muxes := 1     
	   8 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 28    
	   4 Input    5 Bit        Muxes := 2     
	   8 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 5     
	   6 Input    5 Bit        Muxes := 1     
	  20 Input    5 Bit        Muxes := 2     
	  85 Input    4 Bit        Muxes := 6     
	   2 Input    4 Bit        Muxes := 16    
	   4 Input    4 Bit        Muxes := 5     
	   3 Input    4 Bit        Muxes := 2     
	   9 Input    4 Bit        Muxes := 1     
	  11 Input    4 Bit        Muxes := 3     
	   6 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 128   
	  85 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 9     
	   6 Input    3 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 17    
	  11 Input    3 Bit        Muxes := 1     
	  20 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 2     
	   8 Input    3 Bit        Muxes := 80    
	  57 Input    3 Bit        Muxes := 80    
	   4 Input    2 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 46    
	  85 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	  20 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 455   
	   6 Input    1 Bit        Muxes := 39    
	  14 Input    1 Bit        Muxes := 4     
	  12 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 651   
	  11 Input    1 Bit        Muxes := 13    
	   3 Input    1 Bit        Muxes := 38    
	  75 Input    1 Bit        Muxes := 1     
	  85 Input    1 Bit        Muxes := 16    
	   4 Input    1 Bit        Muxes := 31    
	   9 Input    1 Bit        Muxes := 9     
	  20 Input    1 Bit        Muxes := 12    
	   8 Input    1 Bit        Muxes := 82    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:01:48 . Memory (MB): peak = 1479.129 ; gain = 219.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+-------------+---------------+----------------+
|Module Name | RTL Object  | Depth x Width | Implemented As | 
+------------+-------------+---------------+----------------+
|cu          | mux_rf_DMEM | 128x1         | LUT            | 
|cu          | mux_alu     | 128x4         | LUT            | 
|cu          | rf_wena     | 128x1         | LUT            | 
|cu          | alu_aluc    | 128x4         | LUT            | 
+------------+-------------+---------------+----------------+


Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+----------------------------------------+-----------+----------------------+-------------+
|Module Name | RTL Object                             | Inference | Size (Depth x Width) | Primitives  | 
+------------+----------------------------------------+-----------+----------------------+-------------+
|i_0/UART    | regs/receiver/fifo_rx/rfifo/ram_reg    | Implied   | 16 x 8               | RAM32M x 2	 | 
|i_0/UART    | regs/transmitter/fifo_tx/tfifo/ram_reg | Implied   | 16 x 8               | RAM32M x 2	 | 
+------------+----------------------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:42 ; elapsed = 00:01:56 . Memory (MB): peak = 1479.129 ; gain = 219.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:49 ; elapsed = 00:02:02 . Memory (MB): peak = 1479.129 ; gain = 219.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+----------------------------------------+-----------+----------------------+-------------+
|Module Name | RTL Object                             | Inference | Size (Depth x Width) | Primitives  | 
+------------+----------------------------------------+-----------+----------------------+-------------+
|i_0/UART    | regs/receiver/fifo_rx/rfifo/ram_reg    | Implied   | 16 x 8               | RAM32M x 2	 | 
|i_0/UART    | regs/transmitter/fifo_tx/tfifo/ram_reg | Implied   | 16 x 8               | RAM32M x 2	 | 
+------------+----------------------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:59 ; elapsed = 00:02:13 . Memory (MB): peak = 1504.305 ; gain = 244.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:06 ; elapsed = 00:02:20 . Memory (MB): peak = 1513.746 ; gain = 254.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:06 ; elapsed = 00:02:20 . Memory (MB): peak = 1513.746 ; gain = 254.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:09 ; elapsed = 00:02:23 . Memory (MB): peak = 1513.746 ; gain = 254.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:09 ; elapsed = 00:02:23 . Memory (MB): peak = 1513.746 ; gain = 254.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:09 ; elapsed = 00:02:24 . Memory (MB): peak = 1513.746 ; gain = 254.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:10 ; elapsed = 00:02:24 . Memory (MB): peak = 1513.746 ; gain = 254.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |clk_wiz_200MHZ |         1|
|2     |clk_wiz_25MHZ  |         1|
|3     |sdram          |         1|
|4     |sd_buf         |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_200MHZ |     1|
|2     |clk_wiz_25MHZ  |     1|
|3     |sd_buf         |     1|
|4     |sdram          |     1|
|5     |BUFG           |    12|
|6     |CARRY4         |  1850|
|7     |LUT1           |   385|
|8     |LUT2           |  3295|
|9     |LUT3           |  2930|
|10    |LUT4           |  3236|
|11    |LUT5           |  3263|
|12    |LUT6           |  5869|
|13    |MUXF7          |   432|
|14    |MUXF8          |   144|
|15    |RAM32M         |     4|
|16    |FDCE           |  3405|
|17    |FDPE           |   201|
|18    |FDRE           |  1159|
|19    |FDSE           |    55|
|20    |LD             |   547|
|21    |LDC            |   222|
|22    |LDP            |     1|
|23    |IBUF           |    19|
|24    |OBUF           |    29|
|25    |OBUFT          |    11|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:10 ; elapsed = 00:02:24 . Memory (MB): peak = 1513.746 ; gain = 254.129
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 53 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:49 ; elapsed = 00:02:11 . Memory (MB): peak = 1513.746 ; gain = 68.512
Synthesis Optimization Complete : Time (s): cpu = 00:02:10 ; elapsed = 00:02:24 . Memory (MB): peak = 1513.746 ; gain = 254.129
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.566 . Memory (MB): peak = 1525.930 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3200 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1525.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 774 instances were transformed.
  LD => LDCE: 547 instances
  LDC => LDCE: 222 instances
  LDP => LDPE: 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
246 Infos, 161 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:25 ; elapsed = 00:02:44 . Memory (MB): peak = 1525.930 ; gain = 266.312
INFO: [Common 17-1381] The checkpoint 'G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.runs/synth_1/top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1525.930 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 27 01:26:42 2021...
