#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Mar 14 20:23:01 2020
# Process ID: 4987
# Current directory: /home/lixuanyi/int_cir_comp/freedom
# Command line: vivado
# Log file: /home/lixuanyi/int_cir_comp/freedom/vivado.log
# Journal file: /home/lixuanyi/int_cir_comp/freedom/vivado.jou
#-----------------------------------------------------------
start_gui
create_project E310 /home/lixuanyi/int_cir_comp/vivado-proj/E310 -part xc7a35ticsg324-1L
add_files -norecurse {/home/lixuanyi/int_cir_comp/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v /home/lixuanyi/int_cir_comp/freedom/sifive-blocks/vsrc/SRLatch.v /home/lixuanyi/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v /home/lixuanyi/int_cir_comp/rocket-chip/src/main/resources/vsrc/plusarg_reader.v /home/lixuanyi/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v /home/lixuanyi/int_cir_comp/freedom/builds/e300artydevkit/obj/ip/mmcm/mmcm.veo /home/lixuanyi/int_cir_comp/freedom/builds/e300artydevkit/obj/ip/reset_sys/reset_sys.vho}
import_files -force -norecurse
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
export_ip_user_files -of_objects  [get_files /home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/obj/ip/mmcm/mmcm.veo] -no_script -reset -force -quiet
remove_files  /home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/obj/ip/mmcm/mmcm.veo
export_ip_user_files -of_objects  [get_files /home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/obj/ip/reset_sys/reset_sys.vho] -no_script -reset -force -quiet
remove_files  /home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/obj/ip/reset_sys/reset_sys.vho
import_files -norecurse {/home/lixuanyi/int_cir_comp/freedom/builds/e300artydevkit/obj/ip/mmcm/mmcm.xci /home/lixuanyi/int_cir_comp/freedom/builds/e300artydevkit/obj/ip/reset_sys/reset_sys.xci}
export_ip_user_files -of_objects  [get_files  {/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/ip/mmcm/mmcm.xci /home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/ip/reset_sys/reset_sys.xci}] -lib_map_path [list {modelsim=/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.cache/compile_simlib/modelsim} {questa=/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.cache/compile_simlib/questa} {ies=/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.cache/compile_simlib/ies} {xcelium=/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.cache/compile_simlib/xcelium} {vcs=/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.cache/compile_simlib/vcs} {riviera=/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.cache/compile_simlib/riviera}] -force -quiet
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
import_files -norecurse {/home/lixuanyi/int_cir_comp/freedom/builds/e300artydevkit/sifiveTestbench.v /home/lixuanyi/int_cir_comp/freedom/builds/e300artydevkit/PowerOnResetFPGAOnly.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
