{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706680474886 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706680474886 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 31 09:24:34 2024 " "Processing started: Wed Jan 31 09:24:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706680474886 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680474886 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CAD_VGA_Quartus -c CAD_VGA_Quartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off CAD_VGA_Quartus -c CAD_VGA_Quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680474886 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706680475407 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706680475407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cad_vga_quartus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cad_vga_quartus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CAD_VGA_Quartus-CAD_VGA_Quartus " "Found design unit 1: CAD_VGA_Quartus-CAD_VGA_Quartus" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706680485896 ""} { "Info" "ISGN_ENTITY_NAME" "1 CAD_VGA_Quartus " "Found entity 1: CAD_VGA_Quartus" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706680485896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680485896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/game.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/game.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Game-Behavioral " "Found design unit 1: Game-Behavioral" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706680485900 ""} { "Info" "ISGN_ENTITY_NAME" "1 Game " "Found entity 1: Game" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706680485900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680485900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/neonblaster_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/neonblaster_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NeonBlaster_pkg " "Found design unit 1: NeonBlaster_pkg" {  } { { "src/NeonBlaster_pkg.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/NeonBlaster_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706680485903 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 NeonBlaster_pkg-body " "Found design unit 2: NeonBlaster_pkg-body" {  } { { "src/NeonBlaster_pkg.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/NeonBlaster_pkg.vhd" 337 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706680485903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680485903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_controller-Behavioral " "Found design unit 1: VGA_controller-Behavioral" {  } { { "src/VGA_controller.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/VGA_controller.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706680485905 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "src/VGA_controller.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/VGA_controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706680485905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680485905 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CAD_VGA_Quartus " "Elaborating entity \"CAD_VGA_Quartus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706680485958 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR CAD_VGA_Quartus.vhd(40) " "VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(40): used implicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706680485967 "|CAD_VGA_Quartus"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA CAD_VGA_Quartus.vhd(41) " "VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(41): used implicit default value for signal \"DRAM_BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706680485967 "|CAD_VGA_Quartus"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N CAD_VGA_Quartus.vhd(42) " "VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(42): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706680485967 "|CAD_VGA_Quartus"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE CAD_VGA_Quartus.vhd(43) " "VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(43): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706680485967 "|CAD_VGA_Quartus"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK CAD_VGA_Quartus.vhd(44) " "VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(44): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706680485967 "|CAD_VGA_Quartus"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N CAD_VGA_Quartus.vhd(45) " "VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(45): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706680485967 "|CAD_VGA_Quartus"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_LDQM CAD_VGA_Quartus.vhd(47) " "VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(47): used implicit default value for signal \"DRAM_LDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706680485967 "|CAD_VGA_Quartus"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N CAD_VGA_Quartus.vhd(48) " "VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(48): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706680485968 "|CAD_VGA_Quartus"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_UDQM CAD_VGA_Quartus.vhd(49) " "VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(49): used implicit default value for signal \"DRAM_UDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706680485968 "|CAD_VGA_Quartus"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N CAD_VGA_Quartus.vhd(50) " "VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(50): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706680485968 "|CAD_VGA_Quartus"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SD_CLK CAD_VGA_Quartus.vhd(53) " "VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(53): used implicit default value for signal \"SD_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706680485968 "|CAD_VGA_Quartus"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RESET CAD_VGA_Quartus.vhd(118) " "Verilog HDL or VHDL warning at CAD_VGA_Quartus.vhd(118): object \"RESET\" assigned a value but never read" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1706680485968 "|CAD_VGA_Quartus"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:VGA_Control " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:VGA_Control\"" {  } { { "CAD_VGA_Quartus.vhd" "VGA_Control" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706680486002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Game Game:VGA_SQ " "Elaborating entity \"Game\" for hierarchy \"Game:VGA_SQ\"" {  } { { "CAD_VGA_Quartus.vhd" "VGA_SQ" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706680486019 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enemies Game.vhd(131) " "VHDL Process Statement warning at Game.vhd(131): inferring latch(es) for signal or variable \"enemies\", which holds its previous value in one or more paths through the process" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 131 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706680486101 "|CAD_VGA_Quartus|Game:VGA_SQ"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "player Game.vhd(131) " "VHDL Process Statement warning at Game.vhd(131): inferring latch(es) for signal or variable \"player\", which holds its previous value in one or more paths through the process" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 131 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706680486113 "|CAD_VGA_Quartus|Game:VGA_SQ"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EnemyMoveLimit Game.vhd(131) " "VHDL Process Statement warning at Game.vhd(131): inferring latch(es) for signal or variable \"EnemyMoveLimit\", which holds its previous value in one or more paths through the process" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 131 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706680486125 "|CAD_VGA_Quartus|Game:VGA_SQ"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "game Game.vhd(256) " "VHDL warning at Game.vhd(256): sensitivity list already contains game" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 256 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680486125 "|CAD_VGA_Quartus|Game:VGA_SQ"}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"1111111111111\" 13 12 Game.vhd(294) " "VHDL Expression error at Game.vhd(294): expression \"\"1111111111111\"\" has 13 elements ; expected 12 elements." {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 294 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1706680486148 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Game:VGA_SQ " "Can't elaborate user hierarchy \"Game:VGA_SQ\"" {  } { { "CAD_VGA_Quartus.vhd" "VGA_SQ" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 138 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706680486188 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706680486342 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jan 31 09:24:46 2024 " "Processing ended: Wed Jan 31 09:24:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706680486342 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706680486342 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706680486342 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680486342 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 17 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 17 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680486992 ""}
