<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/arm/utility.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_9e929c73feaf15d3695ce4c76b483065.html">arm</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">utility.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="arm_2utility_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2009-2014, 2016-2019 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * Authors: Ali Saidi</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arm_2utility_8hh.html">arch/arm/utility.hh</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &lt;memory&gt;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2arm_2faults_8hh.html">arch/arm/faults.hh</a>&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arm_2isa__traits_8hh.html">arch/arm/isa_traits.hh</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2arm_2system_8hh.html">arch/arm/system.hh</a>&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arm_2tlb_8hh.html">arch/arm/tlb.hh</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arm_2vtophys_8hh.html">arch/arm/vtophys.hh</a>&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2base_8hh.html">cpu/base.hh</a>&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2checker_2cpu_8hh.html">cpu/checker/cpu.hh</a>&quot;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="fs__translating__port__proxy_8hh.html">mem/fs_translating_port_proxy.hh</a>&quot;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="full__system_8hh.html">sim/full_system.hh</a>&quot;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceArmISA.html">ArmISA</a> {</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a9d47fac71b0f1177d1bccd36a134d08d">   58</a></span>&#160;<a class="code" href="namespaceArmISA.html#a9d47fac71b0f1177d1bccd36a134d08d">initCPU</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keywordtype">int</span> cpuId)</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;{</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <span class="comment">// Reset CP15?? What does that mean -- ali</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <span class="comment">// FPEXC.EN = 0</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    <span class="keyword">static</span> <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="namespaceStats.html#ab9cd159e7f4ac914ca3db1a14ff1d8a8">reset</a> = std::make_shared&lt;Reset&gt;();</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    reset-&gt;invoke(tc);</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;}</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;uint64_t</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a9d6a8a495fda3a18828c10e9f22d4fd1">   69</a></span>&#160;<a class="code" href="namespaceArmISA.html#a9d6a8a495fda3a18828c10e9f22d4fd1">getArgument</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keywordtype">int</span> &amp;number, uint16_t size, <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#a34f1e0260a3bfa397bda36736e2caa41">fp</a>)</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;{</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>) {</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;getArgument() only implemented for full system mode.\n&quot;</span>);</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        M5_DUMMY_RETURN</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    }</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <span class="keywordflow">if</span> (fp)</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;getArgument(): Floating point arguments not implemented\n&quot;</span>);</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespaceArmISA.html#a24a144e8bb48dfc6573d7027cafd199b">inAArch64</a>(tc)) {</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        <span class="keywordflow">if</span> (size == (uint16_t)(-1))</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;            size = <span class="keyword">sizeof</span>(uint64_t);</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        <span class="keywordflow">if</span> (number &lt; 8 <span class="comment">/*NumArgumentRegs64*/</span>) {</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;               <span class="keywordflow">return</span> tc-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(number);</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;getArgument(): No support reading stack args for AArch64\n&quot;</span>);</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        }</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        <span class="keywordflow">if</span> (size == (uint16_t)(-1))</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;            <span class="comment">// todo: should this not be sizeof(uint32_t) rather?</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;            size = <a class="code" href="namespaceArmISA.html#a8aee566332322d614d91755eba76bbd7">ArmISA::MachineBytes</a>;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        <span class="keywordflow">if</span> (number &lt; <a class="code" href="namespaceArmISA.html#a2be5f0fc62327c298d9b7b646772cd7b">NumArgumentRegs</a>) {</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;            <span class="comment">// If the argument is 64 bits, it must be in an even regiser</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;            <span class="comment">// number. Increment the number here if it isn&#39;t even.</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;            <span class="keywordflow">if</span> (size == <span class="keyword">sizeof</span>(uint64_t)) {</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;                <span class="keywordflow">if</span> ((number % 2) != 0)</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;                    number++;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                <span class="comment">// Read the two halves of the data. Number is inc here to</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                <span class="comment">// get the second half of the 64 bit reg.</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                uint64_t tmp;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                tmp = tc-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(number++);</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                tmp |= tc-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(number) &lt;&lt; 32;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                <span class="keywordflow">return</span> tmp;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;               <span class="keywordflow">return</span> tc-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(number);</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;            }</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceArmISA.html#a374fc69ddc2f21b9b13d2dcdcad3531f">sp</a> = tc-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceArmISA.html#a5f2fa736ead4cd563dc7856cf712464f">StackPointerReg</a>);</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;            <a class="code" href="classPortProxy.html">PortProxy</a> &amp;vp = tc-&gt;<a class="code" href="classThreadContext.html#a492b606f90dbfda70bd8de5650ac7088">getVirtProxy</a>();</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;            uint64_t arg;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;            <span class="keywordflow">if</span> (size == <span class="keyword">sizeof</span>(uint64_t)) {</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                <span class="comment">// If the argument is even it must be aligned</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                <span class="keywordflow">if</span> ((number % 2) != 0)</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                    number++;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                arg = vp.<a class="code" href="classPortProxy.html#a77ddabedf90196adc78a51fc794d224a">read</a>&lt;uint64_t&gt;(sp +</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                        (number-<a class="code" href="namespaceArmISA.html#a2be5f0fc62327c298d9b7b646772cd7b">NumArgumentRegs</a>) * <span class="keyword">sizeof</span>(uint32_t));</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                <span class="comment">// since two 32 bit args == 1 64 bit arg, increment number</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;                number++;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                arg = vp.<a class="code" href="classPortProxy.html#a77ddabedf90196adc78a51fc794d224a">read</a>&lt;uint32_t&gt;(sp +</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                               (number-<a class="code" href="namespaceArmISA.html#a2be5f0fc62327c298d9b7b646772cd7b">NumArgumentRegs</a>) * <span class="keyword">sizeof</span>(uint32_t));</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;            }</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;            <span class="keywordflow">return</span> arg;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        }</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    }</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;getArgument() should always return\n&quot;</span>);</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;}</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a0301c1ac34ba4e44346f4e9af386b7ab">  131</a></span>&#160;<a class="code" href="namespaceArmISA.html#a0301c1ac34ba4e44346f4e9af386b7ab">skipFunction</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;{</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> newPC = tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>();</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespaceArmISA.html#a24a144e8bb48dfc6573d7027cafd199b">inAArch64</a>(tc)) {</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        newPC.set(tc-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fabafdd3dbc6d6ee3fc05507f59ac36d81">INTREG_X30</a>));</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        newPC.set(tc-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceArmISA.html#a5f2b34918bd01003c015f3609a4cca14">ReturnAddressReg</a>) &amp; ~<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1));</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    }</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <a class="code" href="classCheckerCPU.html">CheckerCPU</a> *checker = tc-&gt;<a class="code" href="classThreadContext.html#a594e114a4cc2ff653bc8a30fe49b986b">getCheckerCpuPtr</a>();</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <span class="keywordflow">if</span> (checker) {</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#aa14e914ae572dfff033c3efb3d06d896">pcStateNoRecord</a>(newPC);</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>(newPC);</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    }</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;}</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a72708f62169900b9522663e73a5a753b">  149</a></span>&#160;<a class="code" href="namespaceArmISA.html#a72708f62169900b9522663e73a5a753b">copyVecRegs</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *src, <a class="code" href="classThreadContext.html">ThreadContext</a> *dest)</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;{</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <span class="keyword">auto</span> src_mode = <a class="code" href="structRenameMode.html#ab0d8182dcf6c51f79f64392a08b9afdf">RenameMode&lt;ArmISA::ISA&gt;::mode</a>(src-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>());</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <span class="comment">// The way vector registers are copied (VecReg vs VecElem) is relevant</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <span class="comment">// in the O3 model only.</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <span class="keywordflow">if</span> (src_mode == Enums::Full) {</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> idx = 0; idx &lt; <a class="code" href="namespaceArmISA.html#ad57105cb3da8df4419f2cdd99e4494f7">NumVecRegs</a>; idx++)</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;            dest-&gt;<a class="code" href="classThreadContext.html#a31018b1d89fe7d666efc72f1897e1b5f">setVecRegFlat</a>(idx, src-&gt;<a class="code" href="classThreadContext.html#ac94929c2d43f8cc8154c7f476173a841">readVecRegFlat</a>(idx));</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> idx = 0; idx &lt; <a class="code" href="namespaceArmISA.html#ad57105cb3da8df4419f2cdd99e4494f7">NumVecRegs</a>; idx++)</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> elem_idx = 0; elem_idx &lt; <a class="code" href="namespaceArmISA.html#ab218c9299a312416b15409df8845fa5d">NumVecElemPerVecReg</a>; elem_idx++)</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;                dest-&gt;<a class="code" href="classThreadContext.html#a5ed12f21a862dc0026a8816d5272bf98">setVecElemFlat</a>(</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;                    idx, elem_idx, src-&gt;<a class="code" href="classThreadContext.html#a38f609e6fa97ddba38409b51ce46bbe5">readVecElemFlat</a>(idx, elem_idx));</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    }</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;}</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a704e27d64f779615b5ec5141b94b2711">  167</a></span>&#160;<a class="code" href="namespaceArmISA.html#a704e27d64f779615b5ec5141b94b2711">copyRegs</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *src, <a class="code" href="classThreadContext.html">ThreadContext</a> *dest)</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;{</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="namespaceArmISA.html#a806ce965bc2fe1e6989928de7d63b733">NumIntRegs</a>; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++)</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        dest-&gt;<a class="code" href="classThreadContext.html#af5ba61c412683b28c0650337eb09d57c">setIntRegFlat</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, src-&gt;<a class="code" href="classThreadContext.html#a5020bb8a7861e0f9a06c49248b5f397c">readIntRegFlat</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="namespaceArmISA.html#abec5e2109198c6625b3d4952db153fff">NumFloatRegs</a>; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++)</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        dest-&gt;<a class="code" href="classThreadContext.html#abc720169d0e3f5f99a4414822d386eac">setFloatRegFlat</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, src-&gt;<a class="code" href="classThreadContext.html#a40439a17173175ef883a9cd6faf37aef">readFloatRegFlat</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="namespaceArmISA.html#a9c8cc0ef93d80b0a0e44d4189d29b6ec">NumCCRegs</a>; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++)</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        dest-&gt;<a class="code" href="classThreadContext.html#ac394cf627b03699f1db35e3b6f4b5b21">setCCReg</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, src-&gt;<a class="code" href="classThreadContext.html#a5f5b790ae209abd004a5b2b02c1bd855">readCCReg</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="namespaceArmISA.html#af51c226f6d8f413a1d210ea0c9ece771">NumMiscRegs</a>; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++)</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <a class="code" href="namespaceArmISA.html#a72708f62169900b9522663e73a5a753b">copyVecRegs</a>(src, dest);</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <span class="comment">// setMiscReg &quot;with effect&quot; will set the misc register mapping correctly.</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="comment">// e.g. updateRegMap(val)</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>, src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>));</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <span class="comment">// Copy over the PC State</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>(src-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>());</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <span class="comment">// Invalidate the tlb misc register cache</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classArmISA_1_1TLB.html">TLB</a> *<span class="keyword">&gt;</span>(dest-&gt;<a class="code" href="classThreadContext.html#a2a9e2f3b0b81225d34ce2e840dbc43eb">getITBPtr</a>())-&gt;invalidateMiscReg();</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classArmISA_1_1TLB.html">TLB</a> *<span class="keyword">&gt;</span>(dest-&gt;<a class="code" href="classThreadContext.html#a53bfdd465a582069be1d45a0e5ecf3c8">getDTBPtr</a>())-&gt;invalidateMiscReg();</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;}</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a1dbc6978c271916aec737e48db240458">  196</a></span>&#160;<a class="code" href="namespaceArmISA.html#a1dbc6978c271916aec737e48db240458">sendEvent</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;{</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <span class="keywordflow">if</span> (tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca309489dd7ba7778d15ee0407215a20a4">MISCREG_SEV_MAILBOX</a>) == 0) {</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        <span class="comment">// Post Interrupt and wake cpu if needed</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr</a>()-&gt;<a class="code" href="classBaseCPU.html#ade0433c5dc5127f1d65b10b8f090b8a3">postInterrupt</a>(tc-&gt;<a class="code" href="classThreadContext.html#a9ffd283cc1a80721d5baf84ae2ee4d00">threadId</a>(), <a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa397eab29ef44121fc27ae29a330fc03a">INT_SEV</a>, 0);</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    }</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;}</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">  205</a></span>&#160;<a class="code" href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">inSecureState</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;{</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    SCR scr = <a class="code" href="namespaceArmISA.html#a24a144e8bb48dfc6573d7027cafd199b">inAArch64</a>(tc) ? tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca25e01e2437793648b59e468b134153e4">MISCREG_SCR_EL3</a>) :</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>);</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classArmSystem.html#a4f2481881215d884fdc1b2c5d63a2c15">ArmSystem::haveSecurity</a>(tc) &amp;&amp; <a class="code" href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">inSecureState</a>(</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        scr, tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>));</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;}</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="keyword">inline</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#abb102c52a026c1bd25b4332d38edd8b0">  214</a></span>&#160;<a class="code" href="namespaceArmISA.html#abb102c52a026c1bd25b4332d38edd8b0">isSecureBelowEL3</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;{</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    SCR scr = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca25e01e2437793648b59e468b134153e4">MISCREG_SCR_EL3</a>);</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classArmSystem.html#abd9e0b33cfbfb2742ff1131b31fe37bb">ArmSystem::haveEL</a>(tc, <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">EL3</a>) &amp;&amp; scr.ns == 0;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;}</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a24a144e8bb48dfc6573d7027cafd199b">  221</a></span>&#160;<a class="code" href="namespaceArmISA.html#a24a144e8bb48dfc6573d7027cafd199b">inAArch64</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;{</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    CPSR cpsr = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>);</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <span class="keywordflow">return</span> opModeIs64((<a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a>) (uint8_t) cpsr.mode);</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;}</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a55fd78a34f452df0391bc46926724034">  228</a></span>&#160;<a class="code" href="namespaceArmISA.html#a55fd78a34f452df0391bc46926724034">longDescFormatInUse</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;{</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    TTBCR ttbcr = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5bfc9d84a913f4403092c34f4fdb68f0">MISCREG_TTBCR</a>);</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classArmSystem.html#a8abff4839654cfbb8f11a5efe3fc72cf">ArmSystem::haveLPAE</a>(tc) &amp;&amp; ttbcr.eae;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;}</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a7d8af459939ceeced0ecf69392d696c9">  235</a></span>&#160;<a class="code" href="namespaceArmISA.html#a7d8af459939ceeced0ecf69392d696c9">readMPIDR</a>(<a class="code" href="classArmSystem.html">ArmSystem</a> *arm_sys, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;{</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <span class="keyword">const</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> current_el = <a class="code" href="namespaceArmISA.html#a7d0efb0cabf7164c98bf8eddda31c1a8">currEL</a>(tc);</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> is_secure = <a class="code" href="namespaceArmISA.html#abb102c52a026c1bd25b4332d38edd8b0">isSecureBelowEL3</a>(tc);</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="keywordflow">switch</span> (current_el) {</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daec94daab9638b134b5dcc5b226c7c9c8">EL0</a>:</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        <span class="comment">// Note: in MsrMrs instruction we read the register value before</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        <span class="comment">// checking access permissions. This means that EL0 entry must</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;        <span class="comment">// be part of the table even if MPIDR is not accessible in user</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        <span class="comment">// mode.</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        <a class="code" href="logging_8hh.html#abb243c15dfbeedf4ae64aa213f4f18c7">warn_once</a>(<span class="stringliteral">&quot;Trying to read MPIDR at EL0\n&quot;</span>);</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        <a class="code" href="compiler_8hh.html#af11a60640164f7def0b5a1dac3cdb63b">M5_FALLTHROUGH</a>;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>:</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classArmSystem.html#abd9e0b33cfbfb2742ff1131b31fe37bb">ArmSystem::haveEL</a>(tc, <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a>) &amp;&amp; !is_secure)</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;            <span class="keywordflow">return</span> tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca63d2a38c0aca156fe162a9a108067697">MISCREG_VMPIDR_EL2</a>);</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a24466240cd2c03c11f6e044d4ac11d93">getMPIDR</a>(arm_sys, tc);</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a>:</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">EL3</a>:</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a24466240cd2c03c11f6e044d4ac11d93">getMPIDR</a>(arm_sys, tc);</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Invalid EL for reading MPIDR register\n&quot;</span>);</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    }</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;}</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a24466240cd2c03c11f6e044d4ac11d93">  263</a></span>&#160;<a class="code" href="namespaceArmISA.html#a24466240cd2c03c11f6e044d4ac11d93">getMPIDR</a>(<a class="code" href="classArmSystem.html">ArmSystem</a> *arm_sys, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;{</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <span class="comment">// Multiprocessor Affinity Register MPIDR from Cortex(tm)-A15 Technical</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <span class="comment">// Reference Manual</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="comment">// bit   31 - Multi-processor extensions available</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    <span class="comment">// bit   30 - Uni-processor system</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <span class="comment">// bit   24 - Multi-threaded cores</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <span class="comment">// bit 11-8 - Cluster ID</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <span class="comment">// bit  1-0 - CPU ID</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <span class="comment">// We deliberately extend both the Cluster ID and CPU ID fields to allow</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <span class="comment">// for simulation of larger systems</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    assert((0 &lt;= tc-&gt;<a class="code" href="classThreadContext.html#a68fd2366a3d5690409cd974c54d64aa7">cpuId</a>()) &amp;&amp; (tc-&gt;<a class="code" href="classThreadContext.html#a68fd2366a3d5690409cd974c54d64aa7">cpuId</a>() &lt; 256));</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    assert(tc-&gt;<a class="code" href="classThreadContext.html#a3396ebd3c1fccbb83e4585ec4bc235c9">socketId</a>() &lt; 65536);</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    <span class="keywordflow">if</span> (arm_sys-&gt;<a class="code" href="classSystem.html#a5d821547fd621cd20ebeb310952c1912">multiThread</a>) {</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;       <span class="keywordflow">return</span> 0x80000000 | <span class="comment">// multiprocessor extensions available</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;              0x01000000 | <span class="comment">// multi-threaded cores</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;              tc-&gt;<a class="code" href="classThreadContext.html#af8521a9f618db8c70a3291240a166abf">contextId</a>();</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (arm_sys-&gt;<a class="code" href="classArmSystem.html#a7a0ac17393e51e546cca5bfc7a804958">multiProc</a>) {</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;       <span class="keywordflow">return</span> 0x80000000 | <span class="comment">// multiprocessor extensions available</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;              tc-&gt;<a class="code" href="classThreadContext.html#a68fd2366a3d5690409cd974c54d64aa7">cpuId</a>() | tc-&gt;<a class="code" href="classThreadContext.html#a3396ebd3c1fccbb83e4585ec4bc235c9">socketId</a>() &lt;&lt; 8;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;       <span class="keywordflow">return</span> 0x80000000 |  <span class="comment">// multiprocessor extensions available</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;              0x40000000 |  <span class="comment">// in up system</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;              tc-&gt;<a class="code" href="classThreadContext.html#a68fd2366a3d5690409cd974c54d64aa7">cpuId</a>() | tc-&gt;<a class="code" href="classThreadContext.html#a3396ebd3c1fccbb83e4585ec4bc235c9">socketId</a>() &lt;&lt; 8;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    }</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;}</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#af131e4106f967b76540fcbdd084da71b">  293</a></span>&#160;<a class="code" href="namespaceArmISA.html#af131e4106f967b76540fcbdd084da71b">ELIs64</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> <a class="code" href="namespaceArmISA.html#a536bb38d0b4534415c908e6796c9685b">el</a>)</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;{</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <span class="keywordflow">return</span> !<a class="code" href="namespaceArmISA.html#abf6ca896d3fd317eec17d4b55723b8ba">ELIs32</a>(tc, el);</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;}</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#abf6ca896d3fd317eec17d4b55723b8ba">  299</a></span>&#160;<a class="code" href="namespaceArmISA.html#abf6ca896d3fd317eec17d4b55723b8ba">ELIs32</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> <a class="code" href="namespaceArmISA.html#a536bb38d0b4534415c908e6796c9685b">el</a>)</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;{</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    <span class="keywordtype">bool</span> known, aarch32;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    std::tie(known, aarch32) = <a class="code" href="namespaceArmISA.html#ac8b68a74d6364ddab858d98bfe3ceabd">ELUsingAArch32K</a>(tc, el);</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    <a class="code" href="logging_8hh.html#af5c59b879d6a32dc657018ab3d30198f">panic_if</a>(!known, <span class="stringliteral">&quot;EL state is UNKNOWN&quot;</span>);</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    <span class="keywordflow">return</span> aarch32;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;}</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#aeb752480f8ccbb6fe5119361665a5461">  308</a></span>&#160;<a class="code" href="namespaceArmISA.html#aeb752480f8ccbb6fe5119361665a5461">ELIsInHost</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> <a class="code" href="namespaceArmISA.html#a536bb38d0b4534415c908e6796c9685b">el</a>)</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;{</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classArmSystem.html#a51a4ad0c83ab4119e940d3ca38ea3061">ArmSystem::haveVirtualization</a>(tc)) {</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    }</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    HCR hcr = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf7b3320067d0141f9d3e408adb3200ea">MISCREG_HCR_EL2</a>);</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    <span class="keywordflow">return</span> (!<a class="code" href="namespaceArmISA.html#abb102c52a026c1bd25b4332d38edd8b0">isSecureBelowEL3</a>(tc) &amp;&amp; !<a class="code" href="namespaceArmISA.html#abf6ca896d3fd317eec17d4b55723b8ba">ELIs32</a>(tc, <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a>) &amp;&amp; hcr.e2h == 1 &amp;&amp;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;            (el == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a> || (el == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daec94daab9638b134b5dcc5b226c7c9c8">EL0</a> &amp;&amp; hcr.tge == 1)));</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;}</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<a class="code" href="classstd_1_1pair.html">std::pair&lt;bool, bool&gt;</a></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#ac8b68a74d6364ddab858d98bfe3ceabd">  319</a></span>&#160;<a class="code" href="namespaceArmISA.html#ac8b68a74d6364ddab858d98bfe3ceabd">ELUsingAArch32K</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> <a class="code" href="namespaceArmISA.html#a536bb38d0b4534415c908e6796c9685b">el</a>)</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;{</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    <span class="comment">// Return true if the specified EL is in aarch32 state.</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> have_el3 = <a class="code" href="classArmSystem.html#a4f2481881215d884fdc1b2c5d63a2c15">ArmSystem::haveSecurity</a>(tc);</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> have_el2 = <a class="code" href="classArmSystem.html#a51a4ad0c83ab4119e940d3ca38ea3061">ArmSystem::haveVirtualization</a>(tc);</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <a class="code" href="logging_8hh.html#af5c59b879d6a32dc657018ab3d30198f">panic_if</a>(el == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a> &amp;&amp; !have_el2, <span class="stringliteral">&quot;Asking for EL2 when it doesn&#39;t exist&quot;</span>);</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    <a class="code" href="logging_8hh.html#af5c59b879d6a32dc657018ab3d30198f">panic_if</a>(el == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">EL3</a> &amp;&amp; !have_el3, <span class="stringliteral">&quot;Asking for EL3 when it doesn&#39;t exist&quot;</span>);</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    <span class="keywordtype">bool</span> known, aarch32;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    known = aarch32 = <span class="keyword">false</span>;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmSystem.html#abe57440922a53b20273e526a0568be50">ArmSystem::highestELIs64</a>(tc) &amp;&amp; <a class="code" href="classArmSystem.html#a98a3b8cdc45d018850e306be1f33459b">ArmSystem::highestEL</a>(tc) == el) {</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;        <span class="comment">// Target EL is the highest one in a system where</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;        <span class="comment">// the highest is using AArch64.</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;        known = <span class="keyword">true</span>; aarch32 = <span class="keyword">false</span>;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!<a class="code" href="classArmSystem.html#abe57440922a53b20273e526a0568be50">ArmSystem::highestELIs64</a>(tc)) {</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;        <span class="comment">// All ELs are using AArch32:</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;        known = <span class="keyword">true</span>; aarch32 = <span class="keyword">true</span>;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        SCR scr = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca25e01e2437793648b59e468b134153e4">MISCREG_SCR_EL3</a>);</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;        <span class="keywordtype">bool</span> aarch32_below_el3 = (have_el3 &amp;&amp; scr.rw == 0);</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;        HCR hcr = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf7b3320067d0141f9d3e408adb3200ea">MISCREG_HCR_EL2</a>);</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;        <span class="keywordtype">bool</span> aarch32_at_el1 = (aarch32_below_el3</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;                               || (have_el2</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;                               &amp;&amp; !<a class="code" href="namespaceArmISA.html#abb102c52a026c1bd25b4332d38edd8b0">isSecureBelowEL3</a>(tc) &amp;&amp; hcr.rw == 0));</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;        <span class="comment">// Only know if EL0 using AArch32 from PSTATE</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;        <span class="keywordflow">if</span> (el == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daec94daab9638b134b5dcc5b226c7c9c8">EL0</a> &amp;&amp; !aarch32_at_el1) {</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;            <span class="comment">// EL0 controlled by PSTATE</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;            CPSR cpsr = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>);</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;            known = (<a class="code" href="namespaceArmISA.html#a7d0efb0cabf7164c98bf8eddda31c1a8">currEL</a>(tc) == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daec94daab9638b134b5dcc5b226c7c9c8">EL0</a>);</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;            aarch32 = (cpsr.width == 1);</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;            known = <span class="keyword">true</span>;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;            aarch32 = (aarch32_below_el3 &amp;&amp; el != <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">EL3</a>)</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;                      || (aarch32_at_el1 &amp;&amp; (el == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daec94daab9638b134b5dcc5b226c7c9c8">EL0</a> || el == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>) );</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;        }</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    }</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    <span class="keywordflow">return</span> std::make_pair(known, aarch32);</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;}</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a9adbdb041402388cfee2d82cb8721cca">  364</a></span>&#160;<a class="code" href="namespaceArmISA.html#a9adbdb041402388cfee2d82cb8721cca">isBigEndian64</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;{</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    <span class="keywordflow">switch</span> (<a class="code" href="namespaceArmISA.html#a7d0efb0cabf7164c98bf8eddda31c1a8">currEL</a>(tc)) {</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">EL3</a>:</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;        <span class="keywordflow">return</span> ((SCTLR) tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0b410ff413a02c9b8979d026cb151bcc">MISCREG_SCTLR_EL3</a>)).<a class="code" href="namespaceArmISA.html#acfda2ffd77850b534d363293a2fabe59">ee</a>;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a>:</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;        <span class="keywordflow">return</span> ((SCTLR) tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4750c028a717da1f74e34035b16b9848">MISCREG_SCTLR_EL2</a>)).<a class="code" href="namespaceArmISA.html#acfda2ffd77850b534d363293a2fabe59">ee</a>;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>:</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;        <span class="keywordflow">return</span> ((SCTLR) tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6a053ea48f0a33993f665a3583be7cce">MISCREG_SCTLR_EL1</a>)).<a class="code" href="namespaceArmISA.html#acfda2ffd77850b534d363293a2fabe59">ee</a>;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daec94daab9638b134b5dcc5b226c7c9c8">EL0</a>:</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;        <span class="keywordflow">return</span> ((SCTLR) tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6a053ea48f0a33993f665a3583be7cce">MISCREG_SCTLR_EL1</a>)).<a class="code" href="namespaceArmISA.html#a128e4c2efced9cb82ecc051ae9333096">e0e</a>;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Invalid exception level&quot;</span>);</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    }</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;}</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#aa4ce7256d8c95525d7ae29cb1a2e1143">  382</a></span>&#160;<a class="code" href="namespaceArmISA.html#aa4ce7256d8c95525d7ae29cb1a2e1143">badMode32</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>)</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;{</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#ad19f25dd310b8de41075b2eab2342063">unknownMode32</a>(mode) || !<a class="code" href="classArmSystem.html#abd9e0b33cfbfb2742ff1131b31fe37bb">ArmSystem::haveEL</a>(tc, <a class="code" href="namespaceArmISA.html#a39510b1c2b9a3bc190a62447a036237e">opModeToEL</a>(mode));</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;}</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a9770037b8955f1e6377e3aaa3e54d28e">  388</a></span>&#160;<a class="code" href="namespaceArmISA.html#a9770037b8955f1e6377e3aaa3e54d28e">badMode</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>)</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;{</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a96d4abcb4b3f327a86ab2b7be31416bf">unknownMode</a>(mode) || !<a class="code" href="classArmSystem.html#abd9e0b33cfbfb2742ff1131b31fe37bb">ArmSystem::haveEL</a>(tc, <a class="code" href="namespaceArmISA.html#a39510b1c2b9a3bc190a62447a036237e">opModeToEL</a>(mode));</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;}</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a17830702f2a3c01ca77252e146d45bba">  394</a></span>&#160;<a class="code" href="namespaceArmISA.html#a17830702f2a3c01ca77252e146d45bba">purifyTaggedAddr</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> <a class="code" href="namespaceArmISA.html#a536bb38d0b4534415c908e6796c9685b">el</a>,</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;                 TTBCR tcr)</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;{</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    <span class="keywordflow">switch</span> (el) {</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daec94daab9638b134b5dcc5b226c7c9c8">EL0</a>:</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>:</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(addr, 55, 48) == 0xFF &amp;&amp; tcr.tbi1)</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;            <span class="keywordflow">return</span> addr | <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(63, 55);</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!<a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(addr, 55, 48) &amp;&amp; tcr.tbi0)</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(addr,55, 0);</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a>:</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;        assert(<a class="code" href="classArmSystem.html#a51a4ad0c83ab4119e940d3ca38ea3061">ArmSystem::haveVirtualization</a>(tc));</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;        tcr = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caca13cb1ca00fd3bd2130da500c0b92bf">MISCREG_TCR_EL2</a>);</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;        <span class="keywordflow">if</span> (tcr.tbi)</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;            <span class="keywordflow">return</span> addr &amp; <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(56);</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">EL3</a>:</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;        assert(<a class="code" href="classArmSystem.html#a4f2481881215d884fdc1b2c5d63a2c15">ArmSystem::haveSecurity</a>(tc));</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;        <span class="keywordflow">if</span> (tcr.tbi)</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;            <span class="keywordflow">return</span> addr &amp; <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(56);</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Invalid exception level&quot;</span>);</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    }</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>;  <span class="comment">// Nothing to do if this is not a tagged address</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;}</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a363ace8a3f845d1a7bd51a1ded27cf10">  425</a></span>&#160;<a class="code" href="namespaceArmISA.html#a17830702f2a3c01ca77252e146d45bba">purifyTaggedAddr</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> <a class="code" href="namespaceArmISA.html#a536bb38d0b4534415c908e6796c9685b">el</a>)</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;{</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    TTBCR tcr;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;    <span class="keywordflow">switch</span> (el) {</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daec94daab9638b134b5dcc5b226c7c9c8">EL0</a>:</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>:</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;        tcr = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca483fe08e0ab9e0d7dccba21804547878">MISCREG_TCR_EL1</a>);</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(addr, 55, 48) == 0xFF &amp;&amp; tcr.tbi1)</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;            <span class="keywordflow">return</span> addr | <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(63, 55);</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!<a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(addr, 55, 48) &amp;&amp; tcr.tbi0)</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(addr,55, 0);</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a>:</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;        assert(<a class="code" href="classArmSystem.html#a51a4ad0c83ab4119e940d3ca38ea3061">ArmSystem::haveVirtualization</a>(tc));</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;        tcr = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caca13cb1ca00fd3bd2130da500c0b92bf">MISCREG_TCR_EL2</a>);</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;        <span class="keywordflow">if</span> (tcr.tbi)</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;            <span class="keywordflow">return</span> addr &amp; <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(56);</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">EL3</a>:</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;        assert(<a class="code" href="classArmSystem.html#a4f2481881215d884fdc1b2c5d63a2c15">ArmSystem::haveSecurity</a>(tc));</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;        tcr = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab0af73c5db0f641c99bcdf88b9ad7a60">MISCREG_TCR_EL3</a>);</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;        <span class="keywordflow">if</span> (tcr.tbi)</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;            <span class="keywordflow">return</span> addr &amp; <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(56);</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Invalid exception level&quot;</span>);</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;    }</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>;  <span class="comment">// Nothing to do if this is not a tagged address</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;}</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#ad7da21b854bc88fc9ec3555260035fdc">  459</a></span>&#160;<a class="code" href="namespaceArmISA.html#ad7da21b854bc88fc9ec3555260035fdc">truncPage</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>)</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;{</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    <span class="keywordflow">return</span> addr &amp; ~(<a class="code" href="namespaceArmISA.html#a7a6f56fb5890f57e694afbb604e9fb90">PageBytes</a> - 1);</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;}</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#add919c3c82c275f23f2d3ceef8b1da81">  465</a></span>&#160;<a class="code" href="namespaceArmISA.html#add919c3c82c275f23f2d3ceef8b1da81">roundPage</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>)</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;{</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    <span class="keywordflow">return</span> (addr + <a class="code" href="namespaceArmISA.html#a7a6f56fb5890f57e694afbb604e9fb90">PageBytes</a> - 1) &amp; ~(<a class="code" href="namespaceArmISA.html#a7a6f56fb5890f57e694afbb604e9fb90">PageBytes</a> - 1);</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;}</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#afd464152715801635d3577230b4a5089">  471</a></span>&#160;<a class="code" href="namespaceArmISA.html#afd464152715801635d3577230b4a5089">mcrMrc15TrapToHyp</a>(<span class="keyword">const</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> miscReg, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc, uint32_t iss)</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;{</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    <span class="keywordtype">bool</span>        isRead;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;    uint32_t    crm;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceArmISA.html#a31087ac9a3b292028c4ad67325c10f42">rt</a>;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    uint32_t    crn;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    uint32_t    opc1;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    uint32_t    <a class="code" href="namespaceArmISA.html#ab3a6b3d101b6013c030bff3a498df5ea">opc2</a>;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    <span class="keywordtype">bool</span>        trapToHype = <span class="keyword">false</span>;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    <span class="keyword">const</span> CPSR cpsr = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>);</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;    <span class="keyword">const</span> HCR hcr = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacc6c0d54b3de785d3e9bd57250007f71">MISCREG_HCR</a>);</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    <span class="keyword">const</span> SCR scr = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>);</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    <span class="keyword">const</span> HDCR hdcr = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca97eecbdef114ffd3a77f279c034d909d">MISCREG_HDCR</a>);</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    <span class="keyword">const</span> HSTR hstr = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6b82a84c0a0b651d68df7a89ad8d9509">MISCREG_HSTR</a>);</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    <span class="keyword">const</span> HCPTR hcptr = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae4a87918573b1f768605e2b9d9d8997f">MISCREG_HCPTR</a>);</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">inSecureState</a>(scr, cpsr) &amp;&amp; (cpsr.mode != <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">MODE_HYP</a>)) {</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;        <a class="code" href="namespaceArmISA.html#a77aa2bfbf7d8b7a89dce050b9d3c164a">mcrMrcIssExtract</a>(iss, isRead, crm, rt, crn, opc1, opc2);</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;        trapToHype  = ((uint32_t) hstr) &amp; (1 &lt;&lt; crn);</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;        trapToHype |= hdcr.tpm  &amp;&amp; (crn == 9) &amp;&amp; (crm &gt;= 12);</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;        trapToHype |= hcr.tidcp &amp;&amp; (</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;            ((crn ==  9) &amp;&amp; ((crm &lt;= 2) || ((crm &gt;= 5) &amp;&amp; (crm &lt;= 8)))) ||</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;            ((crn == 10) &amp;&amp; ((crm &lt;= 1) ||  (crm == 4) || (crm == 8)))  ||</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;            ((crn == 11) &amp;&amp; ((crm &lt;= 8) ||  (crm == 15)))               );</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;        <span class="keywordflow">if</span> (!trapToHype) {</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;            <span class="keywordflow">switch</span> (<a class="code" href="namespaceArmISA.html#aed4783414a4ae046bb75551deff7e829">unflattenMiscReg</a>(miscReg)) {</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca56f5859b27c49381dd9e0d7f3310565d">MISCREG_CPACR</a>:</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                trapToHype = hcptr.tcpac;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8aac71cc6d5777ddb1a51ae04972bae3">MISCREG_REVIDR</a>:</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa6fd30cedd3f1cd6138bc919dfb16399">MISCREG_TCMTR</a>:</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cace40afc520e485c32007d226062894b5">MISCREG_TLBTR</a>:</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caabcef3978aa7e1d659b66d0456565ac2">MISCREG_AIDR</a>:</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;                trapToHype = hcr.tid1;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caad24ccdd262d2fda58c5818c16ce9d52">MISCREG_CTR</a>:</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae77eb577ec63504b8bcdab694febc75f">MISCREG_CCSIDR</a>:</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2feec33736b14518adcfe04c6528c522">MISCREG_CLIDR</a>:</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3c709b276a04ec5ca9ee382b797dfcc5">MISCREG_CSSELR</a>:</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;                trapToHype = hcr.tid2;</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae3ff6125f3635480b95f7cc4eea900ff">MISCREG_ID_PFR0</a>:</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacdd627b13d30f6f82676f789b0e0c44c">MISCREG_ID_PFR1</a>:</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2d551ec7da0544e4816550f590cb6801">MISCREG_ID_DFR0</a>:</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5c98c3088aaac33f27695e1e71fe7cb3">MISCREG_ID_AFR0</a>:</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca344b758a27d1db96e5bce041a14a4ed7">MISCREG_ID_MMFR0</a>:</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab9036bd4d98170cbdbc70125a8ba9397">MISCREG_ID_MMFR1</a>:</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca17ae208709284d34c21f53edb7d46aea">MISCREG_ID_MMFR2</a>:</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac3c9dfa10bb5aa634e1df2f7d7d9adb0">MISCREG_ID_MMFR3</a>:</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca68fe3af92534b9a943a114580b3c9d39">MISCREG_ID_ISAR0</a>:</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf4cef18dbef50885e187adddd1327d9e">MISCREG_ID_ISAR1</a>:</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca30812347ebd4dd4acb50048b317e9ed7">MISCREG_ID_ISAR2</a>:</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa4e546048874cb8aeb47584175559326">MISCREG_ID_ISAR3</a>:</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab58b694aa4d1972b88a238c813f87173">MISCREG_ID_ISAR4</a>:</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca097734a5fdc6fce17ce5caa5606af525">MISCREG_ID_ISAR5</a>:</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;                trapToHype = hcr.tid3;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4621addc92a17409cd39ea8a3a56e945">MISCREG_DCISW</a>:</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca526b5d91a26031db9be2c378d6d49b1f">MISCREG_DCCSW</a>:</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca96687d142f592ea8af69b94e729d349c">MISCREG_DCCISW</a>:</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;                trapToHype = hcr.tsw;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4c504a6482a2fce359e5444b953d7855">MISCREG_DCIMVAC</a>:</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca494bf0d57bf385f3390e316e04cf78ae">MISCREG_DCCIMVAC</a>:</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5f8c34a72d98f59b94c2f3240a27d249">MISCREG_DCCMVAC</a>:</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;                trapToHype = hcr.tpc;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9e7bfa12f74d473450463db1e33d741b">MISCREG_ICIMVAU</a>:</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca19b17f0b68316dea03aeabe1d2f3fa3f">MISCREG_ICIALLU</a>:</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac520849cda3e57dafe97deb268f51eea">MISCREG_ICIALLUIS</a>:</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4140ce7be1e3e8798bd4d8751658cbfd">MISCREG_DCCMVAU</a>:</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;                trapToHype = hcr.tpu;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad33f7d3ef73f518dba36b6cc5c881627">MISCREG_TLBIALLIS</a>:</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4d06fd3e9f671633ce1d5b151c5d3455">MISCREG_TLBIMVAIS</a>:</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf6b27f38425b6c7e5b13119c1a5b1754">MISCREG_TLBIASIDIS</a>:</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca11b8f3d7eb754bba1890b23ac9267a73">MISCREG_TLBIMVAAIS</a>:</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac925f522cf9fe7db42f30941a2845ad9">MISCREG_TLBIMVALIS</a>:</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca614e290a75dfe812ebc6b0854d0b9e64">MISCREG_TLBIMVAALIS</a>:</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca055d59fa0781ac72026b011dea0490cf">MISCREG_DTLBIALL</a>:</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad570b36e9185493a099894f58018fac0">MISCREG_ITLBIALL</a>:</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2bc0f84891bd9bced655f99817c7d73a">MISCREG_DTLBIMVA</a>:</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3f3bdac3de8737bd96516a00f0a24e2b">MISCREG_ITLBIMVA</a>:</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabe867f0cb674ef1a887da582894ea161">MISCREG_DTLBIASID</a>:</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8e66b41d02fe712ea99dc3560cc01537">MISCREG_ITLBIASID</a>:</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7c70c1eac0935c3d1c30e66f5061b063">MISCREG_TLBIMVAA</a>:</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0272e4641b1c33ec30a95b8d5b5b7274">MISCREG_TLBIALL</a>:</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab0d3898aa2aaf2fffd4953283d284b88">MISCREG_TLBIMVA</a>:</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca39a4d42042f5ad9406036e86161f2387">MISCREG_TLBIMVAL</a>:</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab7ae914e1dccd2d93763a75ead2e4569">MISCREG_TLBIMVAAL</a>:</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caacb8cbb1c501ab158fedd21b52fa2220">MISCREG_TLBIASID</a>:</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;                trapToHype = hcr.ttlb;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6827da006da460886fdcd488c3a119a0">MISCREG_ACTLR</a>:</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;                trapToHype = hcr.tac;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca540af25d1d321d1891bf4d9292c227c1">MISCREG_SCTLR</a>:</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6a636c5129391c23216bcea3bde6f0f8">MISCREG_TTBR0</a>:</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac0d0e5ddda9dea55e2ae3223a5f1c9fc">MISCREG_TTBR1</a>:</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5bfc9d84a913f4403092c34f4fdb68f0">MISCREG_TTBCR</a>:</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca75883e1c671c8d333ef80bbb64c09233">MISCREG_DACR</a>:</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca20a213d7fbe0563819180bb2de4914e4">MISCREG_DFSR</a>:</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac2645bfecf67b4eff0518ae7a7f8e95e">MISCREG_IFSR</a>:</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca02fa0575976eba48928d8d99abe26a5a">MISCREG_DFAR</a>:</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca26989c87e432f012c3f2a5ae1c8a369f">MISCREG_IFAR</a>:</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca96b0c3b1461ade48e19adb577bb93cd4">MISCREG_ADFSR</a>:</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6d627cfe11c273e094f6cd72cde19ba9">MISCREG_AIFSR</a>:</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca558657ebddea41bb1fc2cf61e725f6a9">MISCREG_PRRR</a>:</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac979e506d9ce19425eb582d6acd8cee0">MISCREG_NMRR</a>:</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4f258252d52941bc7a97300ab7fd967e">MISCREG_MAIR0</a>:</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca890e14915a3e3da7c6637e71f8884633">MISCREG_MAIR1</a>:</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac2263aa3fc056992a20bdd9dce32c61c">MISCREG_CONTEXTIDR</a>:</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;                trapToHype = hcr.tvm &amp; !isRead;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6c0878622bb5a09bfd8c9c2e2aee6ae7">MISCREG_PMCR</a>:</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;                trapToHype = hdcr.tpmcr;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;              <span class="comment">// GICv3 regs</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca15368abdb247cacb0f9da09c2cb9d4d5">MISCREG_ICC_SGI0R</a>:</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;                <span class="keywordflow">if</span> (tc-&gt;<a class="code" href="classThreadContext.html#a232602c50191cc9e18e4f07ff9a0d693">getIsaPtr</a>()-&gt;haveGICv3CpuIfc())</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;                    trapToHype = hcr.fmo;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca552bffd9d22212b0a6c127596f217553">MISCREG_ICC_SGI1R</a>:</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6f977db24b93ceac0ca9f5a8c32b1108">MISCREG_ICC_ASGI1R</a>:</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;                if (tc-&gt;<a class="code" href="classThreadContext.html#a232602c50191cc9e18e4f07ff9a0d693">getIsaPtr</a>()-&gt;haveGICv3CpuIfc())</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;                    trapToHype = hcr.imo;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;              <span class="comment">// No default action needed</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;              <span class="keywordflow">default</span>:</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;            }</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;        }</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;    }</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;    <span class="keywordflow">return</span> trapToHype;</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;}</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a51ebf9d4aab953d8b2f0172e3cfc94b4">  611</a></span>&#160;<a class="code" href="namespaceArmISA.html#a51ebf9d4aab953d8b2f0172e3cfc94b4">mcrMrc14TrapToHyp</a>(<span class="keyword">const</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> miscReg, HCR hcr, CPSR cpsr, SCR scr,</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;                  HDCR hdcr, HSTR hstr, HCPTR hcptr, uint32_t iss)</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;{</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    <span class="keywordtype">bool</span>        isRead;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;    uint32_t    crm;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceArmISA.html#a31087ac9a3b292028c4ad67325c10f42">rt</a>;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;    uint32_t    crn;</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;    uint32_t    opc1;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;    uint32_t    <a class="code" href="namespaceArmISA.html#ab3a6b3d101b6013c030bff3a498df5ea">opc2</a>;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;    <span class="keywordtype">bool</span>        trapToHype = <span class="keyword">false</span>;</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">inSecureState</a>(scr, cpsr) &amp;&amp; (cpsr.mode != <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">MODE_HYP</a>)) {</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;        <a class="code" href="namespaceArmISA.html#a77aa2bfbf7d8b7a89dce050b9d3c164a">mcrMrcIssExtract</a>(iss, isRead, crm, rt, crn, opc1, opc2);</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;        <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;trap check M:%x N:%x 1:%x 2:%x hdcr %x, hcptr %x, hstr %x\n&quot;</span>,</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;                crm, crn, opc1, opc2, hdcr, hcptr, hstr);</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;        trapToHype  = hdcr.tda  &amp;&amp; (opc1 == 0);</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;        trapToHype |= hcptr.tta &amp;&amp; (opc1 == 1);</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;        <span class="keywordflow">if</span> (!trapToHype) {</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;            <span class="keywordflow">switch</span> (<a class="code" href="namespaceArmISA.html#aed4783414a4ae046bb75551deff7e829">unflattenMiscReg</a>(miscReg)) {</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca50eda57820b2c08f648c12a1fc2c08a8">MISCREG_DBGOSLSR</a>:</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca741b75e42d5645b3b6338a49a5b089ea">MISCREG_DBGOSLAR</a>:</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf3209ab5f28cda42e64acc21f5af2252">MISCREG_DBGOSDLR</a>:</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2ce8e4657177df47174237b894564f19">MISCREG_DBGPRCR</a>:</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;                trapToHype = hdcr.tdosa;</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca14edc3740760601da02a2466a682f0b8">MISCREG_DBGDRAR</a>:</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cadac3dcd7aa8414cee69738a65d6962a8">MISCREG_DBGDSAR</a>:</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;                trapToHype = hdcr.tdra;</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab113c71592638c5ee446fb6619cdff1d">MISCREG_JIDR</a>:</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;                trapToHype = hcr.tid0;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa2af19acb96e1a0d8eb8626bebdfb26e">MISCREG_JOSCR</a>:</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4d826882684c582e3d48bc29e86be523">MISCREG_JMCR</a>:</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;                trapToHype = hstr.tjdbx;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca83575b0ef8d6e228a8871db4e726740b">MISCREG_TEECR</a>:</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cafbcd03563973ad7b8180c82b286381a4">MISCREG_TEEHBR</a>:</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;                trapToHype = hstr.ttee;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;              <span class="comment">// No default action needed</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;              <span class="keywordflow">default</span>:</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;            }</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;        }</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;    }</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;    <span class="keywordflow">return</span> trapToHype;</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;}</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a758cfd5e7d73e55a0a4630e2ce846d71">  661</a></span>&#160;<a class="code" href="namespaceArmISA.html#a758cfd5e7d73e55a0a4630e2ce846d71">mcrrMrrc15TrapToHyp</a>(<span class="keyword">const</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> miscReg, CPSR cpsr, SCR scr, HSTR hstr,</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;                    HCR hcr, uint32_t iss)</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;{</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;    uint32_t    crm;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceArmISA.html#a31087ac9a3b292028c4ad67325c10f42">rt</a>;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;    uint32_t    crn;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;    uint32_t    opc1;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;    uint32_t    <a class="code" href="namespaceArmISA.html#ab3a6b3d101b6013c030bff3a498df5ea">opc2</a>;</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;    <span class="keywordtype">bool</span>        isRead;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;    <span class="keywordtype">bool</span>        trapToHype = <span class="keyword">false</span>;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">inSecureState</a>(scr, cpsr) &amp;&amp; (cpsr.mode != <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">MODE_HYP</a>)) {</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;        <span class="comment">// This is technically the wrong function, but we can re-use it for</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;        <span class="comment">// the moment because we only need one field, which overlaps with the</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;        <span class="comment">// mcrmrc layout</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;        <a class="code" href="namespaceArmISA.html#a77aa2bfbf7d8b7a89dce050b9d3c164a">mcrMrcIssExtract</a>(iss, isRead, crm, rt, crn, opc1, opc2);</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;        trapToHype = ((uint32_t) hstr) &amp; (1 &lt;&lt; crm);</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;        <span class="keywordflow">if</span> (!trapToHype) {</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;            <span class="keywordflow">switch</span> (<a class="code" href="namespaceArmISA.html#aed4783414a4ae046bb75551deff7e829">unflattenMiscReg</a>(miscReg)) {</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca540af25d1d321d1891bf4d9292c227c1">MISCREG_SCTLR</a>:</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6a636c5129391c23216bcea3bde6f0f8">MISCREG_TTBR0</a>:</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac0d0e5ddda9dea55e2ae3223a5f1c9fc">MISCREG_TTBR1</a>:</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5bfc9d84a913f4403092c34f4fdb68f0">MISCREG_TTBCR</a>:</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca75883e1c671c8d333ef80bbb64c09233">MISCREG_DACR</a>:</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca20a213d7fbe0563819180bb2de4914e4">MISCREG_DFSR</a>:</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac2645bfecf67b4eff0518ae7a7f8e95e">MISCREG_IFSR</a>:</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca02fa0575976eba48928d8d99abe26a5a">MISCREG_DFAR</a>:</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca26989c87e432f012c3f2a5ae1c8a369f">MISCREG_IFAR</a>:</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca96b0c3b1461ade48e19adb577bb93cd4">MISCREG_ADFSR</a>:</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6d627cfe11c273e094f6cd72cde19ba9">MISCREG_AIFSR</a>:</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca558657ebddea41bb1fc2cf61e725f6a9">MISCREG_PRRR</a>:</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac979e506d9ce19425eb582d6acd8cee0">MISCREG_NMRR</a>:</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4f258252d52941bc7a97300ab7fd967e">MISCREG_MAIR0</a>:</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca890e14915a3e3da7c6637e71f8884633">MISCREG_MAIR1</a>:</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac2263aa3fc056992a20bdd9dce32c61c">MISCREG_CONTEXTIDR</a>:</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;                trapToHype = hcr.tvm &amp; !isRead;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;              <span class="comment">// No default action needed</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;              <span class="keywordflow">default</span>:</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;            }</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;        }</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    }</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;    <span class="keywordflow">return</span> trapToHype;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;}</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a48a1577b2026e48e360623cc68617f80">  709</a></span>&#160;<a class="code" href="namespaceArmISA.html#a48a1577b2026e48e360623cc68617f80">decodeMrsMsrBankedReg</a>(uint8_t sysM, <span class="keywordtype">bool</span> <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>, <span class="keywordtype">bool</span> &amp;isIntReg, <span class="keywordtype">int</span> &amp;regIdx,</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;                      CPSR cpsr, SCR scr, NSACR nsacr, <span class="keywordtype">bool</span> checkSecurity)</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;{</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;    <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a> = <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa10cc39a52b92ebf858ea22641d4b8f67">MODE_UNDEFINED</a>;</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    <span class="keywordtype">bool</span>          ok = <span class="keyword">true</span>;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;    <span class="comment">// R mostly indicates if its a int register or a misc reg, we override</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;    <span class="comment">// below if the few corner cases</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;    isIntReg = !<a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>;</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    <span class="comment">// Loosely based on ARM ARM issue C section B9.3.10</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    <span class="keywordflow">if</span> (r) {</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;        <span class="keywordflow">switch</span> (sysM)</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;        {</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;          <span class="keywordflow">case</span> 0xE:</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;            regIdx = <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad3cdb1317a25175044b454f01a85e080">MISCREG_SPSR_FIQ</a>;</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;            mode   = <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa86013c5c3682ecc03deaf42c249be495">MODE_FIQ</a>;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;          <span class="keywordflow">case</span> 0x10:</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;            regIdx = <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5882c3c544025702f76f0045efa5ec31">MISCREG_SPSR_IRQ</a>;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;            mode   = <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa8b093879d9c3d3c53b43dc742fefb20d">MODE_IRQ</a>;</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;          <span class="keywordflow">case</span> 0x12:</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;            regIdx = <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cade4b60cfb1d5a208ea54f119692adc2a">MISCREG_SPSR_SVC</a>;</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;            mode   = <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa3662f11aa86d9652a2b2f1db80d33525">MODE_SVC</a>;</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;          <span class="keywordflow">case</span> 0x14:</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;            regIdx = <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7ac1b2166841b17fab9db5286276a3fe">MISCREG_SPSR_ABT</a>;</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;            mode   = <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa30dcc6cd75f082e88b37560c616eb085">MODE_ABORT</a>;</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;          <span class="keywordflow">case</span> 0x16:</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;            regIdx = <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0cddb533c7dccbe89da87203c21f5cc7">MISCREG_SPSR_UND</a>;</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;            mode   = <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa10cc39a52b92ebf858ea22641d4b8f67">MODE_UNDEFINED</a>;</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;          <span class="keywordflow">case</span> 0x1C:</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;            regIdx = <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca523fc954142987a41e0ce0f88662fa0a">MISCREG_SPSR_MON</a>;</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;            mode   = <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caaedd810eb5d1b0c2632821f8b7abc0fe0">MODE_MON</a>;</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;          <span class="keywordflow">case</span> 0x1E:</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;            regIdx = <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad22e1e056516ed04bc079c3a3237878f">MISCREG_SPSR_HYP</a>;</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;            mode   = <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">MODE_HYP</a>;</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;          <span class="keywordflow">default</span>:</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;            ok = <span class="keyword">false</span>;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;        }</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;        <span class="keywordtype">int</span> sysM4To3 = <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(sysM, 4, 3);</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;        <span class="keywordflow">if</span> (sysM4To3 == 0) {</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;            mode = <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caad87337169ced79741200c7319ef71811">MODE_USER</a>;</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;            regIdx = <a class="code" href="namespaceArmISA.html#ae0b6544f6aae9f75f1a985b3c947100a">intRegInMode</a>(mode, <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(sysM, 2, 0) + 8);</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (sysM4To3 == 1) {</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;            mode = <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa86013c5c3682ecc03deaf42c249be495">MODE_FIQ</a>;</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;            regIdx = <a class="code" href="namespaceArmISA.html#ae0b6544f6aae9f75f1a985b3c947100a">intRegInMode</a>(mode, <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(sysM, 2, 0) + 8);</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (sysM4To3 == 3) {</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(sysM, 1) == 0) {</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;                mode = <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caaedd810eb5d1b0c2632821f8b7abc0fe0">MODE_MON</a>;</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;                regIdx = <a class="code" href="namespaceArmISA.html#ae0b6544f6aae9f75f1a985b3c947100a">intRegInMode</a>(mode, 14 - <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(sysM, 0));</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;                mode = <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">MODE_HYP</a>;</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;                <span class="keywordflow">if</span> (<a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(sysM, 0) == 1) {</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;                    regIdx = <a class="code" href="namespaceArmISA.html#ae0b6544f6aae9f75f1a985b3c947100a">intRegInMode</a>(mode, 13); <span class="comment">// R13 in HYP</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;                } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;                    isIntReg = <span class="keyword">false</span>;</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;                    regIdx   = <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2b9c16e2c454c387c4c34f4e185c55f2">MISCREG_ELR_HYP</a>;</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;                }</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;            }</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;        } <span class="keywordflow">else</span> { <span class="comment">// Other Banked registers</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;            <span class="keywordtype">int</span> sysM2 = <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(sysM, 2);</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;            <span class="keywordtype">int</span> sysM1 = <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(sysM, 1);</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;            mode  = (<a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a>) ( ((sysM2 ||  sysM1) &lt;&lt; 0) |</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;                                      (1                 &lt;&lt; 1) |</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;                                      ((sysM2 &amp;&amp; !sysM1) &lt;&lt; 2) |</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;                                      ((sysM2 &amp;&amp;  sysM1) &lt;&lt; 3) |</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;                                      (1                 &lt;&lt; 4) );</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;            regIdx = <a class="code" href="namespaceArmISA.html#ae0b6544f6aae9f75f1a985b3c947100a">intRegInMode</a>(mode, 14 - <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(sysM, 0));</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;            <span class="comment">// Don&#39;t flatten the register here. This is going to go through</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;            <span class="comment">// setIntReg() which will do the flattening</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;            ok &amp;= mode != cpsr.mode;</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;        }</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;    }</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;    <span class="comment">// Check that the requested register is accessable from the current mode</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;    <span class="keywordflow">if</span> (ok &amp;&amp; checkSecurity &amp;&amp; mode != cpsr.mode) {</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;        <span class="keywordflow">switch</span> (cpsr.mode)</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;        {</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caad87337169ced79741200c7319ef71811">MODE_USER</a>:</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;            ok = <span class="keyword">false</span>;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa86013c5c3682ecc03deaf42c249be495">MODE_FIQ</a>:</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;            ok &amp;=  mode != <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">MODE_HYP</a>;</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;            ok &amp;= (mode != <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caaedd810eb5d1b0c2632821f8b7abc0fe0">MODE_MON</a>) || !scr.ns;</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">MODE_HYP</a>:</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;            ok &amp;=  mode != <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caaedd810eb5d1b0c2632821f8b7abc0fe0">MODE_MON</a>;</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;            ok &amp;= (mode != <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa86013c5c3682ecc03deaf42c249be495">MODE_FIQ</a>) || !nsacr.rfr;</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa8b093879d9c3d3c53b43dc742fefb20d">MODE_IRQ</a>:</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa3662f11aa86d9652a2b2f1db80d33525">MODE_SVC</a>:</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa30dcc6cd75f082e88b37560c616eb085">MODE_ABORT</a>:</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa10cc39a52b92ebf858ea22641d4b8f67">MODE_UNDEFINED</a>:</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa61076748f70e41542620a98f4e424dc9">MODE_SYSTEM</a>:</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;            ok &amp;=  mode != <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">MODE_HYP</a>;</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;            ok &amp;= (mode != <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caaedd810eb5d1b0c2632821f8b7abc0fe0">MODE_MON</a>) || !scr.ns;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;            ok &amp;= (mode != <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa86013c5c3682ecc03deaf42c249be495">MODE_FIQ</a>) || !nsacr.rfr;</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;          <span class="comment">// can access everything, no further checks required</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caaedd810eb5d1b0c2632821f8b7abc0fe0">MODE_MON</a>:</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;          <span class="keywordflow">default</span>:</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;unknown Mode 0x%x\n&quot;</span>, cpsr.mode);</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;        }</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;    }</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;    <span class="keywordflow">return</span> (ok);</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;}</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a3c9b3cd33220cee7318a078ea20ba1a3">  828</a></span>&#160;<a class="code" href="namespaceArmISA.html#a3c9b3cd33220cee7318a078ea20ba1a3">SPAlignmentCheckEnabled</a>(<a class="code" href="classThreadContext.html">ThreadContext</a>* tc)</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;{</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;    <span class="keywordflow">switch</span> (<a class="code" href="namespaceArmISA.html#a7d0efb0cabf7164c98bf8eddda31c1a8">currEL</a>(tc)) {</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">EL3</a>:</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;        <span class="keywordflow">return</span> ((SCTLR) tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0b410ff413a02c9b8979d026cb151bcc">MISCREG_SCTLR_EL3</a>)).<a class="code" href="namespaceArmISA.html#a6af00826021005760b36569412ed04c6">sa</a>;</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a>:</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;        <span class="keywordflow">return</span> ((SCTLR) tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4750c028a717da1f74e34035b16b9848">MISCREG_SCTLR_EL2</a>)).<a class="code" href="namespaceArmISA.html#a6af00826021005760b36569412ed04c6">sa</a>;</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>:</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;        <span class="keywordflow">return</span> ((SCTLR) tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6a053ea48f0a33993f665a3583be7cce">MISCREG_SCTLR_EL1</a>)).<a class="code" href="namespaceArmISA.html#a6af00826021005760b36569412ed04c6">sa</a>;</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daec94daab9638b134b5dcc5b226c7c9c8">EL0</a>:</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;        <span class="keywordflow">return</span> ((SCTLR) tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6a053ea48f0a33993f665a3583be7cce">MISCREG_SCTLR_EL1</a>)).<a class="code" href="namespaceArmISA.html#acf3c87fbcd28d47ff53cbae2a40d2d30">sa0</a>;</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Invalid exception level&quot;</span>);</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;    }</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;}</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="keywordtype">int</span></div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a04b1f3d49e59abbe94e52e84ceffcf06">  846</a></span>&#160;<a class="code" href="namespaceArmISA.html#a04b1f3d49e59abbe94e52e84ceffcf06">decodePhysAddrRange64</a>(uint8_t pa_enc)</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;{</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;    <span class="keywordflow">switch</span> (pa_enc) {</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;      <span class="keywordflow">case</span> 0x0:</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;        <span class="keywordflow">return</span> 32;</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;      <span class="keywordflow">case</span> 0x1:</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;        <span class="keywordflow">return</span> 36;</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;      <span class="keywordflow">case</span> 0x2:</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;        <span class="keywordflow">return</span> 40;</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;      <span class="keywordflow">case</span> 0x3:</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;        <span class="keywordflow">return</span> 42;</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;      <span class="keywordflow">case</span> 0x4:</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;        <span class="keywordflow">return</span> 44;</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;      <span class="keywordflow">case</span> 0x5:</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;      <span class="keywordflow">case</span> 0x6:</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;      <span class="keywordflow">case</span> 0x7:</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;        <span class="keywordflow">return</span> 48;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Invalid phys. address range encoding&quot;</span>);</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;    }</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;}</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;uint8_t</div><div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a74e39019e6d3d3cc122fc34d99503141">  869</a></span>&#160;<a class="code" href="namespaceArmISA.html#a74e39019e6d3d3cc122fc34d99503141">encodePhysAddrRange64</a>(<span class="keywordtype">int</span> pa_size)</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;{</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;    <span class="keywordflow">switch</span> (pa_size) {</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;      <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;        <span class="keywordflow">return</span> 0x0;</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;      <span class="keywordflow">case</span> 36:</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;        <span class="keywordflow">return</span> 0x1;</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;      <span class="keywordflow">case</span> 40:</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;        <span class="keywordflow">return</span> 0x2;</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;      <span class="keywordflow">case</span> 42:</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;        <span class="keywordflow">return</span> 0x3;</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;      <span class="keywordflow">case</span> 44:</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;        <span class="keywordflow">return</span> 0x4;</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;      <span class="keywordflow">case</span> 48:</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;        <span class="keywordflow">return</span> 0x5;</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Invalid phys. address range&quot;</span>);</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;    }</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;}</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;} <span class="comment">// namespace ArmISA</span></div><div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cab9036bd4d98170cbdbc70125a8ba9397"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab9036bd4d98170cbdbc70125a8ba9397">ArmISA::MISCREG_ID_MMFR1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00155">miscregs.hh:155</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca5f8c34a72d98f59b94c2f3240a27d249"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5f8c34a72d98f59b94c2f3240a27d249">ArmISA::MISCREG_DCCMVAC</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00248">miscregs.hh:248</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca8e66b41d02fe712ea99dc3560cc01537"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8e66b41d02fe712ea99dc3560cc01537">ArmISA::MISCREG_ITLBIASID</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00265">miscregs.hh:265</a></div></div>
<div class="ttc" id="cpu_2checker_2cpu_8hh_html"><div class="ttname"><a href="cpu_2checker_2cpu_8hh.html">cpu.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca2ce8e4657177df47174237b894564f19"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2ce8e4657177df47174237b894564f19">ArmISA::MISCREG_DBGPRCR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00129">miscregs.hh:129</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca558657ebddea41bb1fc2cf61e725f6a9"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca558657ebddea41bb1fc2cf61e725f6a9">ArmISA::MISCREG_PRRR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00305">miscregs.hh:305</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cae3ff6125f3635480b95f7cc4eea900ff"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae3ff6125f3635480b95f7cc4eea900ff">ArmISA::MISCREG_ID_PFR0</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00150">miscregs.hh:150</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca96b0c3b1461ade48e19adb577bb93cd4"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca96b0c3b1461ade48e19adb577bb93cd4">ArmISA::MISCREG_ADFSR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00210">miscregs.hh:210</a></div></div>
<div class="ttc" id="classThreadContext_html_a23a64a50403b3a89e3ea71d4899a4363"><div class="ttname"><a href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">ThreadContext::setMiscReg</a></div><div class="ttdeci">virtual void setMiscReg(RegIndex misc_reg, RegVal val)=0</div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caa4e546048874cb8aeb47584175559326"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa4e546048874cb8aeb47584175559326">ArmISA::MISCREG_ID_ISAR3</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00161">miscregs.hh:161</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919c"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">ArmISA::MiscRegIndex</a></div><div class="ttdeci">MiscRegIndex</div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00057">miscregs.hh:57</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a96d4abcb4b3f327a86ab2b7be31416bf"><div class="ttname"><a href="namespaceArmISA.html#a96d4abcb4b3f327a86ab2b7be31416bf">ArmISA::unknownMode</a></div><div class="ttdeci">static bool unknownMode(OperatingMode mode)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00718">types.hh:718</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caca13cb1ca00fd3bd2130da500c0b92bf"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caca13cb1ca00fd3bd2130da500c0b92bf">ArmISA::MISCREG_TCR_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00487">miscregs.hh:487</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a31087ac9a3b292028c4ad67325c10f42"><div class="ttname"><a href="namespaceArmISA.html#a31087ac9a3b292028c4ad67325c10f42">ArmISA::rt</a></div><div class="ttdeci">Bitfield&lt; 15, 12 &gt; rt</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00125">types.hh:125</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a7d0efb0cabf7164c98bf8eddda31c1a8"><div class="ttname"><a href="namespaceArmISA.html#a7d0efb0cabf7164c98bf8eddda31c1a8">ArmISA::currEL</a></div><div class="ttdeci">static ExceptionLevel currEL(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8hh_source.html#l00158">utility.hh:158</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5f"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">ArmISA::IntRegIndex</a></div><div class="ttdeci">IntRegIndex</div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00053">intregs.hh:53</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cad570b36e9185493a099894f58018fac0"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad570b36e9185493a099894f58018fac0">ArmISA::MISCREG_ITLBIALL</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00263">miscregs.hh:263</a></div></div>
<div class="ttc" id="classCheckerCPU_html"><div class="ttname"><a href="classCheckerCPU.html">CheckerCPU</a></div><div class="ttdoc">CheckerCPU class. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00087">cpu.hh:87</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a07402644ed55c19e1a116116c548c2ac"><div class="ttname"><a href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">ArmISA::i</a></div><div class="ttdeci">Bitfield&lt; 7 &gt; i</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00066">miscregs_types.hh:66</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca6a636c5129391c23216bcea3bde6f0f8"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6a636c5129391c23216bcea3bde6f0f8">ArmISA::MISCREG_TTBR0</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00190">miscregs.hh:190</a></div></div>
<div class="ttc" id="classstd_1_1pair_html"><div class="ttname"><a href="classstd_1_1pair.html">std::pair</a></div><div class="ttdoc">STL pair class. </div><div class="ttdef"><b>Definition:</b> <a href="stl_8hh_source.html#l00061">stl.hh:61</a></div></div>
<div class="ttc" id="classArmSystem_html_a4f2481881215d884fdc1b2c5d63a2c15"><div class="ttname"><a href="classArmSystem.html#a4f2481881215d884fdc1b2c5d63a2c15">ArmSystem::haveSecurity</a></div><div class="ttdeci">bool haveSecurity() const</div><div class="ttdoc">Returns true if this system implements the Security Extensions. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2system_8hh_source.html#l00191">system.hh:191</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca50eda57820b2c08f648c12a1fc2c08a8"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca50eda57820b2c08f648c12a1fc2c08a8">ArmISA::MISCREG_DBGOSLSR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00127">miscregs.hh:127</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a6b7c17b7a5b9b9b5c8f8610bd27ba98daec94daab9638b134b5dcc5b226c7c9c8"><div class="ttname"><a href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daec94daab9638b134b5dcc5b226c7c9c8">ArmISA::EL0</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00586">types.hh:586</a></div></div>
<div class="ttc" id="classThreadContext_html_a53bfdd465a582069be1d45a0e5ecf3c8"><div class="ttname"><a href="classThreadContext.html#a53bfdd465a582069be1d45a0e5ecf3c8">ThreadContext::getDTBPtr</a></div><div class="ttdeci">virtual BaseTLB * getDTBPtr()=0</div></div>
<div class="ttc" id="classThreadContext_html_ae23e31fe8b229b8fa7c246539a530a4b"><div class="ttname"><a href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">ThreadContext::pcState</a></div><div class="ttdeci">virtual TheISA::PCState pcState() const =0</div></div>
<div class="ttc" id="classThreadContext_html_aaa39c3080c92b37f7f740e264338c4a4"><div class="ttname"><a href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">ThreadContext::readIntReg</a></div><div class="ttdeci">virtual RegVal readIntReg(RegIndex reg_idx) const =0</div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cad22e1e056516ed04bc079c3a3237878f"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad22e1e056516ed04bc079c3a3237878f">ArmISA::MISCREG_SPSR_HYP</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00065">miscregs.hh:65</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cafbcd03563973ad7b8180c82b286381a4"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cafbcd03563973ad7b8180c82b286381a4">ArmISA::MISCREG_TEEHBR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00139">miscregs.hh:139</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">ArmISA::MISCREG_SCR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00179">miscregs.hh:179</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca5c98c3088aaac33f27695e1e71fe7cb3"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5c98c3088aaac33f27695e1e71fe7cb3">ArmISA::MISCREG_ID_AFR0</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00153">miscregs.hh:153</a></div></div>
<div class="ttc" id="classThreadContext_html_acc2c70b9ee300b1b8c65d7dff1d3d7f0"><div class="ttname"><a href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">ThreadContext::setMiscRegNoEffect</a></div><div class="ttdeci">virtual void setMiscRegNoEffect(RegIndex misc_reg, RegVal val)=0</div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca4c504a6482a2fce359e5444b953d7855"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4c504a6482a2fce359e5444b953d7855">ArmISA::MISCREG_DCIMVAC</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00238">miscregs.hh:238</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html"><div class="ttname"><a href="classArmISA_1_1TLB.html">ArmISA::TLB</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00102">tlb.hh:102</a></div></div>
<div class="ttc" id="inet_8hh_html_ae32b25ff633168fbdecd8d24293034cd"><div class="ttname"><a href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a></div><div class="ttdeci">ip6_addr_t addr</div><div class="ttdef"><b>Definition:</b> <a href="inet_8hh_source.html#l00335">inet.hh:335</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca552bffd9d22212b0a6c127596f217553"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca552bffd9d22212b0a6c127596f217553">ArmISA::MISCREG_ICC_SGI1R</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00843">miscregs.hh:843</a></div></div>
<div class="ttc" id="arm_2tlb_8hh_html"><div class="ttname"><a href="arm_2tlb_8hh.html">tlb.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca6b82a84c0a0b651d68df7a89ad8d9509"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6b82a84c0a0b651d68df7a89ad8d9509">ArmISA::MISCREG_HSTR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00188">miscregs.hh:188</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca20a213d7fbe0563819180bb2de4914e4"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca20a213d7fbe0563819180bb2de4914e4">ArmISA::MISCREG_DFSR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00204">miscregs.hh:204</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cadac3dcd7aa8414cee69738a65d6962a8"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cadac3dcd7aa8414cee69738a65d6962a8">ArmISA::MISCREG_DBGDSAR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00130">miscregs.hh:130</a></div></div>
<div class="ttc" id="cpu_2base_8hh_html"><div class="ttname"><a href="cpu_2base_8hh.html">base.hh</a></div></div>
<div class="ttc" id="classThreadContext_html_a492b606f90dbfda70bd8de5650ac7088"><div class="ttname"><a href="classThreadContext.html#a492b606f90dbfda70bd8de5650ac7088">ThreadContext::getVirtProxy</a></div><div class="ttdeci">virtual PortProxy &amp; getVirtProxy()=0</div></div>
<div class="ttc" id="namespaceArmISA_html_a374fc69ddc2f21b9b13d2dcdcad3531f"><div class="ttname"><a href="namespaceArmISA.html#a374fc69ddc2f21b9b13d2dcdcad3531f">ArmISA::sp</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; sp</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00074">miscregs_types.hh:74</a></div></div>
<div class="ttc" id="classPortProxy_html_a77ddabedf90196adc78a51fc794d224a"><div class="ttname"><a href="classPortProxy.html#a77ddabedf90196adc78a51fc794d224a">PortProxy::read</a></div><div class="ttdeci">T read(Addr address) const</div><div class="ttdoc">Read sizeof(T) bytes from address and return as object T. </div><div class="ttdef"><b>Definition:</b> <a href="port__proxy_8hh_source.html#l00284">port_proxy.hh:284</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990ca"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">ArmISA::OperatingMode</a></div><div class="ttdeci">OperatingMode</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00592">types.hh:592</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cabe867f0cb674ef1a887da582894ea161"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabe867f0cb674ef1a887da582894ea161">ArmISA::MISCREG_DTLBIASID</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00268">miscregs.hh:268</a></div></div>
<div class="ttc" id="classArmSystem_html_abe57440922a53b20273e526a0568be50"><div class="ttname"><a href="classArmSystem.html#abe57440922a53b20273e526a0568be50">ArmSystem::highestELIs64</a></div><div class="ttdeci">bool highestELIs64() const</div><div class="ttdoc">Returns true if the register width of the highest implemented exception level is 64 bits (ARMv8) ...</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2system_8hh_source.html#l00227">system.hh:227</a></div></div>
<div class="ttc" id="full__system_8hh_html_af929576af6f85c8849704b66d04b8370"><div class="ttname"><a href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a></div><div class="ttdeci">bool FullSystem</div><div class="ttdoc">The FullSystem variable can be used to determine the current mode of simulation. </div><div class="ttdef"><b>Definition:</b> <a href="root_8cc_source.html#l00136">root.cc:136</a></div></div>
<div class="ttc" id="namespaceArmISA_html_abec5e2109198c6625b3d4952db153fff"><div class="ttname"><a href="namespaceArmISA.html#abec5e2109198c6625b3d4952db153fff">ArmISA::NumFloatRegs</a></div><div class="ttdeci">const int NumFloatRegs</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00092">registers.hh:92</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ae921129ca7cdba02e1a26b763caafb78"><div class="ttname"><a href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="ttdeci">uint64_t RegVal</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00168">types.hh:168</a></div></div>
<div class="ttc" id="namespaceStats_html_ab9cd159e7f4ac914ca3db1a14ff1d8a8"><div class="ttname"><a href="namespaceStats.html#ab9cd159e7f4ac914ca3db1a14ff1d8a8">Stats::reset</a></div><div class="ttdeci">void reset()</div><div class="ttdef"><b>Definition:</b> <a href="statistics_8cc_source.html#l00570">statistics.cc:570</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ab218c9299a312416b15409df8845fa5d"><div class="ttname"><a href="namespaceArmISA.html#ab218c9299a312416b15409df8845fa5d">ArmISA::NumVecElemPerVecReg</a></div><div class="ttdeci">constexpr unsigned NumVecElemPerVecReg</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00068">registers.hh:68</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cae77eb577ec63504b8bcdab694febc75f"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae77eb577ec63504b8bcdab694febc75f">ArmISA::MISCREG_CCSIDR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00164">miscregs.hh:164</a></div></div>
<div class="ttc" id="classThreadContext_html_add24ea69a3c1a7862d25bec95f9bdc95"><div class="ttname"><a href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">ThreadContext::getCpuPtr</a></div><div class="ttdeci">virtual BaseCPU * getCpuPtr()=0</div></div>
<div class="ttc" id="namespaceArmISA_html"><div class="ttname"><a href="namespaceArmISA.html">ArmISA</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00042">ccregs.hh:42</a></div></div>
<div class="ttc" id="classSystem_html_a5d821547fd621cd20ebeb310952c1912"><div class="ttname"><a href="classSystem.html#a5d821547fd621cd20ebeb310952c1912">System::multiThread</a></div><div class="ttdeci">const bool multiThread</div><div class="ttdef"><b>Definition:</b> <a href="sim_2system_8hh_source.html#l00191">system.hh:191</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca4140ce7be1e3e8798bd4d8751658cbfd"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4140ce7be1e3e8798bd4d8751658cbfd">ArmISA::MISCREG_DCCMVAU</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00252">miscregs.hh:252</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca11b8f3d7eb754bba1890b23ac9267a73"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca11b8f3d7eb754bba1890b23ac9267a73">ArmISA::MISCREG_TLBIMVAAIS</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00260">miscregs.hh:260</a></div></div>
<div class="ttc" id="structRenameMode_html_ab0d8182dcf6c51f79f64392a08b9afdf"><div class="ttname"><a href="structRenameMode.html#ab0d8182dcf6c51f79f64392a08b9afdf">RenameMode::mode</a></div><div class="ttdeci">static Enums::VecRegRenameMode mode(const TheISA::PCState &amp;)</div><div class="ttdef"><b>Definition:</b> <a href="traits_8hh_source.html#l00059">traits.hh:59</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca83575b0ef8d6e228a8871db4e726740b"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca83575b0ef8d6e228a8871db4e726740b">ArmISA::MISCREG_TEECR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00137">miscregs.hh:137</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca2feec33736b14518adcfe04c6528c522"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2feec33736b14518adcfe04c6528c522">ArmISA::MISCREG_CLIDR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00165">miscregs.hh:165</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca741b75e42d5645b3b6338a49a5b089ea"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca741b75e42d5645b3b6338a49a5b089ea">ArmISA::MISCREG_DBGOSLAR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00126">miscregs.hh:126</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aab42c0db74065d35a4e8809e56f72f97"><div class="ttname"><a href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">ArmISA::mode</a></div><div class="ttdeci">Bitfield&lt; 4, 0 &gt; mode</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00073">miscregs_types.hh:73</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cac2645bfecf67b4eff0518ae7a7f8e95e"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac2645bfecf67b4eff0518ae7a7f8e95e">ArmISA::MISCREG_IFSR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00207">miscregs.hh:207</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a51ebf9d4aab953d8b2f0172e3cfc94b4"><div class="ttname"><a href="namespaceArmISA.html#a51ebf9d4aab953d8b2f0172e3cfc94b4">ArmISA::mcrMrc14TrapToHyp</a></div><div class="ttdeci">bool mcrMrc14TrapToHyp(const MiscRegIndex miscReg, HCR hcr, CPSR cpsr, SCR scr, HDCR hdcr, HSTR hstr, HCPTR hcptr, uint32_t iss)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00611">utility.cc:611</a></div></div>
<div class="ttc" id="classThreadContext_html_a5f5b790ae209abd004a5b2b02c1bd855"><div class="ttname"><a href="classThreadContext.html#a5f5b790ae209abd004a5b2b02c1bd855">ThreadContext::readCCReg</a></div><div class="ttdeci">virtual RegVal readCCReg(RegIndex reg_idx) const =0</div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca494bf0d57bf385f3390e316e04cf78ae"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca494bf0d57bf385f3390e316e04cf78ae">ArmISA::MISCREG_DCCIMVAC</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00253">miscregs.hh:253</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca2d551ec7da0544e4816550f590cb6801"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2d551ec7da0544e4816550f590cb6801">ArmISA::MISCREG_ID_DFR0</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00152">miscregs.hh:152</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cae4a87918573b1f768605e2b9d9d8997f"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae4a87918573b1f768605e2b9d9d8997f">ArmISA::MISCREG_HCPTR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00187">miscregs.hh:187</a></div></div>
<div class="ttc" id="namespaceArmISA_html_af51c226f6d8f413a1d210ea0c9ece771"><div class="ttname"><a href="namespaceArmISA.html#af51c226f6d8f413a1d210ea0c9ece771">ArmISA::NumMiscRegs</a></div><div class="ttdeci">const int NumMiscRegs</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00099">registers.hh:99</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cad3cdb1317a25175044b454f01a85e080"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad3cdb1317a25175044b454f01a85e080">ArmISA::MISCREG_SPSR_FIQ</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00060">miscregs.hh:60</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a7d8af459939ceeced0ecf69392d696c9"><div class="ttname"><a href="namespaceArmISA.html#a7d8af459939ceeced0ecf69392d696c9">ArmISA::readMPIDR</a></div><div class="ttdeci">RegVal readMPIDR(ArmSystem *arm_sys, ThreadContext *tc)</div><div class="ttdoc">This helper function is either returing the value of MPIDR_EL1 (by calling getMPIDR), or it is issuing a read to VMPIDR_EL2 (as it happens in virtualized systems) </div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00235">utility.cc:235</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca4d826882684c582e3d48bc29e86be523"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4d826882684c582e3d48bc29e86be523">ArmISA::MISCREG_JMCR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00141">miscregs.hh:141</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca3f3bdac3de8737bd96516a00f0a24e2b"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3f3bdac3de8737bd96516a00f0a24e2b">ArmISA::MISCREG_ITLBIMVA</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00264">miscregs.hh:264</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caa2af19acb96e1a0d8eb8626bebdfb26e"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa2af19acb96e1a0d8eb8626bebdfb26e">ArmISA::MISCREG_JOSCR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00140">miscregs.hh:140</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a24466240cd2c03c11f6e044d4ac11d93"><div class="ttname"><a href="namespaceArmISA.html#a24466240cd2c03c11f6e044d4ac11d93">ArmISA::getMPIDR</a></div><div class="ttdeci">RegVal getMPIDR(ArmSystem *arm_sys, ThreadContext *tc)</div><div class="ttdoc">This helper function is returing the value of MPIDR_EL1. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00263">utility.cc:263</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca526b5d91a26031db9be2c378d6d49b1f"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca526b5d91a26031db9be2c378d6d49b1f">ArmISA::MISCREG_DCCSW</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00249">miscregs.hh:249</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caa8b093879d9c3d3c53b43dc742fefb20d"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa8b093879d9c3d3c53b43dc742fefb20d">ArmISA::MODE_IRQ</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00602">types.hh:602</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a6b7c17b7a5b9b9b5c8f8610bd27ba98d"><div class="ttname"><a href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ArmISA::ExceptionLevel</a></div><div class="ttdeci">ExceptionLevel</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00585">types.hh:585</a></div></div>
<div class="ttc" id="classArmSystem_html_abd9e0b33cfbfb2742ff1131b31fe37bb"><div class="ttname"><a href="classArmSystem.html#abd9e0b33cfbfb2742ff1131b31fe37bb">ArmSystem::haveEL</a></div><div class="ttdeci">static bool haveEL(ThreadContext *tc, ExceptionLevel el)</div><div class="ttdoc">Return true if the system implements a specific exception level. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2system_8cc_source.html#l00243">system.cc:243</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca6827da006da460886fdcd488c3a119a0"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6827da006da460886fdcd488c3a119a0">ArmISA::MISCREG_ACTLR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00175">miscregs.hh:175</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca6d627cfe11c273e094f6cd72cde19ba9"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6d627cfe11c273e094f6cd72cde19ba9">ArmISA::MISCREG_AIFSR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00213">miscregs.hh:213</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a128e4c2efced9cb82ecc051ae9333096"><div class="ttname"><a href="namespaceArmISA.html#a128e4c2efced9cb82ecc051ae9333096">ArmISA::e0e</a></div><div class="ttdeci">Bitfield&lt; 24 &gt; e0e</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00323">miscregs_types.hh:323</a></div></div>
<div class="ttc" id="arm_2utility_8hh_html"><div class="ttname"><a href="arm_2utility_8hh.html">utility.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a04b1f3d49e59abbe94e52e84ceffcf06"><div class="ttname"><a href="namespaceArmISA.html#a04b1f3d49e59abbe94e52e84ceffcf06">ArmISA::decodePhysAddrRange64</a></div><div class="ttdeci">int decodePhysAddrRange64(uint8_t pa_enc)</div><div class="ttdoc">Returns the n. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00846">utility.cc:846</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cac520849cda3e57dafe97deb268f51eea"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac520849cda3e57dafe97deb268f51eea">ArmISA::MISCREG_ICIALLUIS</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00228">miscregs.hh:228</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca02fa0575976eba48928d8d99abe26a5a"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca02fa0575976eba48928d8d99abe26a5a">ArmISA::MISCREG_DFAR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00219">miscregs.hh:219</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca75883e1c671c8d333ef80bbb64c09233"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca75883e1c671c8d333ef80bbb64c09233">ArmISA::MISCREG_DACR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00201">miscregs.hh:201</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca63d2a38c0aca156fe162a9a108067697"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca63d2a38c0aca156fe162a9a108067697">ArmISA::MISCREG_VMPIDR_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00466">miscregs.hh:466</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca19b17f0b68316dea03aeabe1d2f3fa3f"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca19b17f0b68316dea03aeabe1d2f3fa3f">ArmISA::MISCREG_ICIALLU</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00233">miscregs.hh:233</a></div></div>
<div class="ttc" id="namespaceArmISA_html_af131e4106f967b76540fcbdd084da71b"><div class="ttname"><a href="namespaceArmISA.html#af131e4106f967b76540fcbdd084da71b">ArmISA::ELIs64</a></div><div class="ttdeci">bool ELIs64(ThreadContext *tc, ExceptionLevel el)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00293">utility.cc:293</a></div></div>
<div class="ttc" id="namespaceArmISA_html_abb102c52a026c1bd25b4332d38edd8b0"><div class="ttname"><a href="namespaceArmISA.html#abb102c52a026c1bd25b4332d38edd8b0">ArmISA::isSecureBelowEL3</a></div><div class="ttdeci">bool isSecureBelowEL3(ThreadContext *tc)</div><div class="ttdoc">Return TRUE if an Exception level below EL3 is in Secure state. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00214">utility.cc:214</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a9adbdb041402388cfee2d82cb8721cca"><div class="ttname"><a href="namespaceArmISA.html#a9adbdb041402388cfee2d82cb8721cca">ArmISA::isBigEndian64</a></div><div class="ttdeci">bool isBigEndian64(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00364">utility.cc:364</a></div></div>
<div class="ttc" id="arch_2arm_2faults_8hh_html"><div class="ttname"><a href="arch_2arm_2faults_8hh.html">faults.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cab113c71592638c5ee446fb6619cdff1d"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab113c71592638c5ee446fb6619cdff1d">ArmISA::MISCREG_JIDR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00138">miscregs.hh:138</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caf7b3320067d0141f9d3e408adb3200ea"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf7b3320067d0141f9d3e408adb3200ea">ArmISA::MISCREG_HCR_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00472">miscregs.hh:472</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325"><div class="ttname"><a href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">ArmISA::EL3</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00589">types.hh:589</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca97eecbdef114ffd3a77f279c034d909d"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca97eecbdef114ffd3a77f279c034d909d">ArmISA::MISCREG_HDCR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00186">miscregs.hh:186</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a74e39019e6d3d3cc122fc34d99503141"><div class="ttname"><a href="namespaceArmISA.html#a74e39019e6d3d3cc122fc34d99503141">ArmISA::encodePhysAddrRange64</a></div><div class="ttdeci">uint8_t encodePhysAddrRange64(int pa_size)</div><div class="ttdoc">Returns the encoding corresponding to the specified n. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00869">utility.cc:869</a></div></div>
<div class="ttc" id="logging_8hh_html_ae7d790080fa18103d7582effff570b9e"><div class="ttname"><a href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a></div><div class="ttdeci">#define inform(...)</div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00213">logging.hh:213</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a536bb38d0b4534415c908e6796c9685b"><div class="ttname"><a href="namespaceArmISA.html#a536bb38d0b4534415c908e6796c9685b">ArmISA::el</a></div><div class="ttdeci">Bitfield&lt; 3, 2 &gt; el</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00072">miscregs_types.hh:72</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cac979e506d9ce19425eb582d6acd8cee0"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac979e506d9ce19425eb582d6acd8cee0">ArmISA::MISCREG_NMRR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00311">miscregs.hh:311</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aed4783414a4ae046bb75551deff7e829"><div class="ttname"><a href="namespaceArmISA.html#aed4783414a4ae046bb75551deff7e829">ArmISA::unflattenMiscReg</a></div><div class="ttdeci">int unflattenMiscReg(int reg)</div><div class="ttdef"><b>Definition:</b> <a href="miscregs_8cc_source.html#l01114">miscregs.cc:1114</a></div></div>
<div class="ttc" id="compiler_8hh_html_af11a60640164f7def0b5a1dac3cdb63b"><div class="ttname"><a href="compiler_8hh.html#af11a60640164f7def0b5a1dac3cdb63b">M5_FALLTHROUGH</a></div><div class="ttdeci">#define M5_FALLTHROUGH</div><div class="ttdef"><b>Definition:</b> <a href="compiler_8hh_source.html#l00086">compiler.hh:86</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5944639e8d6a3ef3fd6a51234896148aa397eab29ef44121fc27ae29a330fc03a"><div class="ttname"><a href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa397eab29ef44121fc27ae29a330fc03a">ArmISA::INT_SEV</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa__traits_8hh_source.html#l00110">isa_traits.hh:110</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caf3209ab5f28cda42e64acc21f5af2252"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf3209ab5f28cda42e64acc21f5af2252">ArmISA::MISCREG_DBGOSDLR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00128">miscregs.hh:128</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cac3c9dfa10bb5aa634e1df2f7d7d9adb0"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac3c9dfa10bb5aa634e1df2f7d7d9adb0">ArmISA::MISCREG_ID_MMFR3</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00157">miscregs.hh:157</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5f2b34918bd01003c015f3609a4cca14"><div class="ttname"><a href="namespaceArmISA.html#a5f2b34918bd01003c015f3609a4cca14">ArmISA::ReturnAddressReg</a></div><div class="ttdeci">const int ReturnAddressReg</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00122">registers.hh:122</a></div></div>
<div class="ttc" id="classThreadContext_html_a68fd2366a3d5690409cd974c54d64aa7"><div class="ttname"><a href="classThreadContext.html#a68fd2366a3d5690409cd974c54d64aa7">ThreadContext::cpuId</a></div><div class="ttdeci">virtual int cpuId() const =0</div></div>
<div class="ttc" id="namespaceArmISA_html_afd464152715801635d3577230b4a5089"><div class="ttname"><a href="namespaceArmISA.html#afd464152715801635d3577230b4a5089">ArmISA::mcrMrc15TrapToHyp</a></div><div class="ttdeci">bool mcrMrc15TrapToHyp(const MiscRegIndex miscReg, ThreadContext *tc, uint32_t iss)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00471">utility.cc:471</a></div></div>
<div class="ttc" id="classArmSystem_html_a7a0ac17393e51e546cca5bfc7a804958"><div class="ttname"><a href="classArmSystem.html#a7a0ac17393e51e546cca5bfc7a804958">ArmSystem::multiProc</a></div><div class="ttdeci">bool multiProc</div><div class="ttdoc">true if this a multiprocessor system </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2system_8hh_source.html#l00188">system.hh:188</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca890e14915a3e3da7c6637e71f8884633"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca890e14915a3e3da7c6637e71f8884633">ArmISA::MISCREG_MAIR1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00314">miscregs.hh:314</a></div></div>
<div class="ttc" id="classThreadContext_html_aa14e914ae572dfff033c3efb3d06d896"><div class="ttname"><a href="classThreadContext.html#aa14e914ae572dfff033c3efb3d06d896">ThreadContext::pcStateNoRecord</a></div><div class="ttdeci">virtual void pcStateNoRecord(const TheISA::PCState &amp;val)=0</div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca055d59fa0781ac72026b011dea0490cf"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca055d59fa0781ac72026b011dea0490cf">ArmISA::MISCREG_DTLBIALL</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00266">miscregs.hh:266</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a9d6a8a495fda3a18828c10e9f22d4fd1"><div class="ttname"><a href="namespaceArmISA.html#a9d6a8a495fda3a18828c10e9f22d4fd1">ArmISA::getArgument</a></div><div class="ttdeci">uint64_t getArgument(ThreadContext *tc, int &amp;number, uint16_t size, bool fp)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00069">utility.cc:69</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca6c0878622bb5a09bfd8c9c2e2aee6ae7"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6c0878622bb5a09bfd8c9c2e2aee6ae7">ArmISA::MISCREG_PMCR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00287">miscregs.hh:287</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caf4cef18dbef50885e187adddd1327d9e"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf4cef18dbef50885e187adddd1327d9e">ArmISA::MISCREG_ID_ISAR1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00159">miscregs.hh:159</a></div></div>
<div class="ttc" id="classThreadContext_html_a232602c50191cc9e18e4f07ff9a0d693"><div class="ttname"><a href="classThreadContext.html#a232602c50191cc9e18e4f07ff9a0d693">ThreadContext::getIsaPtr</a></div><div class="ttdeci">virtual TheISA::ISA * getIsaPtr()=0</div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cacc6c0d54b3de785d3e9bd57250007f71"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacc6c0d54b3de785d3e9bd57250007f71">ArmISA::MISCREG_HCR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00184">miscregs.hh:184</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5f2fa736ead4cd563dc7856cf712464f"><div class="ttname"><a href="namespaceArmISA.html#a5f2fa736ead4cd563dc7856cf712464f">ArmISA::StackPointerReg</a></div><div class="ttdeci">const int StackPointerReg</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00121">registers.hh:121</a></div></div>
<div class="ttc" id="classThreadContext_html_a38f609e6fa97ddba38409b51ce46bbe5"><div class="ttname"><a href="classThreadContext.html#a38f609e6fa97ddba38409b51ce46bbe5">ThreadContext::readVecElemFlat</a></div><div class="ttdeci">virtual const VecElem &amp; readVecElemFlat(RegIndex idx, const ElemIndex &amp;elemIdx) const =0</div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca4f258252d52941bc7a97300ab7fd967e"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4f258252d52941bc7a97300ab7fd967e">ArmISA::MISCREG_MAIR0</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00308">miscregs.hh:308</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caabcef3978aa7e1d659b66d0456565ac2"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caabcef3978aa7e1d659b66d0456565ac2">ArmISA::MISCREG_AIDR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00166">miscregs.hh:166</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a758cfd5e7d73e55a0a4630e2ce846d71"><div class="ttname"><a href="namespaceArmISA.html#a758cfd5e7d73e55a0a4630e2ce846d71">ArmISA::mcrrMrrc15TrapToHyp</a></div><div class="ttdeci">bool mcrrMrrc15TrapToHyp(const MiscRegIndex miscReg, CPSR cpsr, SCR scr, HSTR hstr, HCR hcr, uint32_t iss)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00661">utility.cc:661</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a3c9b3cd33220cee7318a078ea20ba1a3"><div class="ttname"><a href="namespaceArmISA.html#a3c9b3cd33220cee7318a078ea20ba1a3">ArmISA::SPAlignmentCheckEnabled</a></div><div class="ttdeci">bool SPAlignmentCheckEnabled(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00828">utility.cc:828</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a6af00826021005760b36569412ed04c6"><div class="ttname"><a href="namespaceArmISA.html#a6af00826021005760b36569412ed04c6">ArmISA::sa</a></div><div class="ttdeci">Bitfield&lt; 3 &gt; sa</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00365">miscregs_types.hh:365</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a39510b1c2b9a3bc190a62447a036237e"><div class="ttname"><a href="namespaceArmISA.html#a39510b1c2b9a3bc190a62447a036237e">ArmISA::opModeToEL</a></div><div class="ttdeci">static ExceptionLevel opModeToEL(OperatingMode mode)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00689">types.hh:689</a></div></div>
<div class="ttc" id="namespaceArmISA_html_abf6ca896d3fd317eec17d4b55723b8ba"><div class="ttname"><a href="namespaceArmISA.html#abf6ca896d3fd317eec17d4b55723b8ba">ArmISA::ELIs32</a></div><div class="ttdeci">bool ELIs32(ThreadContext *tc, ExceptionLevel el)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00299">utility.cc:299</a></div></div>
<div class="ttc" id="classThreadContext_html_a2a9e2f3b0b81225d34ce2e840dbc43eb"><div class="ttname"><a href="classThreadContext.html#a2a9e2f3b0b81225d34ce2e840dbc43eb">ThreadContext::getITBPtr</a></div><div class="ttdeci">virtual BaseTLB * getITBPtr()=0</div></div>
<div class="ttc" id="classThreadContext_html_ac94929c2d43f8cc8154c7f476173a841"><div class="ttname"><a href="classThreadContext.html#ac94929c2d43f8cc8154c7f476173a841">ThreadContext::readVecRegFlat</a></div><div class="ttdeci">virtual const VecRegContainer &amp; readVecRegFlat(RegIndex idx) const =0</div></div>
<div class="ttc" id="classThreadContext_html_abc720169d0e3f5f99a4414822d386eac"><div class="ttname"><a href="classThreadContext.html#abc720169d0e3f5f99a4414822d386eac">ThreadContext::setFloatRegFlat</a></div><div class="ttdeci">virtual void setFloatRegFlat(RegIndex idx, RegVal val)=0</div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cab7ae914e1dccd2d93763a75ead2e4569"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab7ae914e1dccd2d93763a75ead2e4569">ArmISA::MISCREG_TLBIMVAAL</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00274">miscregs.hh:274</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cac2263aa3fc056992a20bdd9dce32c61c"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac2263aa3fc056992a20bdd9dce32c61c">ArmISA::MISCREG_CONTEXTIDR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00335">miscregs.hh:335</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca540af25d1d321d1891bf4d9292c227c1"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca540af25d1d321d1891bf4d9292c227c1">ArmISA::MISCREG_SCTLR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00172">miscregs.hh:172</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a72708f62169900b9522663e73a5a753b"><div class="ttname"><a href="namespaceArmISA.html#a72708f62169900b9522663e73a5a753b">ArmISA::copyVecRegs</a></div><div class="ttdeci">static void copyVecRegs(ThreadContext *src, ThreadContext *dest)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00149">utility.cc:149</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca4621addc92a17409cd39ea8a3a56e945"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4621addc92a17409cd39ea8a3a56e945">ArmISA::MISCREG_DCISW</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00239">miscregs.hh:239</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caf6b27f38425b6c7e5b13119c1a5b1754"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf6b27f38425b6c7e5b13119c1a5b1754">ArmISA::MISCREG_TLBIASIDIS</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00259">miscregs.hh:259</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca3c709b276a04ec5ca9ee382b797dfcc5"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3c709b276a04ec5ca9ee382b797dfcc5">ArmISA::MISCREG_CSSELR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00167">miscregs.hh:167</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca6a053ea48f0a33993f665a3583be7cce"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6a053ea48f0a33993f665a3583be7cce">ArmISA::MISCREG_SCTLR_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00467">miscregs.hh:467</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a3c3acc97fbea659dbde9afcf8ecd1380"><div class="ttname"><a href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">MipsISA::r</a></div><div class="ttdeci">r</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00097">pra_constants.hh:97</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca0b410ff413a02c9b8979d026cb151bcc"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0b410ff413a02c9b8979d026cb151bcc">ArmISA::MISCREG_SCTLR_EL3</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00477">miscregs.hh:477</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a2be5f0fc62327c298d9b7b646772cd7b"><div class="ttname"><a href="namespaceArmISA.html#a2be5f0fc62327c298d9b7b646772cd7b">ArmISA::NumArgumentRegs</a></div><div class="ttdeci">const int NumArgumentRegs</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00114">registers.hh:114</a></div></div>
<div class="ttc" id="arm_2vtophys_8hh_html"><div class="ttname"><a href="arm_2vtophys_8hh.html">vtophys.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caa86013c5c3682ecc03deaf42c249be495"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa86013c5c3682ecc03deaf42c249be495">ArmISA::MODE_FIQ</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00601">types.hh:601</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cab58b694aa4d1972b88a238c813f87173"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab58b694aa4d1972b88a238c813f87173">ArmISA::MISCREG_ID_ISAR4</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00162">miscregs.hh:162</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca097734a5fdc6fce17ce5caa5606af525"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca097734a5fdc6fce17ce5caa5606af525">ArmISA::MISCREG_ID_ISAR5</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00163">miscregs.hh:163</a></div></div>
<div class="ttc" id="classThreadContext_html_a5ed12f21a862dc0026a8816d5272bf98"><div class="ttname"><a href="classThreadContext.html#a5ed12f21a862dc0026a8816d5272bf98">ThreadContext::setVecElemFlat</a></div><div class="ttdeci">virtual void setVecElemFlat(RegIndex idx, const ElemIndex &amp;elemIdx, const VecElem &amp;val)=0</div></div>
<div class="ttc" id="namespaceArmISA_html_a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed"><div class="ttname"><a href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">ArmISA::EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00588">types.hh:588</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ac8b68a74d6364ddab858d98bfe3ceabd"><div class="ttname"><a href="namespaceArmISA.html#ac8b68a74d6364ddab858d98bfe3ceabd">ArmISA::ELUsingAArch32K</a></div><div class="ttdeci">std::pair&lt; bool, bool &gt; ELUsingAArch32K(ThreadContext *tc, ExceptionLevel el)</div><div class="ttdoc">This function checks whether selected EL provided as an argument is using the AArch32 ISA...</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00319">utility.cc:319</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca17ae208709284d34c21f53edb7d46aea"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca17ae208709284d34c21f53edb7d46aea">ArmISA::MISCREG_ID_MMFR2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00156">miscregs.hh:156</a></div></div>
<div class="ttc" id="classThreadContext_html_ac394cf627b03699f1db35e3b6f4b5b21"><div class="ttname"><a href="classThreadContext.html#ac394cf627b03699f1db35e3b6f4b5b21">ThreadContext::setCCReg</a></div><div class="ttdeci">virtual void setCCReg(RegIndex reg_idx, RegVal val)=0</div></div>
<div class="ttc" id="classArmSystem_html_a51a4ad0c83ab4119e940d3ca38ea3061"><div class="ttname"><a href="classArmSystem.html#a51a4ad0c83ab4119e940d3ca38ea3061">ArmSystem::haveVirtualization</a></div><div class="ttdeci">bool haveVirtualization() const</div><div class="ttdoc">Returns true if this system implements the virtualization Extensions. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2system_8hh_source.html#l00200">system.hh:200</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caa6fd30cedd3f1cd6138bc919dfb16399"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa6fd30cedd3f1cd6138bc919dfb16399">ArmISA::MISCREG_TCMTR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00146">miscregs.hh:146</a></div></div>
<div class="ttc" id="namespaceArmISA_html_add919c3c82c275f23f2d3ceef8b1da81"><div class="ttname"><a href="namespaceArmISA.html#add919c3c82c275f23f2d3ceef8b1da81">ArmISA::roundPage</a></div><div class="ttdeci">Addr roundPage(Addr addr)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00465">utility.cc:465</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca7c70c1eac0935c3d1c30e66f5061b063"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7c70c1eac0935c3d1c30e66f5061b063">ArmISA::MISCREG_TLBIMVAA</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00272">miscregs.hh:272</a></div></div>
<div class="ttc" id="base_2types_8hh_html_adcc3cf526a71c0dfaae020d432c78b83"><div class="ttname"><a href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a></div><div class="ttdeci">#define ULL(N)</div><div class="ttdoc">uint64_t constant </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00050">types.hh:50</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cad33f7d3ef73f518dba36b6cc5c881627"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad33f7d3ef73f518dba36b6cc5c881627">ArmISA::MISCREG_TLBIALLIS</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00257">miscregs.hh:257</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caa3662f11aa86d9652a2b2f1db80d33525"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa3662f11aa86d9652a2b2f1db80d33525">ArmISA::MODE_SVC</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00603">types.hh:603</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca14edc3740760601da02a2466a682f0b8"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca14edc3740760601da02a2466a682f0b8">ArmISA::MISCREG_DBGDRAR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00123">miscregs.hh:123</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca56f5859b27c49381dd9e0d7f3310565d"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca56f5859b27c49381dd9e0d7f3310565d">ArmISA::MISCREG_CPACR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00178">miscregs.hh:178</a></div></div>
<div class="ttc" id="logging_8hh_html_abb243c15dfbeedf4ae64aa213f4f18c7"><div class="ttname"><a href="logging_8hh.html#abb243c15dfbeedf4ae64aa213f4f18c7">warn_once</a></div><div class="ttdeci">#define warn_once(...)</div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00216">logging.hh:216</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ad7da21b854bc88fc9ec3555260035fdc"><div class="ttname"><a href="namespaceArmISA.html#ad7da21b854bc88fc9ec3555260035fdc">ArmISA::truncPage</a></div><div class="ttdeci">Addr truncPage(Addr addr)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00459">utility.cc:459</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca344b758a27d1db96e5bce041a14a4ed7"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca344b758a27d1db96e5bce041a14a4ed7">ArmISA::MISCREG_ID_MMFR0</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00154">miscregs.hh:154</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca6f977db24b93ceac0ca9f5a8c32b1108"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6f977db24b93ceac0ca9f5a8c32b1108">ArmISA::MISCREG_ICC_ASGI1R</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00817">miscregs.hh:817</a></div></div>
<div class="ttc" id="namespaceArmISA_html_acfda2ffd77850b534d363293a2fabe59"><div class="ttname"><a href="namespaceArmISA.html#acfda2ffd77850b534d363293a2fabe59">ArmISA::ee</a></div><div class="ttdeci">Bitfield&lt; 25 &gt; ee</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00322">miscregs_types.hh:322</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cab0af73c5db0f641c99bcdf88b9ad7a60"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab0af73c5db0f641c99bcdf88b9ad7a60">ArmISA::MISCREG_TCR_EL3</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00491">miscregs.hh:491</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a1dbc6978c271916aec737e48db240458"><div class="ttname"><a href="namespaceArmISA.html#a1dbc6978c271916aec737e48db240458">ArmISA::sendEvent</a></div><div class="ttdeci">void sendEvent(ThreadContext *tc)</div><div class="ttdoc">Send an event (SEV) to a specific PE if there isn&amp;#39;t already a pending event. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00196">utility.cc:196</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a0301c1ac34ba4e44346f4e9af386b7ab"><div class="ttname"><a href="namespaceArmISA.html#a0301c1ac34ba4e44346f4e9af386b7ab">ArmISA::skipFunction</a></div><div class="ttdeci">void skipFunction(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00131">utility.cc:131</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a48a1577b2026e48e360623cc68617f80"><div class="ttname"><a href="namespaceArmISA.html#a48a1577b2026e48e360623cc68617f80">ArmISA::decodeMrsMsrBankedReg</a></div><div class="ttdeci">bool decodeMrsMsrBankedReg(uint8_t sysM, bool r, bool &amp;isIntReg, int &amp;regIdx, CPSR cpsr, SCR scr, NSACR nsacr, bool checkSecurity)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00709">utility.cc:709</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cacdd627b13d30f6f82676f789b0e0c44c"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacdd627b13d30f6f82676f789b0e0c44c">ArmISA::MISCREG_ID_PFR1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00151">miscregs.hh:151</a></div></div>
<div class="ttc" id="classPortProxy_html"><div class="ttname"><a href="classPortProxy.html">PortProxy</a></div><div class="ttdoc">This object is a proxy for a port or other object which implements the functional response protocol...</div><div class="ttdef"><b>Definition:</b> <a href="port__proxy_8hh_source.html#l00082">port_proxy.hh:82</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca309489dd7ba7778d15ee0407215a20a4"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca309489dd7ba7778d15ee0407215a20a4">ArmISA::MISCREG_SEV_MAILBOX</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00089">miscregs.hh:89</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caa61076748f70e41542620a98f4e424dc9"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa61076748f70e41542620a98f4e424dc9">ArmISA::MODE_SYSTEM</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00608">types.hh:608</a></div></div>
<div class="ttc" id="cpu_2thread__context_8hh_html"><div class="ttname"><a href="cpu_2thread__context_8hh.html">thread_context.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca9e7bfa12f74d473450463db1e33d741b"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9e7bfa12f74d473450463db1e33d741b">ArmISA::MISCREG_ICIMVAU</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00234">miscregs.hh:234</a></div></div>
<div class="ttc" id="classThreadContext_html_a594e114a4cc2ff653bc8a30fe49b986b"><div class="ttname"><a href="classThreadContext.html#a594e114a4cc2ff653bc8a30fe49b986b">ThreadContext::getCheckerCpuPtr</a></div><div class="ttdeci">virtual CheckerCPU * getCheckerCpuPtr()=0</div></div>
<div class="ttc" id="classThreadContext_html_aca903e46048a5e7a9cce0f8be315660d"><div class="ttname"><a href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">ThreadContext::readMiscRegNoEffect</a></div><div class="ttdeci">virtual RegVal readMiscRegNoEffect(RegIndex misc_reg) const =0</div></div>
<div class="ttc" id="arch_2arm_2system_8hh_html"><div class="ttname"><a href="arch_2arm_2system_8hh.html">system.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ad19f25dd310b8de41075b2eab2342063"><div class="ttname"><a href="namespaceArmISA.html#ad19f25dd310b8de41075b2eab2342063">ArmISA::unknownMode32</a></div><div class="ttdeci">static bool unknownMode32(OperatingMode mode)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00744">types.hh:744</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca0272e4641b1c33ec30a95b8d5b5b7274"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0272e4641b1c33ec30a95b8d5b5b7274">ArmISA::MISCREG_TLBIALL</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00269">miscregs.hh:269</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a55fd78a34f452df0391bc46926724034"><div class="ttname"><a href="namespaceArmISA.html#a55fd78a34f452df0391bc46926724034">ArmISA::longDescFormatInUse</a></div><div class="ttdeci">bool longDescFormatInUse(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00228">utility.cc:228</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca96687d142f592ea8af69b94e729d349c"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca96687d142f592ea8af69b94e729d349c">ArmISA::MISCREG_DCCISW</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00254">miscregs.hh:254</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca8aac71cc6d5777ddb1a51ae04972bae3"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8aac71cc6d5777ddb1a51ae04972bae3">ArmISA::MISCREG_REVIDR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00149">miscregs.hh:149</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca5bfc9d84a913f4403092c34f4fdb68f0"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5bfc9d84a913f4403092c34f4fdb68f0">ArmISA::MISCREG_TTBCR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00196">miscregs.hh:196</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cac925f522cf9fe7db42f30941a2845ad9"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac925f522cf9fe7db42f30941a2845ad9">ArmISA::MISCREG_TLBIMVALIS</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00261">miscregs.hh:261</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a806ce965bc2fe1e6989928de7d63b733"><div class="ttname"><a href="namespaceArmISA.html#a806ce965bc2fe1e6989928de7d63b733">ArmISA::NumIntRegs</a></div><div class="ttdeci">const int NumIntRegs</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00091">registers.hh:91</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca2b9c16e2c454c387c4c34f4e185c55f2"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2b9c16e2c454c387c4c34f4e185c55f2">ArmISA::MISCREG_ELR_HYP</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00067">miscregs.hh:67</a></div></div>
<div class="ttc" id="classArmSystem_html_a98a3b8cdc45d018850e306be1f33459b"><div class="ttname"><a href="classArmSystem.html#a98a3b8cdc45d018850e306be1f33459b">ArmSystem::highestEL</a></div><div class="ttdeci">ExceptionLevel highestEL() const</div><div class="ttdoc">Returns the highest implemented exception level. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2system_8hh_source.html#l00230">system.hh:230</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a233e755911c9143f96bef37eedb1e009"><div class="ttname"><a href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">AlphaISA::PCState</a></div><div class="ttdeci">GenericISA::SimplePCState&lt; MachInst &gt; PCState</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2types_8hh_source.html#l00043">types.hh:43</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a9c8cc0ef93d80b0a0e44d4189d29b6ec"><div class="ttname"><a href="namespaceArmISA.html#a9c8cc0ef93d80b0a0e44d4189d29b6ec">ArmISA::NumCCRegs</a></div><div class="ttdeci">const int NumCCRegs</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00098">registers.hh:98</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca483fe08e0ab9e0d7dccba21804547878"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca483fe08e0ab9e0d7dccba21804547878">ArmISA::MISCREG_TCR_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00485">miscregs.hh:485</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a77aa2bfbf7d8b7a89dce050b9d3c164a"><div class="ttname"><a href="namespaceArmISA.html#a77aa2bfbf7d8b7a89dce050b9d3c164a">ArmISA::mcrMrcIssExtract</a></div><div class="ttdeci">static void mcrMrcIssExtract(uint32_t iss, bool &amp;isRead, uint32_t &amp;crm, IntRegIndex &amp;rt, uint32_t &amp;crn, uint32_t &amp;opc1, uint32_t &amp;opc2)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8hh_source.html#l00289">utility.hh:289</a></div></div>
<div class="ttc" id="arm_2isa__traits_8hh_html"><div class="ttname"><a href="arm_2isa__traits_8hh.html">isa_traits.hh</a></div></div>
<div class="ttc" id="classThreadContext_html_a9ffd283cc1a80721d5baf84ae2ee4d00"><div class="ttname"><a href="classThreadContext.html#a9ffd283cc1a80721d5baf84ae2ee4d00">ThreadContext::threadId</a></div><div class="ttdeci">virtual int threadId() const =0</div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca68fe3af92534b9a943a114580b3c9d39"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca68fe3af92534b9a943a114580b3c9d39">ArmISA::MISCREG_ID_ISAR0</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00158">miscregs.hh:158</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca0cddb533c7dccbe89da87203c21f5cc7"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0cddb533c7dccbe89da87203c21f5cc7">ArmISA::MISCREG_SPSR_UND</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00066">miscregs.hh:66</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a9d47fac71b0f1177d1bccd36a134d08d"><div class="ttname"><a href="namespaceArmISA.html#a9d47fac71b0f1177d1bccd36a134d08d">ArmISA::initCPU</a></div><div class="ttdeci">void initCPU(ThreadContext *tc, int cpuId)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00058">utility.cc:58</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca4d06fd3e9f671633ce1d5b151c5d3455"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4d06fd3e9f671633ce1d5b151c5d3455">ArmISA::MISCREG_TLBIMVAIS</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00258">miscregs.hh:258</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca15368abdb247cacb0f9da09c2cb9d4d5"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca15368abdb247cacb0f9da09c2cb9d4d5">ArmISA::MISCREG_ICC_SGI0R</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00842">miscregs.hh:842</a></div></div>
<div class="ttc" id="classThreadContext_html_a5020bb8a7861e0f9a06c49248b5f397c"><div class="ttname"><a href="classThreadContext.html#a5020bb8a7861e0f9a06c49248b5f397c">ThreadContext::readIntRegFlat</a></div><div class="ttdeci">virtual RegVal readIntRegFlat(RegIndex idx) const =0</div><div class="ttdoc">Flat register interfaces. </div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caacb8cbb1c501ab158fedd21b52fa2220"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caacb8cbb1c501ab158fedd21b52fa2220">ArmISA::MISCREG_TLBIASID</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00271">miscregs.hh:271</a></div></div>
<div class="ttc" id="fs__translating__port__proxy_8hh_html"><div class="ttname"><a href="fs__translating__port__proxy_8hh.html">fs_translating_port_proxy.hh</a></div><div class="ttdoc">TranslatingPortProxy Object Declaration for FS. </div></div>
<div class="ttc" id="classThreadContext_html_a3396ebd3c1fccbb83e4585ec4bc235c9"><div class="ttname"><a href="classThreadContext.html#a3396ebd3c1fccbb83e4585ec4bc235c9">ThreadContext::socketId</a></div><div class="ttdeci">virtual uint32_t socketId() const =0</div></div>
<div class="ttc" id="classThreadContext_html_af8521a9f618db8c70a3291240a166abf"><div class="ttname"><a href="classThreadContext.html#af8521a9f618db8c70a3291240a166abf">ThreadContext::contextId</a></div><div class="ttdeci">virtual ContextID contextId() const =0</div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca2bc0f84891bd9bced655f99817c7d73a"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2bc0f84891bd9bced655f99817c7d73a">ArmISA::MISCREG_DTLBIMVA</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00267">miscregs.hh:267</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5"><div class="ttname"><a href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">ArmISA::EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00587">types.hh:587</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a7a6f56fb5890f57e694afbb604e9fb90"><div class="ttname"><a href="namespaceArmISA.html#a7a6f56fb5890f57e694afbb604e9fb90">ArmISA::PageBytes</a></div><div class="ttdeci">const Addr PageBytes</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa__traits_8hh_source.html#l00059">isa_traits.hh:59</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fabafdd3dbc6d6ee3fc05507f59ac36d81"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fabafdd3dbc6d6ee3fc05507f59ac36d81">ArmISA::INTREG_X30</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00159">intregs.hh:159</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ab3a6b3d101b6013c030bff3a498df5ea"><div class="ttname"><a href="namespaceArmISA.html#ab3a6b3d101b6013c030bff3a498df5ea">ArmISA::opc2</a></div><div class="ttdeci">Bitfield&lt; 7, 5 &gt; opc2</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00116">types.hh:116</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cade4b60cfb1d5a208ea54f119692adc2a"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cade4b60cfb1d5a208ea54f119692adc2a">ArmISA::MISCREG_SPSR_SVC</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00062">miscregs.hh:62</a></div></div>
<div class="ttc" id="classArmSystem_html"><div class="ttname"><a href="classArmSystem.html">ArmSystem</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2system_8hh_source.html#l00060">system.hh:60</a></div></div>
<div class="ttc" id="classThreadContext_html_a31018b1d89fe7d666efc72f1897e1b5f"><div class="ttname"><a href="classThreadContext.html#a31018b1d89fe7d666efc72f1897e1b5f">ThreadContext::setVecRegFlat</a></div><div class="ttdeci">virtual void setVecRegFlat(RegIndex idx, const VecRegContainer &amp;val)=0</div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca30812347ebd4dd4acb50048b317e9ed7"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca30812347ebd4dd4acb50048b317e9ed7">ArmISA::MISCREG_ID_ISAR2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00160">miscregs.hh:160</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca26989c87e432f012c3f2a5ae1c8a369f"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca26989c87e432f012c3f2a5ae1c8a369f">ArmISA::MISCREG_IFAR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00222">miscregs.hh:222</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a17830702f2a3c01ca77252e146d45bba"><div class="ttname"><a href="namespaceArmISA.html#a17830702f2a3c01ca77252e146d45bba">ArmISA::purifyTaggedAddr</a></div><div class="ttdeci">Addr purifyTaggedAddr(Addr addr, ThreadContext *tc, ExceptionLevel el, TTBCR tcr)</div><div class="ttdoc">Removes the tag from tagged addresses if that mode is enabled. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00394">utility.cc:394</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caa30dcc6cd75f082e88b37560c616eb085"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa30dcc6cd75f082e88b37560c616eb085">ArmISA::MODE_ABORT</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00605">types.hh:605</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aedf8742bbf65a60cf102a4b3f9ba3d68"><div class="ttname"><a href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">ArmISA::mask</a></div><div class="ttdeci">Bitfield&lt; 3, 0 &gt; mask</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00064">types.hh:64</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caad87337169ced79741200c7319ef71811"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caad87337169ced79741200c7319ef71811">ArmISA::MODE_USER</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00600">types.hh:600</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caa10cc39a52b92ebf858ea22641d4b8f67"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa10cc39a52b92ebf858ea22641d4b8f67">ArmISA::MODE_UNDEFINED</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00607">types.hh:607</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a24a144e8bb48dfc6573d7027cafd199b"><div class="ttname"><a href="namespaceArmISA.html#a24a144e8bb48dfc6573d7027cafd199b">ArmISA::inAArch64</a></div><div class="ttdeci">bool inAArch64(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00221">utility.cc:221</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca7ac1b2166841b17fab9db5286276a3fe"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7ac1b2166841b17fab9db5286276a3fe">ArmISA::MISCREG_SPSR_ABT</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00064">miscregs.hh:64</a></div></div>
<div class="ttc" id="classThreadContext_html_a40439a17173175ef883a9cd6faf37aef"><div class="ttname"><a href="classThreadContext.html#a40439a17173175ef883a9cd6faf37aef">ThreadContext::readFloatRegFlat</a></div><div class="ttdeci">virtual RegVal readFloatRegFlat(RegIndex idx) const =0</div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cac0d0e5ddda9dea55e2ae3223a5f1c9fc"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac0d0e5ddda9dea55e2ae3223a5f1c9fc">ArmISA::MISCREG_TTBR1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00193">miscregs.hh:193</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cace40afc520e485c32007d226062894b5"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cace40afc520e485c32007d226062894b5">ArmISA::MISCREG_TLBTR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00147">miscregs.hh:147</a></div></div>
<div class="ttc" id="classThreadContext_html_af5ba61c412683b28c0650337eb09d57c"><div class="ttname"><a href="classThreadContext.html#af5ba61c412683b28c0650337eb09d57c">ThreadContext::setIntRegFlat</a></div><div class="ttdeci">virtual void setIntRegFlat(RegIndex idx, RegVal val)=0</div></div>
<div class="ttc" id="namespaceArmISA_html_abb263f4ec2a2852ac26b5c33c6f5897b"><div class="ttname"><a href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">ArmISA::inSecureState</a></div><div class="ttdeci">bool inSecureState(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00205">utility.cc:205</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aeb752480f8ccbb6fe5119361665a5461"><div class="ttname"><a href="namespaceArmISA.html#aeb752480f8ccbb6fe5119361665a5461">ArmISA::ELIsInHost</a></div><div class="ttdeci">bool ELIsInHost(ThreadContext *tc, ExceptionLevel el)</div><div class="ttdoc">Returns true if the current exception level el is executing a Host OS or an application of a Host OS ...</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00308">utility.cc:308</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caaedd810eb5d1b0c2632821f8b7abc0fe0"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caaedd810eb5d1b0c2632821f8b7abc0fe0">ArmISA::MODE_MON</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00604">types.hh:604</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caad24ccdd262d2fda58c5818c16ce9d52"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caad24ccdd262d2fda58c5818c16ce9d52">ArmISA::MISCREG_CTR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00145">miscregs.hh:145</a></div></div>
<div class="ttc" id="bitfield_8hh_html_a037aa50d964c15b87b49ca219fd62d85"><div class="ttname"><a href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a></div><div class="ttdeci">T bits(T val, int first, int last)</div><div class="ttdoc">Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive) from &amp;#39;val&amp;#39; and right justify it...</div><div class="ttdef"><b>Definition:</b> <a href="bitfield_8hh_source.html#l00072">bitfield.hh:72</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca25e01e2437793648b59e468b134153e4"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca25e01e2437793648b59e468b134153e4">ArmISA::MISCREG_SCR_EL3</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00479">miscregs.hh:479</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a34f1e0260a3bfa397bda36736e2caa41"><div class="ttname"><a href="namespaceArmISA.html#a34f1e0260a3bfa397bda36736e2caa41">ArmISA::fp</a></div><div class="ttdeci">Bitfield&lt; 19, 16 &gt; fp</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00175">miscregs_types.hh:175</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca523fc954142987a41e0ce0f88662fa0a"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca523fc954142987a41e0ce0f88662fa0a">ArmISA::MISCREG_SPSR_MON</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00063">miscregs.hh:63</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a704e27d64f779615b5ec5141b94b2711"><div class="ttname"><a href="namespaceArmISA.html#a704e27d64f779615b5ec5141b94b2711">ArmISA::copyRegs</a></div><div class="ttdeci">void copyRegs(ThreadContext *src, ThreadContext *dest)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00167">utility.cc:167</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aa4ce7256d8c95525d7ae29cb1a2e1143"><div class="ttname"><a href="namespaceArmISA.html#aa4ce7256d8c95525d7ae29cb1a2e1143">ArmISA::badMode32</a></div><div class="ttdeci">bool badMode32(ThreadContext *tc, OperatingMode mode)</div><div class="ttdoc">badMode is checking if the execution mode provided as an argument is valid and implemented for AArch3...</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00382">utility.cc:382</a></div></div>
<div class="ttc" id="logging_8hh_html_af5c59b879d6a32dc657018ab3d30198f"><div class="ttname"><a href="logging_8hh.html#af5c59b879d6a32dc657018ab3d30198f">panic_if</a></div><div class="ttdeci">#define panic_if(cond,...)</div><div class="ttdoc">Conditional panic macro that checks the supplied condition and only panics if the condition is true a...</div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00185">logging.hh:185</a></div></div>
<div class="ttc" id="classThreadContext_html_adc42524bb7da19f70adecbafc401edea"><div class="ttname"><a href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg</a></div><div class="ttdeci">virtual RegVal readMiscReg(RegIndex misc_reg)=0</div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca614e290a75dfe812ebc6b0854d0b9e64"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca614e290a75dfe812ebc6b0854d0b9e64">ArmISA::MISCREG_TLBIMVAALIS</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00262">miscregs.hh:262</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a9770037b8955f1e6377e3aaa3e54d28e"><div class="ttname"><a href="namespaceArmISA.html#a9770037b8955f1e6377e3aaa3e54d28e">ArmISA::badMode</a></div><div class="ttdeci">bool badMode(ThreadContext *tc, OperatingMode mode)</div><div class="ttdoc">badMode is checking if the execution mode provided as an argument is valid and implemented. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00388">utility.cc:388</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca5882c3c544025702f76f0045efa5ec31"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5882c3c544025702f76f0045efa5ec31">ArmISA::MISCREG_SPSR_IRQ</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00061">miscregs.hh:61</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">ArmISA::MISCREG_CPSR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00058">miscregs.hh:58</a></div></div>
<div class="ttc" id="base_2types_8hh_html_afbdce43497ec3a10ccb2d2141fb1def1"><div class="ttname"><a href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="ttdeci">std::shared_ptr&lt; FaultBase &gt; Fault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00240">types.hh:240</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca39a4d42042f5ad9406036e86161f2387"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca39a4d42042f5ad9406036e86161f2387">ArmISA::MISCREG_TLBIMVAL</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00273">miscregs.hh:273</a></div></div>
<div class="ttc" id="classBaseCPU_html_ade0433c5dc5127f1d65b10b8f090b8a3"><div class="ttname"><a href="classBaseCPU.html#ade0433c5dc5127f1d65b10b8f090b8a3">BaseCPU::postInterrupt</a></div><div class="ttdeci">void postInterrupt(ThreadID tid, int int_num, int index)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00238">base.hh:238</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cab0d3898aa2aaf2fffd4953283d284b88"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab0d3898aa2aaf2fffd4953283d284b88">ArmISA::MISCREG_TLBIMVA</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00270">miscregs.hh:270</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ae0b6544f6aae9f75f1a985b3c947100a"><div class="ttname"><a href="namespaceArmISA.html#ae0b6544f6aae9f75f1a985b3c947100a">ArmISA::intRegInMode</a></div><div class="ttdeci">static int intRegInMode(OperatingMode mode, int reg)</div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00464">intregs.hh:464</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca4750c028a717da1f74e34035b16b9848"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4750c028a717da1f74e34035b16b9848">ArmISA::MISCREG_SCTLR_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00470">miscregs.hh:470</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a8aee566332322d614d91755eba76bbd7"><div class="ttname"><a href="namespaceArmISA.html#a8aee566332322d614d91755eba76bbd7">ArmISA::MachineBytes</a></div><div class="ttdeci">const int MachineBytes</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa__traits_8hh_source.html#l00094">isa_traits.hh:94</a></div></div>
<div class="ttc" id="full__system_8hh_html"><div class="ttname"><a href="full__system_8hh.html">full_system.hh</a></div></div>
<div class="ttc" id="classArmSystem_html_a8abff4839654cfbb8f11a5efe3fc72cf"><div class="ttname"><a href="classArmSystem.html#a8abff4839654cfbb8f11a5efe3fc72cf">ArmSystem::haveLPAE</a></div><div class="ttdeci">bool haveLPAE() const</div><div class="ttdoc">Returns true if this system implements the Large Physical Address Extension. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2system_8hh_source.html#l00195">system.hh:195</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">ArmISA::MODE_HYP</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00606">types.hh:606</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ad57105cb3da8df4419f2cdd99e4494f7"><div class="ttname"><a href="namespaceArmISA.html#ad57105cb3da8df4419f2cdd99e4494f7">ArmISA::NumVecRegs</a></div><div class="ttdeci">const int NumVecRegs</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00093">registers.hh:93</a></div></div>
<div class="ttc" id="namespaceArmISA_html_acf3c87fbcd28d47ff53cbae2a40d2d30"><div class="ttname"><a href="namespaceArmISA.html#acf3c87fbcd28d47ff53cbae2a40d2d30">ArmISA::sa0</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; sa0</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00363">miscregs_types.hh:363</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
