// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
// Date        : Wed Aug 12 22:53:07 2020
// Host        : prflow-compute-0-15 running 64-bit CentOS Linux release 7.8.2003 (Core)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ zcu102_DigitRec_1_if_0_sim_netlist.v
// Design      : zcu102_DigitRec_1_if_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu9eg-ffvb1156-2-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXI_LITE_IF
   (S_AXI_ARREADY,
    S_AXI_WREADY,
    S_AXI_AWREADY,
    S_AXI_BVALID,
    S_AXI_RVALID,
    E,
    \axi_rdata_reg[30]_0 ,
    \axi_rdata_reg[6]_0 ,
    \outbram_depth_write_i_reg[0] ,
    \axi_rdata_reg[6]_1 ,
    \axi_rdata_reg[4]_0 ,
    \axi_rdata_reg[5]_0 ,
    \outbram_depth_i_reg[0] ,
    wr_en,
    \axi_rdata_reg[4]_1 ,
    rd_en,
    \REG_WORD_GEN[0].data_reg[31] ,
    \REG_WORD_GEN[0].data_reg[31]_0 ,
    \outbram_depth_write_i_reg[0]_0 ,
    \REG_WORD_GEN[0].data_reg[31]_1 ,
    \REG_WORD_GEN[0].data_reg[31]_2 ,
    \REG_WORD_GEN[0].data_reg[31]_3 ,
    \REG_WORD_GEN[0].data_reg[31]_4 ,
    \REG_WORD_GEN[0].data_reg[31]_5 ,
    S_AXI_RDATA,
    s_axi_aclk,
    axi_arready_reg_0,
    axi_arready_reg_1,
    S_AXI_ARADDR,
    S_AXI_AWADDR,
    S_AXI_ARVALID,
    empty,
    full,
    \gen_fwft.empty_fwft_i_reg ,
    s_axi_aresetn,
    dout,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ,
    S_AXI_WVALID,
    S_AXI_AWVALID,
    S_AXI_BREADY,
    S_AXI_RREADY);
  output S_AXI_ARREADY;
  output S_AXI_WREADY;
  output S_AXI_AWREADY;
  output S_AXI_BVALID;
  output S_AXI_RVALID;
  output [0:0]E;
  output [4:0]\axi_rdata_reg[30]_0 ;
  output \axi_rdata_reg[6]_0 ;
  output \outbram_depth_write_i_reg[0] ;
  output \axi_rdata_reg[6]_1 ;
  output \axi_rdata_reg[4]_0 ;
  output \axi_rdata_reg[5]_0 ;
  output \outbram_depth_i_reg[0] ;
  output wr_en;
  output \axi_rdata_reg[4]_1 ;
  output rd_en;
  output \REG_WORD_GEN[0].data_reg[31] ;
  output \REG_WORD_GEN[0].data_reg[31]_0 ;
  output \outbram_depth_write_i_reg[0]_0 ;
  output \REG_WORD_GEN[0].data_reg[31]_1 ;
  output \REG_WORD_GEN[0].data_reg[31]_2 ;
  output \REG_WORD_GEN[0].data_reg[31]_3 ;
  output \REG_WORD_GEN[0].data_reg[31]_4 ;
  output \REG_WORD_GEN[0].data_reg[31]_5 ;
  output [4:0]S_AXI_RDATA;
  input s_axi_aclk;
  input axi_arready_reg_0;
  input axi_arready_reg_1;
  input [13:0]S_AXI_ARADDR;
  input [13:0]S_AXI_AWADDR;
  input S_AXI_ARVALID;
  input empty;
  input full;
  input \gen_fwft.empty_fwft_i_reg ;
  input s_axi_aresetn;
  input [0:0]dout;
  input \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  input S_AXI_WVALID;
  input S_AXI_AWVALID;
  input S_AXI_BREADY;
  input S_AXI_RREADY;

  wire [0:0]E;
  wire \REG_WORD_GEN[0].data[31]_i_15_n_0 ;
  wire \REG_WORD_GEN[0].data[31]_i_16_n_0 ;
  wire \REG_WORD_GEN[0].data[31]_i_17_n_0 ;
  wire \REG_WORD_GEN[0].data[31]_i_18_n_0 ;
  wire \REG_WORD_GEN[0].data[31]_i_19_n_0 ;
  wire \REG_WORD_GEN[0].data[31]_i_20_n_0 ;
  wire \REG_WORD_GEN[0].data[31]_i_21_n_0 ;
  wire \REG_WORD_GEN[0].data_reg[31] ;
  wire \REG_WORD_GEN[0].data_reg[31]_0 ;
  wire \REG_WORD_GEN[0].data_reg[31]_1 ;
  wire \REG_WORD_GEN[0].data_reg[31]_2 ;
  wire \REG_WORD_GEN[0].data_reg[31]_3 ;
  wire \REG_WORD_GEN[0].data_reg[31]_4 ;
  wire \REG_WORD_GEN[0].data_reg[31]_5 ;
  wire [13:0]S_AXI_ARADDR;
  wire S_AXI_ARREADY;
  wire S_AXI_ARVALID;
  wire [13:0]S_AXI_AWADDR;
  wire S_AXI_AWREADY;
  wire S_AXI_AWVALID;
  wire S_AXI_BREADY;
  wire S_AXI_BVALID;
  wire [4:0]S_AXI_RDATA;
  wire S_AXI_RREADY;
  wire S_AXI_RVALID;
  wire S_AXI_WREADY;
  wire S_AXI_WVALID;
  wire axi_arready0;
  wire axi_arready_reg_0;
  wire axi_arready_reg_1;
  wire axi_awready0;
  wire axi_awready_i_1_n_0;
  wire axi_bvalid_i_1_n_0;
  wire \axi_rdata[30]_i_10_n_0 ;
  wire \axi_rdata[30]_i_11_n_0 ;
  wire \axi_rdata[30]_i_12_n_0 ;
  wire \axi_rdata[30]_i_4_n_0 ;
  wire \axi_rdata[30]_i_5_n_0 ;
  wire \axi_rdata[30]_i_6_n_0 ;
  wire \axi_rdata[30]_i_8_n_0 ;
  wire \axi_rdata[30]_i_9_n_0 ;
  wire \axi_rdata[4]_i_2_n_0 ;
  wire \axi_rdata[4]_i_3_n_0 ;
  wire \axi_rdata[4]_i_4_n_0 ;
  wire \axi_rdata[4]_i_5_n_0 ;
  wire \axi_rdata[4]_i_6_n_0 ;
  wire \axi_rdata[5]_i_10_n_0 ;
  wire \axi_rdata[5]_i_11_n_0 ;
  wire \axi_rdata[5]_i_12_n_0 ;
  wire \axi_rdata[5]_i_14_n_0 ;
  wire \axi_rdata[5]_i_15_n_0 ;
  wire \axi_rdata[5]_i_16_n_0 ;
  wire \axi_rdata[5]_i_17_n_0 ;
  wire \axi_rdata[5]_i_18_n_0 ;
  wire \axi_rdata[5]_i_2_n_0 ;
  wire \axi_rdata[5]_i_3_n_0 ;
  wire \axi_rdata[5]_i_4_n_0 ;
  wire \axi_rdata[5]_i_5_n_0 ;
  wire \axi_rdata[5]_i_6_n_0 ;
  wire \axi_rdata[5]_i_7_n_0 ;
  wire \axi_rdata[6]_i_2_n_0 ;
  wire \axi_rdata[6]_i_5_n_0 ;
  wire \axi_rdata[6]_i_6_n_0 ;
  wire [4:0]\axi_rdata_reg[30]_0 ;
  wire \axi_rdata_reg[4]_0 ;
  wire \axi_rdata_reg[4]_1 ;
  wire \axi_rdata_reg[5]_0 ;
  wire \axi_rdata_reg[6]_0 ;
  wire \axi_rdata_reg[6]_1 ;
  wire axi_rvalid_i_1_n_0;
  wire axi_wready0;
  wire [0:0]dout;
  wire empty;
  wire full;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_i_2__0_n_0 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_i_2_n_0 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_i_3__0_n_0 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_i_4_n_0 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_i_5_n_0 ;
  wire \outbram_depth_i_reg[0] ;
  wire \outbram_depth_write_i[0]_i_2_n_0 ;
  wire \outbram_depth_write_i[0]_i_3_n_0 ;
  wire \outbram_depth_write_i_reg[0] ;
  wire \outbram_depth_write_i_reg[0]_0 ;
  wire rd_en;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [7:7]scalar_read_addr;
  wire scalar_we;
  wire [6:4]scalar_write_addr;
  wire [13:10]slv_reg_addr;
  wire [30:4]slv_reg_in1_out;
  wire slv_reg_rden;
  wire wr_en;

  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \REG_WORD_GEN[0].data[31]_i_1 
       (.I0(scalar_we),
        .I1(axi_arready_reg_0),
        .I2(axi_arready_reg_1),
        .I3(scalar_write_addr[6]),
        .I4(scalar_write_addr[4]),
        .I5(scalar_write_addr[5]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \REG_WORD_GEN[0].data[31]_i_10 
       (.I0(\axi_rdata_reg[30]_0 [2]),
        .I1(\axi_rdata_reg[30]_0 [1]),
        .I2(\outbram_depth_i_reg[0] ),
        .I3(\REG_WORD_GEN[0].data[31]_i_20_n_0 ),
        .O(\REG_WORD_GEN[0].data_reg[31]_4 ));
  LUT4 #(
    .INIT(16'h8088)) 
    \REG_WORD_GEN[0].data[31]_i_11 
       (.I0(\axi_rdata[30]_i_10_n_0 ),
        .I1(\axi_rdata[30]_i_9_n_0 ),
        .I2(\REG_WORD_GEN[0].data[31]_i_18_n_0 ),
        .I3(\axi_rdata[30]_i_4_n_0 ),
        .O(\REG_WORD_GEN[0].data_reg[31]_2 ));
  LUT6 #(
    .INIT(64'h0000000054005454)) 
    \REG_WORD_GEN[0].data[31]_i_12 
       (.I0(\axi_rdata_reg[30]_0 [2]),
        .I1(\axi_rdata_reg[6]_0 ),
        .I2(S_AXI_ARADDR[3]),
        .I3(S_AXI_AWADDR[3]),
        .I4(\axi_rdata_reg[6]_1 ),
        .I5(\axi_rdata[30]_i_9_n_0 ),
        .O(\REG_WORD_GEN[0].data_reg[31]_3 ));
  LUT6 #(
    .INIT(64'hAAAA8AAAA2228222)) 
    \REG_WORD_GEN[0].data[31]_i_13 
       (.I0(\axi_rdata[30]_i_11_n_0 ),
        .I1(\axi_rdata_reg[6]_0 ),
        .I2(S_AXI_ARVALID),
        .I3(S_AXI_ARREADY),
        .I4(S_AXI_ARADDR[7]),
        .I5(S_AXI_AWADDR[7]),
        .O(\REG_WORD_GEN[0].data_reg[31]_5 ));
  LUT6 #(
    .INIT(64'h0000BF0000FFBF00)) 
    \REG_WORD_GEN[0].data[31]_i_14 
       (.I0(\REG_WORD_GEN[0].data[31]_i_18_n_0 ),
        .I1(\axi_rdata[30]_i_4_n_0 ),
        .I2(\axi_rdata[30]_i_10_n_0 ),
        .I3(\axi_rdata_reg[5]_0 ),
        .I4(\outbram_depth_write_i_reg[0] ),
        .I5(\axi_rdata_reg[30]_0 [2]),
        .O(\REG_WORD_GEN[0].data_reg[31]_1 ));
  LUT6 #(
    .INIT(64'h0050005000000303)) 
    \REG_WORD_GEN[0].data[31]_i_15 
       (.I0(S_AXI_AWADDR[6]),
        .I1(S_AXI_ARADDR[6]),
        .I2(\axi_rdata_reg[6]_1 ),
        .I3(S_AXI_AWADDR[7]),
        .I4(S_AXI_ARADDR[7]),
        .I5(\axi_rdata_reg[6]_0 ),
        .O(\REG_WORD_GEN[0].data[31]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0300030000000055)) 
    \REG_WORD_GEN[0].data[31]_i_16 
       (.I0(S_AXI_ARADDR[5]),
        .I1(S_AXI_AWADDR[5]),
        .I2(S_AXI_AWADDR[6]),
        .I3(\axi_rdata_reg[6]_0 ),
        .I4(S_AXI_ARADDR[6]),
        .I5(\axi_rdata_reg[6]_1 ),
        .O(\REG_WORD_GEN[0].data[31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0202008800880088)) 
    \REG_WORD_GEN[0].data[31]_i_17 
       (.I0(\axi_rdata[30]_i_9_n_0 ),
        .I1(\axi_rdata_reg[6]_0 ),
        .I2(S_AXI_ARADDR[3]),
        .I3(S_AXI_AWADDR[3]),
        .I4(S_AXI_ARREADY),
        .I5(S_AXI_ARVALID),
        .O(\REG_WORD_GEN[0].data[31]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hEEE0E0E0)) 
    \REG_WORD_GEN[0].data[31]_i_18 
       (.I0(\axi_rdata_reg[6]_0 ),
        .I1(S_AXI_ARADDR[4]),
        .I2(S_AXI_AWADDR[4]),
        .I3(S_AXI_ARREADY),
        .I4(S_AXI_ARVALID),
        .O(\REG_WORD_GEN[0].data[31]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hEEE0E0E0)) 
    \REG_WORD_GEN[0].data[31]_i_19 
       (.I0(\axi_rdata_reg[6]_0 ),
        .I1(S_AXI_ARADDR[7]),
        .I2(S_AXI_AWADDR[7]),
        .I3(S_AXI_ARREADY),
        .I4(S_AXI_ARVALID),
        .O(\REG_WORD_GEN[0].data[31]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h0027)) 
    \REG_WORD_GEN[0].data[31]_i_2 
       (.I0(\outbram_depth_write_i_reg[0] ),
        .I1(\axi_rdata_reg[30]_0 [2]),
        .I2(\REG_WORD_GEN[0].data_reg[31]_0 ),
        .I3(\REG_WORD_GEN[0].data_reg[31] ),
        .O(scalar_we));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hD53FD5FF)) 
    \REG_WORD_GEN[0].data[31]_i_20 
       (.I0(S_AXI_AWADDR[5]),
        .I1(S_AXI_ARREADY),
        .I2(S_AXI_ARVALID),
        .I3(\axi_rdata_reg[6]_0 ),
        .I4(S_AXI_ARADDR[5]),
        .O(\REG_WORD_GEN[0].data[31]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4AAA4000)) 
    \REG_WORD_GEN[0].data[31]_i_21 
       (.I0(\axi_rdata_reg[6]_0 ),
        .I1(S_AXI_ARADDR[13]),
        .I2(S_AXI_ARVALID),
        .I3(S_AXI_ARREADY),
        .I4(S_AXI_AWADDR[13]),
        .I5(\axi_rdata[30]_i_12_n_0 ),
        .O(\REG_WORD_GEN[0].data[31]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0202020202020002)) 
    \REG_WORD_GEN[0].data[31]_i_5 
       (.I0(\axi_rdata[30]_i_6_n_0 ),
        .I1(\REG_WORD_GEN[0].data[31]_i_15_n_0 ),
        .I2(\REG_WORD_GEN[0].data_reg[31] ),
        .I3(\axi_rdata[30]_i_5_n_0 ),
        .I4(\axi_rdata_reg[30]_0 [2]),
        .I5(\axi_rdata_reg[30]_0 [0]),
        .O(scalar_write_addr[6]));
  LUT6 #(
    .INIT(64'h4004050540040000)) 
    \REG_WORD_GEN[0].data[31]_i_6 
       (.I0(\REG_WORD_GEN[0].data_reg[31] ),
        .I1(\outbram_depth_i_reg[0] ),
        .I2(\axi_rdata_reg[30]_0 [2]),
        .I3(\REG_WORD_GEN[0].data[31]_i_16_n_0 ),
        .I4(\REG_WORD_GEN[0].data[31]_i_17_n_0 ),
        .I5(\REG_WORD_GEN[0].data[31]_i_18_n_0 ),
        .O(scalar_write_addr[4]));
  LUT6 #(
    .INIT(64'h1500100000000015)) 
    \REG_WORD_GEN[0].data[31]_i_7 
       (.I0(\REG_WORD_GEN[0].data_reg[31] ),
        .I1(\axi_rdata_reg[30]_0 [2]),
        .I2(\axi_rdata_reg[30]_0 [1]),
        .I3(\axi_rdata[30]_i_5_n_0 ),
        .I4(\REG_WORD_GEN[0].data[31]_i_19_n_0 ),
        .I5(\REG_WORD_GEN[0].data[31]_i_20_n_0 ),
        .O(scalar_write_addr[5]));
  LUT6 #(
    .INIT(64'hFFFFDDD000002205)) 
    \REG_WORD_GEN[0].data[31]_i_8 
       (.I0(\axi_rdata_reg[6]_1 ),
        .I1(S_AXI_AWADDR[2]),
        .I2(S_AXI_ARADDR[2]),
        .I3(\axi_rdata_reg[6]_0 ),
        .I4(\axi_rdata[30]_i_11_n_0 ),
        .I5(\axi_rdata_reg[30]_0 [2]),
        .O(\REG_WORD_GEN[0].data_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAFFFFFF)) 
    \REG_WORD_GEN[0].data[31]_i_9 
       (.I0(\REG_WORD_GEN[0].data[31]_i_21_n_0 ),
        .I1(\axi_rdata_reg[6]_1 ),
        .I2(S_AXI_AWADDR[10]),
        .I3(\axi_rdata_reg[6]_0 ),
        .I4(s_axi_aresetn),
        .I5(\gnuram_async_fifo.xpm_fifo_base_inst_i_4_n_0 ),
        .O(\REG_WORD_GEN[0].data_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(S_AXI_ARVALID),
        .I1(S_AXI_ARREADY),
        .O(axi_arready0));
  FDRE #(
    .INIT(1'b0)) 
    axi_arready_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_arready0),
        .Q(S_AXI_ARREADY),
        .R(axi_awready_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    axi_awready_i_1
       (.I0(s_axi_aresetn),
        .O(axi_awready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h40)) 
    axi_awready_i_2
       (.I0(S_AXI_AWREADY),
        .I1(S_AXI_WVALID),
        .I2(S_AXI_AWVALID),
        .O(axi_awready0));
  FDRE #(
    .INIT(1'b0)) 
    axi_awready_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_awready0),
        .Q(S_AXI_AWREADY),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h7444444444444444)) 
    axi_bvalid_i_1
       (.I0(S_AXI_BREADY),
        .I1(S_AXI_BVALID),
        .I2(S_AXI_WVALID),
        .I3(S_AXI_AWVALID),
        .I4(S_AXI_AWREADY),
        .I5(S_AXI_WREADY),
        .O(axi_bvalid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_bvalid_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(S_AXI_BVALID),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'hBBABABABBAAAAAAA)) 
    \axi_rdata[23]_i_1 
       (.I0(slv_reg_in1_out[30]),
        .I1(scalar_read_addr),
        .I2(\axi_rdata_reg[30]_0 [3]),
        .I3(\axi_rdata[30]_i_4_n_0 ),
        .I4(\axi_rdata[30]_i_5_n_0 ),
        .I5(\axi_rdata_reg[30]_0 [2]),
        .O(slv_reg_in1_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00004244)) 
    \axi_rdata[23]_i_2 
       (.I0(\axi_rdata_reg[30]_0 [3]),
        .I1(\axi_rdata_reg[30]_0 [2]),
        .I2(\axi_rdata[30]_i_11_n_0 ),
        .I3(\axi_rdata[30]_i_9_n_0 ),
        .I4(\axi_rdata[5]_i_2_n_0 ),
        .O(scalar_read_addr));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hFAAACFFF)) 
    \axi_rdata[23]_i_3 
       (.I0(S_AXI_AWADDR[7]),
        .I1(S_AXI_ARADDR[7]),
        .I2(S_AXI_ARREADY),
        .I3(S_AXI_ARVALID),
        .I4(\axi_rdata_reg[6]_0 ),
        .O(\axi_rdata_reg[30]_0 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    \axi_rdata[30]_i_1 
       (.I0(S_AXI_ARVALID),
        .I1(S_AXI_ARREADY),
        .O(slv_reg_rden));
  LUT5 #(
    .INIT(32'h07070088)) 
    \axi_rdata[30]_i_10 
       (.I0(S_AXI_ARVALID),
        .I1(S_AXI_ARREADY),
        .I2(S_AXI_AWADDR[3]),
        .I3(S_AXI_ARADDR[3]),
        .I4(\axi_rdata_reg[6]_0 ),
        .O(\axi_rdata[30]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \axi_rdata[30]_i_11 
       (.I0(\axi_rdata[30]_i_10_n_0 ),
        .I1(\outbram_depth_i_reg[0] ),
        .I2(\axi_rdata_reg[30]_0 [1]),
        .I3(\REG_WORD_GEN[0].data[31]_i_20_n_0 ),
        .O(\axi_rdata[30]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFAFFFAFFFFFFCFC)) 
    \axi_rdata[30]_i_12 
       (.I0(S_AXI_AWADDR[11]),
        .I1(S_AXI_ARADDR[11]),
        .I2(\axi_rdata_reg[6]_1 ),
        .I3(S_AXI_AWADDR[12]),
        .I4(S_AXI_ARADDR[12]),
        .I5(\axi_rdata_reg[6]_0 ),
        .O(\axi_rdata[30]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h2A2AC000)) 
    \axi_rdata[30]_i_13 
       (.I0(S_AXI_AWADDR[13]),
        .I1(S_AXI_ARREADY),
        .I2(S_AXI_ARVALID),
        .I3(S_AXI_ARADDR[13]),
        .I4(\axi_rdata_reg[6]_0 ),
        .O(slv_reg_addr[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFBF1500)) 
    \axi_rdata[30]_i_2 
       (.I0(\axi_rdata_reg[30]_0 [3]),
        .I1(\axi_rdata[30]_i_4_n_0 ),
        .I2(\axi_rdata[30]_i_5_n_0 ),
        .I3(\axi_rdata[30]_i_6_n_0 ),
        .I4(\axi_rdata_reg[30]_0 [4]),
        .I5(\axi_rdata[30]_i_8_n_0 ),
        .O(slv_reg_in1_out[30]));
  LUT5 #(
    .INIT(32'h3F008080)) 
    \axi_rdata[30]_i_3 
       (.I0(S_AXI_ARADDR[8]),
        .I1(S_AXI_ARVALID),
        .I2(S_AXI_ARREADY),
        .I3(S_AXI_AWADDR[8]),
        .I4(\axi_rdata_reg[6]_0 ),
        .O(\axi_rdata_reg[30]_0 [3]));
  LUT6 #(
    .INIT(64'h0000000015501555)) 
    \axi_rdata[30]_i_4 
       (.I0(\axi_rdata_reg[30]_0 [1]),
        .I1(S_AXI_AWADDR[5]),
        .I2(\axi_rdata_reg[6]_1 ),
        .I3(\axi_rdata_reg[6]_0 ),
        .I4(S_AXI_ARADDR[5]),
        .I5(\axi_rdata_reg[30]_0 [2]),
        .O(\axi_rdata[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0080008000000808)) 
    \axi_rdata[30]_i_5 
       (.I0(\axi_rdata[30]_i_9_n_0 ),
        .I1(\axi_rdata[30]_i_10_n_0 ),
        .I2(\axi_rdata_reg[6]_1 ),
        .I3(S_AXI_AWADDR[4]),
        .I4(S_AXI_ARADDR[4]),
        .I5(\axi_rdata_reg[6]_0 ),
        .O(\axi_rdata[30]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \axi_rdata[30]_i_6 
       (.I0(\axi_rdata[30]_i_11_n_0 ),
        .I1(\axi_rdata[30]_i_9_n_0 ),
        .I2(\axi_rdata_reg[30]_0 [2]),
        .O(\axi_rdata[30]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFF788F7)) 
    \axi_rdata[30]_i_7 
       (.I0(S_AXI_ARREADY),
        .I1(S_AXI_ARVALID),
        .I2(S_AXI_ARADDR[9]),
        .I3(\axi_rdata_reg[6]_0 ),
        .I4(S_AXI_AWADDR[9]),
        .O(\axi_rdata_reg[30]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA404)) 
    \axi_rdata[30]_i_8 
       (.I0(\axi_rdata_reg[6]_0 ),
        .I1(S_AXI_ARADDR[10]),
        .I2(\axi_rdata_reg[6]_1 ),
        .I3(S_AXI_AWADDR[10]),
        .I4(\axi_rdata[30]_i_12_n_0 ),
        .I5(slv_reg_addr[13]),
        .O(\axi_rdata[30]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000110A0A0A)) 
    \axi_rdata[30]_i_9 
       (.I0(\axi_rdata_reg[6]_0 ),
        .I1(S_AXI_ARADDR[2]),
        .I2(S_AXI_AWADDR[2]),
        .I3(S_AXI_ARREADY),
        .I4(S_AXI_ARVALID),
        .I5(\outbram_depth_write_i_reg[0] ),
        .O(\axi_rdata[30]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \axi_rdata[4]_i_1 
       (.I0(\axi_rdata[4]_i_2_n_0 ),
        .I1(\axi_rdata[4]_i_3_n_0 ),
        .I2(\axi_rdata[5]_i_2_n_0 ),
        .O(slv_reg_in1_out[4]));
  LUT6 #(
    .INIT(64'h101010100F000000)) 
    \axi_rdata[4]_i_2 
       (.I0(\axi_rdata_reg[30]_0 [2]),
        .I1(\axi_rdata[4]_i_4_n_0 ),
        .I2(\axi_rdata[4]_i_5_n_0 ),
        .I3(\axi_rdata[5]_i_10_n_0 ),
        .I4(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I5(\axi_rdata_reg[30]_0 [3]),
        .O(\axi_rdata[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h00000FF7)) 
    \axi_rdata[4]_i_3 
       (.I0(\axi_rdata_reg[4]_0 ),
        .I1(\axi_rdata_reg[30]_0 [3]),
        .I2(\axi_rdata_reg[30]_0 [2]),
        .I3(\axi_rdata[5]_i_11_n_0 ),
        .I4(\axi_rdata_reg[4]_1 ),
        .O(\axi_rdata[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF7FFFFFFFFFFFFF)) 
    \axi_rdata[4]_i_4 
       (.I0(\axi_rdata[30]_i_10_n_0 ),
        .I1(\REG_WORD_GEN[0].data[31]_i_20_n_0 ),
        .I2(full),
        .I3(\axi_rdata_reg[30]_0 [1]),
        .I4(\outbram_depth_i_reg[0] ),
        .I5(\axi_rdata_reg[5]_0 ),
        .O(\axi_rdata[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAEFAFAFAAEAAAAAA)) 
    \axi_rdata[4]_i_5 
       (.I0(\axi_rdata[4]_i_6_n_0 ),
        .I1(S_AXI_ARADDR[0]),
        .I2(\axi_rdata_reg[6]_0 ),
        .I3(S_AXI_ARVALID),
        .I4(S_AXI_ARREADY),
        .I5(S_AXI_AWADDR[0]),
        .O(\axi_rdata[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA2AAAAA)) 
    \axi_rdata[4]_i_6 
       (.I0(\axi_rdata_reg[30]_0 [2]),
        .I1(\axi_rdata[30]_i_10_n_0 ),
        .I2(\outbram_depth_i_reg[0] ),
        .I3(\axi_rdata_reg[30]_0 [1]),
        .I4(\REG_WORD_GEN[0].data[31]_i_20_n_0 ),
        .I5(\axi_rdata[5]_i_18_n_0 ),
        .O(\axi_rdata[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h4000400040004505)) 
    \axi_rdata[5]_i_1 
       (.I0(\axi_rdata[5]_i_2_n_0 ),
        .I1(\axi_rdata[5]_i_3_n_0 ),
        .I2(\axi_rdata[5]_i_4_n_0 ),
        .I3(\axi_rdata_reg[30]_0 [3]),
        .I4(\axi_rdata[5]_i_5_n_0 ),
        .I5(\axi_rdata[5]_i_6_n_0 ),
        .O(slv_reg_in1_out[5]));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \axi_rdata[5]_i_10 
       (.I0(\REG_WORD_GEN[0].data[31]_i_20_n_0 ),
        .I1(\axi_rdata_reg[30]_0 [1]),
        .I2(\outbram_depth_i_reg[0] ),
        .I3(\axi_rdata[30]_i_10_n_0 ),
        .I4(\axi_rdata_reg[5]_0 ),
        .I5(\axi_rdata_reg[30]_0 [2]),
        .O(\axi_rdata[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDD0FFFF)) 
    \axi_rdata[5]_i_11 
       (.I0(\axi_rdata_reg[6]_1 ),
        .I1(S_AXI_AWADDR[2]),
        .I2(S_AXI_ARADDR[2]),
        .I3(\axi_rdata_reg[6]_0 ),
        .I4(\REG_WORD_GEN[0].data[31]_i_16_n_0 ),
        .I5(\gnuram_async_fifo.xpm_fifo_base_inst_i_5_n_0 ),
        .O(\axi_rdata[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \axi_rdata[5]_i_12 
       (.I0(\axi_rdata_reg[5]_0 ),
        .I1(\axi_rdata[30]_i_10_n_0 ),
        .I2(\outbram_depth_i_reg[0] ),
        .I3(empty),
        .I4(\axi_rdata_reg[30]_0 [1]),
        .I5(\REG_WORD_GEN[0].data[31]_i_20_n_0 ),
        .O(\axi_rdata[5]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h07070088)) 
    \axi_rdata[5]_i_13 
       (.I0(S_AXI_ARVALID),
        .I1(S_AXI_ARREADY),
        .I2(S_AXI_AWADDR[2]),
        .I3(S_AXI_ARADDR[2]),
        .I4(\axi_rdata_reg[6]_0 ),
        .O(\axi_rdata_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h0000000010111111)) 
    \axi_rdata[5]_i_14 
       (.I0(\axi_rdata_reg[30]_0 [2]),
        .I1(\axi_rdata_reg[30]_0 [1]),
        .I2(\axi_rdata[5]_i_2_n_0 ),
        .I3(\axi_rdata[5]_i_16_n_0 ),
        .I4(\axi_rdata_reg[30]_0 [3]),
        .I5(\axi_rdata_reg[30]_0 [0]),
        .O(\axi_rdata[5]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    \axi_rdata[5]_i_15 
       (.I0(\axi_rdata[5]_i_17_n_0 ),
        .I1(\axi_rdata_reg[30]_0 [3]),
        .I2(\gen_fwft.empty_fwft_i_reg ),
        .I3(\axi_rdata[5]_i_10_n_0 ),
        .O(\axi_rdata[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \axi_rdata[5]_i_16 
       (.I0(\outbram_depth_write_i_reg[0] ),
        .I1(\axi_rdata_reg[5]_0 ),
        .I2(\REG_WORD_GEN[0].data[31]_i_20_n_0 ),
        .I3(\axi_rdata_reg[30]_0 [1]),
        .I4(\outbram_depth_i_reg[0] ),
        .I5(\axi_rdata[30]_i_10_n_0 ),
        .O(\axi_rdata[5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFFAAAAAAAA)) 
    \axi_rdata[5]_i_17 
       (.I0(\axi_rdata_reg[4]_1 ),
        .I1(\axi_rdata[5]_i_18_n_0 ),
        .I2(\REG_WORD_GEN[0].data[31]_i_16_n_0 ),
        .I3(\outbram_depth_i_reg[0] ),
        .I4(\axi_rdata[30]_i_10_n_0 ),
        .I5(\axi_rdata_reg[30]_0 [2]),
        .O(\axi_rdata[5]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hEEE0E0E0)) 
    \axi_rdata[5]_i_18 
       (.I0(\axi_rdata_reg[6]_0 ),
        .I1(S_AXI_ARADDR[2]),
        .I2(S_AXI_AWADDR[2]),
        .I3(S_AXI_ARREADY),
        .I4(S_AXI_ARVALID),
        .O(\axi_rdata[5]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \axi_rdata[5]_i_2 
       (.I0(\axi_rdata_reg[30]_0 [4]),
        .I1(slv_reg_addr[13]),
        .I2(\axi_rdata[5]_i_7_n_0 ),
        .I3(slv_reg_addr[11]),
        .I4(slv_reg_addr[10]),
        .O(\axi_rdata[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi_rdata[5]_i_3 
       (.I0(\axi_rdata[5]_i_10_n_0 ),
        .I1(scalar_read_addr),
        .O(\axi_rdata[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h00F0F0B0)) 
    \axi_rdata[5]_i_4 
       (.I0(\axi_rdata_reg[4]_1 ),
        .I1(\axi_rdata_reg[30]_0 [3]),
        .I2(\axi_rdata_reg[4]_0 ),
        .I3(\axi_rdata_reg[30]_0 [2]),
        .I4(\axi_rdata[5]_i_11_n_0 ),
        .O(\axi_rdata[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEE00E0CCEECCE0CC)) 
    \axi_rdata[5]_i_5 
       (.I0(\axi_rdata[5]_i_11_n_0 ),
        .I1(\axi_rdata_reg[4]_1 ),
        .I2(scalar_read_addr),
        .I3(\axi_rdata_reg[30]_0 [2]),
        .I4(\axi_rdata_reg[30]_0 [3]),
        .I5(\axi_rdata[5]_i_12_n_0 ),
        .O(\axi_rdata[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFFFFFF)) 
    \axi_rdata[5]_i_6 
       (.I0(\axi_rdata_reg[30]_0 [3]),
        .I1(\axi_rdata_reg[5]_0 ),
        .I2(\outbram_depth_i_reg[0] ),
        .I3(\axi_rdata[5]_i_14_n_0 ),
        .I4(\axi_rdata[30]_i_10_n_0 ),
        .I5(\axi_rdata[5]_i_15_n_0 ),
        .O(\axi_rdata[5]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEEE0E0E0)) 
    \axi_rdata[5]_i_7 
       (.I0(\axi_rdata_reg[6]_0 ),
        .I1(S_AXI_ARADDR[12]),
        .I2(S_AXI_AWADDR[12]),
        .I3(S_AXI_ARREADY),
        .I4(S_AXI_ARVALID),
        .O(\axi_rdata[5]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFF788F7)) 
    \axi_rdata[5]_i_8 
       (.I0(S_AXI_ARREADY),
        .I1(S_AXI_ARVALID),
        .I2(S_AXI_ARADDR[11]),
        .I3(\axi_rdata_reg[6]_0 ),
        .I4(S_AXI_AWADDR[11]),
        .O(slv_reg_addr[11]));
  LUT5 #(
    .INIT(32'h2A2AC000)) 
    \axi_rdata[5]_i_9 
       (.I0(S_AXI_AWADDR[10]),
        .I1(S_AXI_ARVALID),
        .I2(S_AXI_ARREADY),
        .I3(S_AXI_ARADDR[10]),
        .I4(\axi_rdata_reg[6]_0 ),
        .O(slv_reg_addr[10]));
  LUT6 #(
    .INIT(64'h0000000220200002)) 
    \axi_rdata[6]_i_1 
       (.I0(\axi_rdata[6]_i_2_n_0 ),
        .I1(\axi_rdata[30]_i_8_n_0 ),
        .I2(\axi_rdata_reg[6]_1 ),
        .I3(S_AXI_ARADDR[9]),
        .I4(\axi_rdata_reg[6]_0 ),
        .I5(S_AXI_AWADDR[9]),
        .O(slv_reg_in1_out[6]));
  LUT6 #(
    .INIT(64'h00050A44000F0000)) 
    \axi_rdata[6]_i_2 
       (.I0(\axi_rdata[6]_i_5_n_0 ),
        .I1(dout),
        .I2(scalar_read_addr),
        .I3(\axi_rdata_reg[30]_0 [2]),
        .I4(\axi_rdata_reg[30]_0 [3]),
        .I5(\axi_rdata[6]_i_6_n_0 ),
        .O(\axi_rdata[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \axi_rdata[6]_i_3 
       (.I0(S_AXI_ARREADY),
        .I1(S_AXI_ARVALID),
        .O(\axi_rdata_reg[6]_1 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \axi_rdata[6]_i_4 
       (.I0(S_AXI_WVALID),
        .I1(S_AXI_AWVALID),
        .I2(S_AXI_AWREADY),
        .I3(S_AXI_WREADY),
        .O(\axi_rdata_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFCBBBBBB)) 
    \axi_rdata[6]_i_5 
       (.I0(S_AXI_AWADDR[1]),
        .I1(\axi_rdata_reg[6]_0 ),
        .I2(S_AXI_ARADDR[1]),
        .I3(S_AXI_ARVALID),
        .I4(S_AXI_ARREADY),
        .I5(\axi_rdata[5]_i_11_n_0 ),
        .O(\axi_rdata[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFEAAFEFEFFFFFFFF)) 
    \axi_rdata[6]_i_6 
       (.I0(\axi_rdata[30]_i_11_n_0 ),
        .I1(\axi_rdata_reg[6]_0 ),
        .I2(S_AXI_ARADDR[2]),
        .I3(S_AXI_AWADDR[2]),
        .I4(\axi_rdata_reg[6]_1 ),
        .I5(\axi_rdata_reg[4]_0 ),
        .O(\axi_rdata[6]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[23] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden),
        .D(slv_reg_in1_out[23]),
        .Q(S_AXI_RDATA[3]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[30] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden),
        .D(slv_reg_in1_out[30]),
        .Q(S_AXI_RDATA[4]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden),
        .D(slv_reg_in1_out[4]),
        .Q(S_AXI_RDATA[0]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden),
        .D(slv_reg_in1_out[5]),
        .Q(S_AXI_RDATA[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden),
        .D(slv_reg_in1_out[6]),
        .Q(S_AXI_RDATA[2]),
        .R(axi_awready_i_1_n_0));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    axi_rvalid_i_1
       (.I0(slv_reg_in1_out[30]),
        .I1(S_AXI_ARREADY),
        .I2(S_AXI_ARVALID),
        .I3(S_AXI_RREADY),
        .I4(S_AXI_RVALID),
        .O(axi_rvalid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_rvalid_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(S_AXI_RVALID),
        .R(axi_awready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h40)) 
    axi_wready_i_1
       (.I0(S_AXI_WREADY),
        .I1(S_AXI_WVALID),
        .I2(S_AXI_AWVALID),
        .O(axi_wready0));
  FDRE #(
    .INIT(1'b0)) 
    axi_wready_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_wready0),
        .Q(S_AXI_WREADY),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \gnuram_async_fifo.xpm_fifo_base_inst_i_1 
       (.I0(\gnuram_async_fifo.xpm_fifo_base_inst_i_2__0_n_0 ),
        .I1(\axi_rdata_reg[4]_0 ),
        .I2(\axi_rdata_reg[4]_1 ),
        .I3(\gnuram_async_fifo.xpm_fifo_base_inst_i_3__0_n_0 ),
        .I4(\gnuram_async_fifo.xpm_fifo_base_inst_i_4_n_0 ),
        .I5(\axi_rdata[30]_i_8_n_0 ),
        .O(wr_en));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \gnuram_async_fifo.xpm_fifo_base_inst_i_1__0 
       (.I0(\axi_rdata[30]_i_8_n_0 ),
        .I1(\gnuram_async_fifo.xpm_fifo_base_inst_i_2_n_0 ),
        .I2(\axi_rdata_reg[4]_1 ),
        .I3(\axi_rdata_reg[4]_0 ),
        .I4(\gnuram_async_fifo.xpm_fifo_base_inst_i_5_n_0 ),
        .I5(\axi_rdata[30]_i_4_n_0 ),
        .O(rd_en));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \gnuram_async_fifo.xpm_fifo_base_inst_i_2 
       (.I0(\axi_rdata_reg[30]_0 [4]),
        .I1(\axi_rdata_reg[30]_0 [3]),
        .I2(\axi_rdata_reg[5]_0 ),
        .I3(\gen_fwft.empty_fwft_i_reg ),
        .O(\gnuram_async_fifo.xpm_fifo_base_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h002A002A002AAAAA)) 
    \gnuram_async_fifo.xpm_fifo_base_inst_i_2__0 
       (.I0(\axi_rdata[30]_i_4_n_0 ),
        .I1(S_AXI_ARVALID),
        .I2(S_AXI_ARREADY),
        .I3(S_AXI_AWADDR[4]),
        .I4(S_AXI_ARADDR[4]),
        .I5(\axi_rdata_reg[6]_0 ),
        .O(\gnuram_async_fifo.xpm_fifo_base_inst_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFF788F7)) 
    \gnuram_async_fifo.xpm_fifo_base_inst_i_3 
       (.I0(S_AXI_ARREADY),
        .I1(S_AXI_ARVALID),
        .I2(S_AXI_ARADDR[1]),
        .I3(\axi_rdata_reg[6]_0 ),
        .I4(S_AXI_AWADDR[1]),
        .O(\axi_rdata_reg[4]_1 ));
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    \gnuram_async_fifo.xpm_fifo_base_inst_i_3__0 
       (.I0(S_AXI_AWADDR[3]),
        .I1(\axi_rdata_reg[6]_1 ),
        .I2(S_AXI_AWADDR[2]),
        .I3(s_axi_aresetn),
        .I4(\axi_rdata_reg[6]_0 ),
        .O(\gnuram_async_fifo.xpm_fifo_base_inst_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFAFFFAFFFFFFFFCC)) 
    \gnuram_async_fifo.xpm_fifo_base_inst_i_4 
       (.I0(S_AXI_AWADDR[8]),
        .I1(S_AXI_ARADDR[8]),
        .I2(S_AXI_AWADDR[9]),
        .I3(\axi_rdata_reg[6]_0 ),
        .I4(S_AXI_ARADDR[9]),
        .I5(\axi_rdata_reg[6]_1 ),
        .O(\gnuram_async_fifo.xpm_fifo_base_inst_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hD53FD5FF)) 
    \gnuram_async_fifo.xpm_fifo_base_inst_i_4__0 
       (.I0(S_AXI_AWADDR[0]),
        .I1(S_AXI_ARREADY),
        .I2(S_AXI_ARVALID),
        .I3(\axi_rdata_reg[6]_0 ),
        .I4(S_AXI_ARADDR[0]),
        .O(\axi_rdata_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFCFCFFFFAFFFA)) 
    \gnuram_async_fifo.xpm_fifo_base_inst_i_5 
       (.I0(S_AXI_ARADDR[4]),
        .I1(S_AXI_AWADDR[4]),
        .I2(\axi_rdata_reg[6]_0 ),
        .I3(S_AXI_ARADDR[3]),
        .I4(S_AXI_AWADDR[3]),
        .I5(\axi_rdata_reg[6]_1 ),
        .O(\gnuram_async_fifo.xpm_fifo_base_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFF788F7)) 
    \outbram_depth_i[31]_i_3 
       (.I0(S_AXI_ARREADY),
        .I1(S_AXI_ARVALID),
        .I2(S_AXI_ARADDR[6]),
        .I3(\axi_rdata_reg[6]_0 ),
        .I4(S_AXI_AWADDR[6]),
        .O(\axi_rdata_reg[30]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h2AC02A00)) 
    \outbram_depth_i[31]_i_4 
       (.I0(S_AXI_AWADDR[5]),
        .I1(S_AXI_ARVALID),
        .I2(S_AXI_ARREADY),
        .I3(\axi_rdata_reg[6]_0 ),
        .I4(S_AXI_ARADDR[5]),
        .O(\axi_rdata_reg[30]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h07070088)) 
    \outbram_depth_i[31]_i_5 
       (.I0(S_AXI_ARVALID),
        .I1(S_AXI_ARREADY),
        .I2(S_AXI_AWADDR[4]),
        .I3(S_AXI_ARADDR[4]),
        .I4(\axi_rdata_reg[6]_0 ),
        .O(\outbram_depth_i_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \outbram_depth_write_i[0]_i_1 
       (.I0(\outbram_depth_write_i[0]_i_2_n_0 ),
        .I1(\outbram_depth_write_i[0]_i_3_n_0 ),
        .I2(\axi_rdata_reg[30]_0 [4]),
        .I3(\axi_rdata_reg[30]_0 [3]),
        .I4(\outbram_depth_write_i_reg[0] ),
        .I5(\axi_rdata[30]_i_8_n_0 ),
        .O(\outbram_depth_write_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h1F11000000000000)) 
    \outbram_depth_write_i[0]_i_2 
       (.I0(\axi_rdata_reg[6]_0 ),
        .I1(S_AXI_ARADDR[4]),
        .I2(S_AXI_AWADDR[4]),
        .I3(\axi_rdata_reg[6]_1 ),
        .I4(\axi_rdata[30]_i_4_n_0 ),
        .I5(\axi_rdata[30]_i_10_n_0 ),
        .O(\outbram_depth_write_i[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFF7F7F7)) 
    \outbram_depth_write_i[0]_i_3 
       (.I0(\axi_rdata_reg[6]_0 ),
        .I1(s_axi_aresetn),
        .I2(S_AXI_AWADDR[2]),
        .I3(S_AXI_ARREADY),
        .I4(S_AXI_ARVALID),
        .O(\outbram_depth_write_i[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA0000C0000000C0)) 
    \outbram_depth_write_i[0]_i_4 
       (.I0(S_AXI_AWADDR[1]),
        .I1(S_AXI_ARADDR[1]),
        .I2(S_AXI_ARADDR[0]),
        .I3(\axi_rdata_reg[6]_0 ),
        .I4(\axi_rdata_reg[6]_1 ),
        .I5(S_AXI_AWADDR[0]),
        .O(\outbram_depth_write_i_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adapter
   (D,
    S_AXI_ARREADY,
    S_AXI_WREADY,
    S_AXI_AWREADY,
    ap_start,
    S_AXI_BVALID,
    S_AXI_RVALID,
    wr_en,
    E,
    \axi_rdata_reg[4] ,
    \axi_rdata_reg[4]_0 ,
    \REG_WORD_GEN[0].data_reg[31] ,
    \REG_WORD_GEN[0].data_reg[31]_0 ,
    \REG_WORD_GEN[0].data_reg[31]_1 ,
    \REG_WORD_GEN[0].data_reg[31]_2 ,
    \REG_WORD_GEN[0].data_reg[31]_3 ,
    \REG_WORD_GEN[0].data_reg[31]_4 ,
    \REG_WORD_GEN[0].data_reg[31]_5 ,
    S_AXI_RDATA,
    din,
    acc_aclk,
    ap_done,
    s_axi_aclk,
    S_AXI_WDATA,
    SR,
    axi_arready_reg,
    axi_arready_reg_0,
    S_AXI_ARADDR,
    S_AXI_AWADDR,
    S_AXI_ARVALID,
    empty,
    full,
    ap_ready,
    out_ready_reg,
    s_axi_aresetn,
    S_AXI_WVALID,
    S_AXI_AWVALID,
    S_AXI_BREADY,
    S_AXI_RREADY);
  output [0:0]D;
  output S_AXI_ARREADY;
  output S_AXI_WREADY;
  output S_AXI_AWREADY;
  output ap_start;
  output S_AXI_BVALID;
  output S_AXI_RVALID;
  output wr_en;
  output [0:0]E;
  output [0:0]\axi_rdata_reg[4] ;
  output \axi_rdata_reg[4]_0 ;
  output \REG_WORD_GEN[0].data_reg[31] ;
  output \REG_WORD_GEN[0].data_reg[31]_0 ;
  output \REG_WORD_GEN[0].data_reg[31]_1 ;
  output \REG_WORD_GEN[0].data_reg[31]_2 ;
  output \REG_WORD_GEN[0].data_reg[31]_3 ;
  output \REG_WORD_GEN[0].data_reg[31]_4 ;
  output \REG_WORD_GEN[0].data_reg[31]_5 ;
  output [4:0]S_AXI_RDATA;
  output [31:0]din;
  input acc_aclk;
  input ap_done;
  input s_axi_aclk;
  input [31:0]S_AXI_WDATA;
  input [0:0]SR;
  input axi_arready_reg;
  input axi_arready_reg_0;
  input [13:0]S_AXI_ARADDR;
  input [13:0]S_AXI_AWADDR;
  input S_AXI_ARVALID;
  input empty;
  input full;
  input ap_ready;
  input out_ready_reg;
  input s_axi_aresetn;
  input S_AXI_WVALID;
  input S_AXI_AWVALID;
  input S_AXI_BREADY;
  input S_AXI_RREADY;

  wire [0:0]D;
  wire [0:0]E;
  wire \REG_WORD_GEN[0].data_reg[31] ;
  wire \REG_WORD_GEN[0].data_reg[31]_0 ;
  wire \REG_WORD_GEN[0].data_reg[31]_1 ;
  wire \REG_WORD_GEN[0].data_reg[31]_2 ;
  wire \REG_WORD_GEN[0].data_reg[31]_3 ;
  wire \REG_WORD_GEN[0].data_reg[31]_4 ;
  wire \REG_WORD_GEN[0].data_reg[31]_5 ;
  wire [0:0]SR;
  wire [13:0]S_AXI_ARADDR;
  wire S_AXI_ARREADY;
  wire S_AXI_ARVALID;
  wire [13:0]S_AXI_AWADDR;
  wire S_AXI_AWREADY;
  wire S_AXI_AWVALID;
  wire S_AXI_BREADY;
  wire S_AXI_BVALID;
  wire [4:0]S_AXI_RDATA;
  wire S_AXI_RREADY;
  wire S_AXI_RVALID;
  wire [31:0]S_AXI_WDATA;
  wire S_AXI_WREADY;
  wire S_AXI_WVALID;
  wire acc_aclk;
  wire ap_done;
  wire ap_ready;
  wire ap_start;
  wire axi_arready_reg;
  wire axi_arready_reg_0;
  wire axi_lite_if_i_n_11;
  wire axi_lite_if_i_n_12;
  wire axi_lite_if_i_n_13;
  wire axi_lite_if_i_n_15;
  wire axi_lite_if_i_n_16;
  wire axi_lite_if_i_n_22;
  wire [0:0]\axi_rdata_reg[4] ;
  wire \axi_rdata_reg[4]_0 ;
  wire cmd_empty;
  wire cmd_read;
  wire cmd_write4_out;
  wire [31:0]din;
  wire done_dout;
  wire done_empty;
  wire done_read3_out;
  wire empty;
  wire full;
  wire out_ready_reg;
  wire \outbram_depth_i[31]_i_1_n_0 ;
  wire \outbram_depth_i[31]_i_2_n_0 ;
  wire \outbram_depth_i[31]_i_6_n_0 ;
  wire \outbram_depth_i[31]_i_7_n_0 ;
  wire \outbram_depth_i[31]_i_8_n_0 ;
  wire [4:4]p_128_in;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [9:5]slv_reg_addr;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXI_LITE_IF axi_lite_if_i
       (.E(E),
        .\REG_WORD_GEN[0].data_reg[31] (\REG_WORD_GEN[0].data_reg[31] ),
        .\REG_WORD_GEN[0].data_reg[31]_0 (\REG_WORD_GEN[0].data_reg[31]_0 ),
        .\REG_WORD_GEN[0].data_reg[31]_1 (\REG_WORD_GEN[0].data_reg[31]_1 ),
        .\REG_WORD_GEN[0].data_reg[31]_2 (\REG_WORD_GEN[0].data_reg[31]_2 ),
        .\REG_WORD_GEN[0].data_reg[31]_3 (\REG_WORD_GEN[0].data_reg[31]_3 ),
        .\REG_WORD_GEN[0].data_reg[31]_4 (\REG_WORD_GEN[0].data_reg[31]_4 ),
        .\REG_WORD_GEN[0].data_reg[31]_5 (\REG_WORD_GEN[0].data_reg[31]_5 ),
        .S_AXI_ARADDR(S_AXI_ARADDR),
        .S_AXI_ARREADY(S_AXI_ARREADY),
        .S_AXI_ARVALID(S_AXI_ARVALID),
        .S_AXI_AWADDR(S_AXI_AWADDR),
        .S_AXI_AWREADY(S_AXI_AWREADY),
        .S_AXI_AWVALID(S_AXI_AWVALID),
        .S_AXI_BREADY(S_AXI_BREADY),
        .S_AXI_BVALID(S_AXI_BVALID),
        .S_AXI_RDATA(S_AXI_RDATA),
        .S_AXI_RREADY(S_AXI_RREADY),
        .S_AXI_RVALID(S_AXI_RVALID),
        .S_AXI_WREADY(S_AXI_WREADY),
        .S_AXI_WVALID(S_AXI_WVALID),
        .axi_arready_reg_0(axi_arready_reg),
        .axi_arready_reg_1(axi_arready_reg_0),
        .\axi_rdata_reg[30]_0 (slv_reg_addr),
        .\axi_rdata_reg[4]_0 (\axi_rdata_reg[4]_0 ),
        .\axi_rdata_reg[4]_1 (\axi_rdata_reg[4] ),
        .\axi_rdata_reg[5]_0 (axi_lite_if_i_n_15),
        .\axi_rdata_reg[6]_0 (axi_lite_if_i_n_11),
        .\axi_rdata_reg[6]_1 (axi_lite_if_i_n_13),
        .dout(done_dout),
        .empty(empty),
        .full(full),
        .\gen_fwft.empty_fwft_i_reg (done_empty),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg (p_128_in),
        .\outbram_depth_i_reg[0] (axi_lite_if_i_n_16),
        .\outbram_depth_write_i_reg[0] (axi_lite_if_i_n_12),
        .\outbram_depth_write_i_reg[0]_0 (axi_lite_if_i_n_22),
        .rd_en(done_read3_out),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .wr_en(cmd_write4_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmd_control cmd_ctrl
       (.D(D),
        .SR(SR),
        .acc_aclk(acc_aclk),
        .ap_ready(ap_ready),
        .ap_start(ap_start),
        .empty(cmd_empty),
        .out_ready_reg(out_ready_reg),
        .rd_en(cmd_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__xdcDup__1 cmd_queue
       (.S_AXI_WDATA(S_AXI_WDATA),
        .acc_aclk(acc_aclk),
        .empty(cmd_empty),
        .full(p_128_in),
        .rd_en(cmd_read),
        .s_axi_aclk(s_axi_aclk),
        .wr_en(cmd_write4_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized0 done_queue
       (.acc_aclk(acc_aclk),
        .ap_done(ap_done),
        .dout(done_dout),
        .empty(done_empty),
        .rd_en(done_read3_out),
        .s_axi_aclk(s_axi_aclk));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \outbram_depth_i[31]_i_1 
       (.I0(\outbram_depth_i[31]_i_2_n_0 ),
        .I1(slv_reg_addr[7]),
        .I2(slv_reg_addr[6]),
        .I3(slv_reg_addr[5]),
        .I4(axi_lite_if_i_n_16),
        .I5(\outbram_depth_i[31]_i_6_n_0 ),
        .O(\outbram_depth_i[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \outbram_depth_i[31]_i_2 
       (.I0(slv_reg_addr[9]),
        .I1(slv_reg_addr[8]),
        .I2(\outbram_depth_i[31]_i_7_n_0 ),
        .I3(\outbram_depth_i[31]_i_8_n_0 ),
        .I4(axi_lite_if_i_n_11),
        .I5(s_axi_aresetn),
        .O(\outbram_depth_i[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2205000000000000)) 
    \outbram_depth_i[31]_i_6 
       (.I0(axi_lite_if_i_n_13),
        .I1(S_AXI_AWADDR[3]),
        .I2(S_AXI_ARADDR[3]),
        .I3(axi_lite_if_i_n_11),
        .I4(axi_lite_if_i_n_15),
        .I5(axi_lite_if_i_n_12),
        .O(\outbram_depth_i[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0300030000000055)) 
    \outbram_depth_i[31]_i_7 
       (.I0(S_AXI_ARADDR[10]),
        .I1(S_AXI_AWADDR[10]),
        .I2(S_AXI_AWADDR[11]),
        .I3(axi_lite_if_i_n_11),
        .I4(S_AXI_ARADDR[11]),
        .I5(axi_lite_if_i_n_13),
        .O(\outbram_depth_i[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000530300005)) 
    \outbram_depth_i[31]_i_8 
       (.I0(S_AXI_ARADDR[12]),
        .I1(S_AXI_AWADDR[12]),
        .I2(axi_lite_if_i_n_11),
        .I3(S_AXI_ARADDR[13]),
        .I4(axi_lite_if_i_n_13),
        .I5(S_AXI_AWADDR[13]),
        .O(\outbram_depth_i[31]_i_8_n_0 ));
  FDRE \outbram_depth_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(\outbram_depth_i[31]_i_1_n_0 ),
        .D(S_AXI_WDATA[0]),
        .Q(din[0]),
        .R(1'b0));
  FDRE \outbram_depth_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(\outbram_depth_i[31]_i_1_n_0 ),
        .D(S_AXI_WDATA[10]),
        .Q(din[10]),
        .R(1'b0));
  FDRE \outbram_depth_i_reg[11] 
       (.C(s_axi_aclk),
        .CE(\outbram_depth_i[31]_i_1_n_0 ),
        .D(S_AXI_WDATA[11]),
        .Q(din[11]),
        .R(1'b0));
  FDRE \outbram_depth_i_reg[12] 
       (.C(s_axi_aclk),
        .CE(\outbram_depth_i[31]_i_1_n_0 ),
        .D(S_AXI_WDATA[12]),
        .Q(din[12]),
        .R(1'b0));
  FDRE \outbram_depth_i_reg[13] 
       (.C(s_axi_aclk),
        .CE(\outbram_depth_i[31]_i_1_n_0 ),
        .D(S_AXI_WDATA[13]),
        .Q(din[13]),
        .R(1'b0));
  FDRE \outbram_depth_i_reg[14] 
       (.C(s_axi_aclk),
        .CE(\outbram_depth_i[31]_i_1_n_0 ),
        .D(S_AXI_WDATA[14]),
        .Q(din[14]),
        .R(1'b0));
  FDRE \outbram_depth_i_reg[15] 
       (.C(s_axi_aclk),
        .CE(\outbram_depth_i[31]_i_1_n_0 ),
        .D(S_AXI_WDATA[15]),
        .Q(din[15]),
        .R(1'b0));
  FDRE \outbram_depth_i_reg[16] 
       (.C(s_axi_aclk),
        .CE(\outbram_depth_i[31]_i_1_n_0 ),
        .D(S_AXI_WDATA[16]),
        .Q(din[16]),
        .R(1'b0));
  FDRE \outbram_depth_i_reg[17] 
       (.C(s_axi_aclk),
        .CE(\outbram_depth_i[31]_i_1_n_0 ),
        .D(S_AXI_WDATA[17]),
        .Q(din[17]),
        .R(1'b0));
  FDRE \outbram_depth_i_reg[18] 
       (.C(s_axi_aclk),
        .CE(\outbram_depth_i[31]_i_1_n_0 ),
        .D(S_AXI_WDATA[18]),
        .Q(din[18]),
        .R(1'b0));
  FDRE \outbram_depth_i_reg[19] 
       (.C(s_axi_aclk),
        .CE(\outbram_depth_i[31]_i_1_n_0 ),
        .D(S_AXI_WDATA[19]),
        .Q(din[19]),
        .R(1'b0));
  FDRE \outbram_depth_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(\outbram_depth_i[31]_i_1_n_0 ),
        .D(S_AXI_WDATA[1]),
        .Q(din[1]),
        .R(1'b0));
  FDRE \outbram_depth_i_reg[20] 
       (.C(s_axi_aclk),
        .CE(\outbram_depth_i[31]_i_1_n_0 ),
        .D(S_AXI_WDATA[20]),
        .Q(din[20]),
        .R(1'b0));
  FDRE \outbram_depth_i_reg[21] 
       (.C(s_axi_aclk),
        .CE(\outbram_depth_i[31]_i_1_n_0 ),
        .D(S_AXI_WDATA[21]),
        .Q(din[21]),
        .R(1'b0));
  FDRE \outbram_depth_i_reg[22] 
       (.C(s_axi_aclk),
        .CE(\outbram_depth_i[31]_i_1_n_0 ),
        .D(S_AXI_WDATA[22]),
        .Q(din[22]),
        .R(1'b0));
  FDRE \outbram_depth_i_reg[23] 
       (.C(s_axi_aclk),
        .CE(\outbram_depth_i[31]_i_1_n_0 ),
        .D(S_AXI_WDATA[23]),
        .Q(din[23]),
        .R(1'b0));
  FDRE \outbram_depth_i_reg[24] 
       (.C(s_axi_aclk),
        .CE(\outbram_depth_i[31]_i_1_n_0 ),
        .D(S_AXI_WDATA[24]),
        .Q(din[24]),
        .R(1'b0));
  FDRE \outbram_depth_i_reg[25] 
       (.C(s_axi_aclk),
        .CE(\outbram_depth_i[31]_i_1_n_0 ),
        .D(S_AXI_WDATA[25]),
        .Q(din[25]),
        .R(1'b0));
  FDRE \outbram_depth_i_reg[26] 
       (.C(s_axi_aclk),
        .CE(\outbram_depth_i[31]_i_1_n_0 ),
        .D(S_AXI_WDATA[26]),
        .Q(din[26]),
        .R(1'b0));
  FDRE \outbram_depth_i_reg[27] 
       (.C(s_axi_aclk),
        .CE(\outbram_depth_i[31]_i_1_n_0 ),
        .D(S_AXI_WDATA[27]),
        .Q(din[27]),
        .R(1'b0));
  FDRE \outbram_depth_i_reg[28] 
       (.C(s_axi_aclk),
        .CE(\outbram_depth_i[31]_i_1_n_0 ),
        .D(S_AXI_WDATA[28]),
        .Q(din[28]),
        .R(1'b0));
  FDRE \outbram_depth_i_reg[29] 
       (.C(s_axi_aclk),
        .CE(\outbram_depth_i[31]_i_1_n_0 ),
        .D(S_AXI_WDATA[29]),
        .Q(din[29]),
        .R(1'b0));
  FDRE \outbram_depth_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(\outbram_depth_i[31]_i_1_n_0 ),
        .D(S_AXI_WDATA[2]),
        .Q(din[2]),
        .R(1'b0));
  FDRE \outbram_depth_i_reg[30] 
       (.C(s_axi_aclk),
        .CE(\outbram_depth_i[31]_i_1_n_0 ),
        .D(S_AXI_WDATA[30]),
        .Q(din[30]),
        .R(1'b0));
  FDRE \outbram_depth_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(\outbram_depth_i[31]_i_1_n_0 ),
        .D(S_AXI_WDATA[31]),
        .Q(din[31]),
        .R(1'b0));
  FDRE \outbram_depth_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(\outbram_depth_i[31]_i_1_n_0 ),
        .D(S_AXI_WDATA[3]),
        .Q(din[3]),
        .R(1'b0));
  FDRE \outbram_depth_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(\outbram_depth_i[31]_i_1_n_0 ),
        .D(S_AXI_WDATA[4]),
        .Q(din[4]),
        .R(1'b0));
  FDRE \outbram_depth_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(\outbram_depth_i[31]_i_1_n_0 ),
        .D(S_AXI_WDATA[5]),
        .Q(din[5]),
        .R(1'b0));
  FDRE \outbram_depth_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(\outbram_depth_i[31]_i_1_n_0 ),
        .D(S_AXI_WDATA[6]),
        .Q(din[6]),
        .R(1'b0));
  FDRE \outbram_depth_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(\outbram_depth_i[31]_i_1_n_0 ),
        .D(S_AXI_WDATA[7]),
        .Q(din[7]),
        .R(1'b0));
  FDRE \outbram_depth_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(\outbram_depth_i[31]_i_1_n_0 ),
        .D(S_AXI_WDATA[8]),
        .Q(din[8]),
        .R(1'b0));
  FDRE \outbram_depth_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(\outbram_depth_i[31]_i_1_n_0 ),
        .D(S_AXI_WDATA[9]),
        .Q(din[9]),
        .R(1'b0));
  FDRE \outbram_depth_write_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_lite_if_i_n_22),
        .Q(wr_en),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adapter_bram
   (ap_bram_iarg_0_dout0,
    acc_aclk,
    ap_bram_iarg_0_en0,
    ap_bram_iarg_0_we0,
    ap_bram_iarg_0_addr0,
    ap_bram_iarg_0_din0,
    addrb,
    dout,
    in_allow_reg,
    \gen_fwft.empty_fwft_i_reg );
  output [255:0]ap_bram_iarg_0_dout0;
  input acc_aclk;
  input ap_bram_iarg_0_en0;
  input [31:0]ap_bram_iarg_0_we0;
  input [13:0]ap_bram_iarg_0_addr0;
  input [255:0]ap_bram_iarg_0_din0;
  input [13:0]addrb;
  input [255:0]dout;
  input in_allow_reg;
  input \gen_fwft.empty_fwft_i_reg ;

  wire acc_aclk;
  wire [13:0]addrb;
  wire [13:0]ap_bram_iarg_0_addr0;
  wire [255:0]ap_bram_iarg_0_din0;
  wire [255:0]ap_bram_iarg_0_dout0;
  wire ap_bram_iarg_0_en0;
  wire [31:0]ap_bram_iarg_0_we0;
  wire [255:0]dout;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire in_allow_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bram bram_i
       (.acc_aclk(acc_aclk),
        .addrb(addrb),
        .ap_bram_iarg_0_addr0(ap_bram_iarg_0_addr0),
        .ap_bram_iarg_0_din0(ap_bram_iarg_0_din0),
        .ap_bram_iarg_0_dout0(ap_bram_iarg_0_dout0),
        .ap_bram_iarg_0_en0(ap_bram_iarg_0_en0),
        .ap_bram_iarg_0_we0(ap_bram_iarg_0_we0),
        .dout(dout),
        .\gen_fwft.empty_fwft_i_reg (\gen_fwft.empty_fwft_i_reg ),
        .in_allow_reg(in_allow_reg));
endmodule

(* ORIG_REF_NAME = "adapter_bram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adapter_bram__parameterized0
   (ap_bram_iarg_1_dout0,
    acc_aclk,
    ap_bram_iarg_1_en0,
    ap_bram_iarg_1_we0,
    ap_bram_iarg_1_addr0,
    ap_bram_iarg_1_din0,
    Q,
    dout,
    in_allow_reg,
    empty);
  output [255:0]ap_bram_iarg_1_dout0;
  input acc_aclk;
  input ap_bram_iarg_1_en0;
  input [31:0]ap_bram_iarg_1_we0;
  input [10:0]ap_bram_iarg_1_addr0;
  input [255:0]ap_bram_iarg_1_din0;
  input [10:0]Q;
  input [255:0]dout;
  input in_allow_reg;
  input empty;

  wire [10:0]Q;
  wire acc_aclk;
  wire [10:0]ap_bram_iarg_1_addr0;
  wire [255:0]ap_bram_iarg_1_din0;
  wire [255:0]ap_bram_iarg_1_dout0;
  wire ap_bram_iarg_1_en0;
  wire [31:0]ap_bram_iarg_1_we0;
  wire [255:0]dout;
  wire empty;
  wire in_allow_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bram__parameterized0 bram_i
       (.Q(Q),
        .acc_aclk(acc_aclk),
        .ap_bram_iarg_1_addr0(ap_bram_iarg_1_addr0),
        .ap_bram_iarg_1_din0(ap_bram_iarg_1_din0),
        .ap_bram_iarg_1_dout0(ap_bram_iarg_1_dout0),
        .ap_bram_iarg_1_en0(ap_bram_iarg_1_en0),
        .ap_bram_iarg_1_we0(ap_bram_iarg_1_we0),
        .dout(dout),
        .empty(empty),
        .in_allow_reg(in_allow_reg));
endmodule

(* ORIG_REF_NAME = "adapter_bram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adapter_bram__parameterized1
   (ap_bram_oarg_0_dout0,
    D,
    acc_aclk,
    ap_bram_oarg_0_en0,
    ap_bram_oarg_0_we0,
    ap_bram_oarg_0_addr0,
    ap_bram_oarg_0_din0,
    Q);
  output [7:0]ap_bram_oarg_0_dout0;
  output [7:0]D;
  input acc_aclk;
  input ap_bram_oarg_0_en0;
  input [0:0]ap_bram_oarg_0_we0;
  input [10:0]ap_bram_oarg_0_addr0;
  input [7:0]ap_bram_oarg_0_din0;
  input [10:0]Q;

  wire [7:0]D;
  wire [10:0]Q;
  wire acc_aclk;
  wire [10:0]ap_bram_oarg_0_addr0;
  wire [7:0]ap_bram_oarg_0_din0;
  wire [7:0]ap_bram_oarg_0_dout0;
  wire ap_bram_oarg_0_en0;
  wire [0:0]ap_bram_oarg_0_we0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bram__parameterized1 bram_i
       (.D(D),
        .Q(Q),
        .acc_aclk(acc_aclk),
        .ap_bram_oarg_0_addr0(ap_bram_oarg_0_addr0),
        .ap_bram_oarg_0_din0(ap_bram_oarg_0_din0),
        .ap_bram_oarg_0_dout0(ap_bram_oarg_0_dout0),
        .ap_bram_oarg_0_en0(ap_bram_oarg_0_en0),
        .ap_bram_oarg_0_we0(ap_bram_oarg_0_we0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis2bram
   (ap_bram_iarg_0_dout0,
    in_allow,
    buf0_tready_0,
    \FSM_onehot_ctrl_state_reg[0] ,
    acc_aclk,
    ap_bram_iarg_0_en0,
    ap_bram_iarg_0_we0,
    ap_bram_iarg_0_addr0,
    ap_bram_iarg_0_din0,
    dout,
    out_ready_reg_0,
    acc_aresetn_0,
    current_address010_out,
    outbram_ctrl_ready,
    D,
    empty,
    \gen_fwft.empty_fwft_i_reg ,
    acc_aresetn);
  output [255:0]ap_bram_iarg_0_dout0;
  output in_allow;
  output buf0_tready_0;
  output \FSM_onehot_ctrl_state_reg[0] ;
  input acc_aclk;
  input ap_bram_iarg_0_en0;
  input [31:0]ap_bram_iarg_0_we0;
  input [13:0]ap_bram_iarg_0_addr0;
  input [255:0]ap_bram_iarg_0_din0;
  input [256:0]dout;
  input [0:0]out_ready_reg_0;
  input acc_aresetn_0;
  input current_address010_out;
  input outbram_ctrl_ready;
  input [0:0]D;
  input empty;
  input \gen_fwft.empty_fwft_i_reg ;
  input acc_aresetn;

  wire [0:0]D;
  wire \FSM_onehot_ctrl_state_reg[0] ;
  wire acc_aclk;
  wire acc_aresetn;
  wire acc_aresetn_0;
  wire [13:0]ap_bram_iarg_0_addr0;
  wire [255:0]ap_bram_iarg_0_din0;
  wire [255:0]ap_bram_iarg_0_dout0;
  wire ap_bram_iarg_0_en0;
  wire [31:0]ap_bram_iarg_0_we0;
  wire buf0_tready_0;
  wire ctrl_next_in;
  wire current_address010_out;
  wire [256:0]dout;
  wire empty;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire in_allow;
  wire [18:5]\in_bram_addr[0]_6 ;
  wire [0:0]inbram_ctrl_ready;
  wire [0:0]out_ready_reg_0;
  wire outbram_ctrl_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adapter_bram \BRAM_GEN[0].adapter_bram_i 
       (.acc_aclk(acc_aclk),
        .addrb(\in_bram_addr[0]_6 ),
        .ap_bram_iarg_0_addr0(ap_bram_iarg_0_addr0),
        .ap_bram_iarg_0_din0(ap_bram_iarg_0_din0),
        .ap_bram_iarg_0_dout0(ap_bram_iarg_0_dout0),
        .ap_bram_iarg_0_en0(ap_bram_iarg_0_en0),
        .ap_bram_iarg_0_we0(ap_bram_iarg_0_we0),
        .dout(dout[255:0]),
        .\gen_fwft.empty_fwft_i_reg (\gen_fwft.empty_fwft_i_reg ),
        .in_allow_reg(in_allow));
  LUT5 #(
    .INIT(32'h00008000)) 
    ap_start_i_3
       (.I0(inbram_ctrl_ready),
        .I1(outbram_ctrl_ready),
        .I2(out_ready_reg_0),
        .I3(D),
        .I4(empty),
        .O(\FSM_onehot_ctrl_state_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis2bram_interface axis2bram_if_i
       (.acc_aclk(acc_aclk),
        .acc_aresetn(acc_aresetn),
        .addrb(\in_bram_addr[0]_6 ),
        .ctrl_next_in(ctrl_next_in),
        .current_address010_out(current_address010_out),
        .\current_address_reg[5]_0 (buf0_tready_0),
        .dout(dout[256]),
        .\gen_fwft.empty_fwft_i_reg (\gen_fwft.empty_fwft_i_reg ),
        .in_allow_reg(in_allow));
  FDSE in_allow_reg
       (.C(acc_aclk),
        .CE(ctrl_next_in),
        .D(1'b0),
        .Q(in_allow),
        .S(acc_aresetn_0));
  FDRE out_ready_reg
       (.C(acc_aclk),
        .CE(ctrl_next_in),
        .D(ctrl_next_in),
        .Q(inbram_ctrl_ready),
        .R(acc_aresetn_0));
endmodule

(* ORIG_REF_NAME = "axis2bram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis2bram__parameterized0
   (ap_bram_iarg_1_dout0,
    \FSM_onehot_ctrl_state_reg[0] ,
    in_allow_reg_0,
    in_allow,
    buf0_tready_1,
    acc_aclk,
    ap_bram_iarg_1_en0,
    ap_bram_iarg_1_we0,
    ap_bram_iarg_1_addr0,
    ap_bram_iarg_1_din0,
    dout,
    ap_done,
    acc_aresetn,
    empty,
    E);
  output [255:0]ap_bram_iarg_1_dout0;
  output [0:0]\FSM_onehot_ctrl_state_reg[0] ;
  output in_allow_reg_0;
  output in_allow;
  output buf0_tready_1;
  input acc_aclk;
  input ap_bram_iarg_1_en0;
  input [31:0]ap_bram_iarg_1_we0;
  input [10:0]ap_bram_iarg_1_addr0;
  input [255:0]ap_bram_iarg_1_din0;
  input [256:0]dout;
  input ap_done;
  input acc_aresetn;
  input empty;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]\FSM_onehot_ctrl_state_reg[0] ;
  wire acc_aclk;
  wire acc_aresetn;
  wire [10:0]ap_bram_iarg_1_addr0;
  wire [255:0]ap_bram_iarg_1_din0;
  wire [255:0]ap_bram_iarg_1_dout0;
  wire ap_bram_iarg_1_en0;
  wire [31:0]ap_bram_iarg_1_we0;
  wire ap_done;
  wire buf0_tready_1;
  wire ctrl_next_in;
  wire [256:0]dout;
  wire empty;
  wire in_allow;
  wire in_allow_reg_0;
  wire [15:5]\in_bram_addr[0]_7 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adapter_bram__parameterized0 \BRAM_GEN[0].adapter_bram_i 
       (.Q(\in_bram_addr[0]_7 ),
        .acc_aclk(acc_aclk),
        .ap_bram_iarg_1_addr0(ap_bram_iarg_1_addr0),
        .ap_bram_iarg_1_din0(ap_bram_iarg_1_din0),
        .ap_bram_iarg_1_dout0(ap_bram_iarg_1_dout0),
        .ap_bram_iarg_1_en0(ap_bram_iarg_1_en0),
        .ap_bram_iarg_1_we0(ap_bram_iarg_1_we0),
        .dout(dout[255:0]),
        .empty(empty),
        .in_allow_reg(in_allow));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis2bram_interface__parameterized0 axis2bram_if_i
       (.E(E),
        .Q(\in_bram_addr[0]_7 ),
        .acc_aclk(acc_aclk),
        .acc_aresetn(acc_aresetn),
        .ctrl_next_in(ctrl_next_in),
        .\current_address_reg[4]_0 (buf0_tready_1),
        .dout(dout[256]),
        .empty(empty),
        .in_allow_reg(in_allow));
  FDSE in_allow_reg
       (.C(acc_aclk),
        .CE(ctrl_next_in),
        .D(1'b0),
        .Q(in_allow),
        .S(in_allow_reg_0));
  LUT2 #(
    .INIT(4'hB)) 
    out_ready_i_1
       (.I0(ap_done),
        .I1(acc_aresetn),
        .O(in_allow_reg_0));
  FDRE out_ready_reg
       (.C(acc_aclk),
        .CE(ctrl_next_in),
        .D(ctrl_next_in),
        .Q(\FSM_onehot_ctrl_state_reg[0] ),
        .R(in_allow_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis2bram_interface
   (addrb,
    \current_address_reg[5]_0 ,
    ctrl_next_in,
    current_address010_out,
    acc_aclk,
    dout,
    \gen_fwft.empty_fwft_i_reg ,
    in_allow_reg,
    acc_aresetn);
  output [13:0]addrb;
  output \current_address_reg[5]_0 ;
  output ctrl_next_in;
  input current_address010_out;
  input acc_aclk;
  input [0:0]dout;
  input \gen_fwft.empty_fwft_i_reg ;
  input in_allow_reg;
  input acc_aresetn;

  wire acc_aclk;
  wire acc_aresetn;
  wire [13:0]addrb;
  wire ctrl_next_in;
  wire current_address010_out;
  wire \current_address[5]_i_4_n_0 ;
  wire \current_address_reg[13]_i_1_n_10 ;
  wire \current_address_reg[13]_i_1_n_11 ;
  wire \current_address_reg[13]_i_1_n_12 ;
  wire \current_address_reg[13]_i_1_n_13 ;
  wire \current_address_reg[13]_i_1_n_14 ;
  wire \current_address_reg[13]_i_1_n_15 ;
  wire \current_address_reg[13]_i_1_n_3 ;
  wire \current_address_reg[13]_i_1_n_5 ;
  wire \current_address_reg[13]_i_1_n_6 ;
  wire \current_address_reg[13]_i_1_n_7 ;
  wire \current_address_reg[5]_0 ;
  wire \current_address_reg[5]_i_3_n_0 ;
  wire \current_address_reg[5]_i_3_n_1 ;
  wire \current_address_reg[5]_i_3_n_10 ;
  wire \current_address_reg[5]_i_3_n_11 ;
  wire \current_address_reg[5]_i_3_n_12 ;
  wire \current_address_reg[5]_i_3_n_13 ;
  wire \current_address_reg[5]_i_3_n_14 ;
  wire \current_address_reg[5]_i_3_n_15 ;
  wire \current_address_reg[5]_i_3_n_2 ;
  wire \current_address_reg[5]_i_3_n_3 ;
  wire \current_address_reg[5]_i_3_n_5 ;
  wire \current_address_reg[5]_i_3_n_6 ;
  wire \current_address_reg[5]_i_3_n_7 ;
  wire \current_address_reg[5]_i_3_n_8 ;
  wire \current_address_reg[5]_i_3_n_9 ;
  wire data_count_m1;
  wire done_i_1_n_0;
  wire [0:0]dout;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire in_allow_reg;
  wire running_i_1_n_0;
  wire [7:3]\NLW_current_address_reg[13]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_current_address_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_current_address_reg[5]_i_3_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h2000FFFF)) 
    \current_address[5]_i_1 
       (.I0(in_allow_reg),
        .I1(\gen_fwft.empty_fwft_i_reg ),
        .I2(\current_address_reg[5]_0 ),
        .I3(dout),
        .I4(acc_aresetn),
        .O(data_count_m1));
  LUT1 #(
    .INIT(2'h1)) 
    \current_address[5]_i_4 
       (.I0(addrb[0]),
        .O(\current_address[5]_i_4_n_0 ));
  FDRE \current_address_reg[10] 
       (.C(acc_aclk),
        .CE(current_address010_out),
        .D(\current_address_reg[5]_i_3_n_10 ),
        .Q(addrb[5]),
        .R(data_count_m1));
  FDRE \current_address_reg[11] 
       (.C(acc_aclk),
        .CE(current_address010_out),
        .D(\current_address_reg[5]_i_3_n_9 ),
        .Q(addrb[6]),
        .R(data_count_m1));
  FDRE \current_address_reg[12] 
       (.C(acc_aclk),
        .CE(current_address010_out),
        .D(\current_address_reg[5]_i_3_n_8 ),
        .Q(addrb[7]),
        .R(data_count_m1));
  FDRE \current_address_reg[13] 
       (.C(acc_aclk),
        .CE(current_address010_out),
        .D(\current_address_reg[13]_i_1_n_15 ),
        .Q(addrb[8]),
        .R(data_count_m1));
  CARRY8 \current_address_reg[13]_i_1 
       (.CI(\current_address_reg[5]_i_3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_current_address_reg[13]_i_1_CO_UNCONNECTED [7:5],\current_address_reg[13]_i_1_n_3 ,\NLW_current_address_reg[13]_i_1_CO_UNCONNECTED [3],\current_address_reg[13]_i_1_n_5 ,\current_address_reg[13]_i_1_n_6 ,\current_address_reg[13]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_current_address_reg[13]_i_1_O_UNCONNECTED [7:6],\current_address_reg[13]_i_1_n_10 ,\current_address_reg[13]_i_1_n_11 ,\current_address_reg[13]_i_1_n_12 ,\current_address_reg[13]_i_1_n_13 ,\current_address_reg[13]_i_1_n_14 ,\current_address_reg[13]_i_1_n_15 }),
        .S({1'b0,1'b0,addrb[13:8]}));
  FDRE \current_address_reg[14] 
       (.C(acc_aclk),
        .CE(current_address010_out),
        .D(\current_address_reg[13]_i_1_n_14 ),
        .Q(addrb[9]),
        .R(data_count_m1));
  FDRE \current_address_reg[15] 
       (.C(acc_aclk),
        .CE(current_address010_out),
        .D(\current_address_reg[13]_i_1_n_13 ),
        .Q(addrb[10]),
        .R(data_count_m1));
  FDRE \current_address_reg[16] 
       (.C(acc_aclk),
        .CE(current_address010_out),
        .D(\current_address_reg[13]_i_1_n_12 ),
        .Q(addrb[11]),
        .R(data_count_m1));
  FDRE \current_address_reg[17] 
       (.C(acc_aclk),
        .CE(current_address010_out),
        .D(\current_address_reg[13]_i_1_n_11 ),
        .Q(addrb[12]),
        .R(data_count_m1));
  FDRE \current_address_reg[18] 
       (.C(acc_aclk),
        .CE(current_address010_out),
        .D(\current_address_reg[13]_i_1_n_10 ),
        .Q(addrb[13]),
        .R(data_count_m1));
  FDRE \current_address_reg[5] 
       (.C(acc_aclk),
        .CE(current_address010_out),
        .D(\current_address_reg[5]_i_3_n_15 ),
        .Q(addrb[0]),
        .R(data_count_m1));
  CARRY8 \current_address_reg[5]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\current_address_reg[5]_i_3_n_0 ,\current_address_reg[5]_i_3_n_1 ,\current_address_reg[5]_i_3_n_2 ,\current_address_reg[5]_i_3_n_3 ,\NLW_current_address_reg[5]_i_3_CO_UNCONNECTED [3],\current_address_reg[5]_i_3_n_5 ,\current_address_reg[5]_i_3_n_6 ,\current_address_reg[5]_i_3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\current_address_reg[5]_i_3_n_8 ,\current_address_reg[5]_i_3_n_9 ,\current_address_reg[5]_i_3_n_10 ,\current_address_reg[5]_i_3_n_11 ,\current_address_reg[5]_i_3_n_12 ,\current_address_reg[5]_i_3_n_13 ,\current_address_reg[5]_i_3_n_14 ,\current_address_reg[5]_i_3_n_15 }),
        .S({addrb[7:1],\current_address[5]_i_4_n_0 }));
  FDRE \current_address_reg[6] 
       (.C(acc_aclk),
        .CE(current_address010_out),
        .D(\current_address_reg[5]_i_3_n_14 ),
        .Q(addrb[1]),
        .R(data_count_m1));
  FDRE \current_address_reg[7] 
       (.C(acc_aclk),
        .CE(current_address010_out),
        .D(\current_address_reg[5]_i_3_n_13 ),
        .Q(addrb[2]),
        .R(data_count_m1));
  FDRE \current_address_reg[8] 
       (.C(acc_aclk),
        .CE(current_address010_out),
        .D(\current_address_reg[5]_i_3_n_12 ),
        .Q(addrb[3]),
        .R(data_count_m1));
  FDRE \current_address_reg[9] 
       (.C(acc_aclk),
        .CE(current_address010_out),
        .D(\current_address_reg[5]_i_3_n_11 ),
        .Q(addrb[4]),
        .R(data_count_m1));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    done_i_1
       (.I0(dout),
        .I1(\current_address_reg[5]_0 ),
        .I2(\gen_fwft.empty_fwft_i_reg ),
        .I3(in_allow_reg),
        .I4(acc_aresetn),
        .I5(ctrl_next_in),
        .O(done_i_1_n_0));
  FDRE done_reg
       (.C(acc_aclk),
        .CE(1'b1),
        .D(done_i_1_n_0),
        .Q(ctrl_next_in),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCC440C44CC00CC00)) 
    running_i_1
       (.I0(ctrl_next_in),
        .I1(acc_aresetn),
        .I2(dout),
        .I3(\current_address_reg[5]_0 ),
        .I4(\gen_fwft.empty_fwft_i_reg ),
        .I5(in_allow_reg),
        .O(running_i_1_n_0));
  FDRE running_reg
       (.C(acc_aclk),
        .CE(1'b1),
        .D(running_i_1_n_0),
        .Q(\current_address_reg[5]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axis2bram_interface" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis2bram_interface__parameterized0
   (Q,
    ctrl_next_in,
    \current_address_reg[4]_0 ,
    acc_aclk,
    acc_aresetn,
    dout,
    empty,
    in_allow_reg,
    E);
  output [10:0]Q;
  output ctrl_next_in;
  output \current_address_reg[4]_0 ;
  input acc_aclk;
  input acc_aresetn;
  input [0:0]dout;
  input empty;
  input in_allow_reg;
  input [0:0]E;

  wire [0:0]E;
  wire [10:0]Q;
  wire acc_aclk;
  wire acc_aresetn;
  wire ctrl_next_in;
  wire current_address0_carry__0_n_5;
  wire current_address0_carry__0_n_6;
  wire current_address0_carry__0_n_7;
  wire current_address0_carry_i_1_n_0;
  wire current_address0_carry_n_0;
  wire current_address0_carry_n_1;
  wire current_address0_carry_n_2;
  wire current_address0_carry_n_3;
  wire current_address0_carry_n_5;
  wire current_address0_carry_n_6;
  wire current_address0_carry_n_7;
  wire \current_address_reg[4]_0 ;
  wire \current_address_reg_n_0_[4] ;
  wire data_count_m1;
  wire done_i_1__0_n_0;
  wire [0:0]dout;
  wire empty;
  wire in_allow_reg;
  wire [15:4]p_0_in;
  wire running_i_1__0_n_0;
  wire [3:3]NLW_current_address0_carry_CO_UNCONNECTED;
  wire [7:3]NLW_current_address0_carry__0_CO_UNCONNECTED;
  wire [7:4]NLW_current_address0_carry__0_O_UNCONNECTED;

  CARRY8 current_address0_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({current_address0_carry_n_0,current_address0_carry_n_1,current_address0_carry_n_2,current_address0_carry_n_3,NLW_current_address0_carry_CO_UNCONNECTED[3],current_address0_carry_n_5,current_address0_carry_n_6,current_address0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0],1'b0}),
        .O(p_0_in[11:4]),
        .S({Q[6:1],current_address0_carry_i_1_n_0,\current_address_reg_n_0_[4] }));
  CARRY8 current_address0_carry__0
       (.CI(current_address0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_current_address0_carry__0_CO_UNCONNECTED[7:3],current_address0_carry__0_n_5,current_address0_carry__0_n_6,current_address0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_current_address0_carry__0_O_UNCONNECTED[7:4],p_0_in[15:12]}),
        .S({1'b0,1'b0,1'b0,1'b0,Q[10:7]}));
  LUT1 #(
    .INIT(2'h1)) 
    current_address0_carry_i_1
       (.I0(Q[0]),
        .O(current_address0_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'h2000FFFF)) 
    \current_address[15]_i_1 
       (.I0(in_allow_reg),
        .I1(empty),
        .I2(\current_address_reg[4]_0 ),
        .I3(dout),
        .I4(acc_aresetn),
        .O(data_count_m1));
  FDRE \current_address_reg[10] 
       (.C(acc_aclk),
        .CE(E),
        .D(p_0_in[10]),
        .Q(Q[5]),
        .R(data_count_m1));
  FDRE \current_address_reg[11] 
       (.C(acc_aclk),
        .CE(E),
        .D(p_0_in[11]),
        .Q(Q[6]),
        .R(data_count_m1));
  FDRE \current_address_reg[12] 
       (.C(acc_aclk),
        .CE(E),
        .D(p_0_in[12]),
        .Q(Q[7]),
        .R(data_count_m1));
  FDRE \current_address_reg[13] 
       (.C(acc_aclk),
        .CE(E),
        .D(p_0_in[13]),
        .Q(Q[8]),
        .R(data_count_m1));
  FDRE \current_address_reg[14] 
       (.C(acc_aclk),
        .CE(E),
        .D(p_0_in[14]),
        .Q(Q[9]),
        .R(data_count_m1));
  FDRE \current_address_reg[15] 
       (.C(acc_aclk),
        .CE(E),
        .D(p_0_in[15]),
        .Q(Q[10]),
        .R(data_count_m1));
  FDRE \current_address_reg[4] 
       (.C(acc_aclk),
        .CE(E),
        .D(p_0_in[4]),
        .Q(\current_address_reg_n_0_[4] ),
        .R(data_count_m1));
  FDRE \current_address_reg[5] 
       (.C(acc_aclk),
        .CE(E),
        .D(p_0_in[5]),
        .Q(Q[0]),
        .R(data_count_m1));
  FDRE \current_address_reg[6] 
       (.C(acc_aclk),
        .CE(E),
        .D(p_0_in[6]),
        .Q(Q[1]),
        .R(data_count_m1));
  FDRE \current_address_reg[7] 
       (.C(acc_aclk),
        .CE(E),
        .D(p_0_in[7]),
        .Q(Q[2]),
        .R(data_count_m1));
  FDRE \current_address_reg[8] 
       (.C(acc_aclk),
        .CE(E),
        .D(p_0_in[8]),
        .Q(Q[3]),
        .R(data_count_m1));
  FDRE \current_address_reg[9] 
       (.C(acc_aclk),
        .CE(E),
        .D(p_0_in[9]),
        .Q(Q[4]),
        .R(data_count_m1));
  LUT6 #(
    .INIT(64'h55D5555500800000)) 
    done_i_1__0
       (.I0(acc_aresetn),
        .I1(dout),
        .I2(\current_address_reg[4]_0 ),
        .I3(empty),
        .I4(in_allow_reg),
        .I5(ctrl_next_in),
        .O(done_i_1__0_n_0));
  FDRE done_reg
       (.C(acc_aclk),
        .CE(1'b1),
        .D(done_i_1__0_n_0),
        .Q(ctrl_next_in),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCC440C44CC00CC00)) 
    running_i_1__0
       (.I0(ctrl_next_in),
        .I1(acc_aresetn),
        .I2(dout),
        .I3(\current_address_reg[4]_0 ),
        .I4(empty),
        .I5(in_allow_reg),
        .O(running_i_1__0_n_0));
  FDRE running_reg
       (.C(acc_aclk),
        .CE(1'b1),
        .D(running_i_1__0_n_0),
        .Q(\current_address_reg[4]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_fifo
   (dout,
    empty,
    E,
    s_axis_bram_1_tready,
    s_axis_bram_1_aclk,
    s_axis_bram_1_tvalid,
    s_axis_bram_1_tlast,
    acc_aclk,
    buf0_tready_1,
    in_allow,
    s_axis_bram_1_aresetn);
  output [256:0]dout;
  output empty;
  output [0:0]E;
  output s_axis_bram_1_tready;
  input s_axis_bram_1_aclk;
  input s_axis_bram_1_tvalid;
  input [256:0]s_axis_bram_1_tlast;
  input acc_aclk;
  input buf0_tready_1;
  input in_allow;
  input s_axis_bram_1_aresetn;

  wire [0:0]E;
  wire acc_aclk;
  wire buf0_tready_1;
  wire [256:0]dout;
  wire empty;
  wire in_allow;
  wire s_axis_bram_1_aclk;
  wire s_axis_bram_1_aresetn;
  wire [256:0]s_axis_bram_1_tlast;
  wire s_axis_bram_1_tready;
  wire s_axis_bram_1_tvalid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized2 axis_fifo0_i
       (.E(E),
        .acc_aclk(acc_aclk),
        .buf0_tready_1(buf0_tready_1),
        .dout(dout),
        .empty(empty),
        .in_allow(in_allow),
        .s_axis_bram_1_aclk(s_axis_bram_1_aclk),
        .s_axis_bram_1_aresetn(s_axis_bram_1_aresetn),
        .s_axis_bram_1_tlast(s_axis_bram_1_tlast),
        .s_axis_bram_1_tready(s_axis_bram_1_tready),
        .s_axis_bram_1_tvalid(s_axis_bram_1_tvalid));
endmodule

(* ORIG_REF_NAME = "axis_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_fifo__parameterized0
   (full,
    dout,
    m_axis_bram_0_tvalid,
    SR,
    acc_aclk,
    wr_en,
    tlast,
    din,
    m_axis_bram_0_aclk,
    m_axis_bram_0_tready);
  output full;
  output [8:0]dout;
  output m_axis_bram_0_tvalid;
  input [0:0]SR;
  input acc_aclk;
  input wr_en;
  input tlast;
  input [7:0]din;
  input m_axis_bram_0_aclk;
  input m_axis_bram_0_tready;

  wire [0:0]SR;
  wire acc_aclk;
  wire [7:0]din;
  wire [8:0]dout;
  wire full;
  wire m_axis_bram_0_aclk;
  wire m_axis_bram_0_tready;
  wire m_axis_bram_0_tvalid;
  wire tlast;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized3 axis_fifo0_i
       (.SR(SR),
        .acc_aclk(acc_aclk),
        .din({tlast,din}),
        .dout(dout),
        .full(full),
        .m_axis_bram_0_aclk(m_axis_bram_0_aclk),
        .m_axis_bram_0_tready(m_axis_bram_0_tready),
        .m_axis_bram_0_tvalid(m_axis_bram_0_tvalid),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "axis_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_fifo__xdcDup__1
   (dout,
    empty,
    current_address010_out,
    s_axis_bram_0_tready,
    s_axis_bram_0_aclk,
    s_axis_bram_0_tvalid,
    din,
    acc_aclk,
    buf0_tready_0,
    in_allow,
    s_axis_bram_0_aresetn);
  output [256:0]dout;
  output empty;
  output current_address010_out;
  output s_axis_bram_0_tready;
  input s_axis_bram_0_aclk;
  input s_axis_bram_0_tvalid;
  input [256:0]din;
  input acc_aclk;
  input buf0_tready_0;
  input in_allow;
  input s_axis_bram_0_aresetn;

  wire acc_aclk;
  wire buf0_tready_0;
  wire current_address010_out;
  wire [256:0]din;
  wire [256:0]dout;
  wire empty;
  wire in_allow;
  wire s_axis_bram_0_aclk;
  wire s_axis_bram_0_aresetn;
  wire s_axis_bram_0_tready;
  wire s_axis_bram_0_tvalid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized2__xdcDup__1 axis_fifo0_i
       (.acc_aclk(acc_aclk),
        .buf0_tready_0(buf0_tready_0),
        .current_address010_out(current_address010_out),
        .din(din),
        .dout(dout),
        .empty(empty),
        .in_allow(in_allow),
        .s_axis_bram_0_aclk(s_axis_bram_0_aclk),
        .s_axis_bram_0_aresetn(s_axis_bram_0_aresetn),
        .s_axis_bram_0_tready(s_axis_bram_0_tready),
        .s_axis_bram_0_tvalid(s_axis_bram_0_tvalid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bram
   (ap_bram_iarg_0_dout0,
    acc_aclk,
    ap_bram_iarg_0_en0,
    ap_bram_iarg_0_we0,
    ap_bram_iarg_0_addr0,
    ap_bram_iarg_0_din0,
    addrb,
    dout,
    in_allow_reg,
    \gen_fwft.empty_fwft_i_reg );
  output [255:0]ap_bram_iarg_0_dout0;
  input acc_aclk;
  input ap_bram_iarg_0_en0;
  input [31:0]ap_bram_iarg_0_we0;
  input [13:0]ap_bram_iarg_0_addr0;
  input [255:0]ap_bram_iarg_0_din0;
  input [13:0]addrb;
  input [255:0]dout;
  input in_allow_reg;
  input \gen_fwft.empty_fwft_i_reg ;

  wire acc_aclk;
  wire [13:0]addrb;
  wire [13:0]ap_bram_iarg_0_addr0;
  wire [255:0]ap_bram_iarg_0_din0;
  wire [255:0]ap_bram_iarg_0_dout0;
  wire ap_bram_iarg_0_en0;
  wire [31:0]ap_bram_iarg_0_we0;
  wire [255:0]dout;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire in_allow_reg;
  wire [0:0]\in_bram_wren[0]_8 ;
  wire xpm_memory_tdpram_inst_n_258;
  wire xpm_memory_tdpram_inst_n_259;
  wire xpm_memory_tdpram_inst_n_260;
  wire xpm_memory_tdpram_inst_n_261;
  wire xpm_memory_tdpram_inst_n_262;
  wire xpm_memory_tdpram_inst_n_263;
  wire xpm_memory_tdpram_inst_n_264;
  wire xpm_memory_tdpram_inst_n_265;
  wire xpm_memory_tdpram_inst_n_266;
  wire xpm_memory_tdpram_inst_n_267;
  wire xpm_memory_tdpram_inst_n_268;
  wire xpm_memory_tdpram_inst_n_269;
  wire xpm_memory_tdpram_inst_n_270;
  wire xpm_memory_tdpram_inst_n_271;
  wire xpm_memory_tdpram_inst_n_272;
  wire xpm_memory_tdpram_inst_n_273;
  wire xpm_memory_tdpram_inst_n_274;
  wire xpm_memory_tdpram_inst_n_275;
  wire xpm_memory_tdpram_inst_n_276;
  wire xpm_memory_tdpram_inst_n_277;
  wire xpm_memory_tdpram_inst_n_278;
  wire xpm_memory_tdpram_inst_n_279;
  wire xpm_memory_tdpram_inst_n_280;
  wire xpm_memory_tdpram_inst_n_281;
  wire xpm_memory_tdpram_inst_n_282;
  wire xpm_memory_tdpram_inst_n_283;
  wire xpm_memory_tdpram_inst_n_284;
  wire xpm_memory_tdpram_inst_n_285;
  wire xpm_memory_tdpram_inst_n_286;
  wire xpm_memory_tdpram_inst_n_287;
  wire xpm_memory_tdpram_inst_n_288;
  wire xpm_memory_tdpram_inst_n_289;
  wire xpm_memory_tdpram_inst_n_290;
  wire xpm_memory_tdpram_inst_n_291;
  wire xpm_memory_tdpram_inst_n_292;
  wire xpm_memory_tdpram_inst_n_293;
  wire xpm_memory_tdpram_inst_n_294;
  wire xpm_memory_tdpram_inst_n_295;
  wire xpm_memory_tdpram_inst_n_296;
  wire xpm_memory_tdpram_inst_n_297;
  wire xpm_memory_tdpram_inst_n_298;
  wire xpm_memory_tdpram_inst_n_299;
  wire xpm_memory_tdpram_inst_n_300;
  wire xpm_memory_tdpram_inst_n_301;
  wire xpm_memory_tdpram_inst_n_302;
  wire xpm_memory_tdpram_inst_n_303;
  wire xpm_memory_tdpram_inst_n_304;
  wire xpm_memory_tdpram_inst_n_305;
  wire xpm_memory_tdpram_inst_n_306;
  wire xpm_memory_tdpram_inst_n_307;
  wire xpm_memory_tdpram_inst_n_308;
  wire xpm_memory_tdpram_inst_n_309;
  wire xpm_memory_tdpram_inst_n_310;
  wire xpm_memory_tdpram_inst_n_311;
  wire xpm_memory_tdpram_inst_n_312;
  wire xpm_memory_tdpram_inst_n_313;
  wire xpm_memory_tdpram_inst_n_314;
  wire xpm_memory_tdpram_inst_n_315;
  wire xpm_memory_tdpram_inst_n_316;
  wire xpm_memory_tdpram_inst_n_317;
  wire xpm_memory_tdpram_inst_n_318;
  wire xpm_memory_tdpram_inst_n_319;
  wire xpm_memory_tdpram_inst_n_320;
  wire xpm_memory_tdpram_inst_n_321;
  wire xpm_memory_tdpram_inst_n_322;
  wire xpm_memory_tdpram_inst_n_323;
  wire xpm_memory_tdpram_inst_n_324;
  wire xpm_memory_tdpram_inst_n_325;
  wire xpm_memory_tdpram_inst_n_326;
  wire xpm_memory_tdpram_inst_n_327;
  wire xpm_memory_tdpram_inst_n_328;
  wire xpm_memory_tdpram_inst_n_329;
  wire xpm_memory_tdpram_inst_n_330;
  wire xpm_memory_tdpram_inst_n_331;
  wire xpm_memory_tdpram_inst_n_332;
  wire xpm_memory_tdpram_inst_n_333;
  wire xpm_memory_tdpram_inst_n_334;
  wire xpm_memory_tdpram_inst_n_335;
  wire xpm_memory_tdpram_inst_n_336;
  wire xpm_memory_tdpram_inst_n_337;
  wire xpm_memory_tdpram_inst_n_338;
  wire xpm_memory_tdpram_inst_n_339;
  wire xpm_memory_tdpram_inst_n_340;
  wire xpm_memory_tdpram_inst_n_341;
  wire xpm_memory_tdpram_inst_n_342;
  wire xpm_memory_tdpram_inst_n_343;
  wire xpm_memory_tdpram_inst_n_344;
  wire xpm_memory_tdpram_inst_n_345;
  wire xpm_memory_tdpram_inst_n_346;
  wire xpm_memory_tdpram_inst_n_347;
  wire xpm_memory_tdpram_inst_n_348;
  wire xpm_memory_tdpram_inst_n_349;
  wire xpm_memory_tdpram_inst_n_350;
  wire xpm_memory_tdpram_inst_n_351;
  wire xpm_memory_tdpram_inst_n_352;
  wire xpm_memory_tdpram_inst_n_353;
  wire xpm_memory_tdpram_inst_n_354;
  wire xpm_memory_tdpram_inst_n_355;
  wire xpm_memory_tdpram_inst_n_356;
  wire xpm_memory_tdpram_inst_n_357;
  wire xpm_memory_tdpram_inst_n_358;
  wire xpm_memory_tdpram_inst_n_359;
  wire xpm_memory_tdpram_inst_n_360;
  wire xpm_memory_tdpram_inst_n_361;
  wire xpm_memory_tdpram_inst_n_362;
  wire xpm_memory_tdpram_inst_n_363;
  wire xpm_memory_tdpram_inst_n_364;
  wire xpm_memory_tdpram_inst_n_365;
  wire xpm_memory_tdpram_inst_n_366;
  wire xpm_memory_tdpram_inst_n_367;
  wire xpm_memory_tdpram_inst_n_368;
  wire xpm_memory_tdpram_inst_n_369;
  wire xpm_memory_tdpram_inst_n_370;
  wire xpm_memory_tdpram_inst_n_371;
  wire xpm_memory_tdpram_inst_n_372;
  wire xpm_memory_tdpram_inst_n_373;
  wire xpm_memory_tdpram_inst_n_374;
  wire xpm_memory_tdpram_inst_n_375;
  wire xpm_memory_tdpram_inst_n_376;
  wire xpm_memory_tdpram_inst_n_377;
  wire xpm_memory_tdpram_inst_n_378;
  wire xpm_memory_tdpram_inst_n_379;
  wire xpm_memory_tdpram_inst_n_380;
  wire xpm_memory_tdpram_inst_n_381;
  wire xpm_memory_tdpram_inst_n_382;
  wire xpm_memory_tdpram_inst_n_383;
  wire xpm_memory_tdpram_inst_n_384;
  wire xpm_memory_tdpram_inst_n_385;
  wire xpm_memory_tdpram_inst_n_386;
  wire xpm_memory_tdpram_inst_n_387;
  wire xpm_memory_tdpram_inst_n_388;
  wire xpm_memory_tdpram_inst_n_389;
  wire xpm_memory_tdpram_inst_n_390;
  wire xpm_memory_tdpram_inst_n_391;
  wire xpm_memory_tdpram_inst_n_392;
  wire xpm_memory_tdpram_inst_n_393;
  wire xpm_memory_tdpram_inst_n_394;
  wire xpm_memory_tdpram_inst_n_395;
  wire xpm_memory_tdpram_inst_n_396;
  wire xpm_memory_tdpram_inst_n_397;
  wire xpm_memory_tdpram_inst_n_398;
  wire xpm_memory_tdpram_inst_n_399;
  wire xpm_memory_tdpram_inst_n_400;
  wire xpm_memory_tdpram_inst_n_401;
  wire xpm_memory_tdpram_inst_n_402;
  wire xpm_memory_tdpram_inst_n_403;
  wire xpm_memory_tdpram_inst_n_404;
  wire xpm_memory_tdpram_inst_n_405;
  wire xpm_memory_tdpram_inst_n_406;
  wire xpm_memory_tdpram_inst_n_407;
  wire xpm_memory_tdpram_inst_n_408;
  wire xpm_memory_tdpram_inst_n_409;
  wire xpm_memory_tdpram_inst_n_410;
  wire xpm_memory_tdpram_inst_n_411;
  wire xpm_memory_tdpram_inst_n_412;
  wire xpm_memory_tdpram_inst_n_413;
  wire xpm_memory_tdpram_inst_n_414;
  wire xpm_memory_tdpram_inst_n_415;
  wire xpm_memory_tdpram_inst_n_416;
  wire xpm_memory_tdpram_inst_n_417;
  wire xpm_memory_tdpram_inst_n_418;
  wire xpm_memory_tdpram_inst_n_419;
  wire xpm_memory_tdpram_inst_n_420;
  wire xpm_memory_tdpram_inst_n_421;
  wire xpm_memory_tdpram_inst_n_422;
  wire xpm_memory_tdpram_inst_n_423;
  wire xpm_memory_tdpram_inst_n_424;
  wire xpm_memory_tdpram_inst_n_425;
  wire xpm_memory_tdpram_inst_n_426;
  wire xpm_memory_tdpram_inst_n_427;
  wire xpm_memory_tdpram_inst_n_428;
  wire xpm_memory_tdpram_inst_n_429;
  wire xpm_memory_tdpram_inst_n_430;
  wire xpm_memory_tdpram_inst_n_431;
  wire xpm_memory_tdpram_inst_n_432;
  wire xpm_memory_tdpram_inst_n_433;
  wire xpm_memory_tdpram_inst_n_434;
  wire xpm_memory_tdpram_inst_n_435;
  wire xpm_memory_tdpram_inst_n_436;
  wire xpm_memory_tdpram_inst_n_437;
  wire xpm_memory_tdpram_inst_n_438;
  wire xpm_memory_tdpram_inst_n_439;
  wire xpm_memory_tdpram_inst_n_440;
  wire xpm_memory_tdpram_inst_n_441;
  wire xpm_memory_tdpram_inst_n_442;
  wire xpm_memory_tdpram_inst_n_443;
  wire xpm_memory_tdpram_inst_n_444;
  wire xpm_memory_tdpram_inst_n_445;
  wire xpm_memory_tdpram_inst_n_446;
  wire xpm_memory_tdpram_inst_n_447;
  wire xpm_memory_tdpram_inst_n_448;
  wire xpm_memory_tdpram_inst_n_449;
  wire xpm_memory_tdpram_inst_n_450;
  wire xpm_memory_tdpram_inst_n_451;
  wire xpm_memory_tdpram_inst_n_452;
  wire xpm_memory_tdpram_inst_n_453;
  wire xpm_memory_tdpram_inst_n_454;
  wire xpm_memory_tdpram_inst_n_455;
  wire xpm_memory_tdpram_inst_n_456;
  wire xpm_memory_tdpram_inst_n_457;
  wire xpm_memory_tdpram_inst_n_458;
  wire xpm_memory_tdpram_inst_n_459;
  wire xpm_memory_tdpram_inst_n_460;
  wire xpm_memory_tdpram_inst_n_461;
  wire xpm_memory_tdpram_inst_n_462;
  wire xpm_memory_tdpram_inst_n_463;
  wire xpm_memory_tdpram_inst_n_464;
  wire xpm_memory_tdpram_inst_n_465;
  wire xpm_memory_tdpram_inst_n_466;
  wire xpm_memory_tdpram_inst_n_467;
  wire xpm_memory_tdpram_inst_n_468;
  wire xpm_memory_tdpram_inst_n_469;
  wire xpm_memory_tdpram_inst_n_470;
  wire xpm_memory_tdpram_inst_n_471;
  wire xpm_memory_tdpram_inst_n_472;
  wire xpm_memory_tdpram_inst_n_473;
  wire xpm_memory_tdpram_inst_n_474;
  wire xpm_memory_tdpram_inst_n_475;
  wire xpm_memory_tdpram_inst_n_476;
  wire xpm_memory_tdpram_inst_n_477;
  wire xpm_memory_tdpram_inst_n_478;
  wire xpm_memory_tdpram_inst_n_479;
  wire xpm_memory_tdpram_inst_n_480;
  wire xpm_memory_tdpram_inst_n_481;
  wire xpm_memory_tdpram_inst_n_482;
  wire xpm_memory_tdpram_inst_n_483;
  wire xpm_memory_tdpram_inst_n_484;
  wire xpm_memory_tdpram_inst_n_485;
  wire xpm_memory_tdpram_inst_n_486;
  wire xpm_memory_tdpram_inst_n_487;
  wire xpm_memory_tdpram_inst_n_488;
  wire xpm_memory_tdpram_inst_n_489;
  wire xpm_memory_tdpram_inst_n_490;
  wire xpm_memory_tdpram_inst_n_491;
  wire xpm_memory_tdpram_inst_n_492;
  wire xpm_memory_tdpram_inst_n_493;
  wire xpm_memory_tdpram_inst_n_494;
  wire xpm_memory_tdpram_inst_n_495;
  wire xpm_memory_tdpram_inst_n_496;
  wire xpm_memory_tdpram_inst_n_497;
  wire xpm_memory_tdpram_inst_n_498;
  wire xpm_memory_tdpram_inst_n_499;
  wire xpm_memory_tdpram_inst_n_500;
  wire xpm_memory_tdpram_inst_n_501;
  wire xpm_memory_tdpram_inst_n_502;
  wire xpm_memory_tdpram_inst_n_503;
  wire xpm_memory_tdpram_inst_n_504;
  wire xpm_memory_tdpram_inst_n_505;
  wire xpm_memory_tdpram_inst_n_506;
  wire xpm_memory_tdpram_inst_n_507;
  wire xpm_memory_tdpram_inst_n_508;
  wire xpm_memory_tdpram_inst_n_509;
  wire xpm_memory_tdpram_inst_n_510;
  wire xpm_memory_tdpram_inst_n_511;
  wire xpm_memory_tdpram_inst_n_512;
  wire xpm_memory_tdpram_inst_n_513;
  wire NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED;

  (* ADDR_WIDTH_A = "14" *) 
  (* ADDR_WIDTH_B = "14" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "8" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CLOCKING_MODE = "common_clock" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "auto" *) 
  (* MEMORY_SIZE = "2304000" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* P_CLOCKING_MODE = "0" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_MEMORY_OPTIMIZATION = "1" *) 
  (* P_MEMORY_PRIMITIVE = "0" *) 
  (* P_WAKEUP_TIME = "0" *) 
  (* P_WRITE_MODE_A = "1" *) 
  (* P_WRITE_MODE_B = "1" *) 
  (* READ_DATA_WIDTH_A = "256" *) 
  (* READ_DATA_WIDTH_B = "256" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* WAKEUP_TIME = "disable_sleep" *) 
  (* WRITE_DATA_WIDTH_A = "256" *) 
  (* WRITE_DATA_WIDTH_B = "256" *) 
  (* WRITE_MODE_A = "read_first" *) 
  (* WRITE_MODE_B = "read_first" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_tdpram xpm_memory_tdpram_inst
       (.addra(ap_bram_iarg_0_addr0),
        .addrb(addrb),
        .clka(acc_aclk),
        .clkb(acc_aclk),
        .dbiterra(NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED),
        .dina(ap_bram_iarg_0_din0),
        .dinb(dout),
        .douta(ap_bram_iarg_0_dout0),
        .doutb({xpm_memory_tdpram_inst_n_258,xpm_memory_tdpram_inst_n_259,xpm_memory_tdpram_inst_n_260,xpm_memory_tdpram_inst_n_261,xpm_memory_tdpram_inst_n_262,xpm_memory_tdpram_inst_n_263,xpm_memory_tdpram_inst_n_264,xpm_memory_tdpram_inst_n_265,xpm_memory_tdpram_inst_n_266,xpm_memory_tdpram_inst_n_267,xpm_memory_tdpram_inst_n_268,xpm_memory_tdpram_inst_n_269,xpm_memory_tdpram_inst_n_270,xpm_memory_tdpram_inst_n_271,xpm_memory_tdpram_inst_n_272,xpm_memory_tdpram_inst_n_273,xpm_memory_tdpram_inst_n_274,xpm_memory_tdpram_inst_n_275,xpm_memory_tdpram_inst_n_276,xpm_memory_tdpram_inst_n_277,xpm_memory_tdpram_inst_n_278,xpm_memory_tdpram_inst_n_279,xpm_memory_tdpram_inst_n_280,xpm_memory_tdpram_inst_n_281,xpm_memory_tdpram_inst_n_282,xpm_memory_tdpram_inst_n_283,xpm_memory_tdpram_inst_n_284,xpm_memory_tdpram_inst_n_285,xpm_memory_tdpram_inst_n_286,xpm_memory_tdpram_inst_n_287,xpm_memory_tdpram_inst_n_288,xpm_memory_tdpram_inst_n_289,xpm_memory_tdpram_inst_n_290,xpm_memory_tdpram_inst_n_291,xpm_memory_tdpram_inst_n_292,xpm_memory_tdpram_inst_n_293,xpm_memory_tdpram_inst_n_294,xpm_memory_tdpram_inst_n_295,xpm_memory_tdpram_inst_n_296,xpm_memory_tdpram_inst_n_297,xpm_memory_tdpram_inst_n_298,xpm_memory_tdpram_inst_n_299,xpm_memory_tdpram_inst_n_300,xpm_memory_tdpram_inst_n_301,xpm_memory_tdpram_inst_n_302,xpm_memory_tdpram_inst_n_303,xpm_memory_tdpram_inst_n_304,xpm_memory_tdpram_inst_n_305,xpm_memory_tdpram_inst_n_306,xpm_memory_tdpram_inst_n_307,xpm_memory_tdpram_inst_n_308,xpm_memory_tdpram_inst_n_309,xpm_memory_tdpram_inst_n_310,xpm_memory_tdpram_inst_n_311,xpm_memory_tdpram_inst_n_312,xpm_memory_tdpram_inst_n_313,xpm_memory_tdpram_inst_n_314,xpm_memory_tdpram_inst_n_315,xpm_memory_tdpram_inst_n_316,xpm_memory_tdpram_inst_n_317,xpm_memory_tdpram_inst_n_318,xpm_memory_tdpram_inst_n_319,xpm_memory_tdpram_inst_n_320,xpm_memory_tdpram_inst_n_321,xpm_memory_tdpram_inst_n_322,xpm_memory_tdpram_inst_n_323,xpm_memory_tdpram_inst_n_324,xpm_memory_tdpram_inst_n_325,xpm_memory_tdpram_inst_n_326,xpm_memory_tdpram_inst_n_327,xpm_memory_tdpram_inst_n_328,xpm_memory_tdpram_inst_n_329,xpm_memory_tdpram_inst_n_330,xpm_memory_tdpram_inst_n_331,xpm_memory_tdpram_inst_n_332,xpm_memory_tdpram_inst_n_333,xpm_memory_tdpram_inst_n_334,xpm_memory_tdpram_inst_n_335,xpm_memory_tdpram_inst_n_336,xpm_memory_tdpram_inst_n_337,xpm_memory_tdpram_inst_n_338,xpm_memory_tdpram_inst_n_339,xpm_memory_tdpram_inst_n_340,xpm_memory_tdpram_inst_n_341,xpm_memory_tdpram_inst_n_342,xpm_memory_tdpram_inst_n_343,xpm_memory_tdpram_inst_n_344,xpm_memory_tdpram_inst_n_345,xpm_memory_tdpram_inst_n_346,xpm_memory_tdpram_inst_n_347,xpm_memory_tdpram_inst_n_348,xpm_memory_tdpram_inst_n_349,xpm_memory_tdpram_inst_n_350,xpm_memory_tdpram_inst_n_351,xpm_memory_tdpram_inst_n_352,xpm_memory_tdpram_inst_n_353,xpm_memory_tdpram_inst_n_354,xpm_memory_tdpram_inst_n_355,xpm_memory_tdpram_inst_n_356,xpm_memory_tdpram_inst_n_357,xpm_memory_tdpram_inst_n_358,xpm_memory_tdpram_inst_n_359,xpm_memory_tdpram_inst_n_360,xpm_memory_tdpram_inst_n_361,xpm_memory_tdpram_inst_n_362,xpm_memory_tdpram_inst_n_363,xpm_memory_tdpram_inst_n_364,xpm_memory_tdpram_inst_n_365,xpm_memory_tdpram_inst_n_366,xpm_memory_tdpram_inst_n_367,xpm_memory_tdpram_inst_n_368,xpm_memory_tdpram_inst_n_369,xpm_memory_tdpram_inst_n_370,xpm_memory_tdpram_inst_n_371,xpm_memory_tdpram_inst_n_372,xpm_memory_tdpram_inst_n_373,xpm_memory_tdpram_inst_n_374,xpm_memory_tdpram_inst_n_375,xpm_memory_tdpram_inst_n_376,xpm_memory_tdpram_inst_n_377,xpm_memory_tdpram_inst_n_378,xpm_memory_tdpram_inst_n_379,xpm_memory_tdpram_inst_n_380,xpm_memory_tdpram_inst_n_381,xpm_memory_tdpram_inst_n_382,xpm_memory_tdpram_inst_n_383,xpm_memory_tdpram_inst_n_384,xpm_memory_tdpram_inst_n_385,xpm_memory_tdpram_inst_n_386,xpm_memory_tdpram_inst_n_387,xpm_memory_tdpram_inst_n_388,xpm_memory_tdpram_inst_n_389,xpm_memory_tdpram_inst_n_390,xpm_memory_tdpram_inst_n_391,xpm_memory_tdpram_inst_n_392,xpm_memory_tdpram_inst_n_393,xpm_memory_tdpram_inst_n_394,xpm_memory_tdpram_inst_n_395,xpm_memory_tdpram_inst_n_396,xpm_memory_tdpram_inst_n_397,xpm_memory_tdpram_inst_n_398,xpm_memory_tdpram_inst_n_399,xpm_memory_tdpram_inst_n_400,xpm_memory_tdpram_inst_n_401,xpm_memory_tdpram_inst_n_402,xpm_memory_tdpram_inst_n_403,xpm_memory_tdpram_inst_n_404,xpm_memory_tdpram_inst_n_405,xpm_memory_tdpram_inst_n_406,xpm_memory_tdpram_inst_n_407,xpm_memory_tdpram_inst_n_408,xpm_memory_tdpram_inst_n_409,xpm_memory_tdpram_inst_n_410,xpm_memory_tdpram_inst_n_411,xpm_memory_tdpram_inst_n_412,xpm_memory_tdpram_inst_n_413,xpm_memory_tdpram_inst_n_414,xpm_memory_tdpram_inst_n_415,xpm_memory_tdpram_inst_n_416,xpm_memory_tdpram_inst_n_417,xpm_memory_tdpram_inst_n_418,xpm_memory_tdpram_inst_n_419,xpm_memory_tdpram_inst_n_420,xpm_memory_tdpram_inst_n_421,xpm_memory_tdpram_inst_n_422,xpm_memory_tdpram_inst_n_423,xpm_memory_tdpram_inst_n_424,xpm_memory_tdpram_inst_n_425,xpm_memory_tdpram_inst_n_426,xpm_memory_tdpram_inst_n_427,xpm_memory_tdpram_inst_n_428,xpm_memory_tdpram_inst_n_429,xpm_memory_tdpram_inst_n_430,xpm_memory_tdpram_inst_n_431,xpm_memory_tdpram_inst_n_432,xpm_memory_tdpram_inst_n_433,xpm_memory_tdpram_inst_n_434,xpm_memory_tdpram_inst_n_435,xpm_memory_tdpram_inst_n_436,xpm_memory_tdpram_inst_n_437,xpm_memory_tdpram_inst_n_438,xpm_memory_tdpram_inst_n_439,xpm_memory_tdpram_inst_n_440,xpm_memory_tdpram_inst_n_441,xpm_memory_tdpram_inst_n_442,xpm_memory_tdpram_inst_n_443,xpm_memory_tdpram_inst_n_444,xpm_memory_tdpram_inst_n_445,xpm_memory_tdpram_inst_n_446,xpm_memory_tdpram_inst_n_447,xpm_memory_tdpram_inst_n_448,xpm_memory_tdpram_inst_n_449,xpm_memory_tdpram_inst_n_450,xpm_memory_tdpram_inst_n_451,xpm_memory_tdpram_inst_n_452,xpm_memory_tdpram_inst_n_453,xpm_memory_tdpram_inst_n_454,xpm_memory_tdpram_inst_n_455,xpm_memory_tdpram_inst_n_456,xpm_memory_tdpram_inst_n_457,xpm_memory_tdpram_inst_n_458,xpm_memory_tdpram_inst_n_459,xpm_memory_tdpram_inst_n_460,xpm_memory_tdpram_inst_n_461,xpm_memory_tdpram_inst_n_462,xpm_memory_tdpram_inst_n_463,xpm_memory_tdpram_inst_n_464,xpm_memory_tdpram_inst_n_465,xpm_memory_tdpram_inst_n_466,xpm_memory_tdpram_inst_n_467,xpm_memory_tdpram_inst_n_468,xpm_memory_tdpram_inst_n_469,xpm_memory_tdpram_inst_n_470,xpm_memory_tdpram_inst_n_471,xpm_memory_tdpram_inst_n_472,xpm_memory_tdpram_inst_n_473,xpm_memory_tdpram_inst_n_474,xpm_memory_tdpram_inst_n_475,xpm_memory_tdpram_inst_n_476,xpm_memory_tdpram_inst_n_477,xpm_memory_tdpram_inst_n_478,xpm_memory_tdpram_inst_n_479,xpm_memory_tdpram_inst_n_480,xpm_memory_tdpram_inst_n_481,xpm_memory_tdpram_inst_n_482,xpm_memory_tdpram_inst_n_483,xpm_memory_tdpram_inst_n_484,xpm_memory_tdpram_inst_n_485,xpm_memory_tdpram_inst_n_486,xpm_memory_tdpram_inst_n_487,xpm_memory_tdpram_inst_n_488,xpm_memory_tdpram_inst_n_489,xpm_memory_tdpram_inst_n_490,xpm_memory_tdpram_inst_n_491,xpm_memory_tdpram_inst_n_492,xpm_memory_tdpram_inst_n_493,xpm_memory_tdpram_inst_n_494,xpm_memory_tdpram_inst_n_495,xpm_memory_tdpram_inst_n_496,xpm_memory_tdpram_inst_n_497,xpm_memory_tdpram_inst_n_498,xpm_memory_tdpram_inst_n_499,xpm_memory_tdpram_inst_n_500,xpm_memory_tdpram_inst_n_501,xpm_memory_tdpram_inst_n_502,xpm_memory_tdpram_inst_n_503,xpm_memory_tdpram_inst_n_504,xpm_memory_tdpram_inst_n_505,xpm_memory_tdpram_inst_n_506,xpm_memory_tdpram_inst_n_507,xpm_memory_tdpram_inst_n_508,xpm_memory_tdpram_inst_n_509,xpm_memory_tdpram_inst_n_510,xpm_memory_tdpram_inst_n_511,xpm_memory_tdpram_inst_n_512,xpm_memory_tdpram_inst_n_513}),
        .ena(ap_bram_iarg_0_en0),
        .enb(1'b1),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b1),
        .regceb(1'b1),
        .rsta(1'b0),
        .rstb(1'b0),
        .sbiterra(NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED),
        .sleep(1'b0),
        .wea(ap_bram_iarg_0_we0),
        .web({\in_bram_wren[0]_8 ,\in_bram_wren[0]_8 ,\in_bram_wren[0]_8 ,\in_bram_wren[0]_8 ,\in_bram_wren[0]_8 ,\in_bram_wren[0]_8 ,\in_bram_wren[0]_8 ,\in_bram_wren[0]_8 ,\in_bram_wren[0]_8 ,\in_bram_wren[0]_8 ,\in_bram_wren[0]_8 ,\in_bram_wren[0]_8 ,\in_bram_wren[0]_8 ,\in_bram_wren[0]_8 ,\in_bram_wren[0]_8 ,\in_bram_wren[0]_8 ,\in_bram_wren[0]_8 ,\in_bram_wren[0]_8 ,\in_bram_wren[0]_8 ,\in_bram_wren[0]_8 ,\in_bram_wren[0]_8 ,\in_bram_wren[0]_8 ,\in_bram_wren[0]_8 ,\in_bram_wren[0]_8 ,\in_bram_wren[0]_8 ,\in_bram_wren[0]_8 ,\in_bram_wren[0]_8 ,\in_bram_wren[0]_8 ,\in_bram_wren[0]_8 ,\in_bram_wren[0]_8 ,\in_bram_wren[0]_8 ,\in_bram_wren[0]_8 }));
  LUT2 #(
    .INIT(4'h2)) 
    xpm_memory_tdpram_inst_i_1
       (.I0(in_allow_reg),
        .I1(\gen_fwft.empty_fwft_i_reg ),
        .O(\in_bram_wren[0]_8 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bram2axis
   (ap_bram_oarg_0_dout0,
    SR,
    rd_en,
    outbram_ctrl_ready,
    tlast,
    wr_en,
    din,
    acc_aclk,
    ap_bram_oarg_0_en0,
    ap_bram_oarg_0_we0,
    ap_bram_oarg_0_addr0,
    ap_bram_oarg_0_din0,
    ap_done,
    acc_aresetn,
    full,
    empty,
    D,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_1 ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_0 );
  output [7:0]ap_bram_oarg_0_dout0;
  output [0:0]SR;
  output rd_en;
  output outbram_ctrl_ready;
  output tlast;
  output wr_en;
  output [7:0]din;
  input acc_aclk;
  input ap_bram_oarg_0_en0;
  input [0:0]ap_bram_oarg_0_we0;
  input [10:0]ap_bram_oarg_0_addr0;
  input [7:0]ap_bram_oarg_0_din0;
  input ap_done;
  input acc_aresetn;
  input full;
  input empty;
  input [1:0]D;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_1 ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1] ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_0 ;

  wire [1:0]D;
  wire [0:0]SR;
  wire acc_aclk;
  wire acc_aresetn;
  wire [10:0]ap_bram_oarg_0_addr0;
  wire [7:0]ap_bram_oarg_0_din0;
  wire [7:0]ap_bram_oarg_0_dout0;
  wire ap_bram_oarg_0_en0;
  wire [0:0]ap_bram_oarg_0_we0;
  wire ap_done;
  wire [7:0]din;
  wire empty;
  wire full;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_1 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ;
  wire in_allow;
  wire out_allow;
  wire out_allow_reg_n_0;
  wire [10:0]\out_bram_addr[0]_4 ;
  wire [7:0]\out_bram_dout[0]_3 ;
  wire outbram_ctrl_ready;
  wire rd_en;
  wire tlast;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adapter_bram__parameterized1 \BRAM_GEN[0].adapter_bram_i 
       (.D(\out_bram_dout[0]_3 ),
        .Q(\out_bram_addr[0]_4 ),
        .acc_aclk(acc_aclk),
        .ap_bram_oarg_0_addr0(ap_bram_oarg_0_addr0),
        .ap_bram_oarg_0_din0(ap_bram_oarg_0_din0),
        .ap_bram_oarg_0_dout0(ap_bram_oarg_0_dout0),
        .ap_bram_oarg_0_en0(ap_bram_oarg_0_en0),
        .ap_bram_oarg_0_we0(ap_bram_oarg_0_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bram2axis_interface bram2axis_if_i
       (.D(\out_bram_dout[0]_3 ),
        .Q(\out_bram_addr[0]_4 ),
        .SR(SR),
        .acc_aclk(acc_aclk),
        .acc_aresetn(acc_aresetn),
        .ap_done(ap_done),
        .din(din),
        .empty(empty),
        .full(full),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_0 (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_0 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] (D),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_1 (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_1 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ),
        .in_allow(in_allow),
        .next_reg_0(tlast),
        .out_allow(out_allow),
        .out_allow_reg(out_allow_reg_n_0),
        .rd_en(rd_en),
        .wr_en(wr_en));
  FDSE in_allow_reg
       (.C(acc_aclk),
        .CE(out_allow),
        .D(in_allow),
        .Q(outbram_ctrl_ready),
        .S(SR));
  FDRE out_allow_reg
       (.C(acc_aclk),
        .CE(out_allow),
        .D(ap_done),
        .Q(out_allow_reg_n_0),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bram2axis_interface
   (rd_en,
    next_reg_0,
    SR,
    wr_en,
    out_allow,
    in_allow,
    Q,
    din,
    out_allow_reg,
    acc_aclk,
    acc_aresetn,
    full,
    empty,
    ap_done,
    D,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_1 ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_0 );
  output rd_en;
  output next_reg_0;
  output [0:0]SR;
  output wr_en;
  output out_allow;
  output in_allow;
  output [10:0]Q;
  output [7:0]din;
  input out_allow_reg;
  input acc_aclk;
  input acc_aresetn;
  input full;
  input empty;
  input ap_done;
  input [7:0]D;
  input [1:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_1 ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1] ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_0 ;

  wire [7:0]D;
  wire \FSM_sequential_state[0]_i_1_n_0 ;
  wire \FSM_sequential_state[1]_i_1_n_0 ;
  wire \FSM_sequential_state[1]_i_2_n_0 ;
  wire \FSM_sequential_state[1]_i_3_n_0 ;
  wire [10:0]Q;
  wire [0:0]SR;
  wire acc_aclk;
  wire acc_aresetn;
  wire allow_reg;
  wire ap_done;
  wire ctrl_next_out;
  wire [10:0]current_address;
  wire \current_address[10]_i_2_n_0 ;
  wire \current_address[5]_i_2__0_n_0 ;
  wire \current_address[6]_i_2_n_0 ;
  wire [10:0]data_count_m1;
  wire \data_count_m1[10]_i_1_n_0 ;
  wire \data_count_m1[10]_i_3_n_0 ;
  wire \data_count_m1[10]_i_4_n_0 ;
  wire \data_count_m1[10]_i_5_n_0 ;
  wire \data_count_m1[5]_i_2_n_0 ;
  wire \data_count_m1[6]_i_2_n_0 ;
  wire \data_count_m1_reg_n_0_[0] ;
  wire \data_count_m1_reg_n_0_[10] ;
  wire \data_count_m1_reg_n_0_[1] ;
  wire \data_count_m1_reg_n_0_[2] ;
  wire \data_count_m1_reg_n_0_[3] ;
  wire \data_count_m1_reg_n_0_[4] ;
  wire \data_count_m1_reg_n_0_[5] ;
  wire \data_count_m1_reg_n_0_[6] ;
  wire \data_count_m1_reg_n_0_[7] ;
  wire \data_count_m1_reg_n_0_[8] ;
  wire \data_count_m1_reg_n_0_[9] ;
  wire [7:0]data_reg;
  wire \data_reg[7]_i_1_n_0 ;
  wire [10:0]depth_m1;
  wire \depth_m1[10]_i_1_n_0 ;
  wire \depth_m1[5]_i_1_n_0 ;
  wire depth_read;
  wire [7:0]din;
  wire empty;
  wire full;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] ;
  wire [1:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_1 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ;
  wire in_allow;
  wire next;
  wire next_reg_0;
  wire out_allow;
  wire out_allow_reg;
  wire rd_en;
  (* RTL_KEEP = "yes" *) wire [1:0]state;
  wire state1;
  wire state1_carry_i_10_n_0;
  wire state1_carry_i_11_n_0;
  wire state1_carry_i_12_n_0;
  wire state1_carry_i_1_n_0;
  wire state1_carry_i_2_n_0;
  wire state1_carry_i_3_n_0;
  wire state1_carry_i_4_n_0;
  wire state1_carry_i_5_n_0;
  wire state1_carry_i_6_n_0;
  wire state1_carry_i_7_n_0;
  wire state1_carry_i_8_n_0;
  wire state1_carry_i_9_n_0;
  wire state1_carry_n_3;
  wire state1_carry_n_5;
  wire state1_carry_n_6;
  wire state1_carry_n_7;
  wire tlast_i_1_n_0;
  wire tvalid_i_1_n_0;
  wire tvalid_i_2_n_0;
  wire wr_en;
  wire [7:3]NLW_state1_carry_CO_UNCONNECTED;
  wire [7:0]NLW_state1_carry_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'h01FF)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(full),
        .I1(state[1]),
        .I2(state1),
        .I3(state[0]),
        .O(\FSM_sequential_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCFF0F00FFAAAA)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(\FSM_sequential_state[1]_i_3_n_0 ),
        .I1(ctrl_next_out),
        .I2(state1),
        .I3(full),
        .I4(state[1]),
        .I5(state[0]),
        .O(\FSM_sequential_state[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h03B0)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(full),
        .I1(state1),
        .I2(state[0]),
        .I3(state[1]),
        .O(\FSM_sequential_state[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(allow_reg),
        .I1(out_allow_reg),
        .O(\FSM_sequential_state[1]_i_3_n_0 ));
  (* FSM_ENCODED_STATES = "stall:10,idle:00,done:11,run:01" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(acc_aclk),
        .CE(\FSM_sequential_state[1]_i_1_n_0 ),
        .D(\FSM_sequential_state[0]_i_1_n_0 ),
        .Q(state[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "stall:10,idle:00,done:11,run:01" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(acc_aclk),
        .CE(\FSM_sequential_state[1]_i_1_n_0 ),
        .D(\FSM_sequential_state[1]_i_2_n_0 ),
        .Q(state[1]),
        .R(SR));
  FDRE allow_reg_reg
       (.C(acc_aclk),
        .CE(1'b1),
        .D(out_allow_reg),
        .Q(allow_reg),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    ap_start_i_1
       (.I0(acc_aresetn),
        .O(SR));
  LUT3 #(
    .INIT(8'h07)) 
    \current_address[0]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(Q[0]),
        .O(current_address[0]));
  LUT6 #(
    .INIT(64'h2888888888888888)) 
    \current_address[10]_i_1 
       (.I0(\data_count_m1[10]_i_4_n_0 ),
        .I1(Q[10]),
        .I2(Q[7]),
        .I3(Q[8]),
        .I4(Q[9]),
        .I5(\current_address[10]_i_2_n_0 ),
        .O(current_address[10]));
  LUT2 #(
    .INIT(4'h8)) 
    \current_address[10]_i_2 
       (.I0(\current_address[6]_i_2_n_0 ),
        .I1(Q[6]),
        .O(\current_address[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0770)) 
    \current_address[1]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(current_address[1]));
  LUT5 #(
    .INIT(32'h07707070)) 
    \current_address[2]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(current_address[2]));
  LUT6 #(
    .INIT(64'h0770707070707070)) 
    \current_address[3]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(current_address[3]));
  LUT6 #(
    .INIT(64'h2888888888888888)) 
    \current_address[4]_i_1 
       (.I0(\data_count_m1[10]_i_4_n_0 ),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(current_address[4]));
  LUT4 #(
    .INIT(16'h0770)) 
    \current_address[5]_i_1__0 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(Q[5]),
        .I3(\current_address[5]_i_2__0_n_0 ),
        .O(current_address[5]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \current_address[5]_i_2__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\current_address[5]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h0770)) 
    \current_address[6]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(Q[6]),
        .I3(\current_address[6]_i_2_n_0 ),
        .O(current_address[6]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \current_address[6]_i_2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\current_address[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0770)) 
    \current_address[7]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(Q[7]),
        .I3(\current_address[10]_i_2_n_0 ),
        .O(current_address[7]));
  LUT5 #(
    .INIT(32'h07707070)) 
    \current_address[8]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(Q[8]),
        .I3(\current_address[10]_i_2_n_0 ),
        .I4(Q[7]),
        .O(current_address[8]));
  LUT6 #(
    .INIT(64'h0770707070707070)) 
    \current_address[9]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(Q[7]),
        .I5(\current_address[10]_i_2_n_0 ),
        .O(current_address[9]));
  FDRE \current_address_reg[0] 
       (.C(acc_aclk),
        .CE(\data_count_m1[10]_i_1_n_0 ),
        .D(current_address[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \current_address_reg[10] 
       (.C(acc_aclk),
        .CE(\data_count_m1[10]_i_1_n_0 ),
        .D(current_address[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \current_address_reg[1] 
       (.C(acc_aclk),
        .CE(\data_count_m1[10]_i_1_n_0 ),
        .D(current_address[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \current_address_reg[2] 
       (.C(acc_aclk),
        .CE(\data_count_m1[10]_i_1_n_0 ),
        .D(current_address[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \current_address_reg[3] 
       (.C(acc_aclk),
        .CE(\data_count_m1[10]_i_1_n_0 ),
        .D(current_address[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \current_address_reg[4] 
       (.C(acc_aclk),
        .CE(\data_count_m1[10]_i_1_n_0 ),
        .D(current_address[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \current_address_reg[5] 
       (.C(acc_aclk),
        .CE(\data_count_m1[10]_i_1_n_0 ),
        .D(current_address[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \current_address_reg[6] 
       (.C(acc_aclk),
        .CE(\data_count_m1[10]_i_1_n_0 ),
        .D(current_address[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \current_address_reg[7] 
       (.C(acc_aclk),
        .CE(\data_count_m1[10]_i_1_n_0 ),
        .D(current_address[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \current_address_reg[8] 
       (.C(acc_aclk),
        .CE(\data_count_m1[10]_i_1_n_0 ),
        .D(current_address[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \current_address_reg[9] 
       (.C(acc_aclk),
        .CE(\data_count_m1[10]_i_1_n_0 ),
        .D(current_address[9]),
        .Q(Q[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'h07)) 
    \data_count_m1[0]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(\data_count_m1_reg_n_0_[0] ),
        .O(data_count_m1[0]));
  LUT6 #(
    .INIT(64'h0000FFFF0000ACC0)) 
    \data_count_m1[10]_i_1 
       (.I0(next_reg_0),
        .I1(state1),
        .I2(state[0]),
        .I3(state[1]),
        .I4(full),
        .I5(\data_count_m1[10]_i_3_n_0 ),
        .O(\data_count_m1[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2888888888888888)) 
    \data_count_m1[10]_i_2 
       (.I0(\data_count_m1[10]_i_4_n_0 ),
        .I1(\data_count_m1_reg_n_0_[10] ),
        .I2(\data_count_m1_reg_n_0_[7] ),
        .I3(\data_count_m1_reg_n_0_[8] ),
        .I4(\data_count_m1_reg_n_0_[9] ),
        .I5(\data_count_m1[10]_i_5_n_0 ),
        .O(data_count_m1[10]));
  LUT4 #(
    .INIT(16'h0040)) 
    \data_count_m1[10]_i_3 
       (.I0(state[0]),
        .I1(allow_reg),
        .I2(out_allow_reg),
        .I3(state[1]),
        .O(\data_count_m1[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \data_count_m1[10]_i_4 
       (.I0(state[0]),
        .I1(state[1]),
        .O(\data_count_m1[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \data_count_m1[10]_i_5 
       (.I0(\data_count_m1_reg_n_0_[5] ),
        .I1(\data_count_m1_reg_n_0_[3] ),
        .I2(\data_count_m1[5]_i_2_n_0 ),
        .I3(\data_count_m1_reg_n_0_[2] ),
        .I4(\data_count_m1_reg_n_0_[4] ),
        .I5(\data_count_m1_reg_n_0_[6] ),
        .O(\data_count_m1[10]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0770)) 
    \data_count_m1[1]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(\data_count_m1_reg_n_0_[1] ),
        .I3(\data_count_m1_reg_n_0_[0] ),
        .O(data_count_m1[1]));
  LUT5 #(
    .INIT(32'h07707070)) 
    \data_count_m1[2]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(\data_count_m1_reg_n_0_[2] ),
        .I3(\data_count_m1_reg_n_0_[0] ),
        .I4(\data_count_m1_reg_n_0_[1] ),
        .O(data_count_m1[2]));
  LUT6 #(
    .INIT(64'h0770707070707070)) 
    \data_count_m1[3]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(\data_count_m1_reg_n_0_[3] ),
        .I3(\data_count_m1_reg_n_0_[1] ),
        .I4(\data_count_m1_reg_n_0_[0] ),
        .I5(\data_count_m1_reg_n_0_[2] ),
        .O(data_count_m1[3]));
  LUT6 #(
    .INIT(64'h2888888888888888)) 
    \data_count_m1[4]_i_1 
       (.I0(\data_count_m1[10]_i_4_n_0 ),
        .I1(\data_count_m1_reg_n_0_[4] ),
        .I2(\data_count_m1_reg_n_0_[2] ),
        .I3(\data_count_m1_reg_n_0_[0] ),
        .I4(\data_count_m1_reg_n_0_[1] ),
        .I5(\data_count_m1_reg_n_0_[3] ),
        .O(data_count_m1[4]));
  LUT6 #(
    .INIT(64'h2888888888888888)) 
    \data_count_m1[5]_i_1 
       (.I0(\data_count_m1[10]_i_4_n_0 ),
        .I1(\data_count_m1_reg_n_0_[5] ),
        .I2(\data_count_m1_reg_n_0_[3] ),
        .I3(\data_count_m1[5]_i_2_n_0 ),
        .I4(\data_count_m1_reg_n_0_[2] ),
        .I5(\data_count_m1_reg_n_0_[4] ),
        .O(data_count_m1[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \data_count_m1[5]_i_2 
       (.I0(\data_count_m1_reg_n_0_[0] ),
        .I1(\data_count_m1_reg_n_0_[1] ),
        .O(\data_count_m1[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0770)) 
    \data_count_m1[6]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(\data_count_m1_reg_n_0_[6] ),
        .I3(\data_count_m1[6]_i_2_n_0 ),
        .O(data_count_m1[6]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \data_count_m1[6]_i_2 
       (.I0(\data_count_m1_reg_n_0_[4] ),
        .I1(\data_count_m1_reg_n_0_[2] ),
        .I2(\data_count_m1_reg_n_0_[0] ),
        .I3(\data_count_m1_reg_n_0_[1] ),
        .I4(\data_count_m1_reg_n_0_[3] ),
        .I5(\data_count_m1_reg_n_0_[5] ),
        .O(\data_count_m1[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0770)) 
    \data_count_m1[7]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(\data_count_m1_reg_n_0_[7] ),
        .I3(\data_count_m1[10]_i_5_n_0 ),
        .O(data_count_m1[7]));
  LUT5 #(
    .INIT(32'h07707070)) 
    \data_count_m1[8]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(\data_count_m1_reg_n_0_[8] ),
        .I3(\data_count_m1[10]_i_5_n_0 ),
        .I4(\data_count_m1_reg_n_0_[7] ),
        .O(data_count_m1[8]));
  LUT6 #(
    .INIT(64'h0770707070707070)) 
    \data_count_m1[9]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(\data_count_m1_reg_n_0_[9] ),
        .I3(\data_count_m1_reg_n_0_[8] ),
        .I4(\data_count_m1_reg_n_0_[7] ),
        .I5(\data_count_m1[10]_i_5_n_0 ),
        .O(data_count_m1[9]));
  FDRE \data_count_m1_reg[0] 
       (.C(acc_aclk),
        .CE(\data_count_m1[10]_i_1_n_0 ),
        .D(data_count_m1[0]),
        .Q(\data_count_m1_reg_n_0_[0] ),
        .R(SR));
  FDRE \data_count_m1_reg[10] 
       (.C(acc_aclk),
        .CE(\data_count_m1[10]_i_1_n_0 ),
        .D(data_count_m1[10]),
        .Q(\data_count_m1_reg_n_0_[10] ),
        .R(SR));
  FDRE \data_count_m1_reg[1] 
       (.C(acc_aclk),
        .CE(\data_count_m1[10]_i_1_n_0 ),
        .D(data_count_m1[1]),
        .Q(\data_count_m1_reg_n_0_[1] ),
        .R(SR));
  FDRE \data_count_m1_reg[2] 
       (.C(acc_aclk),
        .CE(\data_count_m1[10]_i_1_n_0 ),
        .D(data_count_m1[2]),
        .Q(\data_count_m1_reg_n_0_[2] ),
        .R(SR));
  FDRE \data_count_m1_reg[3] 
       (.C(acc_aclk),
        .CE(\data_count_m1[10]_i_1_n_0 ),
        .D(data_count_m1[3]),
        .Q(\data_count_m1_reg_n_0_[3] ),
        .R(SR));
  FDRE \data_count_m1_reg[4] 
       (.C(acc_aclk),
        .CE(\data_count_m1[10]_i_1_n_0 ),
        .D(data_count_m1[4]),
        .Q(\data_count_m1_reg_n_0_[4] ),
        .R(SR));
  FDRE \data_count_m1_reg[5] 
       (.C(acc_aclk),
        .CE(\data_count_m1[10]_i_1_n_0 ),
        .D(data_count_m1[5]),
        .Q(\data_count_m1_reg_n_0_[5] ),
        .R(SR));
  FDRE \data_count_m1_reg[6] 
       (.C(acc_aclk),
        .CE(\data_count_m1[10]_i_1_n_0 ),
        .D(data_count_m1[6]),
        .Q(\data_count_m1_reg_n_0_[6] ),
        .R(SR));
  FDRE \data_count_m1_reg[7] 
       (.C(acc_aclk),
        .CE(\data_count_m1[10]_i_1_n_0 ),
        .D(data_count_m1[7]),
        .Q(\data_count_m1_reg_n_0_[7] ),
        .R(SR));
  FDRE \data_count_m1_reg[8] 
       (.C(acc_aclk),
        .CE(\data_count_m1[10]_i_1_n_0 ),
        .D(data_count_m1[8]),
        .Q(\data_count_m1_reg_n_0_[8] ),
        .R(SR));
  FDRE \data_count_m1_reg[9] 
       (.C(acc_aclk),
        .CE(\data_count_m1[10]_i_1_n_0 ),
        .D(data_count_m1[9]),
        .Q(\data_count_m1_reg_n_0_[9] ),
        .R(SR));
  LUT4 #(
    .INIT(16'h0800)) 
    \data_reg[7]_i_1 
       (.I0(acc_aresetn),
        .I1(full),
        .I2(state[1]),
        .I3(state[0]),
        .O(\data_reg[7]_i_1_n_0 ));
  FDRE \data_reg_reg[0] 
       (.C(acc_aclk),
        .CE(\data_reg[7]_i_1_n_0 ),
        .D(D[0]),
        .Q(data_reg[0]),
        .R(1'b0));
  FDRE \data_reg_reg[1] 
       (.C(acc_aclk),
        .CE(\data_reg[7]_i_1_n_0 ),
        .D(D[1]),
        .Q(data_reg[1]),
        .R(1'b0));
  FDRE \data_reg_reg[2] 
       (.C(acc_aclk),
        .CE(\data_reg[7]_i_1_n_0 ),
        .D(D[2]),
        .Q(data_reg[2]),
        .R(1'b0));
  FDRE \data_reg_reg[3] 
       (.C(acc_aclk),
        .CE(\data_reg[7]_i_1_n_0 ),
        .D(D[3]),
        .Q(data_reg[3]),
        .R(1'b0));
  FDRE \data_reg_reg[4] 
       (.C(acc_aclk),
        .CE(\data_reg[7]_i_1_n_0 ),
        .D(D[4]),
        .Q(data_reg[4]),
        .R(1'b0));
  FDRE \data_reg_reg[5] 
       (.C(acc_aclk),
        .CE(\data_reg[7]_i_1_n_0 ),
        .D(D[5]),
        .Q(data_reg[5]),
        .R(1'b0));
  FDRE \data_reg_reg[6] 
       (.C(acc_aclk),
        .CE(\data_reg[7]_i_1_n_0 ),
        .D(D[6]),
        .Q(data_reg[6]),
        .R(1'b0));
  FDRE \data_reg_reg[7] 
       (.C(acc_aclk),
        .CE(\data_reg[7]_i_1_n_0 ),
        .D(D[7]),
        .Q(data_reg[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \depth_m1[10]_i_1 
       (.I0(empty),
        .I1(acc_aresetn),
        .I2(state[0]),
        .I3(allow_reg),
        .I4(out_allow_reg),
        .I5(state[1]),
        .O(\depth_m1[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \depth_m1[5]_i_1 
       (.I0(state[1]),
        .I1(out_allow_reg),
        .I2(allow_reg),
        .I3(state[0]),
        .I4(acc_aresetn),
        .O(\depth_m1[5]_i_1_n_0 ));
  FDSE \depth_m1_reg[0] 
       (.C(acc_aclk),
        .CE(\depth_m1[5]_i_1_n_0 ),
        .D(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_0 ),
        .Q(depth_m1[0]),
        .S(\depth_m1[10]_i_1_n_0 ));
  FDSE \depth_m1_reg[10] 
       (.C(acc_aclk),
        .CE(\depth_m1[5]_i_1_n_0 ),
        .D(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ),
        .Q(depth_m1[10]),
        .S(\depth_m1[10]_i_1_n_0 ));
  FDSE \depth_m1_reg[1] 
       (.C(acc_aclk),
        .CE(\depth_m1[5]_i_1_n_0 ),
        .D(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] ),
        .Q(depth_m1[1]),
        .S(\depth_m1[10]_i_1_n_0 ));
  FDSE \depth_m1_reg[2] 
       (.C(acc_aclk),
        .CE(\depth_m1[5]_i_1_n_0 ),
        .D(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1] ),
        .Q(depth_m1[2]),
        .S(\depth_m1[10]_i_1_n_0 ));
  FDSE \depth_m1_reg[3] 
       (.C(acc_aclk),
        .CE(\depth_m1[5]_i_1_n_0 ),
        .D(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] ),
        .Q(depth_m1[3]),
        .S(\depth_m1[10]_i_1_n_0 ));
  FDRE \depth_m1_reg[4] 
       (.C(acc_aclk),
        .CE(\depth_m1[5]_i_1_n_0 ),
        .D(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] [0]),
        .Q(depth_m1[4]),
        .R(1'b0));
  FDRE \depth_m1_reg[5] 
       (.C(acc_aclk),
        .CE(\depth_m1[5]_i_1_n_0 ),
        .D(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] [1]),
        .Q(depth_m1[5]),
        .R(1'b0));
  FDSE \depth_m1_reg[6] 
       (.C(acc_aclk),
        .CE(\depth_m1[5]_i_1_n_0 ),
        .D(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_1 ),
        .Q(depth_m1[6]),
        .S(\depth_m1[10]_i_1_n_0 ));
  FDSE \depth_m1_reg[7] 
       (.C(acc_aclk),
        .CE(\depth_m1[5]_i_1_n_0 ),
        .D(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 ),
        .Q(depth_m1[7]),
        .S(\depth_m1[10]_i_1_n_0 ));
  FDSE \depth_m1_reg[8] 
       (.C(acc_aclk),
        .CE(\depth_m1[5]_i_1_n_0 ),
        .D(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ),
        .Q(depth_m1[8]),
        .S(\depth_m1[10]_i_1_n_0 ));
  FDSE \depth_m1_reg[9] 
       (.C(acc_aclk),
        .CE(\depth_m1[5]_i_1_n_0 ),
        .D(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ),
        .Q(depth_m1[9]),
        .S(\depth_m1[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000040)) 
    depth_read_i_1
       (.I0(state[1]),
        .I1(out_allow_reg),
        .I2(allow_reg),
        .I3(state[0]),
        .I4(empty),
        .O(depth_read));
  FDRE depth_read_reg
       (.C(acc_aclk),
        .CE(acc_aresetn),
        .D(depth_read),
        .Q(rd_en),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \gnuram_async_fifo.xpm_fifo_base_inst_i_1__1 
       (.I0(D[7]),
        .I1(state[0]),
        .I2(data_reg[7]),
        .O(din[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \gnuram_async_fifo.xpm_fifo_base_inst_i_2__1 
       (.I0(D[6]),
        .I1(state[0]),
        .I2(data_reg[6]),
        .O(din[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \gnuram_async_fifo.xpm_fifo_base_inst_i_3__1 
       (.I0(D[5]),
        .I1(state[0]),
        .I2(data_reg[5]),
        .O(din[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \gnuram_async_fifo.xpm_fifo_base_inst_i_4__1 
       (.I0(D[4]),
        .I1(state[0]),
        .I2(data_reg[4]),
        .O(din[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \gnuram_async_fifo.xpm_fifo_base_inst_i_5__0 
       (.I0(D[3]),
        .I1(state[0]),
        .I2(data_reg[3]),
        .O(din[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \gnuram_async_fifo.xpm_fifo_base_inst_i_6 
       (.I0(D[2]),
        .I1(state[0]),
        .I2(data_reg[2]),
        .O(din[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \gnuram_async_fifo.xpm_fifo_base_inst_i_7 
       (.I0(D[1]),
        .I1(state[0]),
        .I2(data_reg[1]),
        .O(din[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \gnuram_async_fifo.xpm_fifo_base_inst_i_8 
       (.I0(D[0]),
        .I1(state[0]),
        .I2(data_reg[0]),
        .O(din[0]));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT2 #(
    .INIT(4'h2)) 
    in_allow_i_1
       (.I0(ctrl_next_out),
        .I1(ap_done),
        .O(in_allow));
  LUT4 #(
    .INIT(16'h4000)) 
    next_i_1
       (.I0(full),
        .I1(next_reg_0),
        .I2(state[1]),
        .I3(state[0]),
        .O(next));
  FDRE next_reg
       (.C(acc_aclk),
        .CE(acc_aresetn),
        .D(next),
        .Q(ctrl_next_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT2 #(
    .INIT(4'hE)) 
    out_allow_i_1
       (.I0(ctrl_next_out),
        .I1(ap_done),
        .O(out_allow));
  CARRY8 state1_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_state1_carry_CO_UNCONNECTED[7:6],state1,state1_carry_n_3,NLW_state1_carry_CO_UNCONNECTED[3],state1_carry_n_5,state1_carry_n_6,state1_carry_n_7}),
        .DI({1'b0,1'b0,state1_carry_i_1_n_0,state1_carry_i_2_n_0,state1_carry_i_3_n_0,state1_carry_i_4_n_0,state1_carry_i_5_n_0,state1_carry_i_6_n_0}),
        .O(NLW_state1_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,state1_carry_i_7_n_0,state1_carry_i_8_n_0,state1_carry_i_9_n_0,state1_carry_i_10_n_0,state1_carry_i_11_n_0,state1_carry_i_12_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    state1_carry_i_1
       (.I0(depth_m1[10]),
        .I1(\data_count_m1_reg_n_0_[10] ),
        .O(state1_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    state1_carry_i_10
       (.I0(\data_count_m1_reg_n_0_[5] ),
        .I1(depth_m1[5]),
        .I2(\data_count_m1_reg_n_0_[4] ),
        .I3(depth_m1[4]),
        .O(state1_carry_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    state1_carry_i_11
       (.I0(\data_count_m1_reg_n_0_[3] ),
        .I1(depth_m1[3]),
        .I2(\data_count_m1_reg_n_0_[2] ),
        .I3(depth_m1[2]),
        .O(state1_carry_i_11_n_0));
  LUT4 #(
    .INIT(16'h8421)) 
    state1_carry_i_12
       (.I0(\data_count_m1_reg_n_0_[0] ),
        .I1(\data_count_m1_reg_n_0_[1] ),
        .I2(depth_m1[0]),
        .I3(depth_m1[1]),
        .O(state1_carry_i_12_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    state1_carry_i_2
       (.I0(depth_m1[9]),
        .I1(\data_count_m1_reg_n_0_[9] ),
        .I2(depth_m1[8]),
        .I3(\data_count_m1_reg_n_0_[8] ),
        .O(state1_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    state1_carry_i_3
       (.I0(depth_m1[7]),
        .I1(\data_count_m1_reg_n_0_[7] ),
        .I2(depth_m1[6]),
        .I3(\data_count_m1_reg_n_0_[6] ),
        .O(state1_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    state1_carry_i_4
       (.I0(depth_m1[5]),
        .I1(\data_count_m1_reg_n_0_[5] ),
        .I2(depth_m1[4]),
        .I3(\data_count_m1_reg_n_0_[4] ),
        .O(state1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    state1_carry_i_5
       (.I0(depth_m1[3]),
        .I1(\data_count_m1_reg_n_0_[3] ),
        .I2(depth_m1[2]),
        .I3(\data_count_m1_reg_n_0_[2] ),
        .O(state1_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    state1_carry_i_6
       (.I0(depth_m1[1]),
        .I1(\data_count_m1_reg_n_0_[1] ),
        .I2(depth_m1[0]),
        .I3(\data_count_m1_reg_n_0_[0] ),
        .O(state1_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    state1_carry_i_7
       (.I0(\data_count_m1_reg_n_0_[10] ),
        .I1(depth_m1[10]),
        .O(state1_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    state1_carry_i_8
       (.I0(\data_count_m1_reg_n_0_[9] ),
        .I1(depth_m1[9]),
        .I2(\data_count_m1_reg_n_0_[8] ),
        .I3(depth_m1[8]),
        .O(state1_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    state1_carry_i_9
       (.I0(\data_count_m1_reg_n_0_[7] ),
        .I1(depth_m1[7]),
        .I2(\data_count_m1_reg_n_0_[6] ),
        .I3(depth_m1[6]),
        .O(state1_carry_i_9_n_0));
  LUT5 #(
    .INIT(32'hA0ABA3AA)) 
    tlast_i_1
       (.I0(next_reg_0),
        .I1(state1),
        .I2(full),
        .I3(state[0]),
        .I4(state[1]),
        .O(tlast_i_1_n_0));
  FDRE tlast_reg
       (.C(acc_aclk),
        .CE(1'b1),
        .D(tlast_i_1_n_0),
        .Q(next_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF08FFFFFF08FF00)) 
    tvalid_i_1
       (.I0(state1),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_count_m1[10]_i_3_n_0 ),
        .I4(tvalid_i_2_n_0),
        .I5(wr_en),
        .O(tvalid_i_1_n_0));
  LUT5 #(
    .INIT(32'h22003000)) 
    tvalid_i_2
       (.I0(next_reg_0),
        .I1(full),
        .I2(state1),
        .I3(state[0]),
        .I4(state[1]),
        .O(tvalid_i_2_n_0));
  FDRE tvalid_reg
       (.C(acc_aclk),
        .CE(1'b1),
        .D(tvalid_i_1_n_0),
        .Q(wr_en),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "bram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bram__parameterized0
   (ap_bram_iarg_1_dout0,
    acc_aclk,
    ap_bram_iarg_1_en0,
    ap_bram_iarg_1_we0,
    ap_bram_iarg_1_addr0,
    ap_bram_iarg_1_din0,
    Q,
    dout,
    in_allow_reg,
    empty);
  output [255:0]ap_bram_iarg_1_dout0;
  input acc_aclk;
  input ap_bram_iarg_1_en0;
  input [31:0]ap_bram_iarg_1_we0;
  input [10:0]ap_bram_iarg_1_addr0;
  input [255:0]ap_bram_iarg_1_din0;
  input [10:0]Q;
  input [255:0]dout;
  input in_allow_reg;
  input empty;

  wire [10:0]Q;
  wire acc_aclk;
  wire [10:0]ap_bram_iarg_1_addr0;
  wire [255:0]ap_bram_iarg_1_din0;
  wire [255:0]ap_bram_iarg_1_dout0;
  wire ap_bram_iarg_1_en0;
  wire [31:0]ap_bram_iarg_1_we0;
  wire [255:0]dout;
  wire empty;
  wire in_allow_reg;
  wire [0:0]\in_bram_wren[0]_9 ;
  wire xpm_memory_tdpram_inst_n_258;
  wire xpm_memory_tdpram_inst_n_259;
  wire xpm_memory_tdpram_inst_n_260;
  wire xpm_memory_tdpram_inst_n_261;
  wire xpm_memory_tdpram_inst_n_262;
  wire xpm_memory_tdpram_inst_n_263;
  wire xpm_memory_tdpram_inst_n_264;
  wire xpm_memory_tdpram_inst_n_265;
  wire xpm_memory_tdpram_inst_n_266;
  wire xpm_memory_tdpram_inst_n_267;
  wire xpm_memory_tdpram_inst_n_268;
  wire xpm_memory_tdpram_inst_n_269;
  wire xpm_memory_tdpram_inst_n_270;
  wire xpm_memory_tdpram_inst_n_271;
  wire xpm_memory_tdpram_inst_n_272;
  wire xpm_memory_tdpram_inst_n_273;
  wire xpm_memory_tdpram_inst_n_274;
  wire xpm_memory_tdpram_inst_n_275;
  wire xpm_memory_tdpram_inst_n_276;
  wire xpm_memory_tdpram_inst_n_277;
  wire xpm_memory_tdpram_inst_n_278;
  wire xpm_memory_tdpram_inst_n_279;
  wire xpm_memory_tdpram_inst_n_280;
  wire xpm_memory_tdpram_inst_n_281;
  wire xpm_memory_tdpram_inst_n_282;
  wire xpm_memory_tdpram_inst_n_283;
  wire xpm_memory_tdpram_inst_n_284;
  wire xpm_memory_tdpram_inst_n_285;
  wire xpm_memory_tdpram_inst_n_286;
  wire xpm_memory_tdpram_inst_n_287;
  wire xpm_memory_tdpram_inst_n_288;
  wire xpm_memory_tdpram_inst_n_289;
  wire xpm_memory_tdpram_inst_n_290;
  wire xpm_memory_tdpram_inst_n_291;
  wire xpm_memory_tdpram_inst_n_292;
  wire xpm_memory_tdpram_inst_n_293;
  wire xpm_memory_tdpram_inst_n_294;
  wire xpm_memory_tdpram_inst_n_295;
  wire xpm_memory_tdpram_inst_n_296;
  wire xpm_memory_tdpram_inst_n_297;
  wire xpm_memory_tdpram_inst_n_298;
  wire xpm_memory_tdpram_inst_n_299;
  wire xpm_memory_tdpram_inst_n_300;
  wire xpm_memory_tdpram_inst_n_301;
  wire xpm_memory_tdpram_inst_n_302;
  wire xpm_memory_tdpram_inst_n_303;
  wire xpm_memory_tdpram_inst_n_304;
  wire xpm_memory_tdpram_inst_n_305;
  wire xpm_memory_tdpram_inst_n_306;
  wire xpm_memory_tdpram_inst_n_307;
  wire xpm_memory_tdpram_inst_n_308;
  wire xpm_memory_tdpram_inst_n_309;
  wire xpm_memory_tdpram_inst_n_310;
  wire xpm_memory_tdpram_inst_n_311;
  wire xpm_memory_tdpram_inst_n_312;
  wire xpm_memory_tdpram_inst_n_313;
  wire xpm_memory_tdpram_inst_n_314;
  wire xpm_memory_tdpram_inst_n_315;
  wire xpm_memory_tdpram_inst_n_316;
  wire xpm_memory_tdpram_inst_n_317;
  wire xpm_memory_tdpram_inst_n_318;
  wire xpm_memory_tdpram_inst_n_319;
  wire xpm_memory_tdpram_inst_n_320;
  wire xpm_memory_tdpram_inst_n_321;
  wire xpm_memory_tdpram_inst_n_322;
  wire xpm_memory_tdpram_inst_n_323;
  wire xpm_memory_tdpram_inst_n_324;
  wire xpm_memory_tdpram_inst_n_325;
  wire xpm_memory_tdpram_inst_n_326;
  wire xpm_memory_tdpram_inst_n_327;
  wire xpm_memory_tdpram_inst_n_328;
  wire xpm_memory_tdpram_inst_n_329;
  wire xpm_memory_tdpram_inst_n_330;
  wire xpm_memory_tdpram_inst_n_331;
  wire xpm_memory_tdpram_inst_n_332;
  wire xpm_memory_tdpram_inst_n_333;
  wire xpm_memory_tdpram_inst_n_334;
  wire xpm_memory_tdpram_inst_n_335;
  wire xpm_memory_tdpram_inst_n_336;
  wire xpm_memory_tdpram_inst_n_337;
  wire xpm_memory_tdpram_inst_n_338;
  wire xpm_memory_tdpram_inst_n_339;
  wire xpm_memory_tdpram_inst_n_340;
  wire xpm_memory_tdpram_inst_n_341;
  wire xpm_memory_tdpram_inst_n_342;
  wire xpm_memory_tdpram_inst_n_343;
  wire xpm_memory_tdpram_inst_n_344;
  wire xpm_memory_tdpram_inst_n_345;
  wire xpm_memory_tdpram_inst_n_346;
  wire xpm_memory_tdpram_inst_n_347;
  wire xpm_memory_tdpram_inst_n_348;
  wire xpm_memory_tdpram_inst_n_349;
  wire xpm_memory_tdpram_inst_n_350;
  wire xpm_memory_tdpram_inst_n_351;
  wire xpm_memory_tdpram_inst_n_352;
  wire xpm_memory_tdpram_inst_n_353;
  wire xpm_memory_tdpram_inst_n_354;
  wire xpm_memory_tdpram_inst_n_355;
  wire xpm_memory_tdpram_inst_n_356;
  wire xpm_memory_tdpram_inst_n_357;
  wire xpm_memory_tdpram_inst_n_358;
  wire xpm_memory_tdpram_inst_n_359;
  wire xpm_memory_tdpram_inst_n_360;
  wire xpm_memory_tdpram_inst_n_361;
  wire xpm_memory_tdpram_inst_n_362;
  wire xpm_memory_tdpram_inst_n_363;
  wire xpm_memory_tdpram_inst_n_364;
  wire xpm_memory_tdpram_inst_n_365;
  wire xpm_memory_tdpram_inst_n_366;
  wire xpm_memory_tdpram_inst_n_367;
  wire xpm_memory_tdpram_inst_n_368;
  wire xpm_memory_tdpram_inst_n_369;
  wire xpm_memory_tdpram_inst_n_370;
  wire xpm_memory_tdpram_inst_n_371;
  wire xpm_memory_tdpram_inst_n_372;
  wire xpm_memory_tdpram_inst_n_373;
  wire xpm_memory_tdpram_inst_n_374;
  wire xpm_memory_tdpram_inst_n_375;
  wire xpm_memory_tdpram_inst_n_376;
  wire xpm_memory_tdpram_inst_n_377;
  wire xpm_memory_tdpram_inst_n_378;
  wire xpm_memory_tdpram_inst_n_379;
  wire xpm_memory_tdpram_inst_n_380;
  wire xpm_memory_tdpram_inst_n_381;
  wire xpm_memory_tdpram_inst_n_382;
  wire xpm_memory_tdpram_inst_n_383;
  wire xpm_memory_tdpram_inst_n_384;
  wire xpm_memory_tdpram_inst_n_385;
  wire xpm_memory_tdpram_inst_n_386;
  wire xpm_memory_tdpram_inst_n_387;
  wire xpm_memory_tdpram_inst_n_388;
  wire xpm_memory_tdpram_inst_n_389;
  wire xpm_memory_tdpram_inst_n_390;
  wire xpm_memory_tdpram_inst_n_391;
  wire xpm_memory_tdpram_inst_n_392;
  wire xpm_memory_tdpram_inst_n_393;
  wire xpm_memory_tdpram_inst_n_394;
  wire xpm_memory_tdpram_inst_n_395;
  wire xpm_memory_tdpram_inst_n_396;
  wire xpm_memory_tdpram_inst_n_397;
  wire xpm_memory_tdpram_inst_n_398;
  wire xpm_memory_tdpram_inst_n_399;
  wire xpm_memory_tdpram_inst_n_400;
  wire xpm_memory_tdpram_inst_n_401;
  wire xpm_memory_tdpram_inst_n_402;
  wire xpm_memory_tdpram_inst_n_403;
  wire xpm_memory_tdpram_inst_n_404;
  wire xpm_memory_tdpram_inst_n_405;
  wire xpm_memory_tdpram_inst_n_406;
  wire xpm_memory_tdpram_inst_n_407;
  wire xpm_memory_tdpram_inst_n_408;
  wire xpm_memory_tdpram_inst_n_409;
  wire xpm_memory_tdpram_inst_n_410;
  wire xpm_memory_tdpram_inst_n_411;
  wire xpm_memory_tdpram_inst_n_412;
  wire xpm_memory_tdpram_inst_n_413;
  wire xpm_memory_tdpram_inst_n_414;
  wire xpm_memory_tdpram_inst_n_415;
  wire xpm_memory_tdpram_inst_n_416;
  wire xpm_memory_tdpram_inst_n_417;
  wire xpm_memory_tdpram_inst_n_418;
  wire xpm_memory_tdpram_inst_n_419;
  wire xpm_memory_tdpram_inst_n_420;
  wire xpm_memory_tdpram_inst_n_421;
  wire xpm_memory_tdpram_inst_n_422;
  wire xpm_memory_tdpram_inst_n_423;
  wire xpm_memory_tdpram_inst_n_424;
  wire xpm_memory_tdpram_inst_n_425;
  wire xpm_memory_tdpram_inst_n_426;
  wire xpm_memory_tdpram_inst_n_427;
  wire xpm_memory_tdpram_inst_n_428;
  wire xpm_memory_tdpram_inst_n_429;
  wire xpm_memory_tdpram_inst_n_430;
  wire xpm_memory_tdpram_inst_n_431;
  wire xpm_memory_tdpram_inst_n_432;
  wire xpm_memory_tdpram_inst_n_433;
  wire xpm_memory_tdpram_inst_n_434;
  wire xpm_memory_tdpram_inst_n_435;
  wire xpm_memory_tdpram_inst_n_436;
  wire xpm_memory_tdpram_inst_n_437;
  wire xpm_memory_tdpram_inst_n_438;
  wire xpm_memory_tdpram_inst_n_439;
  wire xpm_memory_tdpram_inst_n_440;
  wire xpm_memory_tdpram_inst_n_441;
  wire xpm_memory_tdpram_inst_n_442;
  wire xpm_memory_tdpram_inst_n_443;
  wire xpm_memory_tdpram_inst_n_444;
  wire xpm_memory_tdpram_inst_n_445;
  wire xpm_memory_tdpram_inst_n_446;
  wire xpm_memory_tdpram_inst_n_447;
  wire xpm_memory_tdpram_inst_n_448;
  wire xpm_memory_tdpram_inst_n_449;
  wire xpm_memory_tdpram_inst_n_450;
  wire xpm_memory_tdpram_inst_n_451;
  wire xpm_memory_tdpram_inst_n_452;
  wire xpm_memory_tdpram_inst_n_453;
  wire xpm_memory_tdpram_inst_n_454;
  wire xpm_memory_tdpram_inst_n_455;
  wire xpm_memory_tdpram_inst_n_456;
  wire xpm_memory_tdpram_inst_n_457;
  wire xpm_memory_tdpram_inst_n_458;
  wire xpm_memory_tdpram_inst_n_459;
  wire xpm_memory_tdpram_inst_n_460;
  wire xpm_memory_tdpram_inst_n_461;
  wire xpm_memory_tdpram_inst_n_462;
  wire xpm_memory_tdpram_inst_n_463;
  wire xpm_memory_tdpram_inst_n_464;
  wire xpm_memory_tdpram_inst_n_465;
  wire xpm_memory_tdpram_inst_n_466;
  wire xpm_memory_tdpram_inst_n_467;
  wire xpm_memory_tdpram_inst_n_468;
  wire xpm_memory_tdpram_inst_n_469;
  wire xpm_memory_tdpram_inst_n_470;
  wire xpm_memory_tdpram_inst_n_471;
  wire xpm_memory_tdpram_inst_n_472;
  wire xpm_memory_tdpram_inst_n_473;
  wire xpm_memory_tdpram_inst_n_474;
  wire xpm_memory_tdpram_inst_n_475;
  wire xpm_memory_tdpram_inst_n_476;
  wire xpm_memory_tdpram_inst_n_477;
  wire xpm_memory_tdpram_inst_n_478;
  wire xpm_memory_tdpram_inst_n_479;
  wire xpm_memory_tdpram_inst_n_480;
  wire xpm_memory_tdpram_inst_n_481;
  wire xpm_memory_tdpram_inst_n_482;
  wire xpm_memory_tdpram_inst_n_483;
  wire xpm_memory_tdpram_inst_n_484;
  wire xpm_memory_tdpram_inst_n_485;
  wire xpm_memory_tdpram_inst_n_486;
  wire xpm_memory_tdpram_inst_n_487;
  wire xpm_memory_tdpram_inst_n_488;
  wire xpm_memory_tdpram_inst_n_489;
  wire xpm_memory_tdpram_inst_n_490;
  wire xpm_memory_tdpram_inst_n_491;
  wire xpm_memory_tdpram_inst_n_492;
  wire xpm_memory_tdpram_inst_n_493;
  wire xpm_memory_tdpram_inst_n_494;
  wire xpm_memory_tdpram_inst_n_495;
  wire xpm_memory_tdpram_inst_n_496;
  wire xpm_memory_tdpram_inst_n_497;
  wire xpm_memory_tdpram_inst_n_498;
  wire xpm_memory_tdpram_inst_n_499;
  wire xpm_memory_tdpram_inst_n_500;
  wire xpm_memory_tdpram_inst_n_501;
  wire xpm_memory_tdpram_inst_n_502;
  wire xpm_memory_tdpram_inst_n_503;
  wire xpm_memory_tdpram_inst_n_504;
  wire xpm_memory_tdpram_inst_n_505;
  wire xpm_memory_tdpram_inst_n_506;
  wire xpm_memory_tdpram_inst_n_507;
  wire xpm_memory_tdpram_inst_n_508;
  wire xpm_memory_tdpram_inst_n_509;
  wire xpm_memory_tdpram_inst_n_510;
  wire xpm_memory_tdpram_inst_n_511;
  wire xpm_memory_tdpram_inst_n_512;
  wire xpm_memory_tdpram_inst_n_513;
  wire NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED;

  (* ADDR_WIDTH_A = "11" *) 
  (* ADDR_WIDTH_B = "11" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "8" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CLOCKING_MODE = "common_clock" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "auto" *) 
  (* MEMORY_SIZE = "512000" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* P_CLOCKING_MODE = "0" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_MEMORY_OPTIMIZATION = "1" *) 
  (* P_MEMORY_PRIMITIVE = "0" *) 
  (* P_WAKEUP_TIME = "0" *) 
  (* P_WRITE_MODE_A = "1" *) 
  (* P_WRITE_MODE_B = "1" *) 
  (* READ_DATA_WIDTH_A = "256" *) 
  (* READ_DATA_WIDTH_B = "256" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* WAKEUP_TIME = "disable_sleep" *) 
  (* WRITE_DATA_WIDTH_A = "256" *) 
  (* WRITE_DATA_WIDTH_B = "256" *) 
  (* WRITE_MODE_A = "read_first" *) 
  (* WRITE_MODE_B = "read_first" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_tdpram__parameterized0 xpm_memory_tdpram_inst
       (.addra(ap_bram_iarg_1_addr0),
        .addrb(Q),
        .clka(acc_aclk),
        .clkb(acc_aclk),
        .dbiterra(NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED),
        .dina(ap_bram_iarg_1_din0),
        .dinb(dout),
        .douta(ap_bram_iarg_1_dout0),
        .doutb({xpm_memory_tdpram_inst_n_258,xpm_memory_tdpram_inst_n_259,xpm_memory_tdpram_inst_n_260,xpm_memory_tdpram_inst_n_261,xpm_memory_tdpram_inst_n_262,xpm_memory_tdpram_inst_n_263,xpm_memory_tdpram_inst_n_264,xpm_memory_tdpram_inst_n_265,xpm_memory_tdpram_inst_n_266,xpm_memory_tdpram_inst_n_267,xpm_memory_tdpram_inst_n_268,xpm_memory_tdpram_inst_n_269,xpm_memory_tdpram_inst_n_270,xpm_memory_tdpram_inst_n_271,xpm_memory_tdpram_inst_n_272,xpm_memory_tdpram_inst_n_273,xpm_memory_tdpram_inst_n_274,xpm_memory_tdpram_inst_n_275,xpm_memory_tdpram_inst_n_276,xpm_memory_tdpram_inst_n_277,xpm_memory_tdpram_inst_n_278,xpm_memory_tdpram_inst_n_279,xpm_memory_tdpram_inst_n_280,xpm_memory_tdpram_inst_n_281,xpm_memory_tdpram_inst_n_282,xpm_memory_tdpram_inst_n_283,xpm_memory_tdpram_inst_n_284,xpm_memory_tdpram_inst_n_285,xpm_memory_tdpram_inst_n_286,xpm_memory_tdpram_inst_n_287,xpm_memory_tdpram_inst_n_288,xpm_memory_tdpram_inst_n_289,xpm_memory_tdpram_inst_n_290,xpm_memory_tdpram_inst_n_291,xpm_memory_tdpram_inst_n_292,xpm_memory_tdpram_inst_n_293,xpm_memory_tdpram_inst_n_294,xpm_memory_tdpram_inst_n_295,xpm_memory_tdpram_inst_n_296,xpm_memory_tdpram_inst_n_297,xpm_memory_tdpram_inst_n_298,xpm_memory_tdpram_inst_n_299,xpm_memory_tdpram_inst_n_300,xpm_memory_tdpram_inst_n_301,xpm_memory_tdpram_inst_n_302,xpm_memory_tdpram_inst_n_303,xpm_memory_tdpram_inst_n_304,xpm_memory_tdpram_inst_n_305,xpm_memory_tdpram_inst_n_306,xpm_memory_tdpram_inst_n_307,xpm_memory_tdpram_inst_n_308,xpm_memory_tdpram_inst_n_309,xpm_memory_tdpram_inst_n_310,xpm_memory_tdpram_inst_n_311,xpm_memory_tdpram_inst_n_312,xpm_memory_tdpram_inst_n_313,xpm_memory_tdpram_inst_n_314,xpm_memory_tdpram_inst_n_315,xpm_memory_tdpram_inst_n_316,xpm_memory_tdpram_inst_n_317,xpm_memory_tdpram_inst_n_318,xpm_memory_tdpram_inst_n_319,xpm_memory_tdpram_inst_n_320,xpm_memory_tdpram_inst_n_321,xpm_memory_tdpram_inst_n_322,xpm_memory_tdpram_inst_n_323,xpm_memory_tdpram_inst_n_324,xpm_memory_tdpram_inst_n_325,xpm_memory_tdpram_inst_n_326,xpm_memory_tdpram_inst_n_327,xpm_memory_tdpram_inst_n_328,xpm_memory_tdpram_inst_n_329,xpm_memory_tdpram_inst_n_330,xpm_memory_tdpram_inst_n_331,xpm_memory_tdpram_inst_n_332,xpm_memory_tdpram_inst_n_333,xpm_memory_tdpram_inst_n_334,xpm_memory_tdpram_inst_n_335,xpm_memory_tdpram_inst_n_336,xpm_memory_tdpram_inst_n_337,xpm_memory_tdpram_inst_n_338,xpm_memory_tdpram_inst_n_339,xpm_memory_tdpram_inst_n_340,xpm_memory_tdpram_inst_n_341,xpm_memory_tdpram_inst_n_342,xpm_memory_tdpram_inst_n_343,xpm_memory_tdpram_inst_n_344,xpm_memory_tdpram_inst_n_345,xpm_memory_tdpram_inst_n_346,xpm_memory_tdpram_inst_n_347,xpm_memory_tdpram_inst_n_348,xpm_memory_tdpram_inst_n_349,xpm_memory_tdpram_inst_n_350,xpm_memory_tdpram_inst_n_351,xpm_memory_tdpram_inst_n_352,xpm_memory_tdpram_inst_n_353,xpm_memory_tdpram_inst_n_354,xpm_memory_tdpram_inst_n_355,xpm_memory_tdpram_inst_n_356,xpm_memory_tdpram_inst_n_357,xpm_memory_tdpram_inst_n_358,xpm_memory_tdpram_inst_n_359,xpm_memory_tdpram_inst_n_360,xpm_memory_tdpram_inst_n_361,xpm_memory_tdpram_inst_n_362,xpm_memory_tdpram_inst_n_363,xpm_memory_tdpram_inst_n_364,xpm_memory_tdpram_inst_n_365,xpm_memory_tdpram_inst_n_366,xpm_memory_tdpram_inst_n_367,xpm_memory_tdpram_inst_n_368,xpm_memory_tdpram_inst_n_369,xpm_memory_tdpram_inst_n_370,xpm_memory_tdpram_inst_n_371,xpm_memory_tdpram_inst_n_372,xpm_memory_tdpram_inst_n_373,xpm_memory_tdpram_inst_n_374,xpm_memory_tdpram_inst_n_375,xpm_memory_tdpram_inst_n_376,xpm_memory_tdpram_inst_n_377,xpm_memory_tdpram_inst_n_378,xpm_memory_tdpram_inst_n_379,xpm_memory_tdpram_inst_n_380,xpm_memory_tdpram_inst_n_381,xpm_memory_tdpram_inst_n_382,xpm_memory_tdpram_inst_n_383,xpm_memory_tdpram_inst_n_384,xpm_memory_tdpram_inst_n_385,xpm_memory_tdpram_inst_n_386,xpm_memory_tdpram_inst_n_387,xpm_memory_tdpram_inst_n_388,xpm_memory_tdpram_inst_n_389,xpm_memory_tdpram_inst_n_390,xpm_memory_tdpram_inst_n_391,xpm_memory_tdpram_inst_n_392,xpm_memory_tdpram_inst_n_393,xpm_memory_tdpram_inst_n_394,xpm_memory_tdpram_inst_n_395,xpm_memory_tdpram_inst_n_396,xpm_memory_tdpram_inst_n_397,xpm_memory_tdpram_inst_n_398,xpm_memory_tdpram_inst_n_399,xpm_memory_tdpram_inst_n_400,xpm_memory_tdpram_inst_n_401,xpm_memory_tdpram_inst_n_402,xpm_memory_tdpram_inst_n_403,xpm_memory_tdpram_inst_n_404,xpm_memory_tdpram_inst_n_405,xpm_memory_tdpram_inst_n_406,xpm_memory_tdpram_inst_n_407,xpm_memory_tdpram_inst_n_408,xpm_memory_tdpram_inst_n_409,xpm_memory_tdpram_inst_n_410,xpm_memory_tdpram_inst_n_411,xpm_memory_tdpram_inst_n_412,xpm_memory_tdpram_inst_n_413,xpm_memory_tdpram_inst_n_414,xpm_memory_tdpram_inst_n_415,xpm_memory_tdpram_inst_n_416,xpm_memory_tdpram_inst_n_417,xpm_memory_tdpram_inst_n_418,xpm_memory_tdpram_inst_n_419,xpm_memory_tdpram_inst_n_420,xpm_memory_tdpram_inst_n_421,xpm_memory_tdpram_inst_n_422,xpm_memory_tdpram_inst_n_423,xpm_memory_tdpram_inst_n_424,xpm_memory_tdpram_inst_n_425,xpm_memory_tdpram_inst_n_426,xpm_memory_tdpram_inst_n_427,xpm_memory_tdpram_inst_n_428,xpm_memory_tdpram_inst_n_429,xpm_memory_tdpram_inst_n_430,xpm_memory_tdpram_inst_n_431,xpm_memory_tdpram_inst_n_432,xpm_memory_tdpram_inst_n_433,xpm_memory_tdpram_inst_n_434,xpm_memory_tdpram_inst_n_435,xpm_memory_tdpram_inst_n_436,xpm_memory_tdpram_inst_n_437,xpm_memory_tdpram_inst_n_438,xpm_memory_tdpram_inst_n_439,xpm_memory_tdpram_inst_n_440,xpm_memory_tdpram_inst_n_441,xpm_memory_tdpram_inst_n_442,xpm_memory_tdpram_inst_n_443,xpm_memory_tdpram_inst_n_444,xpm_memory_tdpram_inst_n_445,xpm_memory_tdpram_inst_n_446,xpm_memory_tdpram_inst_n_447,xpm_memory_tdpram_inst_n_448,xpm_memory_tdpram_inst_n_449,xpm_memory_tdpram_inst_n_450,xpm_memory_tdpram_inst_n_451,xpm_memory_tdpram_inst_n_452,xpm_memory_tdpram_inst_n_453,xpm_memory_tdpram_inst_n_454,xpm_memory_tdpram_inst_n_455,xpm_memory_tdpram_inst_n_456,xpm_memory_tdpram_inst_n_457,xpm_memory_tdpram_inst_n_458,xpm_memory_tdpram_inst_n_459,xpm_memory_tdpram_inst_n_460,xpm_memory_tdpram_inst_n_461,xpm_memory_tdpram_inst_n_462,xpm_memory_tdpram_inst_n_463,xpm_memory_tdpram_inst_n_464,xpm_memory_tdpram_inst_n_465,xpm_memory_tdpram_inst_n_466,xpm_memory_tdpram_inst_n_467,xpm_memory_tdpram_inst_n_468,xpm_memory_tdpram_inst_n_469,xpm_memory_tdpram_inst_n_470,xpm_memory_tdpram_inst_n_471,xpm_memory_tdpram_inst_n_472,xpm_memory_tdpram_inst_n_473,xpm_memory_tdpram_inst_n_474,xpm_memory_tdpram_inst_n_475,xpm_memory_tdpram_inst_n_476,xpm_memory_tdpram_inst_n_477,xpm_memory_tdpram_inst_n_478,xpm_memory_tdpram_inst_n_479,xpm_memory_tdpram_inst_n_480,xpm_memory_tdpram_inst_n_481,xpm_memory_tdpram_inst_n_482,xpm_memory_tdpram_inst_n_483,xpm_memory_tdpram_inst_n_484,xpm_memory_tdpram_inst_n_485,xpm_memory_tdpram_inst_n_486,xpm_memory_tdpram_inst_n_487,xpm_memory_tdpram_inst_n_488,xpm_memory_tdpram_inst_n_489,xpm_memory_tdpram_inst_n_490,xpm_memory_tdpram_inst_n_491,xpm_memory_tdpram_inst_n_492,xpm_memory_tdpram_inst_n_493,xpm_memory_tdpram_inst_n_494,xpm_memory_tdpram_inst_n_495,xpm_memory_tdpram_inst_n_496,xpm_memory_tdpram_inst_n_497,xpm_memory_tdpram_inst_n_498,xpm_memory_tdpram_inst_n_499,xpm_memory_tdpram_inst_n_500,xpm_memory_tdpram_inst_n_501,xpm_memory_tdpram_inst_n_502,xpm_memory_tdpram_inst_n_503,xpm_memory_tdpram_inst_n_504,xpm_memory_tdpram_inst_n_505,xpm_memory_tdpram_inst_n_506,xpm_memory_tdpram_inst_n_507,xpm_memory_tdpram_inst_n_508,xpm_memory_tdpram_inst_n_509,xpm_memory_tdpram_inst_n_510,xpm_memory_tdpram_inst_n_511,xpm_memory_tdpram_inst_n_512,xpm_memory_tdpram_inst_n_513}),
        .ena(ap_bram_iarg_1_en0),
        .enb(1'b1),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b1),
        .regceb(1'b1),
        .rsta(1'b0),
        .rstb(1'b0),
        .sbiterra(NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED),
        .sleep(1'b0),
        .wea(ap_bram_iarg_1_we0),
        .web({\in_bram_wren[0]_9 ,\in_bram_wren[0]_9 ,\in_bram_wren[0]_9 ,\in_bram_wren[0]_9 ,\in_bram_wren[0]_9 ,\in_bram_wren[0]_9 ,\in_bram_wren[0]_9 ,\in_bram_wren[0]_9 ,\in_bram_wren[0]_9 ,\in_bram_wren[0]_9 ,\in_bram_wren[0]_9 ,\in_bram_wren[0]_9 ,\in_bram_wren[0]_9 ,\in_bram_wren[0]_9 ,\in_bram_wren[0]_9 ,\in_bram_wren[0]_9 ,\in_bram_wren[0]_9 ,\in_bram_wren[0]_9 ,\in_bram_wren[0]_9 ,\in_bram_wren[0]_9 ,\in_bram_wren[0]_9 ,\in_bram_wren[0]_9 ,\in_bram_wren[0]_9 ,\in_bram_wren[0]_9 ,\in_bram_wren[0]_9 ,\in_bram_wren[0]_9 ,\in_bram_wren[0]_9 ,\in_bram_wren[0]_9 ,\in_bram_wren[0]_9 ,\in_bram_wren[0]_9 ,\in_bram_wren[0]_9 ,\in_bram_wren[0]_9 }));
  LUT2 #(
    .INIT(4'h2)) 
    xpm_memory_tdpram_inst_i_1__0
       (.I0(in_allow_reg),
        .I1(empty),
        .O(\in_bram_wren[0]_9 ));
endmodule

(* ORIG_REF_NAME = "bram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bram__parameterized1
   (ap_bram_oarg_0_dout0,
    D,
    acc_aclk,
    ap_bram_oarg_0_en0,
    ap_bram_oarg_0_we0,
    ap_bram_oarg_0_addr0,
    ap_bram_oarg_0_din0,
    Q);
  output [7:0]ap_bram_oarg_0_dout0;
  output [7:0]D;
  input acc_aclk;
  input ap_bram_oarg_0_en0;
  input [0:0]ap_bram_oarg_0_we0;
  input [10:0]ap_bram_oarg_0_addr0;
  input [7:0]ap_bram_oarg_0_din0;
  input [10:0]Q;

  wire [7:0]D;
  wire [10:0]Q;
  wire acc_aclk;
  wire [10:0]ap_bram_oarg_0_addr0;
  wire [7:0]ap_bram_oarg_0_din0;
  wire [7:0]ap_bram_oarg_0_dout0;
  wire ap_bram_oarg_0_en0;
  wire [0:0]ap_bram_oarg_0_we0;
  wire NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED;

  (* ADDR_WIDTH_A = "11" *) 
  (* ADDR_WIDTH_B = "11" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "8" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CLOCKING_MODE = "common_clock" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "auto" *) 
  (* MEMORY_SIZE = "16000" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* P_CLOCKING_MODE = "0" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_MEMORY_OPTIMIZATION = "1" *) 
  (* P_MEMORY_PRIMITIVE = "0" *) 
  (* P_WAKEUP_TIME = "0" *) 
  (* P_WRITE_MODE_A = "1" *) 
  (* P_WRITE_MODE_B = "1" *) 
  (* READ_DATA_WIDTH_A = "8" *) 
  (* READ_DATA_WIDTH_B = "8" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* WAKEUP_TIME = "disable_sleep" *) 
  (* WRITE_DATA_WIDTH_A = "8" *) 
  (* WRITE_DATA_WIDTH_B = "8" *) 
  (* WRITE_MODE_A = "read_first" *) 
  (* WRITE_MODE_B = "read_first" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_tdpram__parameterized1 xpm_memory_tdpram_inst
       (.addra(ap_bram_oarg_0_addr0),
        .addrb(Q),
        .clka(acc_aclk),
        .clkb(acc_aclk),
        .dbiterra(NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED),
        .dina(ap_bram_oarg_0_din0),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(ap_bram_oarg_0_dout0),
        .doutb(D),
        .ena(ap_bram_oarg_0_en0),
        .enb(1'b1),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b1),
        .regceb(1'b1),
        .rsta(1'b0),
        .rstb(1'b0),
        .sbiterra(NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED),
        .sleep(1'b0),
        .wea(ap_bram_oarg_0_we0),
        .web(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmd_control
   (D,
    rd_en,
    ap_start,
    SR,
    acc_aclk,
    empty,
    ap_ready,
    out_ready_reg);
  output [0:0]D;
  output rd_en;
  output ap_start;
  input [0:0]SR;
  input acc_aclk;
  input empty;
  input ap_ready;
  input out_ready_reg;

  (* RTL_KEEP = "yes" *) wire [0:0]D;
  wire \FSM_onehot_ctrl_state[2]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_ctrl_state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_ctrl_state_reg_n_0_[2] ;
  wire [0:0]SR;
  wire acc_aclk;
  wire ap_ready;
  wire ap_start;
  wire ap_start_i_2_n_0;
  wire empty;
  wire out_ready_reg;
  wire rd_en;
  wire read_i;

  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \FSM_onehot_ctrl_state[2]_i_1 
       (.I0(empty),
        .I1(\FSM_onehot_ctrl_state_reg_n_0_[0] ),
        .I2(ap_ready),
        .I3(\FSM_onehot_ctrl_state_reg_n_0_[2] ),
        .I4(out_ready_reg),
        .O(\FSM_onehot_ctrl_state[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "idle:001,wait_deps:010,wait_ready:100," *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_ctrl_state_reg[0] 
       (.C(acc_aclk),
        .CE(\FSM_onehot_ctrl_state[2]_i_1_n_0 ),
        .D(\FSM_onehot_ctrl_state_reg_n_0_[2] ),
        .Q(\FSM_onehot_ctrl_state_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODED_STATES = "idle:001,wait_deps:010,wait_ready:100," *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_ctrl_state_reg[1] 
       (.C(acc_aclk),
        .CE(\FSM_onehot_ctrl_state[2]_i_1_n_0 ),
        .D(\FSM_onehot_ctrl_state_reg_n_0_[0] ),
        .Q(D),
        .R(SR));
  (* FSM_ENCODED_STATES = "idle:001,wait_deps:010,wait_ready:100," *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_ctrl_state_reg[2] 
       (.C(acc_aclk),
        .CE(\FSM_onehot_ctrl_state[2]_i_1_n_0 ),
        .D(D),
        .Q(\FSM_onehot_ctrl_state_reg_n_0_[2] ),
        .R(SR));
  LUT4 #(
    .INIT(16'hBFAA)) 
    ap_start_i_2
       (.I0(out_ready_reg),
        .I1(\FSM_onehot_ctrl_state_reg_n_0_[2] ),
        .I2(ap_ready),
        .I3(ap_start),
        .O(ap_start_i_2_n_0));
  FDRE ap_start_reg
       (.C(acc_aclk),
        .CE(1'b1),
        .D(ap_start_i_2_n_0),
        .Q(ap_start),
        .R(SR));
  LUT2 #(
    .INIT(4'h2)) 
    read_i_i_1
       (.I0(\FSM_onehot_ctrl_state_reg_n_0_[0] ),
        .I1(empty),
        .O(read_i));
  FDRE #(
    .INIT(1'b0)) 
    read_i_reg
       (.C(acc_aclk),
        .CE(1'b1),
        .D(read_i),
        .Q(rd_en),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo
   (empty,
    \depth_m1_reg[2] ,
    \depth_m1_reg[3] ,
    \depth_m1_reg[6] ,
    \depth_m1_reg[7] ,
    \depth_m1_reg[8] ,
    \depth_m1_reg[10] ,
    \depth_m1_reg[9] ,
    D,
    \depth_m1_reg[1] ,
    \depth_m1_reg[0] ,
    s_axi_aclk,
    wr_en,
    din,
    acc_aclk,
    rd_en);
  output empty;
  output \depth_m1_reg[2] ;
  output \depth_m1_reg[3] ;
  output \depth_m1_reg[6] ;
  output \depth_m1_reg[7] ;
  output \depth_m1_reg[8] ;
  output \depth_m1_reg[10] ;
  output \depth_m1_reg[9] ;
  output [1:0]D;
  output \depth_m1_reg[1] ;
  output \depth_m1_reg[0] ;
  input s_axi_aclk;
  input wr_en;
  input [31:0]din;
  input acc_aclk;
  input rd_en;

  wire [1:0]D;
  wire acc_aclk;
  wire \depth_m1_reg[0] ;
  wire \depth_m1_reg[10] ;
  wire \depth_m1_reg[1] ;
  wire \depth_m1_reg[2] ;
  wire \depth_m1_reg[3] ;
  wire \depth_m1_reg[6] ;
  wire \depth_m1_reg[7] ;
  wire \depth_m1_reg[8] ;
  wire \depth_m1_reg[9] ;
  wire [31:0]din;
  wire empty;
  wire rd_en;
  wire s_axi_aclk;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async xpm_fifo_async_inst
       (.D(D),
        .acc_aclk(acc_aclk),
        .\depth_m1_reg[0] (\depth_m1_reg[0] ),
        .\depth_m1_reg[10] (\depth_m1_reg[10] ),
        .\depth_m1_reg[1] (\depth_m1_reg[1] ),
        .\depth_m1_reg[2] (\depth_m1_reg[2] ),
        .\depth_m1_reg[3] (\depth_m1_reg[3] ),
        .\depth_m1_reg[6] (\depth_m1_reg[6] ),
        .\depth_m1_reg[7] (\depth_m1_reg[7] ),
        .\depth_m1_reg[8] (\depth_m1_reg[8] ),
        .\depth_m1_reg[9] (\depth_m1_reg[9] ),
        .din(din),
        .empty(empty),
        .rd_en(rd_en),
        .s_axi_aclk(s_axi_aclk),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized0
   (dout,
    empty,
    acc_aclk,
    ap_done,
    s_axi_aclk,
    rd_en);
  output [0:0]dout;
  output empty;
  input acc_aclk;
  input ap_done;
  input s_axi_aclk;
  input rd_en;

  wire acc_aclk;
  wire ap_done;
  wire [0:0]dout;
  wire empty;
  wire rd_en;
  wire s_axi_aclk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0 xpm_fifo_async_inst
       (.acc_aclk(acc_aclk),
        .ap_done(ap_done),
        .dout(dout),
        .empty(empty),
        .rd_en(rd_en),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized1
   (full,
    ap_iscalar_0_dout,
    empty,
    s_axi_aclk,
    wr_en,
    Q,
    acc_aclk,
    ap_done);
  output full;
  output [31:0]ap_iscalar_0_dout;
  output empty;
  input s_axi_aclk;
  input wr_en;
  input [31:0]Q;
  input acc_aclk;
  input ap_done;

  wire [31:0]Q;
  wire acc_aclk;
  wire ap_done;
  wire [31:0]ap_iscalar_0_dout;
  wire empty;
  wire full;
  wire s_axi_aclk;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1 xpm_fifo_async_inst
       (.Q(Q),
        .acc_aclk(acc_aclk),
        .ap_done(ap_done),
        .ap_iscalar_0_dout(ap_iscalar_0_dout),
        .empty(empty),
        .full(full),
        .s_axi_aclk(s_axi_aclk),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized2
   (dout,
    empty,
    E,
    s_axis_bram_1_tready,
    s_axis_bram_1_aclk,
    s_axis_bram_1_tvalid,
    s_axis_bram_1_tlast,
    acc_aclk,
    buf0_tready_1,
    in_allow,
    s_axis_bram_1_aresetn);
  output [256:0]dout;
  output empty;
  output [0:0]E;
  output s_axis_bram_1_tready;
  input s_axis_bram_1_aclk;
  input s_axis_bram_1_tvalid;
  input [256:0]s_axis_bram_1_tlast;
  input acc_aclk;
  input buf0_tready_1;
  input in_allow;
  input s_axis_bram_1_aresetn;

  wire [0:0]E;
  wire acc_aclk;
  wire buf0_tready_1;
  wire [256:0]dout;
  wire empty;
  wire in_allow;
  wire s_axis_bram_1_aclk;
  wire s_axis_bram_1_aresetn;
  wire [256:0]s_axis_bram_1_tlast;
  wire s_axis_bram_1_tready;
  wire s_axis_bram_1_tvalid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2 xpm_fifo_async_inst
       (.E(E),
        .acc_aclk(acc_aclk),
        .buf0_tready_1(buf0_tready_1),
        .dout(dout),
        .empty(empty),
        .in_allow(in_allow),
        .s_axis_bram_1_aclk(s_axis_bram_1_aclk),
        .s_axis_bram_1_aresetn(s_axis_bram_1_aresetn),
        .s_axis_bram_1_tlast(s_axis_bram_1_tlast),
        .s_axis_bram_1_tready(s_axis_bram_1_tready),
        .s_axis_bram_1_tvalid(s_axis_bram_1_tvalid));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized2__xdcDup__1
   (dout,
    empty,
    current_address010_out,
    s_axis_bram_0_tready,
    s_axis_bram_0_aclk,
    s_axis_bram_0_tvalid,
    din,
    acc_aclk,
    buf0_tready_0,
    in_allow,
    s_axis_bram_0_aresetn);
  output [256:0]dout;
  output empty;
  output current_address010_out;
  output s_axis_bram_0_tready;
  input s_axis_bram_0_aclk;
  input s_axis_bram_0_tvalid;
  input [256:0]din;
  input acc_aclk;
  input buf0_tready_0;
  input in_allow;
  input s_axis_bram_0_aresetn;

  wire acc_aclk;
  wire buf0_tready_0;
  wire current_address010_out;
  wire [256:0]din;
  wire [256:0]dout;
  wire empty;
  wire in_allow;
  wire s_axis_bram_0_aclk;
  wire s_axis_bram_0_aresetn;
  wire s_axis_bram_0_tready;
  wire s_axis_bram_0_tvalid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2__xdcDup__1 xpm_fifo_async_inst
       (.acc_aclk(acc_aclk),
        .buf0_tready_0(buf0_tready_0),
        .current_address010_out(current_address010_out),
        .din(din),
        .dout(dout),
        .empty(empty),
        .in_allow(in_allow),
        .s_axis_bram_0_aclk(s_axis_bram_0_aclk),
        .s_axis_bram_0_aresetn(s_axis_bram_0_aresetn),
        .s_axis_bram_0_tready(s_axis_bram_0_tready),
        .s_axis_bram_0_tvalid(s_axis_bram_0_tvalid));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized3
   (full,
    dout,
    m_axis_bram_0_tvalid,
    SR,
    acc_aclk,
    wr_en,
    din,
    m_axis_bram_0_aclk,
    m_axis_bram_0_tready);
  output full;
  output [8:0]dout;
  output m_axis_bram_0_tvalid;
  input [0:0]SR;
  input acc_aclk;
  input wr_en;
  input [8:0]din;
  input m_axis_bram_0_aclk;
  input m_axis_bram_0_tready;

  wire [0:0]SR;
  wire acc_aclk;
  wire [8:0]din;
  wire [8:0]dout;
  wire full;
  wire m_axis_bram_0_aclk;
  wire m_axis_bram_0_tready;
  wire m_axis_bram_0_tvalid;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3 xpm_fifo_async_inst
       (.SR(SR),
        .acc_aclk(acc_aclk),
        .din(din),
        .dout(dout),
        .full(full),
        .m_axis_bram_0_aclk(m_axis_bram_0_aclk),
        .m_axis_bram_0_tready(m_axis_bram_0_tready),
        .m_axis_bram_0_tvalid(m_axis_bram_0_tvalid),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__xdcDup__1
   (full,
    empty,
    s_axi_aclk,
    wr_en,
    S_AXI_WDATA,
    acc_aclk,
    rd_en);
  output full;
  output empty;
  input s_axi_aclk;
  input wr_en;
  input [31:0]S_AXI_WDATA;
  input acc_aclk;
  input rd_en;

  wire [31:0]S_AXI_WDATA;
  wire acc_aclk;
  wire empty;
  wire full;
  wire rd_en;
  wire s_axi_aclk;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1 xpm_fifo_async_inst
       (.S_AXI_WDATA(S_AXI_WDATA),
        .acc_aclk(acc_aclk),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .s_axi_aclk(s_axi_aclk),
        .wr_en(wr_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_in_bram_args
   (ap_bram_iarg_0_dout0,
    ap_bram_iarg_1_dout0,
    \FSM_onehot_ctrl_state_reg[0] ,
    s_axis_bram_0_tready,
    s_axis_bram_1_tready,
    s_axis_bram_0_aclk,
    s_axis_bram_0_tvalid,
    din,
    acc_aclk,
    ap_bram_iarg_0_en0,
    ap_bram_iarg_0_we0,
    ap_bram_iarg_0_addr0,
    ap_bram_iarg_0_din0,
    s_axis_bram_1_aclk,
    s_axis_bram_1_tvalid,
    s_axis_bram_1_tlast,
    ap_bram_iarg_1_en0,
    ap_bram_iarg_1_we0,
    ap_bram_iarg_1_addr0,
    ap_bram_iarg_1_din0,
    ap_done,
    acc_aresetn,
    outbram_ctrl_ready,
    D,
    empty,
    s_axis_bram_0_aresetn,
    s_axis_bram_1_aresetn);
  output [255:0]ap_bram_iarg_0_dout0;
  output [255:0]ap_bram_iarg_1_dout0;
  output \FSM_onehot_ctrl_state_reg[0] ;
  output s_axis_bram_0_tready;
  output s_axis_bram_1_tready;
  input s_axis_bram_0_aclk;
  input s_axis_bram_0_tvalid;
  input [256:0]din;
  input acc_aclk;
  input ap_bram_iarg_0_en0;
  input [31:0]ap_bram_iarg_0_we0;
  input [13:0]ap_bram_iarg_0_addr0;
  input [255:0]ap_bram_iarg_0_din0;
  input s_axis_bram_1_aclk;
  input s_axis_bram_1_tvalid;
  input [256:0]s_axis_bram_1_tlast;
  input ap_bram_iarg_1_en0;
  input [31:0]ap_bram_iarg_1_we0;
  input [10:0]ap_bram_iarg_1_addr0;
  input [255:0]ap_bram_iarg_1_din0;
  input ap_done;
  input acc_aresetn;
  input outbram_ctrl_ready;
  input [0:0]D;
  input empty;
  input s_axis_bram_0_aresetn;
  input s_axis_bram_1_aresetn;

  wire [0:0]D;
  wire \FSM_onehot_ctrl_state_reg[0] ;
  wire \IN_FIFO_GEN[1].axis2bram_i_n_257 ;
  wire acc_aclk;
  wire acc_aresetn;
  wire [13:0]ap_bram_iarg_0_addr0;
  wire [255:0]ap_bram_iarg_0_din0;
  wire [255:0]ap_bram_iarg_0_dout0;
  wire ap_bram_iarg_0_en0;
  wire [31:0]ap_bram_iarg_0_we0;
  wire [10:0]ap_bram_iarg_1_addr0;
  wire [255:0]ap_bram_iarg_1_din0;
  wire [255:0]ap_bram_iarg_1_dout0;
  wire ap_bram_iarg_1_en0;
  wire [31:0]ap_bram_iarg_1_we0;
  wire ap_done;
  wire \axis2bram_if_i/current_address010_out ;
  wire \axis2bram_if_i/current_address010_out_2 ;
  wire [255:0]\buf0_tdata[0]_0 ;
  wire [255:0]\buf0_tdata[1]_1 ;
  wire buf0_tlast_0;
  wire buf0_tlast_1;
  wire buf0_tready_0;
  wire buf0_tready_1;
  wire [256:0]din;
  wire empty;
  wire empty_0;
  wire empty_3;
  wire in_allow;
  wire in_allow_1;
  wire [1:1]inbram_ctrl_ready;
  wire outbram_ctrl_ready;
  wire s_axis_bram_0_aclk;
  wire s_axis_bram_0_aresetn;
  wire s_axis_bram_0_tready;
  wire s_axis_bram_0_tvalid;
  wire s_axis_bram_1_aclk;
  wire s_axis_bram_1_aresetn;
  wire [256:0]s_axis_bram_1_tlast;
  wire s_axis_bram_1_tready;
  wire s_axis_bram_1_tvalid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis2bram \IN_FIFO_GEN[0].axis2bram_i 
       (.D(D),
        .\FSM_onehot_ctrl_state_reg[0] (\FSM_onehot_ctrl_state_reg[0] ),
        .acc_aclk(acc_aclk),
        .acc_aresetn(acc_aresetn),
        .acc_aresetn_0(\IN_FIFO_GEN[1].axis2bram_i_n_257 ),
        .ap_bram_iarg_0_addr0(ap_bram_iarg_0_addr0),
        .ap_bram_iarg_0_din0(ap_bram_iarg_0_din0),
        .ap_bram_iarg_0_dout0(ap_bram_iarg_0_dout0),
        .ap_bram_iarg_0_en0(ap_bram_iarg_0_en0),
        .ap_bram_iarg_0_we0(ap_bram_iarg_0_we0),
        .buf0_tready_0(buf0_tready_0),
        .current_address010_out(\axis2bram_if_i/current_address010_out ),
        .dout({buf0_tlast_0,\buf0_tdata[0]_0 }),
        .empty(empty),
        .\gen_fwft.empty_fwft_i_reg (empty_0),
        .in_allow(in_allow),
        .out_ready_reg_0(inbram_ctrl_ready),
        .outbram_ctrl_ready(outbram_ctrl_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_fifo__xdcDup__1 \IN_FIFO_GEN[0].axis_fifo0_i 
       (.acc_aclk(acc_aclk),
        .buf0_tready_0(buf0_tready_0),
        .current_address010_out(\axis2bram_if_i/current_address010_out ),
        .din(din),
        .dout({buf0_tlast_0,\buf0_tdata[0]_0 }),
        .empty(empty_0),
        .in_allow(in_allow),
        .s_axis_bram_0_aclk(s_axis_bram_0_aclk),
        .s_axis_bram_0_aresetn(s_axis_bram_0_aresetn),
        .s_axis_bram_0_tready(s_axis_bram_0_tready),
        .s_axis_bram_0_tvalid(s_axis_bram_0_tvalid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis2bram__parameterized0 \IN_FIFO_GEN[1].axis2bram_i 
       (.E(\axis2bram_if_i/current_address010_out_2 ),
        .\FSM_onehot_ctrl_state_reg[0] (inbram_ctrl_ready),
        .acc_aclk(acc_aclk),
        .acc_aresetn(acc_aresetn),
        .ap_bram_iarg_1_addr0(ap_bram_iarg_1_addr0),
        .ap_bram_iarg_1_din0(ap_bram_iarg_1_din0),
        .ap_bram_iarg_1_dout0(ap_bram_iarg_1_dout0),
        .ap_bram_iarg_1_en0(ap_bram_iarg_1_en0),
        .ap_bram_iarg_1_we0(ap_bram_iarg_1_we0),
        .ap_done(ap_done),
        .buf0_tready_1(buf0_tready_1),
        .dout({buf0_tlast_1,\buf0_tdata[1]_1 }),
        .empty(empty_3),
        .in_allow(in_allow_1),
        .in_allow_reg_0(\IN_FIFO_GEN[1].axis2bram_i_n_257 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_fifo \IN_FIFO_GEN[1].axis_fifo0_i 
       (.E(\axis2bram_if_i/current_address010_out_2 ),
        .acc_aclk(acc_aclk),
        .buf0_tready_1(buf0_tready_1),
        .dout({buf0_tlast_1,\buf0_tdata[1]_1 }),
        .empty(empty_3),
        .in_allow(in_allow_1),
        .s_axis_bram_1_aclk(s_axis_bram_1_aclk),
        .s_axis_bram_1_aresetn(s_axis_bram_1_aresetn),
        .s_axis_bram_1_tlast(s_axis_bram_1_tlast),
        .s_axis_bram_1_tready(s_axis_bram_1_tready),
        .s_axis_bram_1_tvalid(s_axis_bram_1_tvalid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_in_register
   (wr_en,
    Q,
    E,
    s_axi_aclk,
    S_AXI_WDATA);
  output wr_en;
  output [31:0]Q;
  input [0:0]E;
  input s_axi_aclk;
  input [31:0]S_AXI_WDATA;

  wire [0:0]E;
  wire [31:0]Q;
  wire [31:0]S_AXI_WDATA;
  wire s_axi_aclk;
  wire wr_en;

  FDRE #(
    .INIT(1'b0)) 
    \REG_WORD_GEN[0].data_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(S_AXI_WDATA[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \REG_WORD_GEN[0].data_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(S_AXI_WDATA[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \REG_WORD_GEN[0].data_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(S_AXI_WDATA[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \REG_WORD_GEN[0].data_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(S_AXI_WDATA[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \REG_WORD_GEN[0].data_reg[13] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(S_AXI_WDATA[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \REG_WORD_GEN[0].data_reg[14] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(S_AXI_WDATA[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \REG_WORD_GEN[0].data_reg[15] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(S_AXI_WDATA[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \REG_WORD_GEN[0].data_reg[16] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(S_AXI_WDATA[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \REG_WORD_GEN[0].data_reg[17] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(S_AXI_WDATA[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \REG_WORD_GEN[0].data_reg[18] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(S_AXI_WDATA[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \REG_WORD_GEN[0].data_reg[19] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(S_AXI_WDATA[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \REG_WORD_GEN[0].data_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(S_AXI_WDATA[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \REG_WORD_GEN[0].data_reg[20] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(S_AXI_WDATA[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \REG_WORD_GEN[0].data_reg[21] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(S_AXI_WDATA[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \REG_WORD_GEN[0].data_reg[22] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(S_AXI_WDATA[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \REG_WORD_GEN[0].data_reg[23] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(S_AXI_WDATA[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \REG_WORD_GEN[0].data_reg[24] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(S_AXI_WDATA[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \REG_WORD_GEN[0].data_reg[25] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(S_AXI_WDATA[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \REG_WORD_GEN[0].data_reg[26] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(S_AXI_WDATA[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \REG_WORD_GEN[0].data_reg[27] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(S_AXI_WDATA[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \REG_WORD_GEN[0].data_reg[28] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(S_AXI_WDATA[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \REG_WORD_GEN[0].data_reg[29] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(S_AXI_WDATA[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \REG_WORD_GEN[0].data_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(S_AXI_WDATA[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \REG_WORD_GEN[0].data_reg[30] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(S_AXI_WDATA[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \REG_WORD_GEN[0].data_reg[31] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(S_AXI_WDATA[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \REG_WORD_GEN[0].data_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(S_AXI_WDATA[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \REG_WORD_GEN[0].data_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(S_AXI_WDATA[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \REG_WORD_GEN[0].data_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(S_AXI_WDATA[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \REG_WORD_GEN[0].data_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(S_AXI_WDATA[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \REG_WORD_GEN[0].data_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(S_AXI_WDATA[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \REG_WORD_GEN[0].data_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(S_AXI_WDATA[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \REG_WORD_GEN[0].data_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(S_AXI_WDATA[9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ready_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(E),
        .Q(wr_en),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_out_bram_args
   (dout,
    SR,
    ap_bram_oarg_0_dout0,
    outbram_ctrl_ready,
    m_axis_bram_0_tvalid,
    acc_aclk,
    m_axis_bram_0_aclk,
    m_axis_bram_0_tready,
    s_axi_aclk,
    wr_en,
    din,
    ap_bram_oarg_0_en0,
    ap_bram_oarg_0_we0,
    ap_bram_oarg_0_addr0,
    ap_bram_oarg_0_din0,
    ap_done,
    acc_aresetn);
  output [8:0]dout;
  output [0:0]SR;
  output [7:0]ap_bram_oarg_0_dout0;
  output outbram_ctrl_ready;
  output m_axis_bram_0_tvalid;
  input acc_aclk;
  input m_axis_bram_0_aclk;
  input m_axis_bram_0_tready;
  input s_axi_aclk;
  input wr_en;
  input [31:0]din;
  input ap_bram_oarg_0_en0;
  input [0:0]ap_bram_oarg_0_we0;
  input [10:0]ap_bram_oarg_0_addr0;
  input [7:0]ap_bram_oarg_0_din0;
  input ap_done;
  input acc_aresetn;

  wire \IN_FIFO_GEN[0].depth_queue_i_n_1 ;
  wire \IN_FIFO_GEN[0].depth_queue_i_n_10 ;
  wire \IN_FIFO_GEN[0].depth_queue_i_n_11 ;
  wire \IN_FIFO_GEN[0].depth_queue_i_n_2 ;
  wire \IN_FIFO_GEN[0].depth_queue_i_n_3 ;
  wire \IN_FIFO_GEN[0].depth_queue_i_n_4 ;
  wire \IN_FIFO_GEN[0].depth_queue_i_n_5 ;
  wire \IN_FIFO_GEN[0].depth_queue_i_n_6 ;
  wire \IN_FIFO_GEN[0].depth_queue_i_n_7 ;
  wire \IN_FIFO_GEN[0].depth_queue_i_n_8 ;
  wire \IN_FIFO_GEN[0].depth_queue_i_n_9 ;
  wire [0:0]SR;
  wire acc_aclk;
  wire acc_aresetn;
  wire [10:0]ap_bram_oarg_0_addr0;
  wire [7:0]ap_bram_oarg_0_din0;
  wire [7:0]ap_bram_oarg_0_dout0;
  wire ap_bram_oarg_0_en0;
  wire [0:0]ap_bram_oarg_0_we0;
  wire ap_done;
  wire [31:0]din;
  wire [8:0]dout;
  wire fifo_depth_empty;
  wire fifo_depth_read;
  wire full;
  wire m_axis_bram_0_aclk;
  wire m_axis_bram_0_tready;
  wire m_axis_bram_0_tvalid;
  wire [7:0]\out_tdata[0]_10 ;
  wire out_tvalid;
  wire outbram_ctrl_ready;
  wire s_axi_aclk;
  wire tlast;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_fifo__parameterized0 \IN_FIFO_GEN[0].axis_fifo1_i 
       (.SR(SR),
        .acc_aclk(acc_aclk),
        .din(\out_tdata[0]_10 ),
        .dout(dout),
        .full(full),
        .m_axis_bram_0_aclk(m_axis_bram_0_aclk),
        .m_axis_bram_0_tready(m_axis_bram_0_tready),
        .m_axis_bram_0_tvalid(m_axis_bram_0_tvalid),
        .tlast(tlast),
        .wr_en(out_tvalid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bram2axis \IN_FIFO_GEN[0].bram2axis_i 
       (.D({\IN_FIFO_GEN[0].depth_queue_i_n_8 ,\IN_FIFO_GEN[0].depth_queue_i_n_9 }),
        .SR(SR),
        .acc_aclk(acc_aclk),
        .acc_aresetn(acc_aresetn),
        .ap_bram_oarg_0_addr0(ap_bram_oarg_0_addr0),
        .ap_bram_oarg_0_din0(ap_bram_oarg_0_din0),
        .ap_bram_oarg_0_dout0(ap_bram_oarg_0_dout0),
        .ap_bram_oarg_0_en0(ap_bram_oarg_0_en0),
        .ap_bram_oarg_0_we0(ap_bram_oarg_0_we0),
        .ap_done(ap_done),
        .din(\out_tdata[0]_10 ),
        .empty(fifo_depth_empty),
        .full(full),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] (\IN_FIFO_GEN[0].depth_queue_i_n_10 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_0 (\IN_FIFO_GEN[0].depth_queue_i_n_11 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1] (\IN_FIFO_GEN[0].depth_queue_i_n_1 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] (\IN_FIFO_GEN[0].depth_queue_i_n_2 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] (\IN_FIFO_GEN[0].depth_queue_i_n_6 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 (\IN_FIFO_GEN[0].depth_queue_i_n_4 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_1 (\IN_FIFO_GEN[0].depth_queue_i_n_3 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] (\IN_FIFO_GEN[0].depth_queue_i_n_5 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] (\IN_FIFO_GEN[0].depth_queue_i_n_7 ),
        .outbram_ctrl_ready(outbram_ctrl_ready),
        .rd_en(fifo_depth_read),
        .tlast(tlast),
        .wr_en(out_tvalid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo \IN_FIFO_GEN[0].depth_queue_i 
       (.D({\IN_FIFO_GEN[0].depth_queue_i_n_8 ,\IN_FIFO_GEN[0].depth_queue_i_n_9 }),
        .acc_aclk(acc_aclk),
        .\depth_m1_reg[0] (\IN_FIFO_GEN[0].depth_queue_i_n_11 ),
        .\depth_m1_reg[10] (\IN_FIFO_GEN[0].depth_queue_i_n_6 ),
        .\depth_m1_reg[1] (\IN_FIFO_GEN[0].depth_queue_i_n_10 ),
        .\depth_m1_reg[2] (\IN_FIFO_GEN[0].depth_queue_i_n_1 ),
        .\depth_m1_reg[3] (\IN_FIFO_GEN[0].depth_queue_i_n_2 ),
        .\depth_m1_reg[6] (\IN_FIFO_GEN[0].depth_queue_i_n_3 ),
        .\depth_m1_reg[7] (\IN_FIFO_GEN[0].depth_queue_i_n_4 ),
        .\depth_m1_reg[8] (\IN_FIFO_GEN[0].depth_queue_i_n_5 ),
        .\depth_m1_reg[9] (\IN_FIFO_GEN[0].depth_queue_i_n_7 ),
        .din(din),
        .empty(fifo_depth_empty),
        .rd_en(fifo_depth_read),
        .s_axi_aclk(s_axi_aclk),
        .wr_en(wr_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scalar
   (full,
    ap_iscalar_0_dout,
    empty,
    \REG_WORD_GEN[0].data_reg[31] ,
    \REG_WORD_GEN[0].data_reg[31]_0 ,
    s_axi_aclk,
    acc_aclk,
    ap_done,
    E,
    axi_arready_reg,
    axi_arready_reg_0,
    axi_arready_reg_1,
    axi_arready_reg_2,
    axi_arready_reg_3,
    axi_arready_reg_4,
    axi_arready_reg_5,
    axi_arready_reg_6,
    axi_arready_reg_7,
    S_AXI_WDATA);
  output full;
  output [31:0]ap_iscalar_0_dout;
  output empty;
  output \REG_WORD_GEN[0].data_reg[31] ;
  output \REG_WORD_GEN[0].data_reg[31]_0 ;
  input s_axi_aclk;
  input acc_aclk;
  input ap_done;
  input [0:0]E;
  input [0:0]axi_arready_reg;
  input axi_arready_reg_0;
  input axi_arready_reg_1;
  input axi_arready_reg_2;
  input axi_arready_reg_3;
  input axi_arready_reg_4;
  input axi_arready_reg_5;
  input axi_arready_reg_6;
  input axi_arready_reg_7;
  input [31:0]S_AXI_WDATA;

  wire [0:0]E;
  wire \REG_WORD_GEN[0].data_reg[31] ;
  wire \REG_WORD_GEN[0].data_reg[31]_0 ;
  wire [31:0]S_AXI_WDATA;
  wire acc_aclk;
  wire ap_done;
  wire [31:0]ap_iscalar_0_dout;
  wire [0:0]axi_arready_reg;
  wire axi_arready_reg_0;
  wire axi_arready_reg_1;
  wire axi_arready_reg_2;
  wire axi_arready_reg_3;
  wire axi_arready_reg_4;
  wire axi_arready_reg_5;
  wire axi_arready_reg_6;
  wire axi_arready_reg_7;
  wire empty;
  wire full;
  wire [31:0]\inscalar_fifo[0]_5 ;
  wire [0:0]inscalar_ready;
  wire s_axi_aclk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized1 \INSCALAR_REG_GEN[0].in_fifo_i 
       (.Q(\inscalar_fifo[0]_5 ),
        .acc_aclk(acc_aclk),
        .ap_done(ap_done),
        .ap_iscalar_0_dout(ap_iscalar_0_dout),
        .empty(empty),
        .full(full),
        .s_axi_aclk(s_axi_aclk),
        .wr_en(inscalar_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_in_register \INSCALAR_REG_GEN[0].inscalar_reg 
       (.E(E),
        .Q(\inscalar_fifo[0]_5 ),
        .S_AXI_WDATA(S_AXI_WDATA),
        .s_axi_aclk(s_axi_aclk),
        .wr_en(inscalar_ready));
  LUT6 #(
    .INIT(64'h005400FF00540054)) 
    \REG_WORD_GEN[0].data[31]_i_3 
       (.I0(axi_arready_reg_3),
        .I1(axi_arready_reg_4),
        .I2(axi_arready_reg_5),
        .I3(axi_arready_reg_1),
        .I4(axi_arready_reg_6),
        .I5(axi_arready_reg_7),
        .O(\REG_WORD_GEN[0].data_reg[31]_0 ));
  LUT4 #(
    .INIT(16'h0301)) 
    \REG_WORD_GEN[0].data[31]_i_4 
       (.I0(axi_arready_reg),
        .I1(axi_arready_reg_0),
        .I2(axi_arready_reg_1),
        .I3(axi_arready_reg_2),
        .O(\REG_WORD_GEN[0].data_reg[31] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top
   (S_AXI_ARREADY,
    S_AXI_WREADY,
    S_AXI_AWREADY,
    S_AXI_RDATA,
    ap_start,
    S_AXI_BVALID,
    S_AXI_RVALID,
    ap_iscalar_0_dout,
    ap_bram_iarg_0_dout0,
    ap_bram_iarg_1_dout0,
    dout,
    ap_bram_oarg_0_dout0,
    s_axis_bram_0_tready,
    s_axis_bram_1_tready,
    m_axis_bram_0_tvalid,
    S_AXI_ARADDR,
    S_AXI_AWADDR,
    S_AXI_ARVALID,
    ap_done,
    acc_aresetn,
    s_axi_aresetn,
    acc_aclk,
    s_axi_aclk,
    S_AXI_WDATA,
    ap_ready,
    S_AXI_WVALID,
    S_AXI_AWVALID,
    S_AXI_BREADY,
    S_AXI_RREADY,
    s_axis_bram_0_aclk,
    s_axis_bram_0_tvalid,
    din,
    ap_bram_iarg_0_en0,
    ap_bram_iarg_0_we0,
    ap_bram_iarg_0_addr0,
    ap_bram_iarg_0_din0,
    s_axis_bram_1_aclk,
    s_axis_bram_1_tvalid,
    s_axis_bram_1_tlast,
    ap_bram_iarg_1_en0,
    ap_bram_iarg_1_we0,
    ap_bram_iarg_1_addr0,
    ap_bram_iarg_1_din0,
    m_axis_bram_0_aclk,
    m_axis_bram_0_tready,
    ap_bram_oarg_0_en0,
    ap_bram_oarg_0_we0,
    ap_bram_oarg_0_addr0,
    ap_bram_oarg_0_din0,
    s_axis_bram_0_aresetn,
    s_axis_bram_1_aresetn);
  output S_AXI_ARREADY;
  output S_AXI_WREADY;
  output S_AXI_AWREADY;
  output [4:0]S_AXI_RDATA;
  output ap_start;
  output S_AXI_BVALID;
  output S_AXI_RVALID;
  output [31:0]ap_iscalar_0_dout;
  output [255:0]ap_bram_iarg_0_dout0;
  output [255:0]ap_bram_iarg_1_dout0;
  output [8:0]dout;
  output [7:0]ap_bram_oarg_0_dout0;
  output s_axis_bram_0_tready;
  output s_axis_bram_1_tready;
  output m_axis_bram_0_tvalid;
  input [13:0]S_AXI_ARADDR;
  input [13:0]S_AXI_AWADDR;
  input S_AXI_ARVALID;
  input ap_done;
  input acc_aresetn;
  input s_axi_aresetn;
  input acc_aclk;
  input s_axi_aclk;
  input [31:0]S_AXI_WDATA;
  input ap_ready;
  input S_AXI_WVALID;
  input S_AXI_AWVALID;
  input S_AXI_BREADY;
  input S_AXI_RREADY;
  input s_axis_bram_0_aclk;
  input s_axis_bram_0_tvalid;
  input [256:0]din;
  input ap_bram_iarg_0_en0;
  input [31:0]ap_bram_iarg_0_we0;
  input [13:0]ap_bram_iarg_0_addr0;
  input [255:0]ap_bram_iarg_0_din0;
  input s_axis_bram_1_aclk;
  input s_axis_bram_1_tvalid;
  input [256:0]s_axis_bram_1_tlast;
  input ap_bram_iarg_1_en0;
  input [31:0]ap_bram_iarg_1_we0;
  input [10:0]ap_bram_iarg_1_addr0;
  input [255:0]ap_bram_iarg_1_din0;
  input m_axis_bram_0_aclk;
  input m_axis_bram_0_tready;
  input ap_bram_oarg_0_en0;
  input [0:0]ap_bram_oarg_0_we0;
  input [10:0]ap_bram_oarg_0_addr0;
  input [7:0]ap_bram_oarg_0_din0;
  input s_axis_bram_0_aresetn;
  input s_axis_bram_1_aresetn;

  wire [13:0]S_AXI_ARADDR;
  wire S_AXI_ARREADY;
  wire S_AXI_ARVALID;
  wire [13:0]S_AXI_AWADDR;
  wire S_AXI_AWREADY;
  wire S_AXI_AWVALID;
  wire S_AXI_BREADY;
  wire S_AXI_BVALID;
  wire [4:0]S_AXI_RDATA;
  wire S_AXI_RREADY;
  wire S_AXI_RVALID;
  wire [31:0]S_AXI_WDATA;
  wire S_AXI_WREADY;
  wire S_AXI_WVALID;
  wire acc_aclk;
  wire acc_aresetn;
  wire adapter_i_n_0;
  wire adapter_i_n_10;
  wire adapter_i_n_11;
  wire adapter_i_n_12;
  wire adapter_i_n_13;
  wire adapter_i_n_14;
  wire adapter_i_n_15;
  wire adapter_i_n_16;
  wire adapter_i_n_17;
  wire adapter_i_n_8;
  wire [13:0]ap_bram_iarg_0_addr0;
  wire [255:0]ap_bram_iarg_0_din0;
  wire [255:0]ap_bram_iarg_0_dout0;
  wire ap_bram_iarg_0_en0;
  wire [31:0]ap_bram_iarg_0_we0;
  wire [10:0]ap_bram_iarg_1_addr0;
  wire [255:0]ap_bram_iarg_1_din0;
  wire [255:0]ap_bram_iarg_1_dout0;
  wire ap_bram_iarg_1_en0;
  wire [31:0]ap_bram_iarg_1_we0;
  wire [10:0]ap_bram_oarg_0_addr0;
  wire [7:0]ap_bram_oarg_0_din0;
  wire [7:0]ap_bram_oarg_0_dout0;
  wire ap_bram_oarg_0_en0;
  wire [0:0]ap_bram_oarg_0_we0;
  wire ap_done;
  wire [31:0]ap_iscalar_0_dout;
  wire ap_ready;
  wire ap_start;
  wire [256:0]din;
  wire [8:0]dout;
  wire in_bram_args_i_n_512;
  wire inscalar_fifo_empty;
  wire inscalar_fifo_full;
  wire m_axis_bram_0_aclk;
  wire m_axis_bram_0_tready;
  wire m_axis_bram_0_tvalid;
  wire out_bram_args_i_n_9;
  wire outbram_ctrl_ready;
  wire [31:0]outbram_depth;
  wire outbram_depth_write;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axis_bram_0_aclk;
  wire s_axis_bram_0_aresetn;
  wire s_axis_bram_0_tready;
  wire s_axis_bram_0_tvalid;
  wire s_axis_bram_1_aclk;
  wire s_axis_bram_1_aresetn;
  wire [256:0]s_axis_bram_1_tlast;
  wire s_axis_bram_1_tready;
  wire s_axis_bram_1_tvalid;
  wire scalar_i_n_34;
  wire scalar_i_n_35;
  wire [1:1]slv_reg_addr;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adapter adapter_i
       (.D(adapter_i_n_0),
        .E(adapter_i_n_8),
        .\REG_WORD_GEN[0].data_reg[31] (adapter_i_n_11),
        .\REG_WORD_GEN[0].data_reg[31]_0 (adapter_i_n_12),
        .\REG_WORD_GEN[0].data_reg[31]_1 (adapter_i_n_13),
        .\REG_WORD_GEN[0].data_reg[31]_2 (adapter_i_n_14),
        .\REG_WORD_GEN[0].data_reg[31]_3 (adapter_i_n_15),
        .\REG_WORD_GEN[0].data_reg[31]_4 (adapter_i_n_16),
        .\REG_WORD_GEN[0].data_reg[31]_5 (adapter_i_n_17),
        .SR(out_bram_args_i_n_9),
        .S_AXI_ARADDR(S_AXI_ARADDR),
        .S_AXI_ARREADY(S_AXI_ARREADY),
        .S_AXI_ARVALID(S_AXI_ARVALID),
        .S_AXI_AWADDR(S_AXI_AWADDR),
        .S_AXI_AWREADY(S_AXI_AWREADY),
        .S_AXI_AWVALID(S_AXI_AWVALID),
        .S_AXI_BREADY(S_AXI_BREADY),
        .S_AXI_BVALID(S_AXI_BVALID),
        .S_AXI_RDATA(S_AXI_RDATA),
        .S_AXI_RREADY(S_AXI_RREADY),
        .S_AXI_RVALID(S_AXI_RVALID),
        .S_AXI_WDATA(S_AXI_WDATA),
        .S_AXI_WREADY(S_AXI_WREADY),
        .S_AXI_WVALID(S_AXI_WVALID),
        .acc_aclk(acc_aclk),
        .ap_done(ap_done),
        .ap_ready(ap_ready),
        .ap_start(ap_start),
        .axi_arready_reg(scalar_i_n_35),
        .axi_arready_reg_0(scalar_i_n_34),
        .\axi_rdata_reg[4] (slv_reg_addr),
        .\axi_rdata_reg[4]_0 (adapter_i_n_10),
        .din(outbram_depth),
        .empty(inscalar_fifo_empty),
        .full(inscalar_fifo_full),
        .out_ready_reg(in_bram_args_i_n_512),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .wr_en(outbram_depth_write));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_in_bram_args in_bram_args_i
       (.D(adapter_i_n_0),
        .\FSM_onehot_ctrl_state_reg[0] (in_bram_args_i_n_512),
        .acc_aclk(acc_aclk),
        .acc_aresetn(acc_aresetn),
        .ap_bram_iarg_0_addr0(ap_bram_iarg_0_addr0),
        .ap_bram_iarg_0_din0(ap_bram_iarg_0_din0),
        .ap_bram_iarg_0_dout0(ap_bram_iarg_0_dout0),
        .ap_bram_iarg_0_en0(ap_bram_iarg_0_en0),
        .ap_bram_iarg_0_we0(ap_bram_iarg_0_we0),
        .ap_bram_iarg_1_addr0(ap_bram_iarg_1_addr0),
        .ap_bram_iarg_1_din0(ap_bram_iarg_1_din0),
        .ap_bram_iarg_1_dout0(ap_bram_iarg_1_dout0),
        .ap_bram_iarg_1_en0(ap_bram_iarg_1_en0),
        .ap_bram_iarg_1_we0(ap_bram_iarg_1_we0),
        .ap_done(ap_done),
        .din(din),
        .empty(inscalar_fifo_empty),
        .outbram_ctrl_ready(outbram_ctrl_ready),
        .s_axis_bram_0_aclk(s_axis_bram_0_aclk),
        .s_axis_bram_0_aresetn(s_axis_bram_0_aresetn),
        .s_axis_bram_0_tready(s_axis_bram_0_tready),
        .s_axis_bram_0_tvalid(s_axis_bram_0_tvalid),
        .s_axis_bram_1_aclk(s_axis_bram_1_aclk),
        .s_axis_bram_1_aresetn(s_axis_bram_1_aresetn),
        .s_axis_bram_1_tlast(s_axis_bram_1_tlast),
        .s_axis_bram_1_tready(s_axis_bram_1_tready),
        .s_axis_bram_1_tvalid(s_axis_bram_1_tvalid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_out_bram_args out_bram_args_i
       (.SR(out_bram_args_i_n_9),
        .acc_aclk(acc_aclk),
        .acc_aresetn(acc_aresetn),
        .ap_bram_oarg_0_addr0(ap_bram_oarg_0_addr0),
        .ap_bram_oarg_0_din0(ap_bram_oarg_0_din0),
        .ap_bram_oarg_0_dout0(ap_bram_oarg_0_dout0),
        .ap_bram_oarg_0_en0(ap_bram_oarg_0_en0),
        .ap_bram_oarg_0_we0(ap_bram_oarg_0_we0),
        .ap_done(ap_done),
        .din(outbram_depth),
        .dout(dout),
        .m_axis_bram_0_aclk(m_axis_bram_0_aclk),
        .m_axis_bram_0_tready(m_axis_bram_0_tready),
        .m_axis_bram_0_tvalid(m_axis_bram_0_tvalid),
        .outbram_ctrl_ready(outbram_ctrl_ready),
        .s_axi_aclk(s_axi_aclk),
        .wr_en(outbram_depth_write));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scalar scalar_i
       (.E(adapter_i_n_8),
        .\REG_WORD_GEN[0].data_reg[31] (scalar_i_n_34),
        .\REG_WORD_GEN[0].data_reg[31]_0 (scalar_i_n_35),
        .S_AXI_WDATA(S_AXI_WDATA),
        .acc_aclk(acc_aclk),
        .ap_done(ap_done),
        .ap_iscalar_0_dout(ap_iscalar_0_dout),
        .axi_arready_reg(slv_reg_addr),
        .axi_arready_reg_0(adapter_i_n_12),
        .axi_arready_reg_1(adapter_i_n_11),
        .axi_arready_reg_2(adapter_i_n_10),
        .axi_arready_reg_3(adapter_i_n_16),
        .axi_arready_reg_4(adapter_i_n_14),
        .axi_arready_reg_5(adapter_i_n_15),
        .axi_arready_reg_6(adapter_i_n_17),
        .axi_arready_reg_7(adapter_i_n_13),
        .empty(inscalar_fifo_empty),
        .full(inscalar_fifo_full),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "1" *) (* REG_OUTPUT = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) (* VERSION = "0" *) 
(* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [3:0]src_in_bin;
  input dest_clk;
  output [3:0]dest_out_bin;

  wire [3:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[1] ;
  wire [2:0]\^dest_out_bin ;
  wire [2:0]gray_enc;
  wire src_clk;
  wire [3:0]src_in_bin;

  assign dest_out_bin[3] = \dest_graysync_ff[1] [3];
  assign dest_out_bin[2:0] = \^dest_out_bin [2:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(\dest_graysync_ff[1] [3]),
        .I3(\dest_graysync_ff[1] [1]),
        .O(\^dest_out_bin [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\dest_graysync_ff[1] [2]),
        .O(\^dest_out_bin [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [3]),
        .O(\^dest_out_bin [2]));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[3]),
        .Q(async_path[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__10
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [3:0]src_in_bin;
  input dest_clk;
  output [3:0]dest_out_bin;

  wire [3:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[1] ;
  wire [2:0]\^dest_out_bin ;
  wire [2:0]gray_enc;
  wire src_clk;
  wire [3:0]src_in_bin;

  assign dest_out_bin[3] = \dest_graysync_ff[1] [3];
  assign dest_out_bin[2:0] = \^dest_out_bin [2:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(\dest_graysync_ff[1] [3]),
        .I3(\dest_graysync_ff[1] [1]),
        .O(\^dest_out_bin [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\dest_graysync_ff[1] [2]),
        .O(\^dest_out_bin [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [3]),
        .O(\^dest_out_bin [2]));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[3]),
        .Q(async_path[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__11
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [3:0]src_in_bin;
  input dest_clk;
  output [3:0]dest_out_bin;

  wire [3:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[1] ;
  wire [2:0]\^dest_out_bin ;
  wire [2:0]gray_enc;
  wire src_clk;
  wire [3:0]src_in_bin;

  assign dest_out_bin[3] = \dest_graysync_ff[1] [3];
  assign dest_out_bin[2:0] = \^dest_out_bin [2:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(\dest_graysync_ff[1] [3]),
        .I3(\dest_graysync_ff[1] [1]),
        .O(\^dest_out_bin [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\dest_graysync_ff[1] [2]),
        .O(\^dest_out_bin [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [3]),
        .O(\^dest_out_bin [2]));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[3]),
        .Q(async_path[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__12
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [3:0]src_in_bin;
  input dest_clk;
  output [3:0]dest_out_bin;

  wire [3:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[1] ;
  wire [2:0]\^dest_out_bin ;
  wire [2:0]gray_enc;
  wire src_clk;
  wire [3:0]src_in_bin;

  assign dest_out_bin[3] = \dest_graysync_ff[1] [3];
  assign dest_out_bin[2:0] = \^dest_out_bin [2:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(\dest_graysync_ff[1] [3]),
        .I3(\dest_graysync_ff[1] [1]),
        .O(\^dest_out_bin [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\dest_graysync_ff[1] [2]),
        .O(\^dest_out_bin [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [3]),
        .O(\^dest_out_bin [2]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[3]),
        .Q(async_path[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__13
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [3:0]src_in_bin;
  input dest_clk;
  output [3:0]dest_out_bin;

  wire [3:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[1] ;
  wire [2:0]\^dest_out_bin ;
  wire [2:0]gray_enc;
  wire src_clk;
  wire [3:0]src_in_bin;

  assign dest_out_bin[3] = \dest_graysync_ff[1] [3];
  assign dest_out_bin[2:0] = \^dest_out_bin [2:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(\dest_graysync_ff[1] [3]),
        .I3(\dest_graysync_ff[1] [1]),
        .O(\^dest_out_bin [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\dest_graysync_ff[1] [2]),
        .O(\^dest_out_bin [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [3]),
        .O(\^dest_out_bin [2]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[3]),
        .Q(async_path[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__14
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [3:0]src_in_bin;
  input dest_clk;
  output [3:0]dest_out_bin;

  wire [3:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[1] ;
  wire [2:0]\^dest_out_bin ;
  wire [2:0]gray_enc;
  wire src_clk;
  wire [3:0]src_in_bin;

  assign dest_out_bin[3] = \dest_graysync_ff[1] [3];
  assign dest_out_bin[2:0] = \^dest_out_bin [2:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(\dest_graysync_ff[1] [3]),
        .I3(\dest_graysync_ff[1] [1]),
        .O(\^dest_out_bin [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\dest_graysync_ff[1] [2]),
        .O(\^dest_out_bin [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [3]),
        .O(\^dest_out_bin [2]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[3]),
        .Q(async_path[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__15
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [3:0]src_in_bin;
  input dest_clk;
  output [3:0]dest_out_bin;

  wire [3:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[1] ;
  wire [2:0]\^dest_out_bin ;
  wire [2:0]gray_enc;
  wire src_clk;
  wire [3:0]src_in_bin;

  assign dest_out_bin[3] = \dest_graysync_ff[1] [3];
  assign dest_out_bin[2:0] = \^dest_out_bin [2:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(\dest_graysync_ff[1] [3]),
        .I3(\dest_graysync_ff[1] [1]),
        .O(\^dest_out_bin [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\dest_graysync_ff[1] [2]),
        .O(\^dest_out_bin [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [3]),
        .O(\^dest_out_bin [2]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[3]),
        .Q(async_path[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__16
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [3:0]src_in_bin;
  input dest_clk;
  output [3:0]dest_out_bin;

  wire [3:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[1] ;
  wire [2:0]\^dest_out_bin ;
  wire [2:0]gray_enc;
  wire src_clk;
  wire [3:0]src_in_bin;

  assign dest_out_bin[3] = \dest_graysync_ff[1] [3];
  assign dest_out_bin[2:0] = \^dest_out_bin [2:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(\dest_graysync_ff[1] [3]),
        .I3(\dest_graysync_ff[1] [1]),
        .O(\^dest_out_bin [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\dest_graysync_ff[1] [2]),
        .O(\^dest_out_bin [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [3]),
        .O(\^dest_out_bin [2]));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[3]),
        .Q(async_path[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [3:0]src_in_bin;
  input dest_clk;
  output [3:0]dest_out_bin;

  wire [3:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[1] ;
  wire [2:0]\^dest_out_bin ;
  wire [2:0]gray_enc;
  wire src_clk;
  wire [3:0]src_in_bin;

  assign dest_out_bin[3] = \dest_graysync_ff[1] [3];
  assign dest_out_bin[2:0] = \^dest_out_bin [2:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(\dest_graysync_ff[1] [3]),
        .I3(\dest_graysync_ff[1] [1]),
        .O(\^dest_out_bin [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\dest_graysync_ff[1] [2]),
        .O(\^dest_out_bin [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [3]),
        .O(\^dest_out_bin [2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[3]),
        .Q(async_path[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [3:0]src_in_bin;
  input dest_clk;
  output [3:0]dest_out_bin;

  wire [3:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[1] ;
  wire [2:0]\^dest_out_bin ;
  wire [2:0]gray_enc;
  wire src_clk;
  wire [3:0]src_in_bin;

  assign dest_out_bin[3] = \dest_graysync_ff[1] [3];
  assign dest_out_bin[2:0] = \^dest_out_bin [2:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(\dest_graysync_ff[1] [3]),
        .I3(\dest_graysync_ff[1] [1]),
        .O(\^dest_out_bin [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\dest_graysync_ff[1] [2]),
        .O(\^dest_out_bin [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [3]),
        .O(\^dest_out_bin [2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[3]),
        .Q(async_path[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [3:0]src_in_bin;
  input dest_clk;
  output [3:0]dest_out_bin;

  wire [3:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[1] ;
  wire [2:0]\^dest_out_bin ;
  wire [2:0]gray_enc;
  wire src_clk;
  wire [3:0]src_in_bin;

  assign dest_out_bin[3] = \dest_graysync_ff[1] [3];
  assign dest_out_bin[2:0] = \^dest_out_bin [2:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(\dest_graysync_ff[1] [3]),
        .I3(\dest_graysync_ff[1] [1]),
        .O(\^dest_out_bin [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\dest_graysync_ff[1] [2]),
        .O(\^dest_out_bin [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [3]),
        .O(\^dest_out_bin [2]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[3]),
        .Q(async_path[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__7
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [3:0]src_in_bin;
  input dest_clk;
  output [3:0]dest_out_bin;

  wire [3:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[1] ;
  wire [2:0]\^dest_out_bin ;
  wire [2:0]gray_enc;
  wire src_clk;
  wire [3:0]src_in_bin;

  assign dest_out_bin[3] = \dest_graysync_ff[1] [3];
  assign dest_out_bin[2:0] = \^dest_out_bin [2:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(\dest_graysync_ff[1] [3]),
        .I3(\dest_graysync_ff[1] [1]),
        .O(\^dest_out_bin [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\dest_graysync_ff[1] [2]),
        .O(\^dest_out_bin [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [3]),
        .O(\^dest_out_bin [2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[3]),
        .Q(async_path[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__8
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [3:0]src_in_bin;
  input dest_clk;
  output [3:0]dest_out_bin;

  wire [3:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[1] ;
  wire [2:0]\^dest_out_bin ;
  wire [2:0]gray_enc;
  wire src_clk;
  wire [3:0]src_in_bin;

  assign dest_out_bin[3] = \dest_graysync_ff[1] [3];
  assign dest_out_bin[2:0] = \^dest_out_bin [2:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(\dest_graysync_ff[1] [3]),
        .I3(\dest_graysync_ff[1] [1]),
        .O(\^dest_out_bin [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\dest_graysync_ff[1] [2]),
        .O(\^dest_out_bin [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [3]),
        .O(\^dest_out_bin [2]));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[3]),
        .Q(async_path[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__9
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [3:0]src_in_bin;
  input dest_clk;
  output [3:0]dest_out_bin;

  wire [3:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[1] ;
  wire [2:0]\^dest_out_bin ;
  wire [2:0]gray_enc;
  wire src_clk;
  wire [3:0]src_in_bin;

  assign dest_out_bin[3] = \dest_graysync_ff[1] [3];
  assign dest_out_bin[2:0] = \^dest_out_bin [2:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(\dest_graysync_ff[1] [3]),
        .I3(\dest_graysync_ff[1] [1]),
        .O(\^dest_out_bin [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\dest_graysync_ff[1] [2]),
        .O(\^dest_out_bin [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [3]),
        .O(\^dest_out_bin [2]));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[3]),
        .Q(async_path[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [4:0]src_in_bin;
  input dest_clk;
  output [4:0]dest_out_bin;

  wire [4:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[3] ;
  wire [3:0]\^dest_out_bin ;
  wire [3:0]gray_enc;
  wire src_clk;
  wire [4:0]src_in_bin;

  assign dest_out_bin[4] = \dest_graysync_ff[3] [4];
  assign dest_out_bin[3:0] = \^dest_out_bin [3:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [4]),
        .Q(\dest_graysync_ff[3] [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[3] [0]),
        .I1(\dest_graysync_ff[3] [2]),
        .I2(\dest_graysync_ff[3] [4]),
        .I3(\dest_graysync_ff[3] [3]),
        .I4(\dest_graysync_ff[3] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[3] [1]),
        .I1(\dest_graysync_ff[3] [3]),
        .I2(\dest_graysync_ff[3] [4]),
        .I3(\dest_graysync_ff[3] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[3] [2]),
        .I1(\dest_graysync_ff[3] [4]),
        .I2(\dest_graysync_ff[3] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[3] [3]),
        .I1(\dest_graysync_ff[3] [4]),
        .O(\^dest_out_bin [3]));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[4]),
        .Q(async_path[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__4
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [4:0]src_in_bin;
  input dest_clk;
  output [4:0]dest_out_bin;

  wire [4:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[3] ;
  wire [3:0]\^dest_out_bin ;
  wire [3:0]gray_enc;
  wire src_clk;
  wire [4:0]src_in_bin;

  assign dest_out_bin[4] = \dest_graysync_ff[3] [4];
  assign dest_out_bin[3:0] = \^dest_out_bin [3:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [4]),
        .Q(\dest_graysync_ff[3] [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[3] [0]),
        .I1(\dest_graysync_ff[3] [2]),
        .I2(\dest_graysync_ff[3] [4]),
        .I3(\dest_graysync_ff[3] [3]),
        .I4(\dest_graysync_ff[3] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[3] [1]),
        .I1(\dest_graysync_ff[3] [3]),
        .I2(\dest_graysync_ff[3] [4]),
        .I3(\dest_graysync_ff[3] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[3] [2]),
        .I1(\dest_graysync_ff[3] [4]),
        .I2(\dest_graysync_ff[3] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[3] [3]),
        .I1(\dest_graysync_ff[3] [4]),
        .O(\^dest_out_bin [3]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[4]),
        .Q(async_path[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__5
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [4:0]src_in_bin;
  input dest_clk;
  output [4:0]dest_out_bin;

  wire [4:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[3] ;
  wire [3:0]\^dest_out_bin ;
  wire [3:0]gray_enc;
  wire src_clk;
  wire [4:0]src_in_bin;

  assign dest_out_bin[4] = \dest_graysync_ff[3] [4];
  assign dest_out_bin[3:0] = \^dest_out_bin [3:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [4]),
        .Q(\dest_graysync_ff[3] [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[3] [0]),
        .I1(\dest_graysync_ff[3] [2]),
        .I2(\dest_graysync_ff[3] [4]),
        .I3(\dest_graysync_ff[3] [3]),
        .I4(\dest_graysync_ff[3] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[3] [1]),
        .I1(\dest_graysync_ff[3] [3]),
        .I2(\dest_graysync_ff[3] [4]),
        .I3(\dest_graysync_ff[3] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[3] [2]),
        .I1(\dest_graysync_ff[3] [4]),
        .I2(\dest_graysync_ff[3] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[3] [3]),
        .I1(\dest_graysync_ff[3] [4]),
        .O(\^dest_out_bin [3]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[4]),
        .Q(async_path[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__6
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [4:0]src_in_bin;
  input dest_clk;
  output [4:0]dest_out_bin;

  wire [4:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[3] ;
  wire [3:0]\^dest_out_bin ;
  wire [3:0]gray_enc;
  wire src_clk;
  wire [4:0]src_in_bin;

  assign dest_out_bin[4] = \dest_graysync_ff[3] [4];
  assign dest_out_bin[3:0] = \^dest_out_bin [3:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [4]),
        .Q(\dest_graysync_ff[3] [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[3] [0]),
        .I1(\dest_graysync_ff[3] [2]),
        .I2(\dest_graysync_ff[3] [4]),
        .I3(\dest_graysync_ff[3] [3]),
        .I4(\dest_graysync_ff[3] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[3] [1]),
        .I1(\dest_graysync_ff[3] [3]),
        .I2(\dest_graysync_ff[3] [4]),
        .I3(\dest_graysync_ff[3] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[3] [2]),
        .I1(\dest_graysync_ff[3] [4]),
        .I2(\dest_graysync_ff[3] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[3] [3]),
        .I1(\dest_graysync_ff[3] [4]),
        .O(\^dest_out_bin [3]));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[4]),
        .Q(async_path[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__7
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [4:0]src_in_bin;
  input dest_clk;
  output [4:0]dest_out_bin;

  wire [4:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[3] ;
  wire [3:0]\^dest_out_bin ;
  wire [3:0]gray_enc;
  wire src_clk;
  wire [4:0]src_in_bin;

  assign dest_out_bin[4] = \dest_graysync_ff[3] [4];
  assign dest_out_bin[3:0] = \^dest_out_bin [3:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [4]),
        .Q(\dest_graysync_ff[3] [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[3] [0]),
        .I1(\dest_graysync_ff[3] [2]),
        .I2(\dest_graysync_ff[3] [4]),
        .I3(\dest_graysync_ff[3] [3]),
        .I4(\dest_graysync_ff[3] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[3] [1]),
        .I1(\dest_graysync_ff[3] [3]),
        .I2(\dest_graysync_ff[3] [4]),
        .I3(\dest_graysync_ff[3] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[3] [2]),
        .I1(\dest_graysync_ff[3] [4]),
        .I2(\dest_graysync_ff[3] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[3] [3]),
        .I1(\dest_graysync_ff[3] [4]),
        .O(\^dest_out_bin [3]));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[4]),
        .Q(async_path[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__8
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [4:0]src_in_bin;
  input dest_clk;
  output [4:0]dest_out_bin;

  wire [4:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[3] ;
  wire [3:0]\^dest_out_bin ;
  wire [3:0]gray_enc;
  wire src_clk;
  wire [4:0]src_in_bin;

  assign dest_out_bin[4] = \dest_graysync_ff[3] [4];
  assign dest_out_bin[3:0] = \^dest_out_bin [3:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [4]),
        .Q(\dest_graysync_ff[3] [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[3] [0]),
        .I1(\dest_graysync_ff[3] [2]),
        .I2(\dest_graysync_ff[3] [4]),
        .I3(\dest_graysync_ff[3] [3]),
        .I4(\dest_graysync_ff[3] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[3] [1]),
        .I1(\dest_graysync_ff[3] [3]),
        .I2(\dest_graysync_ff[3] [4]),
        .I3(\dest_graysync_ff[3] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[3] [2]),
        .I1(\dest_graysync_ff[3] [4]),
        .I2(\dest_graysync_ff[3] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[3] [3]),
        .I1(\dest_graysync_ff[3] [4]),
        .O(\^dest_out_bin [3]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[4]),
        .Q(async_path[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__9
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [4:0]src_in_bin;
  input dest_clk;
  output [4:0]dest_out_bin;

  wire [4:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[3] ;
  wire [3:0]\^dest_out_bin ;
  wire [3:0]gray_enc;
  wire src_clk;
  wire [4:0]src_in_bin;

  assign dest_out_bin[4] = \dest_graysync_ff[3] [4];
  assign dest_out_bin[3:0] = \^dest_out_bin [3:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [4]),
        .Q(\dest_graysync_ff[3] [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[3] [0]),
        .I1(\dest_graysync_ff[3] [2]),
        .I2(\dest_graysync_ff[3] [4]),
        .I3(\dest_graysync_ff[3] [3]),
        .I4(\dest_graysync_ff[3] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[3] [1]),
        .I1(\dest_graysync_ff[3] [3]),
        .I2(\dest_graysync_ff[3] [4]),
        .I3(\dest_graysync_ff[3] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[3] [2]),
        .I1(\dest_graysync_ff[3] [4]),
        .I2(\dest_graysync_ff[3] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[3] [3]),
        .I1(\dest_graysync_ff[3] [4]),
        .O(\^dest_out_bin [3]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[4]),
        .Q(async_path[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [4:0]src_in_bin;
  input dest_clk;
  output [4:0]dest_out_bin;

  wire [4:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[1] ;
  wire [3:0]\^dest_out_bin ;
  wire [3:0]gray_enc;
  wire src_clk;
  wire [4:0]src_in_bin;

  assign dest_out_bin[4] = \dest_graysync_ff[1] [4];
  assign dest_out_bin[3:0] = \^dest_out_bin [3:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(\dest_graysync_ff[1] [4]),
        .I3(\dest_graysync_ff[1] [3]),
        .I4(\dest_graysync_ff[1] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\dest_graysync_ff[1] [4]),
        .I3(\dest_graysync_ff[1] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [4]),
        .I2(\dest_graysync_ff[1] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[1] [3]),
        .I1(\dest_graysync_ff[1] [4]),
        .O(\^dest_out_bin [3]));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[4]),
        .Q(async_path[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__4
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [4:0]src_in_bin;
  input dest_clk;
  output [4:0]dest_out_bin;

  wire [4:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[1] ;
  wire [3:0]\^dest_out_bin ;
  wire [3:0]gray_enc;
  wire src_clk;
  wire [4:0]src_in_bin;

  assign dest_out_bin[4] = \dest_graysync_ff[1] [4];
  assign dest_out_bin[3:0] = \^dest_out_bin [3:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(\dest_graysync_ff[1] [4]),
        .I3(\dest_graysync_ff[1] [3]),
        .I4(\dest_graysync_ff[1] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\dest_graysync_ff[1] [4]),
        .I3(\dest_graysync_ff[1] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [4]),
        .I2(\dest_graysync_ff[1] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[1] [3]),
        .I1(\dest_graysync_ff[1] [4]),
        .O(\^dest_out_bin [3]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[4]),
        .Q(async_path[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__5
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [4:0]src_in_bin;
  input dest_clk;
  output [4:0]dest_out_bin;

  wire [4:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[1] ;
  wire [3:0]\^dest_out_bin ;
  wire [3:0]gray_enc;
  wire src_clk;
  wire [4:0]src_in_bin;

  assign dest_out_bin[4] = \dest_graysync_ff[1] [4];
  assign dest_out_bin[3:0] = \^dest_out_bin [3:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(\dest_graysync_ff[1] [4]),
        .I3(\dest_graysync_ff[1] [3]),
        .I4(\dest_graysync_ff[1] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\dest_graysync_ff[1] [4]),
        .I3(\dest_graysync_ff[1] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [4]),
        .I2(\dest_graysync_ff[1] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[1] [3]),
        .I1(\dest_graysync_ff[1] [4]),
        .O(\^dest_out_bin [3]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[4]),
        .Q(async_path[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__6
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [4:0]src_in_bin;
  input dest_clk;
  output [4:0]dest_out_bin;

  wire [4:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[1] ;
  wire [3:0]\^dest_out_bin ;
  wire [3:0]gray_enc;
  wire src_clk;
  wire [4:0]src_in_bin;

  assign dest_out_bin[4] = \dest_graysync_ff[1] [4];
  assign dest_out_bin[3:0] = \^dest_out_bin [3:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(\dest_graysync_ff[1] [4]),
        .I3(\dest_graysync_ff[1] [3]),
        .I4(\dest_graysync_ff[1] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\dest_graysync_ff[1] [4]),
        .I3(\dest_graysync_ff[1] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [4]),
        .I2(\dest_graysync_ff[1] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[1] [3]),
        .I1(\dest_graysync_ff[1] [4]),
        .O(\^dest_out_bin [3]));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[4]),
        .Q(async_path[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__7
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [4:0]src_in_bin;
  input dest_clk;
  output [4:0]dest_out_bin;

  wire [4:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[1] ;
  wire [3:0]\^dest_out_bin ;
  wire [3:0]gray_enc;
  wire src_clk;
  wire [4:0]src_in_bin;

  assign dest_out_bin[4] = \dest_graysync_ff[1] [4];
  assign dest_out_bin[3:0] = \^dest_out_bin [3:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(\dest_graysync_ff[1] [4]),
        .I3(\dest_graysync_ff[1] [3]),
        .I4(\dest_graysync_ff[1] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\dest_graysync_ff[1] [4]),
        .I3(\dest_graysync_ff[1] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [4]),
        .I2(\dest_graysync_ff[1] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[1] [3]),
        .I1(\dest_graysync_ff[1] [4]),
        .O(\^dest_out_bin [3]));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[4]),
        .Q(async_path[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__8
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [4:0]src_in_bin;
  input dest_clk;
  output [4:0]dest_out_bin;

  wire [4:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[1] ;
  wire [3:0]\^dest_out_bin ;
  wire [3:0]gray_enc;
  wire src_clk;
  wire [4:0]src_in_bin;

  assign dest_out_bin[4] = \dest_graysync_ff[1] [4];
  assign dest_out_bin[3:0] = \^dest_out_bin [3:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(\dest_graysync_ff[1] [4]),
        .I3(\dest_graysync_ff[1] [3]),
        .I4(\dest_graysync_ff[1] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\dest_graysync_ff[1] [4]),
        .I3(\dest_graysync_ff[1] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [4]),
        .I2(\dest_graysync_ff[1] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[1] [3]),
        .I1(\dest_graysync_ff[1] [4]),
        .O(\^dest_out_bin [3]));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[4]),
        .Q(async_path[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__9
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [4:0]src_in_bin;
  input dest_clk;
  output [4:0]dest_out_bin;

  wire [4:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[1] ;
  wire [3:0]\^dest_out_bin ;
  wire [3:0]gray_enc;
  wire src_clk;
  wire [4:0]src_in_bin;

  assign dest_out_bin[4] = \dest_graysync_ff[1] [4];
  assign dest_out_bin[3:0] = \^dest_out_bin [3:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(\dest_graysync_ff[1] [4]),
        .I3(\dest_graysync_ff[1] [3]),
        .I4(\dest_graysync_ff[1] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\dest_graysync_ff[1] [4]),
        .I3(\dest_graysync_ff[1] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [4]),
        .I2(\dest_graysync_ff[1] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[1] [3]),
        .I1(\dest_graysync_ff[1] [4]),
        .O(\^dest_out_bin [3]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[4]),
        .Q(async_path[4]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* SIM_ASSERT_CHK = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [1:0]syncstages_ff;

  assign dest_rst = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__10
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [1:0]syncstages_ff;

  assign dest_rst = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__11
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [1:0]syncstages_ff;

  assign dest_rst = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__12
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [1:0]syncstages_ff;

  assign dest_rst = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__13
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [1:0]syncstages_ff;

  assign dest_rst = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__14
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [1:0]syncstages_ff;

  assign dest_rst = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__15
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [1:0]syncstages_ff;

  assign dest_rst = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__16
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [1:0]syncstages_ff;

  assign dest_rst = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__17
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [1:0]syncstages_ff;

  assign dest_rst = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__18
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [1:0]syncstages_ff;

  assign dest_rst = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__19
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [1:0]syncstages_ff;

  assign dest_rst = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__7
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [1:0]syncstages_ff;

  assign dest_rst = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__8
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [1:0]syncstages_ff;

  assign dest_rst = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__9
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [1:0]syncstages_ff;

  assign dest_rst = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn
   (Q,
    D,
    \grdc.rd_data_count_i_reg[2] ,
    src_in_bin,
    ram_empty_i,
    out,
    rd_en,
    \reg_out_i_reg[2] ,
    \count_value_i_reg[2] ,
    SR,
    rd_clk);
  output [1:0]Q;
  output [0:0]D;
  output \grdc.rd_data_count_i_reg[2] ;
  output [0:0]src_in_bin;
  input ram_empty_i;
  input [1:0]out;
  input rd_en;
  input [2:0]\reg_out_i_reg[2] ;
  input [2:0]\count_value_i_reg[2] ;
  input [0:0]SR;
  input rd_clk;

  wire [0:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_3_n_0 ;
  wire [2:0]\count_value_i_reg[2] ;
  wire \gen_fwft.count_en ;
  wire \grdc.rd_data_count_i_reg[2] ;
  wire [1:0]out;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [2:0]\reg_out_i_reg[2] ;
  wire [0:0]src_in_bin;

  LUT5 #(
    .INIT(32'h5AAAA655)) 
    \count_value_i[0]_i_1__3 
       (.I0(Q[0]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(out[1]),
        .I4(ram_empty_i),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hC02F)) 
    \count_value_i[1]_i_2 
       (.I0(out[0]),
        .I1(rd_en),
        .I2(out[1]),
        .I3(ram_empty_i),
        .O(\gen_fwft.count_en ));
  LUT6 #(
    .INIT(64'hA999A9A96AAA6AAA)) 
    \count_value_i[1]_i_3 
       (.I0(Q[1]),
        .I1(ram_empty_i),
        .I2(out[1]),
        .I3(rd_en),
        .I4(out[0]),
        .I5(Q[0]),
        .O(\count_value_i[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[1]_i_3_n_0 ),
        .Q(Q[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[2] [0]),
        .I2(Q[1]),
        .I3(\count_value_i_reg[2] [1]),
        .O(src_in_bin));
  LUT6 #(
    .INIT(64'h9696699669966969)) 
    \grdc.rd_data_count_i[2]_i_1 
       (.I0(\grdc.rd_data_count_i_reg[2] ),
        .I1(\reg_out_i_reg[2] [2]),
        .I2(\count_value_i_reg[2] [2]),
        .I3(\count_value_i_reg[2] [1]),
        .I4(Q[1]),
        .I5(\reg_out_i_reg[2] [1]),
        .O(D));
  LUT6 #(
    .INIT(64'h69FF696969690069)) 
    \grdc.rd_data_count_i[4]_i_4 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[2] [1]),
        .I2(\reg_out_i_reg[2] [1]),
        .I3(\count_value_i_reg[2] [0]),
        .I4(Q[0]),
        .I5(\reg_out_i_reg[2] [0]),
        .O(\grdc.rd_data_count_i_reg[2] ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_19
   (Q,
    D,
    \grdc.rd_data_count_i_reg[2] ,
    src_in_bin,
    ram_empty_i,
    out,
    rd_en,
    \reg_out_i_reg[2] ,
    \count_value_i_reg[2] ,
    SR,
    rd_clk);
  output [1:0]Q;
  output [0:0]D;
  output \grdc.rd_data_count_i_reg[2] ;
  output [0:0]src_in_bin;
  input ram_empty_i;
  input [1:0]out;
  input rd_en;
  input [2:0]\reg_out_i_reg[2] ;
  input [2:0]\count_value_i_reg[2] ;
  input [0:0]SR;
  input rd_clk;

  wire [0:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_3_n_0 ;
  wire [2:0]\count_value_i_reg[2] ;
  wire \gen_fwft.count_en ;
  wire \grdc.rd_data_count_i_reg[2] ;
  wire [1:0]out;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [2:0]\reg_out_i_reg[2] ;
  wire [0:0]src_in_bin;

  LUT5 #(
    .INIT(32'h5AAAA655)) 
    \count_value_i[0]_i_1__3 
       (.I0(Q[0]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(out[1]),
        .I4(ram_empty_i),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hC02F)) 
    \count_value_i[1]_i_2 
       (.I0(out[0]),
        .I1(rd_en),
        .I2(out[1]),
        .I3(ram_empty_i),
        .O(\gen_fwft.count_en ));
  LUT6 #(
    .INIT(64'hA999A9A96AAA6AAA)) 
    \count_value_i[1]_i_3 
       (.I0(Q[1]),
        .I1(ram_empty_i),
        .I2(out[1]),
        .I3(rd_en),
        .I4(out[0]),
        .I5(Q[0]),
        .O(\count_value_i[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[1]_i_3_n_0 ),
        .Q(Q[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[2] [0]),
        .I2(Q[1]),
        .I3(\count_value_i_reg[2] [1]),
        .O(src_in_bin));
  LUT6 #(
    .INIT(64'h9696699669966969)) 
    \grdc.rd_data_count_i[2]_i_1 
       (.I0(\grdc.rd_data_count_i_reg[2] ),
        .I1(\reg_out_i_reg[2] [2]),
        .I2(\count_value_i_reg[2] [2]),
        .I3(\count_value_i_reg[2] [1]),
        .I4(Q[1]),
        .I5(\reg_out_i_reg[2] [1]),
        .O(D));
  LUT6 #(
    .INIT(64'h69FF696969690069)) 
    \grdc.rd_data_count_i[4]_i_4 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[2] [1]),
        .I2(\reg_out_i_reg[2] [1]),
        .I3(\count_value_i_reg[2] [0]),
        .I4(Q[0]),
        .I5(\reg_out_i_reg[2] [0]),
        .O(\grdc.rd_data_count_i_reg[2] ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_30
   (Q,
    D,
    \grdc.rd_data_count_i_reg[2] ,
    src_in_bin,
    ram_empty_i,
    out,
    rd_en,
    \reg_out_i_reg[2] ,
    \count_value_i_reg[2] ,
    SR,
    rd_clk);
  output [1:0]Q;
  output [0:0]D;
  output \grdc.rd_data_count_i_reg[2] ;
  output [0:0]src_in_bin;
  input ram_empty_i;
  input [1:0]out;
  input rd_en;
  input [2:0]\reg_out_i_reg[2] ;
  input [2:0]\count_value_i_reg[2] ;
  input [0:0]SR;
  input rd_clk;

  wire [0:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_3_n_0 ;
  wire [2:0]\count_value_i_reg[2] ;
  wire \gen_fwft.count_en ;
  wire \grdc.rd_data_count_i_reg[2] ;
  wire [1:0]out;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [2:0]\reg_out_i_reg[2] ;
  wire [0:0]src_in_bin;

  LUT5 #(
    .INIT(32'h5AAAA655)) 
    \count_value_i[0]_i_1__3 
       (.I0(Q[0]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(out[1]),
        .I4(ram_empty_i),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hC02F)) 
    \count_value_i[1]_i_2 
       (.I0(out[0]),
        .I1(rd_en),
        .I2(out[1]),
        .I3(ram_empty_i),
        .O(\gen_fwft.count_en ));
  LUT6 #(
    .INIT(64'hA999A9A96AAA6AAA)) 
    \count_value_i[1]_i_3 
       (.I0(Q[1]),
        .I1(ram_empty_i),
        .I2(out[1]),
        .I3(rd_en),
        .I4(out[0]),
        .I5(Q[0]),
        .O(\count_value_i[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[1]_i_3_n_0 ),
        .Q(Q[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[2] [0]),
        .I2(Q[1]),
        .I3(\count_value_i_reg[2] [1]),
        .O(src_in_bin));
  LUT6 #(
    .INIT(64'h9696699669966969)) 
    \grdc.rd_data_count_i[2]_i_1 
       (.I0(\grdc.rd_data_count_i_reg[2] ),
        .I1(\reg_out_i_reg[2] [2]),
        .I2(\count_value_i_reg[2] [2]),
        .I3(\count_value_i_reg[2] [1]),
        .I4(Q[1]),
        .I5(\reg_out_i_reg[2] [1]),
        .O(D));
  LUT6 #(
    .INIT(64'h69FF696969690069)) 
    \grdc.rd_data_count_i[4]_i_4 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[2] [1]),
        .I2(\reg_out_i_reg[2] [1]),
        .I3(\count_value_i_reg[2] [0]),
        .I4(Q[0]),
        .I5(\reg_out_i_reg[2] [0]),
        .O(\grdc.rd_data_count_i_reg[2] ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_41
   (Q,
    D,
    \grdc.rd_data_count_i_reg[2] ,
    src_in_bin,
    ram_empty_i,
    out,
    rd_en,
    \reg_out_i_reg[2] ,
    \count_value_i_reg[2] ,
    SR,
    rd_clk);
  output [1:0]Q;
  output [0:0]D;
  output \grdc.rd_data_count_i_reg[2] ;
  output [0:0]src_in_bin;
  input ram_empty_i;
  input [1:0]out;
  input rd_en;
  input [2:0]\reg_out_i_reg[2] ;
  input [2:0]\count_value_i_reg[2] ;
  input [0:0]SR;
  input rd_clk;

  wire [0:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_3_n_0 ;
  wire [2:0]\count_value_i_reg[2] ;
  wire \gen_fwft.count_en ;
  wire \grdc.rd_data_count_i_reg[2] ;
  wire [1:0]out;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [2:0]\reg_out_i_reg[2] ;
  wire [0:0]src_in_bin;

  LUT5 #(
    .INIT(32'h5AAAA655)) 
    \count_value_i[0]_i_1__3 
       (.I0(Q[0]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(out[1]),
        .I4(ram_empty_i),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hC02F)) 
    \count_value_i[1]_i_2 
       (.I0(out[0]),
        .I1(rd_en),
        .I2(out[1]),
        .I3(ram_empty_i),
        .O(\gen_fwft.count_en ));
  LUT6 #(
    .INIT(64'hA999A9A96AAA6AAA)) 
    \count_value_i[1]_i_3 
       (.I0(Q[1]),
        .I1(ram_empty_i),
        .I2(out[1]),
        .I3(rd_en),
        .I4(out[0]),
        .I5(Q[0]),
        .O(\count_value_i[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[1]_i_3_n_0 ),
        .Q(Q[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[2] [0]),
        .I2(Q[1]),
        .I3(\count_value_i_reg[2] [1]),
        .O(src_in_bin));
  LUT6 #(
    .INIT(64'h9696699669966969)) 
    \grdc.rd_data_count_i[2]_i_1 
       (.I0(\grdc.rd_data_count_i_reg[2] ),
        .I1(\reg_out_i_reg[2] [2]),
        .I2(\count_value_i_reg[2] [2]),
        .I3(\count_value_i_reg[2] [1]),
        .I4(Q[1]),
        .I5(\reg_out_i_reg[2] [1]),
        .O(D));
  LUT6 #(
    .INIT(64'h69FF696969690069)) 
    \grdc.rd_data_count_i[4]_i_4 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[2] [1]),
        .I2(\reg_out_i_reg[2] [1]),
        .I3(\count_value_i_reg[2] [0]),
        .I4(Q[0]),
        .I5(\reg_out_i_reg[2] [0]),
        .O(\grdc.rd_data_count_i_reg[2] ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_52
   (Q,
    D,
    \grdc.rd_data_count_i_reg[2] ,
    src_in_bin,
    ram_empty_i,
    out,
    rd_en,
    \reg_out_i_reg[2] ,
    \count_value_i_reg[2] ,
    SR,
    rd_clk);
  output [1:0]Q;
  output [0:0]D;
  output \grdc.rd_data_count_i_reg[2] ;
  output [0:0]src_in_bin;
  input ram_empty_i;
  input [1:0]out;
  input rd_en;
  input [2:0]\reg_out_i_reg[2] ;
  input [2:0]\count_value_i_reg[2] ;
  input [0:0]SR;
  input rd_clk;

  wire [0:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_3_n_0 ;
  wire [2:0]\count_value_i_reg[2] ;
  wire \gen_fwft.count_en ;
  wire \grdc.rd_data_count_i_reg[2] ;
  wire [1:0]out;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [2:0]\reg_out_i_reg[2] ;
  wire [0:0]src_in_bin;

  LUT5 #(
    .INIT(32'h5AAAA655)) 
    \count_value_i[0]_i_1__3 
       (.I0(Q[0]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(out[1]),
        .I4(ram_empty_i),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hC02F)) 
    \count_value_i[1]_i_2 
       (.I0(out[0]),
        .I1(rd_en),
        .I2(out[1]),
        .I3(ram_empty_i),
        .O(\gen_fwft.count_en ));
  LUT6 #(
    .INIT(64'hA999A9A96AAA6AAA)) 
    \count_value_i[1]_i_3 
       (.I0(Q[1]),
        .I1(ram_empty_i),
        .I2(out[1]),
        .I3(rd_en),
        .I4(out[0]),
        .I5(Q[0]),
        .O(\count_value_i[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[1]_i_3_n_0 ),
        .Q(Q[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[2] [0]),
        .I2(Q[1]),
        .I3(\count_value_i_reg[2] [1]),
        .O(src_in_bin));
  LUT6 #(
    .INIT(64'h9696699669966969)) 
    \grdc.rd_data_count_i[2]_i_1 
       (.I0(\grdc.rd_data_count_i_reg[2] ),
        .I1(\reg_out_i_reg[2] [2]),
        .I2(\count_value_i_reg[2] [2]),
        .I3(\count_value_i_reg[2] [1]),
        .I4(Q[1]),
        .I5(\reg_out_i_reg[2] [1]),
        .O(D));
  LUT6 #(
    .INIT(64'h69FF696969690069)) 
    \grdc.rd_data_count_i[4]_i_4 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[2] [1]),
        .I2(\reg_out_i_reg[2] [1]),
        .I3(\count_value_i_reg[2] [0]),
        .I4(Q[0]),
        .I5(\reg_out_i_reg[2] [0]),
        .O(\grdc.rd_data_count_i_reg[2] ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_63
   (Q,
    D,
    \grdc.rd_data_count_i_reg[2] ,
    src_in_bin,
    ram_empty_i,
    out,
    rd_en,
    \reg_out_i_reg[2] ,
    \count_value_i_reg[2] ,
    SR,
    rd_clk);
  output [1:0]Q;
  output [0:0]D;
  output \grdc.rd_data_count_i_reg[2] ;
  output [0:0]src_in_bin;
  input ram_empty_i;
  input [1:0]out;
  input rd_en;
  input [2:0]\reg_out_i_reg[2] ;
  input [2:0]\count_value_i_reg[2] ;
  input [0:0]SR;
  input rd_clk;

  wire [0:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_3_n_0 ;
  wire [2:0]\count_value_i_reg[2] ;
  wire \gen_fwft.count_en ;
  wire \grdc.rd_data_count_i_reg[2] ;
  wire [1:0]out;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [2:0]\reg_out_i_reg[2] ;
  wire [0:0]src_in_bin;

  LUT5 #(
    .INIT(32'h5AAAA655)) 
    \count_value_i[0]_i_1__3 
       (.I0(Q[0]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(out[1]),
        .I4(ram_empty_i),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hC02F)) 
    \count_value_i[1]_i_2 
       (.I0(out[0]),
        .I1(rd_en),
        .I2(out[1]),
        .I3(ram_empty_i),
        .O(\gen_fwft.count_en ));
  LUT6 #(
    .INIT(64'hA999A9A96AAA6AAA)) 
    \count_value_i[1]_i_3 
       (.I0(Q[1]),
        .I1(ram_empty_i),
        .I2(out[1]),
        .I3(rd_en),
        .I4(out[0]),
        .I5(Q[0]),
        .O(\count_value_i[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[1]_i_3_n_0 ),
        .Q(Q[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[2] [0]),
        .I2(Q[1]),
        .I3(\count_value_i_reg[2] [1]),
        .O(src_in_bin));
  LUT6 #(
    .INIT(64'h9696699669966969)) 
    \grdc.rd_data_count_i[2]_i_1 
       (.I0(\grdc.rd_data_count_i_reg[2] ),
        .I1(\reg_out_i_reg[2] [2]),
        .I2(\count_value_i_reg[2] [2]),
        .I3(\count_value_i_reg[2] [1]),
        .I4(Q[1]),
        .I5(\reg_out_i_reg[2] [1]),
        .O(D));
  LUT6 #(
    .INIT(64'h69FF696969690069)) 
    \grdc.rd_data_count_i[4]_i_4 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[2] [1]),
        .I2(\reg_out_i_reg[2] [1]),
        .I3(\count_value_i_reg[2] [0]),
        .I4(Q[0]),
        .I5(\reg_out_i_reg[2] [0]),
        .O(\grdc.rd_data_count_i_reg[2] ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_8
   (Q,
    D,
    \grdc.rd_data_count_i_reg[2] ,
    src_in_bin,
    ram_empty_i,
    out,
    rd_en,
    \reg_out_i_reg[2] ,
    \count_value_i_reg[2] ,
    SR,
    rd_clk);
  output [1:0]Q;
  output [0:0]D;
  output \grdc.rd_data_count_i_reg[2] ;
  output [0:0]src_in_bin;
  input ram_empty_i;
  input [1:0]out;
  input rd_en;
  input [2:0]\reg_out_i_reg[2] ;
  input [2:0]\count_value_i_reg[2] ;
  input [0:0]SR;
  input rd_clk;

  wire [0:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_3_n_0 ;
  wire [2:0]\count_value_i_reg[2] ;
  wire \gen_fwft.count_en ;
  wire \grdc.rd_data_count_i_reg[2] ;
  wire [1:0]out;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [2:0]\reg_out_i_reg[2] ;
  wire [0:0]src_in_bin;

  LUT5 #(
    .INIT(32'h5AAAA655)) 
    \count_value_i[0]_i_1__3 
       (.I0(Q[0]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(out[1]),
        .I4(ram_empty_i),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hC02F)) 
    \count_value_i[1]_i_2 
       (.I0(out[0]),
        .I1(rd_en),
        .I2(out[1]),
        .I3(ram_empty_i),
        .O(\gen_fwft.count_en ));
  LUT6 #(
    .INIT(64'hA999A9A96AAA6AAA)) 
    \count_value_i[1]_i_3 
       (.I0(Q[1]),
        .I1(ram_empty_i),
        .I2(out[1]),
        .I3(rd_en),
        .I4(out[0]),
        .I5(Q[0]),
        .O(\count_value_i[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[1]_i_3_n_0 ),
        .Q(Q[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[2] [0]),
        .I2(Q[1]),
        .I3(\count_value_i_reg[2] [1]),
        .O(src_in_bin));
  LUT6 #(
    .INIT(64'h9696699669966969)) 
    \grdc.rd_data_count_i[2]_i_1 
       (.I0(\grdc.rd_data_count_i_reg[2] ),
        .I1(\reg_out_i_reg[2] [2]),
        .I2(\count_value_i_reg[2] [2]),
        .I3(\count_value_i_reg[2] [1]),
        .I4(Q[1]),
        .I5(\reg_out_i_reg[2] [1]),
        .O(D));
  LUT6 #(
    .INIT(64'h69FF696969690069)) 
    \grdc.rd_data_count_i[4]_i_4 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[2] [1]),
        .I2(\reg_out_i_reg[2] [1]),
        .I3(\count_value_i_reg[2] [0]),
        .I4(Q[0]),
        .I5(\reg_out_i_reg[2] [0]),
        .O(\grdc.rd_data_count_i_reg[2] ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0
   (D,
    Q,
    \grdc.rd_data_count_i_reg[4] ,
    E,
    src_in_bin,
    \reg_out_i_reg[3] ,
    ram_empty_i,
    rd_en,
    out,
    \count_value_i_reg[1]_0 ,
    \reg_out_i_reg[4] ,
    \reg_out_i_reg[3]_0 ,
    \count_value_i_reg[1]_1 ,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    rd_clk);
  output [1:0]D;
  output [3:0]Q;
  output [1:0]\grdc.rd_data_count_i_reg[4] ;
  output [0:0]E;
  output [3:0]src_in_bin;
  input [3:0]\reg_out_i_reg[3] ;
  input ram_empty_i;
  input rd_en;
  input [1:0]out;
  input \count_value_i_reg[1]_0 ;
  input [3:0]\reg_out_i_reg[4] ;
  input \reg_out_i_reg[3]_0 ;
  input [1:0]\count_value_i_reg[1]_1 ;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input rd_clk;

  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__4_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i_reg[1]_0 ;
  wire [1:0]\count_value_i_reg[1]_1 ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire \grdc.rd_data_count_i[4]_i_3_n_0 ;
  wire \grdc.rd_data_count_i[4]_i_6_n_0 ;
  wire [1:0]\grdc.rd_data_count_i_reg[4] ;
  wire [1:0]out;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [3:0]\reg_out_i_reg[3] ;
  wire \reg_out_i_reg[3]_0 ;
  wire [3:0]\reg_out_i_reg[4] ;
  wire [3:0]src_in_bin;

  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__4 
       (.I0(rd_en),
        .I1(out[0]),
        .I2(out[1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__3 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__4_n_0 ),
        .Q(Q[0]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  LUT6 #(
    .INIT(64'hFFFFEAFE00001501)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1 
       (.I0(Q[3]),
        .I1(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ),
        .I2(Q[1]),
        .I3(\count_value_i_reg[1]_1 [1]),
        .I4(Q[2]),
        .I5(\count_value_i_reg_n_0_[4] ),
        .O(src_in_bin[3]));
  LUT6 #(
    .INIT(64'hFBFBBAFB04044504)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2 
       (.I0(Q[2]),
        .I1(\count_value_i_reg[1]_1 [1]),
        .I2(Q[1]),
        .I3(\count_value_i_reg[1]_1 [0]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(src_in_bin[2]));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT5 #(
    .INIT(32'hB0FB4F04)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[1]_1 [0]),
        .I2(Q[1]),
        .I3(\count_value_i_reg[1]_1 [1]),
        .I4(Q[2]),
        .O(src_in_bin[1]));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[1]_1 [0]),
        .O(src_in_bin[0]));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[1]_1 [0]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_1 
       (.I0(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ),
        .I1(\reg_out_i_reg[3] [1]),
        .I2(Q[1]),
        .I3(\reg_out_i_reg[3] [2]),
        .I4(Q[2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h2BFF002BD400FFD4)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_1 
       (.I0(Q[1]),
        .I1(\reg_out_i_reg[3] [1]),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ),
        .I3(\reg_out_i_reg[3] [2]),
        .I4(Q[2]),
        .I5(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hDDDFDDDD44454444)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2 
       (.I0(Q[0]),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(out[0]),
        .I4(out[1]),
        .I5(\reg_out_i_reg[3] [0]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3 
       (.I0(Q[3]),
        .I1(\reg_out_i_reg[3] [3]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(E));
  LUT6 #(
    .INIT(64'h1EE1788787781EE1)) 
    \grdc.rd_data_count_i[3]_i_1 
       (.I0(\count_value_i_reg[1]_0 ),
        .I1(\grdc.rd_data_count_i[4]_i_3_n_0 ),
        .I2(\reg_out_i_reg[4] [2]),
        .I3(Q[3]),
        .I4(\reg_out_i_reg[4] [1]),
        .I5(Q[2]),
        .O(\grdc.rd_data_count_i_reg[4] [0]));
  LUT6 #(
    .INIT(64'h1701FF7FE8FE0080)) 
    \grdc.rd_data_count_i[4]_i_2 
       (.I0(\grdc.rd_data_count_i[4]_i_3_n_0 ),
        .I1(\count_value_i_reg[1]_0 ),
        .I2(\reg_out_i_reg[4] [1]),
        .I3(Q[2]),
        .I4(\reg_out_i_reg[3]_0 ),
        .I5(\grdc.rd_data_count_i[4]_i_6_n_0 ),
        .O(\grdc.rd_data_count_i_reg[4] [1]));
  LUT3 #(
    .INIT(8'hD4)) 
    \grdc.rd_data_count_i[4]_i_3 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[1]_1 [1]),
        .I2(\reg_out_i_reg[4] [0]),
        .O(\grdc.rd_data_count_i[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[4]_i_6 
       (.I0(Q[3]),
        .I1(\reg_out_i_reg[4] [2]),
        .I2(\count_value_i_reg_n_0_[4] ),
        .I3(\reg_out_i_reg[4] [3]),
        .O(\grdc.rd_data_count_i[4]_i_6_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_12
   (D,
    Q,
    \reg_out_i_reg[2] ,
    wrst_busy,
    E,
    wr_clk);
  output [0:0]D;
  output [4:0]Q;
  input [2:0]\reg_out_i_reg[2] ;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire [2:0]\reg_out_i_reg[2] ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(wrst_busy));
  LUT6 #(
    .INIT(64'h4F04B0FBB0FB4F04)) 
    \gwdc.wr_data_count_i[2]_i_1 
       (.I0(Q[0]),
        .I1(\reg_out_i_reg[2] [0]),
        .I2(Q[1]),
        .I3(\reg_out_i_reg[2] [1]),
        .I4(\reg_out_i_reg[2] [2]),
        .I5(Q[2]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_2
   (D,
    Q,
    \reg_out_i_reg[2] ,
    wrst_busy,
    E,
    wr_clk);
  output [0:0]D;
  output [4:0]Q;
  input [2:0]\reg_out_i_reg[2] ;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire [2:0]\reg_out_i_reg[2] ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(wrst_busy));
  LUT6 #(
    .INIT(64'h4F04B0FBB0FB4F04)) 
    \gwdc.wr_data_count_i[2]_i_1 
       (.I0(Q[0]),
        .I1(\reg_out_i_reg[2] [0]),
        .I2(Q[1]),
        .I3(\reg_out_i_reg[2] [1]),
        .I4(\reg_out_i_reg[2] [2]),
        .I5(Q[2]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_20
   (D,
    Q,
    \grdc.rd_data_count_i_reg[4] ,
    E,
    src_in_bin,
    \reg_out_i_reg[3] ,
    ram_empty_i,
    rd_en,
    out,
    \count_value_i_reg[1]_0 ,
    \reg_out_i_reg[4] ,
    \reg_out_i_reg[3]_0 ,
    \count_value_i_reg[1]_1 ,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    rd_clk);
  output [1:0]D;
  output [3:0]Q;
  output [1:0]\grdc.rd_data_count_i_reg[4] ;
  output [0:0]E;
  output [3:0]src_in_bin;
  input [3:0]\reg_out_i_reg[3] ;
  input ram_empty_i;
  input rd_en;
  input [1:0]out;
  input \count_value_i_reg[1]_0 ;
  input [3:0]\reg_out_i_reg[4] ;
  input \reg_out_i_reg[3]_0 ;
  input [1:0]\count_value_i_reg[1]_1 ;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input rd_clk;

  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__4_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i_reg[1]_0 ;
  wire [1:0]\count_value_i_reg[1]_1 ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire \grdc.rd_data_count_i[4]_i_3_n_0 ;
  wire \grdc.rd_data_count_i[4]_i_6_n_0 ;
  wire [1:0]\grdc.rd_data_count_i_reg[4] ;
  wire [1:0]out;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [3:0]\reg_out_i_reg[3] ;
  wire \reg_out_i_reg[3]_0 ;
  wire [3:0]\reg_out_i_reg[4] ;
  wire [3:0]src_in_bin;

  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__4 
       (.I0(rd_en),
        .I1(out[0]),
        .I2(out[1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__3 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__4_n_0 ),
        .Q(Q[0]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  LUT6 #(
    .INIT(64'hFFFFEAFE00001501)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1 
       (.I0(Q[3]),
        .I1(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ),
        .I2(Q[1]),
        .I3(\count_value_i_reg[1]_1 [1]),
        .I4(Q[2]),
        .I5(\count_value_i_reg_n_0_[4] ),
        .O(src_in_bin[3]));
  LUT6 #(
    .INIT(64'hFBFBBAFB04044504)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2 
       (.I0(Q[2]),
        .I1(\count_value_i_reg[1]_1 [1]),
        .I2(Q[1]),
        .I3(\count_value_i_reg[1]_1 [0]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(src_in_bin[2]));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT5 #(
    .INIT(32'hB0FB4F04)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[1]_1 [0]),
        .I2(Q[1]),
        .I3(\count_value_i_reg[1]_1 [1]),
        .I4(Q[2]),
        .O(src_in_bin[1]));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[1]_1 [0]),
        .O(src_in_bin[0]));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[1]_1 [0]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_1 
       (.I0(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ),
        .I1(\reg_out_i_reg[3] [1]),
        .I2(Q[1]),
        .I3(\reg_out_i_reg[3] [2]),
        .I4(Q[2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h2BFF002BD400FFD4)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_1 
       (.I0(Q[1]),
        .I1(\reg_out_i_reg[3] [1]),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ),
        .I3(\reg_out_i_reg[3] [2]),
        .I4(Q[2]),
        .I5(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hDDDFDDDD44454444)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2 
       (.I0(Q[0]),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(out[0]),
        .I4(out[1]),
        .I5(\reg_out_i_reg[3] [0]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3 
       (.I0(Q[3]),
        .I1(\reg_out_i_reg[3] [3]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(E));
  LUT6 #(
    .INIT(64'h1EE1788787781EE1)) 
    \grdc.rd_data_count_i[3]_i_1 
       (.I0(\count_value_i_reg[1]_0 ),
        .I1(\grdc.rd_data_count_i[4]_i_3_n_0 ),
        .I2(\reg_out_i_reg[4] [2]),
        .I3(Q[3]),
        .I4(\reg_out_i_reg[4] [1]),
        .I5(Q[2]),
        .O(\grdc.rd_data_count_i_reg[4] [0]));
  LUT6 #(
    .INIT(64'h1701FF7FE8FE0080)) 
    \grdc.rd_data_count_i[4]_i_2 
       (.I0(\grdc.rd_data_count_i[4]_i_3_n_0 ),
        .I1(\count_value_i_reg[1]_0 ),
        .I2(\reg_out_i_reg[4] [1]),
        .I3(Q[2]),
        .I4(\reg_out_i_reg[3]_0 ),
        .I5(\grdc.rd_data_count_i[4]_i_6_n_0 ),
        .O(\grdc.rd_data_count_i_reg[4] [1]));
  LUT3 #(
    .INIT(8'hD4)) 
    \grdc.rd_data_count_i[4]_i_3 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[1]_1 [1]),
        .I2(\reg_out_i_reg[4] [0]),
        .O(\grdc.rd_data_count_i[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[4]_i_6 
       (.I0(Q[3]),
        .I1(\reg_out_i_reg[4] [2]),
        .I2(\count_value_i_reg_n_0_[4] ),
        .I3(\reg_out_i_reg[4] [3]),
        .O(\grdc.rd_data_count_i[4]_i_6_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_23
   (D,
    Q,
    \reg_out_i_reg[2] ,
    wrst_busy,
    E,
    wr_clk);
  output [0:0]D;
  output [4:0]Q;
  input [2:0]\reg_out_i_reg[2] ;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire [2:0]\reg_out_i_reg[2] ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(wrst_busy));
  LUT6 #(
    .INIT(64'h4F04B0FBB0FB4F04)) 
    \gwdc.wr_data_count_i[2]_i_1 
       (.I0(Q[0]),
        .I1(\reg_out_i_reg[2] [0]),
        .I2(Q[1]),
        .I3(\reg_out_i_reg[2] [1]),
        .I4(\reg_out_i_reg[2] [2]),
        .I5(Q[2]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_31
   (D,
    Q,
    \grdc.rd_data_count_i_reg[4] ,
    E,
    src_in_bin,
    \reg_out_i_reg[3] ,
    ram_empty_i,
    rd_en,
    out,
    \count_value_i_reg[1]_0 ,
    \reg_out_i_reg[4] ,
    \reg_out_i_reg[3]_0 ,
    \count_value_i_reg[1]_1 ,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    rd_clk);
  output [1:0]D;
  output [3:0]Q;
  output [1:0]\grdc.rd_data_count_i_reg[4] ;
  output [0:0]E;
  output [3:0]src_in_bin;
  input [3:0]\reg_out_i_reg[3] ;
  input ram_empty_i;
  input rd_en;
  input [1:0]out;
  input \count_value_i_reg[1]_0 ;
  input [3:0]\reg_out_i_reg[4] ;
  input \reg_out_i_reg[3]_0 ;
  input [1:0]\count_value_i_reg[1]_1 ;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input rd_clk;

  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__4_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i_reg[1]_0 ;
  wire [1:0]\count_value_i_reg[1]_1 ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire \grdc.rd_data_count_i[4]_i_3_n_0 ;
  wire \grdc.rd_data_count_i[4]_i_6_n_0 ;
  wire [1:0]\grdc.rd_data_count_i_reg[4] ;
  wire [1:0]out;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [3:0]\reg_out_i_reg[3] ;
  wire \reg_out_i_reg[3]_0 ;
  wire [3:0]\reg_out_i_reg[4] ;
  wire [3:0]src_in_bin;

  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__4 
       (.I0(rd_en),
        .I1(out[0]),
        .I2(out[1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__3 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__4_n_0 ),
        .Q(Q[0]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  LUT6 #(
    .INIT(64'hFFFFEAFE00001501)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1 
       (.I0(Q[3]),
        .I1(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ),
        .I2(Q[1]),
        .I3(\count_value_i_reg[1]_1 [1]),
        .I4(Q[2]),
        .I5(\count_value_i_reg_n_0_[4] ),
        .O(src_in_bin[3]));
  LUT6 #(
    .INIT(64'hFBFBBAFB04044504)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2 
       (.I0(Q[2]),
        .I1(\count_value_i_reg[1]_1 [1]),
        .I2(Q[1]),
        .I3(\count_value_i_reg[1]_1 [0]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(src_in_bin[2]));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT5 #(
    .INIT(32'hB0FB4F04)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[1]_1 [0]),
        .I2(Q[1]),
        .I3(\count_value_i_reg[1]_1 [1]),
        .I4(Q[2]),
        .O(src_in_bin[1]));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[1]_1 [0]),
        .O(src_in_bin[0]));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[1]_1 [0]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_1 
       (.I0(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ),
        .I1(\reg_out_i_reg[3] [1]),
        .I2(Q[1]),
        .I3(\reg_out_i_reg[3] [2]),
        .I4(Q[2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h2BFF002BD400FFD4)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_1 
       (.I0(Q[1]),
        .I1(\reg_out_i_reg[3] [1]),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ),
        .I3(\reg_out_i_reg[3] [2]),
        .I4(Q[2]),
        .I5(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hDDDFDDDD44454444)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2 
       (.I0(Q[0]),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(out[0]),
        .I4(out[1]),
        .I5(\reg_out_i_reg[3] [0]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3 
       (.I0(Q[3]),
        .I1(\reg_out_i_reg[3] [3]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(E));
  LUT6 #(
    .INIT(64'h1EE1788787781EE1)) 
    \grdc.rd_data_count_i[3]_i_1 
       (.I0(\count_value_i_reg[1]_0 ),
        .I1(\grdc.rd_data_count_i[4]_i_3_n_0 ),
        .I2(\reg_out_i_reg[4] [2]),
        .I3(Q[3]),
        .I4(\reg_out_i_reg[4] [1]),
        .I5(Q[2]),
        .O(\grdc.rd_data_count_i_reg[4] [0]));
  LUT6 #(
    .INIT(64'h1701FF7FE8FE0080)) 
    \grdc.rd_data_count_i[4]_i_2 
       (.I0(\grdc.rd_data_count_i[4]_i_3_n_0 ),
        .I1(\count_value_i_reg[1]_0 ),
        .I2(\reg_out_i_reg[4] [1]),
        .I3(Q[2]),
        .I4(\reg_out_i_reg[3]_0 ),
        .I5(\grdc.rd_data_count_i[4]_i_6_n_0 ),
        .O(\grdc.rd_data_count_i_reg[4] [1]));
  LUT3 #(
    .INIT(8'hD4)) 
    \grdc.rd_data_count_i[4]_i_3 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[1]_1 [1]),
        .I2(\reg_out_i_reg[4] [0]),
        .O(\grdc.rd_data_count_i[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[4]_i_6 
       (.I0(Q[3]),
        .I1(\reg_out_i_reg[4] [2]),
        .I2(\count_value_i_reg_n_0_[4] ),
        .I3(\reg_out_i_reg[4] [3]),
        .O(\grdc.rd_data_count_i[4]_i_6_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_34
   (D,
    Q,
    \reg_out_i_reg[2] ,
    wrst_busy,
    E,
    wr_clk);
  output [0:0]D;
  output [4:0]Q;
  input [2:0]\reg_out_i_reg[2] ;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire [2:0]\reg_out_i_reg[2] ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(wrst_busy));
  LUT6 #(
    .INIT(64'h4F04B0FBB0FB4F04)) 
    \gwdc.wr_data_count_i[2]_i_1 
       (.I0(Q[0]),
        .I1(\reg_out_i_reg[2] [0]),
        .I2(Q[1]),
        .I3(\reg_out_i_reg[2] [1]),
        .I4(\reg_out_i_reg[2] [2]),
        .I5(Q[2]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_42
   (D,
    Q,
    \grdc.rd_data_count_i_reg[4] ,
    E,
    src_in_bin,
    \reg_out_i_reg[3] ,
    ram_empty_i,
    rd_en,
    out,
    \count_value_i_reg[1]_0 ,
    \reg_out_i_reg[4] ,
    \reg_out_i_reg[3]_0 ,
    \count_value_i_reg[1]_1 ,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    rd_clk);
  output [1:0]D;
  output [3:0]Q;
  output [1:0]\grdc.rd_data_count_i_reg[4] ;
  output [0:0]E;
  output [3:0]src_in_bin;
  input [3:0]\reg_out_i_reg[3] ;
  input ram_empty_i;
  input rd_en;
  input [1:0]out;
  input \count_value_i_reg[1]_0 ;
  input [3:0]\reg_out_i_reg[4] ;
  input \reg_out_i_reg[3]_0 ;
  input [1:0]\count_value_i_reg[1]_1 ;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input rd_clk;

  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__4_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i_reg[1]_0 ;
  wire [1:0]\count_value_i_reg[1]_1 ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire \grdc.rd_data_count_i[4]_i_3_n_0 ;
  wire \grdc.rd_data_count_i[4]_i_6_n_0 ;
  wire [1:0]\grdc.rd_data_count_i_reg[4] ;
  wire [1:0]out;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [3:0]\reg_out_i_reg[3] ;
  wire \reg_out_i_reg[3]_0 ;
  wire [3:0]\reg_out_i_reg[4] ;
  wire [3:0]src_in_bin;

  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__4 
       (.I0(rd_en),
        .I1(out[0]),
        .I2(out[1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__3 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__4_n_0 ),
        .Q(Q[0]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  LUT6 #(
    .INIT(64'hFFFFEAFE00001501)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1 
       (.I0(Q[3]),
        .I1(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ),
        .I2(Q[1]),
        .I3(\count_value_i_reg[1]_1 [1]),
        .I4(Q[2]),
        .I5(\count_value_i_reg_n_0_[4] ),
        .O(src_in_bin[3]));
  LUT6 #(
    .INIT(64'hFBFBBAFB04044504)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2 
       (.I0(Q[2]),
        .I1(\count_value_i_reg[1]_1 [1]),
        .I2(Q[1]),
        .I3(\count_value_i_reg[1]_1 [0]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(src_in_bin[2]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT5 #(
    .INIT(32'hB0FB4F04)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[1]_1 [0]),
        .I2(Q[1]),
        .I3(\count_value_i_reg[1]_1 [1]),
        .I4(Q[2]),
        .O(src_in_bin[1]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[1]_1 [0]),
        .O(src_in_bin[0]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[1]_1 [0]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_1 
       (.I0(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ),
        .I1(\reg_out_i_reg[3] [1]),
        .I2(Q[1]),
        .I3(\reg_out_i_reg[3] [2]),
        .I4(Q[2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h2BFF002BD400FFD4)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_1 
       (.I0(Q[1]),
        .I1(\reg_out_i_reg[3] [1]),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ),
        .I3(\reg_out_i_reg[3] [2]),
        .I4(Q[2]),
        .I5(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hDDDFDDDD44454444)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2 
       (.I0(Q[0]),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(out[0]),
        .I4(out[1]),
        .I5(\reg_out_i_reg[3] [0]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3 
       (.I0(Q[3]),
        .I1(\reg_out_i_reg[3] [3]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(E));
  LUT6 #(
    .INIT(64'h1EE1788787781EE1)) 
    \grdc.rd_data_count_i[3]_i_1 
       (.I0(\count_value_i_reg[1]_0 ),
        .I1(\grdc.rd_data_count_i[4]_i_3_n_0 ),
        .I2(\reg_out_i_reg[4] [2]),
        .I3(Q[3]),
        .I4(\reg_out_i_reg[4] [1]),
        .I5(Q[2]),
        .O(\grdc.rd_data_count_i_reg[4] [0]));
  LUT6 #(
    .INIT(64'h1701FF7FE8FE0080)) 
    \grdc.rd_data_count_i[4]_i_2 
       (.I0(\grdc.rd_data_count_i[4]_i_3_n_0 ),
        .I1(\count_value_i_reg[1]_0 ),
        .I2(\reg_out_i_reg[4] [1]),
        .I3(Q[2]),
        .I4(\reg_out_i_reg[3]_0 ),
        .I5(\grdc.rd_data_count_i[4]_i_6_n_0 ),
        .O(\grdc.rd_data_count_i_reg[4] [1]));
  LUT3 #(
    .INIT(8'hD4)) 
    \grdc.rd_data_count_i[4]_i_3 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[1]_1 [1]),
        .I2(\reg_out_i_reg[4] [0]),
        .O(\grdc.rd_data_count_i[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[4]_i_6 
       (.I0(Q[3]),
        .I1(\reg_out_i_reg[4] [2]),
        .I2(\count_value_i_reg_n_0_[4] ),
        .I3(\reg_out_i_reg[4] [3]),
        .O(\grdc.rd_data_count_i[4]_i_6_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_45
   (D,
    Q,
    \reg_out_i_reg[2] ,
    wrst_busy,
    E,
    wr_clk);
  output [0:0]D;
  output [4:0]Q;
  input [2:0]\reg_out_i_reg[2] ;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire [2:0]\reg_out_i_reg[2] ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(wrst_busy));
  LUT6 #(
    .INIT(64'h4F04B0FBB0FB4F04)) 
    \gwdc.wr_data_count_i[2]_i_1 
       (.I0(Q[0]),
        .I1(\reg_out_i_reg[2] [0]),
        .I2(Q[1]),
        .I3(\reg_out_i_reg[2] [1]),
        .I4(\reg_out_i_reg[2] [2]),
        .I5(Q[2]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_53
   (D,
    Q,
    \grdc.rd_data_count_i_reg[4] ,
    E,
    src_in_bin,
    \reg_out_i_reg[3] ,
    ram_empty_i,
    rd_en,
    out,
    \count_value_i_reg[1]_0 ,
    \reg_out_i_reg[4] ,
    \reg_out_i_reg[3]_0 ,
    \count_value_i_reg[1]_1 ,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    rd_clk);
  output [1:0]D;
  output [3:0]Q;
  output [1:0]\grdc.rd_data_count_i_reg[4] ;
  output [0:0]E;
  output [3:0]src_in_bin;
  input [3:0]\reg_out_i_reg[3] ;
  input ram_empty_i;
  input rd_en;
  input [1:0]out;
  input \count_value_i_reg[1]_0 ;
  input [3:0]\reg_out_i_reg[4] ;
  input \reg_out_i_reg[3]_0 ;
  input [1:0]\count_value_i_reg[1]_1 ;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input rd_clk;

  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__4_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i_reg[1]_0 ;
  wire [1:0]\count_value_i_reg[1]_1 ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire \grdc.rd_data_count_i[4]_i_3_n_0 ;
  wire \grdc.rd_data_count_i[4]_i_6_n_0 ;
  wire [1:0]\grdc.rd_data_count_i_reg[4] ;
  wire [1:0]out;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [3:0]\reg_out_i_reg[3] ;
  wire \reg_out_i_reg[3]_0 ;
  wire [3:0]\reg_out_i_reg[4] ;
  wire [3:0]src_in_bin;

  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__4 
       (.I0(rd_en),
        .I1(out[0]),
        .I2(out[1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__3 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__4_n_0 ),
        .Q(Q[0]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  LUT6 #(
    .INIT(64'hFFFFEAFE00001501)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1 
       (.I0(Q[3]),
        .I1(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ),
        .I2(Q[1]),
        .I3(\count_value_i_reg[1]_1 [1]),
        .I4(Q[2]),
        .I5(\count_value_i_reg_n_0_[4] ),
        .O(src_in_bin[3]));
  LUT6 #(
    .INIT(64'hFBFBBAFB04044504)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2 
       (.I0(Q[2]),
        .I1(\count_value_i_reg[1]_1 [1]),
        .I2(Q[1]),
        .I3(\count_value_i_reg[1]_1 [0]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(src_in_bin[2]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hB0FB4F04)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[1]_1 [0]),
        .I2(Q[1]),
        .I3(\count_value_i_reg[1]_1 [1]),
        .I4(Q[2]),
        .O(src_in_bin[1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[1]_1 [0]),
        .O(src_in_bin[0]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[1]_1 [0]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_1 
       (.I0(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ),
        .I1(\reg_out_i_reg[3] [1]),
        .I2(Q[1]),
        .I3(\reg_out_i_reg[3] [2]),
        .I4(Q[2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h2BFF002BD400FFD4)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_1 
       (.I0(Q[1]),
        .I1(\reg_out_i_reg[3] [1]),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ),
        .I3(\reg_out_i_reg[3] [2]),
        .I4(Q[2]),
        .I5(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hDDDFDDDD44454444)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2 
       (.I0(Q[0]),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(out[0]),
        .I4(out[1]),
        .I5(\reg_out_i_reg[3] [0]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3 
       (.I0(Q[3]),
        .I1(\reg_out_i_reg[3] [3]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(E));
  LUT6 #(
    .INIT(64'h1EE1788787781EE1)) 
    \grdc.rd_data_count_i[3]_i_1 
       (.I0(\count_value_i_reg[1]_0 ),
        .I1(\grdc.rd_data_count_i[4]_i_3_n_0 ),
        .I2(\reg_out_i_reg[4] [2]),
        .I3(Q[3]),
        .I4(\reg_out_i_reg[4] [1]),
        .I5(Q[2]),
        .O(\grdc.rd_data_count_i_reg[4] [0]));
  LUT6 #(
    .INIT(64'h1701FF7FE8FE0080)) 
    \grdc.rd_data_count_i[4]_i_2 
       (.I0(\grdc.rd_data_count_i[4]_i_3_n_0 ),
        .I1(\count_value_i_reg[1]_0 ),
        .I2(\reg_out_i_reg[4] [1]),
        .I3(Q[2]),
        .I4(\reg_out_i_reg[3]_0 ),
        .I5(\grdc.rd_data_count_i[4]_i_6_n_0 ),
        .O(\grdc.rd_data_count_i_reg[4] [1]));
  LUT3 #(
    .INIT(8'hD4)) 
    \grdc.rd_data_count_i[4]_i_3 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[1]_1 [1]),
        .I2(\reg_out_i_reg[4] [0]),
        .O(\grdc.rd_data_count_i[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[4]_i_6 
       (.I0(Q[3]),
        .I1(\reg_out_i_reg[4] [2]),
        .I2(\count_value_i_reg_n_0_[4] ),
        .I3(\reg_out_i_reg[4] [3]),
        .O(\grdc.rd_data_count_i[4]_i_6_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_56
   (D,
    Q,
    \reg_out_i_reg[2] ,
    wrst_busy,
    E,
    wr_clk);
  output [0:0]D;
  output [4:0]Q;
  input [2:0]\reg_out_i_reg[2] ;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire [2:0]\reg_out_i_reg[2] ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(wrst_busy));
  LUT6 #(
    .INIT(64'h4F04B0FBB0FB4F04)) 
    \gwdc.wr_data_count_i[2]_i_1 
       (.I0(Q[0]),
        .I1(\reg_out_i_reg[2] [0]),
        .I2(Q[1]),
        .I3(\reg_out_i_reg[2] [1]),
        .I4(\reg_out_i_reg[2] [2]),
        .I5(Q[2]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_64
   (D,
    Q,
    \grdc.rd_data_count_i_reg[4] ,
    E,
    src_in_bin,
    \reg_out_i_reg[3] ,
    ram_empty_i,
    rd_en,
    out,
    \count_value_i_reg[1]_0 ,
    \reg_out_i_reg[4] ,
    \reg_out_i_reg[3]_0 ,
    \count_value_i_reg[1]_1 ,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    rd_clk);
  output [1:0]D;
  output [3:0]Q;
  output [1:0]\grdc.rd_data_count_i_reg[4] ;
  output [0:0]E;
  output [3:0]src_in_bin;
  input [3:0]\reg_out_i_reg[3] ;
  input ram_empty_i;
  input rd_en;
  input [1:0]out;
  input \count_value_i_reg[1]_0 ;
  input [3:0]\reg_out_i_reg[4] ;
  input \reg_out_i_reg[3]_0 ;
  input [1:0]\count_value_i_reg[1]_1 ;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input rd_clk;

  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__4_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i_reg[1]_0 ;
  wire [1:0]\count_value_i_reg[1]_1 ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire \grdc.rd_data_count_i[4]_i_3_n_0 ;
  wire \grdc.rd_data_count_i[4]_i_6_n_0 ;
  wire [1:0]\grdc.rd_data_count_i_reg[4] ;
  wire [1:0]out;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [3:0]\reg_out_i_reg[3] ;
  wire \reg_out_i_reg[3]_0 ;
  wire [3:0]\reg_out_i_reg[4] ;
  wire [3:0]src_in_bin;

  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__4 
       (.I0(rd_en),
        .I1(out[0]),
        .I2(out[1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__3 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__4_n_0 ),
        .Q(Q[0]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  LUT6 #(
    .INIT(64'hFFFFEAFE00001501)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1 
       (.I0(Q[3]),
        .I1(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ),
        .I2(Q[1]),
        .I3(\count_value_i_reg[1]_1 [1]),
        .I4(Q[2]),
        .I5(\count_value_i_reg_n_0_[4] ),
        .O(src_in_bin[3]));
  LUT6 #(
    .INIT(64'hFBFBBAFB04044504)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2 
       (.I0(Q[2]),
        .I1(\count_value_i_reg[1]_1 [1]),
        .I2(Q[1]),
        .I3(\count_value_i_reg[1]_1 [0]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(src_in_bin[2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hB0FB4F04)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[1]_1 [0]),
        .I2(Q[1]),
        .I3(\count_value_i_reg[1]_1 [1]),
        .I4(Q[2]),
        .O(src_in_bin[1]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[1]_1 [0]),
        .O(src_in_bin[0]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[1]_1 [0]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_1 
       (.I0(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ),
        .I1(\reg_out_i_reg[3] [1]),
        .I2(Q[1]),
        .I3(\reg_out_i_reg[3] [2]),
        .I4(Q[2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h2BFF002BD400FFD4)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_1 
       (.I0(Q[1]),
        .I1(\reg_out_i_reg[3] [1]),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ),
        .I3(\reg_out_i_reg[3] [2]),
        .I4(Q[2]),
        .I5(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hDDDFDDDD44454444)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2 
       (.I0(Q[0]),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(out[0]),
        .I4(out[1]),
        .I5(\reg_out_i_reg[3] [0]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3 
       (.I0(Q[3]),
        .I1(\reg_out_i_reg[3] [3]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(E));
  LUT6 #(
    .INIT(64'h1EE1788787781EE1)) 
    \grdc.rd_data_count_i[3]_i_1 
       (.I0(\count_value_i_reg[1]_0 ),
        .I1(\grdc.rd_data_count_i[4]_i_3_n_0 ),
        .I2(\reg_out_i_reg[4] [2]),
        .I3(Q[3]),
        .I4(\reg_out_i_reg[4] [1]),
        .I5(Q[2]),
        .O(\grdc.rd_data_count_i_reg[4] [0]));
  LUT6 #(
    .INIT(64'h1701FF7FE8FE0080)) 
    \grdc.rd_data_count_i[4]_i_2 
       (.I0(\grdc.rd_data_count_i[4]_i_3_n_0 ),
        .I1(\count_value_i_reg[1]_0 ),
        .I2(\reg_out_i_reg[4] [1]),
        .I3(Q[2]),
        .I4(\reg_out_i_reg[3]_0 ),
        .I5(\grdc.rd_data_count_i[4]_i_6_n_0 ),
        .O(\grdc.rd_data_count_i_reg[4] [1]));
  LUT3 #(
    .INIT(8'hD4)) 
    \grdc.rd_data_count_i[4]_i_3 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[1]_1 [1]),
        .I2(\reg_out_i_reg[4] [0]),
        .O(\grdc.rd_data_count_i[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[4]_i_6 
       (.I0(Q[3]),
        .I1(\reg_out_i_reg[4] [2]),
        .I2(\count_value_i_reg_n_0_[4] ),
        .I3(\reg_out_i_reg[4] [3]),
        .O(\grdc.rd_data_count_i[4]_i_6_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_67
   (D,
    Q,
    \reg_out_i_reg[2] ,
    wrst_busy,
    E,
    wr_clk);
  output [0:0]D;
  output [4:0]Q;
  input [2:0]\reg_out_i_reg[2] ;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire [2:0]\reg_out_i_reg[2] ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(wrst_busy));
  LUT6 #(
    .INIT(64'h4F04B0FBB0FB4F04)) 
    \gwdc.wr_data_count_i[2]_i_1 
       (.I0(Q[0]),
        .I1(\reg_out_i_reg[2] [0]),
        .I2(Q[1]),
        .I3(\reg_out_i_reg[2] [1]),
        .I4(\reg_out_i_reg[2] [2]),
        .I5(Q[2]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_9
   (D,
    Q,
    \grdc.rd_data_count_i_reg[4] ,
    E,
    src_in_bin,
    \reg_out_i_reg[3] ,
    ram_empty_i,
    rd_en,
    out,
    \count_value_i_reg[1]_0 ,
    \reg_out_i_reg[4] ,
    \reg_out_i_reg[3]_0 ,
    \count_value_i_reg[1]_1 ,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    rd_clk);
  output [1:0]D;
  output [3:0]Q;
  output [1:0]\grdc.rd_data_count_i_reg[4] ;
  output [0:0]E;
  output [3:0]src_in_bin;
  input [3:0]\reg_out_i_reg[3] ;
  input ram_empty_i;
  input rd_en;
  input [1:0]out;
  input \count_value_i_reg[1]_0 ;
  input [3:0]\reg_out_i_reg[4] ;
  input \reg_out_i_reg[3]_0 ;
  input [1:0]\count_value_i_reg[1]_1 ;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input rd_clk;

  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__4_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i_reg[1]_0 ;
  wire [1:0]\count_value_i_reg[1]_1 ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire \grdc.rd_data_count_i[4]_i_3_n_0 ;
  wire \grdc.rd_data_count_i[4]_i_6_n_0 ;
  wire [1:0]\grdc.rd_data_count_i_reg[4] ;
  wire [1:0]out;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [3:0]\reg_out_i_reg[3] ;
  wire \reg_out_i_reg[3]_0 ;
  wire [3:0]\reg_out_i_reg[4] ;
  wire [3:0]src_in_bin;

  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__4 
       (.I0(rd_en),
        .I1(out[0]),
        .I2(out[1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__3 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__4_n_0 ),
        .Q(Q[0]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  LUT6 #(
    .INIT(64'hFFFFEAFE00001501)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1 
       (.I0(Q[3]),
        .I1(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ),
        .I2(Q[1]),
        .I3(\count_value_i_reg[1]_1 [1]),
        .I4(Q[2]),
        .I5(\count_value_i_reg_n_0_[4] ),
        .O(src_in_bin[3]));
  LUT6 #(
    .INIT(64'hFBFBBAFB04044504)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2 
       (.I0(Q[2]),
        .I1(\count_value_i_reg[1]_1 [1]),
        .I2(Q[1]),
        .I3(\count_value_i_reg[1]_1 [0]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(src_in_bin[2]));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT5 #(
    .INIT(32'hB0FB4F04)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[1]_1 [0]),
        .I2(Q[1]),
        .I3(\count_value_i_reg[1]_1 [1]),
        .I4(Q[2]),
        .O(src_in_bin[1]));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[1]_1 [0]),
        .O(src_in_bin[0]));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[1]_1 [0]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_1 
       (.I0(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ),
        .I1(\reg_out_i_reg[3] [1]),
        .I2(Q[1]),
        .I3(\reg_out_i_reg[3] [2]),
        .I4(Q[2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h2BFF002BD400FFD4)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_1 
       (.I0(Q[1]),
        .I1(\reg_out_i_reg[3] [1]),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ),
        .I3(\reg_out_i_reg[3] [2]),
        .I4(Q[2]),
        .I5(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hDDDFDDDD44454444)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2 
       (.I0(Q[0]),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(out[0]),
        .I4(out[1]),
        .I5(\reg_out_i_reg[3] [0]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3 
       (.I0(Q[3]),
        .I1(\reg_out_i_reg[3] [3]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(E));
  LUT6 #(
    .INIT(64'h1EE1788787781EE1)) 
    \grdc.rd_data_count_i[3]_i_1 
       (.I0(\count_value_i_reg[1]_0 ),
        .I1(\grdc.rd_data_count_i[4]_i_3_n_0 ),
        .I2(\reg_out_i_reg[4] [2]),
        .I3(Q[3]),
        .I4(\reg_out_i_reg[4] [1]),
        .I5(Q[2]),
        .O(\grdc.rd_data_count_i_reg[4] [0]));
  LUT6 #(
    .INIT(64'h1701FF7FE8FE0080)) 
    \grdc.rd_data_count_i[4]_i_2 
       (.I0(\grdc.rd_data_count_i[4]_i_3_n_0 ),
        .I1(\count_value_i_reg[1]_0 ),
        .I2(\reg_out_i_reg[4] [1]),
        .I3(Q[2]),
        .I4(\reg_out_i_reg[3]_0 ),
        .I5(\grdc.rd_data_count_i[4]_i_6_n_0 ),
        .O(\grdc.rd_data_count_i_reg[4] [1]));
  LUT3 #(
    .INIT(8'hD4)) 
    \grdc.rd_data_count_i[4]_i_3 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[1]_1 [1]),
        .I2(\reg_out_i_reg[4] [0]),
        .O(\grdc.rd_data_count_i[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[4]_i_6 
       (.I0(Q[3]),
        .I1(\reg_out_i_reg[4] [2]),
        .I2(\count_value_i_reg_n_0_[4] ),
        .I3(\reg_out_i_reg[4] [3]),
        .O(\grdc.rd_data_count_i[4]_i_6_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1
   (Q,
    out,
    rd_en,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    E,
    rd_clk);
  output [3:0]Q;
  input [1:0]out;
  input rd_en;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input [0:0]E;
  input rd_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire [1:0]out;
  wire rd_clk;
  wire rd_en;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(out[0]),
        .I2(out[1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_10
   (Q,
    out,
    rd_en,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    E,
    rd_clk);
  output [3:0]Q;
  input [1:0]out;
  input rd_en;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input [0:0]E;
  input rd_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire [1:0]out;
  wire rd_clk;
  wire rd_en;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(out[0]),
        .I2(out[1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_13
   (Q,
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ,
    \reg_out_i_reg[3] ,
    wrst_busy,
    E,
    wr_clk);
  output [3:0]Q;
  output \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ;
  input [0:0]\reg_out_i_reg[3] ;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ;
  wire [0:0]\reg_out_i_reg[3] ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3 
       (.I0(Q[3]),
        .I1(\reg_out_i_reg[3] ),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_21
   (Q,
    out,
    rd_en,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    E,
    rd_clk);
  output [3:0]Q;
  input [1:0]out;
  input rd_en;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input [0:0]E;
  input rd_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire [1:0]out;
  wire rd_clk;
  wire rd_en;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(out[0]),
        .I2(out[1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_24
   (Q,
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ,
    \reg_out_i_reg[3] ,
    wrst_busy,
    E,
    wr_clk);
  output [3:0]Q;
  output \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ;
  input [0:0]\reg_out_i_reg[3] ;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ;
  wire [0:0]\reg_out_i_reg[3] ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3 
       (.I0(Q[3]),
        .I1(\reg_out_i_reg[3] ),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_3
   (Q,
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ,
    \reg_out_i_reg[3] ,
    wrst_busy,
    E,
    wr_clk);
  output [3:0]Q;
  output \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ;
  input [0:0]\reg_out_i_reg[3] ;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ;
  wire [0:0]\reg_out_i_reg[3] ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3 
       (.I0(Q[3]),
        .I1(\reg_out_i_reg[3] ),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_32
   (Q,
    out,
    rd_en,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    E,
    rd_clk);
  output [3:0]Q;
  input [1:0]out;
  input rd_en;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input [0:0]E;
  input rd_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire [1:0]out;
  wire rd_clk;
  wire rd_en;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(out[0]),
        .I2(out[1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_35
   (Q,
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ,
    \reg_out_i_reg[3] ,
    wrst_busy,
    E,
    wr_clk);
  output [3:0]Q;
  output \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ;
  input [0:0]\reg_out_i_reg[3] ;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ;
  wire [0:0]\reg_out_i_reg[3] ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3 
       (.I0(Q[3]),
        .I1(\reg_out_i_reg[3] ),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_43
   (Q,
    out,
    rd_en,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    E,
    rd_clk);
  output [3:0]Q;
  input [1:0]out;
  input rd_en;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input [0:0]E;
  input rd_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire [1:0]out;
  wire rd_clk;
  wire rd_en;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(out[0]),
        .I2(out[1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_46
   (Q,
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ,
    \reg_out_i_reg[3] ,
    wrst_busy,
    E,
    wr_clk);
  output [3:0]Q;
  output \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ;
  input [0:0]\reg_out_i_reg[3] ;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ;
  wire [0:0]\reg_out_i_reg[3] ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3 
       (.I0(Q[3]),
        .I1(\reg_out_i_reg[3] ),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_54
   (Q,
    out,
    rd_en,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    E,
    rd_clk);
  output [3:0]Q;
  input [1:0]out;
  input rd_en;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input [0:0]E;
  input rd_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire [1:0]out;
  wire rd_clk;
  wire rd_en;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(out[0]),
        .I2(out[1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_57
   (Q,
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ,
    \reg_out_i_reg[3] ,
    wrst_busy,
    E,
    wr_clk);
  output [3:0]Q;
  output \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ;
  input [0:0]\reg_out_i_reg[3] ;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ;
  wire [0:0]\reg_out_i_reg[3] ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3 
       (.I0(Q[3]),
        .I1(\reg_out_i_reg[3] ),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_65
   (Q,
    out,
    rd_en,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    E,
    rd_clk);
  output [3:0]Q;
  input [1:0]out;
  input rd_en;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input [0:0]E;
  input rd_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire [1:0]out;
  wire rd_clk;
  wire rd_en;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(out[0]),
        .I2(out[1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_68
   (Q,
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ,
    \reg_out_i_reg[3] ,
    wrst_busy,
    E,
    wr_clk);
  output [3:0]Q;
  output \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ;
  input [0:0]\reg_out_i_reg[3] ;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ;
  wire [0:0]\reg_out_i_reg[3] ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3 
       (.I0(Q[3]),
        .I1(\reg_out_i_reg[3] ),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2
   (Q,
    wrst_busy,
    E,
    wr_clk);
  output [3:0]Q;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_14
   (Q,
    wrst_busy,
    E,
    wr_clk);
  output [3:0]Q;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_25
   (Q,
    wrst_busy,
    E,
    wr_clk);
  output [3:0]Q;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_36
   (Q,
    wrst_busy,
    E,
    wr_clk);
  output [3:0]Q;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_47
   (Q,
    wrst_busy,
    E,
    wr_clk);
  output [3:0]Q;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_58
   (Q,
    wrst_busy,
    E,
    wr_clk);
  output [3:0]Q;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_69
   (Q,
    wrst_busy,
    E,
    wr_clk);
  output [3:0]Q;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async
   (empty,
    \depth_m1_reg[2] ,
    \depth_m1_reg[3] ,
    \depth_m1_reg[6] ,
    \depth_m1_reg[7] ,
    \depth_m1_reg[8] ,
    \depth_m1_reg[10] ,
    \depth_m1_reg[9] ,
    D,
    \depth_m1_reg[1] ,
    \depth_m1_reg[0] ,
    s_axi_aclk,
    wr_en,
    din,
    acc_aclk,
    rd_en);
  output empty;
  output \depth_m1_reg[2] ;
  output \depth_m1_reg[3] ;
  output \depth_m1_reg[6] ;
  output \depth_m1_reg[7] ;
  output \depth_m1_reg[8] ;
  output \depth_m1_reg[10] ;
  output \depth_m1_reg[9] ;
  output [1:0]D;
  output \depth_m1_reg[1] ;
  output \depth_m1_reg[0] ;
  input s_axi_aclk;
  input wr_en;
  input [31:0]din;
  input acc_aclk;
  input rd_en;

  wire [1:0]D;
  wire acc_aclk;
  wire \depth_m1[10]_i_3_n_0 ;
  wire \depth_m1[5]_i_3_n_0 ;
  wire \depth_m1_reg[0] ;
  wire \depth_m1_reg[10] ;
  wire \depth_m1_reg[1] ;
  wire \depth_m1_reg[2] ;
  wire \depth_m1_reg[3] ;
  wire \depth_m1_reg[6] ;
  wire \depth_m1_reg[7] ;
  wire \depth_m1_reg[8] ;
  wire \depth_m1_reg[9] ;
  wire [31:0]din;
  wire empty;
  wire [10:0]\fifo_depth[0]_2 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_0 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_10 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_11 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_12 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_13 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_14 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_15 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_16 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_17 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_18 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_19 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_2 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_20 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_21 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_22 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_23 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_24 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_25 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_26 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_27 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_28 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_29 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_3 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_30 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_31 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_4 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_44 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_45 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_46 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_47 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_48 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_49 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_5 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_50 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_51 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_52 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_53 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_54 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_6 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_7 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_8 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_9 ;
  wire rd_en;
  wire s_axi_aclk;
  wire wr_en;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \depth_m1[0]_i_1 
       (.I0(\fifo_depth[0]_2 [0]),
        .O(\depth_m1_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \depth_m1[10]_i_2 
       (.I0(\fifo_depth[0]_2 [6]),
        .I1(\depth_m1[10]_i_3_n_0 ),
        .I2(\fifo_depth[0]_2 [7]),
        .I3(\fifo_depth[0]_2 [8]),
        .I4(\fifo_depth[0]_2 [9]),
        .I5(\fifo_depth[0]_2 [10]),
        .O(\depth_m1_reg[10] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \depth_m1[10]_i_3 
       (.I0(\fifo_depth[0]_2 [4]),
        .I1(\fifo_depth[0]_2 [2]),
        .I2(\fifo_depth[0]_2 [0]),
        .I3(\fifo_depth[0]_2 [1]),
        .I4(\fifo_depth[0]_2 [3]),
        .I5(\fifo_depth[0]_2 [5]),
        .O(\depth_m1[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \depth_m1[1]_i_1 
       (.I0(\fifo_depth[0]_2 [0]),
        .I1(\fifo_depth[0]_2 [1]),
        .O(\depth_m1_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \depth_m1[2]_i_1 
       (.I0(\fifo_depth[0]_2 [1]),
        .I1(\fifo_depth[0]_2 [0]),
        .I2(\fifo_depth[0]_2 [2]),
        .O(\depth_m1_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \depth_m1[3]_i_1 
       (.I0(\fifo_depth[0]_2 [2]),
        .I1(\fifo_depth[0]_2 [0]),
        .I2(\fifo_depth[0]_2 [1]),
        .I3(\fifo_depth[0]_2 [3]),
        .O(\depth_m1_reg[3] ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA9)) 
    \depth_m1[4]_i_1 
       (.I0(\fifo_depth[0]_2 [4]),
        .I1(\fifo_depth[0]_2 [2]),
        .I2(\fifo_depth[0]_2 [0]),
        .I3(\fifo_depth[0]_2 [1]),
        .I4(\fifo_depth[0]_2 [3]),
        .I5(empty),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h09)) 
    \depth_m1[5]_i_2 
       (.I0(\fifo_depth[0]_2 [5]),
        .I1(\depth_m1[5]_i_3_n_0 ),
        .I2(empty),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \depth_m1[5]_i_3 
       (.I0(\fifo_depth[0]_2 [3]),
        .I1(\fifo_depth[0]_2 [1]),
        .I2(\fifo_depth[0]_2 [0]),
        .I3(\fifo_depth[0]_2 [2]),
        .I4(\fifo_depth[0]_2 [4]),
        .O(\depth_m1[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \depth_m1[6]_i_1 
       (.I0(\depth_m1[10]_i_3_n_0 ),
        .I1(\fifo_depth[0]_2 [6]),
        .O(\depth_m1_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \depth_m1[7]_i_1 
       (.I0(\fifo_depth[0]_2 [6]),
        .I1(\depth_m1[10]_i_3_n_0 ),
        .I2(\fifo_depth[0]_2 [7]),
        .O(\depth_m1_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \depth_m1[8]_i_1 
       (.I0(\fifo_depth[0]_2 [7]),
        .I1(\depth_m1[10]_i_3_n_0 ),
        .I2(\fifo_depth[0]_2 [6]),
        .I3(\fifo_depth[0]_2 [8]),
        .O(\depth_m1_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \depth_m1[9]_i_1 
       (.I0(\fifo_depth[0]_2 [8]),
        .I1(\fifo_depth[0]_2 [6]),
        .I2(\depth_m1[10]_i_3_n_0 ),
        .I3(\fifo_depth[0]_2 [7]),
        .I4(\fifo_depth[0]_2 [9]),
        .O(\depth_m1_reg[9] ));
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0000011100000111" *) 
  (* EN_AE = "1'b0" *) 
  (* EN_AF = "1'b0" *) 
  (* EN_DVLD = "1'b0" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b0" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "1" *) 
  (* FIFO_MEM_TYPE = "1" *) 
  (* FIFO_READ_DEPTH = "16" *) 
  (* FIFO_READ_LATENCY = "1" *) 
  (* FIFO_SIZE = "512" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* FULL_RST_VAL = "1'b0" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "11" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "11" *) 
  (* PF_THRESH_MIN = "7" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "5" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "32" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0707" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "32" *) 
  (* WR_DATA_COUNT_WIDTH = "4" *) 
  (* WR_DC_WIDTH_EXT = "5" *) 
  (* WR_PNTR_WIDTH = "4" *) 
  (* WR_RD_RATIO = "0" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base \gnuram_async_fifo.xpm_fifo_base_inst 
       (.almost_empty(\gnuram_async_fifo.xpm_fifo_base_inst_n_51 ),
        .almost_full(\gnuram_async_fifo.xpm_fifo_base_inst_n_9 ),
        .data_valid(\gnuram_async_fifo.xpm_fifo_base_inst_n_52 ),
        .dbiterr(\gnuram_async_fifo.xpm_fifo_base_inst_n_54 ),
        .din(din),
        .dout({\gnuram_async_fifo.xpm_fifo_base_inst_n_11 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_12 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_13 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_14 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_15 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_16 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_17 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_18 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_19 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_20 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_21 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_22 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_23 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_24 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_25 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_26 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_27 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_28 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_29 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_30 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_31 ,\fifo_depth[0]_2 }),
        .empty(empty),
        .full(\gnuram_async_fifo.xpm_fifo_base_inst_n_0 ),
        .full_n(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\gnuram_async_fifo.xpm_fifo_base_inst_n_7 ),
        .prog_empty(\gnuram_async_fifo.xpm_fifo_base_inst_n_44 ),
        .prog_full(\gnuram_async_fifo.xpm_fifo_base_inst_n_2 ),
        .rd_clk(acc_aclk),
        .rd_data_count({\gnuram_async_fifo.xpm_fifo_base_inst_n_45 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_46 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_47 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_48 }),
        .rd_en(rd_en),
        .rd_rst_busy(\gnuram_async_fifo.xpm_fifo_base_inst_n_50 ),
        .rst(1'b0),
        .sbiterr(\gnuram_async_fifo.xpm_fifo_base_inst_n_53 ),
        .sleep(1'b0),
        .underflow(\gnuram_async_fifo.xpm_fifo_base_inst_n_49 ),
        .wr_ack(\gnuram_async_fifo.xpm_fifo_base_inst_n_10 ),
        .wr_clk(s_axi_aclk),
        .wr_data_count({\gnuram_async_fifo.xpm_fifo_base_inst_n_3 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_4 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_5 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_6 }),
        .wr_en(wr_en),
        .wr_rst_busy(\gnuram_async_fifo.xpm_fifo_base_inst_n_8 ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_async" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0
   (dout,
    empty,
    acc_aclk,
    ap_done,
    s_axi_aclk,
    rd_en);
  output [0:0]dout;
  output empty;
  input acc_aclk;
  input ap_done;
  input s_axi_aclk;
  input rd_en;

  wire acc_aclk;
  wire ap_done;
  wire [0:0]dout;
  wire empty;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_0 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_10 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_13 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_14 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_15 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_16 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_17 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_18 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_19 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_2 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_20 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_21 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_22 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_23 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_3 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_4 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_5 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_6 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_7 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_8 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_9 ;
  wire rd_en;
  wire s_axi_aclk;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ;

  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0000011100000111" *) 
  (* EN_AE = "1'b0" *) 
  (* EN_AF = "1'b0" *) 
  (* EN_DVLD = "1'b0" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b0" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "1" *) 
  (* FIFO_MEM_TYPE = "1" *) 
  (* FIFO_READ_DEPTH = "16" *) 
  (* FIFO_READ_LATENCY = "1" *) 
  (* FIFO_SIZE = "16" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* FULL_RST_VAL = "1'b0" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "11" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "11" *) 
  (* PF_THRESH_MIN = "7" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "5" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "1" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0707" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "1" *) 
  (* WR_DATA_COUNT_WIDTH = "4" *) 
  (* WR_DC_WIDTH_EXT = "5" *) 
  (* WR_PNTR_WIDTH = "4" *) 
  (* WR_RD_RATIO = "0" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0 \gnuram_async_fifo.xpm_fifo_base_inst 
       (.almost_empty(\gnuram_async_fifo.xpm_fifo_base_inst_n_20 ),
        .almost_full(\gnuram_async_fifo.xpm_fifo_base_inst_n_9 ),
        .data_valid(\gnuram_async_fifo.xpm_fifo_base_inst_n_21 ),
        .dbiterr(\gnuram_async_fifo.xpm_fifo_base_inst_n_23 ),
        .din(1'b1),
        .dout(dout),
        .empty(empty),
        .full(\gnuram_async_fifo.xpm_fifo_base_inst_n_0 ),
        .full_n(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\gnuram_async_fifo.xpm_fifo_base_inst_n_7 ),
        .prog_empty(\gnuram_async_fifo.xpm_fifo_base_inst_n_13 ),
        .prog_full(\gnuram_async_fifo.xpm_fifo_base_inst_n_2 ),
        .rd_clk(s_axi_aclk),
        .rd_data_count({\gnuram_async_fifo.xpm_fifo_base_inst_n_14 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_15 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_16 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_17 }),
        .rd_en(rd_en),
        .rd_rst_busy(\gnuram_async_fifo.xpm_fifo_base_inst_n_19 ),
        .rst(1'b0),
        .sbiterr(\gnuram_async_fifo.xpm_fifo_base_inst_n_22 ),
        .sleep(1'b0),
        .underflow(\gnuram_async_fifo.xpm_fifo_base_inst_n_18 ),
        .wr_ack(\gnuram_async_fifo.xpm_fifo_base_inst_n_10 ),
        .wr_clk(acc_aclk),
        .wr_data_count({\gnuram_async_fifo.xpm_fifo_base_inst_n_3 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_4 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_5 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_6 }),
        .wr_en(ap_done),
        .wr_rst_busy(\gnuram_async_fifo.xpm_fifo_base_inst_n_8 ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_async" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1
   (full,
    ap_iscalar_0_dout,
    empty,
    s_axi_aclk,
    wr_en,
    Q,
    acc_aclk,
    ap_done);
  output full;
  output [31:0]ap_iscalar_0_dout;
  output empty;
  input s_axi_aclk;
  input wr_en;
  input [31:0]Q;
  input acc_aclk;
  input ap_done;

  wire [31:0]Q;
  wire acc_aclk;
  wire ap_done;
  wire [31:0]ap_iscalar_0_dout;
  wire empty;
  wire full;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_10 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_2 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_3 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_4 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_44 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_45 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_46 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_47 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_48 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_49 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_5 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_50 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_51 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_52 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_53 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_54 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_6 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_7 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_8 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_9 ;
  wire s_axi_aclk;
  wire wr_en;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ;

  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0000011100000111" *) 
  (* EN_AE = "1'b0" *) 
  (* EN_AF = "1'b0" *) 
  (* EN_DVLD = "1'b0" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b0" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "1" *) 
  (* FIFO_MEM_TYPE = "1" *) 
  (* FIFO_READ_DEPTH = "16" *) 
  (* FIFO_READ_LATENCY = "1" *) 
  (* FIFO_SIZE = "512" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* FULL_RST_VAL = "1'b0" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "11" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "11" *) 
  (* PF_THRESH_MIN = "7" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "5" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "32" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0707" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "32" *) 
  (* WR_DATA_COUNT_WIDTH = "4" *) 
  (* WR_DC_WIDTH_EXT = "5" *) 
  (* WR_PNTR_WIDTH = "4" *) 
  (* WR_RD_RATIO = "0" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__2 \gnuram_async_fifo.xpm_fifo_base_inst 
       (.almost_empty(\gnuram_async_fifo.xpm_fifo_base_inst_n_51 ),
        .almost_full(\gnuram_async_fifo.xpm_fifo_base_inst_n_9 ),
        .data_valid(\gnuram_async_fifo.xpm_fifo_base_inst_n_52 ),
        .dbiterr(\gnuram_async_fifo.xpm_fifo_base_inst_n_54 ),
        .din(Q),
        .dout(ap_iscalar_0_dout),
        .empty(empty),
        .full(full),
        .full_n(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\gnuram_async_fifo.xpm_fifo_base_inst_n_7 ),
        .prog_empty(\gnuram_async_fifo.xpm_fifo_base_inst_n_44 ),
        .prog_full(\gnuram_async_fifo.xpm_fifo_base_inst_n_2 ),
        .rd_clk(acc_aclk),
        .rd_data_count({\gnuram_async_fifo.xpm_fifo_base_inst_n_45 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_46 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_47 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_48 }),
        .rd_en(ap_done),
        .rd_rst_busy(\gnuram_async_fifo.xpm_fifo_base_inst_n_50 ),
        .rst(1'b0),
        .sbiterr(\gnuram_async_fifo.xpm_fifo_base_inst_n_53 ),
        .sleep(1'b0),
        .underflow(\gnuram_async_fifo.xpm_fifo_base_inst_n_49 ),
        .wr_ack(\gnuram_async_fifo.xpm_fifo_base_inst_n_10 ),
        .wr_clk(s_axi_aclk),
        .wr_data_count({\gnuram_async_fifo.xpm_fifo_base_inst_n_3 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_4 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_5 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_6 }),
        .wr_en(wr_en),
        .wr_rst_busy(\gnuram_async_fifo.xpm_fifo_base_inst_n_8 ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_async" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2
   (dout,
    empty,
    E,
    s_axis_bram_1_tready,
    s_axis_bram_1_aclk,
    s_axis_bram_1_tvalid,
    s_axis_bram_1_tlast,
    acc_aclk,
    buf0_tready_1,
    in_allow,
    s_axis_bram_1_aresetn);
  output [256:0]dout;
  output empty;
  output [0:0]E;
  output s_axis_bram_1_tready;
  input s_axis_bram_1_aclk;
  input s_axis_bram_1_tvalid;
  input [256:0]s_axis_bram_1_tlast;
  input acc_aclk;
  input buf0_tready_1;
  input in_allow;
  input s_axis_bram_1_aresetn;

  wire [0:0]E;
  wire acc_aclk;
  wire buf0_tready_1;
  wire [256:0]dout;
  wire empty;
  wire full;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_i_1__3_n_0 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_10 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_2 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_269 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_270 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_271 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_272 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_273 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_274 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_275 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_276 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_277 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_278 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_279 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_3 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_4 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_5 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_6 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_7 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_8 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_9 ;
  wire in_allow;
  wire s_axis_bram_1_aclk;
  wire s_axis_bram_1_aresetn;
  wire [256:0]s_axis_bram_1_tlast;
  wire s_axis_bram_1_tready;
  wire s_axis_bram_1_tvalid;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0400)) 
    \current_address[15]_i_2 
       (.I0(dout[256]),
        .I1(in_allow),
        .I2(empty),
        .I3(buf0_tready_1),
        .O(E));
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0000011100000111" *) 
  (* EN_AE = "1'b0" *) 
  (* EN_AF = "1'b0" *) 
  (* EN_DVLD = "1'b0" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b0" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "2" *) 
  (* FIFO_MEM_TYPE = "2" *) 
  (* FIFO_READ_DEPTH = "16" *) 
  (* FIFO_READ_LATENCY = "1" *) 
  (* FIFO_SIZE = "4112" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* FULL_RST_VAL = "1'b0" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "11" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "11" *) 
  (* PF_THRESH_MIN = "7" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "5" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "257" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0707" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "257" *) 
  (* WR_DATA_COUNT_WIDTH = "4" *) 
  (* WR_DC_WIDTH_EXT = "5" *) 
  (* WR_PNTR_WIDTH = "4" *) 
  (* WR_RD_RATIO = "0" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1 \gnuram_async_fifo.xpm_fifo_base_inst 
       (.almost_empty(\gnuram_async_fifo.xpm_fifo_base_inst_n_276 ),
        .almost_full(\gnuram_async_fifo.xpm_fifo_base_inst_n_9 ),
        .data_valid(\gnuram_async_fifo.xpm_fifo_base_inst_n_277 ),
        .dbiterr(\gnuram_async_fifo.xpm_fifo_base_inst_n_279 ),
        .din(s_axis_bram_1_tlast),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\gnuram_async_fifo.xpm_fifo_base_inst_n_7 ),
        .prog_empty(\gnuram_async_fifo.xpm_fifo_base_inst_n_269 ),
        .prog_full(\gnuram_async_fifo.xpm_fifo_base_inst_n_2 ),
        .rd_clk(acc_aclk),
        .rd_data_count({\gnuram_async_fifo.xpm_fifo_base_inst_n_270 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_271 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_272 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_273 }),
        .rd_en(buf0_tready_1),
        .rd_rst_busy(\gnuram_async_fifo.xpm_fifo_base_inst_n_275 ),
        .rst(\gnuram_async_fifo.xpm_fifo_base_inst_i_1__3_n_0 ),
        .sbiterr(\gnuram_async_fifo.xpm_fifo_base_inst_n_278 ),
        .sleep(1'b0),
        .underflow(\gnuram_async_fifo.xpm_fifo_base_inst_n_274 ),
        .wr_ack(\gnuram_async_fifo.xpm_fifo_base_inst_n_10 ),
        .wr_clk(s_axis_bram_1_aclk),
        .wr_data_count({\gnuram_async_fifo.xpm_fifo_base_inst_n_3 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_4 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_5 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_6 }),
        .wr_en(s_axis_bram_1_tvalid),
        .wr_rst_busy(\gnuram_async_fifo.xpm_fifo_base_inst_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gnuram_async_fifo.xpm_fifo_base_inst_i_1__3 
       (.I0(s_axis_bram_1_aresetn),
        .O(\gnuram_async_fifo.xpm_fifo_base_inst_i_1__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    s_axis_bram_1_tready_INST_0
       (.I0(full),
        .O(s_axis_bram_1_tready));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_async" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2__xdcDup__1
   (dout,
    empty,
    current_address010_out,
    s_axis_bram_0_tready,
    s_axis_bram_0_aclk,
    s_axis_bram_0_tvalid,
    din,
    acc_aclk,
    buf0_tready_0,
    in_allow,
    s_axis_bram_0_aresetn);
  output [256:0]dout;
  output empty;
  output current_address010_out;
  output s_axis_bram_0_tready;
  input s_axis_bram_0_aclk;
  input s_axis_bram_0_tvalid;
  input [256:0]din;
  input acc_aclk;
  input buf0_tready_0;
  input in_allow;
  input s_axis_bram_0_aresetn;

  wire acc_aclk;
  wire buf0_tready_0;
  wire current_address010_out;
  wire [256:0]din;
  wire [256:0]dout;
  wire empty;
  wire full;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_i_1__2_n_0 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_10 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_2 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_269 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_270 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_271 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_272 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_273 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_274 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_275 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_276 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_277 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_278 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_279 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_3 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_4 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_5 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_6 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_7 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_8 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_9 ;
  wire in_allow;
  wire s_axis_bram_0_aclk;
  wire s_axis_bram_0_aresetn;
  wire s_axis_bram_0_tready;
  wire s_axis_bram_0_tvalid;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0400)) 
    \current_address[5]_i_2 
       (.I0(dout[256]),
        .I1(in_allow),
        .I2(empty),
        .I3(buf0_tready_0),
        .O(current_address010_out));
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0000011100000111" *) 
  (* EN_AE = "1'b0" *) 
  (* EN_AF = "1'b0" *) 
  (* EN_DVLD = "1'b0" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b0" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "2" *) 
  (* FIFO_MEM_TYPE = "2" *) 
  (* FIFO_READ_DEPTH = "16" *) 
  (* FIFO_READ_LATENCY = "1" *) 
  (* FIFO_SIZE = "4112" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* FULL_RST_VAL = "1'b0" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "11" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "11" *) 
  (* PF_THRESH_MIN = "7" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "5" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "257" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0707" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "257" *) 
  (* WR_DATA_COUNT_WIDTH = "4" *) 
  (* WR_DC_WIDTH_EXT = "5" *) 
  (* WR_PNTR_WIDTH = "4" *) 
  (* WR_RD_RATIO = "0" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1__xdcDup__1 \gnuram_async_fifo.xpm_fifo_base_inst 
       (.almost_empty(\gnuram_async_fifo.xpm_fifo_base_inst_n_276 ),
        .almost_full(\gnuram_async_fifo.xpm_fifo_base_inst_n_9 ),
        .data_valid(\gnuram_async_fifo.xpm_fifo_base_inst_n_277 ),
        .dbiterr(\gnuram_async_fifo.xpm_fifo_base_inst_n_279 ),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\gnuram_async_fifo.xpm_fifo_base_inst_n_7 ),
        .prog_empty(\gnuram_async_fifo.xpm_fifo_base_inst_n_269 ),
        .prog_full(\gnuram_async_fifo.xpm_fifo_base_inst_n_2 ),
        .rd_clk(acc_aclk),
        .rd_data_count({\gnuram_async_fifo.xpm_fifo_base_inst_n_270 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_271 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_272 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_273 }),
        .rd_en(buf0_tready_0),
        .rd_rst_busy(\gnuram_async_fifo.xpm_fifo_base_inst_n_275 ),
        .rst(\gnuram_async_fifo.xpm_fifo_base_inst_i_1__2_n_0 ),
        .sbiterr(\gnuram_async_fifo.xpm_fifo_base_inst_n_278 ),
        .sleep(1'b0),
        .underflow(\gnuram_async_fifo.xpm_fifo_base_inst_n_274 ),
        .wr_ack(\gnuram_async_fifo.xpm_fifo_base_inst_n_10 ),
        .wr_clk(s_axis_bram_0_aclk),
        .wr_data_count({\gnuram_async_fifo.xpm_fifo_base_inst_n_3 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_4 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_5 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_6 }),
        .wr_en(s_axis_bram_0_tvalid),
        .wr_rst_busy(\gnuram_async_fifo.xpm_fifo_base_inst_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gnuram_async_fifo.xpm_fifo_base_inst_i_1__2 
       (.I0(s_axis_bram_0_aresetn),
        .O(\gnuram_async_fifo.xpm_fifo_base_inst_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    s_axis_bram_0_tready_INST_0
       (.I0(full),
        .O(s_axis_bram_0_tready));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_async" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3
   (full,
    dout,
    m_axis_bram_0_tvalid,
    SR,
    acc_aclk,
    wr_en,
    din,
    m_axis_bram_0_aclk,
    m_axis_bram_0_tready);
  output full;
  output [8:0]dout;
  output m_axis_bram_0_tvalid;
  input [0:0]SR;
  input acc_aclk;
  input wr_en;
  input [8:0]din;
  input m_axis_bram_0_aclk;
  input m_axis_bram_0_tready;

  wire [0:0]SR;
  wire acc_aclk;
  wire [8:0]din;
  wire [8:0]dout;
  wire empty;
  wire full;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_10 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_2 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_21 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_22 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_23 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_24 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_25 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_26 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_27 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_28 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_29 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_3 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_30 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_31 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_4 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_5 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_6 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_7 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_8 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_9 ;
  wire m_axis_bram_0_aclk;
  wire m_axis_bram_0_tready;
  wire m_axis_bram_0_tvalid;
  wire wr_en;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ;

  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0000011100000111" *) 
  (* EN_AE = "1'b0" *) 
  (* EN_AF = "1'b0" *) 
  (* EN_DVLD = "1'b0" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b0" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "1" *) 
  (* FIFO_MEM_TYPE = "1" *) 
  (* FIFO_READ_DEPTH = "16" *) 
  (* FIFO_READ_LATENCY = "1" *) 
  (* FIFO_SIZE = "144" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* FULL_RST_VAL = "1'b0" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "11" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "11" *) 
  (* PF_THRESH_MIN = "7" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "5" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "9" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0707" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "9" *) 
  (* WR_DATA_COUNT_WIDTH = "4" *) 
  (* WR_DC_WIDTH_EXT = "5" *) 
  (* WR_PNTR_WIDTH = "4" *) 
  (* WR_RD_RATIO = "0" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2 \gnuram_async_fifo.xpm_fifo_base_inst 
       (.almost_empty(\gnuram_async_fifo.xpm_fifo_base_inst_n_28 ),
        .almost_full(\gnuram_async_fifo.xpm_fifo_base_inst_n_9 ),
        .data_valid(\gnuram_async_fifo.xpm_fifo_base_inst_n_29 ),
        .dbiterr(\gnuram_async_fifo.xpm_fifo_base_inst_n_31 ),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\gnuram_async_fifo.xpm_fifo_base_inst_n_7 ),
        .prog_empty(\gnuram_async_fifo.xpm_fifo_base_inst_n_21 ),
        .prog_full(\gnuram_async_fifo.xpm_fifo_base_inst_n_2 ),
        .rd_clk(m_axis_bram_0_aclk),
        .rd_data_count({\gnuram_async_fifo.xpm_fifo_base_inst_n_22 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_23 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_24 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_25 }),
        .rd_en(m_axis_bram_0_tready),
        .rd_rst_busy(\gnuram_async_fifo.xpm_fifo_base_inst_n_27 ),
        .rst(SR),
        .sbiterr(\gnuram_async_fifo.xpm_fifo_base_inst_n_30 ),
        .sleep(1'b0),
        .underflow(\gnuram_async_fifo.xpm_fifo_base_inst_n_26 ),
        .wr_ack(\gnuram_async_fifo.xpm_fifo_base_inst_n_10 ),
        .wr_clk(acc_aclk),
        .wr_data_count({\gnuram_async_fifo.xpm_fifo_base_inst_n_3 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_4 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_5 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_6 }),
        .wr_en(wr_en),
        .wr_rst_busy(\gnuram_async_fifo.xpm_fifo_base_inst_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    m_axis_bram_0_tvalid_INST_0
       (.I0(empty),
        .O(m_axis_bram_0_tvalid));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_async" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1
   (full,
    empty,
    s_axi_aclk,
    wr_en,
    S_AXI_WDATA,
    acc_aclk,
    rd_en);
  output full;
  output empty;
  input s_axi_aclk;
  input wr_en;
  input [31:0]S_AXI_WDATA;
  input acc_aclk;
  input rd_en;

  wire [31:0]S_AXI_WDATA;
  wire acc_aclk;
  wire [31:0]cmd_dout;
  wire empty;
  wire full;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_10 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_2 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_3 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_4 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_44 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_45 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_46 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_47 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_48 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_49 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_5 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_50 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_51 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_52 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_53 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_54 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_6 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_7 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_8 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_9 ;
  wire rd_en;
  wire s_axi_aclk;
  wire wr_en;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ;

  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0000011100000111" *) 
  (* EN_AE = "1'b0" *) 
  (* EN_AF = "1'b0" *) 
  (* EN_DVLD = "1'b0" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b0" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "1" *) 
  (* FIFO_MEM_TYPE = "1" *) 
  (* FIFO_READ_DEPTH = "16" *) 
  (* FIFO_READ_LATENCY = "1" *) 
  (* FIFO_SIZE = "512" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* FULL_RST_VAL = "1'b0" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "11" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "11" *) 
  (* PF_THRESH_MIN = "7" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "5" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "32" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0707" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "32" *) 
  (* WR_DATA_COUNT_WIDTH = "4" *) 
  (* WR_DC_WIDTH_EXT = "5" *) 
  (* WR_PNTR_WIDTH = "4" *) 
  (* WR_RD_RATIO = "0" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1 \gnuram_async_fifo.xpm_fifo_base_inst 
       (.almost_empty(\gnuram_async_fifo.xpm_fifo_base_inst_n_51 ),
        .almost_full(\gnuram_async_fifo.xpm_fifo_base_inst_n_9 ),
        .data_valid(\gnuram_async_fifo.xpm_fifo_base_inst_n_52 ),
        .dbiterr(\gnuram_async_fifo.xpm_fifo_base_inst_n_54 ),
        .din(S_AXI_WDATA),
        .dout(cmd_dout),
        .empty(empty),
        .full(full),
        .full_n(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\gnuram_async_fifo.xpm_fifo_base_inst_n_7 ),
        .prog_empty(\gnuram_async_fifo.xpm_fifo_base_inst_n_44 ),
        .prog_full(\gnuram_async_fifo.xpm_fifo_base_inst_n_2 ),
        .rd_clk(acc_aclk),
        .rd_data_count({\gnuram_async_fifo.xpm_fifo_base_inst_n_45 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_46 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_47 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_48 }),
        .rd_en(rd_en),
        .rd_rst_busy(\gnuram_async_fifo.xpm_fifo_base_inst_n_50 ),
        .rst(1'b0),
        .sbiterr(\gnuram_async_fifo.xpm_fifo_base_inst_n_53 ),
        .sleep(1'b0),
        .underflow(\gnuram_async_fifo.xpm_fifo_base_inst_n_49 ),
        .wr_ack(\gnuram_async_fifo.xpm_fifo_base_inst_n_10 ),
        .wr_clk(s_axi_aclk),
        .wr_data_count({\gnuram_async_fifo.xpm_fifo_base_inst_n_3 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_4 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_5 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_6 }),
        .wr_en(wr_en),
        .wr_rst_busy(\gnuram_async_fifo.xpm_fifo_base_inst_n_8 ));
endmodule

(* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "0" *) (* DOUT_RESET_VALUE = "0" *) 
(* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) (* EN_ADV_FEATURE = "16'b0000011100000111" *) 
(* EN_AE = "1'b0" *) (* EN_AF = "1'b0" *) (* EN_DVLD = "1'b0" *) 
(* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) (* EN_PF = "1'b1" *) 
(* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) (* EN_WACK = "1'b0" *) 
(* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) (* FIFO_MEMORY_TYPE = "1" *) 
(* FIFO_MEM_TYPE = "1" *) (* FIFO_READ_DEPTH = "16" *) (* FIFO_READ_LATENCY = "1" *) 
(* FIFO_SIZE = "512" *) (* FIFO_WRITE_DEPTH = "16" *) (* FULL_RESET_VALUE = "0" *) 
(* FULL_RST_VAL = "1'b0" *) (* PE_THRESH_ADJ = "8" *) (* PE_THRESH_MAX = "11" *) 
(* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "8" *) (* PF_THRESH_MAX = "11" *) 
(* PF_THRESH_MIN = "7" *) (* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) 
(* RD_DATA_COUNT_WIDTH = "4" *) (* RD_DC_WIDTH_EXT = "5" *) (* RD_LATENCY = "2" *) 
(* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "4" *) (* READ_DATA_WIDTH = "32" *) 
(* READ_MODE = "1" *) (* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "0707" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "32" *) (* WR_DATA_COUNT_WIDTH = "4" *) 
(* WR_DC_WIDTH_EXT = "5" *) (* WR_PNTR_WIDTH = "4" *) (* WR_RD_RATIO = "0" *) 
(* XPM_MODULE = "TRUE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [31:0]din;
  output full;
  output full_n;
  output prog_full;
  output [3:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [31:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [1:0]count_value_i;
  wire [3:0]diff_pntr_pe;
  wire [4:4]diff_pntr_pf_q0;
  wire [31:0]din;
  wire [31:0]dout;
  wire empty;
  wire full;
  wire full_n;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_3 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_4 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_5 ;
  wire \gen_cdc_pntr.rpw_gray_reg_n_2 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_1 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_2 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_3 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_4 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_5 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_6 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_2 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_3 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_4 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_5 ;
  wire \gen_fwft.count_rst ;
  (* RTL_KEEP = "yes" *) wire [1:0]\gen_fwft.curr_fwft_state ;
  wire \gen_fwft.empty_fwft_i_reg0 ;
  wire [1:0]\gen_fwft.next_fwft_state__0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_3 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ;
  wire \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ;
  wire [4:1]\grdc.diff_wr_rd_pntr_rdc ;
  wire \grdc.rd_data_count_i0 ;
  wire [4:1]\gwdc.diff_wr_rd_pntr1_out ;
  wire overflow;
  wire overflow_i0;
  wire p_1_in;
  wire prog_empty;
  wire prog_full;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_full_i0;
  wire rd_clk;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire [3:0]rd_pntr_ext;
  wire [3:3]rd_pntr_wr;
  wire [3:0]rd_pntr_wr_cdc;
  wire [4:0]rd_pntr_wr_cdc_dc;
  wire rd_rst_busy;
  wire rdp_inst_n_10;
  wire rdp_inst_n_11;
  wire rdp_inst_n_12;
  wire rdp_inst_n_8;
  wire rdp_inst_n_9;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_1;
  wire sleep;
  wire [1:1]src_in_bin00_out;
  wire underflow;
  wire underflow_i0;
  wire wr_clk;
  wire [3:0]wr_data_count;
  wire wr_en;
  wire [4:0]wr_pntr_ext;
  wire [4:1]wr_pntr_plus1_pf;
  wire wr_pntr_plus1_pf_carry;
  wire [3:0]wr_pntr_rd_cdc;
  wire [4:0]wr_pntr_rd_cdc_dc;
  wire wr_rst_busy;
  wire wrpp1_inst_n_4;
  wire wrpp2_inst_n_0;
  wire wrpp2_inst_n_1;
  wire wrpp2_inst_n_2;
  wire wrpp2_inst_n_3;
  wire wrst_busy;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [31:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_ack = \<const0> ;
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(\gen_fwft.curr_fwft_state [0]),
        .I1(rd_en),
        .I2(\gen_fwft.curr_fwft_state [1]),
        .I3(ram_empty_i),
        .O(\gen_fwft.next_fwft_state__0 [0]));
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(\gen_fwft.curr_fwft_state [1]),
        .I2(\gen_fwft.curr_fwft_state [0]),
        .O(\gen_fwft.next_fwft_state__0 [1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.next_fwft_state__0 [0]),
        .Q(\gen_fwft.curr_fwft_state [0]),
        .R(rd_rst_busy));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.next_fwft_state__0 [1]),
        .Q(\gen_fwft.curr_fwft_state [1]),
        .R(rd_rst_busy));
  GND GND
       (.G(\<const0> ));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__6 \gen_cdc_pntr.rd_pntr_cdc_dc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc_dc),
        .src_clk(rd_clk),
        .src_in_bin({rdp_inst_n_9,rdp_inst_n_10,rdp_inst_n_11,src_in_bin00_out,rdp_inst_n_12}));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__9 \gen_cdc_pntr.rd_pntr_cdc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc),
        .src_clk(rd_clk),
        .src_in_bin(rd_pntr_ext));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_4 \gen_cdc_pntr.rpw_gray_reg 
       (.D(rd_pntr_wr_cdc),
        .E(wr_pntr_plus1_pf_carry),
        .Q(rd_pntr_wr),
        .\count_value_i_reg[3] (wr_pntr_plus1_pf),
        .\count_value_i_reg[3]_0 (wrpp1_inst_n_4),
        .\count_value_i_reg[3]_1 ({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3}),
        .diff_pntr_pf_q0(diff_pntr_pf_q0),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg (full),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_reg (\gen_cdc_pntr.rpw_gray_reg_n_2 ),
        .ram_full_i0(ram_full_i0),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_5 \gen_cdc_pntr.rpw_gray_reg_dc 
       (.D({\gwdc.diff_wr_rd_pntr1_out [4:3],\gwdc.diff_wr_rd_pntr1_out [1]}),
        .Q({\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 }),
        .\count_value_i_reg[4] (wr_pntr_ext),
        .\dest_graysync_ff_reg[1][4] (rd_pntr_wr_cdc_dc),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_6 \gen_cdc_pntr.wpr_gray_reg 
       (.D(diff_pntr_pe[1:0]),
        .Q({\gen_cdc_pntr.wpr_gray_reg_n_2 ,\gen_cdc_pntr.wpr_gray_reg_n_3 ,\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 }),
        .\count_value_i_reg[3] (rd_pntr_ext),
        .\count_value_i_reg[3]_0 ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .\dest_graysync_ff_reg[1][3] (wr_pntr_rd_cdc),
        .enb(rdp_inst_n_8),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_7 \gen_cdc_pntr.wpr_gray_reg_dc 
       (.D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q({\gen_cdc_pntr.wpr_gray_reg_dc_n_1 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_2 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_5 }),
        .\count_value_i_reg[1] (count_value_i),
        .\count_value_i_reg[3] ({rd_pntr_ext[3],rd_pntr_ext[1:0]}),
        .\dest_graysync_ff_reg[3][4] (wr_pntr_rd_cdc_dc),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .\grdc.rd_data_count_i_reg[4] (\gen_cdc_pntr.wpr_gray_reg_dc_n_6 ),
        .rd_clk(rd_clk));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__6 \gen_cdc_pntr.wr_pntr_cdc_dc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc_dc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__8 \gen_cdc_pntr.wr_pntr_cdc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext[3:0]));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(\gen_fwft.curr_fwft_state [0]),
        .I2(\gen_fwft.curr_fwft_state [1]),
        .I3(empty),
        .O(\gen_fwft.empty_fwft_i_reg0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.empty_fwft_i_reg0 ),
        .Q(empty),
        .S(rd_rst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_8 \gen_fwft.rdpp1_inst 
       (.D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(count_value_i),
        .SR(\gen_fwft.count_rst ),
        .\count_value_i_reg[2] (rd_pntr_ext[2:0]),
        .\grdc.rd_data_count_i_reg[2] (\gen_fwft.rdpp1_inst_n_3 ),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\reg_out_i_reg[2] ({\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_5 }),
        .src_in_bin(src_in_bin00_out));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[0]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[1]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[2]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[3]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ),
        .R(rd_rst_busy));
  LUT6 #(
    .INIT(64'h8B8B8B8B8B8B8BBB)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1 
       (.I0(prog_empty),
        .I1(empty),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ),
        .I3(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ),
        .I4(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ),
        .I5(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ),
        .O(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ),
        .Q(prog_empty),
        .S(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0),
        .Q(p_1_in),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_1),
        .Q(prog_full),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i0),
        .Q(full),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_cdc_pntr.rpw_gray_reg_n_2 ),
        .Q(full_n),
        .S(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.ram_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(rd_rst_busy));
  (* ADDR_WIDTH_A = "4" *) 
  (* ADDR_WIDTH_B = "4" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "32" *) 
  (* BYTE_WRITE_WIDTH_B = "32" *) 
  (* CLOCKING_MODE = "1" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "1" *) 
  (* MEMORY_SIZE = "512" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "16" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "distributed" *) 
  (* P_MIN_WIDTH_DATA = "32" *) 
  (* P_MIN_WIDTH_DATA_A = "32" *) 
  (* P_MIN_WIDTH_DATA_B = "32" *) 
  (* P_MIN_WIDTH_DATA_ECC = "32" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "32" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "4" *) 
  (* P_WIDTH_ADDR_READ_B = "4" *) 
  (* P_WIDTH_ADDR_WRITE_A = "4" *) 
  (* P_WIDTH_ADDR_WRITE_B = "4" *) 
  (* P_WIDTH_COL_WRITE_A = "32" *) 
  (* P_WIDTH_COL_WRITE_B = "32" *) 
  (* READ_DATA_WIDTH_A = "32" *) 
  (* READ_DATA_WIDTH_B = "32" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "1" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "32" *) 
  (* WRITE_DATA_WIDTH_B = "32" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__4 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext[3:0]),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(rd_clk),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [31:0]),
        .doutb(dout),
        .ena(wr_pntr_plus1_pf_carry),
        .enb(rdp_inst_n_8),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(rd_rst_busy),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(1'b0),
        .web(1'b0));
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(\gen_fwft.curr_fwft_state [0]),
        .I1(\gen_fwft.curr_fwft_state [1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  FDRE #(
    .INIT(1'b0)) 
    \gof.overflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(overflow_i0),
        .Q(overflow),
        .R(1'b0));
  FDRE \grdc.rd_data_count_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(rd_data_count[0]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(rd_data_count[1]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(rd_data_count[2]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(rd_data_count[3]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \guf.underflow_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(underflow_i0),
        .Q(underflow),
        .R(1'b0));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [1]),
        .Q(wr_data_count[0]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [2]),
        .Q(wr_data_count[1]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [3]),
        .Q(wr_data_count[2]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [4]),
        .Q(wr_data_count[3]),
        .R(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_9 rdp_inst
       (.D(diff_pntr_pe[3:2]),
        .E(rdp_inst_n_8),
        .Q(rd_pntr_ext),
        .\count_value_i_reg[1]_0 (\gen_fwft.rdpp1_inst_n_3 ),
        .\count_value_i_reg[1]_1 (count_value_i),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .\grdc.rd_data_count_i_reg[4] (\grdc.diff_wr_rd_pntr_rdc [4:3]),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\reg_out_i_reg[3] ({\gen_cdc_pntr.wpr_gray_reg_n_2 ,\gen_cdc_pntr.wpr_gray_reg_n_3 ,\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 }),
        .\reg_out_i_reg[3]_0 (\gen_cdc_pntr.wpr_gray_reg_dc_n_6 ),
        .\reg_out_i_reg[4] ({\gen_cdc_pntr.wpr_gray_reg_dc_n_1 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_2 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 }),
        .src_in_bin({rdp_inst_n_9,rdp_inst_n_10,rdp_inst_n_11,rdp_inst_n_12}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_10 rdpp1_inst
       (.E(rdp_inst_n_8),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .out(\gen_fwft.curr_fwft_state ),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_11 rst_d1_inst
       (.\gen_pf_ic_rc.gpf_ic.prog_full_i_reg (rst_d1_inst_n_1),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg (full),
        .overflow_i0(overflow_i0),
        .p_1_in(p_1_in),
        .prog_full(prog_full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_12 wrp_inst
       (.D(\gwdc.diff_wr_rd_pntr1_out [2]),
        .E(wr_pntr_plus1_pf_carry),
        .Q(wr_pntr_ext),
        .\reg_out_i_reg[2] ({\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 }),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_13 wrpp1_inst
       (.E(wr_pntr_plus1_pf_carry),
        .Q(wr_pntr_plus1_pf),
        .\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] (wrpp1_inst_n_4),
        .\reg_out_i_reg[3] (rd_pntr_wr),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_14 wrpp2_inst
       (.E(wr_pntr_plus1_pf_carry),
        .Q({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3}),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst xpm_fifo_rst_inst
       (.E(wr_pntr_plus1_pf_carry),
        .SR(\grdc.rd_data_count_i0 ),
        .\count_value_i_reg[1] (\gen_fwft.count_rst ),
        .\gen_fwft.empty_fwft_i_reg (empty),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg (full),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .rst_d1(rst_d1),
        .\syncstages_ff_reg[0] (rd_rst_busy),
        .underflow_i0(underflow_i0),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy),
        .wrst_busy(wrst_busy));
endmodule

(* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "0" *) (* DOUT_RESET_VALUE = "0" *) 
(* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) (* EN_ADV_FEATURE = "16'b0000011100000111" *) 
(* EN_AE = "1'b0" *) (* EN_AF = "1'b0" *) (* EN_DVLD = "1'b0" *) 
(* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) (* EN_PF = "1'b1" *) 
(* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) (* EN_WACK = "1'b0" *) 
(* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) (* FIFO_MEMORY_TYPE = "1" *) 
(* FIFO_MEM_TYPE = "1" *) (* FIFO_READ_DEPTH = "16" *) (* FIFO_READ_LATENCY = "1" *) 
(* FIFO_SIZE = "16" *) (* FIFO_WRITE_DEPTH = "16" *) (* FULL_RESET_VALUE = "0" *) 
(* FULL_RST_VAL = "1'b0" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) (* PE_THRESH_ADJ = "8" *) 
(* PE_THRESH_MAX = "11" *) (* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "8" *) 
(* PF_THRESH_MAX = "11" *) (* PF_THRESH_MIN = "7" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* RD_DC_WIDTH_EXT = "5" *) 
(* RD_LATENCY = "2" *) (* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "4" *) 
(* READ_DATA_WIDTH = "1" *) (* READ_MODE = "1" *) (* RELATED_CLOCKS = "0" *) 
(* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "0707" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "1" *) 
(* WR_DATA_COUNT_WIDTH = "4" *) (* WR_DC_WIDTH_EXT = "5" *) (* WR_PNTR_WIDTH = "4" *) 
(* WR_RD_RATIO = "0" *) (* XPM_MODULE = "TRUE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [0:0]din;
  output full;
  output full_n;
  output prog_full;
  output [3:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [0:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [1:0]count_value_i;
  wire [3:0]diff_pntr_pe;
  wire [4:4]diff_pntr_pf_q0;
  wire [0:0]dout;
  wire empty;
  wire full;
  wire full_n;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_3 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_4 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_5 ;
  wire \gen_cdc_pntr.rpw_gray_reg_n_2 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_1 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_2 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_3 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_4 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_5 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_6 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_2 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_3 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_4 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_5 ;
  wire \gen_fwft.count_rst ;
  (* RTL_KEEP = "yes" *) wire [1:0]\gen_fwft.curr_fwft_state ;
  wire \gen_fwft.empty_fwft_i_reg0 ;
  wire [1:0]\gen_fwft.next_fwft_state__0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_3 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ;
  wire \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ;
  wire [4:1]\grdc.diff_wr_rd_pntr_rdc ;
  wire \grdc.rd_data_count_i0 ;
  wire [4:1]\gwdc.diff_wr_rd_pntr1_out ;
  wire overflow;
  wire overflow_i0;
  wire p_1_in;
  wire prog_empty;
  wire prog_full;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_full_i0;
  wire rd_clk;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire [3:0]rd_pntr_ext;
  wire [3:3]rd_pntr_wr;
  wire [3:0]rd_pntr_wr_cdc;
  wire [4:0]rd_pntr_wr_cdc_dc;
  wire rd_rst_busy;
  wire rdp_inst_n_10;
  wire rdp_inst_n_11;
  wire rdp_inst_n_12;
  wire rdp_inst_n_8;
  wire rdp_inst_n_9;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_1;
  wire sleep;
  wire [1:1]src_in_bin00_out;
  wire underflow;
  wire underflow_i0;
  wire wr_clk;
  wire [3:0]wr_data_count;
  wire wr_en;
  wire [4:0]wr_pntr_ext;
  wire [4:1]wr_pntr_plus1_pf;
  wire wr_pntr_plus1_pf_carry;
  wire [3:0]wr_pntr_rd_cdc;
  wire [4:0]wr_pntr_rd_cdc_dc;
  wire wr_rst_busy;
  wire wrpp1_inst_n_4;
  wire wrpp2_inst_n_0;
  wire wrpp2_inst_n_1;
  wire wrpp2_inst_n_2;
  wire wrpp2_inst_n_3;
  wire wrst_busy;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [0:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_ack = \<const0> ;
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(\gen_fwft.curr_fwft_state [0]),
        .I1(rd_en),
        .I2(\gen_fwft.curr_fwft_state [1]),
        .I3(ram_empty_i),
        .O(\gen_fwft.next_fwft_state__0 [0]));
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(\gen_fwft.curr_fwft_state [1]),
        .I2(\gen_fwft.curr_fwft_state [0]),
        .O(\gen_fwft.next_fwft_state__0 [1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.next_fwft_state__0 [0]),
        .Q(\gen_fwft.curr_fwft_state [0]),
        .R(rd_rst_busy));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.next_fwft_state__0 [1]),
        .Q(\gen_fwft.curr_fwft_state [1]),
        .R(rd_rst_busy));
  GND GND
       (.G(\<const0> ));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__5 \gen_cdc_pntr.rd_pntr_cdc_dc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc_dc),
        .src_clk(rd_clk),
        .src_in_bin({rdp_inst_n_9,rdp_inst_n_10,rdp_inst_n_11,src_in_bin00_out,rdp_inst_n_12}));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__7 \gen_cdc_pntr.rd_pntr_cdc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc),
        .src_clk(rd_clk),
        .src_in_bin(rd_pntr_ext));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_48 \gen_cdc_pntr.rpw_gray_reg 
       (.D(rd_pntr_wr_cdc),
        .E(wr_pntr_plus1_pf_carry),
        .Q(rd_pntr_wr),
        .\count_value_i_reg[3] (wr_pntr_plus1_pf),
        .\count_value_i_reg[3]_0 (wrpp1_inst_n_4),
        .\count_value_i_reg[3]_1 ({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3}),
        .diff_pntr_pf_q0(diff_pntr_pf_q0),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg (full),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_reg (\gen_cdc_pntr.rpw_gray_reg_n_2 ),
        .ram_full_i0(ram_full_i0),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_49 \gen_cdc_pntr.rpw_gray_reg_dc 
       (.D({\gwdc.diff_wr_rd_pntr1_out [4:3],\gwdc.diff_wr_rd_pntr1_out [1]}),
        .Q({\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 }),
        .\count_value_i_reg[4] (wr_pntr_ext),
        .\dest_graysync_ff_reg[1][4] (rd_pntr_wr_cdc_dc),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_50 \gen_cdc_pntr.wpr_gray_reg 
       (.D(diff_pntr_pe[1:0]),
        .Q({\gen_cdc_pntr.wpr_gray_reg_n_2 ,\gen_cdc_pntr.wpr_gray_reg_n_3 ,\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 }),
        .\count_value_i_reg[3] (rd_pntr_ext),
        .\count_value_i_reg[3]_0 ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .\dest_graysync_ff_reg[1][3] (wr_pntr_rd_cdc),
        .enb(rdp_inst_n_8),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_51 \gen_cdc_pntr.wpr_gray_reg_dc 
       (.D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q({\gen_cdc_pntr.wpr_gray_reg_dc_n_1 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_2 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_5 }),
        .\count_value_i_reg[1] (count_value_i),
        .\count_value_i_reg[3] ({rd_pntr_ext[3],rd_pntr_ext[1:0]}),
        .\dest_graysync_ff_reg[3][4] (wr_pntr_rd_cdc_dc),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .\grdc.rd_data_count_i_reg[4] (\gen_cdc_pntr.wpr_gray_reg_dc_n_6 ),
        .rd_clk(rd_clk));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__5 \gen_cdc_pntr.wr_pntr_cdc_dc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc_dc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6 \gen_cdc_pntr.wr_pntr_cdc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext[3:0]));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(\gen_fwft.curr_fwft_state [0]),
        .I2(\gen_fwft.curr_fwft_state [1]),
        .I3(empty),
        .O(\gen_fwft.empty_fwft_i_reg0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.empty_fwft_i_reg0 ),
        .Q(empty),
        .S(rd_rst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_52 \gen_fwft.rdpp1_inst 
       (.D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(count_value_i),
        .SR(\gen_fwft.count_rst ),
        .\count_value_i_reg[2] (rd_pntr_ext[2:0]),
        .\grdc.rd_data_count_i_reg[2] (\gen_fwft.rdpp1_inst_n_3 ),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\reg_out_i_reg[2] ({\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_5 }),
        .src_in_bin(src_in_bin00_out));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[0]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[1]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[2]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[3]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ),
        .R(rd_rst_busy));
  LUT6 #(
    .INIT(64'h8B8B8B8B8B8B8BBB)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1 
       (.I0(prog_empty),
        .I1(empty),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ),
        .I3(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ),
        .I4(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ),
        .I5(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ),
        .O(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ),
        .Q(prog_empty),
        .S(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0),
        .Q(p_1_in),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_1),
        .Q(prog_full),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i0),
        .Q(full),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_cdc_pntr.rpw_gray_reg_n_2 ),
        .Q(full_n),
        .S(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.ram_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(rd_rst_busy));
  (* ADDR_WIDTH_A = "4" *) 
  (* ADDR_WIDTH_B = "4" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "1" *) 
  (* BYTE_WRITE_WIDTH_B = "1" *) 
  (* CLOCKING_MODE = "1" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "1" *) 
  (* MEMORY_SIZE = "16" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "16" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "distributed" *) 
  (* P_MIN_WIDTH_DATA = "1" *) 
  (* P_MIN_WIDTH_DATA_A = "1" *) 
  (* P_MIN_WIDTH_DATA_B = "1" *) 
  (* P_MIN_WIDTH_DATA_ECC = "1" *) 
  (* P_MIN_WIDTH_DATA_LDW = "1" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "5" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "4" *) 
  (* P_WIDTH_ADDR_READ_B = "4" *) 
  (* P_WIDTH_ADDR_WRITE_A = "4" *) 
  (* P_WIDTH_ADDR_WRITE_B = "4" *) 
  (* P_WIDTH_COL_WRITE_A = "1" *) 
  (* P_WIDTH_COL_WRITE_B = "1" *) 
  (* READ_DATA_WIDTH_A = "1" *) 
  (* READ_DATA_WIDTH_B = "1" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "1" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "1" *) 
  (* WRITE_DATA_WIDTH_B = "1" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext[3:0]),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(rd_clk),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(1'b0),
        .dinb(1'b0),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [0]),
        .doutb(dout),
        .ena(wr_pntr_plus1_pf_carry),
        .enb(rdp_inst_n_8),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(rd_rst_busy),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(1'b0),
        .web(1'b0));
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(\gen_fwft.curr_fwft_state [0]),
        .I1(\gen_fwft.curr_fwft_state [1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  FDRE #(
    .INIT(1'b0)) 
    \gof.overflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(overflow_i0),
        .Q(overflow),
        .R(1'b0));
  FDRE \grdc.rd_data_count_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(rd_data_count[0]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(rd_data_count[1]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(rd_data_count[2]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(rd_data_count[3]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \guf.underflow_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(underflow_i0),
        .Q(underflow),
        .R(1'b0));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [1]),
        .Q(wr_data_count[0]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [2]),
        .Q(wr_data_count[1]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [3]),
        .Q(wr_data_count[2]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [4]),
        .Q(wr_data_count[3]),
        .R(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_53 rdp_inst
       (.D(diff_pntr_pe[3:2]),
        .E(rdp_inst_n_8),
        .Q(rd_pntr_ext),
        .\count_value_i_reg[1]_0 (\gen_fwft.rdpp1_inst_n_3 ),
        .\count_value_i_reg[1]_1 (count_value_i),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .\grdc.rd_data_count_i_reg[4] (\grdc.diff_wr_rd_pntr_rdc [4:3]),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\reg_out_i_reg[3] ({\gen_cdc_pntr.wpr_gray_reg_n_2 ,\gen_cdc_pntr.wpr_gray_reg_n_3 ,\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 }),
        .\reg_out_i_reg[3]_0 (\gen_cdc_pntr.wpr_gray_reg_dc_n_6 ),
        .\reg_out_i_reg[4] ({\gen_cdc_pntr.wpr_gray_reg_dc_n_1 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_2 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 }),
        .src_in_bin({rdp_inst_n_9,rdp_inst_n_10,rdp_inst_n_11,rdp_inst_n_12}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_54 rdpp1_inst
       (.E(rdp_inst_n_8),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .out(\gen_fwft.curr_fwft_state ),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_55 rst_d1_inst
       (.\gen_pf_ic_rc.gpf_ic.prog_full_i_reg (rst_d1_inst_n_1),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg (full),
        .overflow_i0(overflow_i0),
        .p_1_in(p_1_in),
        .prog_full(prog_full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_56 wrp_inst
       (.D(\gwdc.diff_wr_rd_pntr1_out [2]),
        .E(wr_pntr_plus1_pf_carry),
        .Q(wr_pntr_ext),
        .\reg_out_i_reg[2] ({\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 }),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_57 wrpp1_inst
       (.E(wr_pntr_plus1_pf_carry),
        .Q(wr_pntr_plus1_pf),
        .\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] (wrpp1_inst_n_4),
        .\reg_out_i_reg[3] (rd_pntr_wr),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_58 wrpp2_inst
       (.E(wr_pntr_plus1_pf_carry),
        .Q({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3}),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__2 xpm_fifo_rst_inst
       (.E(wr_pntr_plus1_pf_carry),
        .SR(\grdc.rd_data_count_i0 ),
        .\count_value_i_reg[1] (\gen_fwft.count_rst ),
        .\gen_fwft.empty_fwft_i_reg (empty),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg (full),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .rst_d1(rst_d1),
        .\syncstages_ff_reg[0] (rd_rst_busy),
        .underflow_i0(underflow_i0),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy),
        .wrst_busy(wrst_busy));
endmodule

(* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "0" *) (* DOUT_RESET_VALUE = "0" *) 
(* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) (* EN_ADV_FEATURE = "16'b0000011100000111" *) 
(* EN_AE = "1'b0" *) (* EN_AF = "1'b0" *) (* EN_DVLD = "1'b0" *) 
(* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) (* EN_PF = "1'b1" *) 
(* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) (* EN_WACK = "1'b0" *) 
(* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) (* FIFO_MEMORY_TYPE = "2" *) 
(* FIFO_MEM_TYPE = "2" *) (* FIFO_READ_DEPTH = "16" *) (* FIFO_READ_LATENCY = "1" *) 
(* FIFO_SIZE = "4112" *) (* FIFO_WRITE_DEPTH = "16" *) (* FULL_RESET_VALUE = "0" *) 
(* FULL_RST_VAL = "1'b0" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) (* PE_THRESH_ADJ = "8" *) 
(* PE_THRESH_MAX = "11" *) (* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "8" *) 
(* PF_THRESH_MAX = "11" *) (* PF_THRESH_MIN = "7" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* RD_DC_WIDTH_EXT = "5" *) 
(* RD_LATENCY = "2" *) (* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "4" *) 
(* READ_DATA_WIDTH = "257" *) (* READ_MODE = "1" *) (* RELATED_CLOCKS = "0" *) 
(* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "0707" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "257" *) 
(* WR_DATA_COUNT_WIDTH = "4" *) (* WR_DC_WIDTH_EXT = "5" *) (* WR_PNTR_WIDTH = "4" *) 
(* WR_RD_RATIO = "0" *) (* XPM_MODULE = "TRUE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [256:0]din;
  output full;
  output full_n;
  output prog_full;
  output [3:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [256:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [1:0]count_value_i;
  wire [3:0]diff_pntr_pe;
  wire [4:4]diff_pntr_pf_q0;
  wire [256:0]din;
  wire [256:0]dout;
  wire empty;
  wire full;
  wire full_n;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_3 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_4 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_5 ;
  wire \gen_cdc_pntr.rpw_gray_reg_n_2 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_1 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_2 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_3 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_4 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_5 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_6 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_2 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_3 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_4 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_5 ;
  wire \gen_fwft.count_rst ;
  (* RTL_KEEP = "yes" *) wire [1:0]\gen_fwft.curr_fwft_state ;
  wire \gen_fwft.empty_fwft_i_reg0 ;
  wire [1:0]\gen_fwft.next_fwft_state__0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_3 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ;
  wire \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ;
  wire [4:1]\grdc.diff_wr_rd_pntr_rdc ;
  wire \grdc.rd_data_count_i0 ;
  wire [4:1]\gwdc.diff_wr_rd_pntr1_out ;
  wire overflow;
  wire overflow_i0;
  wire p_1_in;
  wire prog_empty;
  wire prog_full;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_full_i0;
  wire rd_clk;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire [3:0]rd_pntr_ext;
  wire [3:3]rd_pntr_wr;
  wire [3:0]rd_pntr_wr_cdc;
  wire [4:0]rd_pntr_wr_cdc_dc;
  wire rd_rst_busy;
  wire rdp_inst_n_10;
  wire rdp_inst_n_11;
  wire rdp_inst_n_12;
  wire rdp_inst_n_8;
  wire rdp_inst_n_9;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_1;
  wire sleep;
  wire [1:1]src_in_bin00_out;
  wire underflow;
  wire underflow_i0;
  wire wr_clk;
  wire [3:0]wr_data_count;
  wire wr_en;
  wire [4:0]wr_pntr_ext;
  wire [4:1]wr_pntr_plus1_pf;
  wire wr_pntr_plus1_pf_carry;
  wire [3:0]wr_pntr_rd_cdc;
  wire [4:0]wr_pntr_rd_cdc_dc;
  wire wr_rst_busy;
  wire wrpp1_inst_n_4;
  wire wrpp2_inst_n_0;
  wire wrpp2_inst_n_1;
  wire wrpp2_inst_n_2;
  wire wrpp2_inst_n_3;
  wire wrst_busy;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [256:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_ack = \<const0> ;
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(\gen_fwft.curr_fwft_state [0]),
        .I1(rd_en),
        .I2(\gen_fwft.curr_fwft_state [1]),
        .I3(ram_empty_i),
        .O(\gen_fwft.next_fwft_state__0 [0]));
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(\gen_fwft.curr_fwft_state [1]),
        .I2(\gen_fwft.curr_fwft_state [0]),
        .O(\gen_fwft.next_fwft_state__0 [1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.next_fwft_state__0 [0]),
        .Q(\gen_fwft.curr_fwft_state [0]),
        .R(rd_rst_busy));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.next_fwft_state__0 [1]),
        .Q(\gen_fwft.curr_fwft_state [1]),
        .R(rd_rst_busy));
  GND GND
       (.G(\<const0> ));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__8 \gen_cdc_pntr.rd_pntr_cdc_dc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc_dc),
        .src_clk(rd_clk),
        .src_in_bin({rdp_inst_n_9,rdp_inst_n_10,rdp_inst_n_11,src_in_bin00_out,rdp_inst_n_12}));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__13 \gen_cdc_pntr.rd_pntr_cdc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc),
        .src_clk(rd_clk),
        .src_in_bin(rd_pntr_ext));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_26 \gen_cdc_pntr.rpw_gray_reg 
       (.D(rd_pntr_wr_cdc),
        .E(wr_pntr_plus1_pf_carry),
        .Q(rd_pntr_wr),
        .\count_value_i_reg[3] (wr_pntr_plus1_pf),
        .\count_value_i_reg[3]_0 (wrpp1_inst_n_4),
        .\count_value_i_reg[3]_1 ({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3}),
        .diff_pntr_pf_q0(diff_pntr_pf_q0),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg (full),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_reg (\gen_cdc_pntr.rpw_gray_reg_n_2 ),
        .ram_full_i0(ram_full_i0),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_27 \gen_cdc_pntr.rpw_gray_reg_dc 
       (.D({\gwdc.diff_wr_rd_pntr1_out [4:3],\gwdc.diff_wr_rd_pntr1_out [1]}),
        .Q({\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 }),
        .\count_value_i_reg[4] (wr_pntr_ext),
        .\dest_graysync_ff_reg[1][4] (rd_pntr_wr_cdc_dc),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_28 \gen_cdc_pntr.wpr_gray_reg 
       (.D(diff_pntr_pe[1:0]),
        .Q({\gen_cdc_pntr.wpr_gray_reg_n_2 ,\gen_cdc_pntr.wpr_gray_reg_n_3 ,\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 }),
        .\count_value_i_reg[3] (rd_pntr_ext),
        .\count_value_i_reg[3]_0 ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .\dest_graysync_ff_reg[1][3] (wr_pntr_rd_cdc),
        .enb(rdp_inst_n_8),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_29 \gen_cdc_pntr.wpr_gray_reg_dc 
       (.D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q({\gen_cdc_pntr.wpr_gray_reg_dc_n_1 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_2 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_5 }),
        .\count_value_i_reg[1] (count_value_i),
        .\count_value_i_reg[3] ({rd_pntr_ext[3],rd_pntr_ext[1:0]}),
        .\dest_graysync_ff_reg[3][4] (wr_pntr_rd_cdc_dc),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .\grdc.rd_data_count_i_reg[4] (\gen_cdc_pntr.wpr_gray_reg_dc_n_6 ),
        .rd_clk(rd_clk));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__8 \gen_cdc_pntr.wr_pntr_cdc_dc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc_dc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__12 \gen_cdc_pntr.wr_pntr_cdc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext[3:0]));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(\gen_fwft.curr_fwft_state [0]),
        .I2(\gen_fwft.curr_fwft_state [1]),
        .I3(empty),
        .O(\gen_fwft.empty_fwft_i_reg0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.empty_fwft_i_reg0 ),
        .Q(empty),
        .S(rd_rst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_30 \gen_fwft.rdpp1_inst 
       (.D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(count_value_i),
        .SR(\gen_fwft.count_rst ),
        .\count_value_i_reg[2] (rd_pntr_ext[2:0]),
        .\grdc.rd_data_count_i_reg[2] (\gen_fwft.rdpp1_inst_n_3 ),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\reg_out_i_reg[2] ({\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_5 }),
        .src_in_bin(src_in_bin00_out));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[0]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[1]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[2]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[3]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ),
        .R(rd_rst_busy));
  LUT6 #(
    .INIT(64'h8B8B8B8B8B8B8BBB)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1 
       (.I0(prog_empty),
        .I1(empty),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ),
        .I3(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ),
        .I4(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ),
        .I5(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ),
        .O(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ),
        .Q(prog_empty),
        .S(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0),
        .Q(p_1_in),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_1),
        .Q(prog_full),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i0),
        .Q(full),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_cdc_pntr.rpw_gray_reg_n_2 ),
        .Q(full_n),
        .S(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.ram_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(rd_rst_busy));
  (* ADDR_WIDTH_A = "4" *) 
  (* ADDR_WIDTH_B = "4" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "257" *) 
  (* BYTE_WRITE_WIDTH_B = "257" *) 
  (* CLOCKING_MODE = "1" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "256" *) 
  (* \MEM.ADDRESS_SPACE_END  = "511" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "257" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "2" *) 
  (* MEMORY_SIZE = "4112" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "16" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "block" *) 
  (* P_MIN_WIDTH_DATA = "257" *) 
  (* P_MIN_WIDTH_DATA_A = "257" *) 
  (* P_MIN_WIDTH_DATA_B = "257" *) 
  (* P_MIN_WIDTH_DATA_ECC = "257" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "257" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "no" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "4" *) 
  (* P_WIDTH_ADDR_READ_B = "4" *) 
  (* P_WIDTH_ADDR_WRITE_A = "4" *) 
  (* P_WIDTH_ADDR_WRITE_B = "4" *) 
  (* P_WIDTH_COL_WRITE_A = "257" *) 
  (* P_WIDTH_COL_WRITE_B = "257" *) 
  (* READ_DATA_WIDTH_A = "257" *) 
  (* READ_DATA_WIDTH_B = "257" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "257" *) 
  (* WRITE_DATA_WIDTH_B = "257" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1__2 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext[3:0]),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(rd_clk),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [256:0]),
        .doutb(dout),
        .ena(wr_pntr_plus1_pf_carry),
        .enb(rdp_inst_n_8),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(rd_rst_busy),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(1'b0),
        .web(1'b0));
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(\gen_fwft.curr_fwft_state [0]),
        .I1(\gen_fwft.curr_fwft_state [1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  FDRE #(
    .INIT(1'b0)) 
    \gof.overflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(overflow_i0),
        .Q(overflow),
        .R(1'b0));
  FDRE \grdc.rd_data_count_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(rd_data_count[0]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(rd_data_count[1]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(rd_data_count[2]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(rd_data_count[3]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \guf.underflow_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(underflow_i0),
        .Q(underflow),
        .R(1'b0));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [1]),
        .Q(wr_data_count[0]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [2]),
        .Q(wr_data_count[1]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [3]),
        .Q(wr_data_count[2]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [4]),
        .Q(wr_data_count[3]),
        .R(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_31 rdp_inst
       (.D(diff_pntr_pe[3:2]),
        .E(rdp_inst_n_8),
        .Q(rd_pntr_ext),
        .\count_value_i_reg[1]_0 (\gen_fwft.rdpp1_inst_n_3 ),
        .\count_value_i_reg[1]_1 (count_value_i),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .\grdc.rd_data_count_i_reg[4] (\grdc.diff_wr_rd_pntr_rdc [4:3]),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\reg_out_i_reg[3] ({\gen_cdc_pntr.wpr_gray_reg_n_2 ,\gen_cdc_pntr.wpr_gray_reg_n_3 ,\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 }),
        .\reg_out_i_reg[3]_0 (\gen_cdc_pntr.wpr_gray_reg_dc_n_6 ),
        .\reg_out_i_reg[4] ({\gen_cdc_pntr.wpr_gray_reg_dc_n_1 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_2 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 }),
        .src_in_bin({rdp_inst_n_9,rdp_inst_n_10,rdp_inst_n_11,rdp_inst_n_12}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_32 rdpp1_inst
       (.E(rdp_inst_n_8),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .out(\gen_fwft.curr_fwft_state ),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_33 rst_d1_inst
       (.\gen_pf_ic_rc.gpf_ic.prog_full_i_reg (rst_d1_inst_n_1),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg (full),
        .overflow_i0(overflow_i0),
        .p_1_in(p_1_in),
        .prog_full(prog_full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_34 wrp_inst
       (.D(\gwdc.diff_wr_rd_pntr1_out [2]),
        .E(wr_pntr_plus1_pf_carry),
        .Q(wr_pntr_ext),
        .\reg_out_i_reg[2] ({\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 }),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_35 wrpp1_inst
       (.E(wr_pntr_plus1_pf_carry),
        .Q(wr_pntr_plus1_pf),
        .\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] (wrpp1_inst_n_4),
        .\reg_out_i_reg[3] (rd_pntr_wr),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_36 wrpp2_inst
       (.E(wr_pntr_plus1_pf_carry),
        .Q({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3}),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__5 xpm_fifo_rst_inst
       (.E(wr_pntr_plus1_pf_carry),
        .SR(\grdc.rd_data_count_i0 ),
        .\count_value_i_reg[1] (\gen_fwft.count_rst ),
        .\gen_fwft.empty_fwft_i_reg (empty),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg (full),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .rst_d1(rst_d1),
        .\syncstages_ff_reg[0] (rd_rst_busy),
        .underflow_i0(underflow_i0),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy),
        .wrst_busy(wrst_busy));
endmodule

(* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "0" *) (* DOUT_RESET_VALUE = "0" *) 
(* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) (* EN_ADV_FEATURE = "16'b0000011100000111" *) 
(* EN_AE = "1'b0" *) (* EN_AF = "1'b0" *) (* EN_DVLD = "1'b0" *) 
(* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) (* EN_PF = "1'b1" *) 
(* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) (* EN_WACK = "1'b0" *) 
(* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) (* FIFO_MEMORY_TYPE = "2" *) 
(* FIFO_MEM_TYPE = "2" *) (* FIFO_READ_DEPTH = "16" *) (* FIFO_READ_LATENCY = "1" *) 
(* FIFO_SIZE = "4112" *) (* FIFO_WRITE_DEPTH = "16" *) (* FULL_RESET_VALUE = "0" *) 
(* FULL_RST_VAL = "1'b0" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) (* PE_THRESH_ADJ = "8" *) 
(* PE_THRESH_MAX = "11" *) (* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "8" *) 
(* PF_THRESH_MAX = "11" *) (* PF_THRESH_MIN = "7" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* RD_DC_WIDTH_EXT = "5" *) 
(* RD_LATENCY = "2" *) (* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "4" *) 
(* READ_DATA_WIDTH = "257" *) (* READ_MODE = "1" *) (* RELATED_CLOCKS = "0" *) 
(* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "0707" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "257" *) 
(* WR_DATA_COUNT_WIDTH = "4" *) (* WR_DC_WIDTH_EXT = "5" *) (* WR_PNTR_WIDTH = "4" *) 
(* WR_RD_RATIO = "0" *) (* XPM_MODULE = "TRUE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1__xdcDup__1
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [256:0]din;
  output full;
  output full_n;
  output prog_full;
  output [3:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [256:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [1:0]count_value_i;
  wire [3:0]diff_pntr_pe;
  wire [4:4]diff_pntr_pf_q0;
  wire [256:0]din;
  wire [256:0]dout;
  wire empty;
  wire full;
  wire full_n;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_3 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_4 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_5 ;
  wire \gen_cdc_pntr.rpw_gray_reg_n_2 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_1 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_2 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_3 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_4 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_5 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_6 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_2 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_3 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_4 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_5 ;
  wire \gen_fwft.count_rst ;
  (* RTL_KEEP = "yes" *) wire [1:0]\gen_fwft.curr_fwft_state ;
  wire \gen_fwft.empty_fwft_i_reg0 ;
  wire [1:0]\gen_fwft.next_fwft_state__0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_3 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ;
  wire \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ;
  wire [4:1]\grdc.diff_wr_rd_pntr_rdc ;
  wire \grdc.rd_data_count_i0 ;
  wire [4:1]\gwdc.diff_wr_rd_pntr1_out ;
  wire overflow;
  wire overflow_i0;
  wire p_1_in;
  wire prog_empty;
  wire prog_full;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_full_i0;
  wire rd_clk;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire [3:0]rd_pntr_ext;
  wire [3:3]rd_pntr_wr;
  wire [3:0]rd_pntr_wr_cdc;
  wire [4:0]rd_pntr_wr_cdc_dc;
  wire rd_rst_busy;
  wire rdp_inst_n_10;
  wire rdp_inst_n_11;
  wire rdp_inst_n_12;
  wire rdp_inst_n_8;
  wire rdp_inst_n_9;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_1;
  wire sleep;
  wire [1:1]src_in_bin00_out;
  wire underflow;
  wire underflow_i0;
  wire wr_clk;
  wire [3:0]wr_data_count;
  wire wr_en;
  wire [4:0]wr_pntr_ext;
  wire [4:1]wr_pntr_plus1_pf;
  wire wr_pntr_plus1_pf_carry;
  wire [3:0]wr_pntr_rd_cdc;
  wire [4:0]wr_pntr_rd_cdc_dc;
  wire wr_rst_busy;
  wire wrpp1_inst_n_4;
  wire wrpp2_inst_n_0;
  wire wrpp2_inst_n_1;
  wire wrpp2_inst_n_2;
  wire wrpp2_inst_n_3;
  wire wrst_busy;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [256:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_ack = \<const0> ;
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(\gen_fwft.curr_fwft_state [0]),
        .I1(rd_en),
        .I2(\gen_fwft.curr_fwft_state [1]),
        .I3(ram_empty_i),
        .O(\gen_fwft.next_fwft_state__0 [0]));
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(\gen_fwft.curr_fwft_state [1]),
        .I2(\gen_fwft.curr_fwft_state [0]),
        .O(\gen_fwft.next_fwft_state__0 [1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.next_fwft_state__0 [0]),
        .Q(\gen_fwft.curr_fwft_state [0]),
        .R(rd_rst_busy));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.next_fwft_state__0 [1]),
        .Q(\gen_fwft.curr_fwft_state [1]),
        .R(rd_rst_busy));
  GND GND
       (.G(\<const0> ));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__9 \gen_cdc_pntr.rd_pntr_cdc_dc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc_dc),
        .src_clk(rd_clk),
        .src_in_bin({rdp_inst_n_9,rdp_inst_n_10,rdp_inst_n_11,src_in_bin00_out,rdp_inst_n_12}));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__15 \gen_cdc_pntr.rd_pntr_cdc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc),
        .src_clk(rd_clk),
        .src_in_bin(rd_pntr_ext));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_37 \gen_cdc_pntr.rpw_gray_reg 
       (.D(rd_pntr_wr_cdc),
        .E(wr_pntr_plus1_pf_carry),
        .Q(rd_pntr_wr),
        .\count_value_i_reg[3] (wr_pntr_plus1_pf),
        .\count_value_i_reg[3]_0 (wrpp1_inst_n_4),
        .\count_value_i_reg[3]_1 ({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3}),
        .diff_pntr_pf_q0(diff_pntr_pf_q0),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg (full),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_reg (\gen_cdc_pntr.rpw_gray_reg_n_2 ),
        .ram_full_i0(ram_full_i0),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_38 \gen_cdc_pntr.rpw_gray_reg_dc 
       (.D({\gwdc.diff_wr_rd_pntr1_out [4:3],\gwdc.diff_wr_rd_pntr1_out [1]}),
        .Q({\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 }),
        .\count_value_i_reg[4] (wr_pntr_ext),
        .\dest_graysync_ff_reg[1][4] (rd_pntr_wr_cdc_dc),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_39 \gen_cdc_pntr.wpr_gray_reg 
       (.D(diff_pntr_pe[1:0]),
        .Q({\gen_cdc_pntr.wpr_gray_reg_n_2 ,\gen_cdc_pntr.wpr_gray_reg_n_3 ,\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 }),
        .\count_value_i_reg[3] (rd_pntr_ext),
        .\count_value_i_reg[3]_0 ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .\dest_graysync_ff_reg[1][3] (wr_pntr_rd_cdc),
        .enb(rdp_inst_n_8),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_40 \gen_cdc_pntr.wpr_gray_reg_dc 
       (.D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q({\gen_cdc_pntr.wpr_gray_reg_dc_n_1 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_2 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_5 }),
        .\count_value_i_reg[1] (count_value_i),
        .\count_value_i_reg[3] ({rd_pntr_ext[3],rd_pntr_ext[1:0]}),
        .\dest_graysync_ff_reg[3][4] (wr_pntr_rd_cdc_dc),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .\grdc.rd_data_count_i_reg[4] (\gen_cdc_pntr.wpr_gray_reg_dc_n_6 ),
        .rd_clk(rd_clk));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__9 \gen_cdc_pntr.wr_pntr_cdc_dc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc_dc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__14 \gen_cdc_pntr.wr_pntr_cdc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext[3:0]));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(\gen_fwft.curr_fwft_state [0]),
        .I2(\gen_fwft.curr_fwft_state [1]),
        .I3(empty),
        .O(\gen_fwft.empty_fwft_i_reg0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.empty_fwft_i_reg0 ),
        .Q(empty),
        .S(rd_rst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_41 \gen_fwft.rdpp1_inst 
       (.D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(count_value_i),
        .SR(\gen_fwft.count_rst ),
        .\count_value_i_reg[2] (rd_pntr_ext[2:0]),
        .\grdc.rd_data_count_i_reg[2] (\gen_fwft.rdpp1_inst_n_3 ),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\reg_out_i_reg[2] ({\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_5 }),
        .src_in_bin(src_in_bin00_out));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[0]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[1]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[2]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[3]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ),
        .R(rd_rst_busy));
  LUT6 #(
    .INIT(64'h8B8B8B8B8B8B8BBB)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1 
       (.I0(prog_empty),
        .I1(empty),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ),
        .I3(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ),
        .I4(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ),
        .I5(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ),
        .O(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ),
        .Q(prog_empty),
        .S(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0),
        .Q(p_1_in),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_1),
        .Q(prog_full),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i0),
        .Q(full),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_cdc_pntr.rpw_gray_reg_n_2 ),
        .Q(full_n),
        .S(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.ram_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(rd_rst_busy));
  (* ADDR_WIDTH_A = "4" *) 
  (* ADDR_WIDTH_B = "4" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "257" *) 
  (* BYTE_WRITE_WIDTH_B = "257" *) 
  (* CLOCKING_MODE = "1" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "256" *) 
  (* \MEM.ADDRESS_SPACE_END  = "511" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "257" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "2" *) 
  (* MEMORY_SIZE = "4112" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "16" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "block" *) 
  (* P_MIN_WIDTH_DATA = "257" *) 
  (* P_MIN_WIDTH_DATA_A = "257" *) 
  (* P_MIN_WIDTH_DATA_B = "257" *) 
  (* P_MIN_WIDTH_DATA_ECC = "257" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "257" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "no" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "4" *) 
  (* P_WIDTH_ADDR_READ_B = "4" *) 
  (* P_WIDTH_ADDR_WRITE_A = "4" *) 
  (* P_WIDTH_ADDR_WRITE_B = "4" *) 
  (* P_WIDTH_COL_WRITE_A = "257" *) 
  (* P_WIDTH_COL_WRITE_B = "257" *) 
  (* READ_DATA_WIDTH_A = "257" *) 
  (* READ_DATA_WIDTH_B = "257" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "257" *) 
  (* WRITE_DATA_WIDTH_B = "257" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext[3:0]),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(rd_clk),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [256:0]),
        .doutb(dout),
        .ena(wr_pntr_plus1_pf_carry),
        .enb(rdp_inst_n_8),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(rd_rst_busy),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(1'b0),
        .web(1'b0));
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(\gen_fwft.curr_fwft_state [0]),
        .I1(\gen_fwft.curr_fwft_state [1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  FDRE #(
    .INIT(1'b0)) 
    \gof.overflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(overflow_i0),
        .Q(overflow),
        .R(1'b0));
  FDRE \grdc.rd_data_count_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(rd_data_count[0]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(rd_data_count[1]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(rd_data_count[2]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(rd_data_count[3]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \guf.underflow_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(underflow_i0),
        .Q(underflow),
        .R(1'b0));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [1]),
        .Q(wr_data_count[0]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [2]),
        .Q(wr_data_count[1]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [3]),
        .Q(wr_data_count[2]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [4]),
        .Q(wr_data_count[3]),
        .R(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_42 rdp_inst
       (.D(diff_pntr_pe[3:2]),
        .E(rdp_inst_n_8),
        .Q(rd_pntr_ext),
        .\count_value_i_reg[1]_0 (\gen_fwft.rdpp1_inst_n_3 ),
        .\count_value_i_reg[1]_1 (count_value_i),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .\grdc.rd_data_count_i_reg[4] (\grdc.diff_wr_rd_pntr_rdc [4:3]),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\reg_out_i_reg[3] ({\gen_cdc_pntr.wpr_gray_reg_n_2 ,\gen_cdc_pntr.wpr_gray_reg_n_3 ,\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 }),
        .\reg_out_i_reg[3]_0 (\gen_cdc_pntr.wpr_gray_reg_dc_n_6 ),
        .\reg_out_i_reg[4] ({\gen_cdc_pntr.wpr_gray_reg_dc_n_1 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_2 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 }),
        .src_in_bin({rdp_inst_n_9,rdp_inst_n_10,rdp_inst_n_11,rdp_inst_n_12}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_43 rdpp1_inst
       (.E(rdp_inst_n_8),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .out(\gen_fwft.curr_fwft_state ),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_44 rst_d1_inst
       (.\gen_pf_ic_rc.gpf_ic.prog_full_i_reg (rst_d1_inst_n_1),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg (full),
        .overflow_i0(overflow_i0),
        .p_1_in(p_1_in),
        .prog_full(prog_full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_45 wrp_inst
       (.D(\gwdc.diff_wr_rd_pntr1_out [2]),
        .E(wr_pntr_plus1_pf_carry),
        .Q(wr_pntr_ext),
        .\reg_out_i_reg[2] ({\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 }),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_46 wrpp1_inst
       (.E(wr_pntr_plus1_pf_carry),
        .Q(wr_pntr_plus1_pf),
        .\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] (wrpp1_inst_n_4),
        .\reg_out_i_reg[3] (rd_pntr_wr),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_47 wrpp2_inst
       (.E(wr_pntr_plus1_pf_carry),
        .Q({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3}),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__4 xpm_fifo_rst_inst
       (.E(wr_pntr_plus1_pf_carry),
        .SR(\grdc.rd_data_count_i0 ),
        .\count_value_i_reg[1] (\gen_fwft.count_rst ),
        .\gen_fwft.empty_fwft_i_reg (empty),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg (full),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .rst_d1(rst_d1),
        .\syncstages_ff_reg[0] (rd_rst_busy),
        .underflow_i0(underflow_i0),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy),
        .wrst_busy(wrst_busy));
endmodule

(* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "0" *) (* DOUT_RESET_VALUE = "0" *) 
(* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) (* EN_ADV_FEATURE = "16'b0000011100000111" *) 
(* EN_AE = "1'b0" *) (* EN_AF = "1'b0" *) (* EN_DVLD = "1'b0" *) 
(* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) (* EN_PF = "1'b1" *) 
(* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) (* EN_WACK = "1'b0" *) 
(* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) (* FIFO_MEMORY_TYPE = "1" *) 
(* FIFO_MEM_TYPE = "1" *) (* FIFO_READ_DEPTH = "16" *) (* FIFO_READ_LATENCY = "1" *) 
(* FIFO_SIZE = "144" *) (* FIFO_WRITE_DEPTH = "16" *) (* FULL_RESET_VALUE = "0" *) 
(* FULL_RST_VAL = "1'b0" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) (* PE_THRESH_ADJ = "8" *) 
(* PE_THRESH_MAX = "11" *) (* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "8" *) 
(* PF_THRESH_MAX = "11" *) (* PF_THRESH_MIN = "7" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* RD_DC_WIDTH_EXT = "5" *) 
(* RD_LATENCY = "2" *) (* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "4" *) 
(* READ_DATA_WIDTH = "9" *) (* READ_MODE = "1" *) (* RELATED_CLOCKS = "0" *) 
(* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "0707" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "9" *) 
(* WR_DATA_COUNT_WIDTH = "4" *) (* WR_DC_WIDTH_EXT = "5" *) (* WR_PNTR_WIDTH = "4" *) 
(* WR_RD_RATIO = "0" *) (* XPM_MODULE = "TRUE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [8:0]din;
  output full;
  output full_n;
  output prog_full;
  output [3:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [8:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [1:0]count_value_i;
  wire [3:0]diff_pntr_pe;
  wire [4:4]diff_pntr_pf_q0;
  wire [8:0]din;
  wire [8:0]dout;
  wire empty;
  wire full;
  wire full_n;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_3 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_4 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_5 ;
  wire \gen_cdc_pntr.rpw_gray_reg_n_2 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_1 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_2 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_3 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_4 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_5 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_6 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_2 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_3 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_4 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_5 ;
  wire \gen_fwft.count_rst ;
  (* RTL_KEEP = "yes" *) wire [1:0]\gen_fwft.curr_fwft_state ;
  wire \gen_fwft.empty_fwft_i_reg0 ;
  wire [1:0]\gen_fwft.next_fwft_state__0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_3 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ;
  wire \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ;
  wire [4:1]\grdc.diff_wr_rd_pntr_rdc ;
  wire \grdc.rd_data_count_i0 ;
  wire [4:1]\gwdc.diff_wr_rd_pntr1_out ;
  wire overflow;
  wire overflow_i0;
  wire p_1_in;
  wire prog_empty;
  wire prog_full;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_full_i0;
  wire rd_clk;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire [3:0]rd_pntr_ext;
  wire [3:3]rd_pntr_wr;
  wire [3:0]rd_pntr_wr_cdc;
  wire [4:0]rd_pntr_wr_cdc_dc;
  wire rd_rst_busy;
  wire rdp_inst_n_10;
  wire rdp_inst_n_11;
  wire rdp_inst_n_12;
  wire rdp_inst_n_8;
  wire rdp_inst_n_9;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_1;
  wire sleep;
  wire [1:1]src_in_bin00_out;
  wire underflow;
  wire underflow_i0;
  wire wr_clk;
  wire [3:0]wr_data_count;
  wire wr_en;
  wire [4:0]wr_pntr_ext;
  wire [4:1]wr_pntr_plus1_pf;
  wire wr_pntr_plus1_pf_carry;
  wire [3:0]wr_pntr_rd_cdc;
  wire [4:0]wr_pntr_rd_cdc_dc;
  wire wr_rst_busy;
  wire wrpp1_inst_n_4;
  wire wrpp2_inst_n_0;
  wire wrpp2_inst_n_1;
  wire wrpp2_inst_n_2;
  wire wrpp2_inst_n_3;
  wire wrst_busy;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [8:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_ack = \<const0> ;
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(\gen_fwft.curr_fwft_state [0]),
        .I1(rd_en),
        .I2(\gen_fwft.curr_fwft_state [1]),
        .I3(ram_empty_i),
        .O(\gen_fwft.next_fwft_state__0 [0]));
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(\gen_fwft.curr_fwft_state [1]),
        .I2(\gen_fwft.curr_fwft_state [0]),
        .O(\gen_fwft.next_fwft_state__0 [1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.next_fwft_state__0 [0]),
        .Q(\gen_fwft.curr_fwft_state [0]),
        .R(rd_rst_busy));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.next_fwft_state__0 [1]),
        .Q(\gen_fwft.curr_fwft_state [1]),
        .R(rd_rst_busy));
  GND GND
       (.G(\<const0> ));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__7 \gen_cdc_pntr.rd_pntr_cdc_dc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc_dc),
        .src_clk(rd_clk),
        .src_in_bin({rdp_inst_n_9,rdp_inst_n_10,rdp_inst_n_11,src_in_bin00_out,rdp_inst_n_12}));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__11 \gen_cdc_pntr.rd_pntr_cdc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc),
        .src_clk(rd_clk),
        .src_in_bin(rd_pntr_ext));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_15 \gen_cdc_pntr.rpw_gray_reg 
       (.D(rd_pntr_wr_cdc),
        .E(wr_pntr_plus1_pf_carry),
        .Q(rd_pntr_wr),
        .\count_value_i_reg[3] (wr_pntr_plus1_pf),
        .\count_value_i_reg[3]_0 (wrpp1_inst_n_4),
        .\count_value_i_reg[3]_1 ({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3}),
        .diff_pntr_pf_q0(diff_pntr_pf_q0),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg (full),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_reg (\gen_cdc_pntr.rpw_gray_reg_n_2 ),
        .ram_full_i0(ram_full_i0),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_16 \gen_cdc_pntr.rpw_gray_reg_dc 
       (.D({\gwdc.diff_wr_rd_pntr1_out [4:3],\gwdc.diff_wr_rd_pntr1_out [1]}),
        .Q({\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 }),
        .\count_value_i_reg[4] (wr_pntr_ext),
        .\dest_graysync_ff_reg[1][4] (rd_pntr_wr_cdc_dc),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_17 \gen_cdc_pntr.wpr_gray_reg 
       (.D(diff_pntr_pe[1:0]),
        .Q({\gen_cdc_pntr.wpr_gray_reg_n_2 ,\gen_cdc_pntr.wpr_gray_reg_n_3 ,\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 }),
        .\count_value_i_reg[3] (rd_pntr_ext),
        .\count_value_i_reg[3]_0 ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .\dest_graysync_ff_reg[1][3] (wr_pntr_rd_cdc),
        .enb(rdp_inst_n_8),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_18 \gen_cdc_pntr.wpr_gray_reg_dc 
       (.D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q({\gen_cdc_pntr.wpr_gray_reg_dc_n_1 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_2 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_5 }),
        .\count_value_i_reg[1] (count_value_i),
        .\count_value_i_reg[3] ({rd_pntr_ext[3],rd_pntr_ext[1:0]}),
        .\dest_graysync_ff_reg[3][4] (wr_pntr_rd_cdc_dc),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .\grdc.rd_data_count_i_reg[4] (\gen_cdc_pntr.wpr_gray_reg_dc_n_6 ),
        .rd_clk(rd_clk));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__7 \gen_cdc_pntr.wr_pntr_cdc_dc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc_dc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__10 \gen_cdc_pntr.wr_pntr_cdc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext[3:0]));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(\gen_fwft.curr_fwft_state [0]),
        .I2(\gen_fwft.curr_fwft_state [1]),
        .I3(empty),
        .O(\gen_fwft.empty_fwft_i_reg0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.empty_fwft_i_reg0 ),
        .Q(empty),
        .S(rd_rst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_19 \gen_fwft.rdpp1_inst 
       (.D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(count_value_i),
        .SR(\gen_fwft.count_rst ),
        .\count_value_i_reg[2] (rd_pntr_ext[2:0]),
        .\grdc.rd_data_count_i_reg[2] (\gen_fwft.rdpp1_inst_n_3 ),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\reg_out_i_reg[2] ({\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_5 }),
        .src_in_bin(src_in_bin00_out));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[0]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[1]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[2]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[3]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ),
        .R(rd_rst_busy));
  LUT6 #(
    .INIT(64'h8B8B8B8B8B8B8BBB)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1 
       (.I0(prog_empty),
        .I1(empty),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ),
        .I3(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ),
        .I4(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ),
        .I5(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ),
        .O(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ),
        .Q(prog_empty),
        .S(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0),
        .Q(p_1_in),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_1),
        .Q(prog_full),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i0),
        .Q(full),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_cdc_pntr.rpw_gray_reg_n_2 ),
        .Q(full_n),
        .S(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.ram_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(rd_rst_busy));
  (* ADDR_WIDTH_A = "4" *) 
  (* ADDR_WIDTH_B = "4" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "9" *) 
  (* BYTE_WRITE_WIDTH_B = "9" *) 
  (* CLOCKING_MODE = "1" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "1" *) 
  (* MEMORY_SIZE = "144" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "16" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "distributed" *) 
  (* P_MIN_WIDTH_DATA = "9" *) 
  (* P_MIN_WIDTH_DATA_A = "9" *) 
  (* P_MIN_WIDTH_DATA_B = "9" *) 
  (* P_MIN_WIDTH_DATA_ECC = "9" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "9" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "4" *) 
  (* P_WIDTH_ADDR_READ_B = "4" *) 
  (* P_WIDTH_ADDR_WRITE_A = "4" *) 
  (* P_WIDTH_ADDR_WRITE_B = "4" *) 
  (* P_WIDTH_COL_WRITE_A = "9" *) 
  (* P_WIDTH_COL_WRITE_B = "9" *) 
  (* READ_DATA_WIDTH_A = "9" *) 
  (* READ_DATA_WIDTH_B = "9" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "1" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "9" *) 
  (* WRITE_DATA_WIDTH_B = "9" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized4 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext[3:0]),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(rd_clk),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [8:0]),
        .doutb(dout),
        .ena(wr_pntr_plus1_pf_carry),
        .enb(rdp_inst_n_8),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(rd_rst_busy),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(1'b0),
        .web(1'b0));
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(\gen_fwft.curr_fwft_state [0]),
        .I1(\gen_fwft.curr_fwft_state [1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  FDRE #(
    .INIT(1'b0)) 
    \gof.overflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(overflow_i0),
        .Q(overflow),
        .R(1'b0));
  FDRE \grdc.rd_data_count_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(rd_data_count[0]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(rd_data_count[1]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(rd_data_count[2]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(rd_data_count[3]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \guf.underflow_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(underflow_i0),
        .Q(underflow),
        .R(1'b0));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [1]),
        .Q(wr_data_count[0]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [2]),
        .Q(wr_data_count[1]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [3]),
        .Q(wr_data_count[2]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [4]),
        .Q(wr_data_count[3]),
        .R(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_20 rdp_inst
       (.D(diff_pntr_pe[3:2]),
        .E(rdp_inst_n_8),
        .Q(rd_pntr_ext),
        .\count_value_i_reg[1]_0 (\gen_fwft.rdpp1_inst_n_3 ),
        .\count_value_i_reg[1]_1 (count_value_i),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .\grdc.rd_data_count_i_reg[4] (\grdc.diff_wr_rd_pntr_rdc [4:3]),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\reg_out_i_reg[3] ({\gen_cdc_pntr.wpr_gray_reg_n_2 ,\gen_cdc_pntr.wpr_gray_reg_n_3 ,\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 }),
        .\reg_out_i_reg[3]_0 (\gen_cdc_pntr.wpr_gray_reg_dc_n_6 ),
        .\reg_out_i_reg[4] ({\gen_cdc_pntr.wpr_gray_reg_dc_n_1 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_2 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 }),
        .src_in_bin({rdp_inst_n_9,rdp_inst_n_10,rdp_inst_n_11,rdp_inst_n_12}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_21 rdpp1_inst
       (.E(rdp_inst_n_8),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .out(\gen_fwft.curr_fwft_state ),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_22 rst_d1_inst
       (.\gen_pf_ic_rc.gpf_ic.prog_full_i_reg (rst_d1_inst_n_1),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg (full),
        .overflow_i0(overflow_i0),
        .p_1_in(p_1_in),
        .prog_full(prog_full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_23 wrp_inst
       (.D(\gwdc.diff_wr_rd_pntr1_out [2]),
        .E(wr_pntr_plus1_pf_carry),
        .Q(wr_pntr_ext),
        .\reg_out_i_reg[2] ({\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 }),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_24 wrpp1_inst
       (.E(wr_pntr_plus1_pf_carry),
        .Q(wr_pntr_plus1_pf),
        .\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] (wrpp1_inst_n_4),
        .\reg_out_i_reg[3] (rd_pntr_wr),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_25 wrpp2_inst
       (.E(wr_pntr_plus1_pf_carry),
        .Q({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3}),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__6 xpm_fifo_rst_inst
       (.E(wr_pntr_plus1_pf_carry),
        .SR(\grdc.rd_data_count_i0 ),
        .\count_value_i_reg[1] (\gen_fwft.count_rst ),
        .\gen_fwft.empty_fwft_i_reg (empty),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg (full),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .rst_d1(rst_d1),
        .\syncstages_ff_reg[0] (rd_rst_busy),
        .underflow_i0(underflow_i0),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy),
        .wrst_busy(wrst_busy));
endmodule

(* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "0" *) (* DOUT_RESET_VALUE = "0" *) 
(* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) (* EN_ADV_FEATURE = "16'b0000011100000111" *) 
(* EN_AE = "1'b0" *) (* EN_AF = "1'b0" *) (* EN_DVLD = "1'b0" *) 
(* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) (* EN_PF = "1'b1" *) 
(* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) (* EN_WACK = "1'b0" *) 
(* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) (* FIFO_MEMORY_TYPE = "1" *) 
(* FIFO_MEM_TYPE = "1" *) (* FIFO_READ_DEPTH = "16" *) (* FIFO_READ_LATENCY = "1" *) 
(* FIFO_SIZE = "512" *) (* FIFO_WRITE_DEPTH = "16" *) (* FULL_RESET_VALUE = "0" *) 
(* FULL_RST_VAL = "1'b0" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) (* PE_THRESH_ADJ = "8" *) 
(* PE_THRESH_MAX = "11" *) (* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "8" *) 
(* PF_THRESH_MAX = "11" *) (* PF_THRESH_MIN = "7" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* RD_DC_WIDTH_EXT = "5" *) 
(* RD_LATENCY = "2" *) (* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "4" *) 
(* READ_DATA_WIDTH = "32" *) (* READ_MODE = "1" *) (* RELATED_CLOCKS = "0" *) 
(* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "0707" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "32" *) 
(* WR_DATA_COUNT_WIDTH = "4" *) (* WR_DC_WIDTH_EXT = "5" *) (* WR_PNTR_WIDTH = "4" *) 
(* WR_RD_RATIO = "0" *) (* XPM_MODULE = "TRUE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [31:0]din;
  output full;
  output full_n;
  output prog_full;
  output [3:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [31:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [1:0]count_value_i;
  wire [3:0]diff_pntr_pe;
  wire [4:4]diff_pntr_pf_q0;
  wire [31:0]din;
  wire [31:0]dout;
  wire empty;
  wire full;
  wire full_n;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_3 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_4 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_5 ;
  wire \gen_cdc_pntr.rpw_gray_reg_n_2 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_1 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_2 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_3 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_4 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_5 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_6 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_2 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_3 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_4 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_5 ;
  wire \gen_fwft.count_rst ;
  (* RTL_KEEP = "yes" *) wire [1:0]\gen_fwft.curr_fwft_state ;
  wire \gen_fwft.empty_fwft_i_reg0 ;
  wire [1:0]\gen_fwft.next_fwft_state__0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_3 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ;
  wire \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ;
  wire [4:1]\grdc.diff_wr_rd_pntr_rdc ;
  wire \grdc.rd_data_count_i0 ;
  wire [4:1]\gwdc.diff_wr_rd_pntr1_out ;
  wire overflow;
  wire overflow_i0;
  wire p_1_in;
  wire prog_empty;
  wire prog_full;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_full_i0;
  wire rd_clk;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire [3:0]rd_pntr_ext;
  wire [3:3]rd_pntr_wr;
  wire [3:0]rd_pntr_wr_cdc;
  wire [4:0]rd_pntr_wr_cdc_dc;
  wire rd_rst_busy;
  wire rdp_inst_n_10;
  wire rdp_inst_n_11;
  wire rdp_inst_n_12;
  wire rdp_inst_n_8;
  wire rdp_inst_n_9;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_1;
  wire sleep;
  wire [1:1]src_in_bin00_out;
  wire underflow;
  wire underflow_i0;
  wire wr_clk;
  wire [3:0]wr_data_count;
  wire wr_en;
  wire [4:0]wr_pntr_ext;
  wire [4:1]wr_pntr_plus1_pf;
  wire wr_pntr_plus1_pf_carry;
  wire [3:0]wr_pntr_rd_cdc;
  wire [4:0]wr_pntr_rd_cdc_dc;
  wire wr_rst_busy;
  wire wrpp1_inst_n_4;
  wire wrpp2_inst_n_0;
  wire wrpp2_inst_n_1;
  wire wrpp2_inst_n_2;
  wire wrpp2_inst_n_3;
  wire wrst_busy;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [31:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_ack = \<const0> ;
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(\gen_fwft.curr_fwft_state [0]),
        .I1(rd_en),
        .I2(\gen_fwft.curr_fwft_state [1]),
        .I3(ram_empty_i),
        .O(\gen_fwft.next_fwft_state__0 [0]));
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(\gen_fwft.curr_fwft_state [1]),
        .I2(\gen_fwft.curr_fwft_state [0]),
        .O(\gen_fwft.next_fwft_state__0 [1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.next_fwft_state__0 [0]),
        .Q(\gen_fwft.curr_fwft_state [0]),
        .R(rd_rst_busy));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.next_fwft_state__0 [1]),
        .Q(\gen_fwft.curr_fwft_state [1]),
        .R(rd_rst_busy));
  GND GND
       (.G(\<const0> ));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__4 \gen_cdc_pntr.rd_pntr_cdc_dc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc_dc),
        .src_clk(rd_clk),
        .src_in_bin({rdp_inst_n_9,rdp_inst_n_10,rdp_inst_n_11,src_in_bin00_out,rdp_inst_n_12}));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5 \gen_cdc_pntr.rd_pntr_cdc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc),
        .src_clk(rd_clk),
        .src_in_bin(rd_pntr_ext));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_59 \gen_cdc_pntr.rpw_gray_reg 
       (.D(rd_pntr_wr_cdc),
        .E(wr_pntr_plus1_pf_carry),
        .Q(rd_pntr_wr),
        .\count_value_i_reg[3] (wr_pntr_plus1_pf),
        .\count_value_i_reg[3]_0 (wrpp1_inst_n_4),
        .\count_value_i_reg[3]_1 ({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3}),
        .diff_pntr_pf_q0(diff_pntr_pf_q0),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg (full),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_reg (\gen_cdc_pntr.rpw_gray_reg_n_2 ),
        .ram_full_i0(ram_full_i0),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_60 \gen_cdc_pntr.rpw_gray_reg_dc 
       (.D({\gwdc.diff_wr_rd_pntr1_out [4:3],\gwdc.diff_wr_rd_pntr1_out [1]}),
        .Q({\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 }),
        .\count_value_i_reg[4] (wr_pntr_ext),
        .\dest_graysync_ff_reg[1][4] (rd_pntr_wr_cdc_dc),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_61 \gen_cdc_pntr.wpr_gray_reg 
       (.D(diff_pntr_pe[1:0]),
        .Q({\gen_cdc_pntr.wpr_gray_reg_n_2 ,\gen_cdc_pntr.wpr_gray_reg_n_3 ,\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 }),
        .\count_value_i_reg[3] (rd_pntr_ext),
        .\count_value_i_reg[3]_0 ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .\dest_graysync_ff_reg[1][3] (wr_pntr_rd_cdc),
        .enb(rdp_inst_n_8),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_62 \gen_cdc_pntr.wpr_gray_reg_dc 
       (.D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q({\gen_cdc_pntr.wpr_gray_reg_dc_n_1 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_2 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_5 }),
        .\count_value_i_reg[1] (count_value_i),
        .\count_value_i_reg[3] ({rd_pntr_ext[3],rd_pntr_ext[1:0]}),
        .\dest_graysync_ff_reg[3][4] (wr_pntr_rd_cdc_dc),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .\grdc.rd_data_count_i_reg[4] (\gen_cdc_pntr.wpr_gray_reg_dc_n_6 ),
        .rd_clk(rd_clk));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__4 \gen_cdc_pntr.wr_pntr_cdc_dc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc_dc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4 \gen_cdc_pntr.wr_pntr_cdc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext[3:0]));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(\gen_fwft.curr_fwft_state [0]),
        .I2(\gen_fwft.curr_fwft_state [1]),
        .I3(empty),
        .O(\gen_fwft.empty_fwft_i_reg0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.empty_fwft_i_reg0 ),
        .Q(empty),
        .S(rd_rst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_63 \gen_fwft.rdpp1_inst 
       (.D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(count_value_i),
        .SR(\gen_fwft.count_rst ),
        .\count_value_i_reg[2] (rd_pntr_ext[2:0]),
        .\grdc.rd_data_count_i_reg[2] (\gen_fwft.rdpp1_inst_n_3 ),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\reg_out_i_reg[2] ({\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_5 }),
        .src_in_bin(src_in_bin00_out));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[0]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[1]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[2]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[3]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ),
        .R(rd_rst_busy));
  LUT6 #(
    .INIT(64'h8B8B8B8B8B8B8BBB)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1 
       (.I0(prog_empty),
        .I1(empty),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ),
        .I3(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ),
        .I4(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ),
        .I5(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ),
        .O(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ),
        .Q(prog_empty),
        .S(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0),
        .Q(p_1_in),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_1),
        .Q(prog_full),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i0),
        .Q(full),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_cdc_pntr.rpw_gray_reg_n_2 ),
        .Q(full_n),
        .S(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.ram_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(rd_rst_busy));
  (* ADDR_WIDTH_A = "4" *) 
  (* ADDR_WIDTH_B = "4" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "32" *) 
  (* BYTE_WRITE_WIDTH_B = "32" *) 
  (* CLOCKING_MODE = "1" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "1" *) 
  (* MEMORY_SIZE = "512" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "16" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "distributed" *) 
  (* P_MIN_WIDTH_DATA = "32" *) 
  (* P_MIN_WIDTH_DATA_A = "32" *) 
  (* P_MIN_WIDTH_DATA_B = "32" *) 
  (* P_MIN_WIDTH_DATA_ECC = "32" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "32" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "4" *) 
  (* P_WIDTH_ADDR_READ_B = "4" *) 
  (* P_WIDTH_ADDR_WRITE_A = "4" *) 
  (* P_WIDTH_ADDR_WRITE_B = "4" *) 
  (* P_WIDTH_COL_WRITE_A = "32" *) 
  (* P_WIDTH_COL_WRITE_B = "32" *) 
  (* READ_DATA_WIDTH_A = "32" *) 
  (* READ_DATA_WIDTH_B = "32" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "1" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "32" *) 
  (* WRITE_DATA_WIDTH_B = "32" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext[3:0]),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(rd_clk),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [31:0]),
        .doutb(dout),
        .ena(wr_pntr_plus1_pf_carry),
        .enb(rdp_inst_n_8),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(rd_rst_busy),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(1'b0),
        .web(1'b0));
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(\gen_fwft.curr_fwft_state [0]),
        .I1(\gen_fwft.curr_fwft_state [1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  FDRE #(
    .INIT(1'b0)) 
    \gof.overflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(overflow_i0),
        .Q(overflow),
        .R(1'b0));
  FDRE \grdc.rd_data_count_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(rd_data_count[0]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(rd_data_count[1]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(rd_data_count[2]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(rd_data_count[3]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \guf.underflow_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(underflow_i0),
        .Q(underflow),
        .R(1'b0));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [1]),
        .Q(wr_data_count[0]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [2]),
        .Q(wr_data_count[1]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [3]),
        .Q(wr_data_count[2]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [4]),
        .Q(wr_data_count[3]),
        .R(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_64 rdp_inst
       (.D(diff_pntr_pe[3:2]),
        .E(rdp_inst_n_8),
        .Q(rd_pntr_ext),
        .\count_value_i_reg[1]_0 (\gen_fwft.rdpp1_inst_n_3 ),
        .\count_value_i_reg[1]_1 (count_value_i),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .\grdc.rd_data_count_i_reg[4] (\grdc.diff_wr_rd_pntr_rdc [4:3]),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\reg_out_i_reg[3] ({\gen_cdc_pntr.wpr_gray_reg_n_2 ,\gen_cdc_pntr.wpr_gray_reg_n_3 ,\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 }),
        .\reg_out_i_reg[3]_0 (\gen_cdc_pntr.wpr_gray_reg_dc_n_6 ),
        .\reg_out_i_reg[4] ({\gen_cdc_pntr.wpr_gray_reg_dc_n_1 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_2 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 }),
        .src_in_bin({rdp_inst_n_9,rdp_inst_n_10,rdp_inst_n_11,rdp_inst_n_12}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_65 rdpp1_inst
       (.E(rdp_inst_n_8),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .out(\gen_fwft.curr_fwft_state ),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_66 rst_d1_inst
       (.\gen_pf_ic_rc.gpf_ic.prog_full_i_reg (rst_d1_inst_n_1),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg (full),
        .overflow_i0(overflow_i0),
        .p_1_in(p_1_in),
        .prog_full(prog_full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_67 wrp_inst
       (.D(\gwdc.diff_wr_rd_pntr1_out [2]),
        .E(wr_pntr_plus1_pf_carry),
        .Q(wr_pntr_ext),
        .\reg_out_i_reg[2] ({\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 }),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_68 wrpp1_inst
       (.E(wr_pntr_plus1_pf_carry),
        .Q(wr_pntr_plus1_pf),
        .\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] (wrpp1_inst_n_4),
        .\reg_out_i_reg[3] (rd_pntr_wr),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_69 wrpp2_inst
       (.E(wr_pntr_plus1_pf_carry),
        .Q({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3}),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__1 xpm_fifo_rst_inst
       (.E(wr_pntr_plus1_pf_carry),
        .SR(\grdc.rd_data_count_i0 ),
        .\count_value_i_reg[1] (\gen_fwft.count_rst ),
        .\gen_fwft.empty_fwft_i_reg (empty),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg (full),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .rst_d1(rst_d1),
        .\syncstages_ff_reg[0] (rd_rst_busy),
        .underflow_i0(underflow_i0),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy),
        .wrst_busy(wrst_busy));
endmodule

(* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "0" *) (* DOUT_RESET_VALUE = "0" *) 
(* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) (* EN_ADV_FEATURE = "16'b0000011100000111" *) 
(* EN_AE = "1'b0" *) (* EN_AF = "1'b0" *) (* EN_DVLD = "1'b0" *) 
(* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) (* EN_PF = "1'b1" *) 
(* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) (* EN_WACK = "1'b0" *) 
(* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) (* FIFO_MEMORY_TYPE = "1" *) 
(* FIFO_MEM_TYPE = "1" *) (* FIFO_READ_DEPTH = "16" *) (* FIFO_READ_LATENCY = "1" *) 
(* FIFO_SIZE = "512" *) (* FIFO_WRITE_DEPTH = "16" *) (* FULL_RESET_VALUE = "0" *) 
(* FULL_RST_VAL = "1'b0" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) (* PE_THRESH_ADJ = "8" *) 
(* PE_THRESH_MAX = "11" *) (* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "8" *) 
(* PF_THRESH_MAX = "11" *) (* PF_THRESH_MIN = "7" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* RD_DC_WIDTH_EXT = "5" *) 
(* RD_LATENCY = "2" *) (* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "4" *) 
(* READ_DATA_WIDTH = "32" *) (* READ_MODE = "1" *) (* RELATED_CLOCKS = "0" *) 
(* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "0707" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "32" *) 
(* WR_DATA_COUNT_WIDTH = "4" *) (* WR_DC_WIDTH_EXT = "5" *) (* WR_PNTR_WIDTH = "4" *) 
(* WR_RD_RATIO = "0" *) (* XPM_MODULE = "TRUE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__2
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [31:0]din;
  output full;
  output full_n;
  output prog_full;
  output [3:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [31:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [1:0]count_value_i;
  wire [3:0]diff_pntr_pe;
  wire [4:4]diff_pntr_pf_q0;
  wire [31:0]din;
  wire [31:0]dout;
  wire empty;
  wire full;
  wire full_n;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_3 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_4 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_5 ;
  wire \gen_cdc_pntr.rpw_gray_reg_n_2 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_1 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_2 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_3 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_4 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_5 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_6 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_2 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_3 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_4 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_5 ;
  wire \gen_fwft.count_rst ;
  (* RTL_KEEP = "yes" *) wire [1:0]\gen_fwft.curr_fwft_state ;
  wire \gen_fwft.empty_fwft_i_reg0 ;
  wire [1:0]\gen_fwft.next_fwft_state__0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_3 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ;
  wire \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ;
  wire [4:1]\grdc.diff_wr_rd_pntr_rdc ;
  wire \grdc.rd_data_count_i0 ;
  wire [4:1]\gwdc.diff_wr_rd_pntr1_out ;
  wire overflow;
  wire overflow_i0;
  wire p_1_in;
  wire prog_empty;
  wire prog_full;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_full_i0;
  wire rd_clk;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire [3:0]rd_pntr_ext;
  wire [3:3]rd_pntr_wr;
  wire [3:0]rd_pntr_wr_cdc;
  wire [4:0]rd_pntr_wr_cdc_dc;
  wire rd_rst_busy;
  wire rdp_inst_n_10;
  wire rdp_inst_n_11;
  wire rdp_inst_n_12;
  wire rdp_inst_n_8;
  wire rdp_inst_n_9;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_1;
  wire sleep;
  wire [1:1]src_in_bin00_out;
  wire underflow;
  wire underflow_i0;
  wire wr_clk;
  wire [3:0]wr_data_count;
  wire wr_en;
  wire [4:0]wr_pntr_ext;
  wire [4:1]wr_pntr_plus1_pf;
  wire wr_pntr_plus1_pf_carry;
  wire [3:0]wr_pntr_rd_cdc;
  wire [4:0]wr_pntr_rd_cdc_dc;
  wire wr_rst_busy;
  wire wrpp1_inst_n_4;
  wire wrpp2_inst_n_0;
  wire wrpp2_inst_n_1;
  wire wrpp2_inst_n_2;
  wire wrpp2_inst_n_3;
  wire wrst_busy;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [31:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_ack = \<const0> ;
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(\gen_fwft.curr_fwft_state [0]),
        .I1(rd_en),
        .I2(\gen_fwft.curr_fwft_state [1]),
        .I3(ram_empty_i),
        .O(\gen_fwft.next_fwft_state__0 [0]));
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(\gen_fwft.curr_fwft_state [1]),
        .I2(\gen_fwft.curr_fwft_state [0]),
        .O(\gen_fwft.next_fwft_state__0 [1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.next_fwft_state__0 [0]),
        .Q(\gen_fwft.curr_fwft_state [0]),
        .R(rd_rst_busy));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.next_fwft_state__0 [1]),
        .Q(\gen_fwft.curr_fwft_state [1]),
        .R(rd_rst_busy));
  GND GND
       (.G(\<const0> ));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1 \gen_cdc_pntr.rd_pntr_cdc_dc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc_dc),
        .src_clk(rd_clk),
        .src_in_bin({rdp_inst_n_9,rdp_inst_n_10,rdp_inst_n_11,src_in_bin00_out,rdp_inst_n_12}));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray \gen_cdc_pntr.rd_pntr_cdc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc),
        .src_clk(rd_clk),
        .src_in_bin(rd_pntr_ext));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec \gen_cdc_pntr.rpw_gray_reg 
       (.D(rd_pntr_wr_cdc),
        .E(wr_pntr_plus1_pf_carry),
        .Q(rd_pntr_wr),
        .\count_value_i_reg[3] (wr_pntr_plus1_pf),
        .\count_value_i_reg[3]_0 (wrpp1_inst_n_4),
        .\count_value_i_reg[3]_1 ({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3}),
        .diff_pntr_pf_q0(diff_pntr_pf_q0),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg (full),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_reg (\gen_cdc_pntr.rpw_gray_reg_n_2 ),
        .ram_full_i0(ram_full_i0),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0 \gen_cdc_pntr.rpw_gray_reg_dc 
       (.D({\gwdc.diff_wr_rd_pntr1_out [4:3],\gwdc.diff_wr_rd_pntr1_out [1]}),
        .Q({\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 }),
        .\count_value_i_reg[4] (wr_pntr_ext),
        .\dest_graysync_ff_reg[1][4] (rd_pntr_wr_cdc_dc),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_0 \gen_cdc_pntr.wpr_gray_reg 
       (.D(diff_pntr_pe[1:0]),
        .Q({\gen_cdc_pntr.wpr_gray_reg_n_2 ,\gen_cdc_pntr.wpr_gray_reg_n_3 ,\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 }),
        .\count_value_i_reg[3] (rd_pntr_ext),
        .\count_value_i_reg[3]_0 ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .\dest_graysync_ff_reg[1][3] (wr_pntr_rd_cdc),
        .enb(rdp_inst_n_8),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_1 \gen_cdc_pntr.wpr_gray_reg_dc 
       (.D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q({\gen_cdc_pntr.wpr_gray_reg_dc_n_1 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_2 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_5 }),
        .\count_value_i_reg[1] (count_value_i),
        .\count_value_i_reg[3] ({rd_pntr_ext[3],rd_pntr_ext[1:0]}),
        .\dest_graysync_ff_reg[3][4] (wr_pntr_rd_cdc_dc),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .\grdc.rd_data_count_i_reg[4] (\gen_cdc_pntr.wpr_gray_reg_dc_n_6 ),
        .rd_clk(rd_clk));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0 \gen_cdc_pntr.wr_pntr_cdc_dc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc_dc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__16 \gen_cdc_pntr.wr_pntr_cdc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext[3:0]));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(\gen_fwft.curr_fwft_state [0]),
        .I2(\gen_fwft.curr_fwft_state [1]),
        .I3(empty),
        .O(\gen_fwft.empty_fwft_i_reg0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.empty_fwft_i_reg0 ),
        .Q(empty),
        .S(rd_rst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn \gen_fwft.rdpp1_inst 
       (.D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(count_value_i),
        .SR(\gen_fwft.count_rst ),
        .\count_value_i_reg[2] (rd_pntr_ext[2:0]),
        .\grdc.rd_data_count_i_reg[2] (\gen_fwft.rdpp1_inst_n_3 ),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\reg_out_i_reg[2] ({\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_5 }),
        .src_in_bin(src_in_bin00_out));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[0]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[1]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[2]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[3]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ),
        .R(rd_rst_busy));
  LUT6 #(
    .INIT(64'h8B8B8B8B8B8B8BBB)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1 
       (.I0(prog_empty),
        .I1(empty),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ),
        .I3(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ),
        .I4(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ),
        .I5(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ),
        .O(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ),
        .Q(prog_empty),
        .S(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0),
        .Q(p_1_in),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_1),
        .Q(prog_full),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i0),
        .Q(full),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_cdc_pntr.rpw_gray_reg_n_2 ),
        .Q(full_n),
        .S(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.ram_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(rd_rst_busy));
  (* ADDR_WIDTH_A = "4" *) 
  (* ADDR_WIDTH_B = "4" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "32" *) 
  (* BYTE_WRITE_WIDTH_B = "32" *) 
  (* CLOCKING_MODE = "1" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "1" *) 
  (* MEMORY_SIZE = "512" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "16" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "distributed" *) 
  (* P_MIN_WIDTH_DATA = "32" *) 
  (* P_MIN_WIDTH_DATA_A = "32" *) 
  (* P_MIN_WIDTH_DATA_B = "32" *) 
  (* P_MIN_WIDTH_DATA_ECC = "32" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "32" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "4" *) 
  (* P_WIDTH_ADDR_READ_B = "4" *) 
  (* P_WIDTH_ADDR_WRITE_A = "4" *) 
  (* P_WIDTH_ADDR_WRITE_B = "4" *) 
  (* P_WIDTH_COL_WRITE_A = "32" *) 
  (* P_WIDTH_COL_WRITE_B = "32" *) 
  (* READ_DATA_WIDTH_A = "32" *) 
  (* READ_DATA_WIDTH_B = "32" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "1" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "32" *) 
  (* WRITE_DATA_WIDTH_B = "32" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext[3:0]),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(rd_clk),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [31:0]),
        .doutb(dout),
        .ena(wr_pntr_plus1_pf_carry),
        .enb(rdp_inst_n_8),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(rd_rst_busy),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(1'b0),
        .web(1'b0));
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(\gen_fwft.curr_fwft_state [0]),
        .I1(\gen_fwft.curr_fwft_state [1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  FDRE #(
    .INIT(1'b0)) 
    \gof.overflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(overflow_i0),
        .Q(overflow),
        .R(1'b0));
  FDRE \grdc.rd_data_count_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(rd_data_count[0]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(rd_data_count[1]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(rd_data_count[2]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(rd_data_count[3]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \guf.underflow_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(underflow_i0),
        .Q(underflow),
        .R(1'b0));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [1]),
        .Q(wr_data_count[0]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [2]),
        .Q(wr_data_count[1]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [3]),
        .Q(wr_data_count[2]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [4]),
        .Q(wr_data_count[3]),
        .R(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0 rdp_inst
       (.D(diff_pntr_pe[3:2]),
        .E(rdp_inst_n_8),
        .Q(rd_pntr_ext),
        .\count_value_i_reg[1]_0 (\gen_fwft.rdpp1_inst_n_3 ),
        .\count_value_i_reg[1]_1 (count_value_i),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .\grdc.rd_data_count_i_reg[4] (\grdc.diff_wr_rd_pntr_rdc [4:3]),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\reg_out_i_reg[3] ({\gen_cdc_pntr.wpr_gray_reg_n_2 ,\gen_cdc_pntr.wpr_gray_reg_n_3 ,\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 }),
        .\reg_out_i_reg[3]_0 (\gen_cdc_pntr.wpr_gray_reg_dc_n_6 ),
        .\reg_out_i_reg[4] ({\gen_cdc_pntr.wpr_gray_reg_dc_n_1 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_2 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 }),
        .src_in_bin({rdp_inst_n_9,rdp_inst_n_10,rdp_inst_n_11,rdp_inst_n_12}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1 rdpp1_inst
       (.E(rdp_inst_n_8),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .out(\gen_fwft.curr_fwft_state ),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit rst_d1_inst
       (.\gen_pf_ic_rc.gpf_ic.prog_full_i_reg (rst_d1_inst_n_1),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg (full),
        .overflow_i0(overflow_i0),
        .p_1_in(p_1_in),
        .prog_full(prog_full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_2 wrp_inst
       (.D(\gwdc.diff_wr_rd_pntr1_out [2]),
        .E(wr_pntr_plus1_pf_carry),
        .Q(wr_pntr_ext),
        .\reg_out_i_reg[2] ({\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 }),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_3 wrpp1_inst
       (.E(wr_pntr_plus1_pf_carry),
        .Q(wr_pntr_plus1_pf),
        .\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] (wrpp1_inst_n_4),
        .\reg_out_i_reg[3] (rd_pntr_wr),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2 wrpp2_inst
       (.E(wr_pntr_plus1_pf_carry),
        .Q({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3}),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__3 xpm_fifo_rst_inst
       (.E(wr_pntr_plus1_pf_carry),
        .SR(\grdc.rd_data_count_i0 ),
        .\count_value_i_reg[1] (\gen_fwft.count_rst ),
        .\gen_fwft.empty_fwft_i_reg (empty),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg (full),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .rst_d1(rst_d1),
        .\syncstages_ff_reg[0] (rd_rst_busy),
        .underflow_i0(underflow_i0),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy),
        .wrst_busy(wrst_busy));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit
   (rst_d1,
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ,
    overflow_i0,
    wrst_busy,
    wr_clk,
    p_1_in,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ,
    prog_full,
    rst,
    wr_en);
  output rst_d1;
  output \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ;
  output overflow_i0;
  input wrst_busy;
  input wr_clk;
  input p_1_in;
  input \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  input prog_full;
  input rst;
  input wr_en;

  wire \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  wire overflow_i0;
  wire p_1_in;
  wire prog_full;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wrst_busy;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrst_busy),
        .Q(rst_d1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000E200E2E2)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_i_1 
       (.I0(p_1_in),
        .I1(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I2(prog_full),
        .I3(rst),
        .I4(rst_d1),
        .I5(wrst_busy),
        .O(\gen_pf_ic_rc.gpf_ic.prog_full_i_reg ));
  LUT4 #(
    .INIT(16'hFE00)) 
    \gof.overflow_i_i_1 
       (.I0(rst_d1),
        .I1(wrst_busy),
        .I2(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I3(wr_en),
        .O(overflow_i0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_11
   (rst_d1,
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ,
    overflow_i0,
    wrst_busy,
    wr_clk,
    p_1_in,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ,
    prog_full,
    rst,
    wr_en);
  output rst_d1;
  output \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ;
  output overflow_i0;
  input wrst_busy;
  input wr_clk;
  input p_1_in;
  input \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  input prog_full;
  input rst;
  input wr_en;

  wire \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  wire overflow_i0;
  wire p_1_in;
  wire prog_full;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wrst_busy;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrst_busy),
        .Q(rst_d1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000E200E2E2)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_i_1 
       (.I0(p_1_in),
        .I1(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I2(prog_full),
        .I3(rst),
        .I4(rst_d1),
        .I5(wrst_busy),
        .O(\gen_pf_ic_rc.gpf_ic.prog_full_i_reg ));
  LUT4 #(
    .INIT(16'hFE00)) 
    \gof.overflow_i_i_1 
       (.I0(rst_d1),
        .I1(wrst_busy),
        .I2(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I3(wr_en),
        .O(overflow_i0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_22
   (rst_d1,
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ,
    overflow_i0,
    wrst_busy,
    wr_clk,
    p_1_in,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ,
    prog_full,
    rst,
    wr_en);
  output rst_d1;
  output \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ;
  output overflow_i0;
  input wrst_busy;
  input wr_clk;
  input p_1_in;
  input \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  input prog_full;
  input rst;
  input wr_en;

  wire \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  wire overflow_i0;
  wire p_1_in;
  wire prog_full;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wrst_busy;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrst_busy),
        .Q(rst_d1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000E200E2E2)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_i_1 
       (.I0(p_1_in),
        .I1(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I2(prog_full),
        .I3(rst),
        .I4(rst_d1),
        .I5(wrst_busy),
        .O(\gen_pf_ic_rc.gpf_ic.prog_full_i_reg ));
  LUT4 #(
    .INIT(16'hFE00)) 
    \gof.overflow_i_i_1 
       (.I0(rst_d1),
        .I1(wrst_busy),
        .I2(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I3(wr_en),
        .O(overflow_i0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_33
   (rst_d1,
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ,
    overflow_i0,
    wrst_busy,
    wr_clk,
    p_1_in,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ,
    prog_full,
    rst,
    wr_en);
  output rst_d1;
  output \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ;
  output overflow_i0;
  input wrst_busy;
  input wr_clk;
  input p_1_in;
  input \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  input prog_full;
  input rst;
  input wr_en;

  wire \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  wire overflow_i0;
  wire p_1_in;
  wire prog_full;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wrst_busy;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrst_busy),
        .Q(rst_d1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000E200E2E2)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_i_1 
       (.I0(p_1_in),
        .I1(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I2(prog_full),
        .I3(rst),
        .I4(rst_d1),
        .I5(wrst_busy),
        .O(\gen_pf_ic_rc.gpf_ic.prog_full_i_reg ));
  LUT4 #(
    .INIT(16'hFE00)) 
    \gof.overflow_i_i_1 
       (.I0(rst_d1),
        .I1(wrst_busy),
        .I2(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I3(wr_en),
        .O(overflow_i0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_44
   (rst_d1,
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ,
    overflow_i0,
    wrst_busy,
    wr_clk,
    p_1_in,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ,
    prog_full,
    rst,
    wr_en);
  output rst_d1;
  output \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ;
  output overflow_i0;
  input wrst_busy;
  input wr_clk;
  input p_1_in;
  input \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  input prog_full;
  input rst;
  input wr_en;

  wire \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  wire overflow_i0;
  wire p_1_in;
  wire prog_full;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wrst_busy;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrst_busy),
        .Q(rst_d1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000E200E2E2)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_i_1 
       (.I0(p_1_in),
        .I1(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I2(prog_full),
        .I3(rst),
        .I4(rst_d1),
        .I5(wrst_busy),
        .O(\gen_pf_ic_rc.gpf_ic.prog_full_i_reg ));
  LUT4 #(
    .INIT(16'hFE00)) 
    \gof.overflow_i_i_1 
       (.I0(rst_d1),
        .I1(wrst_busy),
        .I2(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I3(wr_en),
        .O(overflow_i0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_55
   (rst_d1,
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ,
    overflow_i0,
    wrst_busy,
    wr_clk,
    p_1_in,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ,
    prog_full,
    rst,
    wr_en);
  output rst_d1;
  output \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ;
  output overflow_i0;
  input wrst_busy;
  input wr_clk;
  input p_1_in;
  input \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  input prog_full;
  input rst;
  input wr_en;

  wire \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  wire overflow_i0;
  wire p_1_in;
  wire prog_full;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wrst_busy;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrst_busy),
        .Q(rst_d1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000E200E2E2)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_i_1 
       (.I0(p_1_in),
        .I1(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I2(prog_full),
        .I3(rst),
        .I4(rst_d1),
        .I5(wrst_busy),
        .O(\gen_pf_ic_rc.gpf_ic.prog_full_i_reg ));
  LUT4 #(
    .INIT(16'hFE00)) 
    \gof.overflow_i_i_1 
       (.I0(rst_d1),
        .I1(wrst_busy),
        .I2(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I3(wr_en),
        .O(overflow_i0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_66
   (rst_d1,
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ,
    overflow_i0,
    wrst_busy,
    wr_clk,
    p_1_in,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ,
    prog_full,
    rst,
    wr_en);
  output rst_d1;
  output \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ;
  output overflow_i0;
  input wrst_busy;
  input wr_clk;
  input p_1_in;
  input \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  input prog_full;
  input rst;
  input wr_en;

  wire \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  wire overflow_i0;
  wire p_1_in;
  wire prog_full;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wrst_busy;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrst_busy),
        .Q(rst_d1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000E200E2E2)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_i_1 
       (.I0(p_1_in),
        .I1(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I2(prog_full),
        .I3(rst),
        .I4(rst_d1),
        .I5(wrst_busy),
        .O(\gen_pf_ic_rc.gpf_ic.prog_full_i_reg ));
  LUT4 #(
    .INIT(16'hFE00)) 
    \gof.overflow_i_i_1 
       (.I0(rst_d1),
        .I1(wrst_busy),
        .I2(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I3(wr_en),
        .O(overflow_i0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec
   (diff_pntr_pf_q0,
    Q,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_reg ,
    ram_full_i0,
    \count_value_i_reg[3] ,
    \count_value_i_reg[3]_0 ,
    \count_value_i_reg[3]_1 ,
    E,
    rst_d1,
    wrst_busy,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ,
    wr_en,
    D,
    wr_clk);
  output [0:0]diff_pntr_pf_q0;
  output [0:0]Q;
  output \gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_reg ;
  output ram_full_i0;
  input [3:0]\count_value_i_reg[3] ;
  input \count_value_i_reg[3]_0 ;
  input [3:0]\count_value_i_reg[3]_1 ;
  input [0:0]E;
  input rst_d1;
  input wrst_busy;
  input \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  input wr_en;
  input [3:0]D;
  input wr_clk;

  wire [3:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [3:0]\count_value_i_reg[3] ;
  wire \count_value_i_reg[3]_0 ;
  wire [3:0]\count_value_i_reg[3]_1 ;
  wire [0:0]diff_pntr_pf_q0;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_reg ;
  wire ram_full_i0;
  wire [2:0]rd_pntr_wr;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wrst_busy;

  LUT6 #(
    .INIT(64'h2BFF002BD400FFD4)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_1 
       (.I0(rd_pntr_wr[1]),
        .I1(\count_value_i_reg[3] [1]),
        .I2(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ),
        .I3(\count_value_i_reg[3] [2]),
        .I4(rd_pntr_wr[2]),
        .I5(\count_value_i_reg[3]_0 ),
        .O(diff_pntr_pf_q0));
  LUT6 #(
    .INIT(64'h4444444D44444444)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2 
       (.I0(rd_pntr_wr[0]),
        .I1(\count_value_i_reg[3] [0]),
        .I2(rst_d1),
        .I3(wrst_busy),
        .I4(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I5(wr_en),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF8080802020FF20)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_1 
       (.I0(E),
        .I1(\count_value_i_reg[3]_1 [3]),
        .I2(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ),
        .I3(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0 ),
        .I4(\count_value_i_reg[3] [3]),
        .I5(Q),
        .O(ram_full_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2 
       (.I0(rd_pntr_wr[0]),
        .I1(\count_value_i_reg[3]_1 [0]),
        .I2(\count_value_i_reg[3]_1 [2]),
        .I3(rd_pntr_wr[2]),
        .I4(\count_value_i_reg[3]_1 [1]),
        .I5(rd_pntr_wr[1]),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3 
       (.I0(rd_pntr_wr[0]),
        .I1(\count_value_i_reg[3] [0]),
        .I2(\count_value_i_reg[3] [2]),
        .I3(rd_pntr_wr[2]),
        .I4(\count_value_i_reg[3] [1]),
        .I5(rd_pntr_wr[1]),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h456F2A6F6F6F6F6F)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_i_1 
       (.I0(Q),
        .I1(\count_value_i_reg[3] [3]),
        .I2(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0 ),
        .I3(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ),
        .I4(\count_value_i_reg[3]_1 [3]),
        .I5(E),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(rd_pntr_wr[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(rd_pntr_wr[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(rd_pntr_wr[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_0
   (D,
    Q,
    ram_empty_i0,
    enb,
    \count_value_i_reg[3] ,
    out,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[3]_0 ,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    \dest_graysync_ff_reg[1][3] ,
    rd_clk);
  output [1:0]D;
  output [3:0]Q;
  output ram_empty_i0;
  input enb;
  input [3:0]\count_value_i_reg[3] ;
  input [1:0]out;
  input rd_en;
  input ram_empty_i;
  input [3:0]\count_value_i_reg[3]_0 ;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input [3:0]\dest_graysync_ff_reg[1][3] ;
  input rd_clk;

  wire [1:0]D;
  wire [3:0]Q;
  wire [3:0]\count_value_i_reg[3] ;
  wire [3:0]\count_value_i_reg[3]_0 ;
  wire [3:0]\dest_graysync_ff_reg[1][3] ;
  wire enb;
  wire \gen_pf_ic_rc.ram_empty_i_i_2_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_3_n_0 ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire [1:0]out;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire rd_clk;
  wire rd_en;

  LUT6 #(
    .INIT(64'h6666666699999969)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[0]_i_1 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[3] [0]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(rd_en),
        .I5(ram_empty_i),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hD42B2BD4)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[1]_i_1 
       (.I0(Q[0]),
        .I1(enb),
        .I2(\count_value_i_reg[3] [0]),
        .I3(Q[1]),
        .I4(\count_value_i_reg[3] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFF8080802020FF20)) 
    \gen_pf_ic_rc.ram_empty_i_i_1 
       (.I0(enb),
        .I1(\count_value_i_reg[3]_0 [3]),
        .I2(\gen_pf_ic_rc.ram_empty_i_i_2_n_0 ),
        .I3(\gen_pf_ic_rc.ram_empty_i_i_3_n_0 ),
        .I4(\count_value_i_reg[3] [3]),
        .I5(Q[3]),
        .O(ram_empty_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_2 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[3]_0 [0]),
        .I2(\count_value_i_reg[3]_0 [2]),
        .I3(Q[2]),
        .I4(\count_value_i_reg[3]_0 [1]),
        .I5(Q[1]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_3 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[3] [0]),
        .I2(\count_value_i_reg[3] [2]),
        .I3(Q[2]),
        .I4(\count_value_i_reg[3] [1]),
        .I5(Q[1]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][3] [0]),
        .Q(Q[0]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][3] [1]),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][3] [2]),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][3] [3]),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_15
   (diff_pntr_pf_q0,
    Q,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_reg ,
    ram_full_i0,
    \count_value_i_reg[3] ,
    \count_value_i_reg[3]_0 ,
    \count_value_i_reg[3]_1 ,
    E,
    rst_d1,
    wrst_busy,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ,
    wr_en,
    D,
    wr_clk);
  output [0:0]diff_pntr_pf_q0;
  output [0:0]Q;
  output \gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_reg ;
  output ram_full_i0;
  input [3:0]\count_value_i_reg[3] ;
  input \count_value_i_reg[3]_0 ;
  input [3:0]\count_value_i_reg[3]_1 ;
  input [0:0]E;
  input rst_d1;
  input wrst_busy;
  input \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  input wr_en;
  input [3:0]D;
  input wr_clk;

  wire [3:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [3:0]\count_value_i_reg[3] ;
  wire \count_value_i_reg[3]_0 ;
  wire [3:0]\count_value_i_reg[3]_1 ;
  wire [0:0]diff_pntr_pf_q0;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_reg ;
  wire ram_full_i0;
  wire [2:0]rd_pntr_wr;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wrst_busy;

  LUT6 #(
    .INIT(64'h2BFF002BD400FFD4)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_1 
       (.I0(rd_pntr_wr[1]),
        .I1(\count_value_i_reg[3] [1]),
        .I2(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ),
        .I3(\count_value_i_reg[3] [2]),
        .I4(rd_pntr_wr[2]),
        .I5(\count_value_i_reg[3]_0 ),
        .O(diff_pntr_pf_q0));
  LUT6 #(
    .INIT(64'h4444444D44444444)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2 
       (.I0(rd_pntr_wr[0]),
        .I1(\count_value_i_reg[3] [0]),
        .I2(rst_d1),
        .I3(wrst_busy),
        .I4(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I5(wr_en),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF8080802020FF20)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_1 
       (.I0(E),
        .I1(\count_value_i_reg[3]_1 [3]),
        .I2(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ),
        .I3(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0 ),
        .I4(\count_value_i_reg[3] [3]),
        .I5(Q),
        .O(ram_full_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2 
       (.I0(rd_pntr_wr[0]),
        .I1(\count_value_i_reg[3]_1 [0]),
        .I2(\count_value_i_reg[3]_1 [2]),
        .I3(rd_pntr_wr[2]),
        .I4(\count_value_i_reg[3]_1 [1]),
        .I5(rd_pntr_wr[1]),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3 
       (.I0(rd_pntr_wr[0]),
        .I1(\count_value_i_reg[3] [0]),
        .I2(\count_value_i_reg[3] [2]),
        .I3(rd_pntr_wr[2]),
        .I4(\count_value_i_reg[3] [1]),
        .I5(rd_pntr_wr[1]),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h456F2A6F6F6F6F6F)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_i_1 
       (.I0(Q),
        .I1(\count_value_i_reg[3] [3]),
        .I2(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0 ),
        .I3(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ),
        .I4(\count_value_i_reg[3]_1 [3]),
        .I5(E),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(rd_pntr_wr[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(rd_pntr_wr[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(rd_pntr_wr[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_17
   (D,
    Q,
    ram_empty_i0,
    enb,
    \count_value_i_reg[3] ,
    out,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[3]_0 ,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    \dest_graysync_ff_reg[1][3] ,
    rd_clk);
  output [1:0]D;
  output [3:0]Q;
  output ram_empty_i0;
  input enb;
  input [3:0]\count_value_i_reg[3] ;
  input [1:0]out;
  input rd_en;
  input ram_empty_i;
  input [3:0]\count_value_i_reg[3]_0 ;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input [3:0]\dest_graysync_ff_reg[1][3] ;
  input rd_clk;

  wire [1:0]D;
  wire [3:0]Q;
  wire [3:0]\count_value_i_reg[3] ;
  wire [3:0]\count_value_i_reg[3]_0 ;
  wire [3:0]\dest_graysync_ff_reg[1][3] ;
  wire enb;
  wire \gen_pf_ic_rc.ram_empty_i_i_2_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_3_n_0 ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire [1:0]out;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire rd_clk;
  wire rd_en;

  LUT6 #(
    .INIT(64'h6666666699999969)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[0]_i_1 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[3] [0]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(rd_en),
        .I5(ram_empty_i),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hD42B2BD4)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[1]_i_1 
       (.I0(Q[0]),
        .I1(enb),
        .I2(\count_value_i_reg[3] [0]),
        .I3(Q[1]),
        .I4(\count_value_i_reg[3] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFF8080802020FF20)) 
    \gen_pf_ic_rc.ram_empty_i_i_1 
       (.I0(enb),
        .I1(\count_value_i_reg[3]_0 [3]),
        .I2(\gen_pf_ic_rc.ram_empty_i_i_2_n_0 ),
        .I3(\gen_pf_ic_rc.ram_empty_i_i_3_n_0 ),
        .I4(\count_value_i_reg[3] [3]),
        .I5(Q[3]),
        .O(ram_empty_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_2 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[3]_0 [0]),
        .I2(\count_value_i_reg[3]_0 [2]),
        .I3(Q[2]),
        .I4(\count_value_i_reg[3]_0 [1]),
        .I5(Q[1]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_3 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[3] [0]),
        .I2(\count_value_i_reg[3] [2]),
        .I3(Q[2]),
        .I4(\count_value_i_reg[3] [1]),
        .I5(Q[1]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][3] [0]),
        .Q(Q[0]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][3] [1]),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][3] [2]),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][3] [3]),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_26
   (diff_pntr_pf_q0,
    Q,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_reg ,
    ram_full_i0,
    \count_value_i_reg[3] ,
    \count_value_i_reg[3]_0 ,
    \count_value_i_reg[3]_1 ,
    E,
    rst_d1,
    wrst_busy,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ,
    wr_en,
    D,
    wr_clk);
  output [0:0]diff_pntr_pf_q0;
  output [0:0]Q;
  output \gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_reg ;
  output ram_full_i0;
  input [3:0]\count_value_i_reg[3] ;
  input \count_value_i_reg[3]_0 ;
  input [3:0]\count_value_i_reg[3]_1 ;
  input [0:0]E;
  input rst_d1;
  input wrst_busy;
  input \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  input wr_en;
  input [3:0]D;
  input wr_clk;

  wire [3:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [3:0]\count_value_i_reg[3] ;
  wire \count_value_i_reg[3]_0 ;
  wire [3:0]\count_value_i_reg[3]_1 ;
  wire [0:0]diff_pntr_pf_q0;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_reg ;
  wire ram_full_i0;
  wire [2:0]rd_pntr_wr;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wrst_busy;

  LUT6 #(
    .INIT(64'h2BFF002BD400FFD4)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_1 
       (.I0(rd_pntr_wr[1]),
        .I1(\count_value_i_reg[3] [1]),
        .I2(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ),
        .I3(\count_value_i_reg[3] [2]),
        .I4(rd_pntr_wr[2]),
        .I5(\count_value_i_reg[3]_0 ),
        .O(diff_pntr_pf_q0));
  LUT6 #(
    .INIT(64'h4444444D44444444)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2 
       (.I0(rd_pntr_wr[0]),
        .I1(\count_value_i_reg[3] [0]),
        .I2(rst_d1),
        .I3(wrst_busy),
        .I4(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I5(wr_en),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF8080802020FF20)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_1 
       (.I0(E),
        .I1(\count_value_i_reg[3]_1 [3]),
        .I2(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ),
        .I3(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0 ),
        .I4(\count_value_i_reg[3] [3]),
        .I5(Q),
        .O(ram_full_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2 
       (.I0(rd_pntr_wr[0]),
        .I1(\count_value_i_reg[3]_1 [0]),
        .I2(\count_value_i_reg[3]_1 [2]),
        .I3(rd_pntr_wr[2]),
        .I4(\count_value_i_reg[3]_1 [1]),
        .I5(rd_pntr_wr[1]),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3 
       (.I0(rd_pntr_wr[0]),
        .I1(\count_value_i_reg[3] [0]),
        .I2(\count_value_i_reg[3] [2]),
        .I3(rd_pntr_wr[2]),
        .I4(\count_value_i_reg[3] [1]),
        .I5(rd_pntr_wr[1]),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h456F2A6F6F6F6F6F)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_i_1 
       (.I0(Q),
        .I1(\count_value_i_reg[3] [3]),
        .I2(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0 ),
        .I3(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ),
        .I4(\count_value_i_reg[3]_1 [3]),
        .I5(E),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(rd_pntr_wr[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(rd_pntr_wr[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(rd_pntr_wr[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_28
   (D,
    Q,
    ram_empty_i0,
    enb,
    \count_value_i_reg[3] ,
    out,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[3]_0 ,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    \dest_graysync_ff_reg[1][3] ,
    rd_clk);
  output [1:0]D;
  output [3:0]Q;
  output ram_empty_i0;
  input enb;
  input [3:0]\count_value_i_reg[3] ;
  input [1:0]out;
  input rd_en;
  input ram_empty_i;
  input [3:0]\count_value_i_reg[3]_0 ;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input [3:0]\dest_graysync_ff_reg[1][3] ;
  input rd_clk;

  wire [1:0]D;
  wire [3:0]Q;
  wire [3:0]\count_value_i_reg[3] ;
  wire [3:0]\count_value_i_reg[3]_0 ;
  wire [3:0]\dest_graysync_ff_reg[1][3] ;
  wire enb;
  wire \gen_pf_ic_rc.ram_empty_i_i_2_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_3_n_0 ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire [1:0]out;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire rd_clk;
  wire rd_en;

  LUT6 #(
    .INIT(64'h6666666699999969)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[0]_i_1 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[3] [0]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(rd_en),
        .I5(ram_empty_i),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hD42B2BD4)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[1]_i_1 
       (.I0(Q[0]),
        .I1(enb),
        .I2(\count_value_i_reg[3] [0]),
        .I3(Q[1]),
        .I4(\count_value_i_reg[3] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFF8080802020FF20)) 
    \gen_pf_ic_rc.ram_empty_i_i_1 
       (.I0(enb),
        .I1(\count_value_i_reg[3]_0 [3]),
        .I2(\gen_pf_ic_rc.ram_empty_i_i_2_n_0 ),
        .I3(\gen_pf_ic_rc.ram_empty_i_i_3_n_0 ),
        .I4(\count_value_i_reg[3] [3]),
        .I5(Q[3]),
        .O(ram_empty_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_2 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[3]_0 [0]),
        .I2(\count_value_i_reg[3]_0 [2]),
        .I3(Q[2]),
        .I4(\count_value_i_reg[3]_0 [1]),
        .I5(Q[1]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_3 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[3] [0]),
        .I2(\count_value_i_reg[3] [2]),
        .I3(Q[2]),
        .I4(\count_value_i_reg[3] [1]),
        .I5(Q[1]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][3] [0]),
        .Q(Q[0]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][3] [1]),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][3] [2]),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][3] [3]),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_37
   (diff_pntr_pf_q0,
    Q,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_reg ,
    ram_full_i0,
    \count_value_i_reg[3] ,
    \count_value_i_reg[3]_0 ,
    \count_value_i_reg[3]_1 ,
    E,
    rst_d1,
    wrst_busy,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ,
    wr_en,
    D,
    wr_clk);
  output [0:0]diff_pntr_pf_q0;
  output [0:0]Q;
  output \gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_reg ;
  output ram_full_i0;
  input [3:0]\count_value_i_reg[3] ;
  input \count_value_i_reg[3]_0 ;
  input [3:0]\count_value_i_reg[3]_1 ;
  input [0:0]E;
  input rst_d1;
  input wrst_busy;
  input \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  input wr_en;
  input [3:0]D;
  input wr_clk;

  wire [3:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [3:0]\count_value_i_reg[3] ;
  wire \count_value_i_reg[3]_0 ;
  wire [3:0]\count_value_i_reg[3]_1 ;
  wire [0:0]diff_pntr_pf_q0;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_reg ;
  wire ram_full_i0;
  wire [2:0]rd_pntr_wr;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wrst_busy;

  LUT6 #(
    .INIT(64'h2BFF002BD400FFD4)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_1 
       (.I0(rd_pntr_wr[1]),
        .I1(\count_value_i_reg[3] [1]),
        .I2(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ),
        .I3(\count_value_i_reg[3] [2]),
        .I4(rd_pntr_wr[2]),
        .I5(\count_value_i_reg[3]_0 ),
        .O(diff_pntr_pf_q0));
  LUT6 #(
    .INIT(64'h4444444D44444444)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2 
       (.I0(rd_pntr_wr[0]),
        .I1(\count_value_i_reg[3] [0]),
        .I2(rst_d1),
        .I3(wrst_busy),
        .I4(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I5(wr_en),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF8080802020FF20)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_1 
       (.I0(E),
        .I1(\count_value_i_reg[3]_1 [3]),
        .I2(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ),
        .I3(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0 ),
        .I4(\count_value_i_reg[3] [3]),
        .I5(Q),
        .O(ram_full_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2 
       (.I0(rd_pntr_wr[0]),
        .I1(\count_value_i_reg[3]_1 [0]),
        .I2(\count_value_i_reg[3]_1 [2]),
        .I3(rd_pntr_wr[2]),
        .I4(\count_value_i_reg[3]_1 [1]),
        .I5(rd_pntr_wr[1]),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3 
       (.I0(rd_pntr_wr[0]),
        .I1(\count_value_i_reg[3] [0]),
        .I2(\count_value_i_reg[3] [2]),
        .I3(rd_pntr_wr[2]),
        .I4(\count_value_i_reg[3] [1]),
        .I5(rd_pntr_wr[1]),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h456F2A6F6F6F6F6F)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_i_1 
       (.I0(Q),
        .I1(\count_value_i_reg[3] [3]),
        .I2(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0 ),
        .I3(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ),
        .I4(\count_value_i_reg[3]_1 [3]),
        .I5(E),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(rd_pntr_wr[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(rd_pntr_wr[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(rd_pntr_wr[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_39
   (D,
    Q,
    ram_empty_i0,
    enb,
    \count_value_i_reg[3] ,
    out,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[3]_0 ,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    \dest_graysync_ff_reg[1][3] ,
    rd_clk);
  output [1:0]D;
  output [3:0]Q;
  output ram_empty_i0;
  input enb;
  input [3:0]\count_value_i_reg[3] ;
  input [1:0]out;
  input rd_en;
  input ram_empty_i;
  input [3:0]\count_value_i_reg[3]_0 ;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input [3:0]\dest_graysync_ff_reg[1][3] ;
  input rd_clk;

  wire [1:0]D;
  wire [3:0]Q;
  wire [3:0]\count_value_i_reg[3] ;
  wire [3:0]\count_value_i_reg[3]_0 ;
  wire [3:0]\dest_graysync_ff_reg[1][3] ;
  wire enb;
  wire \gen_pf_ic_rc.ram_empty_i_i_2_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_3_n_0 ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire [1:0]out;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire rd_clk;
  wire rd_en;

  LUT6 #(
    .INIT(64'h6666666699999969)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[0]_i_1 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[3] [0]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(rd_en),
        .I5(ram_empty_i),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hD42B2BD4)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[1]_i_1 
       (.I0(Q[0]),
        .I1(enb),
        .I2(\count_value_i_reg[3] [0]),
        .I3(Q[1]),
        .I4(\count_value_i_reg[3] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFF8080802020FF20)) 
    \gen_pf_ic_rc.ram_empty_i_i_1 
       (.I0(enb),
        .I1(\count_value_i_reg[3]_0 [3]),
        .I2(\gen_pf_ic_rc.ram_empty_i_i_2_n_0 ),
        .I3(\gen_pf_ic_rc.ram_empty_i_i_3_n_0 ),
        .I4(\count_value_i_reg[3] [3]),
        .I5(Q[3]),
        .O(ram_empty_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_2 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[3]_0 [0]),
        .I2(\count_value_i_reg[3]_0 [2]),
        .I3(Q[2]),
        .I4(\count_value_i_reg[3]_0 [1]),
        .I5(Q[1]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_3 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[3] [0]),
        .I2(\count_value_i_reg[3] [2]),
        .I3(Q[2]),
        .I4(\count_value_i_reg[3] [1]),
        .I5(Q[1]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][3] [0]),
        .Q(Q[0]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][3] [1]),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][3] [2]),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][3] [3]),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_4
   (diff_pntr_pf_q0,
    Q,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_reg ,
    ram_full_i0,
    \count_value_i_reg[3] ,
    \count_value_i_reg[3]_0 ,
    \count_value_i_reg[3]_1 ,
    E,
    rst_d1,
    wrst_busy,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ,
    wr_en,
    D,
    wr_clk);
  output [0:0]diff_pntr_pf_q0;
  output [0:0]Q;
  output \gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_reg ;
  output ram_full_i0;
  input [3:0]\count_value_i_reg[3] ;
  input \count_value_i_reg[3]_0 ;
  input [3:0]\count_value_i_reg[3]_1 ;
  input [0:0]E;
  input rst_d1;
  input wrst_busy;
  input \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  input wr_en;
  input [3:0]D;
  input wr_clk;

  wire [3:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [3:0]\count_value_i_reg[3] ;
  wire \count_value_i_reg[3]_0 ;
  wire [3:0]\count_value_i_reg[3]_1 ;
  wire [0:0]diff_pntr_pf_q0;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_reg ;
  wire ram_full_i0;
  wire [2:0]rd_pntr_wr;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wrst_busy;

  LUT6 #(
    .INIT(64'h2BFF002BD400FFD4)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_1 
       (.I0(rd_pntr_wr[1]),
        .I1(\count_value_i_reg[3] [1]),
        .I2(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ),
        .I3(\count_value_i_reg[3] [2]),
        .I4(rd_pntr_wr[2]),
        .I5(\count_value_i_reg[3]_0 ),
        .O(diff_pntr_pf_q0));
  LUT6 #(
    .INIT(64'h4444444D44444444)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2 
       (.I0(rd_pntr_wr[0]),
        .I1(\count_value_i_reg[3] [0]),
        .I2(rst_d1),
        .I3(wrst_busy),
        .I4(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I5(wr_en),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF8080802020FF20)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_1 
       (.I0(E),
        .I1(\count_value_i_reg[3]_1 [3]),
        .I2(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ),
        .I3(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0 ),
        .I4(\count_value_i_reg[3] [3]),
        .I5(Q),
        .O(ram_full_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2 
       (.I0(rd_pntr_wr[0]),
        .I1(\count_value_i_reg[3]_1 [0]),
        .I2(\count_value_i_reg[3]_1 [2]),
        .I3(rd_pntr_wr[2]),
        .I4(\count_value_i_reg[3]_1 [1]),
        .I5(rd_pntr_wr[1]),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3 
       (.I0(rd_pntr_wr[0]),
        .I1(\count_value_i_reg[3] [0]),
        .I2(\count_value_i_reg[3] [2]),
        .I3(rd_pntr_wr[2]),
        .I4(\count_value_i_reg[3] [1]),
        .I5(rd_pntr_wr[1]),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h456F2A6F6F6F6F6F)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_i_1 
       (.I0(Q),
        .I1(\count_value_i_reg[3] [3]),
        .I2(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0 ),
        .I3(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ),
        .I4(\count_value_i_reg[3]_1 [3]),
        .I5(E),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(rd_pntr_wr[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(rd_pntr_wr[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(rd_pntr_wr[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_48
   (diff_pntr_pf_q0,
    Q,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_reg ,
    ram_full_i0,
    \count_value_i_reg[3] ,
    \count_value_i_reg[3]_0 ,
    \count_value_i_reg[3]_1 ,
    E,
    rst_d1,
    wrst_busy,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ,
    wr_en,
    D,
    wr_clk);
  output [0:0]diff_pntr_pf_q0;
  output [0:0]Q;
  output \gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_reg ;
  output ram_full_i0;
  input [3:0]\count_value_i_reg[3] ;
  input \count_value_i_reg[3]_0 ;
  input [3:0]\count_value_i_reg[3]_1 ;
  input [0:0]E;
  input rst_d1;
  input wrst_busy;
  input \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  input wr_en;
  input [3:0]D;
  input wr_clk;

  wire [3:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [3:0]\count_value_i_reg[3] ;
  wire \count_value_i_reg[3]_0 ;
  wire [3:0]\count_value_i_reg[3]_1 ;
  wire [0:0]diff_pntr_pf_q0;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_reg ;
  wire ram_full_i0;
  wire [2:0]rd_pntr_wr;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wrst_busy;

  LUT6 #(
    .INIT(64'h2BFF002BD400FFD4)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_1 
       (.I0(rd_pntr_wr[1]),
        .I1(\count_value_i_reg[3] [1]),
        .I2(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ),
        .I3(\count_value_i_reg[3] [2]),
        .I4(rd_pntr_wr[2]),
        .I5(\count_value_i_reg[3]_0 ),
        .O(diff_pntr_pf_q0));
  LUT6 #(
    .INIT(64'h4444444D44444444)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2 
       (.I0(rd_pntr_wr[0]),
        .I1(\count_value_i_reg[3] [0]),
        .I2(rst_d1),
        .I3(wrst_busy),
        .I4(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I5(wr_en),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF8080802020FF20)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_1 
       (.I0(E),
        .I1(\count_value_i_reg[3]_1 [3]),
        .I2(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ),
        .I3(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0 ),
        .I4(\count_value_i_reg[3] [3]),
        .I5(Q),
        .O(ram_full_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2 
       (.I0(rd_pntr_wr[0]),
        .I1(\count_value_i_reg[3]_1 [0]),
        .I2(\count_value_i_reg[3]_1 [2]),
        .I3(rd_pntr_wr[2]),
        .I4(\count_value_i_reg[3]_1 [1]),
        .I5(rd_pntr_wr[1]),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3 
       (.I0(rd_pntr_wr[0]),
        .I1(\count_value_i_reg[3] [0]),
        .I2(\count_value_i_reg[3] [2]),
        .I3(rd_pntr_wr[2]),
        .I4(\count_value_i_reg[3] [1]),
        .I5(rd_pntr_wr[1]),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h456F2A6F6F6F6F6F)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_i_1 
       (.I0(Q),
        .I1(\count_value_i_reg[3] [3]),
        .I2(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0 ),
        .I3(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ),
        .I4(\count_value_i_reg[3]_1 [3]),
        .I5(E),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(rd_pntr_wr[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(rd_pntr_wr[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(rd_pntr_wr[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_50
   (D,
    Q,
    ram_empty_i0,
    enb,
    \count_value_i_reg[3] ,
    out,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[3]_0 ,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    \dest_graysync_ff_reg[1][3] ,
    rd_clk);
  output [1:0]D;
  output [3:0]Q;
  output ram_empty_i0;
  input enb;
  input [3:0]\count_value_i_reg[3] ;
  input [1:0]out;
  input rd_en;
  input ram_empty_i;
  input [3:0]\count_value_i_reg[3]_0 ;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input [3:0]\dest_graysync_ff_reg[1][3] ;
  input rd_clk;

  wire [1:0]D;
  wire [3:0]Q;
  wire [3:0]\count_value_i_reg[3] ;
  wire [3:0]\count_value_i_reg[3]_0 ;
  wire [3:0]\dest_graysync_ff_reg[1][3] ;
  wire enb;
  wire \gen_pf_ic_rc.ram_empty_i_i_2_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_3_n_0 ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire [1:0]out;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire rd_clk;
  wire rd_en;

  LUT6 #(
    .INIT(64'h6666666699999969)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[0]_i_1 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[3] [0]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(rd_en),
        .I5(ram_empty_i),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hD42B2BD4)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[1]_i_1 
       (.I0(Q[0]),
        .I1(enb),
        .I2(\count_value_i_reg[3] [0]),
        .I3(Q[1]),
        .I4(\count_value_i_reg[3] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFF8080802020FF20)) 
    \gen_pf_ic_rc.ram_empty_i_i_1 
       (.I0(enb),
        .I1(\count_value_i_reg[3]_0 [3]),
        .I2(\gen_pf_ic_rc.ram_empty_i_i_2_n_0 ),
        .I3(\gen_pf_ic_rc.ram_empty_i_i_3_n_0 ),
        .I4(\count_value_i_reg[3] [3]),
        .I5(Q[3]),
        .O(ram_empty_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_2 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[3]_0 [0]),
        .I2(\count_value_i_reg[3]_0 [2]),
        .I3(Q[2]),
        .I4(\count_value_i_reg[3]_0 [1]),
        .I5(Q[1]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_3 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[3] [0]),
        .I2(\count_value_i_reg[3] [2]),
        .I3(Q[2]),
        .I4(\count_value_i_reg[3] [1]),
        .I5(Q[1]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][3] [0]),
        .Q(Q[0]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][3] [1]),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][3] [2]),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][3] [3]),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_59
   (diff_pntr_pf_q0,
    Q,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_reg ,
    ram_full_i0,
    \count_value_i_reg[3] ,
    \count_value_i_reg[3]_0 ,
    \count_value_i_reg[3]_1 ,
    E,
    rst_d1,
    wrst_busy,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ,
    wr_en,
    D,
    wr_clk);
  output [0:0]diff_pntr_pf_q0;
  output [0:0]Q;
  output \gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_reg ;
  output ram_full_i0;
  input [3:0]\count_value_i_reg[3] ;
  input \count_value_i_reg[3]_0 ;
  input [3:0]\count_value_i_reg[3]_1 ;
  input [0:0]E;
  input rst_d1;
  input wrst_busy;
  input \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  input wr_en;
  input [3:0]D;
  input wr_clk;

  wire [3:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [3:0]\count_value_i_reg[3] ;
  wire \count_value_i_reg[3]_0 ;
  wire [3:0]\count_value_i_reg[3]_1 ;
  wire [0:0]diff_pntr_pf_q0;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_reg ;
  wire ram_full_i0;
  wire [2:0]rd_pntr_wr;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wrst_busy;

  LUT6 #(
    .INIT(64'h2BFF002BD400FFD4)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_1 
       (.I0(rd_pntr_wr[1]),
        .I1(\count_value_i_reg[3] [1]),
        .I2(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ),
        .I3(\count_value_i_reg[3] [2]),
        .I4(rd_pntr_wr[2]),
        .I5(\count_value_i_reg[3]_0 ),
        .O(diff_pntr_pf_q0));
  LUT6 #(
    .INIT(64'h4444444D44444444)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2 
       (.I0(rd_pntr_wr[0]),
        .I1(\count_value_i_reg[3] [0]),
        .I2(rst_d1),
        .I3(wrst_busy),
        .I4(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I5(wr_en),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF8080802020FF20)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_1 
       (.I0(E),
        .I1(\count_value_i_reg[3]_1 [3]),
        .I2(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ),
        .I3(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0 ),
        .I4(\count_value_i_reg[3] [3]),
        .I5(Q),
        .O(ram_full_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2 
       (.I0(rd_pntr_wr[0]),
        .I1(\count_value_i_reg[3]_1 [0]),
        .I2(\count_value_i_reg[3]_1 [2]),
        .I3(rd_pntr_wr[2]),
        .I4(\count_value_i_reg[3]_1 [1]),
        .I5(rd_pntr_wr[1]),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3 
       (.I0(rd_pntr_wr[0]),
        .I1(\count_value_i_reg[3] [0]),
        .I2(\count_value_i_reg[3] [2]),
        .I3(rd_pntr_wr[2]),
        .I4(\count_value_i_reg[3] [1]),
        .I5(rd_pntr_wr[1]),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h456F2A6F6F6F6F6F)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_i_1 
       (.I0(Q),
        .I1(\count_value_i_reg[3] [3]),
        .I2(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0 ),
        .I3(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ),
        .I4(\count_value_i_reg[3]_1 [3]),
        .I5(E),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(rd_pntr_wr[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(rd_pntr_wr[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(rd_pntr_wr[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_6
   (D,
    Q,
    ram_empty_i0,
    enb,
    \count_value_i_reg[3] ,
    out,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[3]_0 ,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    \dest_graysync_ff_reg[1][3] ,
    rd_clk);
  output [1:0]D;
  output [3:0]Q;
  output ram_empty_i0;
  input enb;
  input [3:0]\count_value_i_reg[3] ;
  input [1:0]out;
  input rd_en;
  input ram_empty_i;
  input [3:0]\count_value_i_reg[3]_0 ;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input [3:0]\dest_graysync_ff_reg[1][3] ;
  input rd_clk;

  wire [1:0]D;
  wire [3:0]Q;
  wire [3:0]\count_value_i_reg[3] ;
  wire [3:0]\count_value_i_reg[3]_0 ;
  wire [3:0]\dest_graysync_ff_reg[1][3] ;
  wire enb;
  wire \gen_pf_ic_rc.ram_empty_i_i_2_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_3_n_0 ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire [1:0]out;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire rd_clk;
  wire rd_en;

  LUT6 #(
    .INIT(64'h6666666699999969)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[0]_i_1 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[3] [0]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(rd_en),
        .I5(ram_empty_i),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hD42B2BD4)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[1]_i_1 
       (.I0(Q[0]),
        .I1(enb),
        .I2(\count_value_i_reg[3] [0]),
        .I3(Q[1]),
        .I4(\count_value_i_reg[3] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFF8080802020FF20)) 
    \gen_pf_ic_rc.ram_empty_i_i_1 
       (.I0(enb),
        .I1(\count_value_i_reg[3]_0 [3]),
        .I2(\gen_pf_ic_rc.ram_empty_i_i_2_n_0 ),
        .I3(\gen_pf_ic_rc.ram_empty_i_i_3_n_0 ),
        .I4(\count_value_i_reg[3] [3]),
        .I5(Q[3]),
        .O(ram_empty_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_2 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[3]_0 [0]),
        .I2(\count_value_i_reg[3]_0 [2]),
        .I3(Q[2]),
        .I4(\count_value_i_reg[3]_0 [1]),
        .I5(Q[1]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_3 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[3] [0]),
        .I2(\count_value_i_reg[3] [2]),
        .I3(Q[2]),
        .I4(\count_value_i_reg[3] [1]),
        .I5(Q[1]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][3] [0]),
        .Q(Q[0]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][3] [1]),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][3] [2]),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][3] [3]),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_61
   (D,
    Q,
    ram_empty_i0,
    enb,
    \count_value_i_reg[3] ,
    out,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[3]_0 ,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    \dest_graysync_ff_reg[1][3] ,
    rd_clk);
  output [1:0]D;
  output [3:0]Q;
  output ram_empty_i0;
  input enb;
  input [3:0]\count_value_i_reg[3] ;
  input [1:0]out;
  input rd_en;
  input ram_empty_i;
  input [3:0]\count_value_i_reg[3]_0 ;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input [3:0]\dest_graysync_ff_reg[1][3] ;
  input rd_clk;

  wire [1:0]D;
  wire [3:0]Q;
  wire [3:0]\count_value_i_reg[3] ;
  wire [3:0]\count_value_i_reg[3]_0 ;
  wire [3:0]\dest_graysync_ff_reg[1][3] ;
  wire enb;
  wire \gen_pf_ic_rc.ram_empty_i_i_2_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_3_n_0 ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire [1:0]out;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire rd_clk;
  wire rd_en;

  LUT6 #(
    .INIT(64'h6666666699999969)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[0]_i_1 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[3] [0]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(rd_en),
        .I5(ram_empty_i),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hD42B2BD4)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[1]_i_1 
       (.I0(Q[0]),
        .I1(enb),
        .I2(\count_value_i_reg[3] [0]),
        .I3(Q[1]),
        .I4(\count_value_i_reg[3] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFF8080802020FF20)) 
    \gen_pf_ic_rc.ram_empty_i_i_1 
       (.I0(enb),
        .I1(\count_value_i_reg[3]_0 [3]),
        .I2(\gen_pf_ic_rc.ram_empty_i_i_2_n_0 ),
        .I3(\gen_pf_ic_rc.ram_empty_i_i_3_n_0 ),
        .I4(\count_value_i_reg[3] [3]),
        .I5(Q[3]),
        .O(ram_empty_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_2 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[3]_0 [0]),
        .I2(\count_value_i_reg[3]_0 [2]),
        .I3(Q[2]),
        .I4(\count_value_i_reg[3]_0 [1]),
        .I5(Q[1]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_3 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[3] [0]),
        .I2(\count_value_i_reg[3] [2]),
        .I3(Q[2]),
        .I4(\count_value_i_reg[3] [1]),
        .I5(Q[1]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][3] [0]),
        .Q(Q[0]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][3] [1]),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][3] [2]),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][3] [3]),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0
   (D,
    Q,
    \count_value_i_reg[4] ,
    wrst_busy,
    \dest_graysync_ff_reg[1][4] ,
    wr_clk);
  output [2:0]D;
  output [2:0]Q;
  input [4:0]\count_value_i_reg[4] ;
  input wrst_busy;
  input [4:0]\dest_graysync_ff_reg[1][4] ;
  input wr_clk;

  wire [2:0]D;
  wire [2:0]Q;
  wire [4:0]\count_value_i_reg[4] ;
  wire [4:0]\dest_graysync_ff_reg[1][4] ;
  wire \gwdc.wr_data_count_i[4]_i_2_n_0 ;
  wire \reg_out_i_reg_n_0_[3] ;
  wire \reg_out_i_reg_n_0_[4] ;
  wire wr_clk;
  wire wrst_busy;

  LUT4 #(
    .INIT(16'h2DD2)) 
    \gwdc.wr_data_count_i[1]_i_1 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[4] [0]),
        .I2(Q[1]),
        .I3(\count_value_i_reg[4] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \gwdc.wr_data_count_i[3]_i_1 
       (.I0(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I1(\reg_out_i_reg_n_0_[3] ),
        .I2(\count_value_i_reg[4] [3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gwdc.wr_data_count_i[4]_i_1 
       (.I0(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I1(\count_value_i_reg[4] [3]),
        .I2(\reg_out_i_reg_n_0_[3] ),
        .I3(\reg_out_i_reg_n_0_[4] ),
        .I4(\count_value_i_reg[4] [4]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hD4DD4444DDDDD4DD)) 
    \gwdc.wr_data_count_i[4]_i_2 
       (.I0(Q[2]),
        .I1(\count_value_i_reg[4] [2]),
        .I2(\count_value_i_reg[4] [0]),
        .I3(Q[0]),
        .I4(\count_value_i_reg[4] [1]),
        .I5(Q[1]),
        .O(\gwdc.wr_data_count_i[4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][4] [0]),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][4] [1]),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][4] [2]),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][4] [3]),
        .Q(\reg_out_i_reg_n_0_[3] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][4] [4]),
        .Q(\reg_out_i_reg_n_0_[4] ),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_1
   (D,
    Q,
    \grdc.rd_data_count_i_reg[4] ,
    \count_value_i_reg[3] ,
    \count_value_i_reg[1] ,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    \dest_graysync_ff_reg[3][4] ,
    rd_clk);
  output [0:0]D;
  output [4:0]Q;
  output \grdc.rd_data_count_i_reg[4] ;
  input [2:0]\count_value_i_reg[3] ;
  input [1:0]\count_value_i_reg[1] ;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input [4:0]\dest_graysync_ff_reg[3][4] ;
  input rd_clk;

  wire [0:0]D;
  wire [4:0]Q;
  wire [1:0]\count_value_i_reg[1] ;
  wire [2:0]\count_value_i_reg[3] ;
  wire [4:0]\dest_graysync_ff_reg[3][4] ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire \grdc.rd_data_count_i_reg[4] ;
  wire rd_clk;

  LUT6 #(
    .INIT(64'hC33C96696996C33C)) 
    \grdc.rd_data_count_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\count_value_i_reg[3] [1]),
        .I3(\count_value_i_reg[1] [1]),
        .I4(\count_value_i_reg[1] [0]),
        .I5(\count_value_i_reg[3] [0]),
        .O(D));
  LUT2 #(
    .INIT(4'h9)) 
    \grdc.rd_data_count_i[4]_i_5 
       (.I0(Q[3]),
        .I1(\count_value_i_reg[3] [2]),
        .O(\grdc.rd_data_count_i_reg[4] ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][4] [0]),
        .Q(Q[0]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][4] [1]),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][4] [2]),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][4] [3]),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][4] [4]),
        .Q(Q[4]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_16
   (D,
    Q,
    \count_value_i_reg[4] ,
    wrst_busy,
    \dest_graysync_ff_reg[1][4] ,
    wr_clk);
  output [2:0]D;
  output [2:0]Q;
  input [4:0]\count_value_i_reg[4] ;
  input wrst_busy;
  input [4:0]\dest_graysync_ff_reg[1][4] ;
  input wr_clk;

  wire [2:0]D;
  wire [2:0]Q;
  wire [4:0]\count_value_i_reg[4] ;
  wire [4:0]\dest_graysync_ff_reg[1][4] ;
  wire \gwdc.wr_data_count_i[4]_i_2_n_0 ;
  wire \reg_out_i_reg_n_0_[3] ;
  wire \reg_out_i_reg_n_0_[4] ;
  wire wr_clk;
  wire wrst_busy;

  LUT4 #(
    .INIT(16'h2DD2)) 
    \gwdc.wr_data_count_i[1]_i_1 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[4] [0]),
        .I2(Q[1]),
        .I3(\count_value_i_reg[4] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \gwdc.wr_data_count_i[3]_i_1 
       (.I0(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I1(\reg_out_i_reg_n_0_[3] ),
        .I2(\count_value_i_reg[4] [3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gwdc.wr_data_count_i[4]_i_1 
       (.I0(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I1(\count_value_i_reg[4] [3]),
        .I2(\reg_out_i_reg_n_0_[3] ),
        .I3(\reg_out_i_reg_n_0_[4] ),
        .I4(\count_value_i_reg[4] [4]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hD4DD4444DDDDD4DD)) 
    \gwdc.wr_data_count_i[4]_i_2 
       (.I0(Q[2]),
        .I1(\count_value_i_reg[4] [2]),
        .I2(\count_value_i_reg[4] [0]),
        .I3(Q[0]),
        .I4(\count_value_i_reg[4] [1]),
        .I5(Q[1]),
        .O(\gwdc.wr_data_count_i[4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][4] [0]),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][4] [1]),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][4] [2]),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][4] [3]),
        .Q(\reg_out_i_reg_n_0_[3] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][4] [4]),
        .Q(\reg_out_i_reg_n_0_[4] ),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_18
   (D,
    Q,
    \grdc.rd_data_count_i_reg[4] ,
    \count_value_i_reg[3] ,
    \count_value_i_reg[1] ,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    \dest_graysync_ff_reg[3][4] ,
    rd_clk);
  output [0:0]D;
  output [4:0]Q;
  output \grdc.rd_data_count_i_reg[4] ;
  input [2:0]\count_value_i_reg[3] ;
  input [1:0]\count_value_i_reg[1] ;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input [4:0]\dest_graysync_ff_reg[3][4] ;
  input rd_clk;

  wire [0:0]D;
  wire [4:0]Q;
  wire [1:0]\count_value_i_reg[1] ;
  wire [2:0]\count_value_i_reg[3] ;
  wire [4:0]\dest_graysync_ff_reg[3][4] ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire \grdc.rd_data_count_i_reg[4] ;
  wire rd_clk;

  LUT6 #(
    .INIT(64'hC33C96696996C33C)) 
    \grdc.rd_data_count_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\count_value_i_reg[3] [1]),
        .I3(\count_value_i_reg[1] [1]),
        .I4(\count_value_i_reg[1] [0]),
        .I5(\count_value_i_reg[3] [0]),
        .O(D));
  LUT2 #(
    .INIT(4'h9)) 
    \grdc.rd_data_count_i[4]_i_5 
       (.I0(Q[3]),
        .I1(\count_value_i_reg[3] [2]),
        .O(\grdc.rd_data_count_i_reg[4] ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][4] [0]),
        .Q(Q[0]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][4] [1]),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][4] [2]),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][4] [3]),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][4] [4]),
        .Q(Q[4]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_27
   (D,
    Q,
    \count_value_i_reg[4] ,
    wrst_busy,
    \dest_graysync_ff_reg[1][4] ,
    wr_clk);
  output [2:0]D;
  output [2:0]Q;
  input [4:0]\count_value_i_reg[4] ;
  input wrst_busy;
  input [4:0]\dest_graysync_ff_reg[1][4] ;
  input wr_clk;

  wire [2:0]D;
  wire [2:0]Q;
  wire [4:0]\count_value_i_reg[4] ;
  wire [4:0]\dest_graysync_ff_reg[1][4] ;
  wire \gwdc.wr_data_count_i[4]_i_2_n_0 ;
  wire \reg_out_i_reg_n_0_[3] ;
  wire \reg_out_i_reg_n_0_[4] ;
  wire wr_clk;
  wire wrst_busy;

  LUT4 #(
    .INIT(16'h2DD2)) 
    \gwdc.wr_data_count_i[1]_i_1 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[4] [0]),
        .I2(Q[1]),
        .I3(\count_value_i_reg[4] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \gwdc.wr_data_count_i[3]_i_1 
       (.I0(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I1(\reg_out_i_reg_n_0_[3] ),
        .I2(\count_value_i_reg[4] [3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gwdc.wr_data_count_i[4]_i_1 
       (.I0(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I1(\count_value_i_reg[4] [3]),
        .I2(\reg_out_i_reg_n_0_[3] ),
        .I3(\reg_out_i_reg_n_0_[4] ),
        .I4(\count_value_i_reg[4] [4]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hD4DD4444DDDDD4DD)) 
    \gwdc.wr_data_count_i[4]_i_2 
       (.I0(Q[2]),
        .I1(\count_value_i_reg[4] [2]),
        .I2(\count_value_i_reg[4] [0]),
        .I3(Q[0]),
        .I4(\count_value_i_reg[4] [1]),
        .I5(Q[1]),
        .O(\gwdc.wr_data_count_i[4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][4] [0]),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][4] [1]),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][4] [2]),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][4] [3]),
        .Q(\reg_out_i_reg_n_0_[3] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][4] [4]),
        .Q(\reg_out_i_reg_n_0_[4] ),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_29
   (D,
    Q,
    \grdc.rd_data_count_i_reg[4] ,
    \count_value_i_reg[3] ,
    \count_value_i_reg[1] ,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    \dest_graysync_ff_reg[3][4] ,
    rd_clk);
  output [0:0]D;
  output [4:0]Q;
  output \grdc.rd_data_count_i_reg[4] ;
  input [2:0]\count_value_i_reg[3] ;
  input [1:0]\count_value_i_reg[1] ;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input [4:0]\dest_graysync_ff_reg[3][4] ;
  input rd_clk;

  wire [0:0]D;
  wire [4:0]Q;
  wire [1:0]\count_value_i_reg[1] ;
  wire [2:0]\count_value_i_reg[3] ;
  wire [4:0]\dest_graysync_ff_reg[3][4] ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire \grdc.rd_data_count_i_reg[4] ;
  wire rd_clk;

  LUT6 #(
    .INIT(64'hC33C96696996C33C)) 
    \grdc.rd_data_count_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\count_value_i_reg[3] [1]),
        .I3(\count_value_i_reg[1] [1]),
        .I4(\count_value_i_reg[1] [0]),
        .I5(\count_value_i_reg[3] [0]),
        .O(D));
  LUT2 #(
    .INIT(4'h9)) 
    \grdc.rd_data_count_i[4]_i_5 
       (.I0(Q[3]),
        .I1(\count_value_i_reg[3] [2]),
        .O(\grdc.rd_data_count_i_reg[4] ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][4] [0]),
        .Q(Q[0]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][4] [1]),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][4] [2]),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][4] [3]),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][4] [4]),
        .Q(Q[4]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_38
   (D,
    Q,
    \count_value_i_reg[4] ,
    wrst_busy,
    \dest_graysync_ff_reg[1][4] ,
    wr_clk);
  output [2:0]D;
  output [2:0]Q;
  input [4:0]\count_value_i_reg[4] ;
  input wrst_busy;
  input [4:0]\dest_graysync_ff_reg[1][4] ;
  input wr_clk;

  wire [2:0]D;
  wire [2:0]Q;
  wire [4:0]\count_value_i_reg[4] ;
  wire [4:0]\dest_graysync_ff_reg[1][4] ;
  wire \gwdc.wr_data_count_i[4]_i_2_n_0 ;
  wire \reg_out_i_reg_n_0_[3] ;
  wire \reg_out_i_reg_n_0_[4] ;
  wire wr_clk;
  wire wrst_busy;

  LUT4 #(
    .INIT(16'h2DD2)) 
    \gwdc.wr_data_count_i[1]_i_1 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[4] [0]),
        .I2(Q[1]),
        .I3(\count_value_i_reg[4] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \gwdc.wr_data_count_i[3]_i_1 
       (.I0(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I1(\reg_out_i_reg_n_0_[3] ),
        .I2(\count_value_i_reg[4] [3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gwdc.wr_data_count_i[4]_i_1 
       (.I0(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I1(\count_value_i_reg[4] [3]),
        .I2(\reg_out_i_reg_n_0_[3] ),
        .I3(\reg_out_i_reg_n_0_[4] ),
        .I4(\count_value_i_reg[4] [4]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hD4DD4444DDDDD4DD)) 
    \gwdc.wr_data_count_i[4]_i_2 
       (.I0(Q[2]),
        .I1(\count_value_i_reg[4] [2]),
        .I2(\count_value_i_reg[4] [0]),
        .I3(Q[0]),
        .I4(\count_value_i_reg[4] [1]),
        .I5(Q[1]),
        .O(\gwdc.wr_data_count_i[4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][4] [0]),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][4] [1]),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][4] [2]),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][4] [3]),
        .Q(\reg_out_i_reg_n_0_[3] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][4] [4]),
        .Q(\reg_out_i_reg_n_0_[4] ),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_40
   (D,
    Q,
    \grdc.rd_data_count_i_reg[4] ,
    \count_value_i_reg[3] ,
    \count_value_i_reg[1] ,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    \dest_graysync_ff_reg[3][4] ,
    rd_clk);
  output [0:0]D;
  output [4:0]Q;
  output \grdc.rd_data_count_i_reg[4] ;
  input [2:0]\count_value_i_reg[3] ;
  input [1:0]\count_value_i_reg[1] ;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input [4:0]\dest_graysync_ff_reg[3][4] ;
  input rd_clk;

  wire [0:0]D;
  wire [4:0]Q;
  wire [1:0]\count_value_i_reg[1] ;
  wire [2:0]\count_value_i_reg[3] ;
  wire [4:0]\dest_graysync_ff_reg[3][4] ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire \grdc.rd_data_count_i_reg[4] ;
  wire rd_clk;

  LUT6 #(
    .INIT(64'hC33C96696996C33C)) 
    \grdc.rd_data_count_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\count_value_i_reg[3] [1]),
        .I3(\count_value_i_reg[1] [1]),
        .I4(\count_value_i_reg[1] [0]),
        .I5(\count_value_i_reg[3] [0]),
        .O(D));
  LUT2 #(
    .INIT(4'h9)) 
    \grdc.rd_data_count_i[4]_i_5 
       (.I0(Q[3]),
        .I1(\count_value_i_reg[3] [2]),
        .O(\grdc.rd_data_count_i_reg[4] ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][4] [0]),
        .Q(Q[0]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][4] [1]),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][4] [2]),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][4] [3]),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][4] [4]),
        .Q(Q[4]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_49
   (D,
    Q,
    \count_value_i_reg[4] ,
    wrst_busy,
    \dest_graysync_ff_reg[1][4] ,
    wr_clk);
  output [2:0]D;
  output [2:0]Q;
  input [4:0]\count_value_i_reg[4] ;
  input wrst_busy;
  input [4:0]\dest_graysync_ff_reg[1][4] ;
  input wr_clk;

  wire [2:0]D;
  wire [2:0]Q;
  wire [4:0]\count_value_i_reg[4] ;
  wire [4:0]\dest_graysync_ff_reg[1][4] ;
  wire \gwdc.wr_data_count_i[4]_i_2_n_0 ;
  wire \reg_out_i_reg_n_0_[3] ;
  wire \reg_out_i_reg_n_0_[4] ;
  wire wr_clk;
  wire wrst_busy;

  LUT4 #(
    .INIT(16'h2DD2)) 
    \gwdc.wr_data_count_i[1]_i_1 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[4] [0]),
        .I2(Q[1]),
        .I3(\count_value_i_reg[4] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \gwdc.wr_data_count_i[3]_i_1 
       (.I0(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I1(\reg_out_i_reg_n_0_[3] ),
        .I2(\count_value_i_reg[4] [3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gwdc.wr_data_count_i[4]_i_1 
       (.I0(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I1(\count_value_i_reg[4] [3]),
        .I2(\reg_out_i_reg_n_0_[3] ),
        .I3(\reg_out_i_reg_n_0_[4] ),
        .I4(\count_value_i_reg[4] [4]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hD4DD4444DDDDD4DD)) 
    \gwdc.wr_data_count_i[4]_i_2 
       (.I0(Q[2]),
        .I1(\count_value_i_reg[4] [2]),
        .I2(\count_value_i_reg[4] [0]),
        .I3(Q[0]),
        .I4(\count_value_i_reg[4] [1]),
        .I5(Q[1]),
        .O(\gwdc.wr_data_count_i[4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][4] [0]),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][4] [1]),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][4] [2]),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][4] [3]),
        .Q(\reg_out_i_reg_n_0_[3] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][4] [4]),
        .Q(\reg_out_i_reg_n_0_[4] ),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_5
   (D,
    Q,
    \count_value_i_reg[4] ,
    wrst_busy,
    \dest_graysync_ff_reg[1][4] ,
    wr_clk);
  output [2:0]D;
  output [2:0]Q;
  input [4:0]\count_value_i_reg[4] ;
  input wrst_busy;
  input [4:0]\dest_graysync_ff_reg[1][4] ;
  input wr_clk;

  wire [2:0]D;
  wire [2:0]Q;
  wire [4:0]\count_value_i_reg[4] ;
  wire [4:0]\dest_graysync_ff_reg[1][4] ;
  wire \gwdc.wr_data_count_i[4]_i_2_n_0 ;
  wire \reg_out_i_reg_n_0_[3] ;
  wire \reg_out_i_reg_n_0_[4] ;
  wire wr_clk;
  wire wrst_busy;

  LUT4 #(
    .INIT(16'h2DD2)) 
    \gwdc.wr_data_count_i[1]_i_1 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[4] [0]),
        .I2(Q[1]),
        .I3(\count_value_i_reg[4] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \gwdc.wr_data_count_i[3]_i_1 
       (.I0(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I1(\reg_out_i_reg_n_0_[3] ),
        .I2(\count_value_i_reg[4] [3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gwdc.wr_data_count_i[4]_i_1 
       (.I0(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I1(\count_value_i_reg[4] [3]),
        .I2(\reg_out_i_reg_n_0_[3] ),
        .I3(\reg_out_i_reg_n_0_[4] ),
        .I4(\count_value_i_reg[4] [4]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hD4DD4444DDDDD4DD)) 
    \gwdc.wr_data_count_i[4]_i_2 
       (.I0(Q[2]),
        .I1(\count_value_i_reg[4] [2]),
        .I2(\count_value_i_reg[4] [0]),
        .I3(Q[0]),
        .I4(\count_value_i_reg[4] [1]),
        .I5(Q[1]),
        .O(\gwdc.wr_data_count_i[4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][4] [0]),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][4] [1]),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][4] [2]),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][4] [3]),
        .Q(\reg_out_i_reg_n_0_[3] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][4] [4]),
        .Q(\reg_out_i_reg_n_0_[4] ),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_51
   (D,
    Q,
    \grdc.rd_data_count_i_reg[4] ,
    \count_value_i_reg[3] ,
    \count_value_i_reg[1] ,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    \dest_graysync_ff_reg[3][4] ,
    rd_clk);
  output [0:0]D;
  output [4:0]Q;
  output \grdc.rd_data_count_i_reg[4] ;
  input [2:0]\count_value_i_reg[3] ;
  input [1:0]\count_value_i_reg[1] ;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input [4:0]\dest_graysync_ff_reg[3][4] ;
  input rd_clk;

  wire [0:0]D;
  wire [4:0]Q;
  wire [1:0]\count_value_i_reg[1] ;
  wire [2:0]\count_value_i_reg[3] ;
  wire [4:0]\dest_graysync_ff_reg[3][4] ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire \grdc.rd_data_count_i_reg[4] ;
  wire rd_clk;

  LUT6 #(
    .INIT(64'hC33C96696996C33C)) 
    \grdc.rd_data_count_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\count_value_i_reg[3] [1]),
        .I3(\count_value_i_reg[1] [1]),
        .I4(\count_value_i_reg[1] [0]),
        .I5(\count_value_i_reg[3] [0]),
        .O(D));
  LUT2 #(
    .INIT(4'h9)) 
    \grdc.rd_data_count_i[4]_i_5 
       (.I0(Q[3]),
        .I1(\count_value_i_reg[3] [2]),
        .O(\grdc.rd_data_count_i_reg[4] ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][4] [0]),
        .Q(Q[0]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][4] [1]),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][4] [2]),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][4] [3]),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][4] [4]),
        .Q(Q[4]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_60
   (D,
    Q,
    \count_value_i_reg[4] ,
    wrst_busy,
    \dest_graysync_ff_reg[1][4] ,
    wr_clk);
  output [2:0]D;
  output [2:0]Q;
  input [4:0]\count_value_i_reg[4] ;
  input wrst_busy;
  input [4:0]\dest_graysync_ff_reg[1][4] ;
  input wr_clk;

  wire [2:0]D;
  wire [2:0]Q;
  wire [4:0]\count_value_i_reg[4] ;
  wire [4:0]\dest_graysync_ff_reg[1][4] ;
  wire \gwdc.wr_data_count_i[4]_i_2_n_0 ;
  wire \reg_out_i_reg_n_0_[3] ;
  wire \reg_out_i_reg_n_0_[4] ;
  wire wr_clk;
  wire wrst_busy;

  LUT4 #(
    .INIT(16'h2DD2)) 
    \gwdc.wr_data_count_i[1]_i_1 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[4] [0]),
        .I2(Q[1]),
        .I3(\count_value_i_reg[4] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \gwdc.wr_data_count_i[3]_i_1 
       (.I0(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I1(\reg_out_i_reg_n_0_[3] ),
        .I2(\count_value_i_reg[4] [3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gwdc.wr_data_count_i[4]_i_1 
       (.I0(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I1(\count_value_i_reg[4] [3]),
        .I2(\reg_out_i_reg_n_0_[3] ),
        .I3(\reg_out_i_reg_n_0_[4] ),
        .I4(\count_value_i_reg[4] [4]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hD4DD4444DDDDD4DD)) 
    \gwdc.wr_data_count_i[4]_i_2 
       (.I0(Q[2]),
        .I1(\count_value_i_reg[4] [2]),
        .I2(\count_value_i_reg[4] [0]),
        .I3(Q[0]),
        .I4(\count_value_i_reg[4] [1]),
        .I5(Q[1]),
        .O(\gwdc.wr_data_count_i[4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][4] [0]),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][4] [1]),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][4] [2]),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][4] [3]),
        .Q(\reg_out_i_reg_n_0_[3] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][4] [4]),
        .Q(\reg_out_i_reg_n_0_[4] ),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_62
   (D,
    Q,
    \grdc.rd_data_count_i_reg[4] ,
    \count_value_i_reg[3] ,
    \count_value_i_reg[1] ,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    \dest_graysync_ff_reg[3][4] ,
    rd_clk);
  output [0:0]D;
  output [4:0]Q;
  output \grdc.rd_data_count_i_reg[4] ;
  input [2:0]\count_value_i_reg[3] ;
  input [1:0]\count_value_i_reg[1] ;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input [4:0]\dest_graysync_ff_reg[3][4] ;
  input rd_clk;

  wire [0:0]D;
  wire [4:0]Q;
  wire [1:0]\count_value_i_reg[1] ;
  wire [2:0]\count_value_i_reg[3] ;
  wire [4:0]\dest_graysync_ff_reg[3][4] ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire \grdc.rd_data_count_i_reg[4] ;
  wire rd_clk;

  LUT6 #(
    .INIT(64'hC33C96696996C33C)) 
    \grdc.rd_data_count_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\count_value_i_reg[3] [1]),
        .I3(\count_value_i_reg[1] [1]),
        .I4(\count_value_i_reg[1] [0]),
        .I5(\count_value_i_reg[3] [0]),
        .O(D));
  LUT2 #(
    .INIT(4'h9)) 
    \grdc.rd_data_count_i[4]_i_5 
       (.I0(Q[3]),
        .I1(\count_value_i_reg[3] [2]),
        .O(\grdc.rd_data_count_i_reg[4] ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][4] [0]),
        .Q(Q[0]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][4] [1]),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][4] [2]),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][4] [3]),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][4] [4]),
        .Q(Q[4]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_7
   (D,
    Q,
    \grdc.rd_data_count_i_reg[4] ,
    \count_value_i_reg[3] ,
    \count_value_i_reg[1] ,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    \dest_graysync_ff_reg[3][4] ,
    rd_clk);
  output [0:0]D;
  output [4:0]Q;
  output \grdc.rd_data_count_i_reg[4] ;
  input [2:0]\count_value_i_reg[3] ;
  input [1:0]\count_value_i_reg[1] ;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input [4:0]\dest_graysync_ff_reg[3][4] ;
  input rd_clk;

  wire [0:0]D;
  wire [4:0]Q;
  wire [1:0]\count_value_i_reg[1] ;
  wire [2:0]\count_value_i_reg[3] ;
  wire [4:0]\dest_graysync_ff_reg[3][4] ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire \grdc.rd_data_count_i_reg[4] ;
  wire rd_clk;

  LUT6 #(
    .INIT(64'hC33C96696996C33C)) 
    \grdc.rd_data_count_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\count_value_i_reg[3] [1]),
        .I3(\count_value_i_reg[1] [1]),
        .I4(\count_value_i_reg[1] [0]),
        .I5(\count_value_i_reg[3] [0]),
        .O(D));
  LUT2 #(
    .INIT(4'h9)) 
    \grdc.rd_data_count_i[4]_i_5 
       (.I0(Q[3]),
        .I1(\count_value_i_reg[3] [2]),
        .O(\grdc.rd_data_count_i_reg[4] ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][4] [0]),
        .Q(Q[0]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][4] [1]),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][4] [2]),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][4] [3]),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][4] [4]),
        .Q(Q[4]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst
   (\syncstages_ff_reg[0] ,
    wrst_busy,
    E,
    wr_rst_busy,
    SR,
    underflow_i0,
    \count_value_i_reg[1] ,
    rd_clk,
    wr_clk,
    rst,
    wr_en,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ,
    rst_d1,
    out,
    \gen_fwft.empty_fwft_i_reg ,
    rd_en,
    ram_empty_i);
  output \syncstages_ff_reg[0] ;
  output wrst_busy;
  output [0:0]E;
  output wr_rst_busy;
  output [0:0]SR;
  output underflow_i0;
  output [0:0]\count_value_i_reg[1] ;
  input rd_clk;
  input wr_clk;
  input rst;
  input wr_en;
  input \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  input rst_d1;
  input [1:0]out;
  input \gen_fwft.empty_fwft_i_reg ;
  input rd_en;
  input ram_empty_i;

  wire [0:0]E;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ;
  wire [0:0]SR;
  wire [0:0]\count_value_i_reg[1] ;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  (* RTL_KEEP = "yes" *) wire [1:0]\gen_rst_ic.curr_rrst_state ;
  wire \gen_rst_ic.fifo_rd_rst_i ;
  wire \gen_rst_ic.fifo_rd_rst_wr_i ;
  wire \gen_rst_ic.fifo_wr_rst_ic ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_rd ;
  wire [1:0]\gen_rst_ic.next_rrst_state ;
  (* RTL_KEEP = "yes" *) wire \gen_rst_ic.rst_seq_reentered ;
  wire \gen_rst_ic.rst_seq_reentered_i_1_n_0 ;
  wire \gen_rst_ic.rst_seq_reentered_reg_n_0 ;
  wire \gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ;
  wire [1:0]out;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire \syncstages_ff_reg[0] ;
  wire underflow_i0;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire wrst_busy;

  LUT5 #(
    .INIT(32'hF0F40044)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1 
       (.I0(p_0_in),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I2(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I3(rst),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEAEEEAFFFFEEEA)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I2(rst),
        .I3(p_0_in),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I5(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hC8)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I1(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h44F44444)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1 
       (.I0(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(rst),
        .I3(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I2(rst),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ),
        .Q(\gen_rst_ic.rst_seq_reentered ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1 
       (.I0(\gen_rst_ic.curr_rrst_state [0]),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .O(\gen_rst_ic.next_rrst_state [1]));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [0]),
        .Q(\gen_rst_ic.curr_rrst_state [0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [1]),
        .Q(\gen_rst_ic.curr_rrst_state [1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h06)) 
    \__2/i_ 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.next_rrst_state [0]));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT4 #(
    .INIT(16'hAAAE)) 
    \count_value_i[1]_i_1__4 
       (.I0(\syncstages_ff_reg[0] ),
        .I1(ram_empty_i),
        .I2(out[1]),
        .I3(out[0]),
        .O(\count_value_i_reg[1] ));
  LUT3 #(
    .INIT(8'h3E)) 
    \gen_rst_ic.fifo_rd_rst_ic_i_1 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.fifo_rd_rst_i ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_rd_rst_ic_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_rd_rst_i ),
        .Q(\syncstages_ff_reg[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFEAFFFFFFEA0000)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I2(rst_i),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I4(\gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ),
        .I5(\gen_rst_ic.fifo_wr_rst_ic ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I3(\gen_rst_ic.rst_seq_reentered ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_wr_rst_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ),
        .Q(\gen_rst_ic.fifo_wr_rst_ic ),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__12 \gen_rst_ic.rrst_wr_inst 
       (.dest_clk(wr_clk),
        .dest_rst(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .src_rst(\syncstages_ff_reg[0] ));
  LUT4 #(
    .INIT(16'h000E)) 
    \gen_rst_ic.rst_seq_reentered_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I1(\gen_rst_ic.rst_seq_reentered ),
        .I2(rst),
        .I3(p_0_in),
        .O(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.rst_seq_reentered_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ),
        .Q(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFEFC)) 
    \gen_rst_ic.wr_rst_busy_ic_i_1 
       (.I0(rst_i),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I5(wrst_busy),
        .O(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_ic.wr_rst_busy_ic_i_2 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.wr_rst_busy_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ),
        .Q(wrst_busy),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__11 \gen_rst_ic.wrst_rd_inst 
       (.dest_clk(rd_clk),
        .dest_rst(\gen_rst_ic.fifo_wr_rst_rd ),
        .src_rst(\gen_rst_ic.fifo_wr_rst_ic ));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I2(wrst_busy),
        .I3(rst_d1),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \grdc.rd_data_count_i[4]_i_1 
       (.I0(\syncstages_ff_reg[0] ),
        .I1(out[0]),
        .I2(out[1]),
        .O(SR));
  LUT3 #(
    .INIT(8'hE0)) 
    \guf.underflow_i_i_1 
       (.I0(\gen_fwft.empty_fwft_i_reg ),
        .I1(\syncstages_ff_reg[0] ),
        .I2(rd_en),
        .O(underflow_i0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(wrst_busy),
        .I1(rst_d1),
        .O(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__1
   (\syncstages_ff_reg[0] ,
    wrst_busy,
    E,
    wr_rst_busy,
    SR,
    underflow_i0,
    \count_value_i_reg[1] ,
    rd_clk,
    wr_clk,
    rst,
    wr_en,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ,
    rst_d1,
    out,
    \gen_fwft.empty_fwft_i_reg ,
    rd_en,
    ram_empty_i);
  output \syncstages_ff_reg[0] ;
  output wrst_busy;
  output [0:0]E;
  output wr_rst_busy;
  output [0:0]SR;
  output underflow_i0;
  output [0:0]\count_value_i_reg[1] ;
  input rd_clk;
  input wr_clk;
  input rst;
  input wr_en;
  input \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  input rst_d1;
  input [1:0]out;
  input \gen_fwft.empty_fwft_i_reg ;
  input rd_en;
  input ram_empty_i;

  wire [0:0]E;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ;
  wire [0:0]SR;
  wire [0:0]\count_value_i_reg[1] ;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  (* RTL_KEEP = "yes" *) wire [1:0]\gen_rst_ic.curr_rrst_state ;
  wire \gen_rst_ic.fifo_rd_rst_i ;
  wire \gen_rst_ic.fifo_rd_rst_wr_i ;
  wire \gen_rst_ic.fifo_wr_rst_ic ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_rd ;
  wire [1:0]\gen_rst_ic.next_rrst_state ;
  (* RTL_KEEP = "yes" *) wire \gen_rst_ic.rst_seq_reentered ;
  wire \gen_rst_ic.rst_seq_reentered_i_1_n_0 ;
  wire \gen_rst_ic.rst_seq_reentered_reg_n_0 ;
  wire \gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ;
  wire [1:0]out;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire \syncstages_ff_reg[0] ;
  wire underflow_i0;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire wrst_busy;

  LUT5 #(
    .INIT(32'hF0F40044)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1 
       (.I0(p_0_in),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I2(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I3(rst),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEAEEEAFFFFEEEA)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I2(rst),
        .I3(p_0_in),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I5(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hC8)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I1(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h44F44444)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1 
       (.I0(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(rst),
        .I3(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I2(rst),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ),
        .Q(\gen_rst_ic.rst_seq_reentered ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1 
       (.I0(\gen_rst_ic.curr_rrst_state [0]),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .O(\gen_rst_ic.next_rrst_state [1]));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [0]),
        .Q(\gen_rst_ic.curr_rrst_state [0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [1]),
        .Q(\gen_rst_ic.curr_rrst_state [1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h06)) 
    \__2/i_ 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.next_rrst_state [0]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hAAAE)) 
    \count_value_i[1]_i_1__4 
       (.I0(\syncstages_ff_reg[0] ),
        .I1(ram_empty_i),
        .I2(out[1]),
        .I3(out[0]),
        .O(\count_value_i_reg[1] ));
  LUT3 #(
    .INIT(8'h3E)) 
    \gen_rst_ic.fifo_rd_rst_ic_i_1 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.fifo_rd_rst_i ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_rd_rst_ic_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_rd_rst_i ),
        .Q(\syncstages_ff_reg[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFEAFFFFFFEA0000)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I2(rst_i),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I4(\gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ),
        .I5(\gen_rst_ic.fifo_wr_rst_ic ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I3(\gen_rst_ic.rst_seq_reentered ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_wr_rst_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ),
        .Q(\gen_rst_ic.fifo_wr_rst_ic ),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__8 \gen_rst_ic.rrst_wr_inst 
       (.dest_clk(wr_clk),
        .dest_rst(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .src_rst(\syncstages_ff_reg[0] ));
  LUT4 #(
    .INIT(16'h000E)) 
    \gen_rst_ic.rst_seq_reentered_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I1(\gen_rst_ic.rst_seq_reentered ),
        .I2(rst),
        .I3(p_0_in),
        .O(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.rst_seq_reentered_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ),
        .Q(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFEFC)) 
    \gen_rst_ic.wr_rst_busy_ic_i_1 
       (.I0(rst_i),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I5(wrst_busy),
        .O(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_ic.wr_rst_busy_ic_i_2 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.wr_rst_busy_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ),
        .Q(wrst_busy),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__7 \gen_rst_ic.wrst_rd_inst 
       (.dest_clk(rd_clk),
        .dest_rst(\gen_rst_ic.fifo_wr_rst_rd ),
        .src_rst(\gen_rst_ic.fifo_wr_rst_ic ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I2(wrst_busy),
        .I3(rst_d1),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \grdc.rd_data_count_i[4]_i_1 
       (.I0(\syncstages_ff_reg[0] ),
        .I1(out[0]),
        .I2(out[1]),
        .O(SR));
  LUT3 #(
    .INIT(8'hE0)) 
    \guf.underflow_i_i_1 
       (.I0(\gen_fwft.empty_fwft_i_reg ),
        .I1(\syncstages_ff_reg[0] ),
        .I2(rd_en),
        .O(underflow_i0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(wrst_busy),
        .I1(rst_d1),
        .O(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__2
   (\syncstages_ff_reg[0] ,
    wrst_busy,
    E,
    wr_rst_busy,
    SR,
    underflow_i0,
    \count_value_i_reg[1] ,
    rd_clk,
    wr_clk,
    rst,
    wr_en,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ,
    rst_d1,
    out,
    \gen_fwft.empty_fwft_i_reg ,
    rd_en,
    ram_empty_i);
  output \syncstages_ff_reg[0] ;
  output wrst_busy;
  output [0:0]E;
  output wr_rst_busy;
  output [0:0]SR;
  output underflow_i0;
  output [0:0]\count_value_i_reg[1] ;
  input rd_clk;
  input wr_clk;
  input rst;
  input wr_en;
  input \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  input rst_d1;
  input [1:0]out;
  input \gen_fwft.empty_fwft_i_reg ;
  input rd_en;
  input ram_empty_i;

  wire [0:0]E;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ;
  wire [0:0]SR;
  wire [0:0]\count_value_i_reg[1] ;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  (* RTL_KEEP = "yes" *) wire [1:0]\gen_rst_ic.curr_rrst_state ;
  wire \gen_rst_ic.fifo_rd_rst_i ;
  wire \gen_rst_ic.fifo_rd_rst_wr_i ;
  wire \gen_rst_ic.fifo_wr_rst_ic ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_rd ;
  wire [1:0]\gen_rst_ic.next_rrst_state ;
  (* RTL_KEEP = "yes" *) wire \gen_rst_ic.rst_seq_reentered ;
  wire \gen_rst_ic.rst_seq_reentered_i_1_n_0 ;
  wire \gen_rst_ic.rst_seq_reentered_reg_n_0 ;
  wire \gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ;
  wire [1:0]out;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire \syncstages_ff_reg[0] ;
  wire underflow_i0;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire wrst_busy;

  LUT5 #(
    .INIT(32'hF0F40044)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1 
       (.I0(p_0_in),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I2(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I3(rst),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEAEEEAFFFFEEEA)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I2(rst),
        .I3(p_0_in),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I5(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hC8)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I1(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h44F44444)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1 
       (.I0(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(rst),
        .I3(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I2(rst),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ),
        .Q(\gen_rst_ic.rst_seq_reentered ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1 
       (.I0(\gen_rst_ic.curr_rrst_state [0]),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .O(\gen_rst_ic.next_rrst_state [1]));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [0]),
        .Q(\gen_rst_ic.curr_rrst_state [0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [1]),
        .Q(\gen_rst_ic.curr_rrst_state [1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h06)) 
    \__2/i_ 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.next_rrst_state [0]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hAAAE)) 
    \count_value_i[1]_i_1__4 
       (.I0(\syncstages_ff_reg[0] ),
        .I1(ram_empty_i),
        .I2(out[1]),
        .I3(out[0]),
        .O(\count_value_i_reg[1] ));
  LUT3 #(
    .INIT(8'h3E)) 
    \gen_rst_ic.fifo_rd_rst_ic_i_1 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.fifo_rd_rst_i ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_rd_rst_ic_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_rd_rst_i ),
        .Q(\syncstages_ff_reg[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFEAFFFFFFEA0000)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I2(rst_i),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I4(\gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ),
        .I5(\gen_rst_ic.fifo_wr_rst_ic ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I3(\gen_rst_ic.rst_seq_reentered ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_wr_rst_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ),
        .Q(\gen_rst_ic.fifo_wr_rst_ic ),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__10 \gen_rst_ic.rrst_wr_inst 
       (.dest_clk(wr_clk),
        .dest_rst(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .src_rst(\syncstages_ff_reg[0] ));
  LUT4 #(
    .INIT(16'h000E)) 
    \gen_rst_ic.rst_seq_reentered_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I1(\gen_rst_ic.rst_seq_reentered ),
        .I2(rst),
        .I3(p_0_in),
        .O(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.rst_seq_reentered_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ),
        .Q(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFEFC)) 
    \gen_rst_ic.wr_rst_busy_ic_i_1 
       (.I0(rst_i),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I5(wrst_busy),
        .O(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_ic.wr_rst_busy_ic_i_2 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.wr_rst_busy_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ),
        .Q(wrst_busy),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__9 \gen_rst_ic.wrst_rd_inst 
       (.dest_clk(rd_clk),
        .dest_rst(\gen_rst_ic.fifo_wr_rst_rd ),
        .src_rst(\gen_rst_ic.fifo_wr_rst_ic ));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I2(wrst_busy),
        .I3(rst_d1),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \grdc.rd_data_count_i[4]_i_1 
       (.I0(\syncstages_ff_reg[0] ),
        .I1(out[0]),
        .I2(out[1]),
        .O(SR));
  LUT3 #(
    .INIT(8'hE0)) 
    \guf.underflow_i_i_1 
       (.I0(\gen_fwft.empty_fwft_i_reg ),
        .I1(\syncstages_ff_reg[0] ),
        .I2(rd_en),
        .O(underflow_i0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(wrst_busy),
        .I1(rst_d1),
        .O(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__3
   (\syncstages_ff_reg[0] ,
    wrst_busy,
    E,
    wr_rst_busy,
    SR,
    underflow_i0,
    \count_value_i_reg[1] ,
    rd_clk,
    wr_clk,
    rst,
    wr_en,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ,
    rst_d1,
    out,
    \gen_fwft.empty_fwft_i_reg ,
    rd_en,
    ram_empty_i);
  output \syncstages_ff_reg[0] ;
  output wrst_busy;
  output [0:0]E;
  output wr_rst_busy;
  output [0:0]SR;
  output underflow_i0;
  output [0:0]\count_value_i_reg[1] ;
  input rd_clk;
  input wr_clk;
  input rst;
  input wr_en;
  input \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  input rst_d1;
  input [1:0]out;
  input \gen_fwft.empty_fwft_i_reg ;
  input rd_en;
  input ram_empty_i;

  wire [0:0]E;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ;
  wire [0:0]SR;
  wire [0:0]\count_value_i_reg[1] ;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  (* RTL_KEEP = "yes" *) wire [1:0]\gen_rst_ic.curr_rrst_state ;
  wire \gen_rst_ic.fifo_rd_rst_i ;
  wire \gen_rst_ic.fifo_rd_rst_wr_i ;
  wire \gen_rst_ic.fifo_wr_rst_ic ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_rd ;
  wire [1:0]\gen_rst_ic.next_rrst_state ;
  (* RTL_KEEP = "yes" *) wire \gen_rst_ic.rst_seq_reentered ;
  wire \gen_rst_ic.rst_seq_reentered_i_1_n_0 ;
  wire \gen_rst_ic.rst_seq_reentered_reg_n_0 ;
  wire \gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ;
  wire [1:0]out;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire \syncstages_ff_reg[0] ;
  wire underflow_i0;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire wrst_busy;

  LUT5 #(
    .INIT(32'hF0F40044)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1 
       (.I0(p_0_in),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I2(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I3(rst),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEAEEEAFFFFEEEA)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I2(rst),
        .I3(p_0_in),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I5(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hC8)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I1(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h44F44444)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1 
       (.I0(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(rst),
        .I3(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I2(rst),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ),
        .Q(\gen_rst_ic.rst_seq_reentered ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1 
       (.I0(\gen_rst_ic.curr_rrst_state [0]),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .O(\gen_rst_ic.next_rrst_state [1]));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [0]),
        .Q(\gen_rst_ic.curr_rrst_state [0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [1]),
        .Q(\gen_rst_ic.curr_rrst_state [1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h06)) 
    \__2/i_ 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.next_rrst_state [0]));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT4 #(
    .INIT(16'hAAAE)) 
    \count_value_i[1]_i_1__4 
       (.I0(\syncstages_ff_reg[0] ),
        .I1(ram_empty_i),
        .I2(out[1]),
        .I3(out[0]),
        .O(\count_value_i_reg[1] ));
  LUT3 #(
    .INIT(8'h3E)) 
    \gen_rst_ic.fifo_rd_rst_ic_i_1 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.fifo_rd_rst_i ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_rd_rst_ic_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_rd_rst_i ),
        .Q(\syncstages_ff_reg[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFEAFFFFFFEA0000)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I2(rst_i),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I4(\gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ),
        .I5(\gen_rst_ic.fifo_wr_rst_ic ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I3(\gen_rst_ic.rst_seq_reentered ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_wr_rst_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ),
        .Q(\gen_rst_ic.fifo_wr_rst_ic ),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst \gen_rst_ic.rrst_wr_inst 
       (.dest_clk(wr_clk),
        .dest_rst(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .src_rst(\syncstages_ff_reg[0] ));
  LUT4 #(
    .INIT(16'h000E)) 
    \gen_rst_ic.rst_seq_reentered_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I1(\gen_rst_ic.rst_seq_reentered ),
        .I2(rst),
        .I3(p_0_in),
        .O(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.rst_seq_reentered_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ),
        .Q(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFEFC)) 
    \gen_rst_ic.wr_rst_busy_ic_i_1 
       (.I0(rst_i),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I5(wrst_busy),
        .O(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_ic.wr_rst_busy_ic_i_2 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.wr_rst_busy_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ),
        .Q(wrst_busy),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__19 \gen_rst_ic.wrst_rd_inst 
       (.dest_clk(rd_clk),
        .dest_rst(\gen_rst_ic.fifo_wr_rst_rd ),
        .src_rst(\gen_rst_ic.fifo_wr_rst_ic ));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I2(wrst_busy),
        .I3(rst_d1),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \grdc.rd_data_count_i[4]_i_1 
       (.I0(\syncstages_ff_reg[0] ),
        .I1(out[0]),
        .I2(out[1]),
        .O(SR));
  LUT3 #(
    .INIT(8'hE0)) 
    \guf.underflow_i_i_1 
       (.I0(\gen_fwft.empty_fwft_i_reg ),
        .I1(\syncstages_ff_reg[0] ),
        .I2(rd_en),
        .O(underflow_i0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(wrst_busy),
        .I1(rst_d1),
        .O(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__4
   (\syncstages_ff_reg[0] ,
    wrst_busy,
    E,
    wr_rst_busy,
    SR,
    underflow_i0,
    \count_value_i_reg[1] ,
    rd_clk,
    wr_clk,
    rst,
    wr_en,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ,
    rst_d1,
    out,
    \gen_fwft.empty_fwft_i_reg ,
    rd_en,
    ram_empty_i);
  output \syncstages_ff_reg[0] ;
  output wrst_busy;
  output [0:0]E;
  output wr_rst_busy;
  output [0:0]SR;
  output underflow_i0;
  output [0:0]\count_value_i_reg[1] ;
  input rd_clk;
  input wr_clk;
  input rst;
  input wr_en;
  input \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  input rst_d1;
  input [1:0]out;
  input \gen_fwft.empty_fwft_i_reg ;
  input rd_en;
  input ram_empty_i;

  wire [0:0]E;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ;
  wire [0:0]SR;
  wire [0:0]\count_value_i_reg[1] ;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  (* RTL_KEEP = "yes" *) wire [1:0]\gen_rst_ic.curr_rrst_state ;
  wire \gen_rst_ic.fifo_rd_rst_i ;
  wire \gen_rst_ic.fifo_rd_rst_wr_i ;
  wire \gen_rst_ic.fifo_wr_rst_ic ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_rd ;
  wire [1:0]\gen_rst_ic.next_rrst_state ;
  (* RTL_KEEP = "yes" *) wire \gen_rst_ic.rst_seq_reentered ;
  wire \gen_rst_ic.rst_seq_reentered_i_1_n_0 ;
  wire \gen_rst_ic.rst_seq_reentered_reg_n_0 ;
  wire \gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ;
  wire [1:0]out;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire \syncstages_ff_reg[0] ;
  wire underflow_i0;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire wrst_busy;

  LUT5 #(
    .INIT(32'hF0F40044)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1 
       (.I0(p_0_in),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I2(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I3(rst),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEAEEEAFFFFEEEA)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I2(rst),
        .I3(p_0_in),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I5(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hC8)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I1(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h44F44444)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1 
       (.I0(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(rst),
        .I3(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I2(rst),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ),
        .Q(\gen_rst_ic.rst_seq_reentered ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1 
       (.I0(\gen_rst_ic.curr_rrst_state [0]),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .O(\gen_rst_ic.next_rrst_state [1]));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [0]),
        .Q(\gen_rst_ic.curr_rrst_state [0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [1]),
        .Q(\gen_rst_ic.curr_rrst_state [1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h06)) 
    \__2/i_ 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.next_rrst_state [0]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'hAAAE)) 
    \count_value_i[1]_i_1__4 
       (.I0(\syncstages_ff_reg[0] ),
        .I1(ram_empty_i),
        .I2(out[1]),
        .I3(out[0]),
        .O(\count_value_i_reg[1] ));
  LUT3 #(
    .INIT(8'h3E)) 
    \gen_rst_ic.fifo_rd_rst_ic_i_1 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.fifo_rd_rst_i ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_rd_rst_ic_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_rd_rst_i ),
        .Q(\syncstages_ff_reg[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFEAFFFFFFEA0000)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I2(rst_i),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I4(\gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ),
        .I5(\gen_rst_ic.fifo_wr_rst_ic ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I3(\gen_rst_ic.rst_seq_reentered ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_wr_rst_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ),
        .Q(\gen_rst_ic.fifo_wr_rst_ic ),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__18 \gen_rst_ic.rrst_wr_inst 
       (.dest_clk(wr_clk),
        .dest_rst(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .src_rst(\syncstages_ff_reg[0] ));
  LUT4 #(
    .INIT(16'h000E)) 
    \gen_rst_ic.rst_seq_reentered_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I1(\gen_rst_ic.rst_seq_reentered ),
        .I2(rst),
        .I3(p_0_in),
        .O(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.rst_seq_reentered_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ),
        .Q(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFEFC)) 
    \gen_rst_ic.wr_rst_busy_ic_i_1 
       (.I0(rst_i),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I5(wrst_busy),
        .O(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_ic.wr_rst_busy_ic_i_2 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.wr_rst_busy_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ),
        .Q(wrst_busy),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__17 \gen_rst_ic.wrst_rd_inst 
       (.dest_clk(rd_clk),
        .dest_rst(\gen_rst_ic.fifo_wr_rst_rd ),
        .src_rst(\gen_rst_ic.fifo_wr_rst_ic ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I2(wrst_busy),
        .I3(rst_d1),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \grdc.rd_data_count_i[4]_i_1 
       (.I0(\syncstages_ff_reg[0] ),
        .I1(out[0]),
        .I2(out[1]),
        .O(SR));
  LUT3 #(
    .INIT(8'hE0)) 
    \guf.underflow_i_i_1 
       (.I0(\gen_fwft.empty_fwft_i_reg ),
        .I1(\syncstages_ff_reg[0] ),
        .I2(rd_en),
        .O(underflow_i0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(wrst_busy),
        .I1(rst_d1),
        .O(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__5
   (\syncstages_ff_reg[0] ,
    wrst_busy,
    E,
    wr_rst_busy,
    SR,
    underflow_i0,
    \count_value_i_reg[1] ,
    rd_clk,
    wr_clk,
    rst,
    wr_en,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ,
    rst_d1,
    out,
    \gen_fwft.empty_fwft_i_reg ,
    rd_en,
    ram_empty_i);
  output \syncstages_ff_reg[0] ;
  output wrst_busy;
  output [0:0]E;
  output wr_rst_busy;
  output [0:0]SR;
  output underflow_i0;
  output [0:0]\count_value_i_reg[1] ;
  input rd_clk;
  input wr_clk;
  input rst;
  input wr_en;
  input \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  input rst_d1;
  input [1:0]out;
  input \gen_fwft.empty_fwft_i_reg ;
  input rd_en;
  input ram_empty_i;

  wire [0:0]E;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ;
  wire [0:0]SR;
  wire [0:0]\count_value_i_reg[1] ;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  (* RTL_KEEP = "yes" *) wire [1:0]\gen_rst_ic.curr_rrst_state ;
  wire \gen_rst_ic.fifo_rd_rst_i ;
  wire \gen_rst_ic.fifo_rd_rst_wr_i ;
  wire \gen_rst_ic.fifo_wr_rst_ic ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_rd ;
  wire [1:0]\gen_rst_ic.next_rrst_state ;
  (* RTL_KEEP = "yes" *) wire \gen_rst_ic.rst_seq_reentered ;
  wire \gen_rst_ic.rst_seq_reentered_i_1_n_0 ;
  wire \gen_rst_ic.rst_seq_reentered_reg_n_0 ;
  wire \gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ;
  wire [1:0]out;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire \syncstages_ff_reg[0] ;
  wire underflow_i0;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire wrst_busy;

  LUT5 #(
    .INIT(32'hF0F40044)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1 
       (.I0(p_0_in),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I2(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I3(rst),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEAEEEAFFFFEEEA)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I2(rst),
        .I3(p_0_in),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I5(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hC8)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I1(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h44F44444)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1 
       (.I0(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(rst),
        .I3(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I2(rst),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ),
        .Q(\gen_rst_ic.rst_seq_reentered ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1 
       (.I0(\gen_rst_ic.curr_rrst_state [0]),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .O(\gen_rst_ic.next_rrst_state [1]));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [0]),
        .Q(\gen_rst_ic.curr_rrst_state [0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [1]),
        .Q(\gen_rst_ic.curr_rrst_state [1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h06)) 
    \__2/i_ 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.next_rrst_state [0]));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT4 #(
    .INIT(16'hAAAE)) 
    \count_value_i[1]_i_1__4 
       (.I0(\syncstages_ff_reg[0] ),
        .I1(ram_empty_i),
        .I2(out[1]),
        .I3(out[0]),
        .O(\count_value_i_reg[1] ));
  LUT3 #(
    .INIT(8'h3E)) 
    \gen_rst_ic.fifo_rd_rst_ic_i_1 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.fifo_rd_rst_i ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_rd_rst_ic_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_rd_rst_i ),
        .Q(\syncstages_ff_reg[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFEAFFFFFFEA0000)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I2(rst_i),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I4(\gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ),
        .I5(\gen_rst_ic.fifo_wr_rst_ic ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I3(\gen_rst_ic.rst_seq_reentered ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_wr_rst_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ),
        .Q(\gen_rst_ic.fifo_wr_rst_ic ),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__16 \gen_rst_ic.rrst_wr_inst 
       (.dest_clk(wr_clk),
        .dest_rst(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .src_rst(\syncstages_ff_reg[0] ));
  LUT4 #(
    .INIT(16'h000E)) 
    \gen_rst_ic.rst_seq_reentered_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I1(\gen_rst_ic.rst_seq_reentered ),
        .I2(rst),
        .I3(p_0_in),
        .O(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.rst_seq_reentered_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ),
        .Q(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFEFC)) 
    \gen_rst_ic.wr_rst_busy_ic_i_1 
       (.I0(rst_i),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I5(wrst_busy),
        .O(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_ic.wr_rst_busy_ic_i_2 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.wr_rst_busy_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ),
        .Q(wrst_busy),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__15 \gen_rst_ic.wrst_rd_inst 
       (.dest_clk(rd_clk),
        .dest_rst(\gen_rst_ic.fifo_wr_rst_rd ),
        .src_rst(\gen_rst_ic.fifo_wr_rst_ic ));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I2(wrst_busy),
        .I3(rst_d1),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \grdc.rd_data_count_i[4]_i_1 
       (.I0(\syncstages_ff_reg[0] ),
        .I1(out[0]),
        .I2(out[1]),
        .O(SR));
  LUT3 #(
    .INIT(8'hE0)) 
    \guf.underflow_i_i_1 
       (.I0(\gen_fwft.empty_fwft_i_reg ),
        .I1(\syncstages_ff_reg[0] ),
        .I2(rd_en),
        .O(underflow_i0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(wrst_busy),
        .I1(rst_d1),
        .O(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__6
   (\syncstages_ff_reg[0] ,
    wrst_busy,
    E,
    wr_rst_busy,
    SR,
    underflow_i0,
    \count_value_i_reg[1] ,
    rd_clk,
    wr_clk,
    rst,
    wr_en,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ,
    rst_d1,
    out,
    \gen_fwft.empty_fwft_i_reg ,
    rd_en,
    ram_empty_i);
  output \syncstages_ff_reg[0] ;
  output wrst_busy;
  output [0:0]E;
  output wr_rst_busy;
  output [0:0]SR;
  output underflow_i0;
  output [0:0]\count_value_i_reg[1] ;
  input rd_clk;
  input wr_clk;
  input rst;
  input wr_en;
  input \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  input rst_d1;
  input [1:0]out;
  input \gen_fwft.empty_fwft_i_reg ;
  input rd_en;
  input ram_empty_i;

  wire [0:0]E;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ;
  wire [0:0]SR;
  wire [0:0]\count_value_i_reg[1] ;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  (* RTL_KEEP = "yes" *) wire [1:0]\gen_rst_ic.curr_rrst_state ;
  wire \gen_rst_ic.fifo_rd_rst_i ;
  wire \gen_rst_ic.fifo_rd_rst_wr_i ;
  wire \gen_rst_ic.fifo_wr_rst_ic ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_rd ;
  wire [1:0]\gen_rst_ic.next_rrst_state ;
  (* RTL_KEEP = "yes" *) wire \gen_rst_ic.rst_seq_reentered ;
  wire \gen_rst_ic.rst_seq_reentered_i_1_n_0 ;
  wire \gen_rst_ic.rst_seq_reentered_reg_n_0 ;
  wire \gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ;
  wire [1:0]out;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire \syncstages_ff_reg[0] ;
  wire underflow_i0;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire wrst_busy;

  LUT5 #(
    .INIT(32'hF0F40044)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1 
       (.I0(p_0_in),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I2(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I3(rst),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEAEEEAFFFFEEEA)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I2(rst),
        .I3(p_0_in),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I5(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hC8)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I1(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h44F44444)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1 
       (.I0(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(rst),
        .I3(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I2(rst),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ),
        .Q(\gen_rst_ic.rst_seq_reentered ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1 
       (.I0(\gen_rst_ic.curr_rrst_state [0]),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .O(\gen_rst_ic.next_rrst_state [1]));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [0]),
        .Q(\gen_rst_ic.curr_rrst_state [0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [1]),
        .Q(\gen_rst_ic.curr_rrst_state [1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h06)) 
    \__2/i_ 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.next_rrst_state [0]));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT4 #(
    .INIT(16'hAAAE)) 
    \count_value_i[1]_i_1__4 
       (.I0(\syncstages_ff_reg[0] ),
        .I1(ram_empty_i),
        .I2(out[1]),
        .I3(out[0]),
        .O(\count_value_i_reg[1] ));
  LUT3 #(
    .INIT(8'h3E)) 
    \gen_rst_ic.fifo_rd_rst_ic_i_1 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.fifo_rd_rst_i ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_rd_rst_ic_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_rd_rst_i ),
        .Q(\syncstages_ff_reg[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFEAFFFFFFEA0000)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I2(rst_i),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I4(\gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ),
        .I5(\gen_rst_ic.fifo_wr_rst_ic ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I3(\gen_rst_ic.rst_seq_reentered ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_wr_rst_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ),
        .Q(\gen_rst_ic.fifo_wr_rst_ic ),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__14 \gen_rst_ic.rrst_wr_inst 
       (.dest_clk(wr_clk),
        .dest_rst(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .src_rst(\syncstages_ff_reg[0] ));
  LUT4 #(
    .INIT(16'h000E)) 
    \gen_rst_ic.rst_seq_reentered_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I1(\gen_rst_ic.rst_seq_reentered ),
        .I2(rst),
        .I3(p_0_in),
        .O(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.rst_seq_reentered_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ),
        .Q(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFEFC)) 
    \gen_rst_ic.wr_rst_busy_ic_i_1 
       (.I0(rst_i),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I5(wrst_busy),
        .O(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_ic.wr_rst_busy_ic_i_2 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.wr_rst_busy_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ),
        .Q(wrst_busy),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__13 \gen_rst_ic.wrst_rd_inst 
       (.dest_clk(rd_clk),
        .dest_rst(\gen_rst_ic.fifo_wr_rst_rd ),
        .src_rst(\gen_rst_ic.fifo_wr_rst_ic ));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I2(wrst_busy),
        .I3(rst_d1),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \grdc.rd_data_count_i[4]_i_1 
       (.I0(\syncstages_ff_reg[0] ),
        .I1(out[0]),
        .I2(out[1]),
        .O(SR));
  LUT3 #(
    .INIT(8'hE0)) 
    \guf.underflow_i_i_1 
       (.I0(\gen_fwft.empty_fwft_i_reg ),
        .I1(\syncstages_ff_reg[0] ),
        .I2(rd_en),
        .O(underflow_i0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(wrst_busy),
        .I1(rst_d1),
        .O(wr_rst_busy));
endmodule

(* ADDR_WIDTH_A = "4" *) (* ADDR_WIDTH_B = "4" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "32" *) (* BYTE_WRITE_WIDTH_B = "32" *) (* CLOCKING_MODE = "1" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "1" *) 
(* MEMORY_SIZE = "512" *) (* MEMORY_TYPE = "1" *) (* MESSAGE_CONTROL = "0" *) 
(* NUM_CHAR_LOC = "0" *) (* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) 
(* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "16" *) (* P_MEMORY_OPT = "yes" *) 
(* P_MEMORY_PRIMITIVE = "distributed" *) (* P_MIN_WIDTH_DATA = "32" *) (* P_MIN_WIDTH_DATA_A = "32" *) 
(* P_MIN_WIDTH_DATA_B = "32" *) (* P_MIN_WIDTH_DATA_ECC = "32" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) 
(* P_MIN_WIDTH_DATA_SHFT = "32" *) (* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) 
(* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) 
(* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
(* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
(* P_WIDTH_ADDR_READ_A = "4" *) (* P_WIDTH_ADDR_READ_B = "4" *) (* P_WIDTH_ADDR_WRITE_A = "4" *) 
(* P_WIDTH_ADDR_WRITE_B = "4" *) (* P_WIDTH_COL_WRITE_A = "32" *) (* P_WIDTH_COL_WRITE_B = "32" *) 
(* READ_DATA_WIDTH_A = "32" *) (* READ_DATA_WIDTH_B = "32" *) (* READ_LATENCY_A = "2" *) 
(* READ_LATENCY_B = "2" *) (* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) 
(* USE_EMBEDDED_CONSTRAINT = "1" *) (* USE_MEM_INIT = "1" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "32" *) (* WRITE_DATA_WIDTH_B = "32" *) 
(* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "1" *) (* XPM_MODULE = "TRUE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [31:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [31:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [31:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [31:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [3:0]addra;
  wire [3:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [31:0]doutb;
  wire ena;
  wire enb;
  wire [31:0]\gen_rd_b.doutb_reg ;
  wire [31:0]\gen_rd_b.doutb_reg0 ;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOC_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOE_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOF_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOG_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11_DOH_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[0] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [0]),
        .Q(\gen_rd_b.doutb_reg [0]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[10] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [10]),
        .Q(\gen_rd_b.doutb_reg [10]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[11] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [11]),
        .Q(\gen_rd_b.doutb_reg [11]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[12] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [12]),
        .Q(\gen_rd_b.doutb_reg [12]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[13] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [13]),
        .Q(\gen_rd_b.doutb_reg [13]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[14] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [14]),
        .Q(\gen_rd_b.doutb_reg [14]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[15] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [15]),
        .Q(\gen_rd_b.doutb_reg [15]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[16] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [16]),
        .Q(\gen_rd_b.doutb_reg [16]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[17] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [17]),
        .Q(\gen_rd_b.doutb_reg [17]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[18] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [18]),
        .Q(\gen_rd_b.doutb_reg [18]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[19] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [19]),
        .Q(\gen_rd_b.doutb_reg [19]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[1] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [1]),
        .Q(\gen_rd_b.doutb_reg [1]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[20] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [20]),
        .Q(\gen_rd_b.doutb_reg [20]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[21] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [21]),
        .Q(\gen_rd_b.doutb_reg [21]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[22] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [22]),
        .Q(\gen_rd_b.doutb_reg [22]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[23] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [23]),
        .Q(\gen_rd_b.doutb_reg [23]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[24] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [24]),
        .Q(\gen_rd_b.doutb_reg [24]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[25] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [25]),
        .Q(\gen_rd_b.doutb_reg [25]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[26] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [26]),
        .Q(\gen_rd_b.doutb_reg [26]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[27] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [27]),
        .Q(\gen_rd_b.doutb_reg [27]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[28] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [28]),
        .Q(\gen_rd_b.doutb_reg [28]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[29] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [29]),
        .Q(\gen_rd_b.doutb_reg [29]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[2] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [2]),
        .Q(\gen_rd_b.doutb_reg [2]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[30] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [30]),
        .Q(\gen_rd_b.doutb_reg [30]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[31] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [31]),
        .Q(\gen_rd_b.doutb_reg [31]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[3] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [3]),
        .Q(\gen_rd_b.doutb_reg [3]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[4] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [4]),
        .Q(\gen_rd_b.doutb_reg [4]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[5] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [5]),
        .Q(\gen_rd_b.doutb_reg [5]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[6] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [6]),
        .Q(\gen_rd_b.doutb_reg [6]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[7] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [7]),
        .Q(\gen_rd_b.doutb_reg [7]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[8] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [8]),
        .Q(\gen_rd_b.doutb_reg [8]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[9] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [9]),
        .Q(\gen_rd_b.doutb_reg [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [0]),
        .Q(doutb[0]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [10]),
        .Q(doutb[10]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [11]),
        .Q(doutb[11]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [12]),
        .Q(doutb[12]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [13]),
        .Q(doutb[13]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [14]),
        .Q(doutb[14]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [15]),
        .Q(doutb[15]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [16]),
        .Q(doutb[16]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [17]),
        .Q(doutb[17]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [18]),
        .Q(doutb[18]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [19]),
        .Q(doutb[19]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [1]),
        .Q(doutb[1]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [20]),
        .Q(doutb[20]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [21]),
        .Q(doutb[21]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [22]),
        .Q(doutb[22]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [23]),
        .Q(doutb[23]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [24]),
        .Q(doutb[24]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [25]),
        .Q(doutb[25]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [26]),
        .Q(doutb[26]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [27]),
        .Q(doutb[27]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [28]),
        .Q(doutb[28]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [29]),
        .Q(doutb[29]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [2]),
        .Q(doutb[2]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [30]),
        .Q(doutb[30]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [31]),
        .Q(doutb[31]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [3]),
        .Q(doutb[3]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [4]),
        .Q(doutb[4]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [5]),
        .Q(doutb[5]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [6]),
        .Q(doutb[6]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [7]),
        .Q(doutb[7]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [8]),
        .Q(doutb[8]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [9]),
        .Q(doutb[9]),
        .R(rstb));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* dram_emb_xdc = "yes" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[1:0]),
        .DIB(dina[3:2]),
        .DIC(dina[5:4]),
        .DID(dina[7:6]),
        .DIE(dina[9:8]),
        .DIF(dina[11:10]),
        .DIG(dina[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [1:0]),
        .DOB(\gen_rd_b.doutb_reg0 [3:2]),
        .DOC(\gen_rd_b.doutb_reg0 [5:4]),
        .DOD(\gen_rd_b.doutb_reg0 [7:6]),
        .DOE(\gen_rd_b.doutb_reg0 [9:8]),
        .DOF(\gen_rd_b.doutb_reg0 [11:10]),
        .DOG(\gen_rd_b.doutb_reg0 [13:12]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* dram_emb_xdc = "yes" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[29:28]),
        .DIB(dina[31:30]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [29:28]),
        .DOB(\gen_rd_b.doutb_reg0 [31:30]),
        .DOC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOD_UNCONNECTED [1:0]),
        .DOE(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOE_UNCONNECTED [1:0]),
        .DOF(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOF_UNCONNECTED [1:0]),
        .DOG(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOG_UNCONNECTED [1:0]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* dram_emb_xdc = "yes" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[15:14]),
        .DIB(dina[17:16]),
        .DIC(dina[19:18]),
        .DID(dina[21:20]),
        .DIE(dina[23:22]),
        .DIF(dina[25:24]),
        .DIG(dina[27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [15:14]),
        .DOB(\gen_rd_b.doutb_reg0 [17:16]),
        .DOC(\gen_rd_b.doutb_reg0 [19:18]),
        .DOD(\gen_rd_b.doutb_reg0 [21:20]),
        .DOE(\gen_rd_b.doutb_reg0 [23:22]),
        .DOF(\gen_rd_b.doutb_reg0 [25:24]),
        .DOG(\gen_rd_b.doutb_reg0 [27:26]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
endmodule

(* ADDR_WIDTH_A = "4" *) (* ADDR_WIDTH_B = "4" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "32" *) (* BYTE_WRITE_WIDTH_B = "32" *) (* CLOCKING_MODE = "1" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "1" *) 
(* MEMORY_SIZE = "512" *) (* MEMORY_TYPE = "1" *) (* MESSAGE_CONTROL = "0" *) 
(* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "16" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "distributed" *) (* P_MIN_WIDTH_DATA = "32" *) 
(* P_MIN_WIDTH_DATA_A = "32" *) (* P_MIN_WIDTH_DATA_B = "32" *) (* P_MIN_WIDTH_DATA_ECC = "32" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "32" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "yes" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "4" *) (* P_WIDTH_ADDR_READ_B = "4" *) 
(* P_WIDTH_ADDR_WRITE_A = "4" *) (* P_WIDTH_ADDR_WRITE_B = "4" *) (* P_WIDTH_COL_WRITE_A = "32" *) 
(* P_WIDTH_COL_WRITE_B = "32" *) (* READ_DATA_WIDTH_A = "32" *) (* READ_DATA_WIDTH_B = "32" *) 
(* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* USE_EMBEDDED_CONSTRAINT = "1" *) (* USE_MEM_INIT = "1" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "32" *) 
(* WRITE_DATA_WIDTH_B = "32" *) (* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "1" *) 
(* XPM_MODULE = "TRUE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [31:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [31:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [31:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [31:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [3:0]addra;
  wire [3:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [31:0]doutb;
  wire ena;
  wire enb;
  wire [31:0]\gen_rd_b.doutb_reg ;
  wire [31:0]\gen_rd_b.doutb_reg0 ;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOC_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOE_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOF_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOG_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11_DOH_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[0] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [0]),
        .Q(\gen_rd_b.doutb_reg [0]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[10] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [10]),
        .Q(\gen_rd_b.doutb_reg [10]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[11] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [11]),
        .Q(\gen_rd_b.doutb_reg [11]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[12] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [12]),
        .Q(\gen_rd_b.doutb_reg [12]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[13] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [13]),
        .Q(\gen_rd_b.doutb_reg [13]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[14] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [14]),
        .Q(\gen_rd_b.doutb_reg [14]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[15] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [15]),
        .Q(\gen_rd_b.doutb_reg [15]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[16] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [16]),
        .Q(\gen_rd_b.doutb_reg [16]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[17] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [17]),
        .Q(\gen_rd_b.doutb_reg [17]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[18] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [18]),
        .Q(\gen_rd_b.doutb_reg [18]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[19] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [19]),
        .Q(\gen_rd_b.doutb_reg [19]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[1] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [1]),
        .Q(\gen_rd_b.doutb_reg [1]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[20] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [20]),
        .Q(\gen_rd_b.doutb_reg [20]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[21] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [21]),
        .Q(\gen_rd_b.doutb_reg [21]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[22] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [22]),
        .Q(\gen_rd_b.doutb_reg [22]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[23] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [23]),
        .Q(\gen_rd_b.doutb_reg [23]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[24] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [24]),
        .Q(\gen_rd_b.doutb_reg [24]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[25] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [25]),
        .Q(\gen_rd_b.doutb_reg [25]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[26] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [26]),
        .Q(\gen_rd_b.doutb_reg [26]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[27] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [27]),
        .Q(\gen_rd_b.doutb_reg [27]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[28] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [28]),
        .Q(\gen_rd_b.doutb_reg [28]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[29] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [29]),
        .Q(\gen_rd_b.doutb_reg [29]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[2] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [2]),
        .Q(\gen_rd_b.doutb_reg [2]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[30] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [30]),
        .Q(\gen_rd_b.doutb_reg [30]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[31] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [31]),
        .Q(\gen_rd_b.doutb_reg [31]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[3] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [3]),
        .Q(\gen_rd_b.doutb_reg [3]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[4] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [4]),
        .Q(\gen_rd_b.doutb_reg [4]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[5] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [5]),
        .Q(\gen_rd_b.doutb_reg [5]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[6] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [6]),
        .Q(\gen_rd_b.doutb_reg [6]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[7] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [7]),
        .Q(\gen_rd_b.doutb_reg [7]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[8] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [8]),
        .Q(\gen_rd_b.doutb_reg [8]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[9] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [9]),
        .Q(\gen_rd_b.doutb_reg [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [0]),
        .Q(doutb[0]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [10]),
        .Q(doutb[10]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [11]),
        .Q(doutb[11]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [12]),
        .Q(doutb[12]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [13]),
        .Q(doutb[13]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [14]),
        .Q(doutb[14]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [15]),
        .Q(doutb[15]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [16]),
        .Q(doutb[16]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [17]),
        .Q(doutb[17]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [18]),
        .Q(doutb[18]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [19]),
        .Q(doutb[19]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [1]),
        .Q(doutb[1]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [20]),
        .Q(doutb[20]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [21]),
        .Q(doutb[21]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [22]),
        .Q(doutb[22]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [23]),
        .Q(doutb[23]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [24]),
        .Q(doutb[24]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [25]),
        .Q(doutb[25]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [26]),
        .Q(doutb[26]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [27]),
        .Q(doutb[27]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [28]),
        .Q(doutb[28]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [29]),
        .Q(doutb[29]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [2]),
        .Q(doutb[2]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [30]),
        .Q(doutb[30]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [31]),
        .Q(doutb[31]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [3]),
        .Q(doutb[3]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [4]),
        .Q(doutb[4]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [5]),
        .Q(doutb[5]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [6]),
        .Q(doutb[6]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [7]),
        .Q(doutb[7]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [8]),
        .Q(doutb[8]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [9]),
        .Q(doutb[9]),
        .R(rstb));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* dram_emb_xdc = "yes" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[1:0]),
        .DIB(dina[3:2]),
        .DIC(dina[5:4]),
        .DID(dina[7:6]),
        .DIE(dina[9:8]),
        .DIF(dina[11:10]),
        .DIG(dina[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [1:0]),
        .DOB(\gen_rd_b.doutb_reg0 [3:2]),
        .DOC(\gen_rd_b.doutb_reg0 [5:4]),
        .DOD(\gen_rd_b.doutb_reg0 [7:6]),
        .DOE(\gen_rd_b.doutb_reg0 [9:8]),
        .DOF(\gen_rd_b.doutb_reg0 [11:10]),
        .DOG(\gen_rd_b.doutb_reg0 [13:12]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* dram_emb_xdc = "yes" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[29:28]),
        .DIB(dina[31:30]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [29:28]),
        .DOB(\gen_rd_b.doutb_reg0 [31:30]),
        .DOC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOD_UNCONNECTED [1:0]),
        .DOE(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOE_UNCONNECTED [1:0]),
        .DOF(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOF_UNCONNECTED [1:0]),
        .DOG(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOG_UNCONNECTED [1:0]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* dram_emb_xdc = "yes" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[15:14]),
        .DIB(dina[17:16]),
        .DIC(dina[19:18]),
        .DID(dina[21:20]),
        .DIE(dina[23:22]),
        .DIF(dina[25:24]),
        .DIG(dina[27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [15:14]),
        .DOB(\gen_rd_b.doutb_reg0 [17:16]),
        .DOC(\gen_rd_b.doutb_reg0 [19:18]),
        .DOD(\gen_rd_b.doutb_reg0 [21:20]),
        .DOE(\gen_rd_b.doutb_reg0 [23:22]),
        .DOF(\gen_rd_b.doutb_reg0 [25:24]),
        .DOG(\gen_rd_b.doutb_reg0 [27:26]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
endmodule

(* ADDR_WIDTH_A = "4" *) (* ADDR_WIDTH_B = "4" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "32" *) (* BYTE_WRITE_WIDTH_B = "32" *) (* CLOCKING_MODE = "1" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "1" *) 
(* MEMORY_SIZE = "512" *) (* MEMORY_TYPE = "1" *) (* MESSAGE_CONTROL = "0" *) 
(* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "16" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "distributed" *) (* P_MIN_WIDTH_DATA = "32" *) 
(* P_MIN_WIDTH_DATA_A = "32" *) (* P_MIN_WIDTH_DATA_B = "32" *) (* P_MIN_WIDTH_DATA_ECC = "32" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "32" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "yes" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "4" *) (* P_WIDTH_ADDR_READ_B = "4" *) 
(* P_WIDTH_ADDR_WRITE_A = "4" *) (* P_WIDTH_ADDR_WRITE_B = "4" *) (* P_WIDTH_COL_WRITE_A = "32" *) 
(* P_WIDTH_COL_WRITE_B = "32" *) (* READ_DATA_WIDTH_A = "32" *) (* READ_DATA_WIDTH_B = "32" *) 
(* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* USE_EMBEDDED_CONSTRAINT = "1" *) (* USE_MEM_INIT = "1" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "32" *) 
(* WRITE_DATA_WIDTH_B = "32" *) (* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "1" *) 
(* XPM_MODULE = "TRUE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__4
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [31:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [31:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [31:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [31:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [3:0]addra;
  wire [3:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [31:0]doutb;
  wire ena;
  wire enb;
  wire [31:0]\gen_rd_b.doutb_reg ;
  wire [31:0]\gen_rd_b.doutb_reg0 ;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOC_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOE_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOF_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOG_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11_DOH_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[0] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [0]),
        .Q(\gen_rd_b.doutb_reg [0]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[10] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [10]),
        .Q(\gen_rd_b.doutb_reg [10]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[11] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [11]),
        .Q(\gen_rd_b.doutb_reg [11]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[12] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [12]),
        .Q(\gen_rd_b.doutb_reg [12]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[13] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [13]),
        .Q(\gen_rd_b.doutb_reg [13]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[14] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [14]),
        .Q(\gen_rd_b.doutb_reg [14]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[15] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [15]),
        .Q(\gen_rd_b.doutb_reg [15]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[16] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [16]),
        .Q(\gen_rd_b.doutb_reg [16]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[17] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [17]),
        .Q(\gen_rd_b.doutb_reg [17]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[18] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [18]),
        .Q(\gen_rd_b.doutb_reg [18]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[19] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [19]),
        .Q(\gen_rd_b.doutb_reg [19]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[1] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [1]),
        .Q(\gen_rd_b.doutb_reg [1]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[20] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [20]),
        .Q(\gen_rd_b.doutb_reg [20]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[21] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [21]),
        .Q(\gen_rd_b.doutb_reg [21]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[22] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [22]),
        .Q(\gen_rd_b.doutb_reg [22]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[23] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [23]),
        .Q(\gen_rd_b.doutb_reg [23]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[24] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [24]),
        .Q(\gen_rd_b.doutb_reg [24]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[25] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [25]),
        .Q(\gen_rd_b.doutb_reg [25]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[26] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [26]),
        .Q(\gen_rd_b.doutb_reg [26]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[27] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [27]),
        .Q(\gen_rd_b.doutb_reg [27]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[28] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [28]),
        .Q(\gen_rd_b.doutb_reg [28]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[29] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [29]),
        .Q(\gen_rd_b.doutb_reg [29]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[2] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [2]),
        .Q(\gen_rd_b.doutb_reg [2]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[30] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [30]),
        .Q(\gen_rd_b.doutb_reg [30]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[31] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [31]),
        .Q(\gen_rd_b.doutb_reg [31]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[3] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [3]),
        .Q(\gen_rd_b.doutb_reg [3]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[4] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [4]),
        .Q(\gen_rd_b.doutb_reg [4]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[5] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [5]),
        .Q(\gen_rd_b.doutb_reg [5]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[6] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [6]),
        .Q(\gen_rd_b.doutb_reg [6]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[7] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [7]),
        .Q(\gen_rd_b.doutb_reg [7]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[8] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [8]),
        .Q(\gen_rd_b.doutb_reg [8]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[9] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [9]),
        .Q(\gen_rd_b.doutb_reg [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [0]),
        .Q(doutb[0]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [10]),
        .Q(doutb[10]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [11]),
        .Q(doutb[11]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [12]),
        .Q(doutb[12]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [13]),
        .Q(doutb[13]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [14]),
        .Q(doutb[14]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [15]),
        .Q(doutb[15]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [16]),
        .Q(doutb[16]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [17]),
        .Q(doutb[17]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [18]),
        .Q(doutb[18]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [19]),
        .Q(doutb[19]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [1]),
        .Q(doutb[1]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [20]),
        .Q(doutb[20]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [21]),
        .Q(doutb[21]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [22]),
        .Q(doutb[22]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [23]),
        .Q(doutb[23]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [24]),
        .Q(doutb[24]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [25]),
        .Q(doutb[25]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [26]),
        .Q(doutb[26]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [27]),
        .Q(doutb[27]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [28]),
        .Q(doutb[28]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [29]),
        .Q(doutb[29]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [2]),
        .Q(doutb[2]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [30]),
        .Q(doutb[30]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [31]),
        .Q(doutb[31]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [3]),
        .Q(doutb[3]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [4]),
        .Q(doutb[4]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [5]),
        .Q(doutb[5]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [6]),
        .Q(doutb[6]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [7]),
        .Q(doutb[7]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [8]),
        .Q(doutb[8]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [9]),
        .Q(doutb[9]),
        .R(rstb));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* dram_emb_xdc = "yes" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[1:0]),
        .DIB(dina[3:2]),
        .DIC(dina[5:4]),
        .DID(dina[7:6]),
        .DIE(dina[9:8]),
        .DIF(dina[11:10]),
        .DIG(dina[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [1:0]),
        .DOB(\gen_rd_b.doutb_reg0 [3:2]),
        .DOC(\gen_rd_b.doutb_reg0 [5:4]),
        .DOD(\gen_rd_b.doutb_reg0 [7:6]),
        .DOE(\gen_rd_b.doutb_reg0 [9:8]),
        .DOF(\gen_rd_b.doutb_reg0 [11:10]),
        .DOG(\gen_rd_b.doutb_reg0 [13:12]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* dram_emb_xdc = "yes" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[29:28]),
        .DIB(dina[31:30]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [29:28]),
        .DOB(\gen_rd_b.doutb_reg0 [31:30]),
        .DOC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOD_UNCONNECTED [1:0]),
        .DOE(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOE_UNCONNECTED [1:0]),
        .DOF(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOF_UNCONNECTED [1:0]),
        .DOG(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOG_UNCONNECTED [1:0]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* dram_emb_xdc = "yes" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[15:14]),
        .DIB(dina[17:16]),
        .DIC(dina[19:18]),
        .DID(dina[21:20]),
        .DIE(dina[23:22]),
        .DIF(dina[25:24]),
        .DIG(dina[27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [15:14]),
        .DOB(\gen_rd_b.doutb_reg0 [17:16]),
        .DOC(\gen_rd_b.doutb_reg0 [19:18]),
        .DOD(\gen_rd_b.doutb_reg0 [21:20]),
        .DOE(\gen_rd_b.doutb_reg0 [23:22]),
        .DOF(\gen_rd_b.doutb_reg0 [25:24]),
        .DOG(\gen_rd_b.doutb_reg0 [27:26]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
endmodule

(* ADDR_WIDTH_A = "4" *) (* ADDR_WIDTH_B = "4" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "1" *) (* BYTE_WRITE_WIDTH_B = "1" *) (* CLOCKING_MODE = "1" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "1" *) 
(* MEMORY_SIZE = "16" *) (* MEMORY_TYPE = "1" *) (* MESSAGE_CONTROL = "0" *) 
(* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "16" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "distributed" *) (* P_MIN_WIDTH_DATA = "1" *) 
(* P_MIN_WIDTH_DATA_A = "1" *) (* P_MIN_WIDTH_DATA_B = "1" *) (* P_MIN_WIDTH_DATA_ECC = "1" *) 
(* P_MIN_WIDTH_DATA_LDW = "1" *) (* P_MIN_WIDTH_DATA_SHFT = "5" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "yes" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "4" *) (* P_WIDTH_ADDR_READ_B = "4" *) 
(* P_WIDTH_ADDR_WRITE_A = "4" *) (* P_WIDTH_ADDR_WRITE_B = "4" *) (* P_WIDTH_COL_WRITE_A = "1" *) 
(* P_WIDTH_COL_WRITE_B = "1" *) (* READ_DATA_WIDTH_A = "1" *) (* READ_DATA_WIDTH_B = "1" *) 
(* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* USE_EMBEDDED_CONSTRAINT = "1" *) (* USE_MEM_INIT = "1" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "1" *) 
(* WRITE_DATA_WIDTH_B = "1" *) (* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "1" *) 
(* XPM_MODULE = "TRUE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [0:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [0:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [0:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [0:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [3:0]addra;
  wire [3:0]addrb;
  wire clka;
  wire clkb;
  wire [0:0]doutb;
  wire ena;
  wire enb;
  wire \gen_rd_b.doutb_reg ;
  wire \gen_rd_b.doutb_reg0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_1_n_0 ;
  wire regceb;
  wire rstb;
  wire sleep;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_0_SPO_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[0] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 ),
        .Q(\gen_rd_b.doutb_reg ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00E2)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_1 
       (.I0(doutb),
        .I1(regceb),
        .I2(\gen_rd_b.doutb_reg ),
        .I3(rstb),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] 
       (.C(clkb),
        .CE(1'b1),
        .D(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_1_n_0 ),
        .Q(doutb),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* dram_emb_xdc = "yes" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_0 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(1'b0),
        .D(1'b1),
        .DPO(\gen_rd_b.doutb_reg0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(1'b0),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_0_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(ena));
endmodule

(* ADDR_WIDTH_A = "4" *) (* ADDR_WIDTH_B = "4" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "257" *) (* BYTE_WRITE_WIDTH_B = "257" *) (* CLOCKING_MODE = "1" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "2" *) 
(* MEMORY_SIZE = "4112" *) (* MEMORY_TYPE = "1" *) (* MESSAGE_CONTROL = "0" *) 
(* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "16" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "block" *) (* P_MIN_WIDTH_DATA = "257" *) 
(* P_MIN_WIDTH_DATA_A = "257" *) (* P_MIN_WIDTH_DATA_B = "257" *) (* P_MIN_WIDTH_DATA_ECC = "257" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "257" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "no" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "4" *) (* P_WIDTH_ADDR_READ_B = "4" *) 
(* P_WIDTH_ADDR_WRITE_A = "4" *) (* P_WIDTH_ADDR_WRITE_B = "4" *) (* P_WIDTH_COL_WRITE_A = "257" *) 
(* P_WIDTH_COL_WRITE_B = "257" *) (* READ_DATA_WIDTH_A = "257" *) (* READ_DATA_WIDTH_B = "257" *) 
(* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "257" *) 
(* WRITE_DATA_WIDTH_B = "257" *) (* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "2" *) 
(* XPM_MODULE = "TRUE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [256:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [256:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [256:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [256:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [3:0]addra;
  wire [3:0]addrb;
  wire clka;
  wire clkb;
  wire [256:0]dina;
  wire [256:0]doutb;
  wire ena;
  wire enb;
  wire regceb;
  wire rstb;
  wire sleep;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTPB_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTPB_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTPB_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDOUTPB_UNCONNECTED ;
  wire [31:9]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_RDADDRECC_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[256] = \<const0> ;
  assign douta[255] = \<const0> ;
  assign douta[254] = \<const0> ;
  assign douta[253] = \<const0> ;
  assign douta[252] = \<const0> ;
  assign douta[251] = \<const0> ;
  assign douta[250] = \<const0> ;
  assign douta[249] = \<const0> ;
  assign douta[248] = \<const0> ;
  assign douta[247] = \<const0> ;
  assign douta[246] = \<const0> ;
  assign douta[245] = \<const0> ;
  assign douta[244] = \<const0> ;
  assign douta[243] = \<const0> ;
  assign douta[242] = \<const0> ;
  assign douta[241] = \<const0> ;
  assign douta[240] = \<const0> ;
  assign douta[239] = \<const0> ;
  assign douta[238] = \<const0> ;
  assign douta[237] = \<const0> ;
  assign douta[236] = \<const0> ;
  assign douta[235] = \<const0> ;
  assign douta[234] = \<const0> ;
  assign douta[233] = \<const0> ;
  assign douta[232] = \<const0> ;
  assign douta[231] = \<const0> ;
  assign douta[230] = \<const0> ;
  assign douta[229] = \<const0> ;
  assign douta[228] = \<const0> ;
  assign douta[227] = \<const0> ;
  assign douta[226] = \<const0> ;
  assign douta[225] = \<const0> ;
  assign douta[224] = \<const0> ;
  assign douta[223] = \<const0> ;
  assign douta[222] = \<const0> ;
  assign douta[221] = \<const0> ;
  assign douta[220] = \<const0> ;
  assign douta[219] = \<const0> ;
  assign douta[218] = \<const0> ;
  assign douta[217] = \<const0> ;
  assign douta[216] = \<const0> ;
  assign douta[215] = \<const0> ;
  assign douta[214] = \<const0> ;
  assign douta[213] = \<const0> ;
  assign douta[212] = \<const0> ;
  assign douta[211] = \<const0> ;
  assign douta[210] = \<const0> ;
  assign douta[209] = \<const0> ;
  assign douta[208] = \<const0> ;
  assign douta[207] = \<const0> ;
  assign douta[206] = \<const0> ;
  assign douta[205] = \<const0> ;
  assign douta[204] = \<const0> ;
  assign douta[203] = \<const0> ;
  assign douta[202] = \<const0> ;
  assign douta[201] = \<const0> ;
  assign douta[200] = \<const0> ;
  assign douta[199] = \<const0> ;
  assign douta[198] = \<const0> ;
  assign douta[197] = \<const0> ;
  assign douta[196] = \<const0> ;
  assign douta[195] = \<const0> ;
  assign douta[194] = \<const0> ;
  assign douta[193] = \<const0> ;
  assign douta[192] = \<const0> ;
  assign douta[191] = \<const0> ;
  assign douta[190] = \<const0> ;
  assign douta[189] = \<const0> ;
  assign douta[188] = \<const0> ;
  assign douta[187] = \<const0> ;
  assign douta[186] = \<const0> ;
  assign douta[185] = \<const0> ;
  assign douta[184] = \<const0> ;
  assign douta[183] = \<const0> ;
  assign douta[182] = \<const0> ;
  assign douta[181] = \<const0> ;
  assign douta[180] = \<const0> ;
  assign douta[179] = \<const0> ;
  assign douta[178] = \<const0> ;
  assign douta[177] = \<const0> ;
  assign douta[176] = \<const0> ;
  assign douta[175] = \<const0> ;
  assign douta[174] = \<const0> ;
  assign douta[173] = \<const0> ;
  assign douta[172] = \<const0> ;
  assign douta[171] = \<const0> ;
  assign douta[170] = \<const0> ;
  assign douta[169] = \<const0> ;
  assign douta[168] = \<const0> ;
  assign douta[167] = \<const0> ;
  assign douta[166] = \<const0> ;
  assign douta[165] = \<const0> ;
  assign douta[164] = \<const0> ;
  assign douta[163] = \<const0> ;
  assign douta[162] = \<const0> ;
  assign douta[161] = \<const0> ;
  assign douta[160] = \<const0> ;
  assign douta[159] = \<const0> ;
  assign douta[158] = \<const0> ;
  assign douta[157] = \<const0> ;
  assign douta[156] = \<const0> ;
  assign douta[155] = \<const0> ;
  assign douta[154] = \<const0> ;
  assign douta[153] = \<const0> ;
  assign douta[152] = \<const0> ;
  assign douta[151] = \<const0> ;
  assign douta[150] = \<const0> ;
  assign douta[149] = \<const0> ;
  assign douta[148] = \<const0> ;
  assign douta[147] = \<const0> ;
  assign douta[146] = \<const0> ;
  assign douta[145] = \<const0> ;
  assign douta[144] = \<const0> ;
  assign douta[143] = \<const0> ;
  assign douta[142] = \<const0> ;
  assign douta[141] = \<const0> ;
  assign douta[140] = \<const0> ;
  assign douta[139] = \<const0> ;
  assign douta[138] = \<const0> ;
  assign douta[137] = \<const0> ;
  assign douta[136] = \<const0> ;
  assign douta[135] = \<const0> ;
  assign douta[134] = \<const0> ;
  assign douta[133] = \<const0> ;
  assign douta[132] = \<const0> ;
  assign douta[131] = \<const0> ;
  assign douta[130] = \<const0> ;
  assign douta[129] = \<const0> ;
  assign douta[128] = \<const0> ;
  assign douta[127] = \<const0> ;
  assign douta[126] = \<const0> ;
  assign douta[125] = \<const0> ;
  assign douta[124] = \<const0> ;
  assign douta[123] = \<const0> ;
  assign douta[122] = \<const0> ;
  assign douta[121] = \<const0> ;
  assign douta[120] = \<const0> ;
  assign douta[119] = \<const0> ;
  assign douta[118] = \<const0> ;
  assign douta[117] = \<const0> ;
  assign douta[116] = \<const0> ;
  assign douta[115] = \<const0> ;
  assign douta[114] = \<const0> ;
  assign douta[113] = \<const0> ;
  assign douta[112] = \<const0> ;
  assign douta[111] = \<const0> ;
  assign douta[110] = \<const0> ;
  assign douta[109] = \<const0> ;
  assign douta[108] = \<const0> ;
  assign douta[107] = \<const0> ;
  assign douta[106] = \<const0> ;
  assign douta[105] = \<const0> ;
  assign douta[104] = \<const0> ;
  assign douta[103] = \<const0> ;
  assign douta[102] = \<const0> ;
  assign douta[101] = \<const0> ;
  assign douta[100] = \<const0> ;
  assign douta[99] = \<const0> ;
  assign douta[98] = \<const0> ;
  assign douta[97] = \<const0> ;
  assign douta[96] = \<const0> ;
  assign douta[95] = \<const0> ;
  assign douta[94] = \<const0> ;
  assign douta[93] = \<const0> ;
  assign douta[92] = \<const0> ;
  assign douta[91] = \<const0> ;
  assign douta[90] = \<const0> ;
  assign douta[89] = \<const0> ;
  assign douta[88] = \<const0> ;
  assign douta[87] = \<const0> ;
  assign douta[86] = \<const0> ;
  assign douta[85] = \<const0> ;
  assign douta[84] = \<const0> ;
  assign douta[83] = \<const0> ;
  assign douta[82] = \<const0> ;
  assign douta[81] = \<const0> ;
  assign douta[80] = \<const0> ;
  assign douta[79] = \<const0> ;
  assign douta[78] = \<const0> ;
  assign douta[77] = \<const0> ;
  assign douta[76] = \<const0> ;
  assign douta[75] = \<const0> ;
  assign douta[74] = \<const0> ;
  assign douta[73] = \<const0> ;
  assign douta[72] = \<const0> ;
  assign douta[71] = \<const0> ;
  assign douta[70] = \<const0> ;
  assign douta[69] = \<const0> ;
  assign douta[68] = \<const0> ;
  assign douta[67] = \<const0> ;
  assign douta[66] = \<const0> ;
  assign douta[65] = \<const0> ;
  assign douta[64] = \<const0> ;
  assign douta[63] = \<const0> ;
  assign douta[62] = \<const0> ;
  assign douta[61] = \<const0> ;
  assign douta[60] = \<const0> ;
  assign douta[59] = \<const0> ;
  assign douta[58] = \<const0> ;
  assign douta[57] = \<const0> ;
  assign douta[56] = \<const0> ;
  assign douta[55] = \<const0> ;
  assign douta[54] = \<const0> ;
  assign douta[53] = \<const0> ;
  assign douta[52] = \<const0> ;
  assign douta[51] = \<const0> ;
  assign douta[50] = \<const0> ;
  assign douta[49] = \<const0> ;
  assign douta[48] = \<const0> ;
  assign douta[47] = \<const0> ;
  assign douta[46] = \<const0> ;
  assign douta[45] = \<const0> ;
  assign douta[44] = \<const0> ;
  assign douta[43] = \<const0> ;
  assign douta[42] = \<const0> ;
  assign douta[41] = \<const0> ;
  assign douta[40] = \<const0> ;
  assign douta[39] = \<const0> ;
  assign douta[38] = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "71" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "71" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "4112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "71" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("TRUE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clkb),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED ),
        .DINADIN(dina[31:0]),
        .DINBDIN(dina[63:32]),
        .DINPADINP(dina[67:64]),
        .DINPBDINP(dina[71:68]),
        .DOUTADOUT(doutb[31:0]),
        .DOUTBDOUT(doutb[63:32]),
        .DOUTPADOUTP(doutb[67:64]),
        .DOUTPBDOUTP(doutb[71:68]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(enb),
        .ENBWREN(ena),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({ena,ena,ena,ena,ena,ena,ena,ena}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTA.DATA_LSB  = "72" *) 
  (* \MEM.PORTA.DATA_MSB  = "143" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_LSB  = "72" *) 
  (* \MEM.PORTB.DATA_MSB  = "143" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "4112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "72" *) 
  (* bram_slice_end = "143" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("TRUE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clkb),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED ),
        .DINADIN(dina[103:72]),
        .DINBDIN(dina[135:104]),
        .DINPADINP(dina[139:136]),
        .DINPBDINP(dina[143:140]),
        .DOUTADOUT(doutb[103:72]),
        .DOUTBDOUT(doutb[135:104]),
        .DOUTPADOUTP(doutb[139:136]),
        .DOUTPBDOUTP(doutb[143:140]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(enb),
        .ENBWREN(ena),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({ena,ena,ena,ena,ena,ena,ena,ena}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTA.DATA_LSB  = "144" *) 
  (* \MEM.PORTA.DATA_MSB  = "215" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_LSB  = "144" *) 
  (* \MEM.PORTB.DATA_MSB  = "215" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "4112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "144" *) 
  (* bram_slice_end = "215" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("TRUE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clkb),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DBITERR_UNCONNECTED ),
        .DINADIN(dina[175:144]),
        .DINBDIN(dina[207:176]),
        .DINPADINP(dina[211:208]),
        .DINPBDINP(dina[215:212]),
        .DOUTADOUT(doutb[175:144]),
        .DOUTBDOUT(doutb[207:176]),
        .DOUTPADOUTP(doutb[211:208]),
        .DOUTPBDOUTP(doutb[215:212]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(enb),
        .ENBWREN(ena),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({ena,ena,ena,ena,ena,ena,ena,ena}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d41" *) 
  (* \MEM.PORTA.DATA_LSB  = "216" *) 
  (* \MEM.PORTA.DATA_MSB  = "256" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d41" *) 
  (* \MEM.PORTB.DATA_LSB  = "216" *) 
  (* \MEM.PORTB.DATA_MSB  = "256" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "4112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "216" *) 
  (* bram_slice_end = "256" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("TRUE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clkb),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DBITERR_UNCONNECTED ),
        .DINADIN(dina[247:216]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,dina[256:248]}),
        .DINPADINP({1'b1,1'b1,1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(doutb[247:216]),
        .DOUTBDOUT({\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DOUTBDOUT_UNCONNECTED [31:9],doutb[256:248]}),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(enb),
        .ENBWREN(ena),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({ena,ena,ena,ena,ena,ena,ena,ena}));
endmodule

(* ADDR_WIDTH_A = "4" *) (* ADDR_WIDTH_B = "4" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "257" *) (* BYTE_WRITE_WIDTH_B = "257" *) (* CLOCKING_MODE = "1" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "2" *) 
(* MEMORY_SIZE = "4112" *) (* MEMORY_TYPE = "1" *) (* MESSAGE_CONTROL = "0" *) 
(* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "16" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "block" *) (* P_MIN_WIDTH_DATA = "257" *) 
(* P_MIN_WIDTH_DATA_A = "257" *) (* P_MIN_WIDTH_DATA_B = "257" *) (* P_MIN_WIDTH_DATA_ECC = "257" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "257" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "no" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "4" *) (* P_WIDTH_ADDR_READ_B = "4" *) 
(* P_WIDTH_ADDR_WRITE_A = "4" *) (* P_WIDTH_ADDR_WRITE_B = "4" *) (* P_WIDTH_COL_WRITE_A = "257" *) 
(* P_WIDTH_COL_WRITE_B = "257" *) (* READ_DATA_WIDTH_A = "257" *) (* READ_DATA_WIDTH_B = "257" *) 
(* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "257" *) 
(* WRITE_DATA_WIDTH_B = "257" *) (* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "2" *) 
(* XPM_MODULE = "TRUE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1__2
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [256:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [256:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [256:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [256:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [3:0]addra;
  wire [3:0]addrb;
  wire clka;
  wire clkb;
  wire [256:0]dina;
  wire [256:0]doutb;
  wire ena;
  wire enb;
  wire regceb;
  wire rstb;
  wire sleep;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTPB_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTPB_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTPB_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDOUTPB_UNCONNECTED ;
  wire [31:9]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_RDADDRECC_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[256] = \<const0> ;
  assign douta[255] = \<const0> ;
  assign douta[254] = \<const0> ;
  assign douta[253] = \<const0> ;
  assign douta[252] = \<const0> ;
  assign douta[251] = \<const0> ;
  assign douta[250] = \<const0> ;
  assign douta[249] = \<const0> ;
  assign douta[248] = \<const0> ;
  assign douta[247] = \<const0> ;
  assign douta[246] = \<const0> ;
  assign douta[245] = \<const0> ;
  assign douta[244] = \<const0> ;
  assign douta[243] = \<const0> ;
  assign douta[242] = \<const0> ;
  assign douta[241] = \<const0> ;
  assign douta[240] = \<const0> ;
  assign douta[239] = \<const0> ;
  assign douta[238] = \<const0> ;
  assign douta[237] = \<const0> ;
  assign douta[236] = \<const0> ;
  assign douta[235] = \<const0> ;
  assign douta[234] = \<const0> ;
  assign douta[233] = \<const0> ;
  assign douta[232] = \<const0> ;
  assign douta[231] = \<const0> ;
  assign douta[230] = \<const0> ;
  assign douta[229] = \<const0> ;
  assign douta[228] = \<const0> ;
  assign douta[227] = \<const0> ;
  assign douta[226] = \<const0> ;
  assign douta[225] = \<const0> ;
  assign douta[224] = \<const0> ;
  assign douta[223] = \<const0> ;
  assign douta[222] = \<const0> ;
  assign douta[221] = \<const0> ;
  assign douta[220] = \<const0> ;
  assign douta[219] = \<const0> ;
  assign douta[218] = \<const0> ;
  assign douta[217] = \<const0> ;
  assign douta[216] = \<const0> ;
  assign douta[215] = \<const0> ;
  assign douta[214] = \<const0> ;
  assign douta[213] = \<const0> ;
  assign douta[212] = \<const0> ;
  assign douta[211] = \<const0> ;
  assign douta[210] = \<const0> ;
  assign douta[209] = \<const0> ;
  assign douta[208] = \<const0> ;
  assign douta[207] = \<const0> ;
  assign douta[206] = \<const0> ;
  assign douta[205] = \<const0> ;
  assign douta[204] = \<const0> ;
  assign douta[203] = \<const0> ;
  assign douta[202] = \<const0> ;
  assign douta[201] = \<const0> ;
  assign douta[200] = \<const0> ;
  assign douta[199] = \<const0> ;
  assign douta[198] = \<const0> ;
  assign douta[197] = \<const0> ;
  assign douta[196] = \<const0> ;
  assign douta[195] = \<const0> ;
  assign douta[194] = \<const0> ;
  assign douta[193] = \<const0> ;
  assign douta[192] = \<const0> ;
  assign douta[191] = \<const0> ;
  assign douta[190] = \<const0> ;
  assign douta[189] = \<const0> ;
  assign douta[188] = \<const0> ;
  assign douta[187] = \<const0> ;
  assign douta[186] = \<const0> ;
  assign douta[185] = \<const0> ;
  assign douta[184] = \<const0> ;
  assign douta[183] = \<const0> ;
  assign douta[182] = \<const0> ;
  assign douta[181] = \<const0> ;
  assign douta[180] = \<const0> ;
  assign douta[179] = \<const0> ;
  assign douta[178] = \<const0> ;
  assign douta[177] = \<const0> ;
  assign douta[176] = \<const0> ;
  assign douta[175] = \<const0> ;
  assign douta[174] = \<const0> ;
  assign douta[173] = \<const0> ;
  assign douta[172] = \<const0> ;
  assign douta[171] = \<const0> ;
  assign douta[170] = \<const0> ;
  assign douta[169] = \<const0> ;
  assign douta[168] = \<const0> ;
  assign douta[167] = \<const0> ;
  assign douta[166] = \<const0> ;
  assign douta[165] = \<const0> ;
  assign douta[164] = \<const0> ;
  assign douta[163] = \<const0> ;
  assign douta[162] = \<const0> ;
  assign douta[161] = \<const0> ;
  assign douta[160] = \<const0> ;
  assign douta[159] = \<const0> ;
  assign douta[158] = \<const0> ;
  assign douta[157] = \<const0> ;
  assign douta[156] = \<const0> ;
  assign douta[155] = \<const0> ;
  assign douta[154] = \<const0> ;
  assign douta[153] = \<const0> ;
  assign douta[152] = \<const0> ;
  assign douta[151] = \<const0> ;
  assign douta[150] = \<const0> ;
  assign douta[149] = \<const0> ;
  assign douta[148] = \<const0> ;
  assign douta[147] = \<const0> ;
  assign douta[146] = \<const0> ;
  assign douta[145] = \<const0> ;
  assign douta[144] = \<const0> ;
  assign douta[143] = \<const0> ;
  assign douta[142] = \<const0> ;
  assign douta[141] = \<const0> ;
  assign douta[140] = \<const0> ;
  assign douta[139] = \<const0> ;
  assign douta[138] = \<const0> ;
  assign douta[137] = \<const0> ;
  assign douta[136] = \<const0> ;
  assign douta[135] = \<const0> ;
  assign douta[134] = \<const0> ;
  assign douta[133] = \<const0> ;
  assign douta[132] = \<const0> ;
  assign douta[131] = \<const0> ;
  assign douta[130] = \<const0> ;
  assign douta[129] = \<const0> ;
  assign douta[128] = \<const0> ;
  assign douta[127] = \<const0> ;
  assign douta[126] = \<const0> ;
  assign douta[125] = \<const0> ;
  assign douta[124] = \<const0> ;
  assign douta[123] = \<const0> ;
  assign douta[122] = \<const0> ;
  assign douta[121] = \<const0> ;
  assign douta[120] = \<const0> ;
  assign douta[119] = \<const0> ;
  assign douta[118] = \<const0> ;
  assign douta[117] = \<const0> ;
  assign douta[116] = \<const0> ;
  assign douta[115] = \<const0> ;
  assign douta[114] = \<const0> ;
  assign douta[113] = \<const0> ;
  assign douta[112] = \<const0> ;
  assign douta[111] = \<const0> ;
  assign douta[110] = \<const0> ;
  assign douta[109] = \<const0> ;
  assign douta[108] = \<const0> ;
  assign douta[107] = \<const0> ;
  assign douta[106] = \<const0> ;
  assign douta[105] = \<const0> ;
  assign douta[104] = \<const0> ;
  assign douta[103] = \<const0> ;
  assign douta[102] = \<const0> ;
  assign douta[101] = \<const0> ;
  assign douta[100] = \<const0> ;
  assign douta[99] = \<const0> ;
  assign douta[98] = \<const0> ;
  assign douta[97] = \<const0> ;
  assign douta[96] = \<const0> ;
  assign douta[95] = \<const0> ;
  assign douta[94] = \<const0> ;
  assign douta[93] = \<const0> ;
  assign douta[92] = \<const0> ;
  assign douta[91] = \<const0> ;
  assign douta[90] = \<const0> ;
  assign douta[89] = \<const0> ;
  assign douta[88] = \<const0> ;
  assign douta[87] = \<const0> ;
  assign douta[86] = \<const0> ;
  assign douta[85] = \<const0> ;
  assign douta[84] = \<const0> ;
  assign douta[83] = \<const0> ;
  assign douta[82] = \<const0> ;
  assign douta[81] = \<const0> ;
  assign douta[80] = \<const0> ;
  assign douta[79] = \<const0> ;
  assign douta[78] = \<const0> ;
  assign douta[77] = \<const0> ;
  assign douta[76] = \<const0> ;
  assign douta[75] = \<const0> ;
  assign douta[74] = \<const0> ;
  assign douta[73] = \<const0> ;
  assign douta[72] = \<const0> ;
  assign douta[71] = \<const0> ;
  assign douta[70] = \<const0> ;
  assign douta[69] = \<const0> ;
  assign douta[68] = \<const0> ;
  assign douta[67] = \<const0> ;
  assign douta[66] = \<const0> ;
  assign douta[65] = \<const0> ;
  assign douta[64] = \<const0> ;
  assign douta[63] = \<const0> ;
  assign douta[62] = \<const0> ;
  assign douta[61] = \<const0> ;
  assign douta[60] = \<const0> ;
  assign douta[59] = \<const0> ;
  assign douta[58] = \<const0> ;
  assign douta[57] = \<const0> ;
  assign douta[56] = \<const0> ;
  assign douta[55] = \<const0> ;
  assign douta[54] = \<const0> ;
  assign douta[53] = \<const0> ;
  assign douta[52] = \<const0> ;
  assign douta[51] = \<const0> ;
  assign douta[50] = \<const0> ;
  assign douta[49] = \<const0> ;
  assign douta[48] = \<const0> ;
  assign douta[47] = \<const0> ;
  assign douta[46] = \<const0> ;
  assign douta[45] = \<const0> ;
  assign douta[44] = \<const0> ;
  assign douta[43] = \<const0> ;
  assign douta[42] = \<const0> ;
  assign douta[41] = \<const0> ;
  assign douta[40] = \<const0> ;
  assign douta[39] = \<const0> ;
  assign douta[38] = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "71" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "71" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "4112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "71" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("TRUE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clkb),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED ),
        .DINADIN(dina[31:0]),
        .DINBDIN(dina[63:32]),
        .DINPADINP(dina[67:64]),
        .DINPBDINP(dina[71:68]),
        .DOUTADOUT(doutb[31:0]),
        .DOUTBDOUT(doutb[63:32]),
        .DOUTPADOUTP(doutb[67:64]),
        .DOUTPBDOUTP(doutb[71:68]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(enb),
        .ENBWREN(ena),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({ena,ena,ena,ena,ena,ena,ena,ena}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTA.DATA_LSB  = "72" *) 
  (* \MEM.PORTA.DATA_MSB  = "143" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_LSB  = "72" *) 
  (* \MEM.PORTB.DATA_MSB  = "143" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "4112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "72" *) 
  (* bram_slice_end = "143" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("TRUE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clkb),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED ),
        .DINADIN(dina[103:72]),
        .DINBDIN(dina[135:104]),
        .DINPADINP(dina[139:136]),
        .DINPBDINP(dina[143:140]),
        .DOUTADOUT(doutb[103:72]),
        .DOUTBDOUT(doutb[135:104]),
        .DOUTPADOUTP(doutb[139:136]),
        .DOUTPBDOUTP(doutb[143:140]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(enb),
        .ENBWREN(ena),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({ena,ena,ena,ena,ena,ena,ena,ena}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTA.DATA_LSB  = "144" *) 
  (* \MEM.PORTA.DATA_MSB  = "215" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_LSB  = "144" *) 
  (* \MEM.PORTB.DATA_MSB  = "215" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "4112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "144" *) 
  (* bram_slice_end = "215" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("TRUE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clkb),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DBITERR_UNCONNECTED ),
        .DINADIN(dina[175:144]),
        .DINBDIN(dina[207:176]),
        .DINPADINP(dina[211:208]),
        .DINPBDINP(dina[215:212]),
        .DOUTADOUT(doutb[175:144]),
        .DOUTBDOUT(doutb[207:176]),
        .DOUTPADOUTP(doutb[211:208]),
        .DOUTPBDOUTP(doutb[215:212]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(enb),
        .ENBWREN(ena),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({ena,ena,ena,ena,ena,ena,ena,ena}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d41" *) 
  (* \MEM.PORTA.DATA_LSB  = "216" *) 
  (* \MEM.PORTA.DATA_MSB  = "256" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d41" *) 
  (* \MEM.PORTB.DATA_LSB  = "216" *) 
  (* \MEM.PORTB.DATA_MSB  = "256" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "4112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "216" *) 
  (* bram_slice_end = "256" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("TRUE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clkb),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DBITERR_UNCONNECTED ),
        .DINADIN(dina[247:216]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,dina[256:248]}),
        .DINPADINP({1'b1,1'b1,1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(doutb[247:216]),
        .DOUTBDOUT({\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DOUTBDOUT_UNCONNECTED [31:9],doutb[256:248]}),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(enb),
        .ENBWREN(ena),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({ena,ena,ena,ena,ena,ena,ena,ena}));
endmodule

(* ADDR_WIDTH_A = "14" *) (* ADDR_WIDTH_B = "14" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "8" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CLOCKING_MODE = "0" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "0" *) 
(* MEMORY_SIZE = "2304000" *) (* MEMORY_TYPE = "2" *) (* MESSAGE_CONTROL = "0" *) 
(* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "1" *) (* P_ENABLE_BYTE_WRITE_B = "1" *) (* P_MAX_DEPTH_DATA = "9000" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) (* P_MIN_WIDTH_DATA = "256" *) 
(* P_MIN_WIDTH_DATA_A = "256" *) (* P_MIN_WIDTH_DATA_B = "256" *) (* P_MIN_WIDTH_DATA_ECC = "256" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "256" *) (* P_NUM_COLS_WRITE_A = "32" *) 
(* P_NUM_COLS_WRITE_B = "32" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "yes" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "14" *) (* P_WIDTH_ADDR_READ_B = "14" *) 
(* P_WIDTH_ADDR_WRITE_A = "14" *) (* P_WIDTH_ADDR_WRITE_B = "14" *) (* P_WIDTH_COL_WRITE_A = "8" *) 
(* P_WIDTH_COL_WRITE_B = "8" *) (* READ_DATA_WIDTH_A = "256" *) (* READ_DATA_WIDTH_B = "256" *) 
(* READ_LATENCY_A = "1" *) (* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "0" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "256" *) 
(* WRITE_DATA_WIDTH_B = "256" *) (* WRITE_MODE_A = "1" *) (* WRITE_MODE_B = "1" *) 
(* XPM_MODULE = "TRUE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [31:0]wea;
  input [13:0]addra;
  input [255:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [255:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [31:0]web;
  input [13:0]addrb;
  input [255:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [255:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [13:0]addra;
  wire [13:0]addrb;
  wire clka;
  wire [255:0]dina;
  wire [255:0]dinb;
  wire [255:0]douta;
  wire [255:0]doutb;
  wire ena;
  wire enb;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_2_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_2_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_2_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_2_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_19_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_20_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_21_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_22_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_1 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_132 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_133 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_134 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_135 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_136 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_137 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_138 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_139 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_28 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_29 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_30 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_31 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_32 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_33 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_34 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_35 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_60 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_61 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_62 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_63 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_64 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_65 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_66 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_67 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_9_n_0 ;
  wire sleep;
  wire [31:0]wea;
  wire [31:0]web;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_2_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_2_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_2_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_2_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_2_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_2_CASDOUTPB_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_2_DOUTADOUT_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_2_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_2_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_2_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_CASDOUTPB_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_DOUTADOUT_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_CASDOUTPB_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_DOUTADOUT_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_CASDOUTPB_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_DOUTADOUT_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_CASDOUTPB_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_DOUTADOUT_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_CASDOUTPB_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_DOUTADOUT_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_CASDOUTPB_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_DOUTADOUT_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_CASDOUTPB_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_DOUTADOUT_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_CASDOUTPB_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_DOUTADOUT_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_CASDOUTPB_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_DOUTADOUT_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_CASDOUTPB_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_DOUTADOUT_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_2_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_2_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_2_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_2_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_2_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_2_CASDOUTPB_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_2_DOUTADOUT_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_2_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_2_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_2_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_CASDOUTPB_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_DOUTADOUT_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_CASDOUTPB_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_DOUTADOUT_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_CASDOUTPB_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_DOUTADOUT_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_CASDOUTPB_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_DOUTADOUT_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_CASDOUTPB_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_DOUTADOUT_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_CASDOUTPB_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_DOUTADOUT_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_CASDOUTPB_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_DOUTADOUT_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_CASDOUTPB_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_DOUTADOUT_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_CASDOUTPB_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_DOUTADOUT_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_CASDOUTPB_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_DOUTADOUT_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_CASDOUTPB_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_DOUTADOUT_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_CASDOUTPB_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_DOUTADOUT_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_CASDOUTPB_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_DOUTADOUT_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_CASDOUTPB_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_DOUTADOUT_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_CASDOUTPB_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_DOUTADOUT_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_CASDOUTPB_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_DOUTADOUT_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_CASDOUTPB_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_DOUTADOUT_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_CASDOUTPB_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_DOUTADOUT_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_CASDOUTPB_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_DOUTADOUT_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_CASDOUTB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_CASDOUTPB_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_DOUTADOUT_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_RDADDRECC_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_139 }),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb[7:0]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_3_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_4_n_0 }));
  LUT3 #(
    .INIT(8'h02)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_1 
       (.I0(ena),
        .I1(addra[13]),
        .I2(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_2 
       (.I0(enb),
        .I1(addrb[13]),
        .I2(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_3 
       (.I0(ena),
        .I1(wea[0]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_4 
       (.I0(enb),
        .I1(web[0]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_4_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTA.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTB.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "4096" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_139 }),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb[7:0]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_5_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_6_n_0 }));
  LUT2 #(
    .INIT(4'hB)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_1 
       (.I0(addra[13]),
        .I1(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_2 
       (.I0(addrb[13]),
        .I1(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_3 
       (.I0(ena),
        .I1(addra[13]),
        .I2(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_4 
       (.I0(enb),
        .I1(addrb[13]),
        .I2(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_5 
       (.I0(ena),
        .I1(wea[0]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_6 
       (.I0(enb),
        .I1(web[0]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_6_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTA.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTB.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "8192" *) 
  (* bram_addr_end = "12287" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_2 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_2_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_2_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_2_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_2_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_2_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_2_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_2_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb[7:0]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_2_DOUTADOUT_UNCONNECTED [31:8],douta[7:0]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_2_DOUTBDOUT_UNCONNECTED [31:8],doutb[7:0]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_2_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_2_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_2_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_2_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_2_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_2_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_2_i_1 
       (.I0(ena),
        .I1(wea[0]),
        .I2(addra[12]),
        .I3(addra[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_2_i_2 
       (.I0(enb),
        .I1(web[0]),
        .I2(addrb[12]),
        .I3(addrb[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_2_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_139 }),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_i_1 
       (.I0(ena),
        .I1(wea[10]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_i_2 
       (.I0(enb),
        .I1(web[10]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTA.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTB.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "4096" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_139 }),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_0_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_i_1 
       (.I0(ena),
        .I1(wea[10]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_i_2 
       (.I0(enb),
        .I1(web[10]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTA.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTB.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "8192" *) 
  (* bram_addr_end = "12287" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_DOUTADOUT_UNCONNECTED [31:8],douta[87:80]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_DOUTBDOUT_UNCONNECTED [31:8],doutb[87:80]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_17_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_18_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_1 
       (.I0(dina[87]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_10 
       (.I0(dinb[86]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_11 
       (.I0(dinb[85]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_12 
       (.I0(dinb[84]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_13 
       (.I0(dinb[83]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_14 
       (.I0(dinb[82]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_15 
       (.I0(dinb[81]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_16 
       (.I0(dinb[80]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_17 
       (.I0(ena),
        .I1(wea[10]),
        .I2(addra[12]),
        .I3(addra[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_18 
       (.I0(enb),
        .I1(web[10]),
        .I2(addrb[12]),
        .I3(addrb[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_2 
       (.I0(dina[86]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_3 
       (.I0(dina[85]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_4 
       (.I0(dina[84]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_5 
       (.I0(dina[83]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_6 
       (.I0(dina[82]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_7 
       (.I0(dina[81]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_8 
       (.I0(dina[80]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_9 
       (.I0(dinb[87]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_2_i_9_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_139 }),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_i_1 
       (.I0(ena),
        .I1(wea[11]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_i_2 
       (.I0(enb),
        .I1(web[11]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTA.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTB.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "4096" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_139 }),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_0_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_i_1 
       (.I0(ena),
        .I1(wea[11]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_i_2 
       (.I0(enb),
        .I1(web[11]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTA.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTB.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "8192" *) 
  (* bram_addr_end = "12287" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_DOUTADOUT_UNCONNECTED [31:8],douta[95:88]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_DOUTBDOUT_UNCONNECTED [31:8],doutb[95:88]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_17_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_18_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_1 
       (.I0(dina[95]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_10 
       (.I0(dinb[94]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_11 
       (.I0(dinb[93]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_12 
       (.I0(dinb[92]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_13 
       (.I0(dinb[91]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_14 
       (.I0(dinb[90]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_15 
       (.I0(dinb[89]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_16 
       (.I0(dinb[88]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_17 
       (.I0(ena),
        .I1(wea[11]),
        .I2(addra[12]),
        .I3(addra[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_18 
       (.I0(enb),
        .I1(web[11]),
        .I2(addrb[12]),
        .I3(addrb[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_2 
       (.I0(dina[94]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_3 
       (.I0(dina[93]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_4 
       (.I0(dina[92]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_5 
       (.I0(dina[91]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_6 
       (.I0(dina[90]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_7 
       (.I0(dina[89]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_8 
       (.I0(dina[88]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_9 
       (.I0(dinb[95]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_2_i_9_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_139 }),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_i_1 
       (.I0(ena),
        .I1(wea[12]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_i_2 
       (.I0(enb),
        .I1(web[12]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTA.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTB.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "4096" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_139 }),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_0_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_i_1 
       (.I0(ena),
        .I1(wea[12]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_i_2 
       (.I0(enb),
        .I1(web[12]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTA.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTB.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "8192" *) 
  (* bram_addr_end = "12287" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_DOUTADOUT_UNCONNECTED [31:8],douta[103:96]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_DOUTBDOUT_UNCONNECTED [31:8],doutb[103:96]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_17_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_18_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_1 
       (.I0(dina[103]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_10 
       (.I0(dinb[102]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_11 
       (.I0(dinb[101]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_12 
       (.I0(dinb[100]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_13 
       (.I0(dinb[99]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_14 
       (.I0(dinb[98]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_15 
       (.I0(dinb[97]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_16 
       (.I0(dinb[96]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_17 
       (.I0(ena),
        .I1(wea[12]),
        .I2(addra[12]),
        .I3(addra[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_18 
       (.I0(enb),
        .I1(web[12]),
        .I2(addrb[12]),
        .I3(addrb[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_2 
       (.I0(dina[102]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_3 
       (.I0(dina[101]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_4 
       (.I0(dina[100]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_5 
       (.I0(dina[99]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_6 
       (.I0(dina[98]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_7 
       (.I0(dina[97]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_8 
       (.I0(dina[96]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_9 
       (.I0(dinb[103]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_2_i_9_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_139 }),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_i_1 
       (.I0(ena),
        .I1(wea[13]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_i_2 
       (.I0(enb),
        .I1(web[13]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTA.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTB.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "4096" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_139 }),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_0_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_i_1 
       (.I0(ena),
        .I1(wea[13]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_i_2 
       (.I0(enb),
        .I1(web[13]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTA.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTB.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "8192" *) 
  (* bram_addr_end = "12287" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_DOUTADOUT_UNCONNECTED [31:8],douta[111:104]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_DOUTBDOUT_UNCONNECTED [31:8],doutb[111:104]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_17_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_18_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_1 
       (.I0(dina[111]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_10 
       (.I0(dinb[110]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_11 
       (.I0(dinb[109]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_12 
       (.I0(dinb[108]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_13 
       (.I0(dinb[107]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_14 
       (.I0(dinb[106]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_15 
       (.I0(dinb[105]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_16 
       (.I0(dinb[104]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_17 
       (.I0(ena),
        .I1(wea[13]),
        .I2(addra[12]),
        .I3(addra[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_18 
       (.I0(enb),
        .I1(web[13]),
        .I2(addrb[12]),
        .I3(addrb[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_2 
       (.I0(dina[110]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_3 
       (.I0(dina[109]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_4 
       (.I0(dina[108]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_5 
       (.I0(dina[107]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_6 
       (.I0(dina[106]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_7 
       (.I0(dina[105]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_8 
       (.I0(dina[104]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_9 
       (.I0(dinb[111]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_2_i_9_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_139 }),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_i_1 
       (.I0(ena),
        .I1(wea[14]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_i_2 
       (.I0(enb),
        .I1(web[14]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTA.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTB.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "4096" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_139 }),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_0_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_i_1 
       (.I0(ena),
        .I1(wea[14]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_i_2 
       (.I0(enb),
        .I1(web[14]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTA.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTB.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "8192" *) 
  (* bram_addr_end = "12287" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_DOUTADOUT_UNCONNECTED [31:8],douta[119:112]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_DOUTBDOUT_UNCONNECTED [31:8],doutb[119:112]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_17_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_18_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_1 
       (.I0(dina[119]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_10 
       (.I0(dinb[118]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_11 
       (.I0(dinb[117]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_12 
       (.I0(dinb[116]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_13 
       (.I0(dinb[115]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_14 
       (.I0(dinb[114]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_15 
       (.I0(dinb[113]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_16 
       (.I0(dinb[112]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_17 
       (.I0(ena),
        .I1(wea[14]),
        .I2(addra[12]),
        .I3(addra[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_18 
       (.I0(enb),
        .I1(web[14]),
        .I2(addrb[12]),
        .I3(addrb[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_2 
       (.I0(dina[118]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_3 
       (.I0(dina[117]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_4 
       (.I0(dina[116]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_5 
       (.I0(dina[115]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_6 
       (.I0(dina[114]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_7 
       (.I0(dina[113]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_8 
       (.I0(dina[112]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_9 
       (.I0(dinb[119]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_2_i_9_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_139 }),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_i_1 
       (.I0(ena),
        .I1(wea[15]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_i_2 
       (.I0(enb),
        .I1(web[15]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTA.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTB.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "4096" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_139 }),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_0_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_i_1 
       (.I0(ena),
        .I1(wea[15]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_i_2 
       (.I0(enb),
        .I1(web[15]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTA.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTB.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "8192" *) 
  (* bram_addr_end = "12287" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_DOUTADOUT_UNCONNECTED [31:8],douta[127:120]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_DOUTBDOUT_UNCONNECTED [31:8],doutb[127:120]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_17_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_18_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_1 
       (.I0(dina[127]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_10 
       (.I0(dinb[126]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_11 
       (.I0(dinb[125]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_12 
       (.I0(dinb[124]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_13 
       (.I0(dinb[123]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_14 
       (.I0(dinb[122]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_15 
       (.I0(dinb[121]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_16 
       (.I0(dinb[120]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_17 
       (.I0(ena),
        .I1(wea[15]),
        .I2(addra[12]),
        .I3(addra[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_18 
       (.I0(enb),
        .I1(web[15]),
        .I2(addrb[12]),
        .I3(addrb[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_2 
       (.I0(dina[126]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_3 
       (.I0(dina[125]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_4 
       (.I0(dina[124]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_5 
       (.I0(dina[123]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_6 
       (.I0(dina[122]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_7 
       (.I0(dina[121]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_8 
       (.I0(dina[120]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_9 
       (.I0(dinb[127]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_2_i_9_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_139 }),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_i_1 
       (.I0(ena),
        .I1(wea[16]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_i_2 
       (.I0(enb),
        .I1(web[16]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTA.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTB.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "4096" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_139 }),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_0_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_i_1 
       (.I0(ena),
        .I1(wea[16]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_i_2 
       (.I0(enb),
        .I1(web[16]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTA.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTB.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "8192" *) 
  (* bram_addr_end = "12287" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_DOUTADOUT_UNCONNECTED [31:8],douta[135:128]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_DOUTBDOUT_UNCONNECTED [31:8],doutb[135:128]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_17_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_18_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_1 
       (.I0(dina[135]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_10 
       (.I0(dinb[134]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_11 
       (.I0(dinb[133]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_12 
       (.I0(dinb[132]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_13 
       (.I0(dinb[131]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_14 
       (.I0(dinb[130]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_15 
       (.I0(dinb[129]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_16 
       (.I0(dinb[128]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_17 
       (.I0(ena),
        .I1(wea[16]),
        .I2(addra[12]),
        .I3(addra[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_18 
       (.I0(enb),
        .I1(web[16]),
        .I2(addrb[12]),
        .I3(addrb[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_2 
       (.I0(dina[134]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_3 
       (.I0(dina[133]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_4 
       (.I0(dina[132]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_5 
       (.I0(dina[131]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_6 
       (.I0(dina[130]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_7 
       (.I0(dina[129]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_8 
       (.I0(dina[128]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_9 
       (.I0(dinb[135]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_2_i_9_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_139 }),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_i_1 
       (.I0(ena),
        .I1(wea[17]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_i_2 
       (.I0(enb),
        .I1(web[17]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTA.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTB.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "4096" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_139 }),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_0_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_i_1 
       (.I0(ena),
        .I1(wea[17]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_i_2 
       (.I0(enb),
        .I1(web[17]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTA.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTB.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "8192" *) 
  (* bram_addr_end = "12287" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_DOUTADOUT_UNCONNECTED [31:8],douta[143:136]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_DOUTBDOUT_UNCONNECTED [31:8],doutb[143:136]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_17_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_18_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_1 
       (.I0(dina[143]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_10 
       (.I0(dinb[142]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_11 
       (.I0(dinb[141]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_12 
       (.I0(dinb[140]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_13 
       (.I0(dinb[139]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_14 
       (.I0(dinb[138]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_15 
       (.I0(dinb[137]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_16 
       (.I0(dinb[136]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_17 
       (.I0(ena),
        .I1(wea[17]),
        .I2(addra[12]),
        .I3(addra[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_18 
       (.I0(enb),
        .I1(web[17]),
        .I2(addrb[12]),
        .I3(addrb[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_2 
       (.I0(dina[142]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_3 
       (.I0(dina[141]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_4 
       (.I0(dina[140]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_5 
       (.I0(dina[139]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_6 
       (.I0(dina[138]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_7 
       (.I0(dina[137]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_8 
       (.I0(dina[136]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_9 
       (.I0(dinb[143]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_2_i_9_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_139 }),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_i_1 
       (.I0(ena),
        .I1(wea[18]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_i_2 
       (.I0(enb),
        .I1(web[18]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTA.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTB.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "4096" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_139 }),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_0_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_i_1 
       (.I0(ena),
        .I1(wea[18]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_i_2 
       (.I0(enb),
        .I1(web[18]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTA.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTB.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "8192" *) 
  (* bram_addr_end = "12287" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_DOUTADOUT_UNCONNECTED [31:8],douta[151:144]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_DOUTBDOUT_UNCONNECTED [31:8],doutb[151:144]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_17_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_18_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_1 
       (.I0(dina[151]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_10 
       (.I0(dinb[150]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_11 
       (.I0(dinb[149]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_12 
       (.I0(dinb[148]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_13 
       (.I0(dinb[147]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_14 
       (.I0(dinb[146]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_15 
       (.I0(dinb[145]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_16 
       (.I0(dinb[144]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_17 
       (.I0(ena),
        .I1(wea[18]),
        .I2(addra[12]),
        .I3(addra[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_18 
       (.I0(enb),
        .I1(web[18]),
        .I2(addrb[12]),
        .I3(addrb[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_2 
       (.I0(dina[150]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_3 
       (.I0(dina[149]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_4 
       (.I0(dina[148]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_5 
       (.I0(dina[147]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_6 
       (.I0(dina[146]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_7 
       (.I0(dina[145]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_8 
       (.I0(dina[144]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_9 
       (.I0(dinb[151]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_2_i_9_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_139 }),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_i_1 
       (.I0(ena),
        .I1(wea[19]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_i_2 
       (.I0(enb),
        .I1(web[19]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTA.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTB.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "4096" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_139 }),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_i_1 
       (.I0(ena),
        .I1(wea[19]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_i_2 
       (.I0(enb),
        .I1(web[19]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTA.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTB.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "8192" *) 
  (* bram_addr_end = "12287" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_DOUTADOUT_UNCONNECTED [31:8],douta[159:152]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_DOUTBDOUT_UNCONNECTED [31:8],doutb[159:152]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_17_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_18_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_1 
       (.I0(dina[159]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_10 
       (.I0(dinb[158]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_11 
       (.I0(dinb[157]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_12 
       (.I0(dinb[156]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_13 
       (.I0(dinb[155]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_14 
       (.I0(dinb[154]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_15 
       (.I0(dinb[153]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_16 
       (.I0(dinb[152]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_17 
       (.I0(ena),
        .I1(wea[19]),
        .I2(addra[12]),
        .I3(addra[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_18 
       (.I0(enb),
        .I1(web[19]),
        .I2(addrb[12]),
        .I3(addrb[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_2 
       (.I0(dina[158]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_3 
       (.I0(dina[157]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_4 
       (.I0(dina[156]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_5 
       (.I0(dina[155]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_6 
       (.I0(dina[154]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_7 
       (.I0(dina[153]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_8 
       (.I0(dina[152]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_9 
       (.I0(dinb[159]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_2_i_9_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_139 }),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[15:8]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb[15:8]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_i_1 
       (.I0(ena),
        .I1(wea[1]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_i_2 
       (.I0(enb),
        .I1(web[1]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTA.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTB.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "4096" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_139 }),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_0_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[15:8]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb[15:8]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_i_1 
       (.I0(ena),
        .I1(wea[1]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_i_2 
       (.I0(enb),
        .I1(web[1]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTA.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTB.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "8192" *) 
  (* bram_addr_end = "12287" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_2 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_2_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_2_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_2_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_2_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_2_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_2_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_2_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[15:8]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb[15:8]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_2_DOUTADOUT_UNCONNECTED [31:8],douta[15:8]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_2_DOUTBDOUT_UNCONNECTED [31:8],doutb[15:8]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_2_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_2_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_2_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_2_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_2_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_2_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_2_i_1 
       (.I0(ena),
        .I1(wea[1]),
        .I2(addra[12]),
        .I3(addra[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_2_i_2 
       (.I0(enb),
        .I1(web[1]),
        .I2(addrb[12]),
        .I3(addrb[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_2_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_139 }),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_i_1 
       (.I0(ena),
        .I1(wea[20]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_i_2 
       (.I0(enb),
        .I1(web[20]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTA.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTB.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "4096" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_139 }),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_0_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_i_1 
       (.I0(ena),
        .I1(wea[20]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_i_2 
       (.I0(enb),
        .I1(web[20]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTA.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTB.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "8192" *) 
  (* bram_addr_end = "12287" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_DOUTADOUT_UNCONNECTED [31:8],douta[167:160]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_DOUTBDOUT_UNCONNECTED [31:8],doutb[167:160]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_17_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_18_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_1 
       (.I0(dina[167]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_10 
       (.I0(dinb[166]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_11 
       (.I0(dinb[165]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_12 
       (.I0(dinb[164]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_13 
       (.I0(dinb[163]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_14 
       (.I0(dinb[162]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_15 
       (.I0(dinb[161]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_16 
       (.I0(dinb[160]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_17 
       (.I0(ena),
        .I1(wea[20]),
        .I2(addra[12]),
        .I3(addra[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_18 
       (.I0(enb),
        .I1(web[20]),
        .I2(addrb[12]),
        .I3(addrb[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_2 
       (.I0(dina[166]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_3 
       (.I0(dina[165]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_4 
       (.I0(dina[164]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_5 
       (.I0(dina[163]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_6 
       (.I0(dina[162]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_7 
       (.I0(dina[161]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_8 
       (.I0(dina[160]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_9 
       (.I0(dinb[167]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_2_i_9_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_139 }),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_i_1 
       (.I0(ena),
        .I1(wea[21]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_i_2 
       (.I0(enb),
        .I1(web[21]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTA.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTB.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "4096" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_139 }),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_0_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_i_1 
       (.I0(ena),
        .I1(wea[21]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_i_2 
       (.I0(enb),
        .I1(web[21]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTA.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTB.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "8192" *) 
  (* bram_addr_end = "12287" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_DOUTADOUT_UNCONNECTED [31:8],douta[175:168]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_DOUTBDOUT_UNCONNECTED [31:8],doutb[175:168]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_17_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_18_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_1 
       (.I0(dina[175]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_10 
       (.I0(dinb[174]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_11 
       (.I0(dinb[173]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_12 
       (.I0(dinb[172]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_13 
       (.I0(dinb[171]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_14 
       (.I0(dinb[170]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_15 
       (.I0(dinb[169]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_16 
       (.I0(dinb[168]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_17 
       (.I0(ena),
        .I1(wea[21]),
        .I2(addra[12]),
        .I3(addra[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_18 
       (.I0(enb),
        .I1(web[21]),
        .I2(addrb[12]),
        .I3(addrb[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_2 
       (.I0(dina[174]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_3 
       (.I0(dina[173]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_4 
       (.I0(dina[172]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_5 
       (.I0(dina[171]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_6 
       (.I0(dina[170]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_7 
       (.I0(dina[169]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_8 
       (.I0(dina[168]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_9 
       (.I0(dinb[175]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_2_i_9_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_139 }),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_i_1 
       (.I0(ena),
        .I1(wea[22]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_i_2 
       (.I0(enb),
        .I1(web[22]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTA.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTB.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "4096" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_139 }),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_0_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_i_1 
       (.I0(ena),
        .I1(wea[22]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_i_2 
       (.I0(enb),
        .I1(web[22]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTA.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTB.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "8192" *) 
  (* bram_addr_end = "12287" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_DOUTADOUT_UNCONNECTED [31:8],douta[183:176]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_DOUTBDOUT_UNCONNECTED [31:8],doutb[183:176]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_17_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_18_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_1 
       (.I0(dina[183]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_10 
       (.I0(dinb[182]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_11 
       (.I0(dinb[181]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_12 
       (.I0(dinb[180]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_13 
       (.I0(dinb[179]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_14 
       (.I0(dinb[178]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_15 
       (.I0(dinb[177]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_16 
       (.I0(dinb[176]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_17 
       (.I0(ena),
        .I1(wea[22]),
        .I2(addra[12]),
        .I3(addra[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_18 
       (.I0(enb),
        .I1(web[22]),
        .I2(addrb[12]),
        .I3(addrb[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_2 
       (.I0(dina[182]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_3 
       (.I0(dina[181]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_4 
       (.I0(dina[180]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_5 
       (.I0(dina[179]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_6 
       (.I0(dina[178]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_7 
       (.I0(dina[177]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_8 
       (.I0(dina[176]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_9 
       (.I0(dinb[183]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_2_i_9_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_139 }),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_i_1 
       (.I0(ena),
        .I1(wea[23]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_i_2 
       (.I0(enb),
        .I1(web[23]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTA.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTB.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "4096" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_139 }),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_0_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_i_1 
       (.I0(ena),
        .I1(wea[23]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_i_2 
       (.I0(enb),
        .I1(web[23]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTA.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTB.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "8192" *) 
  (* bram_addr_end = "12287" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_DOUTADOUT_UNCONNECTED [31:8],douta[191:184]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_DOUTBDOUT_UNCONNECTED [31:8],doutb[191:184]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_17_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_18_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_1 
       (.I0(dina[191]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_10 
       (.I0(dinb[190]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_11 
       (.I0(dinb[189]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_12 
       (.I0(dinb[188]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_13 
       (.I0(dinb[187]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_14 
       (.I0(dinb[186]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_15 
       (.I0(dinb[185]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_16 
       (.I0(dinb[184]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_17 
       (.I0(ena),
        .I1(wea[23]),
        .I2(addra[12]),
        .I3(addra[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_18 
       (.I0(enb),
        .I1(web[23]),
        .I2(addrb[12]),
        .I3(addrb[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_2 
       (.I0(dina[190]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_3 
       (.I0(dina[189]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_4 
       (.I0(dina[188]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_5 
       (.I0(dina[187]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_6 
       (.I0(dina[186]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_7 
       (.I0(dina[185]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_8 
       (.I0(dina[184]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_9 
       (.I0(dinb[191]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_2_i_9_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_139 }),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_i_1 
       (.I0(ena),
        .I1(wea[24]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_i_2 
       (.I0(enb),
        .I1(web[24]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTA.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTB.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "4096" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_139 }),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_0_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_i_1 
       (.I0(ena),
        .I1(wea[24]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_i_2 
       (.I0(enb),
        .I1(web[24]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTA.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTB.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "8192" *) 
  (* bram_addr_end = "12287" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_DOUTADOUT_UNCONNECTED [31:8],douta[199:192]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_DOUTBDOUT_UNCONNECTED [31:8],doutb[199:192]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_17_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_18_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_1 
       (.I0(dina[199]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_10 
       (.I0(dinb[198]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_11 
       (.I0(dinb[197]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_12 
       (.I0(dinb[196]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_13 
       (.I0(dinb[195]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_14 
       (.I0(dinb[194]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_15 
       (.I0(dinb[193]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_16 
       (.I0(dinb[192]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_17 
       (.I0(ena),
        .I1(wea[24]),
        .I2(addra[12]),
        .I3(addra[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_18 
       (.I0(enb),
        .I1(web[24]),
        .I2(addrb[12]),
        .I3(addrb[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_2 
       (.I0(dina[198]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_3 
       (.I0(dina[197]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_4 
       (.I0(dina[196]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_5 
       (.I0(dina[195]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_6 
       (.I0(dina[194]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_7 
       (.I0(dina[193]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_8 
       (.I0(dina[192]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_9 
       (.I0(dinb[199]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_2_i_9_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_139 }),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_i_1 
       (.I0(ena),
        .I1(wea[25]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_i_2 
       (.I0(enb),
        .I1(web[25]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTA.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTB.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "4096" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_139 }),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_0_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_i_1 
       (.I0(ena),
        .I1(wea[25]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_i_2 
       (.I0(enb),
        .I1(web[25]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTA.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTB.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "8192" *) 
  (* bram_addr_end = "12287" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_DOUTADOUT_UNCONNECTED [31:8],douta[207:200]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_DOUTBDOUT_UNCONNECTED [31:8],doutb[207:200]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_17_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_18_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_1 
       (.I0(dina[207]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_10 
       (.I0(dinb[206]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_11 
       (.I0(dinb[205]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_12 
       (.I0(dinb[204]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_13 
       (.I0(dinb[203]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_14 
       (.I0(dinb[202]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_15 
       (.I0(dinb[201]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_16 
       (.I0(dinb[200]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_17 
       (.I0(ena),
        .I1(wea[25]),
        .I2(addra[12]),
        .I3(addra[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_18 
       (.I0(enb),
        .I1(web[25]),
        .I2(addrb[12]),
        .I3(addrb[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_2 
       (.I0(dina[206]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_3 
       (.I0(dina[205]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_4 
       (.I0(dina[204]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_5 
       (.I0(dina[203]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_6 
       (.I0(dina[202]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_7 
       (.I0(dina[201]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_8 
       (.I0(dina[200]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_9 
       (.I0(dinb[207]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_2_i_9_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_139 }),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_i_1 
       (.I0(ena),
        .I1(wea[26]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_i_2 
       (.I0(enb),
        .I1(web[26]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTA.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTB.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "4096" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_139 }),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_0_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_i_1 
       (.I0(ena),
        .I1(wea[26]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_i_2 
       (.I0(enb),
        .I1(web[26]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTA.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTB.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "8192" *) 
  (* bram_addr_end = "12287" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_DOUTADOUT_UNCONNECTED [31:8],douta[215:208]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_DOUTBDOUT_UNCONNECTED [31:8],doutb[215:208]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_17_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_18_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_1 
       (.I0(dina[215]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_10 
       (.I0(dinb[214]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_11 
       (.I0(dinb[213]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_12 
       (.I0(dinb[212]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_13 
       (.I0(dinb[211]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_14 
       (.I0(dinb[210]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_15 
       (.I0(dinb[209]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_16 
       (.I0(dinb[208]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_17 
       (.I0(ena),
        .I1(wea[26]),
        .I2(addra[12]),
        .I3(addra[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_18 
       (.I0(enb),
        .I1(web[26]),
        .I2(addrb[12]),
        .I3(addrb[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_2 
       (.I0(dina[214]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_3 
       (.I0(dina[213]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_4 
       (.I0(dina[212]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_5 
       (.I0(dina[211]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_6 
       (.I0(dina[210]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_7 
       (.I0(dina[209]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_8 
       (.I0(dina[208]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_9 
       (.I0(dinb[215]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_2_i_9_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_139 }),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_i_1 
       (.I0(ena),
        .I1(wea[27]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_i_2 
       (.I0(enb),
        .I1(web[27]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTA.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTB.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "4096" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_139 }),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_0_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_i_1 
       (.I0(ena),
        .I1(wea[27]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_i_2 
       (.I0(enb),
        .I1(web[27]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTA.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTB.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "8192" *) 
  (* bram_addr_end = "12287" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_DOUTADOUT_UNCONNECTED [31:8],douta[223:216]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_DOUTBDOUT_UNCONNECTED [31:8],doutb[223:216]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_17_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_18_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_1 
       (.I0(dina[223]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_10 
       (.I0(dinb[222]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_11 
       (.I0(dinb[221]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_12 
       (.I0(dinb[220]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_13 
       (.I0(dinb[219]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_14 
       (.I0(dinb[218]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_15 
       (.I0(dinb[217]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_16 
       (.I0(dinb[216]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_17 
       (.I0(ena),
        .I1(wea[27]),
        .I2(addra[12]),
        .I3(addra[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_18 
       (.I0(enb),
        .I1(web[27]),
        .I2(addrb[12]),
        .I3(addrb[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_2 
       (.I0(dina[222]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_3 
       (.I0(dina[221]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_4 
       (.I0(dina[220]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_5 
       (.I0(dina[219]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_6 
       (.I0(dina[218]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_7 
       (.I0(dina[217]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_8 
       (.I0(dina[216]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_9 
       (.I0(dinb[223]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_2_i_9_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_139 }),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_i_1 
       (.I0(ena),
        .I1(wea[28]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_i_2 
       (.I0(enb),
        .I1(web[28]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTA.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTB.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "4096" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_139 }),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_0_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_i_1 
       (.I0(ena),
        .I1(wea[28]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_i_2 
       (.I0(enb),
        .I1(web[28]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTA.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTB.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "8192" *) 
  (* bram_addr_end = "12287" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_DOUTADOUT_UNCONNECTED [31:8],douta[231:224]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_DOUTBDOUT_UNCONNECTED [31:8],doutb[231:224]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_17_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_18_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_1 
       (.I0(dina[231]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_10 
       (.I0(dinb[230]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_11 
       (.I0(dinb[229]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_12 
       (.I0(dinb[228]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_13 
       (.I0(dinb[227]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_14 
       (.I0(dinb[226]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_15 
       (.I0(dinb[225]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_16 
       (.I0(dinb[224]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_17 
       (.I0(ena),
        .I1(wea[28]),
        .I2(addra[12]),
        .I3(addra[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_18 
       (.I0(enb),
        .I1(web[28]),
        .I2(addrb[12]),
        .I3(addrb[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_2 
       (.I0(dina[230]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_3 
       (.I0(dina[229]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_4 
       (.I0(dina[228]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_5 
       (.I0(dina[227]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_6 
       (.I0(dina[226]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_7 
       (.I0(dina[225]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_8 
       (.I0(dina[224]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_9 
       (.I0(dinb[231]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_2_i_9_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_139 }),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_i_1 
       (.I0(ena),
        .I1(wea[29]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_i_2 
       (.I0(enb),
        .I1(web[29]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTA.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTB.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "4096" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_139 }),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_0_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_i_1 
       (.I0(ena),
        .I1(wea[29]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_i_2 
       (.I0(enb),
        .I1(web[29]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTA.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTB.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "8192" *) 
  (* bram_addr_end = "12287" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_DOUTADOUT_UNCONNECTED [31:8],douta[239:232]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_DOUTBDOUT_UNCONNECTED [31:8],doutb[239:232]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_17_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_18_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_1 
       (.I0(dina[239]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_10 
       (.I0(dinb[238]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_11 
       (.I0(dinb[237]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_12 
       (.I0(dinb[236]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_13 
       (.I0(dinb[235]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_14 
       (.I0(dinb[234]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_15 
       (.I0(dinb[233]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_16 
       (.I0(dinb[232]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_17 
       (.I0(ena),
        .I1(wea[29]),
        .I2(addra[12]),
        .I3(addra[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_18 
       (.I0(enb),
        .I1(web[29]),
        .I2(addrb[12]),
        .I3(addrb[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_2 
       (.I0(dina[238]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_3 
       (.I0(dina[237]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_4 
       (.I0(dina[236]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_5 
       (.I0(dina[235]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_6 
       (.I0(dina[234]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_7 
       (.I0(dina[233]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_8 
       (.I0(dina[232]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_9 
       (.I0(dinb[239]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_2_i_9_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_139 }),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_i_1 
       (.I0(ena),
        .I1(wea[2]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_i_2 
       (.I0(enb),
        .I1(web[2]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTA.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTB.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "4096" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_139 }),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_0_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_i_1 
       (.I0(ena),
        .I1(wea[2]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_i_2 
       (.I0(enb),
        .I1(web[2]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTA.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTB.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "8192" *) 
  (* bram_addr_end = "12287" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_DOUTADOUT_UNCONNECTED [31:8],douta[23:16]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_DOUTBDOUT_UNCONNECTED [31:8],doutb[23:16]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_17_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_18_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_1 
       (.I0(dina[23]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_10 
       (.I0(dinb[22]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_11 
       (.I0(dinb[21]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_12 
       (.I0(dinb[20]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_13 
       (.I0(dinb[19]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_14 
       (.I0(dinb[18]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_15 
       (.I0(dinb[17]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_16 
       (.I0(dinb[16]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_17 
       (.I0(ena),
        .I1(wea[2]),
        .I2(addra[12]),
        .I3(addra[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_18 
       (.I0(enb),
        .I1(web[2]),
        .I2(addrb[12]),
        .I3(addrb[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_2 
       (.I0(dina[22]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_3 
       (.I0(dina[21]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_4 
       (.I0(dina[20]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_5 
       (.I0(dina[19]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_6 
       (.I0(dina[18]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_7 
       (.I0(dina[17]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_8 
       (.I0(dina[16]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_9 
       (.I0(dinb[23]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2_i_9_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_139 }),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_i_1 
       (.I0(ena),
        .I1(wea[30]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_i_2 
       (.I0(enb),
        .I1(web[30]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTA.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTB.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "4096" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_139 }),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_0_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_i_1 
       (.I0(ena),
        .I1(wea[30]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_i_2 
       (.I0(enb),
        .I1(web[30]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTA.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTB.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "8192" *) 
  (* bram_addr_end = "12287" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_DOUTADOUT_UNCONNECTED [31:8],douta[247:240]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_DOUTBDOUT_UNCONNECTED [31:8],doutb[247:240]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_17_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_18_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_1 
       (.I0(dina[247]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_10 
       (.I0(dinb[246]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_11 
       (.I0(dinb[245]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_12 
       (.I0(dinb[244]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_13 
       (.I0(dinb[243]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_14 
       (.I0(dinb[242]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_15 
       (.I0(dinb[241]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_16 
       (.I0(dinb[240]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_17 
       (.I0(ena),
        .I1(wea[30]),
        .I2(addra[12]),
        .I3(addra[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_18 
       (.I0(enb),
        .I1(web[30]),
        .I2(addrb[12]),
        .I3(addrb[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_2 
       (.I0(dina[246]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_3 
       (.I0(dina[245]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_4 
       (.I0(dina[244]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_5 
       (.I0(dina[243]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_6 
       (.I0(dina[242]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_7 
       (.I0(dina[241]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_8 
       (.I0(dina[240]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_9 
       (.I0(dinb[247]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_2_i_9_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_139 }),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_8_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_12_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_16_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_19_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_20_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_i_1 
       (.I0(ena),
        .I1(wea[31]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_i_2 
       (.I0(enb),
        .I1(web[31]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTA.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTB.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "4096" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_139 }),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_8_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_12_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_16_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_19_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_20_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_i_1 
       (.I0(ena),
        .I1(wea[31]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_i_2 
       (.I0(enb),
        .I1(web[31]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTA.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTB.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "8192" *) 
  (* bram_addr_end = "12287" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_8_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_12_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_16_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_19_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_20_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_DOUTADOUT_UNCONNECTED [31:8],douta[255:248]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_DOUTBDOUT_UNCONNECTED [31:8],doutb[255:248]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_21_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_21_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_21_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_21_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_22_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_22_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_22_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_22_n_0 }));
  LUT2 #(
    .INIT(4'hB)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_1 
       (.I0(addra[12]),
        .I1(addra[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_10 
       (.I0(dina[250]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_11 
       (.I0(dina[249]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_12 
       (.I0(dina[248]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_13 
       (.I0(dinb[255]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_14 
       (.I0(dinb[254]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_15 
       (.I0(dinb[253]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_16 
       (.I0(dinb[252]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_17 
       (.I0(dinb[251]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_18 
       (.I0(dinb[250]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_19 
       (.I0(dinb[249]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_19_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_2 
       (.I0(addrb[12]),
        .I1(addrb[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_20 
       (.I0(dinb[248]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_21 
       (.I0(ena),
        .I1(wea[31]),
        .I2(addra[12]),
        .I3(addra[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_22 
       (.I0(enb),
        .I1(web[31]),
        .I2(addrb[12]),
        .I3(addrb[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_3 
       (.I0(ena),
        .I1(addra[12]),
        .I2(addra[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_4 
       (.I0(enb),
        .I1(addrb[12]),
        .I2(addrb[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_5 
       (.I0(dina[255]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_6 
       (.I0(dina[254]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_7 
       (.I0(dina[253]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_8 
       (.I0(dina[252]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_9 
       (.I0(dina[251]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_9_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_139 }),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_i_1 
       (.I0(ena),
        .I1(wea[3]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_i_2 
       (.I0(enb),
        .I1(web[3]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTA.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTB.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "4096" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_139 }),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_0_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_i_1 
       (.I0(ena),
        .I1(wea[3]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_i_2 
       (.I0(enb),
        .I1(web[3]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTA.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTB.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "8192" *) 
  (* bram_addr_end = "12287" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_DOUTADOUT_UNCONNECTED [31:8],douta[31:24]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_DOUTBDOUT_UNCONNECTED [31:8],doutb[31:24]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_17_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_18_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_1 
       (.I0(dina[31]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_10 
       (.I0(dinb[30]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_11 
       (.I0(dinb[29]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_12 
       (.I0(dinb[28]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_13 
       (.I0(dinb[27]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_14 
       (.I0(dinb[26]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_15 
       (.I0(dinb[25]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_16 
       (.I0(dinb[24]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_17 
       (.I0(ena),
        .I1(wea[3]),
        .I2(addra[12]),
        .I3(addra[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_18 
       (.I0(enb),
        .I1(web[3]),
        .I2(addrb[12]),
        .I3(addrb[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_2 
       (.I0(dina[30]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_3 
       (.I0(dina[29]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_4 
       (.I0(dina[28]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_5 
       (.I0(dina[27]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_6 
       (.I0(dina[26]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_7 
       (.I0(dina[25]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_8 
       (.I0(dina[24]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_9 
       (.I0(dinb[31]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2_i_9_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_139 }),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_i_1 
       (.I0(ena),
        .I1(wea[4]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_i_2 
       (.I0(enb),
        .I1(web[4]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTA.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTB.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "4096" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_139 }),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_0_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_i_1 
       (.I0(ena),
        .I1(wea[4]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_i_2 
       (.I0(enb),
        .I1(web[4]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTA.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTB.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "8192" *) 
  (* bram_addr_end = "12287" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_DOUTADOUT_UNCONNECTED [31:8],douta[39:32]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_DOUTBDOUT_UNCONNECTED [31:8],doutb[39:32]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_17_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_18_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_1 
       (.I0(dina[39]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_10 
       (.I0(dinb[38]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_11 
       (.I0(dinb[37]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_12 
       (.I0(dinb[36]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_13 
       (.I0(dinb[35]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_14 
       (.I0(dinb[34]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_15 
       (.I0(dinb[33]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_16 
       (.I0(dinb[32]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_17 
       (.I0(ena),
        .I1(wea[4]),
        .I2(addra[12]),
        .I3(addra[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_18 
       (.I0(enb),
        .I1(web[4]),
        .I2(addrb[12]),
        .I3(addrb[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_2 
       (.I0(dina[38]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_3 
       (.I0(dina[37]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_4 
       (.I0(dina[36]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_5 
       (.I0(dina[35]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_6 
       (.I0(dina[34]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_7 
       (.I0(dina[33]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_8 
       (.I0(dina[32]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_9 
       (.I0(dinb[39]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_2_i_9_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_139 }),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_i_1 
       (.I0(ena),
        .I1(wea[5]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_i_2 
       (.I0(enb),
        .I1(web[5]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTA.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTB.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "4096" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_139 }),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_i_1 
       (.I0(ena),
        .I1(wea[5]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_i_2 
       (.I0(enb),
        .I1(web[5]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTA.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTB.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "8192" *) 
  (* bram_addr_end = "12287" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_DOUTADOUT_UNCONNECTED [31:8],douta[47:40]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_DOUTBDOUT_UNCONNECTED [31:8],doutb[47:40]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_17_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_18_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_1 
       (.I0(dina[47]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_10 
       (.I0(dinb[46]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_11 
       (.I0(dinb[45]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_12 
       (.I0(dinb[44]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_13 
       (.I0(dinb[43]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_14 
       (.I0(dinb[42]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_15 
       (.I0(dinb[41]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_16 
       (.I0(dinb[40]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_17 
       (.I0(ena),
        .I1(wea[5]),
        .I2(addra[12]),
        .I3(addra[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_18 
       (.I0(enb),
        .I1(web[5]),
        .I2(addrb[12]),
        .I3(addrb[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_2 
       (.I0(dina[46]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_3 
       (.I0(dina[45]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_4 
       (.I0(dina[44]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_5 
       (.I0(dina[43]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_6 
       (.I0(dina[42]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_7 
       (.I0(dina[41]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_8 
       (.I0(dina[40]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_9 
       (.I0(dinb[47]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2_i_9_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_139 }),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_i_1 
       (.I0(ena),
        .I1(wea[6]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_i_2 
       (.I0(enb),
        .I1(web[6]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTA.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTB.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "4096" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_139 }),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_0_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_i_1 
       (.I0(ena),
        .I1(wea[6]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_i_2 
       (.I0(enb),
        .I1(web[6]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTA.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTB.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "8192" *) 
  (* bram_addr_end = "12287" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_DOUTADOUT_UNCONNECTED [31:8],douta[55:48]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_DOUTBDOUT_UNCONNECTED [31:8],doutb[55:48]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_17_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_18_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_1 
       (.I0(dina[55]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_10 
       (.I0(dinb[54]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_11 
       (.I0(dinb[53]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_12 
       (.I0(dinb[52]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_13 
       (.I0(dinb[51]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_14 
       (.I0(dinb[50]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_15 
       (.I0(dinb[49]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_16 
       (.I0(dinb[48]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_17 
       (.I0(ena),
        .I1(wea[6]),
        .I2(addra[12]),
        .I3(addra[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_18 
       (.I0(enb),
        .I1(web[6]),
        .I2(addrb[12]),
        .I3(addrb[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_2 
       (.I0(dina[54]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_3 
       (.I0(dina[53]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_4 
       (.I0(dina[52]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_5 
       (.I0(dina[51]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_6 
       (.I0(dina[50]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_7 
       (.I0(dina[49]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_8 
       (.I0(dina[48]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_9 
       (.I0(dinb[55]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_2_i_9_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_139 }),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_i_1 
       (.I0(ena),
        .I1(wea[7]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_i_2 
       (.I0(enb),
        .I1(web[7]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTA.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTB.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "4096" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_139 }),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_0_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_i_1 
       (.I0(ena),
        .I1(wea[7]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_i_2 
       (.I0(enb),
        .I1(web[7]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTA.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTB.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "8192" *) 
  (* bram_addr_end = "12287" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_DOUTADOUT_UNCONNECTED [31:8],douta[63:56]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_DOUTBDOUT_UNCONNECTED [31:8],doutb[63:56]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_17_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_18_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_1 
       (.I0(dina[63]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_10 
       (.I0(dinb[62]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_11 
       (.I0(dinb[61]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_12 
       (.I0(dinb[60]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_13 
       (.I0(dinb[59]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_14 
       (.I0(dinb[58]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_15 
       (.I0(dinb[57]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_16 
       (.I0(dinb[56]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_17 
       (.I0(ena),
        .I1(wea[7]),
        .I2(addra[12]),
        .I3(addra[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_18 
       (.I0(enb),
        .I1(web[7]),
        .I2(addrb[12]),
        .I3(addrb[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_2 
       (.I0(dina[62]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_3 
       (.I0(dina[61]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_4 
       (.I0(dina[60]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_5 
       (.I0(dina[59]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_6 
       (.I0(dina[58]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_7 
       (.I0(dina[57]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_8 
       (.I0(dina[56]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_9 
       (.I0(dinb[63]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_2_i_9_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_139 }),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_i_1 
       (.I0(ena),
        .I1(wea[8]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_i_2 
       (.I0(enb),
        .I1(web[8]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTA.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTB.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "4096" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_139 }),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_0_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_i_1 
       (.I0(ena),
        .I1(wea[8]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_i_2 
       (.I0(enb),
        .I1(web[8]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTA.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTB.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "8192" *) 
  (* bram_addr_end = "12287" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_DOUTADOUT_UNCONNECTED [31:8],douta[71:64]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_DOUTBDOUT_UNCONNECTED [31:8],doutb[71:64]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_17_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_18_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_1 
       (.I0(dina[71]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_10 
       (.I0(dinb[70]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_11 
       (.I0(dinb[69]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_12 
       (.I0(dinb[68]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_13 
       (.I0(dinb[67]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_14 
       (.I0(dinb[66]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_15 
       (.I0(dinb[65]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_16 
       (.I0(dinb[64]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_17 
       (.I0(ena),
        .I1(wea[8]),
        .I2(addra[12]),
        .I3(addra[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_18 
       (.I0(enb),
        .I1(web[8]),
        .I2(addrb[12]),
        .I3(addrb[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_2 
       (.I0(dina[70]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_3 
       (.I0(dina[69]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_4 
       (.I0(dina[68]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_5 
       (.I0(dina[67]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_6 
       (.I0(dina[66]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_7 
       (.I0(dina[65]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_8 
       (.I0(dina[64]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_9 
       (.I0(dinb[71]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_2_i_9_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_139 }),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_0_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_i_1 
       (.I0(ena),
        .I1(wea[9]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_i_2 
       (.I0(enb),
        .I1(web[9]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTA.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTB.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "4096" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_CASDOUTA_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_35 }),
        .CASDOUTB({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_CASDOUTB_UNCONNECTED [31:8],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_67 }),
        .CASDOUTPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_135 }),
        .CASDOUTPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_139 }),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_0_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_0 ),
        .CASOUTSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_i_1 
       (.I0(ena),
        .I1(wea[9]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_i_2 
       (.I0(enb),
        .I1(web[9]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTA.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTB.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "8192" *) 
  (* bram_addr_end = "12287" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_28 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_29 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_30 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_31 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_32 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_33 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_34 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_35 }),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_60 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_61 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_62 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_63 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_64 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_65 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_66 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_67 }),
        .CASDINPA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_132 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_133 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_134 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_135 }),
        .CASDINPB({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_136 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_137 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_138 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_139 }),
        .CASDOMUXA(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_1_n_0 ),
        .CASDOMUXB(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_2_n_0 ),
        .CASDOMUXEN_A(ena),
        .CASDOMUXEN_B(enb),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_0 ),
        .CASINSBITERR(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_8_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_16_n_0 }),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_DOUTADOUT_UNCONNECTED [31:8],douta[79:72]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_DOUTBDOUT_UNCONNECTED [31:8],doutb[79:72]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_3_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2_i_4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_17_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_18_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_1 
       (.I0(dina[79]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_10 
       (.I0(dinb[78]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_11 
       (.I0(dinb[77]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_12 
       (.I0(dinb[76]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_13 
       (.I0(dinb[75]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_14 
       (.I0(dinb[74]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_15 
       (.I0(dinb[73]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_16 
       (.I0(dinb[72]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_17 
       (.I0(ena),
        .I1(wea[9]),
        .I2(addra[12]),
        .I3(addra[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_18 
       (.I0(enb),
        .I1(web[9]),
        .I2(addrb[12]),
        .I3(addrb[13]),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_2 
       (.I0(dina[78]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_3 
       (.I0(dina[77]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_4 
       (.I0(dina[76]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_5 
       (.I0(dina[75]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_6 
       (.I0(dina[74]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_7 
       (.I0(dina[73]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_8 
       (.I0(dina[72]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_9 
       (.I0(dinb[79]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_2_i_9_n_0 ));
endmodule

(* ADDR_WIDTH_A = "11" *) (* ADDR_WIDTH_B = "11" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "8" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CLOCKING_MODE = "0" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "0" *) 
(* MEMORY_SIZE = "512000" *) (* MEMORY_TYPE = "2" *) (* MESSAGE_CONTROL = "0" *) 
(* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "1" *) (* P_ENABLE_BYTE_WRITE_B = "1" *) (* P_MAX_DEPTH_DATA = "2000" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) (* P_MIN_WIDTH_DATA = "256" *) 
(* P_MIN_WIDTH_DATA_A = "256" *) (* P_MIN_WIDTH_DATA_B = "256" *) (* P_MIN_WIDTH_DATA_ECC = "256" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "256" *) (* P_NUM_COLS_WRITE_A = "32" *) 
(* P_NUM_COLS_WRITE_B = "32" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "yes" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "11" *) (* P_WIDTH_ADDR_READ_B = "11" *) 
(* P_WIDTH_ADDR_WRITE_A = "11" *) (* P_WIDTH_ADDR_WRITE_B = "11" *) (* P_WIDTH_COL_WRITE_A = "8" *) 
(* P_WIDTH_COL_WRITE_B = "8" *) (* READ_DATA_WIDTH_A = "256" *) (* READ_DATA_WIDTH_B = "256" *) 
(* READ_LATENCY_A = "1" *) (* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "0" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "256" *) 
(* WRITE_DATA_WIDTH_B = "256" *) (* WRITE_MODE_A = "1" *) (* WRITE_MODE_B = "1" *) 
(* XPM_MODULE = "TRUE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [31:0]wea;
  input [10:0]addra;
  input [255:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [255:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [31:0]web;
  input [10:0]addrb;
  input [255:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [255:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire [255:0]dina;
  wire [255:0]dinb;
  wire [255:0]douta;
  wire [255:0]doutb;
  wire ena;
  wire enb;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_19_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_20_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_19_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_20_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_19_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_20_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_19_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_20_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_19_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_20_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_19_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_20_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_19_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_20_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_19_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_20_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_19_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_20_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_19_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_20_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_19_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_20_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_19_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_20_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_19_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_20_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_19_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_20_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_19_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_20_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_9_n_0 ;
  wire sleep;
  wire [31:0]wea;
  wire [31:0]web;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTPB_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DINADIN_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DINBDIN_UNCONNECTED ;
  wire [3:2]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DINPADINP_UNCONNECTED ;
  wire [3:2]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DINPBDINP_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DOUTADOUT_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTPB_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DINADIN_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DINBDIN_UNCONNECTED ;
  wire [3:2]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DINPADINP_UNCONNECTED ;
  wire [3:2]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DINPBDINP_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DOUTADOUT_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_CASDOUTPB_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_DINADIN_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_DINBDIN_UNCONNECTED ;
  wire [3:2]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_DINPADINP_UNCONNECTED ;
  wire [3:2]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_DINPBDINP_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_DOUTADOUT_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_CASDOUTPB_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_DINADIN_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_DINBDIN_UNCONNECTED ;
  wire [3:2]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_DINPADINP_UNCONNECTED ;
  wire [3:2]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_DINPBDINP_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_DOUTADOUT_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_CASDOUTPB_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_DINADIN_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_DINBDIN_UNCONNECTED ;
  wire [3:2]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_DINPADINP_UNCONNECTED ;
  wire [3:2]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_DINPBDINP_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_DOUTADOUT_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_CASDOUTPB_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_DINADIN_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_DINBDIN_UNCONNECTED ;
  wire [3:2]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_DINPADINP_UNCONNECTED ;
  wire [3:2]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_DINPBDINP_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_DOUTADOUT_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_CASDOUTPB_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_DINADIN_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_DINBDIN_UNCONNECTED ;
  wire [3:2]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_DINPADINP_UNCONNECTED ;
  wire [3:2]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_DINPBDINP_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_DOUTADOUT_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_CASDOUTPB_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_DINADIN_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_DINBDIN_UNCONNECTED ;
  wire [3:2]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_DINPADINP_UNCONNECTED ;
  wire [3:2]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_DINPBDINP_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_DOUTADOUT_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTPB_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DINADIN_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DINBDIN_UNCONNECTED ;
  wire [3:2]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DINPADINP_UNCONNECTED ;
  wire [3:2]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DINPBDINP_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DOUTADOUT_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_CASDOUTPB_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_DINADIN_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_DINBDIN_UNCONNECTED ;
  wire [3:2]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_DINPADINP_UNCONNECTED ;
  wire [3:2]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_DINPBDINP_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_DOUTADOUT_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_CASDOUTPB_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_DINADIN_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_DINBDIN_UNCONNECTED ;
  wire [3:2]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_DINPADINP_UNCONNECTED ;
  wire [3:2]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_DINPBDINP_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_DOUTADOUT_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_CASDOUTPB_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_DINADIN_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_DINBDIN_UNCONNECTED ;
  wire [3:2]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_DINPADINP_UNCONNECTED ;
  wire [3:2]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_DINPBDINP_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_DOUTADOUT_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_CASDOUTPB_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_DINADIN_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_DINBDIN_UNCONNECTED ;
  wire [3:2]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_DINPADINP_UNCONNECTED ;
  wire [3:2]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_DINPBDINP_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_DOUTADOUT_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_CASDOUTPB_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_DINADIN_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_DINBDIN_UNCONNECTED ;
  wire [3:2]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_DINPADINP_UNCONNECTED ;
  wire [3:2]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_DINPBDINP_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_DOUTADOUT_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_CASDOUTPB_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_DINADIN_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_DINBDIN_UNCONNECTED ;
  wire [3:2]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_DINPADINP_UNCONNECTED ;
  wire [3:2]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_DINPBDINP_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_DOUTADOUT_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_CASDOUTPB_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_DINADIN_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_DINBDIN_UNCONNECTED ;
  wire [3:2]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_DINPADINP_UNCONNECTED ;
  wire [3:2]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_DINPBDINP_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_DOUTADOUT_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_RDADDRECC_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "15" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "15" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "512000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DBITERR_UNCONNECTED ),
        .DINADIN({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DINADIN_UNCONNECTED [31:16],dina[15:0]}),
        .DINBDIN({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DINBDIN_UNCONNECTED [31:16],dinb[15:0]}),
        .DINPADINP({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DINPADINP_UNCONNECTED [3:2],1'b0,1'b0}),
        .DINPBDINP({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DINPBDINP_UNCONNECTED [3:2],1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DOUTADOUT_UNCONNECTED [31:16],douta[15:0]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DOUTBDOUT_UNCONNECTED [31:16],doutb[15:0]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ena),
        .ENBWREN(enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_2_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_4_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_1 
       (.I0(wea[1]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_2 
       (.I0(wea[0]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_3 
       (.I0(web[1]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_4 
       (.I0(web[0]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_4_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "16" *) 
  (* \MEM.PORTA.DATA_MSB  = "31" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "16" *) 
  (* \MEM.PORTB.DATA_MSB  = "31" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "512000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "16" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DBITERR_UNCONNECTED ),
        .DINADIN({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DINADIN_UNCONNECTED [31:16],dina[31:16]}),
        .DINBDIN({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DINBDIN_UNCONNECTED [31:16],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_8_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_16_n_0 }),
        .DINPADINP({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DINPADINP_UNCONNECTED [3:2],1'b0,1'b0}),
        .DINPBDINP({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DINPBDINP_UNCONNECTED [3:2],1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DOUTADOUT_UNCONNECTED [31:16],douta[31:16]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DOUTBDOUT_UNCONNECTED [31:16],doutb[31:16]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ena),
        .ENBWREN(enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_18_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_19_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_20_n_0 }));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "160" *) 
  (* \MEM.PORTA.DATA_MSB  = "175" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "160" *) 
  (* \MEM.PORTB.DATA_MSB  = "175" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "512000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "160" *) 
  (* bram_slice_end = "175" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_DBITERR_UNCONNECTED ),
        .DINADIN({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_DINADIN_UNCONNECTED [31:16],dina[175:160]}),
        .DINBDIN({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_DINBDIN_UNCONNECTED [31:16],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_8_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_16_n_0 }),
        .DINPADINP({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_DINPADINP_UNCONNECTED [3:2],1'b0,1'b0}),
        .DINPBDINP({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_DINPBDINP_UNCONNECTED [3:2],1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_DOUTADOUT_UNCONNECTED [31:16],douta[175:160]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_DOUTBDOUT_UNCONNECTED [31:16],doutb[175:160]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ena),
        .ENBWREN(enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_18_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_19_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_20_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_1 
       (.I0(dinb[175]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_10 
       (.I0(dinb[166]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_11 
       (.I0(dinb[165]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_12 
       (.I0(dinb[164]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_13 
       (.I0(dinb[163]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_14 
       (.I0(dinb[162]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_15 
       (.I0(dinb[161]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_16 
       (.I0(dinb[160]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_17 
       (.I0(wea[21]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_18 
       (.I0(wea[20]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_19 
       (.I0(web[21]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_2 
       (.I0(dinb[174]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_20 
       (.I0(web[20]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_3 
       (.I0(dinb[173]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_4 
       (.I0(dinb[172]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_5 
       (.I0(dinb[171]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_6 
       (.I0(dinb[170]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_7 
       (.I0(dinb[169]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_8 
       (.I0(dinb[168]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_9 
       (.I0(dinb[167]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_i_9_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "176" *) 
  (* \MEM.PORTA.DATA_MSB  = "191" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "176" *) 
  (* \MEM.PORTB.DATA_MSB  = "191" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "512000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "176" *) 
  (* bram_slice_end = "191" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_DBITERR_UNCONNECTED ),
        .DINADIN({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_DINADIN_UNCONNECTED [31:16],dina[191:176]}),
        .DINBDIN({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_DINBDIN_UNCONNECTED [31:16],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_8_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_16_n_0 }),
        .DINPADINP({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_DINPADINP_UNCONNECTED [3:2],1'b0,1'b0}),
        .DINPBDINP({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_DINPBDINP_UNCONNECTED [3:2],1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_DOUTADOUT_UNCONNECTED [31:16],douta[191:176]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_DOUTBDOUT_UNCONNECTED [31:16],doutb[191:176]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ena),
        .ENBWREN(enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_18_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_19_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_20_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_1 
       (.I0(dinb[191]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_10 
       (.I0(dinb[182]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_11 
       (.I0(dinb[181]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_12 
       (.I0(dinb[180]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_13 
       (.I0(dinb[179]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_14 
       (.I0(dinb[178]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_15 
       (.I0(dinb[177]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_16 
       (.I0(dinb[176]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_17 
       (.I0(wea[23]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_18 
       (.I0(wea[22]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_19 
       (.I0(web[23]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_2 
       (.I0(dinb[190]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_20 
       (.I0(web[22]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_3 
       (.I0(dinb[189]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_4 
       (.I0(dinb[188]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_5 
       (.I0(dinb[187]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_6 
       (.I0(dinb[186]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_7 
       (.I0(dinb[185]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_8 
       (.I0(dinb[184]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_9 
       (.I0(dinb[183]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_i_9_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "192" *) 
  (* \MEM.PORTA.DATA_MSB  = "207" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "192" *) 
  (* \MEM.PORTB.DATA_MSB  = "207" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "512000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "192" *) 
  (* bram_slice_end = "207" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_DBITERR_UNCONNECTED ),
        .DINADIN({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_DINADIN_UNCONNECTED [31:16],dina[207:192]}),
        .DINBDIN({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_DINBDIN_UNCONNECTED [31:16],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_8_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_16_n_0 }),
        .DINPADINP({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_DINPADINP_UNCONNECTED [3:2],1'b0,1'b0}),
        .DINPBDINP({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_DINPBDINP_UNCONNECTED [3:2],1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_DOUTADOUT_UNCONNECTED [31:16],douta[207:192]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_DOUTBDOUT_UNCONNECTED [31:16],doutb[207:192]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ena),
        .ENBWREN(enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_18_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_19_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_20_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_1 
       (.I0(dinb[207]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_10 
       (.I0(dinb[198]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_11 
       (.I0(dinb[197]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_12 
       (.I0(dinb[196]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_13 
       (.I0(dinb[195]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_14 
       (.I0(dinb[194]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_15 
       (.I0(dinb[193]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_16 
       (.I0(dinb[192]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_17 
       (.I0(wea[25]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_18 
       (.I0(wea[24]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_19 
       (.I0(web[25]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_2 
       (.I0(dinb[206]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_20 
       (.I0(web[24]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_3 
       (.I0(dinb[205]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_4 
       (.I0(dinb[204]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_5 
       (.I0(dinb[203]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_6 
       (.I0(dinb[202]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_7 
       (.I0(dinb[201]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_8 
       (.I0(dinb[200]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_9 
       (.I0(dinb[199]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_i_9_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "208" *) 
  (* \MEM.PORTA.DATA_MSB  = "223" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "208" *) 
  (* \MEM.PORTB.DATA_MSB  = "223" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "512000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "208" *) 
  (* bram_slice_end = "223" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_DBITERR_UNCONNECTED ),
        .DINADIN({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_DINADIN_UNCONNECTED [31:16],dina[223:208]}),
        .DINBDIN({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_DINBDIN_UNCONNECTED [31:16],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_8_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_16_n_0 }),
        .DINPADINP({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_DINPADINP_UNCONNECTED [3:2],1'b0,1'b0}),
        .DINPBDINP({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_DINPBDINP_UNCONNECTED [3:2],1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_DOUTADOUT_UNCONNECTED [31:16],douta[223:208]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_DOUTBDOUT_UNCONNECTED [31:16],doutb[223:208]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ena),
        .ENBWREN(enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_18_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_19_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_20_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_1 
       (.I0(dinb[223]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_10 
       (.I0(dinb[214]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_11 
       (.I0(dinb[213]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_12 
       (.I0(dinb[212]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_13 
       (.I0(dinb[211]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_14 
       (.I0(dinb[210]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_15 
       (.I0(dinb[209]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_16 
       (.I0(dinb[208]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_17 
       (.I0(wea[27]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_18 
       (.I0(wea[26]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_19 
       (.I0(web[27]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_2 
       (.I0(dinb[222]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_20 
       (.I0(web[26]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_3 
       (.I0(dinb[221]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_4 
       (.I0(dinb[220]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_5 
       (.I0(dinb[219]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_6 
       (.I0(dinb[218]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_7 
       (.I0(dinb[217]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_8 
       (.I0(dinb[216]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_9 
       (.I0(dinb[215]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_i_9_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "224" *) 
  (* \MEM.PORTA.DATA_MSB  = "239" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "224" *) 
  (* \MEM.PORTB.DATA_MSB  = "239" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "512000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "224" *) 
  (* bram_slice_end = "239" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_DBITERR_UNCONNECTED ),
        .DINADIN({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_DINADIN_UNCONNECTED [31:16],dina[239:224]}),
        .DINBDIN({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_DINBDIN_UNCONNECTED [31:16],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_8_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_16_n_0 }),
        .DINPADINP({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_DINPADINP_UNCONNECTED [3:2],1'b0,1'b0}),
        .DINPBDINP({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_DINPBDINP_UNCONNECTED [3:2],1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_DOUTADOUT_UNCONNECTED [31:16],douta[239:224]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_DOUTBDOUT_UNCONNECTED [31:16],doutb[239:224]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ena),
        .ENBWREN(enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_18_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_19_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_20_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_1 
       (.I0(dinb[239]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_10 
       (.I0(dinb[230]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_11 
       (.I0(dinb[229]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_12 
       (.I0(dinb[228]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_13 
       (.I0(dinb[227]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_14 
       (.I0(dinb[226]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_15 
       (.I0(dinb[225]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_16 
       (.I0(dinb[224]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_17 
       (.I0(wea[29]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_18 
       (.I0(wea[28]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_19 
       (.I0(web[29]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_2 
       (.I0(dinb[238]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_20 
       (.I0(web[28]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_3 
       (.I0(dinb[237]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_4 
       (.I0(dinb[236]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_5 
       (.I0(dinb[235]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_6 
       (.I0(dinb[234]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_7 
       (.I0(dinb[233]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_8 
       (.I0(dinb[232]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_9 
       (.I0(dinb[231]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_i_9_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "240" *) 
  (* \MEM.PORTA.DATA_MSB  = "255" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "240" *) 
  (* \MEM.PORTB.DATA_MSB  = "255" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "512000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "240" *) 
  (* bram_slice_end = "255" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_DBITERR_UNCONNECTED ),
        .DINADIN({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_DINADIN_UNCONNECTED [31:16],dina[255:240]}),
        .DINBDIN({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_DINBDIN_UNCONNECTED [31:16],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_8_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_16_n_0 }),
        .DINPADINP({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_DINPADINP_UNCONNECTED [3:2],1'b0,1'b0}),
        .DINPBDINP({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_DINPBDINP_UNCONNECTED [3:2],1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_DOUTADOUT_UNCONNECTED [31:16],douta[255:240]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_DOUTBDOUT_UNCONNECTED [31:16],doutb[255:240]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ena),
        .ENBWREN(enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_18_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_19_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_20_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_1 
       (.I0(dinb[255]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_10 
       (.I0(dinb[246]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_11 
       (.I0(dinb[245]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_12 
       (.I0(dinb[244]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_13 
       (.I0(dinb[243]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_14 
       (.I0(dinb[242]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_15 
       (.I0(dinb[241]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_16 
       (.I0(dinb[240]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_17 
       (.I0(wea[31]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_18 
       (.I0(wea[30]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_19 
       (.I0(web[31]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_2 
       (.I0(dinb[254]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_20 
       (.I0(web[30]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_3 
       (.I0(dinb[253]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_4 
       (.I0(dinb[252]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_5 
       (.I0(dinb[251]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_6 
       (.I0(dinb[250]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_7 
       (.I0(dinb[249]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_8 
       (.I0(dinb[248]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_9 
       (.I0(dinb[247]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_1 
       (.I0(dinb[31]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_10 
       (.I0(dinb[22]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_11 
       (.I0(dinb[21]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_12 
       (.I0(dinb[20]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_13 
       (.I0(dinb[19]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_14 
       (.I0(dinb[18]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_15 
       (.I0(dinb[17]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_16 
       (.I0(dinb[16]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_17 
       (.I0(wea[3]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_18 
       (.I0(wea[2]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_19 
       (.I0(web[3]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_2 
       (.I0(dinb[30]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_20 
       (.I0(web[2]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_3 
       (.I0(dinb[29]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_4 
       (.I0(dinb[28]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_5 
       (.I0(dinb[27]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_6 
       (.I0(dinb[26]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_7 
       (.I0(dinb[25]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_8 
       (.I0(dinb[24]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_9 
       (.I0(dinb[23]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_9_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "32" *) 
  (* \MEM.PORTA.DATA_MSB  = "47" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "32" *) 
  (* \MEM.PORTB.DATA_MSB  = "47" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "512000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "32" *) 
  (* bram_slice_end = "47" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DBITERR_UNCONNECTED ),
        .DINADIN({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DINADIN_UNCONNECTED [31:16],dina[47:32]}),
        .DINBDIN({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DINBDIN_UNCONNECTED [31:16],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_8_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_16_n_0 }),
        .DINPADINP({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DINPADINP_UNCONNECTED [3:2],1'b0,1'b0}),
        .DINPBDINP({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DINPBDINP_UNCONNECTED [3:2],1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DOUTADOUT_UNCONNECTED [31:16],douta[47:32]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DOUTBDOUT_UNCONNECTED [31:16],doutb[47:32]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ena),
        .ENBWREN(enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_18_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_19_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_20_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_1 
       (.I0(dinb[47]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_10 
       (.I0(dinb[38]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_11 
       (.I0(dinb[37]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_12 
       (.I0(dinb[36]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_13 
       (.I0(dinb[35]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_14 
       (.I0(dinb[34]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_15 
       (.I0(dinb[33]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_16 
       (.I0(dinb[32]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_17 
       (.I0(wea[5]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_18 
       (.I0(wea[4]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_19 
       (.I0(web[5]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_2 
       (.I0(dinb[46]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_20 
       (.I0(web[4]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_3 
       (.I0(dinb[45]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_4 
       (.I0(dinb[44]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_5 
       (.I0(dinb[43]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_6 
       (.I0(dinb[42]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_7 
       (.I0(dinb[41]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_8 
       (.I0(dinb[40]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_9 
       (.I0(dinb[39]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_9_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "48" *) 
  (* \MEM.PORTA.DATA_MSB  = "63" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "48" *) 
  (* \MEM.PORTB.DATA_MSB  = "63" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "512000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "48" *) 
  (* bram_slice_end = "63" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_DBITERR_UNCONNECTED ),
        .DINADIN({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_DINADIN_UNCONNECTED [31:16],dina[63:48]}),
        .DINBDIN({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_DINBDIN_UNCONNECTED [31:16],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_8_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_16_n_0 }),
        .DINPADINP({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_DINPADINP_UNCONNECTED [3:2],1'b0,1'b0}),
        .DINPBDINP({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_DINPBDINP_UNCONNECTED [3:2],1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_DOUTADOUT_UNCONNECTED [31:16],douta[63:48]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_DOUTBDOUT_UNCONNECTED [31:16],doutb[63:48]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ena),
        .ENBWREN(enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_18_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_19_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_20_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_1 
       (.I0(dinb[63]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_10 
       (.I0(dinb[54]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_11 
       (.I0(dinb[53]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_12 
       (.I0(dinb[52]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_13 
       (.I0(dinb[51]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_14 
       (.I0(dinb[50]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_15 
       (.I0(dinb[49]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_16 
       (.I0(dinb[48]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_17 
       (.I0(wea[7]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_18 
       (.I0(wea[6]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_19 
       (.I0(web[7]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_2 
       (.I0(dinb[62]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_20 
       (.I0(web[6]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_3 
       (.I0(dinb[61]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_4 
       (.I0(dinb[60]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_5 
       (.I0(dinb[59]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_6 
       (.I0(dinb[58]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_7 
       (.I0(dinb[57]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_8 
       (.I0(dinb[56]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_9 
       (.I0(dinb[55]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_9_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "64" *) 
  (* \MEM.PORTA.DATA_MSB  = "79" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "64" *) 
  (* \MEM.PORTB.DATA_MSB  = "79" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "512000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "64" *) 
  (* bram_slice_end = "79" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_DBITERR_UNCONNECTED ),
        .DINADIN({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_DINADIN_UNCONNECTED [31:16],dina[79:64]}),
        .DINBDIN({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_DINBDIN_UNCONNECTED [31:16],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_8_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_16_n_0 }),
        .DINPADINP({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_DINPADINP_UNCONNECTED [3:2],1'b0,1'b0}),
        .DINPBDINP({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_DINPBDINP_UNCONNECTED [3:2],1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_DOUTADOUT_UNCONNECTED [31:16],douta[79:64]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_DOUTBDOUT_UNCONNECTED [31:16],doutb[79:64]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ena),
        .ENBWREN(enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_18_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_19_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_20_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_1 
       (.I0(dinb[79]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_10 
       (.I0(dinb[70]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_11 
       (.I0(dinb[69]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_12 
       (.I0(dinb[68]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_13 
       (.I0(dinb[67]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_14 
       (.I0(dinb[66]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_15 
       (.I0(dinb[65]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_16 
       (.I0(dinb[64]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_17 
       (.I0(wea[9]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_18 
       (.I0(wea[8]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_19 
       (.I0(web[9]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_2 
       (.I0(dinb[78]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_20 
       (.I0(web[8]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_3 
       (.I0(dinb[77]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_4 
       (.I0(dinb[76]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_5 
       (.I0(dinb[75]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_6 
       (.I0(dinb[74]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_7 
       (.I0(dinb[73]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_8 
       (.I0(dinb[72]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_9 
       (.I0(dinb[71]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_i_9_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "80" *) 
  (* \MEM.PORTA.DATA_MSB  = "95" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "80" *) 
  (* \MEM.PORTB.DATA_MSB  = "95" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "512000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "80" *) 
  (* bram_slice_end = "95" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_DBITERR_UNCONNECTED ),
        .DINADIN({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_DINADIN_UNCONNECTED [31:16],dina[95:80]}),
        .DINBDIN({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_DINBDIN_UNCONNECTED [31:16],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_8_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_16_n_0 }),
        .DINPADINP({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_DINPADINP_UNCONNECTED [3:2],1'b0,1'b0}),
        .DINPBDINP({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_DINPBDINP_UNCONNECTED [3:2],1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_DOUTADOUT_UNCONNECTED [31:16],douta[95:80]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_DOUTBDOUT_UNCONNECTED [31:16],doutb[95:80]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ena),
        .ENBWREN(enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_18_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_19_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_20_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_1 
       (.I0(dinb[95]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_10 
       (.I0(dinb[86]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_11 
       (.I0(dinb[85]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_12 
       (.I0(dinb[84]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_13 
       (.I0(dinb[83]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_14 
       (.I0(dinb[82]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_15 
       (.I0(dinb[81]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_16 
       (.I0(dinb[80]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_17 
       (.I0(wea[11]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_18 
       (.I0(wea[10]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_19 
       (.I0(web[11]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_2 
       (.I0(dinb[94]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_20 
       (.I0(web[10]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_3 
       (.I0(dinb[93]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_4 
       (.I0(dinb[92]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_5 
       (.I0(dinb[91]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_6 
       (.I0(dinb[90]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_7 
       (.I0(dinb[89]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_8 
       (.I0(dinb[88]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_9 
       (.I0(dinb[87]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_i_9_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "96" *) 
  (* \MEM.PORTA.DATA_MSB  = "111" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "96" *) 
  (* \MEM.PORTB.DATA_MSB  = "111" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "512000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "96" *) 
  (* bram_slice_end = "111" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_DBITERR_UNCONNECTED ),
        .DINADIN({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_DINADIN_UNCONNECTED [31:16],dina[111:96]}),
        .DINBDIN({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_DINBDIN_UNCONNECTED [31:16],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_8_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_16_n_0 }),
        .DINPADINP({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_DINPADINP_UNCONNECTED [3:2],1'b0,1'b0}),
        .DINPBDINP({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_DINPBDINP_UNCONNECTED [3:2],1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_DOUTADOUT_UNCONNECTED [31:16],douta[111:96]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_DOUTBDOUT_UNCONNECTED [31:16],doutb[111:96]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ena),
        .ENBWREN(enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_18_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_19_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_20_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_1 
       (.I0(dinb[111]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_10 
       (.I0(dinb[102]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_11 
       (.I0(dinb[101]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_12 
       (.I0(dinb[100]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_13 
       (.I0(dinb[99]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_14 
       (.I0(dinb[98]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_15 
       (.I0(dinb[97]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_16 
       (.I0(dinb[96]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_17 
       (.I0(wea[13]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_18 
       (.I0(wea[12]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_19 
       (.I0(web[13]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_2 
       (.I0(dinb[110]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_20 
       (.I0(web[12]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_3 
       (.I0(dinb[109]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_4 
       (.I0(dinb[108]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_5 
       (.I0(dinb[107]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_6 
       (.I0(dinb[106]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_7 
       (.I0(dinb[105]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_8 
       (.I0(dinb[104]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_9 
       (.I0(dinb[103]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_i_9_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "112" *) 
  (* \MEM.PORTA.DATA_MSB  = "127" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "112" *) 
  (* \MEM.PORTB.DATA_MSB  = "127" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "512000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "112" *) 
  (* bram_slice_end = "127" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_DBITERR_UNCONNECTED ),
        .DINADIN({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_DINADIN_UNCONNECTED [31:16],dina[127:112]}),
        .DINBDIN({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_DINBDIN_UNCONNECTED [31:16],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_8_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_16_n_0 }),
        .DINPADINP({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_DINPADINP_UNCONNECTED [3:2],1'b0,1'b0}),
        .DINPBDINP({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_DINPBDINP_UNCONNECTED [3:2],1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_DOUTADOUT_UNCONNECTED [31:16],douta[127:112]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_DOUTBDOUT_UNCONNECTED [31:16],doutb[127:112]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ena),
        .ENBWREN(enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_18_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_19_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_20_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_1 
       (.I0(dinb[127]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_10 
       (.I0(dinb[118]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_11 
       (.I0(dinb[117]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_12 
       (.I0(dinb[116]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_13 
       (.I0(dinb[115]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_14 
       (.I0(dinb[114]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_15 
       (.I0(dinb[113]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_16 
       (.I0(dinb[112]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_17 
       (.I0(wea[15]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_18 
       (.I0(wea[14]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_19 
       (.I0(web[15]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_2 
       (.I0(dinb[126]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_20 
       (.I0(web[14]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_3 
       (.I0(dinb[125]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_4 
       (.I0(dinb[124]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_5 
       (.I0(dinb[123]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_6 
       (.I0(dinb[122]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_7 
       (.I0(dinb[121]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_8 
       (.I0(dinb[120]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_9 
       (.I0(dinb[119]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_i_9_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "128" *) 
  (* \MEM.PORTA.DATA_MSB  = "143" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "128" *) 
  (* \MEM.PORTB.DATA_MSB  = "143" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "512000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "128" *) 
  (* bram_slice_end = "143" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_DBITERR_UNCONNECTED ),
        .DINADIN({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_DINADIN_UNCONNECTED [31:16],dina[143:128]}),
        .DINBDIN({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_DINBDIN_UNCONNECTED [31:16],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_8_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_16_n_0 }),
        .DINPADINP({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_DINPADINP_UNCONNECTED [3:2],1'b0,1'b0}),
        .DINPBDINP({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_DINPBDINP_UNCONNECTED [3:2],1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_DOUTADOUT_UNCONNECTED [31:16],douta[143:128]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_DOUTBDOUT_UNCONNECTED [31:16],doutb[143:128]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ena),
        .ENBWREN(enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_18_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_19_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_20_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_1 
       (.I0(dinb[143]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_10 
       (.I0(dinb[134]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_11 
       (.I0(dinb[133]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_12 
       (.I0(dinb[132]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_13 
       (.I0(dinb[131]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_14 
       (.I0(dinb[130]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_15 
       (.I0(dinb[129]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_16 
       (.I0(dinb[128]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_17 
       (.I0(wea[17]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_18 
       (.I0(wea[16]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_19 
       (.I0(web[17]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_2 
       (.I0(dinb[142]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_20 
       (.I0(web[16]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_3 
       (.I0(dinb[141]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_4 
       (.I0(dinb[140]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_5 
       (.I0(dinb[139]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_6 
       (.I0(dinb[138]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_7 
       (.I0(dinb[137]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_8 
       (.I0(dinb[136]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_9 
       (.I0(dinb[135]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_i_9_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "144" *) 
  (* \MEM.PORTA.DATA_MSB  = "159" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "144" *) 
  (* \MEM.PORTB.DATA_MSB  = "159" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "512000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "144" *) 
  (* bram_slice_end = "159" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_DBITERR_UNCONNECTED ),
        .DINADIN({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_DINADIN_UNCONNECTED [31:16],dina[159:144]}),
        .DINBDIN({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_DINBDIN_UNCONNECTED [31:16],\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_8_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_16_n_0 }),
        .DINPADINP({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_DINPADINP_UNCONNECTED [3:2],1'b0,1'b0}),
        .DINPBDINP({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_DINPBDINP_UNCONNECTED [3:2],1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_DOUTADOUT_UNCONNECTED [31:16],douta[159:144]}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_DOUTBDOUT_UNCONNECTED [31:16],doutb[159:144]}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ena),
        .ENBWREN(enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_18_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_19_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_20_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_1 
       (.I0(dinb[159]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_10 
       (.I0(dinb[150]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_11 
       (.I0(dinb[149]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_12 
       (.I0(dinb[148]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_13 
       (.I0(dinb[147]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_14 
       (.I0(dinb[146]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_15 
       (.I0(dinb[145]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_16 
       (.I0(dinb[144]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_17 
       (.I0(wea[19]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_18 
       (.I0(wea[18]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_19 
       (.I0(web[19]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_2 
       (.I0(dinb[158]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_20 
       (.I0(web[18]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_3 
       (.I0(dinb[157]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_4 
       (.I0(dinb[156]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_5 
       (.I0(dinb[155]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_6 
       (.I0(dinb[154]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_7 
       (.I0(dinb[153]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_8 
       (.I0(dinb[152]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_9 
       (.I0(dinb[151]),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_i_9_n_0 ));
endmodule

(* ADDR_WIDTH_A = "4" *) (* ADDR_WIDTH_B = "4" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "9" *) (* BYTE_WRITE_WIDTH_B = "9" *) (* CLOCKING_MODE = "1" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "1" *) 
(* MEMORY_SIZE = "144" *) (* MEMORY_TYPE = "1" *) (* MESSAGE_CONTROL = "0" *) 
(* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "16" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "distributed" *) (* P_MIN_WIDTH_DATA = "9" *) 
(* P_MIN_WIDTH_DATA_A = "9" *) (* P_MIN_WIDTH_DATA_B = "9" *) (* P_MIN_WIDTH_DATA_ECC = "9" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "9" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "yes" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "4" *) (* P_WIDTH_ADDR_READ_B = "4" *) 
(* P_WIDTH_ADDR_WRITE_A = "4" *) (* P_WIDTH_ADDR_WRITE_B = "4" *) (* P_WIDTH_COL_WRITE_A = "9" *) 
(* P_WIDTH_COL_WRITE_B = "9" *) (* READ_DATA_WIDTH_A = "9" *) (* READ_DATA_WIDTH_B = "9" *) 
(* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* USE_EMBEDDED_CONSTRAINT = "1" *) (* USE_MEM_INIT = "1" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "9" *) 
(* WRITE_DATA_WIDTH_B = "9" *) (* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "1" *) 
(* XPM_MODULE = "TRUE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized4
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [8:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [8:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [8:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [8:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [3:0]addra;
  wire [3:0]addrb;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire [8:0]doutb;
  wire ena;
  wire enb;
  wire [8:0]\gen_rd_b.doutb_reg ;
  wire [8:0]\gen_rd_b.doutb_reg0 ;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [1:1]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOE_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOF_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOG_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOH_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[0] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [0]),
        .Q(\gen_rd_b.doutb_reg [0]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[1] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [1]),
        .Q(\gen_rd_b.doutb_reg [1]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[2] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [2]),
        .Q(\gen_rd_b.doutb_reg [2]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[3] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [3]),
        .Q(\gen_rd_b.doutb_reg [3]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[4] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [4]),
        .Q(\gen_rd_b.doutb_reg [4]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[5] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [5]),
        .Q(\gen_rd_b.doutb_reg [5]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[6] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [6]),
        .Q(\gen_rd_b.doutb_reg [6]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[7] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [7]),
        .Q(\gen_rd_b.doutb_reg [7]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[8] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [8]),
        .Q(\gen_rd_b.doutb_reg [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [0]),
        .Q(doutb[0]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [1]),
        .Q(doutb[1]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [2]),
        .Q(doutb[2]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [3]),
        .Q(doutb[3]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [4]),
        .Q(doutb[4]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [5]),
        .Q(doutb[5]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [6]),
        .Q(doutb[6]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [7]),
        .Q(doutb[7]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [8]),
        .Q(doutb[8]),
        .R(rstb));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* dram_emb_xdc = "yes" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[1:0]),
        .DIB(dina[3:2]),
        .DIC(dina[5:4]),
        .DID(dina[7:6]),
        .DIE({1'b0,dina[8]}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [1:0]),
        .DOB(\gen_rd_b.doutb_reg0 [3:2]),
        .DOC(\gen_rd_b.doutb_reg0 [5:4]),
        .DOD(\gen_rd_b.doutb_reg0 [7:6]),
        .DOE({\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOE_UNCONNECTED [1],\gen_rd_b.doutb_reg0 [8]}),
        .DOF(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOF_UNCONNECTED [1:0]),
        .DOG(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOG_UNCONNECTED [1:0]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
endmodule

(* ADDR_WIDTH_A = "11" *) (* ADDR_WIDTH_B = "11" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "8" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CLOCKING_MODE = "0" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "0" *) 
(* MEMORY_SIZE = "16000" *) (* MEMORY_TYPE = "2" *) (* MESSAGE_CONTROL = "0" *) 
(* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "2000" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) (* P_MIN_WIDTH_DATA = "8" *) 
(* P_MIN_WIDTH_DATA_A = "8" *) (* P_MIN_WIDTH_DATA_B = "8" *) (* P_MIN_WIDTH_DATA_ECC = "8" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "8" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "yes" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "11" *) (* P_WIDTH_ADDR_READ_B = "11" *) 
(* P_WIDTH_ADDR_WRITE_A = "11" *) (* P_WIDTH_ADDR_WRITE_B = "11" *) (* P_WIDTH_COL_WRITE_A = "8" *) 
(* P_WIDTH_COL_WRITE_B = "8" *) (* READ_DATA_WIDTH_A = "8" *) (* READ_DATA_WIDTH_B = "8" *) 
(* READ_LATENCY_A = "1" *) (* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "0" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "8" *) 
(* WRITE_DATA_WIDTH_B = "8" *) (* WRITE_MODE_A = "1" *) (* WRITE_MODE_B = "1" *) 
(* XPM_MODULE = "TRUE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized5
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [10:0]addra;
  input [7:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [7:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [10:0]addrb;
  input [7:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [7:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire \gen_wr_b.gen_word_narrow.mem_reg_bram_0_i_1_n_0 ;
  wire sleep;
  wire [0:0]wea;
  wire [15:0]\NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED ;
  wire [15:0]\NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_CASDOUTB_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_CASDOUTPB_UNCONNECTED ;
  wire [15:8]\NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED ;
  wire [15:8]\NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_DOUTBDOUT_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "16000" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_b.gen_word_narrow.mem_reg_bram_0 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(\NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED [15:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_CASDOUTB_UNCONNECTED [15:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED [1:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_CASDOUTPB_UNCONNECTED [1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED [15:8],douta}),
        .DOUTBDOUT({\NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_DOUTBDOUT_UNCONNECTED [15:8],doutb}),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED [1:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED [1:0]),
        .ENARDEN(ena),
        .ENBWREN(enb),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_word_narrow.mem_reg_bram_0_i_1_n_0 ,\gen_wr_b.gen_word_narrow.mem_reg_bram_0_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_word_narrow.mem_reg_bram_0_i_1 
       (.I0(wea),
        .I1(ena),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_bram_0_i_1_n_0 ));
endmodule

(* ADDR_WIDTH_A = "14" *) (* ADDR_WIDTH_B = "14" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "8" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CLOCKING_MODE = "common_clock" *) 
(* ECC_MODE = "no_ecc" *) (* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) 
(* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "auto" *) (* MEMORY_SIZE = "2304000" *) 
(* MESSAGE_CONTROL = "0" *) (* P_CLOCKING_MODE = "0" *) (* P_ECC_MODE = "0" *) 
(* P_MEMORY_OPTIMIZATION = "1" *) (* P_MEMORY_PRIMITIVE = "0" *) (* P_WAKEUP_TIME = "0" *) 
(* P_WRITE_MODE_A = "1" *) (* P_WRITE_MODE_B = "1" *) (* READ_DATA_WIDTH_A = "256" *) 
(* READ_DATA_WIDTH_B = "256" *) (* READ_LATENCY_A = "1" *) (* READ_LATENCY_B = "1" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* WAKEUP_TIME = "disable_sleep" *) (* WRITE_DATA_WIDTH_A = "256" *) 
(* WRITE_DATA_WIDTH_B = "256" *) (* WRITE_MODE_A = "read_first" *) (* WRITE_MODE_B = "read_first" *) 
(* XPM_MODULE = "TRUE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_tdpram
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [31:0]wea;
  input [13:0]addra;
  input [255:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [255:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [31:0]web;
  input [13:0]addrb;
  input [255:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [255:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [13:0]addra;
  wire [13:0]addrb;
  wire clka;
  wire [255:0]dina;
  wire [255:0]dinb;
  wire [255:0]douta;
  wire [255:0]doutb;
  wire ena;
  wire enb;
  wire sleep;
  wire [31:0]wea;
  wire [31:0]web;
  wire NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* ADDR_WIDTH_A = "14" *) 
  (* ADDR_WIDTH_B = "14" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "8" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "7" *) 
  (* \MEM.ADDRESS_SPACE_END  = "12287" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "8" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "2304000" *) 
  (* MEMORY_TYPE = "2" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "1" *) 
  (* P_ENABLE_BYTE_WRITE_B = "1" *) 
  (* P_MAX_DEPTH_DATA = "9000" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "256" *) 
  (* P_MIN_WIDTH_DATA_A = "256" *) 
  (* P_MIN_WIDTH_DATA_B = "256" *) 
  (* P_MIN_WIDTH_DATA_ECC = "256" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "256" *) 
  (* P_NUM_COLS_WRITE_A = "32" *) 
  (* P_NUM_COLS_WRITE_B = "32" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "14" *) 
  (* P_WIDTH_ADDR_READ_B = "14" *) 
  (* P_WIDTH_ADDR_WRITE_A = "14" *) 
  (* P_WIDTH_ADDR_WRITE_B = "14" *) 
  (* P_WIDTH_COL_WRITE_A = "8" *) 
  (* P_WIDTH_COL_WRITE_B = "8" *) 
  (* READ_DATA_WIDTH_A = "256" *) 
  (* READ_DATA_WIDTH_B = "256" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "256" *) 
  (* WRITE_DATA_WIDTH_B = "256" *) 
  (* WRITE_MODE_A = "1" *) 
  (* WRITE_MODE_B = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2 xpm_memory_base_inst
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(1'b0),
        .dbiterra(NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rstb(1'b0),
        .sbiterra(NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED),
        .sleep(sleep),
        .wea(wea),
        .web(web));
endmodule

(* ADDR_WIDTH_A = "11" *) (* ADDR_WIDTH_B = "11" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "8" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CLOCKING_MODE = "common_clock" *) 
(* ECC_MODE = "no_ecc" *) (* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) 
(* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "auto" *) (* MEMORY_SIZE = "512000" *) 
(* MESSAGE_CONTROL = "0" *) (* ORIG_REF_NAME = "xpm_memory_tdpram" *) (* P_CLOCKING_MODE = "0" *) 
(* P_ECC_MODE = "0" *) (* P_MEMORY_OPTIMIZATION = "1" *) (* P_MEMORY_PRIMITIVE = "0" *) 
(* P_WAKEUP_TIME = "0" *) (* P_WRITE_MODE_A = "1" *) (* P_WRITE_MODE_B = "1" *) 
(* READ_DATA_WIDTH_A = "256" *) (* READ_DATA_WIDTH_B = "256" *) (* READ_LATENCY_A = "1" *) 
(* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) 
(* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "0" *) (* WAKEUP_TIME = "disable_sleep" *) 
(* WRITE_DATA_WIDTH_A = "256" *) (* WRITE_DATA_WIDTH_B = "256" *) (* WRITE_MODE_A = "read_first" *) 
(* WRITE_MODE_B = "read_first" *) (* XPM_MODULE = "TRUE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_tdpram__parameterized0
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [31:0]wea;
  input [10:0]addra;
  input [255:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [255:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [31:0]web;
  input [10:0]addrb;
  input [255:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [255:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire [255:0]dina;
  wire [255:0]dinb;
  wire [255:0]douta;
  wire [255:0]doutb;
  wire ena;
  wire enb;
  wire sleep;
  wire [31:0]wea;
  wire [31:0]web;
  wire NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* ADDR_WIDTH_A = "11" *) 
  (* ADDR_WIDTH_B = "11" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "8" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "255" *) 
  (* \MEM.ADDRESS_SPACE_END  = "2047" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "256" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "512000" *) 
  (* MEMORY_TYPE = "2" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "1" *) 
  (* P_ENABLE_BYTE_WRITE_B = "1" *) 
  (* P_MAX_DEPTH_DATA = "2000" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "256" *) 
  (* P_MIN_WIDTH_DATA_A = "256" *) 
  (* P_MIN_WIDTH_DATA_B = "256" *) 
  (* P_MIN_WIDTH_DATA_ECC = "256" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "256" *) 
  (* P_NUM_COLS_WRITE_A = "32" *) 
  (* P_NUM_COLS_WRITE_B = "32" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "11" *) 
  (* P_WIDTH_ADDR_READ_B = "11" *) 
  (* P_WIDTH_ADDR_WRITE_A = "11" *) 
  (* P_WIDTH_ADDR_WRITE_B = "11" *) 
  (* P_WIDTH_COL_WRITE_A = "8" *) 
  (* P_WIDTH_COL_WRITE_B = "8" *) 
  (* READ_DATA_WIDTH_A = "256" *) 
  (* READ_DATA_WIDTH_B = "256" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "256" *) 
  (* WRITE_DATA_WIDTH_B = "256" *) 
  (* WRITE_MODE_A = "1" *) 
  (* WRITE_MODE_B = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3 xpm_memory_base_inst
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(1'b0),
        .dbiterra(NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rstb(1'b0),
        .sbiterra(NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED),
        .sleep(sleep),
        .wea(wea),
        .web(web));
endmodule

(* ADDR_WIDTH_A = "11" *) (* ADDR_WIDTH_B = "11" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "8" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CLOCKING_MODE = "common_clock" *) 
(* ECC_MODE = "no_ecc" *) (* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) 
(* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "auto" *) (* MEMORY_SIZE = "16000" *) 
(* MESSAGE_CONTROL = "0" *) (* ORIG_REF_NAME = "xpm_memory_tdpram" *) (* P_CLOCKING_MODE = "0" *) 
(* P_ECC_MODE = "0" *) (* P_MEMORY_OPTIMIZATION = "1" *) (* P_MEMORY_PRIMITIVE = "0" *) 
(* P_WAKEUP_TIME = "0" *) (* P_WRITE_MODE_A = "1" *) (* P_WRITE_MODE_B = "1" *) 
(* READ_DATA_WIDTH_A = "8" *) (* READ_DATA_WIDTH_B = "8" *) (* READ_LATENCY_A = "1" *) 
(* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) 
(* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "0" *) (* WAKEUP_TIME = "disable_sleep" *) 
(* WRITE_DATA_WIDTH_A = "8" *) (* WRITE_DATA_WIDTH_B = "8" *) (* WRITE_MODE_A = "read_first" *) 
(* WRITE_MODE_B = "read_first" *) (* XPM_MODULE = "TRUE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_tdpram__parameterized1
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [10:0]addra;
  input [7:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [7:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [10:0]addrb;
  input [7:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [7:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire sleep;
  wire [0:0]wea;
  wire NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* ADDR_WIDTH_A = "11" *) 
  (* ADDR_WIDTH_B = "11" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "8" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "7" *) 
  (* \MEM.ADDRESS_SPACE_END  = "2047" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "8" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "16000" *) 
  (* MEMORY_TYPE = "2" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "2000" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "8" *) 
  (* P_MIN_WIDTH_DATA_A = "8" *) 
  (* P_MIN_WIDTH_DATA_B = "8" *) 
  (* P_MIN_WIDTH_DATA_ECC = "8" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "8" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "11" *) 
  (* P_WIDTH_ADDR_READ_B = "11" *) 
  (* P_WIDTH_ADDR_WRITE_A = "11" *) 
  (* P_WIDTH_ADDR_WRITE_B = "11" *) 
  (* P_WIDTH_COL_WRITE_A = "8" *) 
  (* P_WIDTH_COL_WRITE_B = "8" *) 
  (* READ_DATA_WIDTH_A = "8" *) 
  (* READ_DATA_WIDTH_B = "8" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "8" *) 
  (* WRITE_DATA_WIDTH_B = "8" *) 
  (* WRITE_MODE_A = "1" *) 
  (* WRITE_MODE_B = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized5 xpm_memory_base_inst
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(1'b0),
        .dbiterra(NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rstb(1'b0),
        .sbiterra(NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED),
        .sleep(sleep),
        .wea(wea),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "zcu102_DigitRec_1_if_0,top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "package_project" *) 
(* X_CORE_INFO = "top,Vivado 2018.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_aclk,
    s_axi_aresetn,
    S_AXI_AWADDR,
    S_AXI_AWPROT,
    S_AXI_AWVALID,
    S_AXI_AWREADY,
    S_AXI_WDATA,
    S_AXI_WSTRB,
    S_AXI_WVALID,
    S_AXI_WREADY,
    S_AXI_BRESP,
    S_AXI_BVALID,
    S_AXI_BREADY,
    S_AXI_ARADDR,
    S_AXI_ARPROT,
    S_AXI_ARVALID,
    S_AXI_ARREADY,
    S_AXI_RDATA,
    S_AXI_RRESP,
    S_AXI_RVALID,
    S_AXI_RREADY,
    acc_aclk,
    acc_aresetn,
    ap_resetn,
    ap_clk,
    ap_start,
    ap_idle,
    ap_done,
    ap_ready,
    ap_continue,
    ap_iscalar_0_dout,
    s_axis_bram_0_aclk,
    s_axis_bram_0_aresetn,
    s_axis_bram_0_tlast,
    s_axis_bram_0_tvalid,
    s_axis_bram_0_tkeep,
    s_axis_bram_0_tstrb,
    s_axis_bram_0_tdata,
    s_axis_bram_0_tready,
    ap_bram_iarg_0_addr0,
    ap_bram_iarg_0_din0,
    ap_bram_iarg_0_dout0,
    ap_bram_iarg_0_clk0,
    ap_bram_iarg_0_rst0,
    ap_bram_iarg_0_we0,
    ap_bram_iarg_0_en0,
    s_axis_bram_1_aclk,
    s_axis_bram_1_aresetn,
    s_axis_bram_1_tlast,
    s_axis_bram_1_tvalid,
    s_axis_bram_1_tkeep,
    s_axis_bram_1_tstrb,
    s_axis_bram_1_tdata,
    s_axis_bram_1_tready,
    ap_bram_iarg_1_addr0,
    ap_bram_iarg_1_din0,
    ap_bram_iarg_1_dout0,
    ap_bram_iarg_1_clk0,
    ap_bram_iarg_1_rst0,
    ap_bram_iarg_1_we0,
    ap_bram_iarg_1_en0,
    m_axis_bram_0_aclk,
    m_axis_bram_0_aresetn,
    m_axis_bram_0_tlast,
    m_axis_bram_0_tvalid,
    m_axis_bram_0_tkeep,
    m_axis_bram_0_tstrb,
    m_axis_bram_0_tdata,
    m_axis_bram_0_tready,
    ap_bram_oarg_0_addr0,
    ap_bram_oarg_0_din0,
    ap_bram_oarg_0_dout0,
    ap_bram_oarg_0_clk0,
    ap_bram_oarg_0_rst0,
    ap_bram_oarg_0_we0,
    ap_bram_oarg_0_en0);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 s_axi_aclk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_aclk, ASSOCIATED_BUSIF S_AXI, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 99990000, PHASE 0.0, CLK_DOMAIN zcu102_clk_wiz_0_0_clk_out1" *) input s_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 s_axi_aresetn RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_aresetn, POLARITY ACTIVE_LOW" *) input s_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) input [31:0]S_AXI_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWPROT" *) input [2:0]S_AXI_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input S_AXI_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output S_AXI_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]S_AXI_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]S_AXI_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input S_AXI_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output S_AXI_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]S_AXI_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output S_AXI_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input S_AXI_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [31:0]S_AXI_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARPROT" *) input [2:0]S_AXI_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input S_AXI_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output S_AXI_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]S_AXI_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]S_AXI_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output S_AXI_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 99990000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN zcu102_clk_wiz_0_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input S_AXI_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 acc_aclk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME acc_aclk, ASSOCIATED_RESET acc_aresetn, ASSOCIATED_BUSIF M_AXIMM_0:M_AXIMM_1:M_AXIMM_2:M_AXIMM_3:M_AXIMM_4:M_AXIMM_5:M_AXIMM_6:M_AXIMM_7:M_AXIMM_8:M_AXIMM_9:M_AXIMM_10:M_AXIMM_11:M_AXIMM_12:M_AXIMM_13:M_AXIMM_14:M_AXIMM_15:M_AXIMM_16:M_AXIMM_17:M_AXIMM_18:M_AXIMM_19:M_AXIMM_20:M_AXIMM_21:M_AXIMM_22:M_AXIMM_23:M_AXIMM_24:M_AXIMM_25:M_AXIMM_26:M_AXIMM_27:M_AXIMM_28:M_AXIMM_29:M_AXIMM_30:M_AXIMM_31:M_AXIMM_32:M_AXIMM_33:M_AXIMM_34:M_AXIMM_35:M_AXIMM_36:M_AXIMM_37:M_AXIMM_38:M_AXIMM_39:M_AXIMM_40:M_AXIMM_41:M_AXIMM_42:M_AXIMM_43:M_AXIMM_44:M_AXIMM_45:M_AXIMM_46:M_AXIMM_47:M_AXIMM_48:M_AXIMM_49:M_AXIMM_50:M_AXIMM_51:M_AXIMM_52:M_AXIMM_53:M_AXIMM_54:M_AXIMM_55:M_AXIMM_56:M_AXIMM_57:M_AXIMM_58:M_AXIMM_59:M_AXIMM_60:M_AXIMM_61:M_AXIMM_62:M_AXIMM_63:M_AXIMM_64:M_AXIMM_65:M_AXIMM_66:M_AXIMM_67:M_AXIMM_68:M_AXIMM_69:M_AXIMM_70:M_AXIMM_71:M_AXIMM_72:M_AXIMM_73:M_AXIMM_74:M_AXIMM_75:M_AXIMM_76:M_AXIMM_77:M_AXIMM_78:M_AXIMM_79:M_AXIMM_80:M_AXIMM_81:M_AXIMM_82:M_AXIMM_83:M_AXIMM_84:M_AXIMM_85:M_AXIMM_86:M_AXIMM_87:M_AXIMM_88:M_AXIMM_89:M_AXIMM_90:M_AXIMM_91:M_AXIMM_92:M_AXIMM_93:M_AXIMM_94:M_AXIMM_95:M_AXIMM_96:M_AXIMM_97:M_AXIMM_98:M_AXIMM_99:M_AXIMM_100:M_AXIMM_101:M_AXIMM_102:M_AXIMM_103:M_AXIMM_104:M_AXIMM_105:M_AXIMM_106:M_AXIMM_107:M_AXIMM_108:M_AXIMM_109:M_AXIMM_110:M_AXIMM_111:M_AXIMM_112:M_AXIMM_113:M_AXIMM_114:M_AXIMM_115:M_AXIMM_116:M_AXIMM_117:M_AXIMM_118:M_AXIMM_119:M_AXIMM_120:M_AXIMM_121:M_AXIMM_122:M_AXIMM_123:M_AXIMM_124:M_AXIMM_125:M_AXIMM_126:M_AXIMM_127, FREQ_HZ 99990000, PHASE 0.0, CLK_DOMAIN zcu102_clk_wiz_0_0_clk_out1" *) input acc_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 acc_aresetn RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME acc_aresetn, POLARITY ACTIVE_LOW" *) input acc_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_resetn RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_resetn, POLARITY ACTIVE_LOW" *) output ap_resetn;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_RESET ap_resetn, FREQ_HZ 99990000, ASSOCIATED_BUSIF AP_FIFO_IARG_0:AP_FIFO_IARG_1:AP_FIFO_IARG_2:AP_FIFO_IARG_3:AP_FIFO_IARG_4:AP_FIFO_IARG_5:AP_FIFO_IARG_6:AP_FIFO_IARG_7:AP_FIFO_IARG_8:AP_FIFO_IARG_9:AP_FIFO_IARG_10:AP_FIFO_IARG_11:AP_FIFO_IARG_12:AP_FIFO_IARG_13:AP_FIFO_IARG_14:AP_FIFO_IARG_15:AP_FIFO_IARG_16:AP_FIFO_IARG_17:AP_FIFO_IARG_18:AP_FIFO_IARG_19:AP_FIFO_IARG_20:AP_FIFO_IARG_21:AP_FIFO_IARG_22:AP_FIFO_IARG_23:AP_FIFO_IARG_24:AP_FIFO_IARG_25:AP_FIFO_IARG_26:AP_FIFO_IARG_27:AP_FIFO_IARG_28:AP_FIFO_IARG_29:AP_FIFO_IARG_30:AP_FIFO_IARG_31:AP_FIFO_IARG_32:AP_FIFO_IARG_33:AP_FIFO_IARG_34:AP_FIFO_IARG_35:AP_FIFO_IARG_36:AP_FIFO_IARG_37:AP_FIFO_IARG_38:AP_FIFO_IARG_39:AP_FIFO_IARG_40:AP_FIFO_IARG_41:AP_FIFO_IARG_42:AP_FIFO_IARG_43:AP_FIFO_IARG_44:AP_FIFO_IARG_45:AP_FIFO_IARG_46:AP_FIFO_IARG_47:AP_FIFO_IARG_48:AP_FIFO_IARG_49:AP_FIFO_IARG_50:AP_FIFO_IARG_51:AP_FIFO_IARG_52:AP_FIFO_IARG_53:AP_FIFO_IARG_54:AP_FIFO_IARG_55:AP_FIFO_IARG_56:AP_FIFO_IARG_57:AP_FIFO_IARG_58:AP_FIFO_IARG_59:AP_FIFO_IARG_60:AP_FIFO_IARG_61:AP_FIFO_IARG_62:AP_FIFO_IARG_63:AP_FIFO_IARG_64:AP_FIFO_IARG_65:AP_FIFO_IARG_66:AP_FIFO_IARG_67:AP_FIFO_IARG_68:AP_FIFO_IARG_69:AP_FIFO_IARG_70:AP_FIFO_IARG_71:AP_FIFO_IARG_72:AP_FIFO_IARG_73:AP_FIFO_IARG_74:AP_FIFO_IARG_75:AP_FIFO_IARG_76:AP_FIFO_IARG_77:AP_FIFO_IARG_78:AP_FIFO_IARG_79:AP_FIFO_IARG_80:AP_FIFO_IARG_81:AP_FIFO_IARG_82:AP_FIFO_IARG_83:AP_FIFO_IARG_84:AP_FIFO_IARG_85:AP_FIFO_IARG_86:AP_FIFO_IARG_87:AP_FIFO_IARG_88:AP_FIFO_IARG_89:AP_FIFO_IARG_90:AP_FIFO_IARG_91:AP_FIFO_IARG_92:AP_FIFO_IARG_93:AP_FIFO_IARG_94:AP_FIFO_IARG_95:AP_FIFO_IARG_96:AP_FIFO_IARG_97:AP_FIFO_IARG_98:AP_FIFO_IARG_99:AP_FIFO_IARG_100:AP_FIFO_IARG_101:AP_FIFO_IARG_102:AP_FIFO_IARG_103:AP_FIFO_IARG_104:AP_FIFO_IARG_105:AP_FIFO_IARG_106:AP_FIFO_IARG_107:AP_FIFO_IARG_108:AP_FIFO_IARG_109:AP_FIFO_IARG_110:AP_FIFO_IARG_111:AP_FIFO_IARG_112:AP_FIFO_IARG_113:AP_FIFO_IARG_114:AP_FIFO_IARG_115:AP_FIFO_IARG_116:AP_FIFO_IARG_117:AP_FIFO_IARG_118:AP_FIFO_IARG_119:AP_FIFO_IARG_120:AP_FIFO_IARG_121:AP_FIFO_IARG_122:AP_FIFO_IARG_123:AP_FIFO_IARG_124:AP_FIFO_IARG_125:AP_FIFO_IARG_126:AP_FIFO_IARG_127:AP_FIFO_OARG_0:AP_FIFO_OARG_1:AP_FIFO_OARG_2:AP_FIFO_OARG_3:AP_FIFO_OARG_4:AP_FIFO_OARG_5:AP_FIFO_OARG_6:AP_FIFO_OARG_7:AP_FIFO_OARG_8:AP_FIFO_OARG_9:AP_FIFO_OARG_10:AP_FIFO_OARG_11:AP_FIFO_OARG_12:AP_FIFO_OARG_13:AP_FIFO_OARG_14:AP_FIFO_OARG_15:AP_FIFO_OARG_16:AP_FIFO_OARG_17:AP_FIFO_OARG_18:AP_FIFO_OARG_19:AP_FIFO_OARG_20:AP_FIFO_OARG_21:AP_FIFO_OARG_22:AP_FIFO_OARG_23:AP_FIFO_OARG_24:AP_FIFO_OARG_25:AP_FIFO_OARG_26:AP_FIFO_OARG_27:AP_FIFO_OARG_28:AP_FIFO_OARG_29:AP_FIFO_OARG_30:AP_FIFO_OARG_31:AP_FIFO_OARG_32:AP_FIFO_OARG_33:AP_FIFO_OARG_34:AP_FIFO_OARG_35:AP_FIFO_OARG_36:AP_FIFO_OARG_37:AP_FIFO_OARG_38:AP_FIFO_OARG_39:AP_FIFO_OARG_40:AP_FIFO_OARG_41:AP_FIFO_OARG_42:AP_FIFO_OARG_43:AP_FIFO_OARG_44:AP_FIFO_OARG_45:AP_FIFO_OARG_46:AP_FIFO_OARG_47:AP_FIFO_OARG_48:AP_FIFO_OARG_49:AP_FIFO_OARG_50:AP_FIFO_OARG_51:AP_FIFO_OARG_52:AP_FIFO_OARG_53:AP_FIFO_OARG_54:AP_FIFO_OARG_55:AP_FIFO_OARG_56:AP_FIFO_OARG_57:AP_FIFO_OARG_58:AP_FIFO_OARG_59:AP_FIFO_OARG_60:AP_FIFO_OARG_61:AP_FIFO_OARG_62:AP_FIFO_OARG_63:AP_FIFO_OARG_64:AP_FIFO_OARG_65:AP_FIFO_OARG_66:AP_FIFO_OARG_67:AP_FIFO_OARG_68:AP_FIFO_OARG_69:AP_FIFO_OARG_70:AP_FIFO_OARG_71:AP_FIFO_OARG_72:AP_FIFO_OARG_73:AP_FIFO_OARG_74:AP_FIFO_OARG_75:AP_FIFO_OARG_76:AP_FIFO_OARG_77:AP_FIFO_OARG_78:AP_FIFO_OARG_79:AP_FIFO_OARG_80:AP_FIFO_OARG_81:AP_FIFO_OARG_82:AP_FIFO_OARG_83:AP_FIFO_OARG_84:AP_FIFO_OARG_85:AP_FIFO_OARG_86:AP_FIFO_OARG_87:AP_FIFO_OARG_88:AP_FIFO_OARG_89:AP_FIFO_OARG_90:AP_FIFO_OARG_91:AP_FIFO_OARG_92:AP_FIFO_OARG_93:AP_FIFO_OARG_94:AP_FIFO_OARG_95:AP_FIFO_OARG_96:AP_FIFO_OARG_97:AP_FIFO_OARG_98:AP_FIFO_OARG_99:AP_FIFO_OARG_100:AP_FIFO_OARG_101:AP_FIFO_OARG_102:AP_FIFO_OARG_103:AP_FIFO_OARG_104:AP_FIFO_OARG_105:AP_FIFO_OARG_106:AP_FIFO_OARG_107:AP_FIFO_OARG_108:AP_FIFO_OARG_109:AP_FIFO_OARG_110:AP_FIFO_OARG_111:AP_FIFO_OARG_112:AP_FIFO_OARG_113:AP_FIFO_OARG_114:AP_FIFO_OARG_115:AP_FIFO_OARG_116:AP_FIFO_OARG_117:AP_FIFO_OARG_118:AP_FIFO_OARG_119:AP_FIFO_OARG_120:AP_FIFO_OARG_121:AP_FIFO_OARG_122:AP_FIFO_OARG_123:AP_FIFO_OARG_124:AP_FIFO_OARG_125:AP_FIFO_OARG_126:AP_FIFO_OARG_127:AP_AXIS_IARG_0:AP_AXIS_IARG_1:AP_AXIS_IARG_2:AP_AXIS_IARG_3:AP_AXIS_IARG_4:AP_AXIS_IARG_5:AP_AXIS_IARG_6:AP_AXIS_IARG_7:AP_AXIS_IARG_8:AP_AXIS_IARG_9:AP_AXIS_IARG_10:AP_AXIS_IARG_11:AP_AXIS_IARG_12:AP_AXIS_IARG_13:AP_AXIS_IARG_14:AP_AXIS_IARG_15:AP_AXIS_IARG_16:AP_AXIS_IARG_17:AP_AXIS_IARG_18:AP_AXIS_IARG_19:AP_AXIS_IARG_20:AP_AXIS_IARG_21:AP_AXIS_IARG_22:AP_AXIS_IARG_23:AP_AXIS_IARG_24:AP_AXIS_IARG_25:AP_AXIS_IARG_26:AP_AXIS_IARG_27:AP_AXIS_IARG_28:AP_AXIS_IARG_29:AP_AXIS_IARG_30:AP_AXIS_IARG_31:AP_AXIS_IARG_32:AP_AXIS_IARG_33:AP_AXIS_IARG_34:AP_AXIS_IARG_35:AP_AXIS_IARG_36:AP_AXIS_IARG_37:AP_AXIS_IARG_38:AP_AXIS_IARG_39:AP_AXIS_IARG_40:AP_AXIS_IARG_41:AP_AXIS_IARG_42:AP_AXIS_IARG_43:AP_AXIS_IARG_44:AP_AXIS_IARG_45:AP_AXIS_IARG_46:AP_AXIS_IARG_47:AP_AXIS_IARG_48:AP_AXIS_IARG_49:AP_AXIS_IARG_50:AP_AXIS_IARG_51:AP_AXIS_IARG_52:AP_AXIS_IARG_53:AP_AXIS_IARG_54:AP_AXIS_IARG_55:AP_AXIS_IARG_56:AP_AXIS_IARG_57:AP_AXIS_IARG_58:AP_AXIS_IARG_59:AP_AXIS_IARG_60:AP_AXIS_IARG_61:AP_AXIS_IARG_62:AP_AXIS_IARG_63:AP_AXIS_IARG_64:AP_AXIS_IARG_65:AP_AXIS_IARG_66:AP_AXIS_IARG_67:AP_AXIS_IARG_68:AP_AXIS_IARG_69:AP_AXIS_IARG_70:AP_AXIS_IARG_71:AP_AXIS_IARG_72:AP_AXIS_IARG_73:AP_AXIS_IARG_74:AP_AXIS_IARG_75:AP_AXIS_IARG_76:AP_AXIS_IARG_77:AP_AXIS_IARG_78:AP_AXIS_IARG_79:AP_AXIS_IARG_80:AP_AXIS_IARG_81:AP_AXIS_IARG_82:AP_AXIS_IARG_83:AP_AXIS_IARG_84:AP_AXIS_IARG_85:AP_AXIS_IARG_86:AP_AXIS_IARG_87:AP_AXIS_IARG_88:AP_AXIS_IARG_89:AP_AXIS_IARG_90:AP_AXIS_IARG_91:AP_AXIS_IARG_92:AP_AXIS_IARG_93:AP_AXIS_IARG_94:AP_AXIS_IARG_95:AP_AXIS_IARG_96:AP_AXIS_IARG_97:AP_AXIS_IARG_98:AP_AXIS_IARG_99:AP_AXIS_IARG_100:AP_AXIS_IARG_101:AP_AXIS_IARG_102:AP_AXIS_IARG_103:AP_AXIS_IARG_104:AP_AXIS_IARG_105:AP_AXIS_IARG_106:AP_AXIS_IARG_107:AP_AXIS_IARG_108:AP_AXIS_IARG_109:AP_AXIS_IARG_110:AP_AXIS_IARG_111:AP_AXIS_IARG_112:AP_AXIS_IARG_113:AP_AXIS_IARG_114:AP_AXIS_IARG_115:AP_AXIS_IARG_116:AP_AXIS_IARG_117:AP_AXIS_IARG_118:AP_AXIS_IARG_119:AP_AXIS_IARG_120:AP_AXIS_IARG_121:AP_AXIS_IARG_122:AP_AXIS_IARG_123:AP_AXIS_IARG_124:AP_AXIS_IARG_125:AP_AXIS_IARG_126:AP_AXIS_IARG_127:AP_AXIS_OARG_0:AP_AXIS_OARG_1:AP_AXIS_OARG_2:AP_AXIS_OARG_3:AP_AXIS_OARG_4:AP_AXIS_OARG_5:AP_AXIS_OARG_6:AP_AXIS_OARG_7:AP_AXIS_OARG_8:AP_AXIS_OARG_9:AP_AXIS_OARG_10:AP_AXIS_OARG_11:AP_AXIS_OARG_12:AP_AXIS_OARG_13:AP_AXIS_OARG_14:AP_AXIS_OARG_15:AP_AXIS_OARG_16:AP_AXIS_OARG_17:AP_AXIS_OARG_18:AP_AXIS_OARG_19:AP_AXIS_OARG_20:AP_AXIS_OARG_21:AP_AXIS_OARG_22:AP_AXIS_OARG_23:AP_AXIS_OARG_24:AP_AXIS_OARG_25:AP_AXIS_OARG_26:AP_AXIS_OARG_27:AP_AXIS_OARG_28:AP_AXIS_OARG_29:AP_AXIS_OARG_30:AP_AXIS_OARG_31:AP_AXIS_OARG_32:AP_AXIS_OARG_33:AP_AXIS_OARG_34:AP_AXIS_OARG_35:AP_AXIS_OARG_36:AP_AXIS_OARG_37:AP_AXIS_OARG_38:AP_AXIS_OARG_39:AP_AXIS_OARG_40:AP_AXIS_OARG_41:AP_AXIS_OARG_42:AP_AXIS_OARG_43:AP_AXIS_OARG_44:AP_AXIS_OARG_45:AP_AXIS_OARG_46:AP_AXIS_OARG_47:AP_AXIS_OARG_48:AP_AXIS_OARG_49:AP_AXIS_OARG_50:AP_AXIS_OARG_51:AP_AXIS_OARG_52:AP_AXIS_OARG_53:AP_AXIS_OARG_54:AP_AXIS_OARG_55:AP_AXIS_OARG_56:AP_AXIS_OARG_57:AP_AXIS_OARG_58:AP_AXIS_OARG_59:AP_AXIS_OARG_60:AP_AXIS_OARG_61:AP_AXIS_OARG_62:AP_AXIS_OARG_63:AP_AXIS_OARG_64:AP_AXIS_OARG_65:AP_AXIS_OARG_66:AP_AXIS_OARG_67:AP_AXIS_OARG_68:AP_AXIS_OARG_69:AP_AXIS_OARG_70:AP_AXIS_OARG_71:AP_AXIS_OARG_72:AP_AXIS_OARG_73:AP_AXIS_OARG_74:AP_AXIS_OARG_75:AP_AXIS_OARG_76:AP_AXIS_OARG_77:AP_AXIS_OARG_78:AP_AXIS_OARG_79:AP_AXIS_OARG_80:AP_AXIS_OARG_81:AP_AXIS_OARG_82:AP_AXIS_OARG_83:AP_AXIS_OARG_84:AP_AXIS_OARG_85:AP_AXIS_OARG_86:AP_AXIS_OARG_87:AP_AXIS_OARG_88:AP_AXIS_OARG_89:AP_AXIS_OARG_90:AP_AXIS_OARG_91:AP_AXIS_OARG_92:AP_AXIS_OARG_93:AP_AXIS_OARG_94:AP_AXIS_OARG_95:AP_AXIS_OARG_96:AP_AXIS_OARG_97:AP_AXIS_OARG_98:AP_AXIS_OARG_99:AP_AXIS_OARG_100:AP_AXIS_OARG_101:AP_AXIS_OARG_102:AP_AXIS_OARG_103:AP_AXIS_OARG_104:AP_AXIS_OARG_105:AP_AXIS_OARG_106:AP_AXIS_OARG_107:AP_AXIS_OARG_108:AP_AXIS_OARG_109:AP_AXIS_OARG_110:AP_AXIS_OARG_111:AP_AXIS_OARG_112:AP_AXIS_OARG_113:AP_AXIS_OARG_114:AP_AXIS_OARG_115:AP_AXIS_OARG_116:AP_AXIS_OARG_117:AP_AXIS_OARG_118:AP_AXIS_OARG_119:AP_AXIS_OARG_120:AP_AXIS_OARG_121:AP_AXIS_OARG_122:AP_AXIS_OARG_123:AP_AXIS_OARG_124:AP_AXIS_OARG_125:AP_AXIS_OARG_126:AP_AXIS_OARG_127:AP_AXIMM_0:AP_AXIMM_1:AP_AXIMM_2:AP_AXIMM_3:AP_AXIMM_4:AP_AXIMM_5:AP_AXIMM_6:AP_AXIMM_7:AP_AXIMM_8:AP_AXIMM_9:AP_AXIMM_10:AP_AXIMM_11:AP_AXIMM_12:AP_AXIMM_13:AP_AXIMM_14:AP_AXIMM_15:AP_AXIMM_16:AP_AXIMM_17:AP_AXIMM_18:AP_AXIMM_19:AP_AXIMM_20:AP_AXIMM_21:AP_AXIMM_22:AP_AXIMM_23:AP_AXIMM_24:AP_AXIMM_25:AP_AXIMM_26:AP_AXIMM_27:AP_AXIMM_28:AP_AXIMM_29:AP_AXIMM_30:AP_AXIMM_31:AP_AXIMM_32:AP_AXIMM_33:AP_AXIMM_34:AP_AXIMM_35:AP_AXIMM_36:AP_AXIMM_37:AP_AXIMM_38:AP_AXIMM_39:AP_AXIMM_40:AP_AXIMM_41:AP_AXIMM_42:AP_AXIMM_43:AP_AXIMM_44:AP_AXIMM_45:AP_AXIMM_46:AP_AXIMM_47:AP_AXIMM_48:AP_AXIMM_49:AP_AXIMM_50:AP_AXIMM_51:AP_AXIMM_52:AP_AXIMM_53:AP_AXIMM_54:AP_AXIMM_55:AP_AXIMM_56:AP_AXIMM_57:AP_AXIMM_58:AP_AXIMM_59:AP_AXIMM_60:AP_AXIMM_61:AP_AXIMM_62:AP_AXIMM_63:AP_AXIMM_64:AP_AXIMM_65:AP_AXIMM_66:AP_AXIMM_67:AP_AXIMM_68:AP_AXIMM_69:AP_AXIMM_70:AP_AXIMM_71:AP_AXIMM_72:AP_AXIMM_73:AP_AXIMM_74:AP_AXIMM_75:AP_AXIMM_76:AP_AXIMM_77:AP_AXIMM_78:AP_AXIMM_79:AP_AXIMM_80:AP_AXIMM_81:AP_AXIMM_82:AP_AXIMM_83:AP_AXIMM_84:AP_AXIMM_85:AP_AXIMM_86:AP_AXIMM_87:AP_AXIMM_88:AP_AXIMM_89:AP_AXIMM_90:AP_AXIMM_91:AP_AXIMM_92:AP_AXIMM_93:AP_AXIMM_94:AP_AXIMM_95:AP_AXIMM_96:AP_AXIMM_97:AP_AXIMM_98:AP_AXIMM_99:AP_AXIMM_100:AP_AXIMM_101:AP_AXIMM_102:AP_AXIMM_103:AP_AXIMM_104:AP_AXIMM_105:AP_AXIMM_106:AP_AXIMM_107:AP_AXIMM_108:AP_AXIMM_109:AP_AXIMM_110:AP_AXIMM_111:AP_AXIMM_112:AP_AXIMM_113:AP_AXIMM_114:AP_AXIMM_115:AP_AXIMM_116:AP_AXIMM_117:AP_AXIMM_118:AP_AXIMM_119:AP_AXIMM_120:AP_AXIMM_121:AP_AXIMM_122:AP_AXIMM_123:AP_AXIMM_124:AP_AXIMM_125:AP_AXIMM_126:AP_AXIMM_127, PHASE 0.000, CLK_DOMAIN zcu102_clk_wiz_0_0_clk_out1" *) output ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl start" *) output ap_start;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl idle" *) input ap_idle;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl done" *) input ap_done;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl ready" *) input ap_ready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl continue" *) output ap_continue;
  output [31:0]ap_iscalar_0_dout;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 s_axis_bram_0_aclk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis_bram_0_aclk, ASSOCIATED_RESET s_axis_bram_0_aresetn, ASSOCIATED_BUSIF S_AXIS_BRAM_0, FREQ_HZ 99990000, PHASE 0.0, CLK_DOMAIN zcu102_clk_wiz_0_0_clk_out1" *) input s_axis_bram_0_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 s_axis_bram_0_aresetn RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis_bram_0_aresetn, POLARITY ACTIVE_LOW" *) input s_axis_bram_0_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS_BRAM_0 TLAST" *) input s_axis_bram_0_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS_BRAM_0 TVALID" *) input s_axis_bram_0_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS_BRAM_0 TKEEP" *) input [31:0]s_axis_bram_0_tkeep;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS_BRAM_0 TSTRB" *) input [31:0]s_axis_bram_0_tstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS_BRAM_0 TDATA" *) input [255:0]s_axis_bram_0_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS_BRAM_0 TREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXIS_BRAM_0, TDATA_NUM_BYTES 32, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 99990000, PHASE 0.0, CLK_DOMAIN zcu102_clk_wiz_0_0_clk_out1, LAYERED_METADATA undef" *) output s_axis_bram_0_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 AP_BRAM_IARG_0_0 ADDR" *) input [18:0]ap_bram_iarg_0_addr0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 AP_BRAM_IARG_0_0 DIN" *) input [255:0]ap_bram_iarg_0_din0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 AP_BRAM_IARG_0_0 DOUT" *) output [255:0]ap_bram_iarg_0_dout0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 AP_BRAM_IARG_0_0 CLK" *) input ap_bram_iarg_0_clk0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 AP_BRAM_IARG_0_0 RST" *) input ap_bram_iarg_0_rst0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 AP_BRAM_IARG_0_0 WE" *) input [31:0]ap_bram_iarg_0_we0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 AP_BRAM_IARG_0_0 EN" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME AP_BRAM_IARG_0_0, MASTER_TYPE BRAM_CTRL, MEM_SIZE 288000, MEM_WIDTH 256, MEM_ECC NONE" *) input ap_bram_iarg_0_en0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 s_axis_bram_1_aclk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis_bram_1_aclk, ASSOCIATED_RESET s_axis_bram_1_aresetn, ASSOCIATED_BUSIF S_AXIS_BRAM_1, FREQ_HZ 99990000, PHASE 0.0, CLK_DOMAIN zcu102_clk_wiz_0_0_clk_out1" *) input s_axis_bram_1_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 s_axis_bram_1_aresetn RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis_bram_1_aresetn, POLARITY ACTIVE_LOW" *) input s_axis_bram_1_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS_BRAM_1 TLAST" *) input s_axis_bram_1_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS_BRAM_1 TVALID" *) input s_axis_bram_1_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS_BRAM_1 TKEEP" *) input [31:0]s_axis_bram_1_tkeep;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS_BRAM_1 TSTRB" *) input [31:0]s_axis_bram_1_tstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS_BRAM_1 TDATA" *) input [255:0]s_axis_bram_1_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS_BRAM_1 TREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXIS_BRAM_1, TDATA_NUM_BYTES 32, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 99990000, PHASE 0.0, CLK_DOMAIN zcu102_clk_wiz_0_0_clk_out1, LAYERED_METADATA undef" *) output s_axis_bram_1_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 AP_BRAM_IARG_1_0 ADDR" *) input [15:0]ap_bram_iarg_1_addr0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 AP_BRAM_IARG_1_0 DIN" *) input [255:0]ap_bram_iarg_1_din0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 AP_BRAM_IARG_1_0 DOUT" *) output [255:0]ap_bram_iarg_1_dout0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 AP_BRAM_IARG_1_0 CLK" *) input ap_bram_iarg_1_clk0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 AP_BRAM_IARG_1_0 RST" *) input ap_bram_iarg_1_rst0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 AP_BRAM_IARG_1_0 WE" *) input [31:0]ap_bram_iarg_1_we0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 AP_BRAM_IARG_1_0 EN" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME AP_BRAM_IARG_1_0, MASTER_TYPE BRAM_CTRL, MEM_SIZE 64000, MEM_WIDTH 256, MEM_ECC NONE" *) input ap_bram_iarg_1_en0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 m_axis_bram_0_aclk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis_bram_0_aclk, ASSOCIATED_RESET m_axis_bram_0_aresetn, ASSOCIATED_BUSIF M_AXIS_BRAM_0, FREQ_HZ 99990000, PHASE 0.0, CLK_DOMAIN zcu102_clk_wiz_0_0_clk_out1" *) input m_axis_bram_0_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 m_axis_bram_0_aresetn RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis_bram_0_aresetn, POLARITY ACTIVE_LOW" *) input m_axis_bram_0_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS_BRAM_0 TLAST" *) output m_axis_bram_0_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS_BRAM_0 TVALID" *) output m_axis_bram_0_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS_BRAM_0 TKEEP" *) output [0:0]m_axis_bram_0_tkeep;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS_BRAM_0 TSTRB" *) output [0:0]m_axis_bram_0_tstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS_BRAM_0 TDATA" *) output [7:0]m_axis_bram_0_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS_BRAM_0 TREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M_AXIS_BRAM_0, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 99990000, PHASE 0.0, CLK_DOMAIN zcu102_clk_wiz_0_0_clk_out1, LAYERED_METADATA undef" *) input m_axis_bram_0_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 AP_BRAM_OARG_0_0 ADDR" *) input [10:0]ap_bram_oarg_0_addr0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 AP_BRAM_OARG_0_0 DIN" *) input [7:0]ap_bram_oarg_0_din0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 AP_BRAM_OARG_0_0 DOUT" *) output [7:0]ap_bram_oarg_0_dout0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 AP_BRAM_OARG_0_0 CLK" *) input ap_bram_oarg_0_clk0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 AP_BRAM_OARG_0_0 RST" *) input ap_bram_oarg_0_rst0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 AP_BRAM_OARG_0_0 WE" *) input [0:0]ap_bram_oarg_0_we0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 AP_BRAM_OARG_0_0 EN" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME AP_BRAM_OARG_0_0, MASTER_TYPE BRAM_CTRL, MEM_SIZE 2000, MEM_WIDTH 8, MEM_ECC NONE" *) input ap_bram_oarg_0_en0;

  wire \<const0> ;
  wire \<const1> ;
  wire [31:0]S_AXI_ARADDR;
  wire S_AXI_ARREADY;
  wire S_AXI_ARVALID;
  wire [31:0]S_AXI_AWADDR;
  wire S_AXI_AWREADY;
  wire S_AXI_AWVALID;
  wire S_AXI_BREADY;
  wire S_AXI_BVALID;
  wire [30:4]\^S_AXI_RDATA ;
  wire S_AXI_RREADY;
  wire S_AXI_RVALID;
  wire [31:0]S_AXI_WDATA;
  wire S_AXI_WREADY;
  wire S_AXI_WVALID;
  wire acc_aclk;
  wire acc_aresetn;
  wire [18:0]ap_bram_iarg_0_addr0;
  wire [255:0]ap_bram_iarg_0_din0;
  wire [255:0]ap_bram_iarg_0_dout0;
  wire ap_bram_iarg_0_en0;
  wire [31:0]ap_bram_iarg_0_we0;
  wire [15:0]ap_bram_iarg_1_addr0;
  wire [255:0]ap_bram_iarg_1_din0;
  wire [255:0]ap_bram_iarg_1_dout0;
  wire ap_bram_iarg_1_en0;
  wire [31:0]ap_bram_iarg_1_we0;
  wire [10:0]ap_bram_oarg_0_addr0;
  wire [7:0]ap_bram_oarg_0_din0;
  wire [7:0]ap_bram_oarg_0_dout0;
  wire ap_bram_oarg_0_en0;
  wire [0:0]ap_bram_oarg_0_we0;
  wire ap_done;
  wire [31:0]ap_iscalar_0_dout;
  wire ap_ready;
  wire ap_start;
  wire m_axis_bram_0_aclk;
  wire [7:0]m_axis_bram_0_tdata;
  wire m_axis_bram_0_tlast;
  wire m_axis_bram_0_tready;
  wire m_axis_bram_0_tvalid;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axis_bram_0_aclk;
  wire s_axis_bram_0_aresetn;
  wire [255:0]s_axis_bram_0_tdata;
  wire s_axis_bram_0_tlast;
  wire s_axis_bram_0_tready;
  wire s_axis_bram_0_tvalid;
  wire s_axis_bram_1_aclk;
  wire s_axis_bram_1_aresetn;
  wire [255:0]s_axis_bram_1_tdata;
  wire s_axis_bram_1_tlast;
  wire s_axis_bram_1_tready;
  wire s_axis_bram_1_tvalid;

  assign S_AXI_BRESP[1] = \<const0> ;
  assign S_AXI_BRESP[0] = \<const0> ;
  assign S_AXI_RDATA[31] = \<const0> ;
  assign S_AXI_RDATA[30] = \^S_AXI_RDATA [30];
  assign S_AXI_RDATA[29] = \<const0> ;
  assign S_AXI_RDATA[28] = \^S_AXI_RDATA [30];
  assign S_AXI_RDATA[27] = \^S_AXI_RDATA [30];
  assign S_AXI_RDATA[26] = \^S_AXI_RDATA [30];
  assign S_AXI_RDATA[25] = \^S_AXI_RDATA [30];
  assign S_AXI_RDATA[24] = \<const0> ;
  assign S_AXI_RDATA[23] = \^S_AXI_RDATA [23];
  assign S_AXI_RDATA[22] = \<const0> ;
  assign S_AXI_RDATA[21] = \^S_AXI_RDATA [30];
  assign S_AXI_RDATA[20] = \<const0> ;
  assign S_AXI_RDATA[19] = \^S_AXI_RDATA [30];
  assign S_AXI_RDATA[18] = \^S_AXI_RDATA [30];
  assign S_AXI_RDATA[17] = \^S_AXI_RDATA [30];
  assign S_AXI_RDATA[16] = \^S_AXI_RDATA [30];
  assign S_AXI_RDATA[15] = \<const0> ;
  assign S_AXI_RDATA[14] = \<const0> ;
  assign S_AXI_RDATA[13] = \<const0> ;
  assign S_AXI_RDATA[12] = \<const0> ;
  assign S_AXI_RDATA[11] = \<const0> ;
  assign S_AXI_RDATA[10] = \<const0> ;
  assign S_AXI_RDATA[9] = \<const0> ;
  assign S_AXI_RDATA[8] = \<const0> ;
  assign S_AXI_RDATA[7] = \<const0> ;
  assign S_AXI_RDATA[6:4] = \^S_AXI_RDATA [6:4];
  assign S_AXI_RDATA[3] = \^S_AXI_RDATA [23];
  assign S_AXI_RDATA[2] = \^S_AXI_RDATA [23];
  assign S_AXI_RDATA[1] = \<const0> ;
  assign S_AXI_RDATA[0] = \^S_AXI_RDATA [30];
  assign S_AXI_RRESP[1] = \<const0> ;
  assign S_AXI_RRESP[0] = \<const0> ;
  assign ap_clk = acc_aclk;
  assign ap_continue = \<const0> ;
  assign ap_resetn = acc_aresetn;
  assign m_axis_bram_0_tkeep[0] = \<const1> ;
  assign m_axis_bram_0_tstrb[0] = \<const1> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top inst
       (.S_AXI_ARADDR(S_AXI_ARADDR[15:2]),
        .S_AXI_ARREADY(S_AXI_ARREADY),
        .S_AXI_ARVALID(S_AXI_ARVALID),
        .S_AXI_AWADDR(S_AXI_AWADDR[15:2]),
        .S_AXI_AWREADY(S_AXI_AWREADY),
        .S_AXI_AWVALID(S_AXI_AWVALID),
        .S_AXI_BREADY(S_AXI_BREADY),
        .S_AXI_BVALID(S_AXI_BVALID),
        .S_AXI_RDATA({\^S_AXI_RDATA [30],\^S_AXI_RDATA [23],\^S_AXI_RDATA [6:4]}),
        .S_AXI_RREADY(S_AXI_RREADY),
        .S_AXI_RVALID(S_AXI_RVALID),
        .S_AXI_WDATA(S_AXI_WDATA),
        .S_AXI_WREADY(S_AXI_WREADY),
        .S_AXI_WVALID(S_AXI_WVALID),
        .acc_aclk(acc_aclk),
        .acc_aresetn(acc_aresetn),
        .ap_bram_iarg_0_addr0(ap_bram_iarg_0_addr0[18:5]),
        .ap_bram_iarg_0_din0(ap_bram_iarg_0_din0),
        .ap_bram_iarg_0_dout0(ap_bram_iarg_0_dout0),
        .ap_bram_iarg_0_en0(ap_bram_iarg_0_en0),
        .ap_bram_iarg_0_we0(ap_bram_iarg_0_we0),
        .ap_bram_iarg_1_addr0(ap_bram_iarg_1_addr0[15:5]),
        .ap_bram_iarg_1_din0(ap_bram_iarg_1_din0),
        .ap_bram_iarg_1_dout0(ap_bram_iarg_1_dout0),
        .ap_bram_iarg_1_en0(ap_bram_iarg_1_en0),
        .ap_bram_iarg_1_we0(ap_bram_iarg_1_we0),
        .ap_bram_oarg_0_addr0(ap_bram_oarg_0_addr0),
        .ap_bram_oarg_0_din0(ap_bram_oarg_0_din0),
        .ap_bram_oarg_0_dout0(ap_bram_oarg_0_dout0),
        .ap_bram_oarg_0_en0(ap_bram_oarg_0_en0),
        .ap_bram_oarg_0_we0(ap_bram_oarg_0_we0),
        .ap_done(ap_done),
        .ap_iscalar_0_dout(ap_iscalar_0_dout),
        .ap_ready(ap_ready),
        .ap_start(ap_start),
        .din({s_axis_bram_0_tlast,s_axis_bram_0_tdata}),
        .dout({m_axis_bram_0_tlast,m_axis_bram_0_tdata}),
        .m_axis_bram_0_aclk(m_axis_bram_0_aclk),
        .m_axis_bram_0_tready(m_axis_bram_0_tready),
        .m_axis_bram_0_tvalid(m_axis_bram_0_tvalid),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axis_bram_0_aclk(s_axis_bram_0_aclk),
        .s_axis_bram_0_aresetn(s_axis_bram_0_aresetn),
        .s_axis_bram_0_tready(s_axis_bram_0_tready),
        .s_axis_bram_0_tvalid(s_axis_bram_0_tvalid),
        .s_axis_bram_1_aclk(s_axis_bram_1_aclk),
        .s_axis_bram_1_aresetn(s_axis_bram_1_aresetn),
        .s_axis_bram_1_tlast({s_axis_bram_1_tlast,s_axis_bram_1_tdata}),
        .s_axis_bram_1_tready(s_axis_bram_1_tready),
        .s_axis_bram_1_tvalid(s_axis_bram_1_tvalid));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
