Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Apr 25 23:33:09 2024
| Host         : Max_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file snake_timing_summary_routed.rpt -pb snake_timing_summary_routed.pb -rpx snake_timing_summary_routed.rpx -warn_on_violation
| Design       : snake
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-18  Warning           Missing input or output delay   15          
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2347)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3784)
5. checking no_input_delay (7)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2347)
---------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: A0/PIXEL_CLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: G0/point_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: G0/point_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: G0/point_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: G0/point_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: G0/point_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: G0/point_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: G0/point_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: K0/ps2_keyboard_0/D0/O_reg/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: N1/FOOD_CLK_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: RE0/G_RESET_reg/Q (HIGH)

 There are 1130 register/latch pins with no clock driven by root clock pin: S0/SNAKE_CLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[0][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[0][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[0][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[0][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[0][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[0][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[0][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[0][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[0][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[0][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[10][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[10][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[10][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[10][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[10][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[10][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[10][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[10][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[10][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[10][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[11][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[11][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[11][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[11][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[11][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[11][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[11][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[11][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[11][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[11][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[12][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[12][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[12][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[12][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[12][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[12][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[12][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[12][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[12][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[12][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[13][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[13][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[13][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[13][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[13][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[13][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[13][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[13][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[13][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[13][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[14][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[14][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[14][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[14][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[14][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[14][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[14][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[14][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[14][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[14][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[15][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[15][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[15][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[15][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[15][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[15][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[15][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[15][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[15][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[15][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[16][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[16][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[16][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[16][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[16][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[16][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[16][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[16][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[16][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[16][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[17][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[17][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[17][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[17][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[17][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[17][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[17][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[17][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[17][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[17][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[18][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[18][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[18][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[18][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[18][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[18][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[18][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[18][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[18][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[18][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[19][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[19][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[19][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[19][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[19][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[19][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[19][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[19][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[19][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[19][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[1][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[1][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[1][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[1][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[1][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[1][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[1][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[1][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[1][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[1][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[20][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[20][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[20][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[20][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[20][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[20][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[20][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[20][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[20][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[20][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[21][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[21][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[21][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[21][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[21][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[21][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[21][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[21][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[21][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[21][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[22][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[22][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[22][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[22][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[22][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[22][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[22][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[22][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[22][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[22][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[23][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[23][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[23][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[23][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[23][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[23][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[23][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[23][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[23][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[23][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[24][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[24][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[24][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[24][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[24][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[24][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[24][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[24][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[24][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[24][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[25][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[25][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[25][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[25][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[25][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[25][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[25][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[25][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[25][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[25][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[26][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[26][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[26][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[26][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[26][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[26][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[26][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[26][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[26][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[26][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[27][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[27][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[27][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[27][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[27][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[27][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[27][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[27][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[27][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[27][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[28][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[28][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[28][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[28][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[28][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[28][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[28][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[28][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[28][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[28][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[29][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[29][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[29][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[29][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[29][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[29][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[29][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[29][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[29][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[29][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[2][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[2][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[2][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[2][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[2][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[2][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[2][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[2][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[2][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[2][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[30][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[30][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[30][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[30][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[30][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[30][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[30][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[30][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[30][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[30][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[31][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[31][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[31][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[31][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[31][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[31][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[31][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[31][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[31][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[31][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[32][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[32][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[32][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[32][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[32][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[32][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[32][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[32][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[32][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[32][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[33][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[33][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[33][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[33][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[33][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[33][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[33][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[33][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[33][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[33][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[34][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[34][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[34][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[34][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[34][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[34][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[34][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[34][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[34][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[34][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[35][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[35][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[35][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[35][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[35][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[35][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[35][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[35][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[35][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[35][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[36][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[36][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[36][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[36][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[36][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[36][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[36][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[36][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[36][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[36][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[37][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[37][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[37][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[37][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[37][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[37][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[37][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[37][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[37][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[37][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[38][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[38][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[38][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[38][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[38][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[38][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[38][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[38][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[38][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[38][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[39][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[39][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[39][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[39][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[39][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[39][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[39][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[39][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[39][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[39][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[3][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[3][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[3][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[3][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[3][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[3][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[3][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[3][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[3][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[3][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[40][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[40][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[40][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[40][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[40][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[40][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[40][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[40][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[40][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[40][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[41][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[41][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[41][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[41][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[41][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[41][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[41][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[41][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[41][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[41][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[42][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[42][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[42][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[42][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[42][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[42][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[42][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[42][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[42][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[42][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[43][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[43][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[43][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[43][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[43][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[43][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[43][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[43][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[43][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[43][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[44][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[44][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[44][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[44][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[44][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[44][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[44][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[44][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[44][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[44][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[45][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[45][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[45][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[45][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[45][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[45][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[45][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[45][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[45][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[45][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[46][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[46][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[46][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[46][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[46][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[46][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[46][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[46][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[46][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[46][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[47][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[47][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[47][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[47][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[47][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[47][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[47][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[47][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[47][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[47][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[48][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[48][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[48][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[48][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[48][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[48][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[48][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[48][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[48][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[48][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[4][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[4][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[4][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[4][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[4][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[4][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[4][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[4][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[4][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[4][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[5][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[5][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[5][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[5][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[5][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[5][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[5][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[5][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[5][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[5][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[6][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[6][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[6][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[6][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[6][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[6][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[6][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[6][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[6][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[6][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[7][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[7][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[7][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[7][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[7][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[7][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[7][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[7][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[7][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[7][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[8][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[8][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[8][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[8][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[8][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[8][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[8][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[8][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[8][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[8][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[9][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[9][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[9][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[9][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[9][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[9][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[9][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[9][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[9][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[9][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[0][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[0][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[0][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[0][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[0][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[0][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[0][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[0][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[0][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[0][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[10][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[10][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[10][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[10][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[10][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[10][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[10][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[10][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[10][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[10][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[10][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[11][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[11][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[11][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[11][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[11][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[11][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[11][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[11][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[11][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[11][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[11][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[12][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[12][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[12][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[12][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[12][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[12][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[12][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[12][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[12][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[12][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[12][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[13][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[13][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[13][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[13][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[13][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[13][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[13][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[13][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[13][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[13][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[13][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[14][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[14][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[14][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[14][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[14][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[14][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[14][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[14][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[14][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[14][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[14][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[15][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[15][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[15][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[15][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[15][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[15][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[15][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[15][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[15][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[15][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[15][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[16][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[16][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[16][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[16][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[16][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[16][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[16][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[16][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[16][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[16][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[16][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[17][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[17][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[17][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[17][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[17][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[17][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[17][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[17][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[17][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[17][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[17][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[18][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[18][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[18][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[18][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[18][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[18][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[18][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[18][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[18][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[18][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[18][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[19][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[19][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[19][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[19][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[19][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[19][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[19][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[19][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[19][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[19][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[19][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[1][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[1][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[1][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[1][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[1][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[1][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[1][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[1][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[1][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[1][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[1][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[20][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[20][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[20][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[20][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[20][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[20][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[20][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[20][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[20][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[20][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[20][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[21][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[21][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[21][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[21][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[21][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[21][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[21][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[21][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[21][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[21][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[21][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[22][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[22][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[22][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[22][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[22][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[22][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[22][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[22][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[22][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[22][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[22][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[23][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[23][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[23][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[23][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[23][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[23][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[23][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[23][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[23][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[23][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[23][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[24][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[24][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[24][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[24][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[24][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[24][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[24][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[24][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[24][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[24][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[24][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[25][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[25][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[25][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[25][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[25][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[25][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[25][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[25][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[25][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[25][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[25][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[26][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[26][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[26][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[26][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[26][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[26][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[26][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[26][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[26][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[26][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[26][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[27][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[27][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[27][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[27][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[27][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[27][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[27][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[27][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[27][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[27][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[27][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[28][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[28][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[28][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[28][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[28][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[28][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[28][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[28][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[28][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[28][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[28][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[29][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[29][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[29][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[29][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[29][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[29][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[29][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[29][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[29][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[29][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[29][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[2][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[2][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[2][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[2][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[2][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[2][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[2][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[2][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[2][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[2][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[2][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[30][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[30][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[30][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[30][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[30][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[30][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[30][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[30][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[30][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[30][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[30][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[31][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[31][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[31][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[31][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[31][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[31][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[31][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[31][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[31][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[31][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[31][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[32][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[32][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[32][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[32][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[32][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[32][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[32][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[32][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[32][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[32][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[32][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[33][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[33][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[33][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[33][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[33][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[33][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[33][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[33][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[33][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[33][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[33][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[34][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[34][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[34][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[34][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[34][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[34][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[34][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[34][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[34][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[34][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[34][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[35][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[35][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[35][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[35][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[35][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[35][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[35][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[35][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[35][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[35][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[35][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[36][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[36][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[36][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[36][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[36][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[36][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[36][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[36][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[36][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[36][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[36][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[37][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[37][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[37][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[37][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[37][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[37][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[37][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[37][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[37][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[37][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[37][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[38][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[38][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[38][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[38][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[38][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[38][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[38][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[38][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[38][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[38][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[38][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[39][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[39][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[39][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[39][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[39][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[39][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[39][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[39][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[39][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[39][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[39][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[3][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[3][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[3][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[3][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[3][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[3][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[3][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[3][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[3][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[3][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[3][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[40][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[40][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[40][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[40][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[40][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[40][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[40][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[40][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[40][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[40][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[40][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[41][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[41][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[41][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[41][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[41][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[41][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[41][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[41][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[41][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[41][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[41][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[42][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[42][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[42][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[42][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[42][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[42][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[42][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[42][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[42][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[42][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[42][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[43][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[43][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[43][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[43][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[43][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[43][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[43][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[43][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[43][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[43][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[43][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[44][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[44][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[44][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[44][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[44][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[44][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[44][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[44][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[44][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[44][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[44][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[45][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[45][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[45][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[45][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[45][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[45][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[45][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[45][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[45][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[45][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[45][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[46][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[46][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[46][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[46][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[46][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[46][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[46][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[46][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[46][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[46][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[46][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[47][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[47][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[47][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[47][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[47][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[47][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[47][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[47][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[47][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[47][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[47][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[48][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[48][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[48][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[48][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[48][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[48][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[48][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[48][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[48][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[48][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[48][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[4][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[4][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[4][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[4][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[4][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[4][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[4][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[4][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[4][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[4][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[4][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[5][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[5][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[5][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[5][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[5][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[5][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[5][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[5][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[5][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[5][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[5][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[6][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[6][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[6][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[6][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[6][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[6][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[6][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[6][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[6][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[6][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[6][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[7][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[7][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[7][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[7][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[7][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[7][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[7][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[7][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[7][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[7][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[7][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[8][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[8][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[8][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[8][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[8][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[8][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[8][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[8][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[8][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[8][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[8][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[9][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[9][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[9][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[9][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[9][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[9][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[9][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[9][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[9][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[9][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[9][9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3784)
---------------------------------------------------
 There are 3784 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.397        0.000                      0                  161        0.168        0.000                      0                  161        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.653        0.000                      0                  101        0.168        0.000                      0                  101        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.397        0.000                      0                   60        1.043        0.000                      0                   60  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.653ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 G0/point_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/point_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 0.996ns (23.487%)  route 3.245ns (76.513%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.547     5.068    G0/CLK_IBUF_BUFG
    SLICE_X30Y23         FDCE                                         r  G0/point_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDCE (Prop_fdce_C_Q)         0.518     5.586 r  G0/point_reg[3]/Q
                         net (fo=81, routed)          2.385     7.972    G0/lenght_snake[3]
    SLICE_X42Y31         LUT5 (Prop_lut5_I0_O)        0.150     8.122 r  G0/point[6]_i_3/O
                         net (fo=1, routed)           0.859     8.981    G0/point[6]_i_3_n_0
    SLICE_X43Y31         LUT3 (Prop_lut3_I2_O)        0.328     9.309 r  G0/point[6]_i_2/O
                         net (fo=1, routed)           0.000     9.309    G0/plusOp[6]
    SLICE_X43Y31         FDCE                                         r  G0/point_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.437    14.778    G0/CLK_IBUF_BUFG
    SLICE_X43Y31         FDCE                                         r  G0/point_reg[6]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X43Y31         FDCE (Setup_fdce_C_D)        0.031    14.962    G0/point_reg[6]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                          -9.309    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.838ns  (required time - arrival time)
  Source:                 G0/prev_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/point_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 0.580ns (15.247%)  route 3.224ns (84.753%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.563     5.084    G0/CLK_IBUF_BUFG
    SLICE_X32Y39         FDCE                                         r  G0/prev_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  G0/prev_flag_reg/Q
                         net (fo=1, routed)           0.962     6.502    N3/prev_flag
    SLICE_X31Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.626 r  N3/point[6]_i_1/O
                         net (fo=7, routed)           2.262     8.888    G0/point_reg[6]_13[0]
    SLICE_X43Y31         FDCE                                         r  G0/point_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.437    14.778    G0/CLK_IBUF_BUFG
    SLICE_X43Y31         FDCE                                         r  G0/point_reg[0]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X43Y31         FDCE (Setup_fdce_C_CE)      -0.205    14.726    G0/point_reg[0]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -8.888    
  -------------------------------------------------------------------
                         slack                                  5.838    

Slack (MET) :             5.838ns  (required time - arrival time)
  Source:                 G0/prev_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/point_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 0.580ns (15.247%)  route 3.224ns (84.753%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.563     5.084    G0/CLK_IBUF_BUFG
    SLICE_X32Y39         FDCE                                         r  G0/prev_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  G0/prev_flag_reg/Q
                         net (fo=1, routed)           0.962     6.502    N3/prev_flag
    SLICE_X31Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.626 r  N3/point[6]_i_1/O
                         net (fo=7, routed)           2.262     8.888    G0/point_reg[6]_13[0]
    SLICE_X43Y31         FDCE                                         r  G0/point_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.437    14.778    G0/CLK_IBUF_BUFG
    SLICE_X43Y31         FDCE                                         r  G0/point_reg[1]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X43Y31         FDCE (Setup_fdce_C_CE)      -0.205    14.726    G0/point_reg[1]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -8.888    
  -------------------------------------------------------------------
                         slack                                  5.838    

Slack (MET) :             5.838ns  (required time - arrival time)
  Source:                 G0/prev_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/point_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 0.580ns (15.247%)  route 3.224ns (84.753%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.563     5.084    G0/CLK_IBUF_BUFG
    SLICE_X32Y39         FDCE                                         r  G0/prev_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  G0/prev_flag_reg/Q
                         net (fo=1, routed)           0.962     6.502    N3/prev_flag
    SLICE_X31Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.626 r  N3/point[6]_i_1/O
                         net (fo=7, routed)           2.262     8.888    G0/point_reg[6]_13[0]
    SLICE_X43Y31         FDCE                                         r  G0/point_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.437    14.778    G0/CLK_IBUF_BUFG
    SLICE_X43Y31         FDCE                                         r  G0/point_reg[6]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X43Y31         FDCE (Setup_fdce_C_CE)      -0.205    14.726    G0/point_reg[6]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -8.888    
  -------------------------------------------------------------------
                         slack                                  5.838    

Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 G0/prev_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/point_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 0.580ns (16.046%)  route 3.035ns (83.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.563     5.084    G0/CLK_IBUF_BUFG
    SLICE_X32Y39         FDCE                                         r  G0/prev_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  G0/prev_flag_reg/Q
                         net (fo=1, routed)           0.962     6.502    N3/prev_flag
    SLICE_X31Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.626 r  N3/point[6]_i_1/O
                         net (fo=7, routed)           2.073     8.699    G0/point_reg[6]_13[0]
    SLICE_X42Y31         FDCE                                         r  G0/point_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.437    14.778    G0/CLK_IBUF_BUFG
    SLICE_X42Y31         FDCE                                         r  G0/point_reg[4]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X42Y31         FDCE (Setup_fdce_C_CE)      -0.169    14.762    G0/point_reg[4]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                          -8.699    
  -------------------------------------------------------------------
                         slack                                  6.063    

Slack (MET) :             6.344ns  (required time - arrival time)
  Source:                 G0/prev_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/point_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 0.580ns (17.420%)  route 2.749ns (82.580%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.563     5.084    G0/CLK_IBUF_BUFG
    SLICE_X32Y39         FDCE                                         r  G0/prev_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  G0/prev_flag_reg/Q
                         net (fo=1, routed)           0.962     6.502    N3/prev_flag
    SLICE_X31Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.626 r  N3/point[6]_i_1/O
                         net (fo=7, routed)           1.788     8.414    G0/point_reg[6]_13[0]
    SLICE_X42Y27         FDCE                                         r  G0/point_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.433    14.774    G0/CLK_IBUF_BUFG
    SLICE_X42Y27         FDCE                                         r  G0/point_reg[5]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X42Y27         FDCE (Setup_fdce_C_CE)      -0.169    14.758    G0/point_reg[5]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                          -8.414    
  -------------------------------------------------------------------
                         slack                                  6.344    

Slack (MET) :             6.361ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/count_idle_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.366ns  (logic 0.828ns (24.601%)  route 2.538ns (75.399%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.546     5.067    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X29Y24         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDCE (Prop_fdce_C_Q)         0.456     5.523 f  K0/ps2_keyboard_0/C0/count_idle_reg[1]/Q
                         net (fo=2, routed)           0.837     6.360    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[0]
    SLICE_X28Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.484 r  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_6/O
                         net (fo=1, routed)           0.417     6.901    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_6_n_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.025 r  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_3/O
                         net (fo=2, routed)           0.661     7.686    K0/ps2_keyboard_0/C0/count_idle_reg[3]_0
    SLICE_X28Y27         LUT3 (Prop_lut3_I0_O)        0.124     7.810 r  K0/ps2_keyboard_0/C0/count_idle[0]_i_1/O
                         net (fo=13, routed)          0.623     8.433    K0/ps2_keyboard_0/C0/count_idle[0]_i_1_n_0
    SLICE_X29Y27         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.433    14.774    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X29Y27         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[12]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X29Y27         FDCE (Setup_fdce_C_CE)      -0.205    14.794    K0/ps2_keyboard_0/C0/count_idle_reg[12]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                          -8.433    
  -------------------------------------------------------------------
                         slack                                  6.361    

Slack (MET) :             6.443ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 0.828ns (24.447%)  route 2.559ns (75.553%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.546     5.067    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X29Y24         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDCE (Prop_fdce_C_Q)         0.456     5.523 r  K0/ps2_keyboard_0/C0/count_idle_reg[1]/Q
                         net (fo=2, routed)           0.837     6.360    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[0]
    SLICE_X28Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.484 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_6/O
                         net (fo=1, routed)           0.417     6.901    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_6_n_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.025 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_3/O
                         net (fo=2, routed)           0.642     7.667    K0/ps2_keyboard_0/R0/temp_ps2_code_reg[0]_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.791 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.663     8.454    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X35Y31         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.434    14.775    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X35Y31         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_flag_reg/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X35Y31         FDCE (Setup_fdce_C_D)       -0.103    14.897    K0/ps2_keyboard_0/C0/temp_ps2_flag_reg
  -------------------------------------------------------------------
                         required time                         14.897    
                         arrival time                          -8.454    
  -------------------------------------------------------------------
                         slack                                  6.443    

Slack (MET) :             6.479ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/count_idle_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 0.828ns (25.521%)  route 2.416ns (74.480%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.546     5.067    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X29Y24         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDCE (Prop_fdce_C_Q)         0.456     5.523 f  K0/ps2_keyboard_0/C0/count_idle_reg[1]/Q
                         net (fo=2, routed)           0.837     6.360    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[0]
    SLICE_X28Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.484 r  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_6/O
                         net (fo=1, routed)           0.417     6.901    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_6_n_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.025 r  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_3/O
                         net (fo=2, routed)           0.661     7.686    K0/ps2_keyboard_0/C0/count_idle_reg[3]_0
    SLICE_X28Y27         LUT3 (Prop_lut3_I0_O)        0.124     7.810 r  K0/ps2_keyboard_0/C0/count_idle[0]_i_1/O
                         net (fo=13, routed)          0.502     8.312    K0/ps2_keyboard_0/C0/count_idle[0]_i_1_n_0
    SLICE_X29Y25         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.430    14.771    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X29Y25         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[4]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X29Y25         FDCE (Setup_fdce_C_CE)      -0.205    14.791    K0/ps2_keyboard_0/C0/count_idle_reg[4]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                          -8.312    
  -------------------------------------------------------------------
                         slack                                  6.479    

Slack (MET) :             6.479ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/count_idle_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 0.828ns (25.521%)  route 2.416ns (74.480%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.546     5.067    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X29Y24         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDCE (Prop_fdce_C_Q)         0.456     5.523 f  K0/ps2_keyboard_0/C0/count_idle_reg[1]/Q
                         net (fo=2, routed)           0.837     6.360    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[0]
    SLICE_X28Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.484 r  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_6/O
                         net (fo=1, routed)           0.417     6.901    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_6_n_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.025 r  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_3/O
                         net (fo=2, routed)           0.661     7.686    K0/ps2_keyboard_0/C0/count_idle_reg[3]_0
    SLICE_X28Y27         LUT3 (Prop_lut3_I0_O)        0.124     7.810 r  K0/ps2_keyboard_0/C0/count_idle[0]_i_1/O
                         net (fo=13, routed)          0.502     8.312    K0/ps2_keyboard_0/C0/count_idle[0]_i_1_n_0
    SLICE_X29Y25         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.430    14.771    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X29Y25         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[5]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X29Y25         FDCE (Setup_fdce_C_CE)      -0.205    14.791    K0/ps2_keyboard_0/C0/count_idle_reg[5]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                          -8.312    
  -------------------------------------------------------------------
                         slack                                  6.479    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 K0/decode_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/DECODE_CODE_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.557     1.440    K0/CLK_IBUF_BUFG
    SLICE_X32Y32         FDCE                                         r  K0/decode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  K0/decode_reg[2]/Q
                         net (fo=1, routed)           0.086     1.667    K0/decode_reg_n_0_[2]
    SLICE_X33Y32         LUT2 (Prop_lut2_I1_O)        0.045     1.712 r  K0/DECODE_CODE[2]_i_1/O
                         net (fo=1, routed)           0.000     1.712    K0/DECODE_CODE[2]_i_1_n_0
    SLICE_X33Y32         FDCE                                         r  K0/DECODE_CODE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.824     1.951    K0/CLK_IBUF_BUFG
    SLICE_X33Y32         FDCE                                         r  K0/DECODE_CODE_reg[2]/C
                         clock pessimism             -0.498     1.453    
    SLICE_X33Y32         FDCE (Hold_fdce_C_D)         0.091     1.544    K0/DECODE_CODE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 K0/decode_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/DECODE_CODE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.558     1.441    K0/CLK_IBUF_BUFG
    SLICE_X32Y33         FDCE                                         r  K0/decode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  K0/decode_reg[0]/Q
                         net (fo=1, routed)           0.086     1.668    K0/decode_reg_n_0_[0]
    SLICE_X33Y33         LUT2 (Prop_lut2_I1_O)        0.045     1.713 r  K0/DECODE_CODE[0]_i_1/O
                         net (fo=1, routed)           0.000     1.713    K0/DECODE_CODE[0]_i_1_n_0
    SLICE_X33Y33         FDCE                                         r  K0/DECODE_CODE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.825     1.952    K0/CLK_IBUF_BUFG
    SLICE_X33Y33         FDCE                                         r  K0/DECODE_CODE_reg[0]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X33Y33         FDCE (Hold_fdce_C_D)         0.091     1.545    K0/DECODE_CODE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 K0/prev_ps2_code_flag_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.557     1.440    K0/CLK_IBUF_BUFG
    SLICE_X34Y33         FDPE                                         r  K0/prev_ps2_code_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDPE (Prop_fdpe_C_Q)         0.148     1.588 f  K0/prev_ps2_code_flag_reg/Q
                         net (fo=1, routed)           0.059     1.647    K0/ps2_keyboard_0/C0/prev_ps2_code_flag
    SLICE_X34Y33         LUT5 (Prop_lut5_I2_O)        0.098     1.745 r  K0/ps2_keyboard_0/C0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.745    K0/state__0[0]
    SLICE_X34Y33         FDCE                                         r  K0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.824     1.951    K0/CLK_IBUF_BUFG
    SLICE_X34Y33         FDCE                                         r  K0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X34Y33         FDCE (Hold_fdce_C_D)         0.120     1.560    K0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 G0/point_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/point_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.227%)  route 0.133ns (41.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.556     1.439    G0/CLK_IBUF_BUFG
    SLICE_X43Y31         FDCE                                         r  G0/point_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  G0/point_reg[0]/Q
                         net (fo=59, routed)          0.133     1.714    G0/Q[0]
    SLICE_X42Y31         LUT5 (Prop_lut5_I3_O)        0.045     1.759 r  G0/point[4]_i_1/O
                         net (fo=1, routed)           0.000     1.759    G0/plusOp[4]
    SLICE_X42Y31         FDCE                                         r  G0/point_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.824     1.951    G0/CLK_IBUF_BUFG
    SLICE_X42Y31         FDCE                                         r  G0/point_reg[4]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X42Y31         FDCE (Hold_fdce_C_D)         0.120     1.572    G0/point_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/FOOD_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.945%)  route 0.362ns (66.055%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.558     1.441    RE0/CLK_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  RE0/G_RESET_reg/Q
                         net (fo=5, routed)           0.362     1.944    N1/reset_g
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045     1.989 r  N1/FOOD_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.989    N1/FOOD_CLK_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  N1/FOOD_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.832     1.959    N1/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  N1/FOOD_CLK_reg/C
                         clock pessimism             -0.249     1.710    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.801    N1/FOOD_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/SNAKE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.883%)  route 0.363ns (66.117%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.558     1.441    RE0/CLK_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  RE0/G_RESET_reg/Q
                         net (fo=5, routed)           0.363     1.945    S0/reset_g
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045     1.990 r  S0/SNAKE_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.990    S0/SNAKE_CLK_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  S0/SNAKE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.832     1.959    S0/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  S0/SNAKE_CLK_reg/C
                         clock pessimism             -0.249     1.710    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.092     1.802    S0/SNAKE_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/decode_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.807%)  route 0.125ns (40.193%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.556     1.439    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X31Y31         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/Q
                         net (fo=6, routed)           0.125     1.705    K0/ps2_keyboard_0/C0/ps2_code[2]
    SLICE_X32Y32         LUT4 (Prop_lut4_I1_O)        0.045     1.750 r  K0/ps2_keyboard_0/C0/decode[2]_i_1/O
                         net (fo=1, routed)           0.000     1.750    K0/ps2_keyboard_0_n_7
    SLICE_X32Y32         FDCE                                         r  K0/decode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.824     1.951    K0/CLK_IBUF_BUFG
    SLICE_X32Y32         FDCE                                         r  K0/decode_reg[2]/C
                         clock pessimism             -0.497     1.454    
    SLICE_X32Y32         FDCE (Hold_fdce_C_D)         0.091     1.545    K0/decode_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 A0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.246ns (65.844%)  route 0.128ns (34.156%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.552     1.435    A0/CLK_IBUF_BUFG
    SLICE_X34Y21         FDCE                                         r  A0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDCE (Prop_fdce_C_Q)         0.148     1.583 r  A0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.128     1.711    A0/p_1_in
    SLICE_X34Y20         LUT3 (Prop_lut3_I2_O)        0.098     1.809 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.809    A0/PIXEL_CLK_i_1_n_0
    SLICE_X34Y20         FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.820     1.947    A0/CLK_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  A0/PIXEL_CLK_reg/C
                         clock pessimism             -0.497     1.450    
    SLICE_X34Y20         FDRE (Hold_fdre_C_D)         0.120     1.570    A0/PIXEL_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/C0/temp_ps2_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/prev_ps2_code_flag_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.351%)  route 0.177ns (55.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.555     1.438    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X35Y31         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  K0/ps2_keyboard_0/C0/temp_ps2_flag_reg/Q
                         net (fo=2, routed)           0.177     1.756    K0/ps2_code_flag
    SLICE_X34Y33         FDPE                                         r  K0/prev_ps2_code_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.824     1.951    K0/CLK_IBUF_BUFG
    SLICE_X34Y33         FDPE                                         r  K0/prev_ps2_code_flag_reg/C
                         clock pessimism             -0.497     1.454    
    SLICE_X34Y33         FDPE (Hold_fdpe_C_D)         0.060     1.514    K0/prev_ps2_code_flag_reg
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 K0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.441%)  route 0.161ns (43.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.557     1.440    K0/CLK_IBUF_BUFG
    SLICE_X34Y33         FDCE                                         r  K0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  K0/FSM_sequential_state_reg[1]/Q
                         net (fo=9, routed)           0.161     1.765    K0/ps2_keyboard_0/C0/Q[1]
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.045     1.810 r  K0/ps2_keyboard_0/C0/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.810    K0/state__0[1]
    SLICE_X34Y33         FDCE                                         r  K0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.824     1.951    K0/CLK_IBUF_BUFG
    SLICE_X34Y33         FDCE                                         r  K0/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X34Y33         FDCE (Hold_fdce_C_D)         0.121     1.561    K0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y20   A0/PIXEL_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y21   A0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y21   A0/cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y31   G0/point_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y31   G0/point_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y24   G0/point_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y23   G0/point_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y31   G0/point_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y27   G0/point_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y20   A0/PIXEL_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y20   A0/PIXEL_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y21   A0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y21   A0/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y21   A0/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y21   A0/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y31   G0/point_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y31   G0/point_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y31   G0/point_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y31   G0/point_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y20   A0/PIXEL_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y20   A0/PIXEL_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y21   A0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y21   A0/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y21   A0/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y21   A0/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y31   G0/point_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y31   G0/point_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y31   G0/point_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y31   G0/point_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.397ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/point_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 0.552ns (13.653%)  route 3.491ns (86.347%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.557     5.078    RE0/CLK_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  RE0/G_RESET_reg/Q
                         net (fo=5, routed)           1.117     6.652    reset_g
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.748 f  reset_g_BUFG_inst/O
                         net (fo=1331, routed)        2.374     9.121    G0/AR[0]
    SLICE_X43Y24         FDCE                                         f  G0/point_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.430    14.771    G0/CLK_IBUF_BUFG
    SLICE_X43Y24         FDCE                                         r  G0/point_reg[2]/C
                         clock pessimism              0.188    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X43Y24         FDCE (Recov_fdce_C_CLR)     -0.405    14.519    G0/point_reg[2]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  5.397    

Slack (MET) :             5.714ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_flag_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 0.552ns (14.458%)  route 3.266ns (85.542%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.557     5.078    RE0/CLK_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  RE0/G_RESET_reg/Q
                         net (fo=5, routed)           1.117     6.652    reset_g
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.748 f  reset_g_BUFG_inst/O
                         net (fo=1331, routed)        2.149     8.896    K0/ps2_keyboard_0/C0/AR[0]
    SLICE_X35Y31         FDCE                                         f  K0/ps2_keyboard_0/C0/temp_ps2_flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.434    14.775    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X35Y31         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_flag_reg/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X35Y31         FDCE (Recov_fdce_C_CLR)     -0.405    14.610    K0/ps2_keyboard_0/C0/temp_ps2_flag_reg
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                          -8.896    
  -------------------------------------------------------------------
                         slack                                  5.714    

Slack (MET) :             6.018ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/point_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.552ns (16.094%)  route 2.878ns (83.906%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.557     5.078    RE0/CLK_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  RE0/G_RESET_reg/Q
                         net (fo=5, routed)           1.117     6.652    reset_g
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.748 f  reset_g_BUFG_inst/O
                         net (fo=1331, routed)        1.760     8.508    G0/AR[0]
    SLICE_X43Y31         FDCE                                         f  G0/point_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.437    14.778    G0/CLK_IBUF_BUFG
    SLICE_X43Y31         FDCE                                         r  G0/point_reg[0]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X43Y31         FDCE (Recov_fdce_C_CLR)     -0.405    14.526    G0/point_reg[0]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                  6.018    

Slack (MET) :             6.018ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/point_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.552ns (16.094%)  route 2.878ns (83.906%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.557     5.078    RE0/CLK_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  RE0/G_RESET_reg/Q
                         net (fo=5, routed)           1.117     6.652    reset_g
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.748 f  reset_g_BUFG_inst/O
                         net (fo=1331, routed)        1.760     8.508    G0/AR[0]
    SLICE_X43Y31         FDCE                                         f  G0/point_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.437    14.778    G0/CLK_IBUF_BUFG
    SLICE_X43Y31         FDCE                                         r  G0/point_reg[1]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X43Y31         FDCE (Recov_fdce_C_CLR)     -0.405    14.526    G0/point_reg[1]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                  6.018    

Slack (MET) :             6.018ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/point_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.552ns (16.094%)  route 2.878ns (83.906%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.557     5.078    RE0/CLK_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  RE0/G_RESET_reg/Q
                         net (fo=5, routed)           1.117     6.652    reset_g
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.748 f  reset_g_BUFG_inst/O
                         net (fo=1331, routed)        1.760     8.508    G0/AR[0]
    SLICE_X43Y31         FDCE                                         f  G0/point_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.437    14.778    G0/CLK_IBUF_BUFG
    SLICE_X43Y31         FDCE                                         r  G0/point_reg[6]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X43Y31         FDCE (Recov_fdce_C_CLR)     -0.405    14.526    G0/point_reg[6]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                  6.018    

Slack (MET) :             6.026ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.552ns (16.097%)  route 2.877ns (83.903%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.557     5.078    RE0/CLK_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  RE0/G_RESET_reg/Q
                         net (fo=5, routed)           1.117     6.652    reset_g
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.748 f  reset_g_BUFG_inst/O
                         net (fo=1331, routed)        1.760     8.508    N1/AR[0]
    SLICE_X37Y46         FDCE                                         f  N1/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.445    14.786    N1/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  N1/cnt_reg[0]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X37Y46         FDCE (Recov_fdce_C_CLR)     -0.405    14.534    N1/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                  6.026    

Slack (MET) :             6.026ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.552ns (16.097%)  route 2.877ns (83.903%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.557     5.078    RE0/CLK_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  RE0/G_RESET_reg/Q
                         net (fo=5, routed)           1.117     6.652    reset_g
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.748 f  reset_g_BUFG_inst/O
                         net (fo=1331, routed)        1.760     8.508    N1/AR[0]
    SLICE_X37Y46         FDCE                                         f  N1/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.445    14.786    N1/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  N1/cnt_reg[1]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X37Y46         FDCE (Recov_fdce_C_CLR)     -0.405    14.534    N1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                  6.026    

Slack (MET) :             6.026ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.552ns (16.097%)  route 2.877ns (83.903%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.557     5.078    RE0/CLK_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  RE0/G_RESET_reg/Q
                         net (fo=5, routed)           1.117     6.652    reset_g
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.748 f  reset_g_BUFG_inst/O
                         net (fo=1331, routed)        1.760     8.508    S0/AR[0]
    SLICE_X37Y46         FDCE                                         f  S0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.445    14.786    S0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  S0/cnt_reg[0]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X37Y46         FDCE (Recov_fdce_C_CLR)     -0.405    14.534    S0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                  6.026    

Slack (MET) :             6.026ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.552ns (16.097%)  route 2.877ns (83.903%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.557     5.078    RE0/CLK_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  RE0/G_RESET_reg/Q
                         net (fo=5, routed)           1.117     6.652    reset_g
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.748 f  reset_g_BUFG_inst/O
                         net (fo=1331, routed)        1.760     8.508    S0/AR[0]
    SLICE_X37Y46         FDCE                                         f  S0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.445    14.786    S0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  S0/cnt_reg[1]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X37Y46         FDCE (Recov_fdce_C_CLR)     -0.405    14.534    S0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                  6.026    

Slack (MET) :             6.076ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 0.552ns (16.040%)  route 2.889ns (83.960%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.557     5.078    RE0/CLK_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  RE0/G_RESET_reg/Q
                         net (fo=5, routed)           1.117     6.652    reset_g
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.748 f  reset_g_BUFG_inst/O
                         net (fo=1331, routed)        1.772     8.520    K0/ps2_keyboard_0/C0/AR[0]
    SLICE_X31Y31         FDCE                                         f  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.435    14.776    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X31Y31         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X31Y31         FDCE (Recov_fdce_C_CLR)     -0.405    14.596    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.520    
  -------------------------------------------------------------------
                         slack                                  6.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/point_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.167ns (13.539%)  route 1.066ns (86.461%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.558     1.441    RE0/CLK_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  RE0/G_RESET_reg/Q
                         net (fo=5, routed)           0.452     2.035    reset_g
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.061 f  reset_g_BUFG_inst/O
                         net (fo=1331, routed)        0.614     2.675    G0/AR[0]
    SLICE_X42Y27         FDCE                                         f  G0/point_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.820     1.947    G0/CLK_IBUF_BUFG
    SLICE_X42Y27         FDCE                                         r  G0/point_reg[5]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X42Y27         FDCE (Remov_fdce_C_CLR)     -0.067     1.631    G0/point_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           2.675    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.053ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/point_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.167ns (13.393%)  route 1.080ns (86.607%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.558     1.441    RE0/CLK_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  RE0/G_RESET_reg/Q
                         net (fo=5, routed)           0.452     2.035    reset_g
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.061 f  reset_g_BUFG_inst/O
                         net (fo=1331, routed)        0.628     2.688    G0/AR[0]
    SLICE_X42Y31         FDCE                                         f  G0/point_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.824     1.951    G0/CLK_IBUF_BUFG
    SLICE_X42Y31         FDCE                                         r  G0/point_reg[4]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X42Y31         FDCE (Remov_fdce_C_CLR)     -0.067     1.635    G0/point_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           2.688    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.066ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.167ns (13.430%)  route 1.076ns (86.570%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.558     1.441    RE0/CLK_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  RE0/G_RESET_reg/Q
                         net (fo=5, routed)           0.452     2.035    reset_g
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.061 f  reset_g_BUFG_inst/O
                         net (fo=1331, routed)        0.624     2.685    N1/AR[0]
    SLICE_X37Y46         FDCE                                         f  N1/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.832     1.959    N1/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  N1/cnt_reg[0]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.618    N1/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.066ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.167ns (13.430%)  route 1.076ns (86.570%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.558     1.441    RE0/CLK_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  RE0/G_RESET_reg/Q
                         net (fo=5, routed)           0.452     2.035    reset_g
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.061 f  reset_g_BUFG_inst/O
                         net (fo=1331, routed)        0.624     2.685    N1/AR[0]
    SLICE_X37Y46         FDCE                                         f  N1/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.832     1.959    N1/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  N1/cnt_reg[1]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.618    N1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.066ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.167ns (13.430%)  route 1.076ns (86.570%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.558     1.441    RE0/CLK_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  RE0/G_RESET_reg/Q
                         net (fo=5, routed)           0.452     2.035    reset_g
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.061 f  reset_g_BUFG_inst/O
                         net (fo=1331, routed)        0.624     2.685    S0/AR[0]
    SLICE_X37Y46         FDCE                                         f  S0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.832     1.959    S0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  S0/cnt_reg[0]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.618    S0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.066ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.167ns (13.430%)  route 1.076ns (86.570%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.558     1.441    RE0/CLK_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  RE0/G_RESET_reg/Q
                         net (fo=5, routed)           0.452     2.035    reset_g
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.061 f  reset_g_BUFG_inst/O
                         net (fo=1331, routed)        0.624     2.685    S0/AR[0]
    SLICE_X37Y46         FDCE                                         f  S0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.832     1.959    S0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  S0/cnt_reg[1]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.618    S0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/point_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.167ns (13.393%)  route 1.080ns (86.607%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.558     1.441    RE0/CLK_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  RE0/G_RESET_reg/Q
                         net (fo=5, routed)           0.452     2.035    reset_g
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.061 f  reset_g_BUFG_inst/O
                         net (fo=1331, routed)        0.628     2.688    G0/AR[0]
    SLICE_X43Y31         FDCE                                         f  G0/point_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.824     1.951    G0/CLK_IBUF_BUFG
    SLICE_X43Y31         FDCE                                         r  G0/point_reg[0]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X43Y31         FDCE (Remov_fdce_C_CLR)     -0.092     1.610    G0/point_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           2.688    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/point_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.167ns (13.393%)  route 1.080ns (86.607%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.558     1.441    RE0/CLK_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  RE0/G_RESET_reg/Q
                         net (fo=5, routed)           0.452     2.035    reset_g
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.061 f  reset_g_BUFG_inst/O
                         net (fo=1331, routed)        0.628     2.688    G0/AR[0]
    SLICE_X43Y31         FDCE                                         f  G0/point_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.824     1.951    G0/CLK_IBUF_BUFG
    SLICE_X43Y31         FDCE                                         r  G0/point_reg[1]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X43Y31         FDCE (Remov_fdce_C_CLR)     -0.092     1.610    G0/point_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           2.688    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/point_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.167ns (13.393%)  route 1.080ns (86.607%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.558     1.441    RE0/CLK_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  RE0/G_RESET_reg/Q
                         net (fo=5, routed)           0.452     2.035    reset_g
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.061 f  reset_g_BUFG_inst/O
                         net (fo=1331, routed)        0.628     2.688    G0/AR[0]
    SLICE_X43Y31         FDCE                                         f  G0/point_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.824     1.951    G0/CLK_IBUF_BUFG
    SLICE_X43Y31         FDCE                                         r  G0/point_reg[6]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X43Y31         FDCE (Remov_fdce_C_CLR)     -0.092     1.610    G0/point_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           2.688    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.284ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/point_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.167ns (13.447%)  route 1.075ns (86.553%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.558     1.441    RE0/CLK_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  RE0/G_RESET_reg/Q
                         net (fo=5, routed)           0.452     2.035    reset_g
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.061 f  reset_g_BUFG_inst/O
                         net (fo=1331, routed)        0.623     2.683    G0/AR[0]
    SLICE_X30Y23         FDCE                                         f  G0/point_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.817     1.944    G0/CLK_IBUF_BUFG
    SLICE_X30Y23         FDCE                                         r  G0/point_reg[3]/C
                         clock pessimism             -0.478     1.466    
    SLICE_X30Y23         FDCE (Remov_fdce_C_CLR)     -0.067     1.399    G0/point_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                  1.284    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2527 Endpoints
Min Delay          2527 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A1/countX_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.793ns  (logic 4.730ns (28.169%)  route 12.062ns (71.831%))
  Logic Levels:           8  (FDCE=1 LUT2=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDCE                         0.000     0.000 r  A1/countX_reg[1]/C
    SLICE_X31Y15         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  A1/countX_reg[1]/Q
                         net (fo=170, routed)         3.288     3.744    A1/countX_reg[9]_0[1]
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124     3.868 f  A1/RED_OBUF[3]_inst_i_72/O
                         net (fo=3, routed)           0.960     4.828    A1/RED_OBUF[3]_inst_i_72_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.952 f  A1/RED_OBUF[3]_inst_i_70/O
                         net (fo=5, routed)           0.978     5.930    A1/RED_OBUF[3]_inst_i_70_n_0
    SLICE_X42Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.054 r  A1/RED_OBUF[3]_inst_i_42/O
                         net (fo=2, routed)           1.029     7.083    A1/RED_OBUF[3]_inst_i_42_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.207 r  A1/RED_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.705     7.912    A1/RED_OBUF[3]_inst_i_21_n_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.124     8.036 f  A1/RED_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           1.375     9.411    A1/point_reg[0]
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.124     9.535 r  A1/GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.727    13.262    GREEN_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    16.793 r  GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.793    GREEN[3]
    D17                                                               r  GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countX_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.290ns  (logic 4.705ns (28.886%)  route 11.584ns (71.114%))
  Logic Levels:           8  (FDCE=1 LUT2=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDCE                         0.000     0.000 r  A1/countX_reg[1]/C
    SLICE_X31Y15         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  A1/countX_reg[1]/Q
                         net (fo=170, routed)         3.288     3.744    A1/countX_reg[9]_0[1]
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124     3.868 f  A1/RED_OBUF[3]_inst_i_72/O
                         net (fo=3, routed)           0.960     4.828    A1/RED_OBUF[3]_inst_i_72_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.952 f  A1/RED_OBUF[3]_inst_i_70/O
                         net (fo=5, routed)           0.978     5.930    A1/RED_OBUF[3]_inst_i_70_n_0
    SLICE_X42Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.054 r  A1/RED_OBUF[3]_inst_i_42/O
                         net (fo=2, routed)           1.029     7.083    A1/RED_OBUF[3]_inst_i_42_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.207 r  A1/RED_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.705     7.912    A1/RED_OBUF[3]_inst_i_21_n_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.124     8.036 f  A1/RED_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           1.375     9.411    A1/point_reg[0]
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.124     9.535 r  A1/GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.249    12.784    GREEN_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    16.290 r  GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.290    GREEN[1]
    H17                                                               r  GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countX_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.218ns  (logic 4.879ns (30.086%)  route 11.339ns (69.914%))
  Logic Levels:           6  (CARRY4=1 FDCE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDCE                         0.000     0.000 r  A1/countX_reg[8]/C
    SLICE_X31Y15         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  A1/countX_reg[8]/Q
                         net (fo=167, routed)         5.439     5.895    N3/_inferred__8/i__carry__1_0[8]
    SLICE_X32Y47         LUT2 (Prop_lut2_I1_O)        0.124     6.019 r  N3/i__carry__1_i_5__5/O
                         net (fo=1, routed)           0.000     6.019    N3/i__carry__1_i_5__5_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.551 f  N3/_inferred__8/i__carry__1/CO[3]
                         net (fo=1, routed)           1.507     8.057    N3/_inferred__8/i__carry__1_n_0
    SLICE_X35Y36         LUT5 (Prop_lut5_I3_O)        0.124     8.181 f  N3/RED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.103     9.284    G0/RED[0]
    SLICE_X34Y25         LUT6 (Prop_lut6_I4_O)        0.124     9.408 r  G0/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.291    12.699    RED_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    16.218 r  RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.218    RED[1]
    H19                                                               r  RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countX_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.162ns  (logic 4.729ns (29.260%)  route 11.433ns (70.740%))
  Logic Levels:           8  (FDCE=1 LUT2=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDCE                         0.000     0.000 r  A1/countX_reg[1]/C
    SLICE_X31Y15         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  A1/countX_reg[1]/Q
                         net (fo=170, routed)         3.288     3.744    A1/countX_reg[9]_0[1]
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124     3.868 f  A1/RED_OBUF[3]_inst_i_72/O
                         net (fo=3, routed)           0.960     4.828    A1/RED_OBUF[3]_inst_i_72_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.952 f  A1/RED_OBUF[3]_inst_i_70/O
                         net (fo=5, routed)           0.978     5.930    A1/RED_OBUF[3]_inst_i_70_n_0
    SLICE_X42Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.054 r  A1/RED_OBUF[3]_inst_i_42/O
                         net (fo=2, routed)           1.029     7.083    A1/RED_OBUF[3]_inst_i_42_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.207 r  A1/RED_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.705     7.912    A1/RED_OBUF[3]_inst_i_21_n_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.124     8.036 f  A1/RED_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           1.375     9.411    A1/point_reg[0]
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.124     9.535 r  A1/GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.098    12.633    GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    16.162 r  GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.162    GREEN[2]
    G17                                                               r  GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countX_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.081ns  (logic 4.884ns (30.369%)  route 11.198ns (69.631%))
  Logic Levels:           6  (CARRY4=1 FDCE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDCE                         0.000     0.000 r  A1/countX_reg[8]/C
    SLICE_X31Y15         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  A1/countX_reg[8]/Q
                         net (fo=167, routed)         5.439     5.895    N3/_inferred__8/i__carry__1_0[8]
    SLICE_X32Y47         LUT2 (Prop_lut2_I1_O)        0.124     6.019 r  N3/i__carry__1_i_5__5/O
                         net (fo=1, routed)           0.000     6.019    N3/i__carry__1_i_5__5_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.551 f  N3/_inferred__8/i__carry__1/CO[3]
                         net (fo=1, routed)           1.507     8.057    N3/_inferred__8/i__carry__1_n_0
    SLICE_X35Y36         LUT5 (Prop_lut5_I3_O)        0.124     8.181 f  N3/RED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.103     9.284    G0/RED[0]
    SLICE_X34Y25         LUT6 (Prop_lut6_I4_O)        0.124     9.408 r  G0/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.150    12.558    RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    16.081 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.081    RED[0]
    G19                                                               r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countX_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.987ns  (logic 4.884ns (30.549%)  route 11.103ns (69.451%))
  Logic Levels:           6  (CARRY4=1 FDCE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDCE                         0.000     0.000 r  A1/countX_reg[8]/C
    SLICE_X31Y15         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  A1/countX_reg[8]/Q
                         net (fo=167, routed)         5.439     5.895    N3/_inferred__8/i__carry__1_0[8]
    SLICE_X32Y47         LUT2 (Prop_lut2_I1_O)        0.124     6.019 r  N3/i__carry__1_i_5__5/O
                         net (fo=1, routed)           0.000     6.019    N3/i__carry__1_i_5__5_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.551 f  N3/_inferred__8/i__carry__1/CO[3]
                         net (fo=1, routed)           1.507     8.057    N3/_inferred__8/i__carry__1_n_0
    SLICE_X35Y36         LUT5 (Prop_lut5_I3_O)        0.124     8.181 f  N3/RED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.103     9.284    G0/RED[0]
    SLICE_X34Y25         LUT6 (Prop_lut6_I4_O)        0.124     9.408 r  G0/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.055    12.463    RED_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    15.987 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.987    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countX_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S1/IS_SNAKE_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.967ns  (logic 2.265ns (14.186%)  route 13.702ns (85.814%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT1=1 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDCE                         0.000     0.000 r  A1/countX_reg[0]/C
    SLICE_X30Y15         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  A1/countX_reg[0]/Q
                         net (fo=116, routed)         2.509     3.027    A1/countX_reg[9]_0[0]
    SLICE_X47Y19         LUT1 (Prop_lut1_I0_O)        0.124     3.151 r  A1/IS_SNAKE_reg_i_686/O
                         net (fo=50, routed)          5.185     8.336    S1/IS_SNAKE_reg_i_47_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.931 r  S1/IS_SNAKE_reg_i_2697/CO[3]
                         net (fo=1, routed)           0.000     8.931    S1/IS_SNAKE_reg_i_2697_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.048 r  S1/IS_SNAKE_reg_i_1259/CO[3]
                         net (fo=1, routed)           0.000     9.048    S1/IS_SNAKE_reg_i_1259_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.277 f  S1/IS_SNAKE_reg_i_366/CO[2]
                         net (fo=1, routed)           0.748    10.025    S1/IS_SNAKE_reg_i_366_n_1
    SLICE_X7Y31          LUT4 (Prop_lut4_I0_O)        0.310    10.335 f  S1/IS_SNAKE_reg_i_95/O
                         net (fo=1, routed)           1.871    12.206    S1/IS_SNAKE_reg_i_95_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I5_O)        0.124    12.330 r  S1/IS_SNAKE_reg_i_21/O
                         net (fo=1, routed)           1.412    13.741    A1/IS_SNAKE_reg_i_2_7
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.124    13.865 r  A1/IS_SNAKE_reg_i_5/O
                         net (fo=2, routed)           1.399    15.264    A1/IS_SNAKE_reg_i_5_n_0
    SLICE_X38Y27         LUT4 (Prop_lut4_I1_O)        0.124    15.388 r  A1/IS_SNAKE_reg_i_1/O
                         net (fo=1, routed)           0.579    15.967    S1/BLUE_OBUF[3]_inst_i_1
    SLICE_X36Y27         LDPE                                         r  S1/IS_SNAKE_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countX_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.918ns  (logic 4.725ns (29.682%)  route 11.193ns (70.318%))
  Logic Levels:           8  (FDCE=1 LUT2=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDCE                         0.000     0.000 r  A1/countX_reg[1]/C
    SLICE_X31Y15         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  A1/countX_reg[1]/Q
                         net (fo=170, routed)         3.288     3.744    A1/countX_reg[9]_0[1]
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124     3.868 f  A1/RED_OBUF[3]_inst_i_72/O
                         net (fo=3, routed)           0.960     4.828    A1/RED_OBUF[3]_inst_i_72_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.952 f  A1/RED_OBUF[3]_inst_i_70/O
                         net (fo=5, routed)           0.978     5.930    A1/RED_OBUF[3]_inst_i_70_n_0
    SLICE_X42Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.054 r  A1/RED_OBUF[3]_inst_i_42/O
                         net (fo=2, routed)           1.029     7.083    A1/RED_OBUF[3]_inst_i_42_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.207 r  A1/RED_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.705     7.912    A1/RED_OBUF[3]_inst_i_21_n_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.124     8.036 f  A1/RED_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           1.161     9.197    G0/BLUE[0]_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I4_O)        0.124     9.321 r  G0/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.072    12.393    BLUE_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    15.918 r  BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.918    BLUE[3]
    J18                                                               r  BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countX_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.861ns  (logic 4.721ns (29.764%)  route 11.140ns (70.236%))
  Logic Levels:           8  (FDCE=1 LUT2=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDCE                         0.000     0.000 r  A1/countX_reg[1]/C
    SLICE_X31Y15         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  A1/countX_reg[1]/Q
                         net (fo=170, routed)         3.288     3.744    A1/countX_reg[9]_0[1]
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124     3.868 f  A1/RED_OBUF[3]_inst_i_72/O
                         net (fo=3, routed)           0.960     4.828    A1/RED_OBUF[3]_inst_i_72_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.952 f  A1/RED_OBUF[3]_inst_i_70/O
                         net (fo=5, routed)           0.978     5.930    A1/RED_OBUF[3]_inst_i_70_n_0
    SLICE_X42Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.054 r  A1/RED_OBUF[3]_inst_i_42/O
                         net (fo=2, routed)           1.029     7.083    A1/RED_OBUF[3]_inst_i_42_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.207 r  A1/RED_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.705     7.912    A1/RED_OBUF[3]_inst_i_21_n_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.124     8.036 f  A1/RED_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           1.375     9.411    A1/point_reg[0]
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.124     9.535 r  A1/GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.805    12.340    GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    15.861 r  GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.861    GREEN[0]
    J17                                                               r  GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countX_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.755ns  (logic 4.703ns (29.852%)  route 11.052ns (70.148%))
  Logic Levels:           8  (FDCE=1 LUT2=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDCE                         0.000     0.000 r  A1/countX_reg[1]/C
    SLICE_X31Y15         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  A1/countX_reg[1]/Q
                         net (fo=170, routed)         3.288     3.744    A1/countX_reg[9]_0[1]
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124     3.868 f  A1/RED_OBUF[3]_inst_i_72/O
                         net (fo=3, routed)           0.960     4.828    A1/RED_OBUF[3]_inst_i_72_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.952 f  A1/RED_OBUF[3]_inst_i_70/O
                         net (fo=5, routed)           0.978     5.930    A1/RED_OBUF[3]_inst_i_70_n_0
    SLICE_X42Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.054 r  A1/RED_OBUF[3]_inst_i_42/O
                         net (fo=2, routed)           1.029     7.083    A1/RED_OBUF[3]_inst_i_42_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.207 r  A1/RED_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.705     7.912    A1/RED_OBUF[3]_inst_i_21_n_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.124     8.036 f  A1/RED_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           1.161     9.197    G0/BLUE[0]_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I4_O)        0.124     9.321 r  G0/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.931    12.252    BLUE_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    15.755 r  BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.755    BLUE[1]
    L18                                                               r  BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S1/ySnake_reg[9][9]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/ySnake_reg[10][9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.128ns (63.195%)  route 0.075ns (36.805%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDPE                         0.000     0.000 r  S1/ySnake_reg[9][9]/C
    SLICE_X29Y23         FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  S1/ySnake_reg[9][9]/Q
                         net (fo=4, routed)           0.075     0.203    S1/ySnake_reg_n_0_[9][9]
    SLICE_X28Y23         FDPE                                         r  S1/ySnake_reg[10][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/ySnake_reg[9][8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/ySnake_reg[10][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.128ns (61.443%)  route 0.080ns (38.557%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDPE                         0.000     0.000 r  S1/ySnake_reg[9][8]/C
    SLICE_X29Y23         FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  S1/ySnake_reg[9][8]/Q
                         net (fo=4, routed)           0.080     0.208    S1/ySnake_reg_n_0_[9][8]
    SLICE_X28Y23         FDPE                                         r  S1/ySnake_reg[10][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[15][8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/xSnake_reg[16][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.697%)  route 0.099ns (41.303%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDPE                         0.000     0.000 r  S1/xSnake_reg[15][8]/C
    SLICE_X28Y11         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/xSnake_reg[15][8]/Q
                         net (fo=4, routed)           0.099     0.240    S1/xSnake_reg_n_0_[15][8]
    SLICE_X29Y11         FDPE                                         r  S1/xSnake_reg[16][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N2/random_y_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            N3/yFood_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.856%)  route 0.111ns (44.144%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDCE                         0.000     0.000 r  N2/random_y_reg[28]/C
    SLICE_X31Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  N2/random_y_reg[28]/Q
                         net (fo=3, routed)           0.111     0.252    N3/yFood_reg[31]_1[28]
    SLICE_X30Y38         FDCE                                         r  N3/yFood_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/ySnake_reg[46][4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/ySnake_reg[47][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.701%)  route 0.112ns (44.299%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDPE                         0.000     0.000 r  S1/ySnake_reg[46][4]/C
    SLICE_X43Y5          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/ySnake_reg[46][4]/Q
                         net (fo=4, routed)           0.112     0.253    S1/ySnake_reg_n_0_[46][4]
    SLICE_X41Y5          FDPE                                         r  S1/ySnake_reg[47][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/ySnake_reg[9][6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/ySnake_reg[10][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.128ns (49.719%)  route 0.129ns (50.281%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDPE                         0.000     0.000 r  S1/ySnake_reg[9][6]/C
    SLICE_X29Y23         FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  S1/ySnake_reg[9][6]/Q
                         net (fo=4, routed)           0.129     0.257    S1/ySnake_reg_n_0_[9][6]
    SLICE_X29Y22         FDPE                                         r  S1/ySnake_reg[10][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/ySnake_reg[9][3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S1/ySnake_reg[10][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.362%)  route 0.118ns (45.638%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDCE                         0.000     0.000 r  S1/ySnake_reg[9][3]/C
    SLICE_X29Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  S1/ySnake_reg[9][3]/Q
                         net (fo=4, routed)           0.118     0.259    S1/ySnake_reg_n_0_[9][3]
    SLICE_X29Y22         FDCE                                         r  S1/ySnake_reg[10][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/ySnake_reg[9][7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/ySnake_reg[10][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.330%)  route 0.131ns (50.670%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDPE                         0.000     0.000 r  S1/ySnake_reg[9][7]/C
    SLICE_X29Y23         FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  S1/ySnake_reg[9][7]/Q
                         net (fo=4, routed)           0.131     0.259    S1/ySnake_reg_n_0_[9][7]
    SLICE_X29Y22         FDPE                                         r  S1/ySnake_reg[10][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/ySnake_reg[2][2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/ySnake_reg[3][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.776%)  route 0.121ns (46.224%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDPE                         0.000     0.000 r  S1/ySnake_reg[2][2]/C
    SLICE_X33Y28         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/ySnake_reg[2][2]/Q
                         net (fo=4, routed)           0.121     0.262    S1/ySnake_reg_n_0_[2][2]
    SLICE_X32Y28         FDPE                                         r  S1/ySnake_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/ySnake_reg[41][10]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/ySnake_reg[42][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDPE                         0.000     0.000 r  S1/ySnake_reg[41][10]/C
    SLICE_X57Y13         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/ySnake_reg[41][10]/Q
                         net (fo=4, routed)           0.122     0.263    S1/ySnake_reg_n_0_[41][10]
    SLICE_X57Y12         FDPE                                         r  S1/ySnake_reg[42][10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay          2322 Endpoints
Min Delay          2322 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 G0/point_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.770ns  (logic 5.004ns (36.344%)  route 8.765ns (63.656%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.555     5.076    G0/CLK_IBUF_BUFG
    SLICE_X42Y31         FDCE                                         r  G0/point_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.518     5.594 r  G0/point_reg[4]/Q
                         net (fo=68, routed)          2.466     8.061    G0/lenght_snake[4]
    SLICE_X38Y23         LUT4 (Prop_lut4_I1_O)        0.150     8.211 r  G0/RED_OBUF[3]_inst_i_15/O
                         net (fo=4, routed)           0.900     9.111    A1/GREEN_OBUF[3]_inst_i_1_0
    SLICE_X39Y23         LUT4 (Prop_lut4_I1_O)        0.356     9.467 r  A1/RED_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.658    10.125    G0/GREEN_OBUF[3]_inst_i_1_2
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.326    10.451 f  G0/RED_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.013    11.464    A1/GREEN[0]_1
    SLICE_X34Y25         LUT6 (Prop_lut6_I5_O)        0.124    11.588 r  A1/GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.727    15.316    GREEN_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    18.846 r  GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.846    GREEN[3]
    D17                                                               r  GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/point_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.490ns  (logic 4.993ns (37.015%)  route 8.496ns (62.985%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.555     5.076    G0/CLK_IBUF_BUFG
    SLICE_X42Y31         FDCE                                         r  G0/point_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.518     5.594 r  G0/point_reg[4]/Q
                         net (fo=68, routed)          2.466     8.061    G0/lenght_snake[4]
    SLICE_X38Y23         LUT4 (Prop_lut4_I1_O)        0.150     8.211 r  G0/RED_OBUF[3]_inst_i_15/O
                         net (fo=4, routed)           0.900     9.111    A1/GREEN_OBUF[3]_inst_i_1_0
    SLICE_X39Y23         LUT4 (Prop_lut4_I1_O)        0.356     9.467 r  A1/RED_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.658    10.125    G0/GREEN_OBUF[3]_inst_i_1_2
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.326    10.451 f  G0/RED_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.181    11.632    G0/point_reg[4]_8
    SLICE_X34Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.756 r  G0/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.291    15.047    RED_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    18.566 r  RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.566    RED[1]
    H19                                                               r  RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/point_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.353ns  (logic 4.998ns (37.427%)  route 8.355ns (62.573%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.555     5.076    G0/CLK_IBUF_BUFG
    SLICE_X42Y31         FDCE                                         r  G0/point_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.518     5.594 r  G0/point_reg[4]/Q
                         net (fo=68, routed)          2.466     8.061    G0/lenght_snake[4]
    SLICE_X38Y23         LUT4 (Prop_lut4_I1_O)        0.150     8.211 r  G0/RED_OBUF[3]_inst_i_15/O
                         net (fo=4, routed)           0.900     9.111    A1/GREEN_OBUF[3]_inst_i_1_0
    SLICE_X39Y23         LUT4 (Prop_lut4_I1_O)        0.356     9.467 r  A1/RED_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.658    10.125    G0/GREEN_OBUF[3]_inst_i_1_2
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.326    10.451 f  G0/RED_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.181    11.632    G0/point_reg[4]_8
    SLICE_X34Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.756 r  G0/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.150    14.906    RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    18.429 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.429    RED[0]
    G19                                                               r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/point_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.266ns  (logic 4.979ns (37.535%)  route 8.287ns (62.465%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.555     5.076    G0/CLK_IBUF_BUFG
    SLICE_X42Y31         FDCE                                         r  G0/point_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.518     5.594 r  G0/point_reg[4]/Q
                         net (fo=68, routed)          2.466     8.061    G0/lenght_snake[4]
    SLICE_X38Y23         LUT4 (Prop_lut4_I1_O)        0.150     8.211 r  G0/RED_OBUF[3]_inst_i_15/O
                         net (fo=4, routed)           0.900     9.111    A1/GREEN_OBUF[3]_inst_i_1_0
    SLICE_X39Y23         LUT4 (Prop_lut4_I1_O)        0.356     9.467 r  A1/RED_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.658    10.125    G0/GREEN_OBUF[3]_inst_i_1_2
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.326    10.451 f  G0/RED_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.013    11.464    A1/GREEN[0]_1
    SLICE_X34Y25         LUT6 (Prop_lut6_I5_O)        0.124    11.588 r  A1/GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.249    14.837    GREEN_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    18.343 r  GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.343    GREEN[1]
    H17                                                               r  GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/point_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.259ns  (logic 4.998ns (37.695%)  route 8.261ns (62.305%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.555     5.076    G0/CLK_IBUF_BUFG
    SLICE_X42Y31         FDCE                                         r  G0/point_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.518     5.594 r  G0/point_reg[4]/Q
                         net (fo=68, routed)          2.466     8.061    G0/lenght_snake[4]
    SLICE_X38Y23         LUT4 (Prop_lut4_I1_O)        0.150     8.211 r  G0/RED_OBUF[3]_inst_i_15/O
                         net (fo=4, routed)           0.900     9.111    A1/GREEN_OBUF[3]_inst_i_1_0
    SLICE_X39Y23         LUT4 (Prop_lut4_I1_O)        0.356     9.467 r  A1/RED_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.658    10.125    G0/GREEN_OBUF[3]_inst_i_1_2
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.326    10.451 f  G0/RED_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.181    11.632    G0/point_reg[4]_8
    SLICE_X34Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.756 r  G0/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.055    14.811    RED_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    18.335 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.335    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/point_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.258ns  (logic 4.999ns (37.703%)  route 8.259ns (62.297%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.555     5.076    G0/CLK_IBUF_BUFG
    SLICE_X42Y31         FDCE                                         r  G0/point_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.518     5.594 r  G0/point_reg[4]/Q
                         net (fo=68, routed)          2.466     8.061    G0/lenght_snake[4]
    SLICE_X38Y23         LUT4 (Prop_lut4_I1_O)        0.150     8.211 r  G0/RED_OBUF[3]_inst_i_15/O
                         net (fo=4, routed)           0.900     9.111    A1/GREEN_OBUF[3]_inst_i_1_0
    SLICE_X39Y23         LUT4 (Prop_lut4_I1_O)        0.356     9.467 r  A1/RED_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.658    10.125    G0/GREEN_OBUF[3]_inst_i_1_2
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.326    10.451 f  G0/RED_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.162    11.613    G0/point_reg[4]_8
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.124    11.737 r  G0/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.072    14.810    BLUE_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    18.334 r  BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.334    BLUE[3]
    J18                                                               r  BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/point_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.139ns  (logic 5.003ns (38.078%)  route 8.136ns (61.922%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.555     5.076    G0/CLK_IBUF_BUFG
    SLICE_X42Y31         FDCE                                         r  G0/point_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.518     5.594 r  G0/point_reg[4]/Q
                         net (fo=68, routed)          2.466     8.061    G0/lenght_snake[4]
    SLICE_X38Y23         LUT4 (Prop_lut4_I1_O)        0.150     8.211 r  G0/RED_OBUF[3]_inst_i_15/O
                         net (fo=4, routed)           0.900     9.111    A1/GREEN_OBUF[3]_inst_i_1_0
    SLICE_X39Y23         LUT4 (Prop_lut4_I1_O)        0.356     9.467 r  A1/RED_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.658    10.125    G0/GREEN_OBUF[3]_inst_i_1_2
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.326    10.451 f  G0/RED_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.013    11.464    A1/GREEN[0]_1
    SLICE_X34Y25         LUT6 (Prop_lut6_I5_O)        0.124    11.588 r  A1/GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.098    14.686    GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    18.215 r  GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.215    GREEN[2]
    G17                                                               r  GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/point_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.096ns  (logic 4.977ns (38.008%)  route 8.118ns (61.992%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.555     5.076    G0/CLK_IBUF_BUFG
    SLICE_X42Y31         FDCE                                         r  G0/point_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.518     5.594 r  G0/point_reg[4]/Q
                         net (fo=68, routed)          2.466     8.061    G0/lenght_snake[4]
    SLICE_X38Y23         LUT4 (Prop_lut4_I1_O)        0.150     8.211 r  G0/RED_OBUF[3]_inst_i_15/O
                         net (fo=4, routed)           0.900     9.111    A1/GREEN_OBUF[3]_inst_i_1_0
    SLICE_X39Y23         LUT4 (Prop_lut4_I1_O)        0.356     9.467 r  A1/RED_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.658    10.125    G0/GREEN_OBUF[3]_inst_i_1_2
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.326    10.451 f  G0/RED_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.162    11.613    G0/point_reg[4]_8
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.124    11.737 r  G0/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.931    14.669    BLUE_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    18.172 r  BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.172    BLUE[1]
    L18                                                               r  BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/point_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.086ns  (logic 4.969ns (37.975%)  route 8.116ns (62.025%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.555     5.076    G0/CLK_IBUF_BUFG
    SLICE_X42Y31         FDCE                                         r  G0/point_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.518     5.594 r  G0/point_reg[4]/Q
                         net (fo=68, routed)          2.466     8.061    G0/lenght_snake[4]
    SLICE_X38Y23         LUT4 (Prop_lut4_I1_O)        0.150     8.211 r  G0/RED_OBUF[3]_inst_i_15/O
                         net (fo=4, routed)           0.900     9.111    A1/GREEN_OBUF[3]_inst_i_1_0
    SLICE_X39Y23         LUT4 (Prop_lut4_I1_O)        0.356     9.467 r  A1/RED_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.658    10.125    G0/GREEN_OBUF[3]_inst_i_1_2
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.326    10.451 f  G0/RED_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.162    11.613    G0/point_reg[4]_8
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.124    11.737 r  G0/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.929    14.667    BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    18.162 r  BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.162    BLUE[0]
    N18                                                               r  BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/point_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.962ns  (logic 4.993ns (38.518%)  route 7.969ns (61.482%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.555     5.076    G0/CLK_IBUF_BUFG
    SLICE_X42Y31         FDCE                                         r  G0/point_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.518     5.594 r  G0/point_reg[4]/Q
                         net (fo=68, routed)          2.466     8.061    G0/lenght_snake[4]
    SLICE_X38Y23         LUT4 (Prop_lut4_I1_O)        0.150     8.211 r  G0/RED_OBUF[3]_inst_i_15/O
                         net (fo=4, routed)           0.900     9.111    A1/GREEN_OBUF[3]_inst_i_1_0
    SLICE_X39Y23         LUT4 (Prop_lut4_I1_O)        0.356     9.467 r  A1/RED_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.658    10.125    G0/GREEN_OBUF[3]_inst_i_1_2
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.326    10.451 f  G0/RED_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.162    11.613    G0/point_reg[4]_8
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.124    11.737 r  G0/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.783    14.520    BLUE_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    18.038 r  BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.038    BLUE[2]
    K18                                                               r  BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 K0/ps2_keyboard_0/D1/O_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/R0/ps2_word_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.141ns (45.201%)  route 0.171ns (54.799%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.557     1.440    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X35Y33         FDCE                                         r  K0/ps2_keyboard_0/D1/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  K0/ps2_keyboard_0/D1/O_reg/Q
                         net (fo=1, routed)           0.171     1.752    K0/ps2_keyboard_0/R0/D[0]
    SLICE_X32Y31         FDCE                                         r  K0/ps2_keyboard_0/R0/ps2_word_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/point_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/ySnake_reg[27][11]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.539ns  (logic 0.186ns (34.516%)  route 0.353ns (65.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.556     1.439    G0/CLK_IBUF_BUFG
    SLICE_X43Y31         FDCE                                         r  G0/point_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  G0/point_reg[6]/Q
                         net (fo=74, routed)          0.117     1.697    G0/Q[2]
    SLICE_X42Y31         LUT6 (Prop_lut6_I4_O)        0.045     1.742 r  G0/ySnake[27][11]_i_1/O
                         net (fo=21, routed)          0.236     1.978    S1/ySnake_reg[27][11]_2[0]
    SLICE_X43Y35         FDPE                                         r  S1/ySnake_reg[27][11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/point_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/ySnake_reg[27][3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.539ns  (logic 0.186ns (34.516%)  route 0.353ns (65.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.556     1.439    G0/CLK_IBUF_BUFG
    SLICE_X43Y31         FDCE                                         r  G0/point_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  G0/point_reg[6]/Q
                         net (fo=74, routed)          0.117     1.697    G0/Q[2]
    SLICE_X42Y31         LUT6 (Prop_lut6_I4_O)        0.045     1.742 r  G0/ySnake[27][11]_i_1/O
                         net (fo=21, routed)          0.236     1.978    S1/ySnake_reg[27][11]_2[0]
    SLICE_X43Y35         FDCE                                         r  S1/ySnake_reg[27][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/point_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/ySnake_reg[27][8]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.539ns  (logic 0.186ns (34.516%)  route 0.353ns (65.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.556     1.439    G0/CLK_IBUF_BUFG
    SLICE_X43Y31         FDCE                                         r  G0/point_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  G0/point_reg[6]/Q
                         net (fo=74, routed)          0.117     1.697    G0/Q[2]
    SLICE_X42Y31         LUT6 (Prop_lut6_I4_O)        0.045     1.742 r  G0/ySnake[27][11]_i_1/O
                         net (fo=21, routed)          0.236     1.978    S1/ySnake_reg[27][11]_2[0]
    SLICE_X43Y35         FDPE                                         r  S1/ySnake_reg[27][8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/point_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/ySnake_reg[27][9]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.539ns  (logic 0.186ns (34.516%)  route 0.353ns (65.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.556     1.439    G0/CLK_IBUF_BUFG
    SLICE_X43Y31         FDCE                                         r  G0/point_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  G0/point_reg[6]/Q
                         net (fo=74, routed)          0.117     1.697    G0/Q[2]
    SLICE_X42Y31         LUT6 (Prop_lut6_I4_O)        0.045     1.742 r  G0/ySnake[27][11]_i_1/O
                         net (fo=21, routed)          0.236     1.978    S1/ySnake_reg[27][11]_2[0]
    SLICE_X43Y35         FDPE                                         r  S1/ySnake_reg[27][9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/point_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/ySnake_reg[27][2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.545ns  (logic 0.186ns (34.152%)  route 0.359ns (65.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.556     1.439    G0/CLK_IBUF_BUFG
    SLICE_X43Y31         FDCE                                         r  G0/point_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  G0/point_reg[6]/Q
                         net (fo=74, routed)          0.117     1.697    G0/Q[2]
    SLICE_X42Y31         LUT6 (Prop_lut6_I4_O)        0.045     1.742 r  G0/ySnake[27][11]_i_1/O
                         net (fo=21, routed)          0.241     1.984    S1/ySnake_reg[27][11]_2[0]
    SLICE_X43Y34         FDPE                                         r  S1/ySnake_reg[27][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/point_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/ySnake_reg[27][4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.545ns  (logic 0.186ns (34.152%)  route 0.359ns (65.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.556     1.439    G0/CLK_IBUF_BUFG
    SLICE_X43Y31         FDCE                                         r  G0/point_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  G0/point_reg[6]/Q
                         net (fo=74, routed)          0.117     1.697    G0/Q[2]
    SLICE_X42Y31         LUT6 (Prop_lut6_I4_O)        0.045     1.742 r  G0/ySnake[27][11]_i_1/O
                         net (fo=21, routed)          0.241     1.984    S1/ySnake_reg[27][11]_2[0]
    SLICE_X43Y34         FDPE                                         r  S1/ySnake_reg[27][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/point_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/ySnake_reg[27][6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.545ns  (logic 0.186ns (34.152%)  route 0.359ns (65.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.556     1.439    G0/CLK_IBUF_BUFG
    SLICE_X43Y31         FDCE                                         r  G0/point_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  G0/point_reg[6]/Q
                         net (fo=74, routed)          0.117     1.697    G0/Q[2]
    SLICE_X42Y31         LUT6 (Prop_lut6_I4_O)        0.045     1.742 r  G0/ySnake[27][11]_i_1/O
                         net (fo=21, routed)          0.241     1.984    S1/ySnake_reg[27][11]_2[0]
    SLICE_X43Y34         FDPE                                         r  S1/ySnake_reg[27][6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/point_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/ySnake_reg[27][7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.545ns  (logic 0.186ns (34.152%)  route 0.359ns (65.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.556     1.439    G0/CLK_IBUF_BUFG
    SLICE_X43Y31         FDCE                                         r  G0/point_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  G0/point_reg[6]/Q
                         net (fo=74, routed)          0.117     1.697    G0/Q[2]
    SLICE_X42Y31         LUT6 (Prop_lut6_I4_O)        0.045     1.742 r  G0/ySnake[27][11]_i_1/O
                         net (fo=21, routed)          0.241     1.984    S1/ySnake_reg[27][11]_2[0]
    SLICE_X43Y34         FDPE                                         r  S1/ySnake_reg[27][7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/point_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/ySnake_reg[28][7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.616ns  (logic 0.186ns (30.178%)  route 0.430ns (69.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.556     1.439    G0/CLK_IBUF_BUFG
    SLICE_X43Y31         FDCE                                         r  G0/point_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  G0/point_reg[6]/Q
                         net (fo=74, routed)          0.115     1.695    G0/Q[2]
    SLICE_X42Y31         LUT6 (Prop_lut6_I4_O)        0.045     1.740 r  G0/ySnake[28][11]_i_1/O
                         net (fo=22, routed)          0.315     2.055    S1/xSnake_reg[28][2]_0[0]
    SLICE_X43Y36         FDPE                                         r  S1/ySnake_reg[28][7]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.381ns  (logic 1.820ns (21.720%)  route 6.561ns (78.280%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           4.915     6.364    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X28Y19         LUT2 (Prop_lut2_I0_O)        0.124     6.488 f  K0/ps2_keyboard_0/D0/Iv_i_1/O
                         net (fo=4, routed)           0.830     7.318    K0/ps2_keyboard_0/D0/load
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.442 r  K0/ps2_keyboard_0/D0/count[4]_i_2__0/O
                         net (fo=1, routed)           0.815     8.257    K0/ps2_keyboard_0/D0/count[4]_i_2__0_n_0
    SLICE_X28Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.381 r  K0/ps2_keyboard_0/D0/count[4]_i_1/O
                         net (fo=1, routed)           0.000     8.381    K0/ps2_keyboard_0/D0/count[4]_i_1_n_0
    SLICE_X28Y22         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.433     4.774    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X28Y22         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[4]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/O_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.142ns  (logic 1.696ns (20.837%)  route 6.445ns (79.163%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           4.915     6.364    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X28Y19         LUT2 (Prop_lut2_I0_O)        0.124     6.488 f  K0/ps2_keyboard_0/D0/Iv_i_1/O
                         net (fo=4, routed)           0.839     7.327    K0/ps2_keyboard_0/D0/load
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.451 r  K0/ps2_keyboard_0/D0/O_i_1/O
                         net (fo=1, routed)           0.690     8.142    K0/ps2_keyboard_0/D0/O_i_1_n_0
    SLICE_X28Y24         FDCE                                         r  K0/ps2_keyboard_0/D0/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.430     4.771    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X28Y24         FDCE                                         r  K0/ps2_keyboard_0/D0/O_reg/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/O_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.646ns  (logic 1.700ns (22.233%)  route 5.946ns (77.767%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           4.426     5.878    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X28Y32         LUT2 (Prop_lut2_I0_O)        0.124     6.002 f  K0/ps2_keyboard_0/D1/Iv_i_1__0/O
                         net (fo=4, routed)           0.823     6.826    K0/ps2_keyboard_0/D1/Iv_i_1__0_n_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.950 r  K0/ps2_keyboard_0/D1/O_i_1__0/O
                         net (fo=1, routed)           0.696     7.646    K0/ps2_keyboard_0/D1/O_i_1__0_n_0
    SLICE_X35Y33         FDCE                                         r  K0/ps2_keyboard_0/D1/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.437     4.778    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X35Y33         FDCE                                         r  K0/ps2_keyboard_0/D1/O_reg/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.641ns  (logic 1.696ns (22.203%)  route 5.944ns (77.797%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           4.915     6.364    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X28Y19         LUT2 (Prop_lut2_I0_O)        0.124     6.488 r  K0/ps2_keyboard_0/D0/Iv_i_1/O
                         net (fo=4, routed)           0.674     7.162    K0/ps2_keyboard_0/D0/load
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.286 r  K0/ps2_keyboard_0/D0/count[3]_i_1/O
                         net (fo=5, routed)           0.355     7.641    K0/ps2_keyboard_0/D0/count[3]_i_1_n_0
    SLICE_X28Y20         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436     4.777    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X28Y20         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[0]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.641ns  (logic 1.696ns (22.203%)  route 5.944ns (77.797%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           4.915     6.364    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X28Y19         LUT2 (Prop_lut2_I0_O)        0.124     6.488 r  K0/ps2_keyboard_0/D0/Iv_i_1/O
                         net (fo=4, routed)           0.674     7.162    K0/ps2_keyboard_0/D0/load
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.286 r  K0/ps2_keyboard_0/D0/count[3]_i_1/O
                         net (fo=5, routed)           0.355     7.641    K0/ps2_keyboard_0/D0/count[3]_i_1_n_0
    SLICE_X28Y20         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436     4.777    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X28Y20         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[1]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.641ns  (logic 1.696ns (22.203%)  route 5.944ns (77.797%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           4.915     6.364    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X28Y19         LUT2 (Prop_lut2_I0_O)        0.124     6.488 r  K0/ps2_keyboard_0/D0/Iv_i_1/O
                         net (fo=4, routed)           0.674     7.162    K0/ps2_keyboard_0/D0/load
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.286 r  K0/ps2_keyboard_0/D0/count[3]_i_1/O
                         net (fo=5, routed)           0.355     7.641    K0/ps2_keyboard_0/D0/count[3]_i_1_n_0
    SLICE_X28Y20         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436     4.777    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X28Y20         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[2]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.561ns  (logic 1.700ns (22.482%)  route 5.861ns (77.518%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           4.426     5.878    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X28Y32         LUT2 (Prop_lut2_I0_O)        0.124     6.002 r  K0/ps2_keyboard_0/D1/Iv_i_1__0/O
                         net (fo=4, routed)           1.044     7.046    K0/ps2_keyboard_0/D1/Iv_i_1__0_n_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.170 r  K0/ps2_keyboard_0/D1/count[4]_i_1/O
                         net (fo=5, routed)           0.391     7.561    K0/ps2_keyboard_0/D1/count[4]_i_1_n_0
    SLICE_X28Y33         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.440     4.781    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X28Y33         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[3]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.561ns  (logic 1.700ns (22.482%)  route 5.861ns (77.518%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           4.426     5.878    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X28Y32         LUT2 (Prop_lut2_I0_O)        0.124     6.002 r  K0/ps2_keyboard_0/D1/Iv_i_1__0/O
                         net (fo=4, routed)           1.044     7.046    K0/ps2_keyboard_0/D1/Iv_i_1__0_n_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.170 r  K0/ps2_keyboard_0/D1/count[4]_i_1/O
                         net (fo=5, routed)           0.391     7.561    K0/ps2_keyboard_0/D1/count[4]_i_1_n_0
    SLICE_X28Y33         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.440     4.781    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X28Y33         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[4]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.512ns  (logic 1.700ns (22.630%)  route 5.812ns (77.370%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           4.426     5.878    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X28Y32         LUT2 (Prop_lut2_I0_O)        0.124     6.002 r  K0/ps2_keyboard_0/D1/Iv_i_1__0/O
                         net (fo=4, routed)           1.044     7.046    K0/ps2_keyboard_0/D1/Iv_i_1__0_n_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.170 r  K0/ps2_keyboard_0/D1/count[4]_i_1/O
                         net (fo=5, routed)           0.342     7.512    K0/ps2_keyboard_0/D1/count[4]_i_1_n_0
    SLICE_X28Y34         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.441     4.782    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X28Y34         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[0]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.512ns  (logic 1.700ns (22.630%)  route 5.812ns (77.370%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           4.426     5.878    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X28Y32         LUT2 (Prop_lut2_I0_O)        0.124     6.002 r  K0/ps2_keyboard_0/D1/Iv_i_1__0/O
                         net (fo=4, routed)           1.044     7.046    K0/ps2_keyboard_0/D1/Iv_i_1__0_n_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.170 r  K0/ps2_keyboard_0/D1/count[4]_i_1/O
                         net (fo=5, routed)           0.342     7.512    K0/ps2_keyboard_0/D1/count[4]_i_1_n_0
    SLICE_X28Y34         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.441     4.782    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X28Y34         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.146ns (48.979%)  route 0.152ns (51.021%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[7]/C
    SLICE_X32Y30         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[7]/Q
                         net (fo=3, routed)           0.152     0.298    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[6]
    SLICE_X33Y30         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.822     1.949    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y30         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/C

Slack:                    inf
  Source:                 N3/eaten_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            G0/prev_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.239%)  route 0.164ns (53.761%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDCE                         0.000     0.000 r  N3/eaten_reg/C
    SLICE_X31Y39         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  N3/eaten_reg/Q
                         net (fo=4, routed)           0.164     0.305    G0/is_eaten
    SLICE_X32Y39         FDCE                                         r  G0/prev_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.957    G0/CLK_IBUF_BUFG
    SLICE_X32Y39         FDCE                                         r  G0/prev_flag_reg/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.146ns (41.236%)  route 0.208ns (58.764%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[8]/C
    SLICE_X32Y31         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[8]/Q
                         net (fo=3, routed)           0.208     0.354    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[7]
    SLICE_X31Y31         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.823     1.950    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X31Y31         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.146ns (39.697%)  route 0.222ns (60.302%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[5]/C
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[5]/Q
                         net (fo=3, routed)           0.222     0.368    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[4]
    SLICE_X33Y30         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.822     1.949    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y30         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.146ns (39.634%)  route 0.222ns (60.366%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[1]/C
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[1]/Q
                         net (fo=3, routed)           0.222     0.368    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[0]
    SLICE_X31Y31         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.823     1.950    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X31Y31         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.146ns (38.906%)  route 0.229ns (61.094%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[2]/C
    SLICE_X32Y30         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[2]/Q
                         net (fo=3, routed)           0.229     0.375    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[1]
    SLICE_X31Y31         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.823     1.950    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X31Y31         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.376ns  (logic 0.146ns (38.797%)  route 0.230ns (61.203%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[4]/C
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[4]/Q
                         net (fo=3, routed)           0.230     0.376    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[3]
    SLICE_X33Y30         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.822     1.949    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y30         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.436ns  (logic 0.146ns (33.450%)  route 0.290ns (66.550%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[3]/C
    SLICE_X32Y30         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[3]/Q
                         net (fo=3, routed)           0.290     0.436    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[2]
    SLICE_X31Y31         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.823     1.950    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X31Y31         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.442ns  (logic 0.146ns (33.019%)  route 0.296ns (66.981%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[6]/C
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[6]/Q
                         net (fo=3, routed)           0.296     0.442    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[5]
    SLICE_X33Y30         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.822     1.949    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y30         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.486ns  (logic 0.191ns (39.266%)  route 0.295ns (60.734%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[0]/C
    SLICE_X32Y31         FDCE (Prop_fdce_C_Q)         0.146     0.146 f  K0/ps2_keyboard_0/R0/ps2_word_reg[0]/Q
                         net (fo=1, routed)           0.162     0.308    K0/ps2_keyboard_0/R0/ps2_word_reg_n_0_[0]
    SLICE_X32Y31         LUT5 (Prop_lut5_I1_O)        0.045     0.353 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.134     0.486    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X33Y30         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.822     1.949    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y30         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/C





