-- -------------------------------------------------------------
--
-- Generated Configuration for ent_ac
--
-- Generated
--  by:  wig
--  on:  Sat Mar  3 18:34:21 2007
--  cmd: /home/wig/work/MIX/mix_0.pl ../../bitsplice.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: ent_ac-rtl-conf-c.vhd,v 1.1 2007/03/05 10:01:23 wig Exp $
-- $Date: 2007/03/05 10:01:23 $
-- $Log: ent_ac-rtl-conf-c.vhd,v $
-- Revision 1.1  2007/03/05 10:01:23  wig
-- Create all lowercase filenames since 2007-03-03
--
--
-- Based on Mix Entity Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.104 2007/03/03 17:24:06 wig Exp 
--
-- Generator: mix_0.pl Version: Revision: 1.47 , wilfried.gaensheimer@micronas.com
-- (C) 2003,2005 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/conf


--
-- Start of Generated Configuration ent_ac_RTL_CONF / ent_ac
--
configuration ent_ac_RTL_CONF of ent_ac is

	for rtl

			-- Generated Configuration


	end for; 
end ent_ac_RTL_CONF;
--
-- End of Generated Configuration ent_ac_RTL_CONF
--


--
--!End of Configuration/ies
-- --------------------------------------------------------------
