INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/vivado_nit_projects/gl_adders/gl_srcs/gl_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gl_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/vivado_nit_projects/gl_adders/gl_srcs/gl_half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gl_half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/vivado_nit_projects/gl_adders/sim_srcs/tb_gl_adders.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_gl_adders
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/vivado_nit_projects/gl_adders/gl_adders.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
