# Reading pref.tcl
# do data_path_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib data_path
# ** Warning: (vlib-34) Library already exists at "data_path".
# vmap data_path data_path
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap data_path data_path 
# Modifying modelsim.ini
# vlog -vlog01compat -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis {G:/neural-burning/data_path/data_path/synthesis/data_path.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:00:03 on Dec 28,2020
# vlog -reportprogress 300 -vlog01compat -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis" G:/neural-burning/data_path/data_path/synthesis/data_path.v 
# -- Compiling module data_path
# 
# Top level modules:
# 	data_path
# End time: 21:00:03 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules {G:/neural-burning/data_path/data_path/synthesis/submodules/parse.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:00:03 on Dec 28,2020
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/parse.sv 
# -- Compiling module parse
# 
# Top level modules:
# 	parse
# End time: 21:00:03 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules {G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:00:03 on Dec 28,2020
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 21:00:03 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules {G:/neural-burning/data_path/data_path/synthesis/submodules/fetch_decode_reg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:00:03 on Dec 28,2020
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/fetch_decode_reg.sv 
# -- Compiling module fetch_decode_reg
# 
# Top level modules:
# 	fetch_decode_reg
# End time: 21:00:03 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules {G:/neural-burning/data_path/data_path/synthesis/submodules/code_storage.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:00:03 on Dec 28,2020
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/code_storage.sv 
# -- Compiling module code_storage
# 
# Top level modules:
# 	code_storage
# End time: 21:00:03 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim data_path.testbench
# vsim data_path.testbench 
# Start time: 21:00:07 on Dec 28,2020
# Loading data_path.testbench
# Loading data_path.data_path
# Loading sv_std.std
# Loading data_path.code_storage
# Loading data_path.fetch_decode_reg
# Loading data_path.delay
# Loading data_path.parse
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 58
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 59
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 60
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT File: G:/neural-burning/data_path/testbench/testbench.v Line: 18
# ** Warning: (vsim-3722) G:/neural-burning/data_path/testbench/testbench.v(18): [TFMPC] - Missing connection for port 'parse_clock_source_clk'.
add wave -position end  sim:/testbench/DUT/fetch_to_decode_register/delay_inst_code/bus_in
add wave -position end  sim:/testbench/DUT/fetch_to_decode_register/delay_inst_code/clk
add wave -position end  sim:/testbench/DUT/fetch_to_decode_register/delay_inst_code/bus_out
add wave -position end  sim:/testbench/DUT/fetch_to_decode_register/delay_inst_code/clk_out
add wave -position end  sim:/testbench/DUT/fetch_to_decode_register/delay_inst_code/buffer
run
run
run
run
run
run
run
run
run
add wave -position end  sim:/testbench/parse_parameter_type_interface_act_type
add wave -position end  sim:/testbench/parse_parameter_type_interface_dense_type
add wave -position end  sim:/testbench/parse_parameter_type_interface_cost_type
add wave -position end  sim:/testbench/parse_op_interface_op
add wave -position end  sim:/testbench/code_storage_write_interface_write_line
add wave -position end  sim:/testbench/code_storage_write_interface_write_data
add wave -position 2  sim:/testbench/code_storage_code_control_interface_active
add wave -position 3  sim:/testbench/code_storage_write_interface_is_write
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 58
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 59
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 60
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT File: G:/neural-burning/data_path/testbench/testbench.v Line: 18
# ** Warning: (vsim-3722) G:/neural-burning/data_path/testbench/testbench.v(18): [TFMPC] - Missing connection for port 'parse_clock_source_clk'.
run
run
run
run
run
run
run
run
add wave -position 4  sim:/testbench/parse_parameter_type_interface_dense_type
add wave -position 3  sim:/testbench/code_storage_code_control_interface_reset
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 58
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 59
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 60
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT File: G:/neural-burning/data_path/testbench/testbench.v Line: 18
# ** Warning: (vsim-3722) G:/neural-burning/data_path/testbench/testbench.v(18): [TFMPC] - Missing connection for port 'parse_clock_source_clk'.
run
run
run
run
run
run
add wave -position end  sim:/testbench/DUT/fetch_to_decode_register/code
add wave -position end  sim:/testbench/DUT/fetch_to_decode_register/code_index
add wave -position end  sim:/testbench/DUT/fetch_to_decode_register/clk
add wave -position end  sim:/testbench/DUT/fetch_to_decode_register/code_out
add wave -position end  sim:/testbench/DUT/fetch_to_decode_register/code_index_out
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 58
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 59
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 60
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT File: G:/neural-burning/data_path/testbench/testbench.v Line: 18
# ** Warning: (vsim-3722) G:/neural-burning/data_path/testbench/testbench.v(18): [TFMPC] - Missing connection for port 'parse_clock_source_clk'.
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 58
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 59
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 60
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT File: G:/neural-burning/data_path/testbench/testbench.v Line: 18
# ** Warning: (vsim-3722) G:/neural-burning/data_path/testbench/testbench.v(18): [TFMPC] - Missing connection for port 'parse_clock_source_clk'.
run
run
run
run
run
run
run
run
# End time: 21:11:53 on Dec 28,2020, Elapsed time: 0:11:46
# Errors: 0, Warnings: 5
