{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 7401, "design__instance__area": 109894, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 160, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 13, "power__internal__total": 0.009461718611419201, "power__switching__total": 0.0043733734637498856, "power__leakage__total": 1.8021379446508945e-06, "power__total": 0.013836894184350967, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.6083059783624187, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.6136800130651049, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.576259167805663, "timing__setup__ws__corner:nom_tt_025C_5v00": 50.488045395688495, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.576259, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 18, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 160, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 13, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.8884060405460121, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.8929828240721671, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.2943293470034358, "timing__setup__ws__corner:nom_ss_125C_4v50": 42.70047902794198, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.294329, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": 51.356575, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 160, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 13, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.4831930547998329, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.48868765972640327, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2593400012589929, "timing__setup__ws__corner:nom_ff_n40C_5v50": 53.93540344784211, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.25934, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 18, "design__max_fanout_violation__count": 160, "design__max_cap_violation__count": 20, "clock__skew__worst_hold": -0.47712801726707715, "clock__skew__worst_setup": 0.48143346227833983, "timing__hold__ws": 0.2571096741617455, "timing__setup__ws": 42.166637597326314, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.25711, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 50.82481, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 547.965 565.885", "design__core__bbox": "6.72 15.68 540.96 548.8", "design__io": 77, "design__die__area": 310085, "design__core__area": 284814, "design__instance__count__stdcell": 7401, "design__instance__area__stdcell": 109894, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.385844, "design__instance__utilization__stdcell": 0.385844, "design__instance__count__class:tie_cell": 2, "design__instance__count__class:buffer": 7, "design__instance__count__class:inverter": 216, "design__instance__count__class:sequential_cell": 401, "design__instance__count__class:multi_input_combinational_cell": 2490, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:endcap_cell": 272, "design__instance__count__class:tap_cell": 1863, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 75, "design__io__hpwl": 28701055, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 37617.4, "design__instance__displacement__mean": 5.0825, "design__instance__displacement__max": 78.4, "route__wirelength__estimated": 135850, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 270, "design__instance__count__class:clock_buffer": 135, "design__instance__count__class:clock_inverter": 59, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "design__instance__count__class:antenna_cell": 1686, "route__net": 3523, "route__net__special": 2, "route__drc_errors__iter:1": 696, "route__wirelength__iter:1": 167450, "route__drc_errors__iter:2": 176, "route__wirelength__iter:2": 166140, "route__drc_errors__iter:3": 102, "route__wirelength__iter:3": 166058, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 165879, "route__drc_errors": 0, "route__wirelength": 165879, "route__vias": 26096, "route__vias__singlecut": 26096, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1210.4, "design__instance__count__class:fill_cell": 11352, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 89, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 89, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 89, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 160, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 12, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5995532018333335, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.6036369353003082, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5727974923169789, "timing__setup__ws__corner:min_tt_025C_5v00": 50.74621044788729, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.572797, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 89, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 16, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 160, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 12, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.8733272130436999, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.876448716188018, "timing__hold__ws__corner:min_ss_125C_4v50": 1.2884129683378818, "timing__setup__ws__corner:min_ss_125C_4v50": 43.08648848548811, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": 0, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": 0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.288413, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": 51.777706, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 89, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 160, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 12, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.47712801726707715, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.48143346227833983, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.2571096741617455, "timing__setup__ws__corner:min_ff_n40C_5v50": 54.10488210596879, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.25711, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 89, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 160, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 18, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.6188126852754113, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.6256240147464267, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5803713229828719, "timing__setup__ws__corner:max_tt_025C_5v00": 50.18253687966703, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.580371, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 89, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 18, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 160, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 20, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.9060741302595846, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.9122987068454911, "timing__hold__ws__corner:max_ss_125C_4v50": 1.3013477330743997, "timing__setup__ws__corner:max_ss_125C_4v50": 42.166637597326314, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": 0, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": 0, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.301348, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": 50.82481, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 89, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 160, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 18, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.49046557092832077, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.49726946190486077, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.26199043676064004, "timing__setup__ws__corner:max_ff_n40C_5v50": 53.7345898541822, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.26199, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 89, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 89, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99981, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99996, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.000185937, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000185561, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 3.88648e-05, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000185561, "design_powergrid__voltage__worst": 0.000185561, "design_powergrid__voltage__worst__net:VDD": 4.99981, "design_powergrid__drop__worst": 0.000185937, "design_powergrid__drop__worst__net:VDD": 0.000185937, "design_powergrid__voltage__worst__net:VSS": 0.000185561, "design_powergrid__drop__worst__net:VSS": 0.000185561, "ir__voltage__worst": 5, "ir__drop__avg": 3.83e-05, "ir__drop__worst": 0.000186, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}