xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"
dgn_1_clk_wiz_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/dgn_1/ip/dgn_1_clk_wiz_0/dgn_1_clk_wiz_0_clk_wiz.v,incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"
dgn_1_clk_wiz_0.v,verilog,xil_defaultlib,../../../bd/dgn_1/ip/dgn_1_clk_wiz_0/dgn_1_clk_wiz_0.v,incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"
lib_cdc_v1_0_rfs.vhd,vhdl,lib_cdc_v1_0_2,../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd,incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"
proc_sys_reset_v5_0_vh_rfs.vhd,vhdl,proc_sys_reset_v5_0_13,../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd,incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"
dgn_1_rst_clk_wiz_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/dgn_1/ip/dgn_1_rst_clk_wiz_100M_0/sim/dgn_1_rst_clk_wiz_100M_0.vhd,incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_4,../../../../p4.srcs/sources_1/bd/dgn_1/ip/dgn_1_slv_0_2/src/blk_mem_gen_0_1/simulation/blk_mem_gen_v8_4.v,incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"
blk_mem_gen_0.v,verilog,xil_defaultlib,../../../bd/dgn_1/ip/dgn_1_slv_0_2/src/blk_mem_gen_0_1/sim/blk_mem_gen_0.v,incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"
slv_v1_0_S00_AXI.vhd,vhdl,xil_defaultlib,../../../bd/dgn_1/ipshared/8726/hdl/slv_v1_0_S00_AXI.vhd,incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"
vga_sync.vhd,vhdl,xil_defaultlib,../../../bd/dgn_1/ipshared/8726/src/vga_sync.vhd,incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"
slv_v1_0.vhd,vhdl,xil_defaultlib,../../../bd/dgn_1/ipshared/8726/hdl/slv_v1_0.vhd,incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"
dgn_1_slv_0_2.vhd,vhdl,xil_defaultlib,../../../bd/dgn_1/ip/dgn_1_slv_0_2/sim/dgn_1_slv_0_2.vhd,incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"
char8x12_lookup_table.vhd,vhdl,xil_defaultlib,../../../bd/dgn_1/ipshared/8738/src/char8x12_lookup_table.vhd,incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"
scancode2ascii.vhd,vhdl,xil_defaultlib,../../../bd/dgn_1/ipshared/8738/src/scancode2ascii.vhd,incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"
videomemlab_v1_0_M00_AXI.vhd,vhdl,xil_defaultlib,../../../bd/dgn_1/ipshared/8738/hdl/videomemlab_v1_0_M00_AXI.vhd,incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"
videomemlab_v1_0.vhd,vhdl,xil_defaultlib,../../../bd/dgn_1/ipshared/8738/hdl/videomemlab_v1_0.vhd,incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"
dgn_1_videomemlab_0_1.vhd,vhdl,xil_defaultlib,../../../bd/dgn_1/ip/dgn_1_videomemlab_0_1/sim/dgn_1_videomemlab_0_1.vhd,incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"
dgn_1.vhd,vhdl,xil_defaultlib,../../../bd/dgn_1/sim/dgn_1.vhd,incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"
glbl.v,Verilog,xil_defaultlib,glbl.v
